Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Wed Dec 11 16:31:39 2024
| Host              : JOHNHOFMEYRA870 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file mipi_to_hdmi_top_timing_summary_routed.rpt -pb mipi_to_hdmi_top_timing_summary_routed.pb -rpx mipi_to_hdmi_top_timing_summary_routed.rpx -warn_on_violation
| Design            : mipi_to_hdmi_top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    9           
TIMING-7   Critical Warning  No common node between related clocks                             7           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs         2           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
SYNTH-9    Warning           Small multiplier                                                  12          
TIMING-15  Warning           Large hold violation                                              1           
TIMING-16  Warning           Large setup violation                                             1           
TIMING-18  Warning           Missing input or output delay                                     5           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  1           
XDCB-4     Warning           create_clock constraint set on both sides of diff pair port       1           
XDCH-2     Warning           Same min and max delay values on IO port                          8           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC                        1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (31)
7. checking multiple_clock (500)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (500)
--------------------------------
 There are 500 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.339       -2.339                      1                 1832       -1.315       -1.736                      5                 1832       -1.667       -5.001                       3                   973  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
csi                     {0.000 1.250}        2.500           400.000         
  link_n_1_1            {0.000 5.000}        10.000          100.000         
csi2                    {1.250 2.500}        2.500           400.000         
  link_n_1              {0.000 5.000}        10.000          100.000         
sys_clk_p               {0.000 2.500}        5.000           200.000         
  clk_148_5m_clk_wiz_0  {0.000 3.367}        6.734           148.500         
  clk_27m_clk_wiz_0     {0.000 18.519}       37.037          27.000          
  clk_297m_clk_wiz_0    {0.000 1.684}        3.367           297.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
csi                           0.249        0.000                      0                    4       -0.081       -0.280                      4                    4        0.512        0.000                       0                    10  
  link_n_1_1                  6.831        0.000                      0                 1122        0.234        0.000                      0                 1122        3.560        0.000                       0                   486  
csi2                                                                                                                                                                      0.512        0.000                       0                    10  
  link_n_1                    6.831        0.000                      0                 1122        0.234        0.000                      0                 1122        3.560        0.000                       0                   486  
sys_clk_p                     3.952        0.000                      0                   25        0.048        0.000                      0                   25       -1.667       -5.001                       3                    15  
  clk_148_5m_clk_wiz_0        4.887        0.000                      0                  399        0.019        0.000                      0                  399        2.825        0.000                       0                   300  
  clk_27m_clk_wiz_0          34.976        0.000                      0                  224        0.033        0.000                      0                  224       18.244        0.000                       0                   135  
  clk_297m_clk_wiz_0          2.720        0.000                      0                   25        0.113        0.000                      0                   25        1.409        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
link_n_1              link_n_1_1                  6.662        0.000                      0                 1122        0.024        0.000                      0                 1122  
csi                   csi2                        0.449        0.000                      0                    4       -0.116       -0.422                      4                    4  
link_n_1_1            link_n_1                    6.662        0.000                      0                 1122        0.024        0.000                      0                 1122  
link_n_1_1            sys_clk_p                   5.166        0.000                      0                    1       -1.315       -1.315                      1                    1  
link_n_1              sys_clk_p                   5.166        0.000                      0                    1       -1.315       -1.315                      1                    1  
link_n_1_1            clk_148_5m_clk_wiz_0       -2.339       -2.339                      1                    1        0.075        0.000                      0                    1  
link_n_1              clk_148_5m_clk_wiz_0       -2.339       -2.339                      1                    1        0.075        0.000                      0                    1  
clk_148_5m_clk_wiz_0  clk_297m_clk_wiz_0          1.615        0.000                      0                   24        0.078        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_27m_clk_wiz_0  clk_27m_clk_wiz_0       35.487        0.000                      0                   29        0.263        0.000                      0                   29  
**async_default**  sys_clk_p          link_n_1                 3.023        0.000                      0                    2        0.505        0.000                      0                    2  
**async_default**  sys_clk_p          link_n_1_1               3.023        0.000                      0                    2        0.505        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_148_5m_clk_wiz_0                        
(none)                clk_27m_clk_wiz_0                           
(none)                clk_297m_clk_wiz_0                          
(none)                link_n_1                                    
(none)                link_n_1_1                                  
(none)                                      clk_148_5m_clk_wiz_0  
(none)                                      clk_27m_clk_wiz_0     
(none)                                      clk_297m_clk_wiz_0    
(none)                                      csi                   
(none)                                      csi2                  
(none)                                      link_n_1              
(none)                                      link_n_1_1            
(none)                                      sys_clk_p             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  csi
  To Clock:  csi

Setup :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.081ns,  Total Violation       -0.280ns
PW    :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 dphy_d1_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d1phy/gen_upp.ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.627ns  (logic 0.433ns (69.048%)  route 0.194ns (30.952%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.804ns = ( 3.304 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.332ns (routing 0.000ns, distribution 0.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AC19                                              0.000     2.250 r  dphy_d1_i[1] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d1phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y38 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi/link/d1phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi/link/d1phy/IBUFDS_DPHY_inst/OUT
    AC19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi/link/d1phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.044     2.729    mipi/link/d1phy/in_se
    BITSLICE_RX_TX_X0Y82 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.148     2.877 r  mipi/link/d1phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.877    mipi/link/d1phy/delayed_data
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     2.765 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     2.955    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.972 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.332     3.304    mipi/link/d1phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.304    
                         clock uncertainty           -0.235     3.069    
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.057     3.126    mipi/link/d1phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.126    
                         arrival time                          -2.877    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 dphy_d2_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d2phy/gen_upp.ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.625ns  (logic 0.432ns (69.109%)  route 0.193ns (30.891%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.804ns = ( 3.304 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.332ns (routing 0.000ns, distribution 0.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD20                                              0.000     2.250 r  dphy_d2_i[1] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d2phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y41 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi/link/d2phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi/link/d2phy/IBUFDS_DPHY_inst/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi/link/d2phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.043     2.728    mipi/link/d2phy/in_se
    BITSLICE_RX_TX_X0Y88 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.875 r  mipi/link/d2phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.875    mipi/link/d2phy/delayed_data
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     2.765 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     2.955    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.972 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.332     3.304    mipi/link/d2phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.304    
                         clock uncertainty           -0.235     3.069    
    BITSLICE_RX_TX_X0Y88 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.062     3.131    mipi/link/d2phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.131    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 dphy_d0_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d0phy/gen_upp.ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.625ns  (logic 0.432ns (69.109%)  route 0.193ns (30.891%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.806ns = ( 3.306 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.334ns (routing 0.000ns, distribution 0.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    W20                                               0.000     2.250 r  dphy_d0_i[1] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d0phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y35 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi/link/d0phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi/link/d0phy/IBUFDS_DPHY_inst/OUT
    W20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi/link/d0phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.043     2.728    mipi/link/d0phy/in_se
    BITSLICE_RX_TX_X0Y75 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.875 r  mipi/link/d0phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.875    mipi/link/d0phy/delayed_data
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     2.765 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     2.955    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.972 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.334     3.306    mipi/link/d0phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.306    
                         clock uncertainty           -0.235     3.071    
    BITSLICE_RX_TX_X0Y75 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.062     3.133    mipi/link/d0phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.133    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 dphy_d3_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d3phy/gen_upp.ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.627ns  (logic 0.432ns (68.888%)  route 0.195ns (31.112%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.804ns = ( 3.304 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.332ns (routing 0.000ns, distribution 0.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AB21                                              0.000     2.250 r  dphy_d3_i[1] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d3phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y40 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi/link/d3phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi/link/d3phy/IBUFDS_DPHY_inst/OUT
    AB21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi/link/d3phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.045     2.730    mipi/link/d3phy/in_se
    BITSLICE_RX_TX_X0Y86 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.877 r  mipi/link/d3phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.877    mipi/link/d3phy/delayed_data
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     2.765 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     2.955    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.972 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.332     3.304    mipi/link/d3phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.304    
                         clock uncertainty           -0.235     3.069    
    BITSLICE_RX_TX_X0Y86 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.076     3.145    mipi/link/d3phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.145    
                         arrival time                          -2.877    
  -------------------------------------------------------------------
                         slack                                  0.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 dphy_d3_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d3phy/gen_upp.ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.583ns  (logic 0.434ns (74.463%)  route 0.149ns (25.537%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 2.761 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.612ns (routing 0.001ns, distribution 0.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AB21                                              0.000     2.250 r  dphy_d3_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d3phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y40 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi/link/d3phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi/link/d3phy/IBUFDS_DPHY_inst/OUT
    AB21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi/link/d3phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030     2.704    mipi/link/d3phy/in_se
    BITSLICE_RX_TX_X0Y86 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.833 r  mipi/link/d3phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.833    mipi/link/d3phy/delayed_data
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.736 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.612     2.761    mipi/link/d3phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.761    
    BITSLICE_RX_TX_X0Y86 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.153     2.914    mipi/link/d3phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.914    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.070ns  (arrival time - required time)
  Source:                 dphy_d2_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d2phy/gen_upp.ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.582ns  (logic 0.434ns (74.591%)  route 0.148ns (25.409%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 2.759 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.610ns (routing 0.001ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD20                                              0.000     2.250 r  dphy_d2_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d2phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y41 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi/link/d2phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi/link/d2phy/IBUFDS_DPHY_inst/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi/link/d2phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029     2.703    mipi/link/d2phy/in_se
    BITSLICE_RX_TX_X0Y88 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.832 r  mipi/link/d2phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.832    mipi/link/d2phy/delayed_data
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.736 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.610     2.759    mipi/link/d2phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.759    
    BITSLICE_RX_TX_X0Y88 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     2.902    mipi/link/d2phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.070ns  (arrival time - required time)
  Source:                 dphy_d0_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d0phy/gen_upp.ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.583ns  (logic 0.434ns (74.463%)  route 0.149ns (25.537%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 2.760 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.611ns (routing 0.001ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    W20                                               0.000     2.250 r  dphy_d0_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d0phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y35 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi/link/d0phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi/link/d0phy/IBUFDS_DPHY_inst/OUT
    W20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi/link/d0phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030     2.704    mipi/link/d0phy/in_se
    BITSLICE_RX_TX_X0Y75 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.833 r  mipi/link/d0phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.833    mipi/link/d0phy/delayed_data
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.736 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.611     2.760    mipi/link/d0phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.760    
    BITSLICE_RX_TX_X0Y75 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     2.903    mipi/link/d0phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.061ns  (arrival time - required time)
  Source:                 dphy_d1_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d1phy/gen_upp.ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.582ns  (logic 0.434ns (74.591%)  route 0.148ns (25.409%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 2.759 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.610ns (routing 0.001ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AC19                                              0.000     2.250 r  dphy_d1_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d1phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y38 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi/link/d1phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi/link/d1phy/IBUFDS_DPHY_inst/OUT
    AC19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi/link/d1phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029     2.703    mipi/link/d1phy/in_se
    BITSLICE_RX_TX_X0Y82 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.832 r  mipi/link/d1phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.832    mipi/link/d1phy/delayed_data
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.736 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.610     2.759    mipi/link/d1phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.759    
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.134     2.893    mipi/link/d1phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                 -0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csi
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { dphy_clk_i[1] }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK_B
Min Period        n/a     BUFGCE/I         n/a              1.290         2.500       1.210      BUFGCE_X0Y40          mipi/link/clkphy/bit_clk_buf/I
Min Period        n/a     BUFGCE_DIV/I     n/a              1.071         2.500       1.429      BUFGCE_DIV_X0Y7       mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.238       0.512      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.237       0.513      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.236       0.514      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.236       0.514      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK_B
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.245       0.519      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.244       0.520      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.244       0.520      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.243       0.521      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.055       0.709      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.054       0.710      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  link_n_1_1
  To Clock:  link_n_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.831ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.666ns (22.180%)  route 2.337ns (77.819%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 11.526 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.763ns (routing 0.010ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.673ns (routing 0.009ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.763     1.785    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y99          FDRE                                         r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.866 r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.739     2.605    mipi/link/gen_bytealign[3].ba/p_1_in[6]
    SLICE_X3Y98          LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.751 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2/O
                         net (fo=1, routed)           0.315     3.066    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2_n_0
    SLICE_X3Y98          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     3.216 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_9__2/O
                         net (fo=4, routed)           0.318     3.533    mipi/link/gen_bytealign[3].ba/was_found124_out
    SLICE_X3Y96          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     3.656 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.392     4.048    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X4Y94          LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     4.214 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.574     4.788    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X3Y96          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.673    11.526    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X3Y96          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/C
                         clock pessimism              0.188    11.714    
                         clock uncertainty           -0.035    11.679    
    SLICE_X3Y96          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.619    mipi/link/gen_bytealign[3].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.619    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  6.831    

Slack (MET) :             6.937ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.666ns (22.965%)  route 2.234ns (77.035%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 11.529 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.763ns (routing 0.010ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.676ns (routing 0.009ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.763     1.785    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y99          FDRE                                         r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.866 r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.739     2.605    mipi/link/gen_bytealign[3].ba/p_1_in[6]
    SLICE_X3Y98          LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.751 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2/O
                         net (fo=1, routed)           0.315     3.066    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2_n_0
    SLICE_X3Y98          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     3.216 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_9__2/O
                         net (fo=4, routed)           0.318     3.533    mipi/link/gen_bytealign[3].ba/was_found124_out
    SLICE_X3Y96          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     3.656 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.392     4.048    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X4Y94          LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     4.214 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.471     4.685    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X3Y97          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.676    11.529    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X3Y97          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/C
                         clock pessimism              0.188    11.717    
                         clock uncertainty           -0.035    11.682    
    SLICE_X3Y97          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.622    mipi/link/gen_bytealign[3].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.622    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                  6.937    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.666ns (23.013%)  route 2.228ns (76.987%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 11.527 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.763ns (routing 0.010ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.674ns (routing 0.009ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.763     1.785    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y99          FDRE                                         r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.866 r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.739     2.605    mipi/link/gen_bytealign[3].ba/p_1_in[6]
    SLICE_X3Y98          LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.751 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2/O
                         net (fo=1, routed)           0.315     3.066    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2_n_0
    SLICE_X3Y98          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     3.216 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_9__2/O
                         net (fo=4, routed)           0.318     3.533    mipi/link/gen_bytealign[3].ba/was_found124_out
    SLICE_X3Y96          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     3.656 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.392     4.048    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X4Y94          LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     4.214 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.465     4.679    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X3Y97          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.674    11.527    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X3Y97          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/C
                         clock pessimism              0.188    11.715    
                         clock uncertainty           -0.035    11.680    
    SLICE_X3Y97          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.620    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.620    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             7.022ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.501ns (17.613%)  route 2.343ns (82.387%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.779ns (routing 0.010ns, distribution 0.769ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.009ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.779     1.801    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.880 r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/Q
                         net (fo=10, routed)          0.580     2.460    mipi/link/gen_bytealign[0].ba/p_1_in[0]
    SLICE_X1Y87          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     2.582 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6/O
                         net (fo=1, routed)           0.213     2.795    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6_n_0
    SLICE_X1Y87          LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     2.895 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_2/O
                         net (fo=3, routed)           0.672     3.566    mipi/link/gen_bytealign[0].ba/was_found112_out
    SLICE_X2Y87          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.714 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.397     4.111    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X4Y94          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     4.163 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.482     4.645    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.669    11.522    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/C
                         clock pessimism              0.241    11.763    
                         clock uncertainty           -0.035    11.727    
    SLICE_X2Y87          FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    11.667    mipi/link/gen_bytealign[0].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  7.022    

Slack (MET) :             7.022ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.501ns (17.613%)  route 2.343ns (82.387%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.779ns (routing 0.010ns, distribution 0.769ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.009ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.779     1.801    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.880 r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/Q
                         net (fo=10, routed)          0.580     2.460    mipi/link/gen_bytealign[0].ba/p_1_in[0]
    SLICE_X1Y87          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     2.582 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6/O
                         net (fo=1, routed)           0.213     2.795    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6_n_0
    SLICE_X1Y87          LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     2.895 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_2/O
                         net (fo=3, routed)           0.672     3.566    mipi/link/gen_bytealign[0].ba/was_found112_out
    SLICE_X2Y87          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.714 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.397     4.111    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X4Y94          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     4.163 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.482     4.645    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.669    11.522    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/C
                         clock pessimism              0.241    11.763    
                         clock uncertainty           -0.035    11.727    
    SLICE_X2Y87          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.667    mipi/link/gen_bytealign[0].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  7.022    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.501ns (17.651%)  route 2.337ns (82.349%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.779ns (routing 0.010ns, distribution 0.769ns)
  Clock Net Delay (Destination): 0.667ns (routing 0.009ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.779     1.801    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.880 r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/Q
                         net (fo=10, routed)          0.580     2.460    mipi/link/gen_bytealign[0].ba/p_1_in[0]
    SLICE_X1Y87          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     2.582 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6/O
                         net (fo=1, routed)           0.213     2.795    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6_n_0
    SLICE_X1Y87          LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     2.895 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_2/O
                         net (fo=3, routed)           0.672     3.566    mipi/link/gen_bytealign[0].ba/was_found112_out
    SLICE_X2Y87          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.714 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.397     4.111    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X4Y94          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     4.163 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.476     4.639    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.667    11.520    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/C
                         clock pessimism              0.241    11.761    
                         clock uncertainty           -0.035    11.725    
    SLICE_X2Y87          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.665    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.037ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.233ns (8.393%)  route 2.543ns (91.607%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.010ns, distribution 0.762ns)
  Clock Net Delay (Destination): 0.661ns (routing 0.009ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.772     1.794    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.874 r  mipi/link/clkdet/count_value_reg[1]/Q
                         net (fo=68, routed)          1.561     3.435    mipi/link/wordalign/Q[0]
    SLICE_X5Y93          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     3.472 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.282     3.754    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]_0
    SLICE_X4Y94          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     3.870 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.700     4.570    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X2Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.661    11.514    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X2Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/C
                         clock pessimism              0.188    11.702    
                         clock uncertainty           -0.035    11.667    
    SLICE_X2Y93          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.607    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.607    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                  7.037    

Slack (MET) :             7.083ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.233ns (8.528%)  route 2.499ns (91.472%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.010ns, distribution 0.762ns)
  Clock Net Delay (Destination): 0.663ns (routing 0.009ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.772     1.794    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.874 r  mipi/link/clkdet/count_value_reg[1]/Q
                         net (fo=68, routed)          1.561     3.435    mipi/link/wordalign/Q[0]
    SLICE_X5Y93          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     3.472 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.282     3.754    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]_0
    SLICE_X4Y94          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     3.870 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.656     4.526    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.663    11.516    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/C
                         clock pessimism              0.188    11.704    
                         clock uncertainty           -0.035    11.669    
    SLICE_X2Y94          FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    11.609    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -4.526    
  -------------------------------------------------------------------
                         slack                                  7.083    

Slack (MET) :             7.083ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.233ns (8.528%)  route 2.499ns (91.472%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.010ns, distribution 0.762ns)
  Clock Net Delay (Destination): 0.663ns (routing 0.009ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.772     1.794    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.874 r  mipi/link/clkdet/count_value_reg[1]/Q
                         net (fo=68, routed)          1.561     3.435    mipi/link/wordalign/Q[0]
    SLICE_X5Y93          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     3.472 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.282     3.754    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]_0
    SLICE_X4Y94          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     3.870 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.656     4.526    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.663    11.516    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/C
                         clock pessimism              0.188    11.704    
                         clock uncertainty           -0.035    11.669    
    SLICE_X2Y94          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.609    mipi/link/gen_bytealign[1].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -4.526    
  -------------------------------------------------------------------
                         slack                                  7.083    

Slack (MET) :             7.290ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/bytes_int_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.277ns (11.037%)  route 2.233ns (88.963%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.800ns (routing 0.010ns, distribution 0.790ns)
  Clock Net Delay (Destination): 0.690ns (routing 0.009ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.800     1.822    mipi/depacket/in_line_d_reg_0
    SLICE_X6Y92          FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.903 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.765     2.668    mipi/depacket/FSM_sequential_state_reg[2]_0[1]
    SLICE_X7Y87          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.765 r  mipi/depacket/bytes_int[23]_i_1/O
                         net (fo=33, routed)          0.917     3.683    mipi/depacket/count_value_reg[1]_0
    SLICE_X6Y90          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.782 r  mipi/depacket/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.550     4.332    mipi/unpack10/bytes_int_reg[24]_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.690    11.543    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[26]/C
                         clock pessimism              0.188    11.731    
                         clock uncertainty           -0.035    11.696    
    SLICE_X6Y88          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    11.622    mipi/unpack10/bytes_int_reg[26]
  -------------------------------------------------------------------
                         required time                         11.622    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                  7.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 mipi/unpack10/FSM_sequential_byte_count_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.063ns (18.735%)  route 0.273ns (81.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.443ns (routing 0.007ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.443     0.987    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y89          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.028 r  mipi/unpack10/FSM_sequential_byte_count_int_reg[0]/Q
                         net (fo=33, routed)          0.249     1.277    mipi/unpack10/Q[0]
    SLICE_X5Y90          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     1.299 r  mipi/unpack10/dout_int[3]_i_1/O
                         net (fo=1, routed)           0.024     1.323    mipi/unpack10/dout_int[3]_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  mipi/unpack10/dout_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.229    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y90          FDRE                                         r  mipi/unpack10/dout_int_reg[3]/C
                         clock pessimism             -0.185     1.044    
    SLICE_X5Y90          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.090    mipi/unpack10/dout_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.053ns (15.392%)  route 0.291ns (84.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.435ns (routing 0.007ns, distribution 0.428ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.007ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.435     0.979    mipi/link/wordalign/valid_out_reg_1
    SLICE_X3Y91          FDRE                                         r  mipi/link/wordalign/word_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.018 r  mipi/link/wordalign/word_out_reg[3]/Q
                         net (fo=10, routed)          0.267     1.285    mipi/unpack10/bytes_int_reg[31]_0[3]
    SLICE_X4Y89          LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     1.299 r  mipi/unpack10/dout_int[19]_i_1/O
                         net (fo=1, routed)           0.024     1.323    mipi/unpack10/dout_int[19]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  mipi/unpack10/dout_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.504     1.222    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X4Y89          FDRE                                         r  mipi/unpack10/dout_int_reg[19]/C
                         clock pessimism             -0.185     1.037    
    SLICE_X4Y89          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.083    mipi/unpack10/dout_int_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.089ns (29.337%)  route 0.214ns (70.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Net Delay (Source):      0.437ns (routing 0.007ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.007ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.437     0.981    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.020 r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/Q
                         net (fo=10, routed)          0.199     1.219    mipi/link/gen_bytealign[0].ba/data_offs_reg_n_0_[0]
    SLICE_X2Y88          LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.050     1.269 r  mipi/link/gen_bytealign[0].ba/data_out[7]_i_1/O
                         net (fo=1, routed)           0.015     1.284    mipi/link/gen_bytealign[0].ba/p_0_out[7]
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.492     1.210    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_out_reg[7]/C
                         clock pessimism             -0.215     0.995    
    SLICE_X2Y88          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.041    mipi/link/gen_bytealign[0].ba/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[0].ba/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/wordalign/word_dly_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.039ns (13.131%)  route 0.258ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.442ns (routing 0.007ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.503ns (routing 0.007ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.442     0.986    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.025 r  mipi/link/gen_bytealign[0].ba/data_out_reg[4]/Q
                         net (fo=1, routed)           0.258     1.283    mipi/link/wordalign/word_dly_0_reg[31]_0[4]
    SLICE_X3Y88          FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.503     1.221    mipi/link/wordalign/valid_out_reg_1
    SLICE_X3Y88          FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[4]/C
                         clock pessimism             -0.229     0.992    
    SLICE_X3Y88          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.039    mipi/link/wordalign/word_dly_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 mipi/vout/csi_x_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/odd_linebuf/linebuf_reg_bram_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.039ns (11.022%)  route 0.315ns (88.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Net Delay (Source):      0.437ns (routing 0.007ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.580ns (routing 0.007ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.437     0.981    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y87          FDRE                                         r  mipi/vout/csi_x_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.020 r  mipi/vout/csi_x_pos_reg[9]/Q
                         net (fo=5, routed)           0.315     1.334    mipi/vout/odd_linebuf/Q[7]
    RAMB36_X0Y17         RAMB36E2                                     r  mipi/vout/odd_linebuf/linebuf_reg_bram_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.580     1.298    mipi/vout/odd_linebuf/linebuf_reg_bram_0_1
    RAMB36_X0Y17         RAMB36E2                                     r  mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.215     1.083    
    RAMB36_X0Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                      0.006     1.089    mipi/vout/odd_linebuf/linebuf_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_unpacked_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/data_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.040ns (13.245%)  route 0.262ns (86.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      0.438ns (routing 0.007ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.007ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.438     0.982    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X4Y90          FDRE                                         r  mipi/unpack10/dout_unpacked_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.022 r  mipi/unpack10/dout_unpacked_reg[19]/Q
                         net (fo=1, routed)           0.262     1.284    mipi/unpack10/dout_unpacked_reg_n_0_[19]
    SLICE_X4Y90          FDRE                                         r  mipi/unpack10/data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.497     1.215    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X4Y90          FDRE                                         r  mipi/unpack10/data_out_reg[19]/C
                         clock pessimism             -0.228     0.988    
    SLICE_X4Y90          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.035    mipi/unpack10/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/unpack10/bytes_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.079ns (25.240%)  route 0.234ns (74.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      0.454ns (routing 0.007ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.007ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.454     0.998    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y86          FDRE                                         r  mipi/unpack10/bytes_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.037 r  mipi/unpack10/bytes_int_reg[4]/Q
                         net (fo=1, routed)           0.210     1.247    mipi/unpack10/in7[4]
    SLICE_X5Y86          LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     1.287 r  mipi/unpack10/dout_int[4]_i_1/O
                         net (fo=1, routed)           0.024     1.311    mipi/unpack10/dout_int[4]_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  mipi/unpack10/dout_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.519     1.237    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y86          FDRE                                         r  mipi/unpack10/dout_int_reg[4]/C
                         clock pessimism             -0.223     1.014    
    SLICE_X5Y86          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.060    mipi/unpack10/dout_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_dly_0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/wordalign/word_dly_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.039ns (12.809%)  route 0.265ns (87.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.439ns (routing 0.007ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.499ns (routing 0.007ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.439     0.983    mipi/link/wordalign/valid_out_reg_1
    SLICE_X3Y93          FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.022 r  mipi/link/wordalign/word_dly_0_reg[13]/Q
                         net (fo=2, routed)           0.265     1.287    mipi/link/wordalign/word_dly_0[13]
    SLICE_X3Y93          FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.499     1.217    mipi/link/wordalign/valid_out_reg_1
    SLICE_X3Y93          FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[13]/C
                         clock pessimism             -0.229     0.989    
    SLICE_X3Y93          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.036    mipi/link/wordalign/word_dly_1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 mipi/vout/csi_x_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_bram_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.039ns (10.929%)  route 0.318ns (89.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Net Delay (Source):      0.437ns (routing 0.007ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.576ns (routing 0.007ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.437     0.981    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y87          FDRE                                         r  mipi/vout/csi_x_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.020 r  mipi/vout/csi_x_pos_reg[9]/Q
                         net (fo=5, routed)           0.318     1.337    mipi/vout/even_linebuf/linebuf_reg_bram_1_2[7]
    RAMB36_X0Y16         RAMB36E2                                     r  mipi/vout/even_linebuf/linebuf_reg_bram_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.576     1.294    mipi/vout/even_linebuf/linebuf_reg_bram_1_1
    RAMB36_X0Y16         RAMB36E2                                     r  mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.215     1.079    
    RAMB36_X0Y16         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                      0.006     1.085    mipi/vout/even_linebuf/linebuf_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.040ns (13.365%)  route 0.259ns (86.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.439ns (routing 0.007ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.506ns (routing 0.007ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.439     0.983    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.023 f  mipi/link/clkdet/count_value_reg[1]/Q
                         net (fo=68, routed)          0.259     1.282    mipi/unpack10/dout_int_reg[39]_0[0]
    SLICE_X7Y87          FDRE                                         r  mipi/unpack10/dout_int_reg[18]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.506     1.224    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X7Y87          FDRE                                         r  mipi/unpack10/dout_int_reg[18]/C
                         clock pessimism             -0.185     1.039    
    SLICE_X7Y87          FDRE (Hold_DFF_SLICEL_C_R)
                                                     -0.010     1.029    mipi/unpack10/dout_int_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         link_n_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.IDELAYE3_inst/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.IDELAYE3_inst/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.IDELAYE3_inst/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.IDELAYE3_inst/CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         10.000      8.306      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/FIFO_RD_CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         10.000      8.306      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/FIFO_RD_CLK
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.IDELAYE3_inst/CLK
Low Pulse Width   Fast    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.IDELAYE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.IDELAYE3_inst/CLK
High Pulse Width  Fast    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.IDELAYE3_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  csi2
  To Clock:  csi2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csi2
Waveform(ns):       { 1.250 2.500 }
Period(ns):         2.500
Sources:            { dphy_clk_i[0] }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK_B
Min Period        n/a     BUFGCE/I         n/a              1.290         2.500       1.210      BUFGCE_X0Y40          mipi/link/clkphy/bit_clk_buf/I
Min Period        n/a     BUFGCE_DIV/I     n/a              1.071         2.500       1.429      BUFGCE_DIV_X0Y7       mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.238       0.512      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.237       0.513      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.236       0.514      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.236       0.514      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK_B
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.245       0.519      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.244       0.520      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.244       0.520      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.243       0.521      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.055       0.709      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.054       0.710      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  link_n_1
  To Clock:  link_n_1

Setup :            0  Failing Endpoints,  Worst Slack        6.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.831ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.666ns (22.180%)  route 2.337ns (77.819%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 11.526 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.763ns (routing 0.010ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.673ns (routing 0.009ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.763     1.785    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y99          FDRE                                         r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.866 r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.739     2.605    mipi/link/gen_bytealign[3].ba/p_1_in[6]
    SLICE_X3Y98          LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.751 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2/O
                         net (fo=1, routed)           0.315     3.066    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2_n_0
    SLICE_X3Y98          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     3.216 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_9__2/O
                         net (fo=4, routed)           0.318     3.533    mipi/link/gen_bytealign[3].ba/was_found124_out
    SLICE_X3Y96          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     3.656 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.392     4.048    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X4Y94          LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     4.214 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.574     4.788    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X3Y96          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.673    11.526    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X3Y96          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/C
                         clock pessimism              0.188    11.714    
                         clock uncertainty           -0.035    11.679    
    SLICE_X3Y96          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.619    mipi/link/gen_bytealign[3].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.619    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  6.831    

Slack (MET) :             6.937ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.666ns (22.965%)  route 2.234ns (77.035%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 11.529 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.763ns (routing 0.010ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.676ns (routing 0.009ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.763     1.785    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y99          FDRE                                         r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.866 r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.739     2.605    mipi/link/gen_bytealign[3].ba/p_1_in[6]
    SLICE_X3Y98          LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.751 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2/O
                         net (fo=1, routed)           0.315     3.066    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2_n_0
    SLICE_X3Y98          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     3.216 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_9__2/O
                         net (fo=4, routed)           0.318     3.533    mipi/link/gen_bytealign[3].ba/was_found124_out
    SLICE_X3Y96          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     3.656 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.392     4.048    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X4Y94          LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     4.214 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.471     4.685    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X3Y97          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.676    11.529    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X3Y97          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/C
                         clock pessimism              0.188    11.717    
                         clock uncertainty           -0.035    11.682    
    SLICE_X3Y97          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.622    mipi/link/gen_bytealign[3].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.622    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                  6.937    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.666ns (23.013%)  route 2.228ns (76.987%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 11.527 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.763ns (routing 0.010ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.674ns (routing 0.009ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.763     1.785    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y99          FDRE                                         r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.866 r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.739     2.605    mipi/link/gen_bytealign[3].ba/p_1_in[6]
    SLICE_X3Y98          LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.751 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2/O
                         net (fo=1, routed)           0.315     3.066    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2_n_0
    SLICE_X3Y98          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     3.216 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_9__2/O
                         net (fo=4, routed)           0.318     3.533    mipi/link/gen_bytealign[3].ba/was_found124_out
    SLICE_X3Y96          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     3.656 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.392     4.048    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X4Y94          LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     4.214 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.465     4.679    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X3Y97          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.674    11.527    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X3Y97          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/C
                         clock pessimism              0.188    11.715    
                         clock uncertainty           -0.035    11.680    
    SLICE_X3Y97          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.620    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.620    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             7.022ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.501ns (17.613%)  route 2.343ns (82.387%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.779ns (routing 0.010ns, distribution 0.769ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.009ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.779     1.801    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.880 r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/Q
                         net (fo=10, routed)          0.580     2.460    mipi/link/gen_bytealign[0].ba/p_1_in[0]
    SLICE_X1Y87          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     2.582 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6/O
                         net (fo=1, routed)           0.213     2.795    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6_n_0
    SLICE_X1Y87          LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     2.895 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_2/O
                         net (fo=3, routed)           0.672     3.566    mipi/link/gen_bytealign[0].ba/was_found112_out
    SLICE_X2Y87          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.714 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.397     4.111    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X4Y94          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     4.163 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.482     4.645    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.669    11.522    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/C
                         clock pessimism              0.241    11.763    
                         clock uncertainty           -0.035    11.727    
    SLICE_X2Y87          FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    11.667    mipi/link/gen_bytealign[0].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  7.022    

Slack (MET) :             7.022ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.501ns (17.613%)  route 2.343ns (82.387%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.779ns (routing 0.010ns, distribution 0.769ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.009ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.779     1.801    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.880 r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/Q
                         net (fo=10, routed)          0.580     2.460    mipi/link/gen_bytealign[0].ba/p_1_in[0]
    SLICE_X1Y87          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     2.582 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6/O
                         net (fo=1, routed)           0.213     2.795    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6_n_0
    SLICE_X1Y87          LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     2.895 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_2/O
                         net (fo=3, routed)           0.672     3.566    mipi/link/gen_bytealign[0].ba/was_found112_out
    SLICE_X2Y87          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.714 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.397     4.111    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X4Y94          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     4.163 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.482     4.645    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.669    11.522    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/C
                         clock pessimism              0.241    11.763    
                         clock uncertainty           -0.035    11.727    
    SLICE_X2Y87          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.667    mipi/link/gen_bytealign[0].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  7.022    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.501ns (17.651%)  route 2.337ns (82.349%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.779ns (routing 0.010ns, distribution 0.769ns)
  Clock Net Delay (Destination): 0.667ns (routing 0.009ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.779     1.801    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.880 r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/Q
                         net (fo=10, routed)          0.580     2.460    mipi/link/gen_bytealign[0].ba/p_1_in[0]
    SLICE_X1Y87          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     2.582 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6/O
                         net (fo=1, routed)           0.213     2.795    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6_n_0
    SLICE_X1Y87          LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     2.895 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_2/O
                         net (fo=3, routed)           0.672     3.566    mipi/link/gen_bytealign[0].ba/was_found112_out
    SLICE_X2Y87          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.714 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.397     4.111    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X4Y94          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     4.163 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.476     4.639    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.667    11.520    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/C
                         clock pessimism              0.241    11.761    
                         clock uncertainty           -0.035    11.725    
    SLICE_X2Y87          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.665    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.037ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.233ns (8.393%)  route 2.543ns (91.607%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.010ns, distribution 0.762ns)
  Clock Net Delay (Destination): 0.661ns (routing 0.009ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.772     1.794    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.874 r  mipi/link/clkdet/count_value_reg[1]/Q
                         net (fo=68, routed)          1.561     3.435    mipi/link/wordalign/Q[0]
    SLICE_X5Y93          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     3.472 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.282     3.754    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]_0
    SLICE_X4Y94          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     3.870 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.700     4.570    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X2Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.661    11.514    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X2Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/C
                         clock pessimism              0.188    11.702    
                         clock uncertainty           -0.035    11.667    
    SLICE_X2Y93          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.607    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.607    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                  7.037    

Slack (MET) :             7.083ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.233ns (8.528%)  route 2.499ns (91.472%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.010ns, distribution 0.762ns)
  Clock Net Delay (Destination): 0.663ns (routing 0.009ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.772     1.794    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.874 r  mipi/link/clkdet/count_value_reg[1]/Q
                         net (fo=68, routed)          1.561     3.435    mipi/link/wordalign/Q[0]
    SLICE_X5Y93          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     3.472 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.282     3.754    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]_0
    SLICE_X4Y94          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     3.870 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.656     4.526    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.663    11.516    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/C
                         clock pessimism              0.188    11.704    
                         clock uncertainty           -0.035    11.669    
    SLICE_X2Y94          FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    11.609    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -4.526    
  -------------------------------------------------------------------
                         slack                                  7.083    

Slack (MET) :             7.083ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.233ns (8.528%)  route 2.499ns (91.472%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.010ns, distribution 0.762ns)
  Clock Net Delay (Destination): 0.663ns (routing 0.009ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.772     1.794    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.874 r  mipi/link/clkdet/count_value_reg[1]/Q
                         net (fo=68, routed)          1.561     3.435    mipi/link/wordalign/Q[0]
    SLICE_X5Y93          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     3.472 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.282     3.754    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]_0
    SLICE_X4Y94          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     3.870 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.656     4.526    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.663    11.516    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/C
                         clock pessimism              0.188    11.704    
                         clock uncertainty           -0.035    11.669    
    SLICE_X2Y94          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.609    mipi/link/gen_bytealign[1].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -4.526    
  -------------------------------------------------------------------
                         slack                                  7.083    

Slack (MET) :             7.290ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/bytes_int_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.277ns (11.037%)  route 2.233ns (88.963%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.800ns (routing 0.010ns, distribution 0.790ns)
  Clock Net Delay (Destination): 0.690ns (routing 0.009ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.800     1.822    mipi/depacket/in_line_d_reg_0
    SLICE_X6Y92          FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.903 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.765     2.668    mipi/depacket/FSM_sequential_state_reg[2]_0[1]
    SLICE_X7Y87          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.765 r  mipi/depacket/bytes_int[23]_i_1/O
                         net (fo=33, routed)          0.917     3.683    mipi/depacket/count_value_reg[1]_0
    SLICE_X6Y90          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.782 r  mipi/depacket/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.550     4.332    mipi/unpack10/bytes_int_reg[24]_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.690    11.543    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[26]/C
                         clock pessimism              0.188    11.731    
                         clock uncertainty           -0.035    11.696    
    SLICE_X6Y88          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    11.622    mipi/unpack10/bytes_int_reg[26]
  -------------------------------------------------------------------
                         required time                         11.622    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                  7.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 mipi/unpack10/FSM_sequential_byte_count_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.063ns (18.735%)  route 0.273ns (81.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.443ns (routing 0.007ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.443     0.987    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y89          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.028 r  mipi/unpack10/FSM_sequential_byte_count_int_reg[0]/Q
                         net (fo=33, routed)          0.249     1.277    mipi/unpack10/Q[0]
    SLICE_X5Y90          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     1.299 r  mipi/unpack10/dout_int[3]_i_1/O
                         net (fo=1, routed)           0.024     1.323    mipi/unpack10/dout_int[3]_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  mipi/unpack10/dout_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.229    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y90          FDRE                                         r  mipi/unpack10/dout_int_reg[3]/C
                         clock pessimism             -0.185     1.044    
    SLICE_X5Y90          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.090    mipi/unpack10/dout_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.053ns (15.392%)  route 0.291ns (84.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.435ns (routing 0.007ns, distribution 0.428ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.007ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.435     0.979    mipi/link/wordalign/valid_out_reg_1
    SLICE_X3Y91          FDRE                                         r  mipi/link/wordalign/word_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.018 r  mipi/link/wordalign/word_out_reg[3]/Q
                         net (fo=10, routed)          0.267     1.285    mipi/unpack10/bytes_int_reg[31]_0[3]
    SLICE_X4Y89          LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     1.299 r  mipi/unpack10/dout_int[19]_i_1/O
                         net (fo=1, routed)           0.024     1.323    mipi/unpack10/dout_int[19]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  mipi/unpack10/dout_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.504     1.222    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X4Y89          FDRE                                         r  mipi/unpack10/dout_int_reg[19]/C
                         clock pessimism             -0.185     1.037    
    SLICE_X4Y89          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.083    mipi/unpack10/dout_int_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.089ns (29.337%)  route 0.214ns (70.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Net Delay (Source):      0.437ns (routing 0.007ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.007ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.437     0.981    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.020 r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/Q
                         net (fo=10, routed)          0.199     1.219    mipi/link/gen_bytealign[0].ba/data_offs_reg_n_0_[0]
    SLICE_X2Y88          LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.050     1.269 r  mipi/link/gen_bytealign[0].ba/data_out[7]_i_1/O
                         net (fo=1, routed)           0.015     1.284    mipi/link/gen_bytealign[0].ba/p_0_out[7]
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.492     1.210    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_out_reg[7]/C
                         clock pessimism             -0.215     0.995    
    SLICE_X2Y88          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.041    mipi/link/gen_bytealign[0].ba/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[0].ba/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/wordalign/word_dly_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.039ns (13.131%)  route 0.258ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.442ns (routing 0.007ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.503ns (routing 0.007ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.442     0.986    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.025 r  mipi/link/gen_bytealign[0].ba/data_out_reg[4]/Q
                         net (fo=1, routed)           0.258     1.283    mipi/link/wordalign/word_dly_0_reg[31]_0[4]
    SLICE_X3Y88          FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.503     1.221    mipi/link/wordalign/valid_out_reg_1
    SLICE_X3Y88          FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[4]/C
                         clock pessimism             -0.229     0.992    
    SLICE_X3Y88          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.039    mipi/link/wordalign/word_dly_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 mipi/vout/csi_x_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/odd_linebuf/linebuf_reg_bram_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.039ns (11.022%)  route 0.315ns (88.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Net Delay (Source):      0.437ns (routing 0.007ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.580ns (routing 0.007ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.437     0.981    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y87          FDRE                                         r  mipi/vout/csi_x_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.020 r  mipi/vout/csi_x_pos_reg[9]/Q
                         net (fo=5, routed)           0.315     1.334    mipi/vout/odd_linebuf/Q[7]
    RAMB36_X0Y17         RAMB36E2                                     r  mipi/vout/odd_linebuf/linebuf_reg_bram_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.580     1.298    mipi/vout/odd_linebuf/linebuf_reg_bram_0_1
    RAMB36_X0Y17         RAMB36E2                                     r  mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.215     1.083    
    RAMB36_X0Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                      0.006     1.089    mipi/vout/odd_linebuf/linebuf_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_unpacked_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/data_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.040ns (13.245%)  route 0.262ns (86.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      0.438ns (routing 0.007ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.007ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.438     0.982    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X4Y90          FDRE                                         r  mipi/unpack10/dout_unpacked_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.022 r  mipi/unpack10/dout_unpacked_reg[19]/Q
                         net (fo=1, routed)           0.262     1.284    mipi/unpack10/dout_unpacked_reg_n_0_[19]
    SLICE_X4Y90          FDRE                                         r  mipi/unpack10/data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.497     1.215    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X4Y90          FDRE                                         r  mipi/unpack10/data_out_reg[19]/C
                         clock pessimism             -0.228     0.988    
    SLICE_X4Y90          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.035    mipi/unpack10/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/unpack10/bytes_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.079ns (25.240%)  route 0.234ns (74.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      0.454ns (routing 0.007ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.007ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.454     0.998    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y86          FDRE                                         r  mipi/unpack10/bytes_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.037 r  mipi/unpack10/bytes_int_reg[4]/Q
                         net (fo=1, routed)           0.210     1.247    mipi/unpack10/in7[4]
    SLICE_X5Y86          LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     1.287 r  mipi/unpack10/dout_int[4]_i_1/O
                         net (fo=1, routed)           0.024     1.311    mipi/unpack10/dout_int[4]_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  mipi/unpack10/dout_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.519     1.237    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y86          FDRE                                         r  mipi/unpack10/dout_int_reg[4]/C
                         clock pessimism             -0.223     1.014    
    SLICE_X5Y86          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.060    mipi/unpack10/dout_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_dly_0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/wordalign/word_dly_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.039ns (12.809%)  route 0.265ns (87.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      0.439ns (routing 0.007ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.499ns (routing 0.007ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.439     0.983    mipi/link/wordalign/valid_out_reg_1
    SLICE_X3Y93          FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.022 r  mipi/link/wordalign/word_dly_0_reg[13]/Q
                         net (fo=2, routed)           0.265     1.287    mipi/link/wordalign/word_dly_0[13]
    SLICE_X3Y93          FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.499     1.217    mipi/link/wordalign/valid_out_reg_1
    SLICE_X3Y93          FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[13]/C
                         clock pessimism             -0.229     0.989    
    SLICE_X3Y93          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.036    mipi/link/wordalign/word_dly_1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 mipi/vout/csi_x_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_bram_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.039ns (10.929%)  route 0.318ns (89.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Net Delay (Source):      0.437ns (routing 0.007ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.576ns (routing 0.007ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.437     0.981    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y87          FDRE                                         r  mipi/vout/csi_x_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.020 r  mipi/vout/csi_x_pos_reg[9]/Q
                         net (fo=5, routed)           0.318     1.337    mipi/vout/even_linebuf/linebuf_reg_bram_1_2[7]
    RAMB36_X0Y16         RAMB36E2                                     r  mipi/vout/even_linebuf/linebuf_reg_bram_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.576     1.294    mipi/vout/even_linebuf/linebuf_reg_bram_1_1
    RAMB36_X0Y16         RAMB36E2                                     r  mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.215     1.079    
    RAMB36_X0Y16         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                      0.006     1.085    mipi/vout/even_linebuf/linebuf_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.040ns (13.365%)  route 0.259ns (86.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.439ns (routing 0.007ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.506ns (routing 0.007ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.439     0.983    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.023 f  mipi/link/clkdet/count_value_reg[1]/Q
                         net (fo=68, routed)          0.259     1.282    mipi/unpack10/dout_int_reg[39]_0[0]
    SLICE_X7Y87          FDRE                                         r  mipi/unpack10/dout_int_reg[18]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.506     1.224    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X7Y87          FDRE                                         r  mipi/unpack10/dout_int_reg[18]/C
                         clock pessimism             -0.185     1.039    
    SLICE_X7Y87          FDRE (Hold_DFF_SLICEL_C_R)
                                                     -0.010     1.029    mipi/unpack10/dout_int_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         link_n_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.IDELAYE3_inst/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.IDELAYE3_inst/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.IDELAYE3_inst/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.IDELAYE3_inst/CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         10.000      8.306      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/FIFO_RD_CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         10.000      8.306      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/FIFO_RD_CLK
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.IDELAYE3_inst/CLK
Low Pulse Width   Fast    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.IDELAYE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.IDELAYE3_inst/CLK
High Pulse Width  Fast    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.IDELAYE3_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            3  Failing Endpoints,  Worst Slack       -1.667ns,  Total Violation       -5.001ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.356ns (40.472%)  route 0.524ns (59.528%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.479ns = ( 7.479 - 5.000 ) 
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.710ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.643ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.716     2.855    mipi/link/clkdet/CLK
    SLICE_X8Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.935 f  mipi/link/clkdet/clk_fail_count_reg[7]/Q
                         net (fo=3, routed)           0.107     3.042    mipi/link/clkdet/clk_fail_count_reg[7]
    SLICE_X9Y94          LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.166 r  mipi/link/clkdet/clk_fail_count[7]_i_4/O
                         net (fo=1, routed)           0.119     3.285    mipi/link/clkdet/clk_fail_count[7]_i_4_n_0
    SLICE_X9Y94          LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     3.437 r  mipi/link/clkdet/clk_fail_count[7]_i_2/O
                         net (fo=8, routed)           0.297     3.734    mipi/link/clkdet/clk_fail_count[7]_i_2_n_0
    SLICE_X9Y95          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.522     7.479    mipi/link/clkdet/CLK
    SLICE_X9Y95          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/C
                         clock pessimism              0.304     7.782    
                         clock uncertainty           -0.035     7.747    
    SLICE_X9Y95          FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     7.686    mipi/link/clkdet/clk_fail_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.686    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.356ns (40.472%)  route 0.524ns (59.528%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.479ns = ( 7.479 - 5.000 ) 
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.710ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.643ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.716     2.855    mipi/link/clkdet/CLK
    SLICE_X8Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.935 f  mipi/link/clkdet/clk_fail_count_reg[7]/Q
                         net (fo=3, routed)           0.107     3.042    mipi/link/clkdet/clk_fail_count_reg[7]
    SLICE_X9Y94          LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.166 r  mipi/link/clkdet/clk_fail_count[7]_i_4/O
                         net (fo=1, routed)           0.119     3.285    mipi/link/clkdet/clk_fail_count[7]_i_4_n_0
    SLICE_X9Y94          LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     3.437 r  mipi/link/clkdet/clk_fail_count[7]_i_2/O
                         net (fo=8, routed)           0.297     3.734    mipi/link/clkdet/clk_fail_count[7]_i_2_n_0
    SLICE_X9Y95          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.522     7.479    mipi/link/clkdet/CLK
    SLICE_X9Y95          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[2]/C
                         clock pessimism              0.304     7.782    
                         clock uncertainty           -0.035     7.747    
    SLICE_X9Y95          FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     7.687    mipi/link/clkdet/clk_fail_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.356ns (42.911%)  route 0.474ns (57.089%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.478ns = ( 7.478 - 5.000 ) 
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.710ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.643ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.716     2.855    mipi/link/clkdet/CLK
    SLICE_X8Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.935 f  mipi/link/clkdet/clk_fail_count_reg[7]/Q
                         net (fo=3, routed)           0.107     3.042    mipi/link/clkdet/clk_fail_count_reg[7]
    SLICE_X9Y94          LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.166 r  mipi/link/clkdet/clk_fail_count[7]_i_4/O
                         net (fo=1, routed)           0.119     3.285    mipi/link/clkdet/clk_fail_count[7]_i_4_n_0
    SLICE_X9Y94          LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     3.437 r  mipi/link/clkdet/clk_fail_count[7]_i_2/O
                         net (fo=8, routed)           0.247     3.684    mipi/link/clkdet/clk_fail_count[7]_i_2_n_0
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.521     7.478    mipi/link/clkdet/CLK
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/C
                         clock pessimism              0.304     7.781    
                         clock uncertainty           -0.035     7.746    
    SLICE_X9Y94          FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     7.685    mipi/link/clkdet/clk_fail_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.685    
                         arrival time                          -3.684    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.356ns (42.911%)  route 0.474ns (57.089%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.478ns = ( 7.478 - 5.000 ) 
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.710ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.643ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.716     2.855    mipi/link/clkdet/CLK
    SLICE_X8Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.935 f  mipi/link/clkdet/clk_fail_count_reg[7]/Q
                         net (fo=3, routed)           0.107     3.042    mipi/link/clkdet/clk_fail_count_reg[7]
    SLICE_X9Y94          LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.166 r  mipi/link/clkdet/clk_fail_count[7]_i_4/O
                         net (fo=1, routed)           0.119     3.285    mipi/link/clkdet/clk_fail_count[7]_i_4_n_0
    SLICE_X9Y94          LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     3.437 r  mipi/link/clkdet/clk_fail_count[7]_i_2/O
                         net (fo=8, routed)           0.247     3.684    mipi/link/clkdet/clk_fail_count[7]_i_2_n_0
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.521     7.478    mipi/link/clkdet/CLK
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/C
                         clock pessimism              0.304     7.781    
                         clock uncertainty           -0.035     7.746    
    SLICE_X9Y94          FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     7.685    mipi/link/clkdet/clk_fail_count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.685    
                         arrival time                          -3.684    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.356ns (42.911%)  route 0.474ns (57.089%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.478ns = ( 7.478 - 5.000 ) 
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.710ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.643ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.716     2.855    mipi/link/clkdet/CLK
    SLICE_X8Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.935 f  mipi/link/clkdet/clk_fail_count_reg[7]/Q
                         net (fo=3, routed)           0.107     3.042    mipi/link/clkdet/clk_fail_count_reg[7]
    SLICE_X9Y94          LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.166 r  mipi/link/clkdet/clk_fail_count[7]_i_4/O
                         net (fo=1, routed)           0.119     3.285    mipi/link/clkdet/clk_fail_count[7]_i_4_n_0
    SLICE_X9Y94          LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     3.437 r  mipi/link/clkdet/clk_fail_count[7]_i_2/O
                         net (fo=8, routed)           0.247     3.684    mipi/link/clkdet/clk_fail_count[7]_i_2_n_0
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.521     7.478    mipi/link/clkdet/CLK
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[0]/C
                         clock pessimism              0.304     7.781    
                         clock uncertainty           -0.035     7.746    
    SLICE_X9Y94          FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060     7.686    mipi/link/clkdet/clk_fail_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.686    
                         arrival time                          -3.684    
  -------------------------------------------------------------------
                         slack                                  4.002    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.356ns (42.911%)  route 0.474ns (57.089%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.478ns = ( 7.478 - 5.000 ) 
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.710ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.643ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.716     2.855    mipi/link/clkdet/CLK
    SLICE_X8Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.935 f  mipi/link/clkdet/clk_fail_count_reg[7]/Q
                         net (fo=3, routed)           0.107     3.042    mipi/link/clkdet/clk_fail_count_reg[7]
    SLICE_X9Y94          LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.166 r  mipi/link/clkdet/clk_fail_count[7]_i_4/O
                         net (fo=1, routed)           0.119     3.285    mipi/link/clkdet/clk_fail_count[7]_i_4_n_0
    SLICE_X9Y94          LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     3.437 r  mipi/link/clkdet/clk_fail_count[7]_i_2/O
                         net (fo=8, routed)           0.247     3.684    mipi/link/clkdet/clk_fail_count[7]_i_2_n_0
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.521     7.478    mipi/link/clkdet/CLK
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/C
                         clock pessimism              0.304     7.781    
                         clock uncertainty           -0.035     7.746    
    SLICE_X9Y94          FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     7.686    mipi/link/clkdet/clk_fail_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.686    
                         arrival time                          -3.684    
  -------------------------------------------------------------------
                         slack                                  4.002    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.177ns (23.437%)  route 0.578ns (76.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.478ns = ( 7.478 - 5.000 ) 
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.710ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.643ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.713     2.852    mipi/link/clkdet/CLK
    SLICE_X6Y94          FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.932 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.153     3.085    mipi/link/clkdet/ext_clk_lat
    SLICE_X6Y94          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     3.182 r  mipi/link/clkdet/clk_fail_count[7]_i_1/O
                         net (fo=8, routed)           0.425     3.607    mipi/link/clkdet/clear
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.521     7.478    mipi/link/clkdet/CLK
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[0]/C
                         clock pessimism              0.304     7.781    
                         clock uncertainty           -0.035     7.746    
    SLICE_X9Y94          FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074     7.672    mipi/link/clkdet/clk_fail_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.177ns (23.437%)  route 0.578ns (76.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.478ns = ( 7.478 - 5.000 ) 
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.710ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.643ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.713     2.852    mipi/link/clkdet/CLK
    SLICE_X6Y94          FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.932 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.153     3.085    mipi/link/clkdet/ext_clk_lat
    SLICE_X6Y94          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     3.182 r  mipi/link/clkdet/clk_fail_count[7]_i_1/O
                         net (fo=8, routed)           0.425     3.607    mipi/link/clkdet/clear
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.521     7.478    mipi/link/clkdet/CLK
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/C
                         clock pessimism              0.304     7.781    
                         clock uncertainty           -0.035     7.746    
    SLICE_X9Y94          FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074     7.672    mipi/link/clkdet/clk_fail_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.177ns (23.437%)  route 0.578ns (76.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.478ns = ( 7.478 - 5.000 ) 
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.710ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.643ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.713     2.852    mipi/link/clkdet/CLK
    SLICE_X6Y94          FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.932 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.153     3.085    mipi/link/clkdet/ext_clk_lat
    SLICE_X6Y94          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     3.182 r  mipi/link/clkdet/clk_fail_count[7]_i_1/O
                         net (fo=8, routed)           0.425     3.607    mipi/link/clkdet/clear
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.521     7.478    mipi/link/clkdet/CLK
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/C
                         clock pessimism              0.304     7.781    
                         clock uncertainty           -0.035     7.746    
    SLICE_X9Y94          FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074     7.672    mipi/link/clkdet/clk_fail_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.177ns (23.437%)  route 0.578ns (76.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.478ns = ( 7.478 - 5.000 ) 
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.710ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.643ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.713     2.852    mipi/link/clkdet/CLK
    SLICE_X6Y94          FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.932 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.153     3.085    mipi/link/clkdet/ext_clk_lat
    SLICE_X6Y94          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     3.182 r  mipi/link/clkdet/clk_fail_count[7]_i_1/O
                         net (fo=8, routed)           0.425     3.607    mipi/link/clkdet/clear
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.521     7.478    mipi/link/clkdet/CLK
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/C
                         clock pessimism              0.304     7.781    
                         clock uncertainty           -0.035     7.746    
    SLICE_X9Y94          FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074     7.672    mipi/link/clkdet/clk_fail_count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  4.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.052ns (52.079%)  route 0.048ns (47.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Net Delay (Source):      0.955ns (routing 0.392ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.439ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.955     1.539    mipi/link/clkdet/CLK
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.577 r  mipi/link/clkdet/clk_fail_count_reg[5]/Q
                         net (fo=4, routed)           0.027     1.603    mipi/link/clkdet/clk_fail_count_reg[5]
    SLICE_X9Y94          LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     1.617 r  mipi/link/clkdet/clk_fail_count[5]_i_1/O
                         net (fo=1, routed)           0.021     1.638    mipi/link/clkdet/plusOp[5]
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.083     1.842    mipi/link/clkdet/CLK
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/C
                         clock pessimism             -0.297     1.545    
    SLICE_X9Y94          FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.591    mipi/link/clkdet/clk_fail_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.063ns (49.803%)  route 0.063ns (50.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Net Delay (Source):      0.956ns (routing 0.392ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.439ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.956     1.540    mipi/link/clkdet/CLK
    SLICE_X9Y95          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.579 r  mipi/link/clkdet/clk_fail_count_reg[1]/Q
                         net (fo=7, routed)           0.054     1.633    mipi/link/clkdet/clk_fail_count_reg[1]
    SLICE_X9Y94          LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     1.657 r  mipi/link/clkdet/clk_fail_count[4]_i_1/O
                         net (fo=1, routed)           0.009     1.666    mipi/link/clkdet/plusOp[4]
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.083     1.842    mipi/link/clkdet/CLK
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/C
                         clock pessimism             -0.285     1.556    
    SLICE_X9Y94          FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.603    mipi/link/clkdet/clk_fail_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.076ns (65.697%)  route 0.040ns (34.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Net Delay (Source):      0.956ns (routing 0.392ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.439ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.956     1.540    mipi/link/clkdet/CLK
    SLICE_X9Y95          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.579 r  mipi/link/clkdet/clk_fail_count_reg[1]/Q
                         net (fo=7, routed)           0.031     1.609    mipi/link/clkdet/clk_fail_count_reg[1]
    SLICE_X9Y95          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.037     1.646 r  mipi/link/clkdet/clk_fail_count[2]_i_1/O
                         net (fo=1, routed)           0.009     1.655    mipi/link/clkdet/plusOp[2]
    SLICE_X9Y95          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.084     1.843    mipi/link/clkdet/CLK
    SLICE_X9Y95          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[2]/C
                         clock pessimism             -0.297     1.546    
    SLICE_X9Y95          FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.593    mipi/link/clkdet/clk_fail_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.077ns (58.921%)  route 0.054ns (41.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      0.954ns (routing 0.392ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.439ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.954     1.538    mipi/link/clkdet/CLK
    SLICE_X8Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.577 r  mipi/link/clkdet/clk_fail_count_reg[6]/Q
                         net (fo=4, routed)           0.048     1.624    mipi/link/clkdet/clk_fail_count_reg[6]
    SLICE_X8Y94          LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.038     1.662 r  mipi/link/clkdet/clk_fail_count[7]_i_3/O
                         net (fo=1, routed)           0.006     1.668    mipi/link/clkdet/plusOp[7]
    SLICE_X8Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.080     1.839    mipi/link/clkdet/CLK
    SLICE_X8Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/C
                         clock pessimism             -0.295     1.544    
    SLICE_X8Y94          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.591    mipi/link/clkdet/clk_fail_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.061ns (43.110%)  route 0.080ns (56.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Net Delay (Source):      0.956ns (routing 0.392ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.439ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.956     1.540    mipi/link/clkdet/CLK
    SLICE_X9Y95          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.579 r  mipi/link/clkdet/clk_fail_count_reg[1]/Q
                         net (fo=7, routed)           0.054     1.633    mipi/link/clkdet/clk_fail_count_reg[1]
    SLICE_X9Y94          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     1.655 r  mipi/link/clkdet/clk_fail_count[3]_i_1/O
                         net (fo=1, routed)           0.026     1.681    mipi/link/clkdet/plusOp[3]
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.083     1.842    mipi/link/clkdet/CLK
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/C
                         clock pessimism             -0.285     1.556    
    SLICE_X9Y94          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.602    mipi/link/clkdet/clk_fail_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.074ns (56.626%)  route 0.057ns (43.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Net Delay (Source):      0.956ns (routing 0.392ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.439ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.956     1.540    mipi/link/clkdet/CLK
    SLICE_X9Y95          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.579 r  mipi/link/clkdet/clk_fail_count_reg[1]/Q
                         net (fo=7, routed)           0.031     1.609    mipi/link/clkdet/clk_fail_count_reg[1]
    SLICE_X9Y95          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     1.644 r  mipi/link/clkdet/clk_fail_count[1]_i_1/O
                         net (fo=1, routed)           0.026     1.670    mipi/link/clkdet/plusOp[1]
    SLICE_X9Y95          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.084     1.843    mipi/link/clkdet/CLK
    SLICE_X9Y95          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/C
                         clock pessimism             -0.297     1.546    
    SLICE_X9Y95          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.592    mipi/link/clkdet/clk_fail_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.080ns (55.293%)  route 0.065ns (44.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      0.954ns (routing 0.392ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.439ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.954     1.538    mipi/link/clkdet/CLK
    SLICE_X8Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.577 r  mipi/link/clkdet/clk_fail_count_reg[6]/Q
                         net (fo=4, routed)           0.048     1.624    mipi/link/clkdet/clk_fail_count_reg[6]
    SLICE_X8Y94          LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     1.665 r  mipi/link/clkdet/clk_fail_count[6]_i_1/O
                         net (fo=1, routed)           0.017     1.682    mipi/link/clkdet/plusOp[6]
    SLICE_X8Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.080     1.839    mipi/link/clkdet/CLK
    SLICE_X8Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[6]/C
                         clock pessimism             -0.295     1.544    
    SLICE_X8Y94          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.590    mipi/link/clkdet/clk_fail_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.062ns (40.904%)  route 0.090ns (59.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Net Delay (Source):      0.955ns (routing 0.392ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.439ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.955     1.539    mipi/link/clkdet/CLK
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.578 f  mipi/link/clkdet/clk_fail_count_reg[0]/Q
                         net (fo=7, routed)           0.082     1.659    mipi/link/clkdet/clk_fail_count_reg_n_0_[0]
    SLICE_X9Y94          LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.023     1.682 r  mipi/link/clkdet/clk_fail_count[0]_i_1/O
                         net (fo=1, routed)           0.008     1.690    mipi/link/clkdet/plusOp[0]
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.083     1.842    mipi/link/clkdet/CLK
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[0]/C
                         clock pessimism             -0.297     1.545    
    SLICE_X9Y94          FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.592    mipi/link/clkdet/clk_fail_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/last_ext_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.622%)  route 0.119ns (75.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      0.953ns (routing 0.392ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.439ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.953     1.537    mipi/link/clkdet/CLK
    SLICE_X6Y94          FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.576 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.119     1.695    mipi/link/clkdet/ext_clk_lat
    SLICE_X6Y94          FDRE                                         r  mipi/link/clkdet/last_ext_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.079     1.838    mipi/link/clkdet/CLK
    SLICE_X6Y94          FDRE                                         r  mipi/link/clkdet/last_ext_clk_reg/C
                         clock pessimism             -0.295     1.543    
    SLICE_X6Y94          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.589    mipi/link/clkdet/last_ext_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/last_ext_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.089ns (42.215%)  route 0.122ns (57.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Net Delay (Source):      0.953ns (routing 0.392ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.439ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.953     1.537    mipi/link/clkdet/CLK
    SLICE_X6Y94          FDRE                                         r  mipi/link/clkdet/last_ext_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.576 r  mipi/link/clkdet/last_ext_clk_reg/Q
                         net (fo=1, routed)           0.028     1.604    mipi/link/clkdet/last_ext_clk
    SLICE_X6Y94          LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.654 r  mipi/link/clkdet/clk_fail_count[7]_i_1/O
                         net (fo=8, routed)           0.094     1.747    mipi/link/clkdet/clear
    SLICE_X8Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.080     1.839    mipi/link/clkdet/CLK
    SLICE_X8Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[6]/C
                         clock pessimism             -0.255     1.583    
    SLICE_X8Y94          FDRE (Hold_HFF_SLICEL_C_R)
                                                     -0.010     1.573    mipi/link/clkdet/clk_fail_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         5.000       3.710      BUFGCE_X0Y76            BUFG_inst/I
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y11  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y12  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y13  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y3               video_clk/inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X9Y94             mipi/link/clkdet/clk_fail_count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X9Y95             mipi/link/clkdet/clk_fail_count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X9Y95             mipi/link/clkdet/clk_fail_count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X9Y94             mipi/link/clkdet/clk_fail_count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X9Y94             mipi/link/clkdet/clk_fail_count_reg[4]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            3.333         5.000       -1.667     BITSLICE_CONTROL_X0Y11  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            3.333         5.000       -1.667     BITSLICE_CONTROL_X0Y12  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            3.333         5.000       -1.667     BITSLICE_CONTROL_X0Y13  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y3               video_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               video_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               video_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X9Y94             mipi/link/clkdet/clk_fail_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X9Y94             mipi/link/clkdet/clk_fail_count_reg[0]/C
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               video_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               video_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X9Y94             mipi/link/clkdet/clk_fail_count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X9Y94             mipi/link/clkdet/clk_fail_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_148_5m_clk_wiz_0
  To Clock:  clk_148_5m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.825ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/video_prev_line_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 1.108ns (69.461%)  route 0.487ns (30.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 11.628 - 6.734 ) 
    Source Clock Delay      (SCD):    4.862ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.015ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.922ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.986     4.862    mipi/vout/odd_linebuf/clk_148_5m
    RAMB36_X0Y17         RAMB36E2                                     r  mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     5.825 r  mipi/vout/odd_linebuf/linebuf_reg_bram_0/DOUTBDOUT[0]
                         net (fo=2, routed)           0.421     6.246    mipi/vout/even_linebuf/linebuf_read_q[0]
    SLICE_X4Y80          LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     6.391 r  mipi/vout/even_linebuf/video_prev_line_data[0]_i_1/O
                         net (fo=1, routed)           0.066     6.457    mipi/vout/output_prev_line_data[0]
    SLICE_X4Y80          FDRE                                         r  mipi/vout/video_prev_line_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     9.961    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.985 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.644    11.628    mipi/vout/clk_148_5m
    SLICE_X4Y80          FDRE                                         r  mipi/vout/video_prev_line_data_reg[0]/C
                         clock pessimism             -0.244    11.384    
                         clock uncertainty           -0.065    11.319    
    SLICE_X4Y80          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.344    mipi/vout/video_prev_line_data_reg[0]
  -------------------------------------------------------------------
                         required time                         11.344    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/video_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 1.020ns (65.209%)  route 0.544ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 11.623 - 6.734 ) 
    Source Clock Delay      (SCD):    4.862ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.015ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.922ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.986     4.862    mipi/vout/odd_linebuf/clk_148_5m
    RAMB36_X0Y17         RAMB36E2                                     r  mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[27])
                                                      0.875     5.737 r  mipi/vout/odd_linebuf/linebuf_reg_bram_0/DOUTBDOUT[27]
                         net (fo=2, routed)           0.478     6.215    mipi/vout/even_linebuf/linebuf_read_q[27]
    SLICE_X4Y84          LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     6.360 r  mipi/vout/even_linebuf/video_data[7]_i_1/O
                         net (fo=1, routed)           0.066     6.426    mipi/vout/output_data[7]
    SLICE_X4Y84          FDRE                                         r  mipi/vout/video_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     9.961    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.985 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.639    11.623    mipi/vout/clk_148_5m
    SLICE_X4Y84          FDRE                                         r  mipi/vout/video_data_reg[7]/C
                         clock pessimism             -0.244    11.379    
                         clock uncertainty           -0.065    11.314    
    SLICE_X4Y84          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.339    mipi/vout/video_data_reg[7]
  -------------------------------------------------------------------
                         required time                         11.339    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/video_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 1.025ns (66.809%)  route 0.509ns (33.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 11.619 - 6.734 ) 
    Source Clock Delay      (SCD):    4.862ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.015ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.922ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.986     4.862    mipi/vout/odd_linebuf/clk_148_5m
    RAMB36_X0Y17         RAMB36E2                                     r  mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[13])
                                                      0.879     5.741 r  mipi/vout/odd_linebuf/linebuf_reg_bram_0/DOUTBDOUT[13]
                         net (fo=2, routed)           0.460     6.201    mipi/vout/even_linebuf/linebuf_read_q[13]
    SLICE_X6Y82          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     6.347 r  mipi/vout/even_linebuf/video_data[13]_i_1/O
                         net (fo=1, routed)           0.049     6.396    mipi/vout/output_data[13]
    SLICE_X6Y82          FDRE                                         r  mipi/vout/video_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     9.961    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.985 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.635    11.619    mipi/vout/clk_148_5m
    SLICE_X6Y82          FDRE                                         r  mipi/vout/video_data_reg[13]/C
                         clock pessimism             -0.244    11.375    
                         clock uncertainty           -0.065    11.310    
    SLICE_X6Y82          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.335    mipi/vout/video_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.335    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/video_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 1.008ns (66.797%)  route 0.501ns (33.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 11.625 - 6.734 ) 
    Source Clock Delay      (SCD):    4.862ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.015ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.922ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.986     4.862    mipi/vout/odd_linebuf/clk_148_5m
    RAMB36_X0Y17         RAMB36E2                                     r  mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[29])
                                                      0.863     5.725 r  mipi/vout/odd_linebuf/linebuf_reg_bram_0/DOUTBDOUT[29]
                         net (fo=2, routed)           0.435     6.160    mipi/vout/even_linebuf/linebuf_read_q[29]
    SLICE_X4Y83          LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     6.305 r  mipi/vout/even_linebuf/video_data[9]_i_1/O
                         net (fo=1, routed)           0.066     6.371    mipi/vout/output_data[9]
    SLICE_X4Y83          FDRE                                         r  mipi/vout/video_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     9.961    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.985 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.641    11.625    mipi/vout/clk_148_5m
    SLICE_X4Y83          FDRE                                         r  mipi/vout/video_data_reg[9]/C
                         clock pessimism             -0.244    11.381    
                         clock uncertainty           -0.065    11.316    
    SLICE_X4Y83          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.341    mipi/vout/video_data_reg[9]
  -------------------------------------------------------------------
                         required time                         11.341    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 mipi/vout/video_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/debayer/pre_data_even_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.525ns (32.135%)  route 1.109ns (67.865%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 11.624 - 6.734 ) 
    Source Clock Delay      (SCD):    4.731ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 1.015ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.922ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.855     4.731    mipi/vout/clk_148_5m
    SLICE_X4Y82          FDRE                                         r  mipi/vout/video_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.809 r  mipi/vout/video_data_reg[14]/Q
                         net (fo=5, routed)           0.712     5.520    mipi/debayer/last_block_c_reg[19]_0[14]
    SLICE_X6Y83          LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.667 r  mipi/debayer/pre_data_even[26]_i_7/O
                         net (fo=1, routed)           0.007     5.674    mipi/vout/pre_data_even_reg[16][4]
    SLICE_X6Y83          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.827 r  mipi/vout/pre_data_even_reg[26]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.853    mipi/vout/pre_data_even_reg[26]_i_2_n_0
    SLICE_X6Y84          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     5.910 r  mipi/vout/pre_data_even_reg[29]_i_2/CO[2]
                         net (fo=2, routed)           0.315     6.225    mipi/debayer/channel_average[9]
    SLICE_X7Y83          LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     6.315 r  mipi/debayer/pre_data_even[19]_i_1/O
                         net (fo=1, routed)           0.049     6.364    mipi/debayer/p_1_out[19]
    SLICE_X7Y83          FDRE                                         r  mipi/debayer/pre_data_even_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     9.961    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.985 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.640    11.624    mipi/debayer/clk_148_5m
    SLICE_X7Y83          FDRE                                         r  mipi/debayer/pre_data_even_reg[19]/C
                         clock pessimism             -0.247    11.378    
                         clock uncertainty           -0.065    11.313    
    SLICE_X7Y83          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.338    mipi/debayer/pre_data_even_reg[19]
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/video_prev_line_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 1.037ns (69.439%)  route 0.456ns (30.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 11.619 - 6.734 ) 
    Source Clock Delay      (SCD):    4.862ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.015ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.922ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.986     4.862    mipi/vout/odd_linebuf/clk_148_5m
    RAMB36_X0Y17         RAMB36E2                                     r  mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[1])
                                                      0.891     5.753 r  mipi/vout/odd_linebuf/linebuf_reg_bram_0/DOUTPBDOUTP[1]
                         net (fo=2, routed)           0.406     6.159    mipi/vout/even_linebuf/linebuf_read_q[33]
    SLICE_X6Y82          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     6.305 r  mipi/vout/even_linebuf/video_prev_line_data[13]_i_1/O
                         net (fo=1, routed)           0.050     6.355    mipi/vout/output_prev_line_data[13]
    SLICE_X6Y82          FDRE                                         r  mipi/vout/video_prev_line_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     9.961    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.985 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.635    11.619    mipi/vout/clk_148_5m
    SLICE_X6Y82          FDRE                                         r  mipi/vout/video_prev_line_data_reg[13]/C
                         clock pessimism             -0.244    11.375    
                         clock uncertainty           -0.065    11.310    
    SLICE_X6Y82          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.335    mipi/vout/video_prev_line_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.335    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/video_prev_line_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 1.049ns (71.041%)  route 0.428ns (28.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 11.622 - 6.734 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 1.015ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.638ns (routing 0.922ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         2.003     4.879    mipi/vout/even_linebuf/clk_148_5m
    RAMB36_X0Y16         RAMB36E2                                     r  mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.900     5.779 r  mipi/vout/even_linebuf/linebuf_reg_bram_0/DOUTBDOUT[5]
                         net (fo=2, routed)           0.369     6.147    mipi/vout/even_linebuf/linebuf_read_q_0[5]
    SLICE_X4Y85          LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.149     6.296 r  mipi/vout/even_linebuf/video_prev_line_data[5]_i_1/O
                         net (fo=1, routed)           0.059     6.355    mipi/vout/output_prev_line_data[5]
    SLICE_X4Y85          FDRE                                         r  mipi/vout/video_prev_line_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     9.961    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.985 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.638    11.622    mipi/vout/clk_148_5m
    SLICE_X4Y85          FDRE                                         r  mipi/vout/video_prev_line_data_reg[5]/C
                         clock pessimism             -0.244    11.378    
                         clock uncertainty           -0.065    11.313    
    SLICE_X4Y85          FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.338    mipi/vout/video_prev_line_data_reg[5]
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/video_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.989ns (67.040%)  route 0.486ns (32.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 11.623 - 6.734 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 1.015ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.922ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         2.003     4.879    mipi/vout/even_linebuf/clk_148_5m
    RAMB36_X0Y16         RAMB36E2                                     r  mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.890     5.769 r  mipi/vout/even_linebuf/linebuf_reg_bram_0/DOUTBDOUT[4]
                         net (fo=2, routed)           0.414     6.183    mipi/vout/even_linebuf/linebuf_read_q_0[4]
    SLICE_X4Y84          LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     6.282 r  mipi/vout/even_linebuf/video_data[4]_i_1/O
                         net (fo=1, routed)           0.072     6.354    mipi/vout/output_data[4]
    SLICE_X4Y84          FDRE                                         r  mipi/vout/video_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     9.961    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.985 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.639    11.623    mipi/vout/clk_148_5m
    SLICE_X4Y84          FDRE                                         r  mipi/vout/video_data_reg[4]/C
                         clock pessimism             -0.244    11.379    
                         clock uncertainty           -0.065    11.314    
    SLICE_X4Y84          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.339    mipi/vout/video_data_reg[4]
  -------------------------------------------------------------------
                         required time                         11.339    
                         arrival time                          -6.354    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 mipi/vout/output_timing/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/output_timing/h_pos_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.540ns (34.299%)  route 1.034ns (65.701%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 11.635 - 6.734 ) 
    Source Clock Delay      (SCD):    4.786ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 1.015ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.922ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.910     4.786    mipi/vout/output_timing/clk_148_5m
    SLICE_X3Y78          FDCE                                         r  mipi/vout/output_timing/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.867 f  mipi/vout/output_timing/h_pos_reg[1]/Q
                         net (fo=13, routed)          0.176     5.043    mipi/vout/output_timing/Q[1]
    SLICE_X3Y80          LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.192 r  mipi/vout/output_timing/h_pos[5]_i_2/O
                         net (fo=3, routed)           0.148     5.340    mipi/vout/output_timing/h_pos[5]_i_2_n_0
    SLICE_X4Y79          LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     5.439 f  mipi/vout/output_timing/h_pos[9]_i_3/O
                         net (fo=4, routed)           0.208     5.647    mipi/vout/output_timing/h_pos[9]_i_3_n_0
    SLICE_X2Y79          LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     5.746 r  mipi/vout/output_timing/h_pos[10]_i_2/O
                         net (fo=1, routed)           0.180     5.926    mipi/vout/output_timing/h_pos[10]_i_2_n_0
    SLICE_X2Y79          LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.112     6.038 r  mipi/vout/output_timing/h_pos[10]_i_1/O
                         net (fo=1, routed)           0.322     6.360    mipi/vout/output_timing/p_0_in_0[10]
    SLICE_X2Y79          FDCE                                         r  mipi/vout/output_timing/h_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     9.961    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.985 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.651    11.635    mipi/vout/output_timing/clk_148_5m
    SLICE_X2Y79          FDCE                                         r  mipi/vout/output_timing/h_pos_reg[10]/C
                         clock pessimism             -0.247    11.388    
                         clock uncertainty           -0.065    11.323    
    SLICE_X2Y79          FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.348    mipi/vout/output_timing/h_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         11.348    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 mipi/vout/video_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/debayer/pre_data_even_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.539ns (33.338%)  route 1.078ns (66.662%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 11.624 - 6.734 ) 
    Source Clock Delay      (SCD):    4.731ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 1.015ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.922ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.855     4.731    mipi/vout/clk_148_5m
    SLICE_X4Y82          FDRE                                         r  mipi/vout/video_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.809 r  mipi/vout/video_data_reg[14]/Q
                         net (fo=5, routed)           0.712     5.520    mipi/debayer/last_block_c_reg[19]_0[14]
    SLICE_X6Y83          LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.667 r  mipi/debayer/pre_data_even[26]_i_7/O
                         net (fo=1, routed)           0.007     5.674    mipi/vout/pre_data_even_reg[16][4]
    SLICE_X6Y83          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.827 r  mipi/vout/pre_data_even_reg[26]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.853    mipi/vout/pre_data_even_reg[26]_i_2_n_0
    SLICE_X6Y84          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     5.910 r  mipi/vout/pre_data_even_reg[29]_i_2/CO[2]
                         net (fo=2, routed)           0.315     6.225    mipi/debayer/channel_average[9]
    SLICE_X7Y83          LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     6.329 r  mipi/debayer/pre_data_even[29]_i_1/O
                         net (fo=1, routed)           0.018     6.347    mipi/debayer/p_1_out[29]
    SLICE_X7Y83          FDRE                                         r  mipi/debayer/pre_data_even_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     9.961    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.985 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.640    11.624    mipi/debayer/clk_148_5m
    SLICE_X7Y83          FDRE                                         r  mipi/debayer/pre_data_even_reg[29]/C
                         clock pessimism             -0.247    11.378    
                         clock uncertainty           -0.065    11.313    
    SLICE_X7Y83          FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    11.338    mipi/debayer/pre_data_even_reg[29]
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                  4.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 mipi/debayer/pre_data_even_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/debayer/output_data_even_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.061ns (44.853%)  route 0.075ns (55.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.744ns
    Source Clock Delay      (SCD):    4.882ns
    Clock Pessimism Removal (CPR):    -0.195ns
  Clock Net Delay (Source):      1.632ns (routing 0.922ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.868ns (routing 1.015ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.632     4.882    mipi/debayer/clk_148_5m
    SLICE_X7Y82          FDRE                                         r  mipi/debayer/pre_data_even_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.943 r  mipi/debayer/pre_data_even_reg[24]/Q
                         net (fo=1, routed)           0.075     5.018    mipi/debayer/pre_data_even[24]
    SLICE_X7Y83          FDRE                                         r  mipi/debayer/output_data_even_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.868     4.744    mipi/debayer/clk_148_5m
    SLICE_X7Y83          FDRE                                         r  mipi/debayer/output_data_even_reg[24]/C
                         clock pessimism              0.195     4.939    
    SLICE_X7Y83          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     4.999    mipi/debayer/output_data_even_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.999    
                         arrival time                           5.018    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mipi/debayer/pre_data_odd_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/debayer/output_data_odd_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.881ns
    Clock Pessimism Removal (CPR):    -0.095ns
  Clock Net Delay (Source):      1.031ns (routing 0.560ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.625ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.031     2.881    mipi/debayer/clk_148_5m
    SLICE_X5Y81          FDRE                                         r  mipi/debayer/pre_data_odd_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.920 r  mipi/debayer/pre_data_odd_reg[19]/Q
                         net (fo=1, routed)           0.042     2.962    mipi/debayer/pre_data_odd[19]
    SLICE_X5Y81          FDRE                                         r  mipi/debayer/output_data_odd_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.167     2.792    mipi/debayer/clk_148_5m
    SLICE_X5Y81          FDRE                                         r  mipi/debayer/output_data_odd_reg[19]/C
                         clock pessimism              0.095     2.887    
    SLICE_X5Y81          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.934    mipi/debayer/output_data_odd_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mipi/white_balance/output_data_odd_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_odd_data_x_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.058ns (34.731%)  route 0.109ns (65.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.712ns
    Source Clock Delay      (SCD):    4.889ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Net Delay (Source):      1.638ns (routing 0.922ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.836ns (routing 1.015ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.638     4.889    mipi/white_balance/clk_148_5m
    SLICE_X8Y80          FDSE                                         r  mipi/white_balance/output_data_odd_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.947 r  mipi/white_balance/output_data_odd_reg[23]/Q
                         net (fo=1, routed)           0.109     5.056    pixel_combine/D[23]
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_odd_data_x_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.836     4.712    pixel_combine/CLK
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_odd_data_x_reg[23]/C
                         clock pessimism              0.247     4.958    
    SLICE_X9Y79          FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     5.020    pixel_combine/video_odd_data_x_reg[23]
  -------------------------------------------------------------------
                         required time                         -5.020    
                         arrival time                           5.056    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mipi/debayer/pre_data_even_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/debayer/output_data_even_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.790ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Net Delay (Source):      1.029ns (routing 0.560ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.625ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.029     2.879    mipi/debayer/clk_148_5m
    SLICE_X6Y81          FDRE                                         r  mipi/debayer/pre_data_even_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.918 r  mipi/debayer/pre_data_even_reg[11]/Q
                         net (fo=1, routed)           0.065     2.983    mipi/debayer/pre_data_even[11]
    SLICE_X6Y80          FDRE                                         r  mipi/debayer/output_data_even_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.164     2.790    mipi/debayer/clk_148_5m
    SLICE_X6Y80          FDRE                                         r  mipi/debayer/output_data_even_reg[11]/C
                         clock pessimism              0.109     2.899    
    SLICE_X6Y80          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.946    mipi/debayer/output_data_even_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.946    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mipi/debayer/pre_data_odd_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/debayer/output_data_odd_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.875ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Net Delay (Source):      1.025ns (routing 0.560ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.625ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.025     2.875    mipi/debayer/clk_148_5m
    SLICE_X4Y83          FDRE                                         r  mipi/debayer/pre_data_odd_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.914 r  mipi/debayer/pre_data_odd_reg[24]/Q
                         net (fo=1, routed)           0.067     2.981    mipi/debayer/pre_data_odd[24]
    SLICE_X4Y82          FDRE                                         r  mipi/debayer/output_data_odd_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.162     2.788    mipi/debayer/clk_148_5m
    SLICE_X4Y82          FDRE                                         r  mipi/debayer/output_data_odd_reg[24]/C
                         clock pessimism              0.109     2.897    
    SLICE_X4Y82          FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.944    mipi/debayer/output_data_odd_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mipi/white_balance/output_data_odd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_odd_data_x_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.721%)  route 0.114ns (66.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.708ns
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Net Delay (Source):      1.632ns (routing 0.922ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.832ns (routing 1.015ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.632     4.883    mipi/white_balance/clk_148_5m
    SLICE_X7Y85          FDRE                                         r  mipi/white_balance/output_data_odd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.941 r  mipi/white_balance/output_data_odd_reg[13]/Q
                         net (fo=1, routed)           0.114     5.055    pixel_combine/D[13]
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_odd_data_x_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.832     4.708    pixel_combine/CLK
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_odd_data_x_reg[13]/C
                         clock pessimism              0.247     4.954    
    SLICE_X9Y83          FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     5.016    pixel_combine/video_odd_data_x_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.016    
                         arrival time                           5.055    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mipi/debayer/pre_data_even_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/debayer/output_data_even_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.857%)  route 0.052ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Net Delay (Source):      1.024ns (routing 0.560ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.625ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.024     2.874    mipi/debayer/clk_148_5m
    SLICE_X4Y85          FDRE                                         r  mipi/debayer/pre_data_even_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.913 r  mipi/debayer/pre_data_even_reg[5]/Q
                         net (fo=1, routed)           0.052     2.965    mipi/debayer/pre_data_even[5]
    SLICE_X4Y85          FDRE                                         r  mipi/debayer/output_data_even_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.157     2.783    mipi/debayer/clk_148_5m
    SLICE_X4Y85          FDRE                                         r  mipi/debayer/output_data_even_reg[5]/C
                         clock pessimism              0.097     2.880    
    SLICE_X4Y85          FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.926    mipi/debayer/output_data_even_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mipi/debayer/pre_data_odd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/debayer/output_data_odd_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.722ns
    Source Clock Delay      (SCD):    4.890ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Net Delay (Source):      1.640ns (routing 0.922ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.846ns (routing 1.015ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.640     4.890    mipi/debayer/clk_148_5m
    SLICE_X7Y83          FDRE                                         r  mipi/debayer/pre_data_odd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.948 r  mipi/debayer/pre_data_odd_reg[15]/Q
                         net (fo=1, routed)           0.119     5.067    mipi/debayer/pre_data_odd[15]
    SLICE_X6Y84          FDRE                                         r  mipi/debayer/output_data_odd_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.846     4.722    mipi/debayer/clk_148_5m
    SLICE_X6Y84          FDRE                                         r  mipi/debayer/output_data_odd_reg[15]/C
                         clock pessimism              0.247     4.968    
    SLICE_X6Y84          FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     5.028    mipi/debayer/output_data_odd_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.028    
                         arrival time                           5.067    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mipi/debayer/output_data_odd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/white_balance/output_data_odd_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.073ns (53.764%)  route 0.063ns (46.236%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    -0.137ns
  Clock Net Delay (Source):      1.023ns (routing 0.560ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.625ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.023     2.873    mipi/debayer/clk_148_5m
    SLICE_X6Y84          FDRE                                         r  mipi/debayer/output_data_odd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.912 r  mipi/debayer/output_data_odd_reg[13]/Q
                         net (fo=3, routed)           0.056     2.968    mipi/white_balance/debayer_data_odd[3]
    SLICE_X7Y84          CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.034     3.002 r  mipi/white_balance/output_data_odd_reg[10]_i_1/O[7]
                         net (fo=1, routed)           0.007     3.009    mipi/white_balance/output_data_odd_reg[10]_i_1_n_8
    SLICE_X7Y84          FDRE                                         r  mipi/white_balance/output_data_odd_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.160     2.786    mipi/white_balance/clk_148_5m
    SLICE_X7Y84          FDRE                                         r  mipi/white_balance/output_data_odd_reg[10]/C
                         clock pessimism              0.137     2.923    
    SLICE_X7Y84          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.969    mipi/white_balance/output_data_odd_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.969    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi/debayer/pre_data_odd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/debayer/output_data_odd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.875ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Net Delay (Source):      1.025ns (routing 0.560ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.625ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.025     2.875    mipi/debayer/clk_148_5m
    SLICE_X6Y82          FDRE                                         r  mipi/debayer/pre_data_odd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.914 r  mipi/debayer/pre_data_odd_reg[13]/Q
                         net (fo=1, routed)           0.066     2.980    mipi/debayer/pre_data_odd[13]
    SLICE_X6Y84          FDRE                                         r  mipi/debayer/output_data_odd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.157     2.783    mipi/debayer/clk_148_5m
    SLICE_X6Y84          FDRE                                         r  mipi/debayer/output_data_odd_reg[13]/C
                         clock pessimism              0.109     2.892    
    SLICE_X6Y84          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.938    mipi/debayer/output_data_odd_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.938    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_148_5m_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { video_clk/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         6.734       5.379      RAMB36_X0Y16  mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         6.734       5.379      RAMB18_X0Y30  mipi/vout/even_linebuf/linebuf_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         6.734       5.379      RAMB36_X0Y17  mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         6.734       5.379      RAMB18_X0Y31  mipi/vout/odd_linebuf/linebuf_reg_bram_1/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         6.734       5.444      BUFGCE_X0Y86  video_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         6.734       5.663      MMCM_X0Y3     video_clk/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         6.734       5.670      SLICE_X10Y78  mipi/debayer/output_den_reg_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         6.734       5.670      SLICE_X9Y77   mipi/debayer/output_hsync_reg_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         6.734       5.670      SLICE_X9Y77   mipi/debayer/output_vsync_reg_srl2/CLK
Min Period        n/a     FDRE/C              n/a            0.550         6.734       6.184      SLICE_X7Y83   mipi/debayer/last_block_c_reg[10]/C
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB36_X0Y16  mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB36_X0Y16  mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB18_X0Y30  mipi/vout/even_linebuf/linebuf_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB18_X0Y30  mipi/vout/even_linebuf/linebuf_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB36_X0Y17  mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB36_X0Y17  mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB18_X0Y31  mipi/vout/odd_linebuf/linebuf_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB18_X0Y31  mipi/vout/odd_linebuf/linebuf_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         3.367       2.835      SLICE_X10Y78  mipi/debayer/output_den_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         3.367       2.835      SLICE_X10Y78  mipi/debayer/output_den_reg_srl2/CLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB36_X0Y16  mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB36_X0Y16  mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB18_X0Y30  mipi/vout/even_linebuf/linebuf_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB18_X0Y30  mipi/vout/even_linebuf/linebuf_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB36_X0Y17  mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB36_X0Y17  mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB18_X0Y31  mipi/vout/odd_linebuf/linebuf_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB18_X0Y31  mipi/vout/odd_linebuf/linebuf_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         3.367       2.835      SLICE_X10Y78  mipi/debayer/output_den_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         3.367       2.835      SLICE_X10Y78  mipi/debayer/output_den_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.976ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.367ns (18.952%)  route 1.569ns (81.048%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 42.247 - 37.037 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.333ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.956ns (routing 1.211ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.183     5.062    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.141 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.954     6.095    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_0
    SLICE_X45Y4          LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     6.194 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_4/O
                         net (fo=6, routed)           0.401     6.595    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_4_n_0
    SLICE_X46Y5          LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.067     6.662 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[2]_i_5/O
                         net (fo=2, routed)           0.166     6.828    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[2]_i_5_n_0
    SLICE_X45Y5          LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     6.950 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[2]_i_2/O
                         net (fo=1, routed)           0.049     6.999    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller_n_8
    SLICE_X45Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.956    42.247    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X45Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
                         clock pessimism             -0.217    42.030    
                         clock uncertainty           -0.080    41.950    
    SLICE_X45Y5          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    41.975    hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                         41.975    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                 34.976    

Slack (MET) :             34.993ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.391ns (20.370%)  route 1.528ns (79.630%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 42.247 - 37.037 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.333ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.956ns (routing 1.211ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.183     5.062    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.141 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.954     6.095    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_0
    SLICE_X45Y4          LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     6.194 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_4/O
                         net (fo=6, routed)           0.401     6.595    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_4_n_0
    SLICE_X46Y5          LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.067     6.662 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[2]_i_5/O
                         net (fo=2, routed)           0.124     6.786    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[2]_i_5_n_0
    SLICE_X45Y5          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     6.932 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[1]_i_1/O
                         net (fo=1, routed)           0.050     6.982    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller_n_5
    SLICE_X45Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.956    42.247    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X45Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/C
                         clock pessimism             -0.217    42.030    
                         clock uncertainty           -0.080    41.950    
    SLICE_X45Y5          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    41.975    hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         41.975    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                 34.993    

Slack (MET) :             35.121ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.327ns (18.233%)  route 1.466ns (81.767%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 42.248 - 37.037 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.333ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.957ns (routing 1.211ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.183     5.062    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.141 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.954     6.095    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_0
    SLICE_X45Y4          LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     6.194 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_4/O
                         net (fo=6, routed)           0.465     6.659    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_4_n_0
    SLICE_X46Y5          LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149     6.808 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_1/O
                         net (fo=1, routed)           0.048     6.856    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller_n_3
    SLICE_X46Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.957    42.248    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X46Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[3]/C
                         clock pessimism             -0.217    42.031    
                         clock uncertainty           -0.080    41.951    
    SLICE_X46Y5          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    41.976    hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[3]
  -------------------------------------------------------------------
                         required time                         41.976    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                 35.121    

Slack (MET) :             35.179ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.359ns (20.766%)  route 1.370ns (79.234%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 42.241 - 37.037 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.333ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.951ns (routing 1.211ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.183     5.062    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.141 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.983     6.124    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_0
    SLICE_X45Y6          LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     6.281 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_2/O
                         net (fo=5, routed)           0.339     6.620    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     6.743 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/shift_i_1/O
                         net (fo=1, routed)           0.048     6.791    hdmi/i2c_config/i2c_master_top_m0/byte_controller/shift5_out
    SLICE_X46Y4          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.951    42.241    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X46Y4          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/shift_reg/C
                         clock pessimism             -0.217    42.024    
                         clock uncertainty           -0.080    41.945    
    SLICE_X46Y4          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    41.970    hdmi/i2c_config/i2c_master_top_m0/byte_controller/shift_reg
  -------------------------------------------------------------------
                         required time                         41.970    
                         arrival time                          -6.791    
  -------------------------------------------------------------------
                         slack                                 35.179    

Slack (MET) :             35.188ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.279ns (16.142%)  route 1.449ns (83.858%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 42.250 - 37.037 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.333ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.959ns (routing 1.211ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.183     5.062    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.141 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.954     6.095    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_0
    SLICE_X45Y4          LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     6.194 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_4/O
                         net (fo=6, routed)           0.401     6.595    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_4_n_0
    SLICE_X46Y5          LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     6.645 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[2]_i_2/O
                         net (fo=1, routed)           0.044     6.689    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[2]_i_2_n_0
    SLICE_X46Y5          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     6.740 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[2]_i_1/O
                         net (fo=1, routed)           0.051     6.791    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller_n_4
    SLICE_X46Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.959    42.250    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X46Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/C
                         clock pessimism             -0.217    42.033    
                         clock uncertainty           -0.080    41.953    
    SLICE_X46Y5          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    41.978    hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]
  -------------------------------------------------------------------
                         required time                         41.978    
                         arrival time                          -6.791    
  -------------------------------------------------------------------
                         slack                                 35.188    

Slack (MET) :             35.200ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.301ns (17.557%)  route 1.413ns (82.443%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 42.248 - 37.037 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.333ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.957ns (routing 1.211ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.183     5.062    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.141 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.954     6.095    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_0
    SLICE_X45Y4          LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     6.194 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_4/O
                         net (fo=6, routed)           0.410     6.604    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_4_n_0
    SLICE_X46Y5          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     6.727 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.050     6.777    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller_n_12
    SLICE_X46Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.957    42.248    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X46Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/C
                         clock pessimism             -0.217    42.031    
                         clock uncertainty           -0.080    41.951    
    SLICE_X46Y5          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    41.976    hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                         41.976    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                 35.200    

Slack (MET) :             35.270ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.430ns (26.234%)  route 1.209ns (73.766%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 42.243 - 37.037 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.333ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.953ns (routing 1.211ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.183     5.062    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.141 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.598     5.740    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_0
    SLICE_X44Y3          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.791 f  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2/O
                         net (fo=16, routed)          0.409     6.199    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2_n_0
    SLICE_X44Y4          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     6.351 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_3/O
                         net (fo=5, routed)           0.153     6.504    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_3_n_0
    SLICE_X45Y3          LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     6.652 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[16]_i_1/O
                         net (fo=1, routed)           0.049     6.701    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[16]_i_1_n_0
    SLICE_X45Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.953    42.243    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X45Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]/C
                         clock pessimism             -0.217    42.026    
                         clock uncertainty           -0.080    41.946    
    SLICE_X45Y3          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    41.971    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]
  -------------------------------------------------------------------
                         required time                         41.971    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                 35.270    

Slack (MET) :             35.282ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.166ns (10.737%)  route 1.380ns (89.263%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 42.247 - 37.037 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.333ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.956ns (routing 1.211ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.183     5.062    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.141 f  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.598     5.740    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_0
    SLICE_X44Y3          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.791 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2/O
                         net (fo=16, routed)          0.256     6.046    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2_n_0
    SLICE_X45Y5          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     6.082 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[2]_i_1/O
                         net (fo=7, routed)           0.526     6.608    hdmi/i2c_config/i2c_master_top_m0/byte_controller/c_state
    SLICE_X45Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.956    42.247    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X45Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
                         clock pessimism             -0.217    42.030    
                         clock uncertainty           -0.080    41.950    
    SLICE_X45Y5          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    41.890    hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                         41.890    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                 35.282    

Slack (MET) :             35.282ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.166ns (10.737%)  route 1.380ns (89.263%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 42.247 - 37.037 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.333ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.956ns (routing 1.211ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.183     5.062    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.141 f  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.598     5.740    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_0
    SLICE_X44Y3          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.791 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2/O
                         net (fo=16, routed)          0.256     6.046    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2_n_0
    SLICE_X45Y5          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     6.082 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[2]_i_1/O
                         net (fo=7, routed)           0.526     6.608    hdmi/i2c_config/i2c_master_top_m0/byte_controller/c_state
    SLICE_X45Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.956    42.247    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X45Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/C
                         clock pessimism             -0.217    42.030    
                         clock uncertainty           -0.080    41.950    
    SLICE_X45Y5          FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    41.890    hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         41.890    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                 35.282    

Slack (MET) :             35.284ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.447ns (27.506%)  route 1.178ns (72.494%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 42.243 - 37.037 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.333ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.953ns (routing 1.211ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.183     5.062    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.141 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.598     5.740    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_0
    SLICE_X44Y3          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.791 f  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2/O
                         net (fo=16, routed)          0.409     6.199    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2_n_0
    SLICE_X44Y4          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     6.351 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_3/O
                         net (fo=5, routed)           0.153     6.504    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_3_n_0
    SLICE_X45Y3          LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.165     6.669 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_2/O
                         net (fo=1, routed)           0.018     6.687    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_2_n_0
    SLICE_X45Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.953    42.243    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X45Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/C
                         clock pessimism             -0.217    42.026    
                         clock uncertainty           -0.080    41.946    
    SLICE_X45Y3          FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    41.971    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]
  -------------------------------------------------------------------
                         required time                         41.971    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                 35.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.095ns (49.363%)  route 0.097ns (50.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.956ns (routing 1.211ns, distribution 0.745ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.333ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.956     5.210    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X45Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     5.269 f  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/Q
                         net (fo=12, routed)          0.075     5.344    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/c_state__0[2]
    SLICE_X46Y5          LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     5.380 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[0]_i_1/O
                         net (fo=1, routed)           0.022     5.402    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller_n_6
    SLICE_X46Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.213     5.092    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X46Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/C
                         clock pessimism              0.217     5.310    
    SLICE_X46Y5          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     5.370    hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.370    
                         arrival time                           5.402    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.094ns (48.766%)  route 0.099ns (51.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.090ns
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.957ns (routing 1.211ns, distribution 0.746ns)
  Clock Net Delay (Destination): 2.211ns (routing 1.333ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.957     5.211    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X46Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     5.270 f  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/Q
                         net (fo=19, routed)          0.075     5.345    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/c_state__0[0]
    SLICE_X45Y5          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     5.380 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[1]_i_1/O
                         net (fo=1, routed)           0.024     5.404    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller_n_5
    SLICE_X45Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.211     5.090    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X45Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/C
                         clock pessimism              0.217     5.308    
    SLICE_X45Y5          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     5.368    hdmi/i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.368    
                         arrival time                           5.404    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/read_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.080ns (37.604%)  route 0.133ns (62.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.941ns (routing 1.211ns, distribution 0.730ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.333ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.941     5.195    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y8          FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y8          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     5.253 r  hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/Q
                         net (fo=20, routed)          0.111     5.363    hdmi/i2c_config/i2c_master_top_m0/byte_controller/Q[3]
    SLICE_X46Y6          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     5.385 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/read_i_1/O
                         net (fo=1, routed)           0.022     5.407    hdmi/i2c_config/i2c_master_top_m0/byte_controller_n_4
    SLICE_X46Y6          FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.213     5.092    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X46Y6          FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/read_reg/C
                         clock pessimism              0.217     5.310    
    SLICE_X46Y6          FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     5.370    hdmi/i2c_config/i2c_master_top_m0/read_reg
  -------------------------------------------------------------------
                         required time                         -5.370    
                         arrival time                           5.407    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.059ns (30.072%)  route 0.137ns (69.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.079ns
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.948ns (routing 1.211ns, distribution 0.737ns)
  Clock Net Delay (Destination): 2.200ns (routing 1.333ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.948     5.201    hdmi/i2c_config/clk_27m
    SLICE_X46Y7          FDCE                                         r  hdmi/i2c_config/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     5.260 r  hdmi/i2c_config/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.137     5.398    hdmi/i2c_config/state[0]
    SLICE_X45Y7          FDCE                                         r  hdmi/i2c_config/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.200     5.079    hdmi/i2c_config/clk_27m
    SLICE_X45Y7          FDCE                                         r  hdmi/i2c_config/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.217     5.296    
    SLICE_X45Y7          FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     5.358    hdmi/i2c_config/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.358    
                         arrival time                           5.398    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.081ns (38.772%)  route 0.128ns (61.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.090ns
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.945ns (routing 1.211ns, distribution 0.734ns)
  Clock Net Delay (Destination): 2.211ns (routing 1.333ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.945     5.198    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     5.256 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/Q
                         net (fo=4, routed)           0.103     5.359    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sSDA
    SLICE_X44Y7          LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.023     5.382 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_i_1/O
                         net (fo=1, routed)           0.025     5.407    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sto_condition
    SLICE_X44Y7          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.211     5.090    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X44Y7          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_reg/C
                         clock pessimism              0.217     5.307    
    SLICE_X44Y7          FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     5.367    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_reg
  -------------------------------------------------------------------
                         required time                         -5.367    
                         arrival time                           5.407    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.429%)  route 0.042ns (43.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    -0.068ns
  Clock Net Delay (Source):      1.203ns (routing 0.730ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.821ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.203     3.055    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y4          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.094 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/Q
                         net (fo=6, routed)           0.027     3.121    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[2]
    SLICE_X43Y4          LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     3.136 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.015     3.151    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[2]_i_1_n_0
    SLICE_X43Y4          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.365     2.993    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y4          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
                         clock pessimism              0.068     3.061    
    SLICE_X43Y4          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     3.107    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.107    
                         arrival time                           3.151    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.623%)  route 0.037ns (38.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.998ns
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    -0.068ns
  Clock Net Delay (Source):      1.207ns (routing 0.730ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.821ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.207     3.060    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X45Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.099 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]/Q
                         net (fo=6, routed)           0.030     3.129    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg_n_0_[16]
    SLICE_X45Y3          LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     3.150 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_2/O
                         net (fo=1, routed)           0.007     3.157    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_2_n_0
    SLICE_X45Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.370     2.998    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X45Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/C
                         clock pessimism              0.068     3.066    
    SLICE_X45Y3          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     3.113    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.113    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.250%)  route 0.045ns (45.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    -0.068ns
  Clock Net Delay (Source):      1.203ns (routing 0.730ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.821ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.203     3.055    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y4          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.094 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/Q
                         net (fo=6, routed)           0.028     3.122    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[2]
    SLICE_X43Y4          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     3.136 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.017     3.153    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[1]_i_1_n_0
    SLICE_X43Y4          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.365     2.993    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y4          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/C
                         clock pessimism              0.068     3.061    
    SLICE_X43Y4          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.107    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.107    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.080ns (38.934%)  route 0.125ns (61.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Net Delay (Source):      1.956ns (routing 1.211ns, distribution 0.745ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.333ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.956     5.210    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y6          FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     5.268 r  hdmi/i2c_config/i2c_master_top_m0/start_reg/Q
                         net (fo=7, routed)           0.103     5.371    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd_reg[0]
    SLICE_X46Y5          LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     5.393 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.022     5.415    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller_n_7
    SLICE_X46Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.213     5.092    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X46Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.217     5.310    
    SLICE_X46Y5          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     5.370    hdmi/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.370    
                         arrival time                           5.415    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.061ns (61.000%)  route 0.039ns (39.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Net Delay (Source):      1.215ns (routing 0.730ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.379ns (routing 0.821ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.215     3.067    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X47Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.106 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[4]/Q
                         net (fo=1, routed)           0.023     3.129    hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr[4]
    SLICE_X47Y5          LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     3.151 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr[5]_i_1/O
                         net (fo=1, routed)           0.016     3.167    hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr[5]_i_1_n_0
    SLICE_X47Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.379     3.006    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X47Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]/C
                         clock pessimism              0.067     3.073    
    SLICE_X47Y5          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.119    hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           3.167    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_27m_clk_wiz_0
Waveform(ns):       { 0.000 18.519 }
Period(ns):         37.037
Sources:            { video_clk/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         37.037      35.747     BUFGCE_X0Y75  video_clk/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         37.037      35.966     MMCM_X0Y3     video_clk/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X46Y7   hdmi/i2c_config/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X45Y7   hdmi/i2c_config/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         37.037      36.487     SLICE_X44Y7   hdmi/i2c_config/i2c_write_req_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X46Y7   hdmi/i2c_config/lut_index_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X47Y7   hdmi/i2c_config/lut_index_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X47Y6   hdmi/i2c_config/lut_index_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X47Y6   hdmi/i2c_config/lut_index_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X47Y7   hdmi/i2c_config/lut_index_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X46Y7   hdmi/i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X46Y7   hdmi/i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X45Y7   hdmi/i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X45Y7   hdmi/i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X44Y7   hdmi/i2c_config/i2c_write_req_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X44Y7   hdmi/i2c_config/i2c_write_req_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X46Y7   hdmi/i2c_config/lut_index_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X46Y7   hdmi/i2c_config/lut_index_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X47Y7   hdmi/i2c_config/lut_index_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X47Y7   hdmi/i2c_config/lut_index_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X46Y7   hdmi/i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X46Y7   hdmi/i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X45Y7   hdmi/i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X45Y7   hdmi/i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X44Y7   hdmi/i2c_config/i2c_write_req_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X44Y7   hdmi/i2c_config/i2c_write_req_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X46Y7   hdmi/i2c_config/lut_index_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X46Y7   hdmi/i2c_config/lut_index_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X47Y7   hdmi/i2c_config/lut_index_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X47Y7   hdmi/i2c_config/lut_index_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_297m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.205ns (35.495%)  route 0.373ns (64.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 8.511 - 3.367 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.132ns (routing 1.238ns, distribution 0.894ns)
  Clock Net Delay (Destination): 1.888ns (routing 1.122ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.132     5.014    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.094 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.314     5.407    pixel_combine/vid_src_sel_x
    SLICE_X9Y88          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     5.532 r  pixel_combine/video_data_o[4]_i_1/O
                         net (fo=1, routed)           0.059     5.591    pixel_combine/video_data_out_x[4]
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.888     8.511    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[4]/C
                         clock pessimism             -0.165     8.346    
                         clock uncertainty           -0.060     8.286    
    SLICE_X9Y88          FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025     8.311    pixel_combine/video_data_o_reg[4]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -5.591    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.223ns (39.641%)  route 0.340ns (60.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 8.511 - 3.367 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.132ns (routing 1.238ns, distribution 0.894ns)
  Clock Net Delay (Destination): 1.888ns (routing 1.122ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.132     5.014    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.094 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.314     5.407    pixel_combine/vid_src_sel_x
    SLICE_X9Y88          LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.143     5.550 r  pixel_combine/video_data_o[5]_i_1/O
                         net (fo=1, routed)           0.026     5.576    pixel_combine/video_data_out_x[5]
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.888     8.511    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[5]/C
                         clock pessimism             -0.165     8.346    
                         clock uncertainty           -0.060     8.286    
    SLICE_X9Y88          FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     8.311    pixel_combine/video_data_o_reg[5]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.202ns (36.285%)  route 0.355ns (63.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 8.511 - 3.367 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.132ns (routing 1.238ns, distribution 0.894ns)
  Clock Net Delay (Destination): 1.888ns (routing 1.122ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.132     5.014    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.094 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.283     5.376    pixel_combine/vid_src_sel_x
    SLICE_X9Y88          LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     5.498 r  pixel_combine/video_data_o[0]_i_1/O
                         net (fo=1, routed)           0.072     5.570    pixel_combine/video_data_out_x[0]
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.888     8.511    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[0]/C
                         clock pessimism             -0.165     8.346    
                         clock uncertainty           -0.060     8.286    
    SLICE_X9Y88          FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.311    pixel_combine/video_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -5.570    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.203ns (36.729%)  route 0.350ns (63.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 8.511 - 3.367 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.132ns (routing 1.238ns, distribution 0.894ns)
  Clock Net Delay (Destination): 1.888ns (routing 1.122ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.132     5.014    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.094 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.284     5.377    pixel_combine/vid_src_sel_x
    SLICE_X9Y88          LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     5.500 r  pixel_combine/video_data_o[2]_i_1/O
                         net (fo=1, routed)           0.066     5.566    pixel_combine/video_data_out_x[2]
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.888     8.511    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[2]/C
                         clock pessimism             -0.165     8.346    
                         clock uncertainty           -0.060     8.286    
    SLICE_X9Y88          FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.311    pixel_combine/video_data_o_reg[2]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -5.566    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.215ns (40.743%)  route 0.313ns (59.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 8.511 - 3.367 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.132ns (routing 1.238ns, distribution 0.894ns)
  Clock Net Delay (Destination): 1.888ns (routing 1.122ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.132     5.014    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.094 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.283     5.376    pixel_combine/vid_src_sel_x
    SLICE_X9Y88          LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     5.511 r  pixel_combine/video_data_o[1]_i_1/O
                         net (fo=1, routed)           0.030     5.541    pixel_combine/video_data_out_x[1]
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.888     8.511    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[1]/C
                         clock pessimism             -0.165     8.346    
                         clock uncertainty           -0.060     8.286    
    SLICE_X9Y88          FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.311    pixel_combine/video_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.217ns (41.122%)  route 0.311ns (58.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 8.511 - 3.367 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.132ns (routing 1.238ns, distribution 0.894ns)
  Clock Net Delay (Destination): 1.888ns (routing 1.122ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.132     5.014    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.094 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.284     5.377    pixel_combine/vid_src_sel_x
    SLICE_X9Y88          LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137     5.514 r  pixel_combine/video_data_o[3]_i_1/O
                         net (fo=1, routed)           0.027     5.541    pixel_combine/video_data_out_x[3]
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.888     8.511    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[3]/C
                         clock pessimism             -0.165     8.346    
                         clock uncertainty           -0.060     8.286    
    SLICE_X9Y88          FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.311    pixel_combine/video_data_o_reg[3]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.225ns (42.977%)  route 0.299ns (57.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 8.521 - 3.367 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.132ns (routing 1.238ns, distribution 0.894ns)
  Clock Net Delay (Destination): 1.898ns (routing 1.122ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.132     5.014    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.094 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.227     5.320    pixel_combine/vid_src_sel_x
    SLICE_X9Y80          LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     5.465 r  pixel_combine/video_data_o[20]_i_1/O
                         net (fo=1, routed)           0.072     5.537    pixel_combine/video_data_out_x[20]
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.898     8.521    pixel_combine/clk_297m
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_data_o_reg[20]/C
                         clock pessimism             -0.165     8.356    
                         clock uncertainty           -0.060     8.295    
    SLICE_X9Y80          FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.320    pixel_combine/video_data_o_reg[20]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.229ns (44.010%)  route 0.291ns (55.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 8.522 - 3.367 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.132ns (routing 1.238ns, distribution 0.894ns)
  Clock Net Delay (Destination): 1.899ns (routing 1.122ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.132     5.014    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.094 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.232     5.326    pixel_combine/vid_src_sel_x
    SLICE_X9Y79          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     5.475 r  pixel_combine/video_data_o[18]_i_1/O
                         net (fo=1, routed)           0.059     5.534    pixel_combine/video_data_out_x[18]
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.899     8.522    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[18]/C
                         clock pessimism             -0.165     8.357    
                         clock uncertainty           -0.060     8.296    
    SLICE_X9Y79          FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025     8.321    pixel_combine/video_data_o_reg[18]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -5.534    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.230ns (45.417%)  route 0.276ns (54.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 8.522 - 3.367 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.132ns (routing 1.238ns, distribution 0.894ns)
  Clock Net Delay (Destination): 1.899ns (routing 1.122ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.132     5.014    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.094 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.223     5.317    pixel_combine/vid_src_sel_x
    SLICE_X9Y79          LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     5.467 r  pixel_combine/video_data_o[22]_i_1/O
                         net (fo=1, routed)           0.053     5.520    pixel_combine/video_data_out_x[22]
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.899     8.522    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[22]/C
                         clock pessimism             -0.165     8.357    
                         clock uncertainty           -0.060     8.296    
    SLICE_X9Y79          FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.321    pixel_combine/video_data_o_reg[22]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  2.801    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.131ns (25.877%)  route 0.375ns (74.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 8.522 - 3.367 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.132ns (routing 1.238ns, distribution 0.894ns)
  Clock Net Delay (Destination): 1.899ns (routing 1.122ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.132     5.014    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.094 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.303     5.397    pixel_combine/vid_src_sel_x
    SLICE_X9Y79          LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     5.448 r  pixel_combine/video_data_o[10]_i_1/O
                         net (fo=1, routed)           0.072     5.520    pixel_combine/video_data_out_x[10]
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.899     8.522    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[10]/C
                         clock pessimism             -0.165     8.357    
                         clock uncertainty           -0.060     8.296    
    SLICE_X9Y79          FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.321    pixel_combine/video_data_o_reg[10]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  2.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.064ns (35.355%)  route 0.117ns (64.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Net Delay (Source):      1.176ns (routing 0.680ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.762ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.176     3.030    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.071 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.109     3.180    pixel_combine/vid_src_sel_x
    SLICE_X9Y80          LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.023     3.203 r  pixel_combine/video_data_o[9]_i_1/O
                         net (fo=1, routed)           0.008     3.211    pixel_combine/video_data_out_x[9]
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.337     2.967    pixel_combine/clk_297m
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_data_o_reg[9]/C
                         clock pessimism              0.084     3.051    
    SLICE_X9Y80          FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     3.098    pixel_combine/video_data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.098    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/vid_src_sel_x_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.092ns (50.918%)  route 0.089ns (49.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Net Delay (Source):      1.176ns (routing 0.680ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.762ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.176     3.030    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.071 f  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.080     3.150    pixel_combine/vid_src_sel_x
    SLICE_X9Y83          LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     3.201 r  pixel_combine/vid_src_sel_x_i_1/O
                         net (fo=1, routed)           0.009     3.210    pixel_combine/vid_src_sel_x_i_1_n_0
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.335     2.965    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
                         clock pessimism              0.071     3.036    
    SLICE_X9Y83          FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.083    pixel_combine/vid_src_sel_x_reg
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.091ns (50.129%)  route 0.091ns (49.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Net Delay (Source):      1.176ns (routing 0.680ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.762ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.176     3.030    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.071 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.083     3.153    pixel_combine/vid_src_sel_x
    SLICE_X9Y83          LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.050     3.203 r  pixel_combine/video_data_o[13]_i_1/O
                         net (fo=1, routed)           0.008     3.211    pixel_combine/video_data_out_x[13]
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.335     2.965    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_data_o_reg[13]/C
                         clock pessimism              0.071     3.036    
    SLICE_X9Y83          FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     3.083    pixel_combine/video_data_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.063ns (32.139%)  route 0.133ns (67.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Net Delay (Source):      1.176ns (routing 0.680ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.762ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.176     3.030    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.071 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.109     3.180    pixel_combine/vid_src_sel_x
    SLICE_X9Y80          LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     3.202 r  pixel_combine/video_data_o[8]_i_1/O
                         net (fo=1, routed)           0.024     3.226    pixel_combine/video_data_out_x[8]
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.337     2.967    pixel_combine/clk_297m
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_data_o_reg[8]/C
                         clock pessimism              0.084     3.051    
    SLICE_X9Y80          FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.097    pixel_combine/video_data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.097    
                         arrival time                           3.226    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.101ns (51.131%)  route 0.097ns (48.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Net Delay (Source):      1.176ns (routing 0.680ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.762ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.176     3.030    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.071 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.089     3.159    pixel_combine/vid_src_sel_x
    SLICE_X9Y83          LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.060     3.219 r  pixel_combine/video_data_o[15]_i_1/O
                         net (fo=1, routed)           0.008     3.227    pixel_combine/video_data_out_x[15]
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_data_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.335     2.965    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_data_o_reg[15]/C
                         clock pessimism              0.071     3.036    
    SLICE_X9Y83          FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     3.083    pixel_combine/video_data_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (46.069%)  route 0.107ns (53.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Net Delay (Source):      1.176ns (routing 0.680ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.762ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.176     3.030    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.071 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.083     3.153    pixel_combine/vid_src_sel_x
    SLICE_X9Y83          LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.050     3.203 r  pixel_combine/video_data_o[12]_i_1/O
                         net (fo=1, routed)           0.024     3.227    pixel_combine/video_data_out_x[12]
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_data_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.335     2.965    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_data_o_reg[12]/C
                         clock pessimism              0.071     3.036    
    SLICE_X9Y83          FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.082    pixel_combine/video_data_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.664%)  route 0.110ns (52.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Net Delay (Source):      1.176ns (routing 0.680ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.762ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.176     3.030    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.071 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.103     3.173    pixel_combine/vid_src_sel_x
    SLICE_X9Y88          LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.059     3.232 r  pixel_combine/video_data_o[7]_i_1/O
                         net (fo=1, routed)           0.007     3.239    pixel_combine/video_data_out_x[7]
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.331     2.961    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[7]/C
                         clock pessimism              0.084     3.044    
    SLICE_X9Y88          FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     3.091    pixel_combine/video_data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.091    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.091ns (41.842%)  route 0.126ns (58.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Net Delay (Source):      1.176ns (routing 0.680ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.762ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.176     3.030    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.071 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.118     3.189    pixel_combine/vid_src_sel_x
    SLICE_X9Y79          LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.050     3.239 r  pixel_combine/video_data_o[17]_i_1/O
                         net (fo=1, routed)           0.008     3.247    pixel_combine/video_data_out_x[17]
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.338     2.968    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[17]/C
                         clock pessimism              0.084     3.052    
    SLICE_X9Y79          FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     3.099    pixel_combine/video_data_o_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.100ns (44.157%)  route 0.126ns (55.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Net Delay (Source):      1.176ns (routing 0.680ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.762ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.176     3.030    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.071 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.119     3.190    pixel_combine/vid_src_sel_x
    SLICE_X9Y79          LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.059     3.249 r  pixel_combine/video_data_o[23]_i_1/O
                         net (fo=1, routed)           0.007     3.256    pixel_combine/video_data_out_x[23]
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.338     2.968    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[23]/C
                         clock pessimism              0.084     3.052    
    SLICE_X9Y79          FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     3.099    pixel_combine/video_data_o_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.101ns (47.974%)  route 0.110ns (52.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Net Delay (Source):      1.176ns (routing 0.680ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.762ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.176     3.030    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.071 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.089     3.159    pixel_combine/vid_src_sel_x
    SLICE_X9Y83          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.060     3.219 r  pixel_combine/video_data_o[14]_i_1/O
                         net (fo=1, routed)           0.021     3.240    pixel_combine/video_data_out_x[14]
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.335     2.965    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_data_o_reg[14]/C
                         clock pessimism              0.071     3.036    
    SLICE_X9Y83          FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     3.082    pixel_combine/video_data_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_297m_clk_wiz_0
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.367
Sources:            { video_clk/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         3.367       2.077      BUFGCE_X0Y92  video_clk/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         3.367       2.296      MMCM_X0Y3     video_clk/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X9Y83   pixel_combine/vid_src_sel_x_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X9Y88   pixel_combine/video_data_o_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X9Y79   pixel_combine/video_data_o_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X9Y79   pixel_combine/video_data_o_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X9Y83   pixel_combine/video_data_o_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X9Y83   pixel_combine/video_data_o_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X9Y83   pixel_combine/video_data_o_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X9Y83   pixel_combine/video_data_o_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X9Y83   pixel_combine/vid_src_sel_x_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X9Y83   pixel_combine/vid_src_sel_x_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X9Y88   pixel_combine/video_data_o_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X9Y88   pixel_combine/video_data_o_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X9Y79   pixel_combine/video_data_o_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X9Y79   pixel_combine/video_data_o_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X9Y79   pixel_combine/video_data_o_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X9Y79   pixel_combine/video_data_o_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X9Y83   pixel_combine/video_data_o_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X9Y83   pixel_combine/video_data_o_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X9Y83   pixel_combine/vid_src_sel_x_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X9Y83   pixel_combine/vid_src_sel_x_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X9Y88   pixel_combine/video_data_o_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X9Y88   pixel_combine/video_data_o_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X9Y79   pixel_combine/video_data_o_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X9Y79   pixel_combine/video_data_o_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X9Y79   pixel_combine/video_data_o_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X9Y79   pixel_combine/video_data_o_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X9Y83   pixel_combine/video_data_o_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X9Y83   pixel_combine/video_data_o_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  link_n_1
  To Clock:  link_n_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.666ns (22.180%)  route 2.337ns (77.819%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 11.526 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.763ns (routing 0.010ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.673ns (routing 0.009ns, distribution 0.664ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.763     1.785    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y99          FDRE                                         r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.866 r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.739     2.605    mipi/link/gen_bytealign[3].ba/p_1_in[6]
    SLICE_X3Y98          LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.751 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2/O
                         net (fo=1, routed)           0.315     3.066    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2_n_0
    SLICE_X3Y98          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     3.216 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_9__2/O
                         net (fo=4, routed)           0.318     3.533    mipi/link/gen_bytealign[3].ba/was_found124_out
    SLICE_X3Y96          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     3.656 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.392     4.048    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X4Y94          LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     4.214 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.574     4.788    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X3Y96          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.673    11.526    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X3Y96          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/C
                         clock pessimism              0.019    11.545    
                         clock uncertainty           -0.035    11.510    
    SLICE_X3Y96          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.450    mipi/link/gen_bytealign[3].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.450    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.666ns (22.965%)  route 2.234ns (77.035%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 11.529 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.763ns (routing 0.010ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.676ns (routing 0.009ns, distribution 0.667ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.763     1.785    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y99          FDRE                                         r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.866 r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.739     2.605    mipi/link/gen_bytealign[3].ba/p_1_in[6]
    SLICE_X3Y98          LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.751 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2/O
                         net (fo=1, routed)           0.315     3.066    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2_n_0
    SLICE_X3Y98          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     3.216 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_9__2/O
                         net (fo=4, routed)           0.318     3.533    mipi/link/gen_bytealign[3].ba/was_found124_out
    SLICE_X3Y96          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     3.656 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.392     4.048    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X4Y94          LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     4.214 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.471     4.685    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X3Y97          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.676    11.529    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X3Y97          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/C
                         clock pessimism              0.019    11.548    
                         clock uncertainty           -0.035    11.513    
    SLICE_X3Y97          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.453    mipi/link/gen_bytealign[3].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.453    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                  6.768    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.666ns (23.013%)  route 2.228ns (76.987%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 11.527 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.763ns (routing 0.010ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.674ns (routing 0.009ns, distribution 0.665ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.763     1.785    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y99          FDRE                                         r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.866 r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.739     2.605    mipi/link/gen_bytealign[3].ba/p_1_in[6]
    SLICE_X3Y98          LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.751 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2/O
                         net (fo=1, routed)           0.315     3.066    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2_n_0
    SLICE_X3Y98          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     3.216 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_9__2/O
                         net (fo=4, routed)           0.318     3.533    mipi/link/gen_bytealign[3].ba/was_found124_out
    SLICE_X3Y96          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     3.656 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.392     4.048    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X4Y94          LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     4.214 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.465     4.679    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X3Y97          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.674    11.527    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X3Y97          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/C
                         clock pessimism              0.019    11.546    
                         clock uncertainty           -0.035    11.511    
    SLICE_X3Y97          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.451    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.451    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.501ns (17.613%)  route 2.343ns (82.387%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.779ns (routing 0.010ns, distribution 0.769ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.009ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.779     1.801    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.880 r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/Q
                         net (fo=10, routed)          0.580     2.460    mipi/link/gen_bytealign[0].ba/p_1_in[0]
    SLICE_X1Y87          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     2.582 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6/O
                         net (fo=1, routed)           0.213     2.795    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6_n_0
    SLICE_X1Y87          LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     2.895 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_2/O
                         net (fo=3, routed)           0.672     3.566    mipi/link/gen_bytealign[0].ba/was_found112_out
    SLICE_X2Y87          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.714 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.397     4.111    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X4Y94          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     4.163 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.482     4.645    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.669    11.522    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/C
                         clock pessimism              0.072    11.594    
                         clock uncertainty           -0.035    11.558    
    SLICE_X2Y87          FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    11.498    mipi/link/gen_bytealign[0].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.501ns (17.613%)  route 2.343ns (82.387%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.779ns (routing 0.010ns, distribution 0.769ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.009ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.779     1.801    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.880 r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/Q
                         net (fo=10, routed)          0.580     2.460    mipi/link/gen_bytealign[0].ba/p_1_in[0]
    SLICE_X1Y87          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     2.582 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6/O
                         net (fo=1, routed)           0.213     2.795    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6_n_0
    SLICE_X1Y87          LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     2.895 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_2/O
                         net (fo=3, routed)           0.672     3.566    mipi/link/gen_bytealign[0].ba/was_found112_out
    SLICE_X2Y87          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.714 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.397     4.111    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X4Y94          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     4.163 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.482     4.645    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.669    11.522    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/C
                         clock pessimism              0.072    11.594    
                         clock uncertainty           -0.035    11.558    
    SLICE_X2Y87          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.498    mipi/link/gen_bytealign[0].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.501ns (17.651%)  route 2.337ns (82.349%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.779ns (routing 0.010ns, distribution 0.769ns)
  Clock Net Delay (Destination): 0.667ns (routing 0.009ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.779     1.801    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.880 r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/Q
                         net (fo=10, routed)          0.580     2.460    mipi/link/gen_bytealign[0].ba/p_1_in[0]
    SLICE_X1Y87          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     2.582 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6/O
                         net (fo=1, routed)           0.213     2.795    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6_n_0
    SLICE_X1Y87          LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     2.895 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_2/O
                         net (fo=3, routed)           0.672     3.566    mipi/link/gen_bytealign[0].ba/was_found112_out
    SLICE_X2Y87          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.714 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.397     4.111    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X4Y94          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     4.163 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.476     4.639    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.667    11.520    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/C
                         clock pessimism              0.072    11.592    
                         clock uncertainty           -0.035    11.556    
    SLICE_X2Y87          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.496    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.233ns (8.393%)  route 2.543ns (91.607%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.010ns, distribution 0.762ns)
  Clock Net Delay (Destination): 0.661ns (routing 0.009ns, distribution 0.652ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.772     1.794    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.874 r  mipi/link/clkdet/count_value_reg[1]/Q
                         net (fo=68, routed)          1.561     3.435    mipi/link/wordalign/Q[0]
    SLICE_X5Y93          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     3.472 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.282     3.754    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]_0
    SLICE_X4Y94          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     3.870 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.700     4.570    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X2Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.661    11.514    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X2Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/C
                         clock pessimism              0.019    11.533    
                         clock uncertainty           -0.035    11.498    
    SLICE_X2Y93          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.438    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.438    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                  6.868    

Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.233ns (8.528%)  route 2.499ns (91.472%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.010ns, distribution 0.762ns)
  Clock Net Delay (Destination): 0.663ns (routing 0.009ns, distribution 0.654ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.772     1.794    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.874 r  mipi/link/clkdet/count_value_reg[1]/Q
                         net (fo=68, routed)          1.561     3.435    mipi/link/wordalign/Q[0]
    SLICE_X5Y93          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     3.472 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.282     3.754    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]_0
    SLICE_X4Y94          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     3.870 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.656     4.526    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.663    11.516    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/C
                         clock pessimism              0.019    11.535    
                         clock uncertainty           -0.035    11.500    
    SLICE_X2Y94          FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    11.440    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.440    
                         arrival time                          -4.526    
  -------------------------------------------------------------------
                         slack                                  6.914    

Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.233ns (8.528%)  route 2.499ns (91.472%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.010ns, distribution 0.762ns)
  Clock Net Delay (Destination): 0.663ns (routing 0.009ns, distribution 0.654ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.772     1.794    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.874 r  mipi/link/clkdet/count_value_reg[1]/Q
                         net (fo=68, routed)          1.561     3.435    mipi/link/wordalign/Q[0]
    SLICE_X5Y93          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     3.472 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.282     3.754    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]_0
    SLICE_X4Y94          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     3.870 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.656     4.526    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.663    11.516    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/C
                         clock pessimism              0.019    11.535    
                         clock uncertainty           -0.035    11.500    
    SLICE_X2Y94          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.440    mipi/link/gen_bytealign[1].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.440    
                         arrival time                          -4.526    
  -------------------------------------------------------------------
                         slack                                  6.914    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/bytes_int_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1_1 rise@10.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.277ns (11.037%)  route 2.233ns (88.963%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.800ns (routing 0.010ns, distribution 0.790ns)
  Clock Net Delay (Destination): 0.690ns (routing 0.009ns, distribution 0.681ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.800     1.822    mipi/depacket/in_line_d_reg_0
    SLICE_X6Y92          FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.903 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.765     2.668    mipi/depacket/FSM_sequential_state_reg[2]_0[1]
    SLICE_X7Y87          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.765 r  mipi/depacket/bytes_int[23]_i_1/O
                         net (fo=33, routed)          0.917     3.683    mipi/depacket/count_value_reg[1]_0
    SLICE_X6Y90          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.782 r  mipi/depacket/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.550     4.332    mipi/unpack10/bytes_int_reg[24]_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.690    11.543    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[26]/C
                         clock pessimism              0.019    11.562    
                         clock uncertainty           -0.035    11.527    
    SLICE_X6Y88          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    11.453    mipi/unpack10/bytes_int_reg[26]
  -------------------------------------------------------------------
                         required time                         11.453    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                  7.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mipi/unpack10/FSM_sequential_byte_count_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.063ns (18.735%)  route 0.273ns (81.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.443ns (routing 0.007ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.443     0.987    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y89          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.028 r  mipi/unpack10/FSM_sequential_byte_count_int_reg[0]/Q
                         net (fo=33, routed)          0.249     1.277    mipi/unpack10/Q[0]
    SLICE_X5Y90          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     1.299 r  mipi/unpack10/dout_int[3]_i_1/O
                         net (fo=1, routed)           0.024     1.323    mipi/unpack10/dout_int[3]_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  mipi/unpack10/dout_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.229    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y90          FDRE                                         r  mipi/unpack10/dout_int_reg[3]/C
                         clock pessimism             -0.011     1.218    
                         clock uncertainty            0.035     1.253    
    SLICE_X5Y90          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.299    mipi/unpack10/dout_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.053ns (15.392%)  route 0.291ns (84.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.435ns (routing 0.007ns, distribution 0.428ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.007ns, distribution 0.497ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.435     0.979    mipi/link/wordalign/valid_out_reg_1
    SLICE_X3Y91          FDRE                                         r  mipi/link/wordalign/word_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.018 r  mipi/link/wordalign/word_out_reg[3]/Q
                         net (fo=10, routed)          0.267     1.285    mipi/unpack10/bytes_int_reg[31]_0[3]
    SLICE_X4Y89          LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     1.299 r  mipi/unpack10/dout_int[19]_i_1/O
                         net (fo=1, routed)           0.024     1.323    mipi/unpack10/dout_int[19]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  mipi/unpack10/dout_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.504     1.222    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X4Y89          FDRE                                         r  mipi/unpack10/dout_int_reg[19]/C
                         clock pessimism             -0.011     1.211    
                         clock uncertainty            0.035     1.247    
    SLICE_X4Y89          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.293    mipi/unpack10/dout_int_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.089ns (29.337%)  route 0.214ns (70.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.437ns (routing 0.007ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.007ns, distribution 0.485ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.437     0.981    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.020 r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/Q
                         net (fo=10, routed)          0.199     1.219    mipi/link/gen_bytealign[0].ba/data_offs_reg_n_0_[0]
    SLICE_X2Y88          LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.050     1.269 r  mipi/link/gen_bytealign[0].ba/data_out[7]_i_1/O
                         net (fo=1, routed)           0.015     1.284    mipi/link/gen_bytealign[0].ba/p_0_out[7]
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.492     1.210    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_out_reg[7]/C
                         clock pessimism             -0.041     1.169    
                         clock uncertainty            0.035     1.205    
    SLICE_X2Y88          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.251    mipi/link/gen_bytealign[0].ba/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[0].ba/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/wordalign/word_dly_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.039ns (13.131%)  route 0.258ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.442ns (routing 0.007ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.503ns (routing 0.007ns, distribution 0.496ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.442     0.986    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.025 r  mipi/link/gen_bytealign[0].ba/data_out_reg[4]/Q
                         net (fo=1, routed)           0.258     1.283    mipi/link/wordalign/word_dly_0_reg[31]_0[4]
    SLICE_X3Y88          FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.503     1.221    mipi/link/wordalign/valid_out_reg_1
    SLICE_X3Y88          FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[4]/C
                         clock pessimism             -0.055     1.166    
                         clock uncertainty            0.035     1.201    
    SLICE_X3Y88          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.248    mipi/link/wordalign/word_dly_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mipi/vout/csi_x_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/odd_linebuf/linebuf_reg_bram_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.039ns (11.022%)  route 0.315ns (88.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.437ns (routing 0.007ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.580ns (routing 0.007ns, distribution 0.573ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.437     0.981    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y87          FDRE                                         r  mipi/vout/csi_x_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.020 r  mipi/vout/csi_x_pos_reg[9]/Q
                         net (fo=5, routed)           0.315     1.334    mipi/vout/odd_linebuf/Q[7]
    RAMB36_X0Y17         RAMB36E2                                     r  mipi/vout/odd_linebuf/linebuf_reg_bram_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.580     1.298    mipi/vout/odd_linebuf/linebuf_reg_bram_0_1
    RAMB36_X0Y17         RAMB36E2                                     r  mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.041     1.257    
                         clock uncertainty            0.035     1.293    
    RAMB36_X0Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                      0.006     1.299    mipi/vout/odd_linebuf/linebuf_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_unpacked_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/data_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.040ns (13.245%)  route 0.262ns (86.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.438ns (routing 0.007ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.007ns, distribution 0.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.438     0.982    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X4Y90          FDRE                                         r  mipi/unpack10/dout_unpacked_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.022 r  mipi/unpack10/dout_unpacked_reg[19]/Q
                         net (fo=1, routed)           0.262     1.284    mipi/unpack10/dout_unpacked_reg_n_0_[19]
    SLICE_X4Y90          FDRE                                         r  mipi/unpack10/data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.497     1.215    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X4Y90          FDRE                                         r  mipi/unpack10/data_out_reg[19]/C
                         clock pessimism             -0.054     1.162    
                         clock uncertainty            0.035     1.197    
    SLICE_X4Y90          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.244    mipi/unpack10/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mipi/unpack10/bytes_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.079ns (25.240%)  route 0.234ns (74.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.454ns (routing 0.007ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.007ns, distribution 0.512ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.454     0.998    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y86          FDRE                                         r  mipi/unpack10/bytes_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.037 r  mipi/unpack10/bytes_int_reg[4]/Q
                         net (fo=1, routed)           0.210     1.247    mipi/unpack10/in7[4]
    SLICE_X5Y86          LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     1.287 r  mipi/unpack10/dout_int[4]_i_1/O
                         net (fo=1, routed)           0.024     1.311    mipi/unpack10/dout_int[4]_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  mipi/unpack10/dout_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.519     1.237    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y86          FDRE                                         r  mipi/unpack10/dout_int_reg[4]/C
                         clock pessimism             -0.049     1.188    
                         clock uncertainty            0.035     1.223    
    SLICE_X5Y86          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.269    mipi/unpack10/dout_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_dly_0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/wordalign/word_dly_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.039ns (12.809%)  route 0.265ns (87.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.439ns (routing 0.007ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.499ns (routing 0.007ns, distribution 0.492ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.439     0.983    mipi/link/wordalign/valid_out_reg_1
    SLICE_X3Y93          FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.022 r  mipi/link/wordalign/word_dly_0_reg[13]/Q
                         net (fo=2, routed)           0.265     1.287    mipi/link/wordalign/word_dly_0[13]
    SLICE_X3Y93          FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.499     1.217    mipi/link/wordalign/valid_out_reg_1
    SLICE_X3Y93          FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[13]/C
                         clock pessimism             -0.055     1.163    
                         clock uncertainty            0.035     1.198    
    SLICE_X3Y93          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.245    mipi/link/wordalign/word_dly_1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mipi/vout/csi_x_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_bram_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.039ns (10.929%)  route 0.318ns (89.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.437ns (routing 0.007ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.576ns (routing 0.007ns, distribution 0.569ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.437     0.981    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y87          FDRE                                         r  mipi/vout/csi_x_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.020 r  mipi/vout/csi_x_pos_reg[9]/Q
                         net (fo=5, routed)           0.318     1.337    mipi/vout/even_linebuf/linebuf_reg_bram_1_2[7]
    RAMB36_X0Y16         RAMB36E2                                     r  mipi/vout/even_linebuf/linebuf_reg_bram_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.576     1.294    mipi/vout/even_linebuf/linebuf_reg_bram_1_1
    RAMB36_X0Y16         RAMB36E2                                     r  mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.041     1.253    
                         clock uncertainty            0.035     1.288    
    RAMB36_X0Y16         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                      0.006     1.294    mipi/vout/even_linebuf/linebuf_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.040ns (13.365%)  route 0.259ns (86.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.439ns (routing 0.007ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.506ns (routing 0.007ns, distribution 0.499ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.439     0.983    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.023 f  mipi/link/clkdet/count_value_reg[1]/Q
                         net (fo=68, routed)          0.259     1.282    mipi/unpack10/dout_int_reg[39]_0[0]
    SLICE_X7Y87          FDRE                                         r  mipi/unpack10/dout_int_reg[18]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.506     1.224    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X7Y87          FDRE                                         r  mipi/unpack10/dout_int_reg[18]/C
                         clock pessimism             -0.011     1.213    
                         clock uncertainty            0.035     1.249    
    SLICE_X7Y87          FDRE (Hold_DFF_SLICEL_C_R)
                                                     -0.010     1.239    mipi/unpack10/dout_int_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  csi
  To Clock:  csi2

Setup :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.116ns,  Total Violation       -0.422ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 dphy_d1_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d1phy/gen_upp.ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi2 fall@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.627ns  (logic 0.433ns (69.048%)  route 0.194ns (30.952%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.804ns = ( 3.304 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.332ns (routing 0.000ns, distribution 0.332ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AC19                                              0.000     2.250 r  dphy_d1_i[1] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d1phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y38 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi/link/d1phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi/link/d1phy/IBUFDS_DPHY_inst/OUT
    AC19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi/link/d1phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.044     2.729    mipi/link/d1phy/in_se
    BITSLICE_RX_TX_X0Y82 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.148     2.877 r  mipi/link/d1phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.877    mipi/link/d1phy/delayed_data
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       2.500     2.500 f  
    AA20                                              0.000     2.500 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     2.765 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     2.955    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.972 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.332     3.304    mipi/link/d1phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.304    
                         clock uncertainty           -0.035     3.269    
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.057     3.326    mipi/link/d1phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.326    
                         arrival time                          -2.877    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 dphy_d2_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d2phy/gen_upp.ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi2 fall@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.625ns  (logic 0.432ns (69.109%)  route 0.193ns (30.891%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.804ns = ( 3.304 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.332ns (routing 0.000ns, distribution 0.332ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD20                                              0.000     2.250 r  dphy_d2_i[1] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d2phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y41 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi/link/d2phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi/link/d2phy/IBUFDS_DPHY_inst/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi/link/d2phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.043     2.728    mipi/link/d2phy/in_se
    BITSLICE_RX_TX_X0Y88 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.875 r  mipi/link/d2phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.875    mipi/link/d2phy/delayed_data
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       2.500     2.500 f  
    AA20                                              0.000     2.500 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     2.765 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     2.955    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.972 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.332     3.304    mipi/link/d2phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.304    
                         clock uncertainty           -0.035     3.269    
    BITSLICE_RX_TX_X0Y88 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.062     3.331    mipi/link/d2phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.331    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 dphy_d0_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d0phy/gen_upp.ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi2 fall@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.625ns  (logic 0.432ns (69.109%)  route 0.193ns (30.891%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.806ns = ( 3.306 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.334ns (routing 0.000ns, distribution 0.334ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    W20                                               0.000     2.250 r  dphy_d0_i[1] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d0phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y35 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi/link/d0phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi/link/d0phy/IBUFDS_DPHY_inst/OUT
    W20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi/link/d0phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.043     2.728    mipi/link/d0phy/in_se
    BITSLICE_RX_TX_X0Y75 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.875 r  mipi/link/d0phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.875    mipi/link/d0phy/delayed_data
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       2.500     2.500 f  
    AA20                                              0.000     2.500 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     2.765 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     2.955    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.972 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.334     3.306    mipi/link/d0phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.306    
                         clock uncertainty           -0.035     3.271    
    BITSLICE_RX_TX_X0Y75 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.062     3.333    mipi/link/d0phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.333    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 dphy_d3_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d3phy/gen_upp.ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi2 fall@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.627ns  (logic 0.432ns (68.888%)  route 0.195ns (31.112%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.804ns = ( 3.304 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.332ns (routing 0.000ns, distribution 0.332ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AB21                                              0.000     2.250 r  dphy_d3_i[1] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d3phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y40 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi/link/d3phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi/link/d3phy/IBUFDS_DPHY_inst/OUT
    AB21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi/link/d3phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.045     2.730    mipi/link/d3phy/in_se
    BITSLICE_RX_TX_X0Y86 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.877 r  mipi/link/d3phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.877    mipi/link/d3phy/delayed_data
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       2.500     2.500 f  
    AA20                                              0.000     2.500 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     2.765 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     2.955    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.972 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.332     3.304    mipi/link/d3phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.304    
                         clock uncertainty           -0.035     3.269    
    BITSLICE_RX_TX_X0Y86 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.076     3.345    mipi/link/d3phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.345    
                         arrival time                          -2.877    
  -------------------------------------------------------------------
                         slack                                  0.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.116ns  (arrival time - required time)
  Source:                 dphy_d3_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d3phy/gen_upp.ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi2 rise@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.583ns  (logic 0.434ns (74.463%)  route 0.149ns (25.537%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 2.761 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.612ns (routing 0.001ns, distribution 0.611ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AB21                                              0.000     2.250 r  dphy_d3_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d3phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y40 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi/link/d3phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi/link/d3phy/IBUFDS_DPHY_inst/OUT
    AB21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi/link/d3phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030     2.704    mipi/link/d3phy/in_se
    BITSLICE_RX_TX_X0Y86 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.833 r  mipi/link/d3phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.833    mipi/link/d3phy/delayed_data
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 rise edge)       1.250     1.250 r  
    AA20                                              0.000     1.250 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     1.736 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.612     2.761    mipi/link/d3phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.761    
                         clock uncertainty            0.035     2.796    
    BITSLICE_RX_TX_X0Y86 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.153     2.949    mipi/link/d3phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.105ns  (arrival time - required time)
  Source:                 dphy_d2_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d2phy/gen_upp.ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi2 rise@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.582ns  (logic 0.434ns (74.591%)  route 0.148ns (25.409%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 2.759 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.610ns (routing 0.001ns, distribution 0.609ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD20                                              0.000     2.250 r  dphy_d2_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d2phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y41 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi/link/d2phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi/link/d2phy/IBUFDS_DPHY_inst/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi/link/d2phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029     2.703    mipi/link/d2phy/in_se
    BITSLICE_RX_TX_X0Y88 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.832 r  mipi/link/d2phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.832    mipi/link/d2phy/delayed_data
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 rise edge)       1.250     1.250 r  
    AA20                                              0.000     1.250 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     1.736 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.610     2.759    mipi/link/d2phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.759    
                         clock uncertainty            0.035     2.794    
    BITSLICE_RX_TX_X0Y88 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     2.937    mipi/link/d2phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                 -0.105    

Slack (VIOLATED) :        -0.105ns  (arrival time - required time)
  Source:                 dphy_d0_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d0phy/gen_upp.ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi2 rise@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.583ns  (logic 0.434ns (74.463%)  route 0.149ns (25.537%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 2.760 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.611ns (routing 0.001ns, distribution 0.610ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    W20                                               0.000     2.250 r  dphy_d0_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d0phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y35 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi/link/d0phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi/link/d0phy/IBUFDS_DPHY_inst/OUT
    W20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi/link/d0phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030     2.704    mipi/link/d0phy/in_se
    BITSLICE_RX_TX_X0Y75 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.833 r  mipi/link/d0phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.833    mipi/link/d0phy/delayed_data
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 rise edge)       1.250     1.250 r  
    AA20                                              0.000     1.250 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     1.736 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.611     2.760    mipi/link/d0phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.760    
                         clock uncertainty            0.035     2.795    
    BITSLICE_RX_TX_X0Y75 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     2.938    mipi/link/d0phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.938    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                 -0.105    

Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 dphy_d1_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d1phy/gen_upp.ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi2 rise@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.582ns  (logic 0.434ns (74.591%)  route 0.148ns (25.409%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 2.759 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.610ns (routing 0.001ns, distribution 0.609ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AC19                                              0.000     2.250 r  dphy_d1_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d1phy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y38 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi/link/d1phy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi/link/d1phy/IBUFDS_DPHY_inst/OUT
    AC19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi/link/d1phy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029     2.703    mipi/link/d1phy/in_se
    BITSLICE_RX_TX_X0Y82 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.832 r  mipi/link/d1phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.832    mipi/link/d1phy/delayed_data
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 rise edge)       1.250     1.250 r  
    AA20                                              0.000     1.250 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     1.736 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.610     2.759    mipi/link/d1phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.759    
                         clock uncertainty            0.035     2.794    
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.134     2.928    mipi/link/d1phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                 -0.096    





---------------------------------------------------------------------------------------------------
From Clock:  link_n_1_1
  To Clock:  link_n_1

Setup :            0  Failing Endpoints,  Worst Slack        6.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.666ns (22.180%)  route 2.337ns (77.819%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 11.526 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.763ns (routing 0.010ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.673ns (routing 0.009ns, distribution 0.664ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.763     1.785    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y99          FDRE                                         r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.866 r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.739     2.605    mipi/link/gen_bytealign[3].ba/p_1_in[6]
    SLICE_X3Y98          LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.751 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2/O
                         net (fo=1, routed)           0.315     3.066    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2_n_0
    SLICE_X3Y98          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     3.216 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_9__2/O
                         net (fo=4, routed)           0.318     3.533    mipi/link/gen_bytealign[3].ba/was_found124_out
    SLICE_X3Y96          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     3.656 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.392     4.048    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X4Y94          LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     4.214 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.574     4.788    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X3Y96          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.673    11.526    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X3Y96          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/C
                         clock pessimism              0.019    11.545    
                         clock uncertainty           -0.035    11.510    
    SLICE_X3Y96          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.450    mipi/link/gen_bytealign[3].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.450    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.666ns (22.965%)  route 2.234ns (77.035%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 11.529 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.763ns (routing 0.010ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.676ns (routing 0.009ns, distribution 0.667ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.763     1.785    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y99          FDRE                                         r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.866 r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.739     2.605    mipi/link/gen_bytealign[3].ba/p_1_in[6]
    SLICE_X3Y98          LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.751 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2/O
                         net (fo=1, routed)           0.315     3.066    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2_n_0
    SLICE_X3Y98          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     3.216 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_9__2/O
                         net (fo=4, routed)           0.318     3.533    mipi/link/gen_bytealign[3].ba/was_found124_out
    SLICE_X3Y96          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     3.656 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.392     4.048    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X4Y94          LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     4.214 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.471     4.685    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X3Y97          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.676    11.529    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X3Y97          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/C
                         clock pessimism              0.019    11.548    
                         clock uncertainty           -0.035    11.513    
    SLICE_X3Y97          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.453    mipi/link/gen_bytealign[3].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.453    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                  6.768    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.666ns (23.013%)  route 2.228ns (76.987%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 11.527 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.763ns (routing 0.010ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.674ns (routing 0.009ns, distribution 0.665ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.763     1.785    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y99          FDRE                                         r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.866 r  mipi/link/gen_bytealign[3].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.739     2.605    mipi/link/gen_bytealign[3].ba/p_1_in[6]
    SLICE_X3Y98          LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.751 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2/O
                         net (fo=1, routed)           0.315     3.066    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_13__2_n_0
    SLICE_X3Y98          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     3.216 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_9__2/O
                         net (fo=4, routed)           0.318     3.533    mipi/link/gen_bytealign[3].ba/was_found124_out
    SLICE_X3Y96          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     3.656 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.392     4.048    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X4Y94          LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     4.214 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.465     4.679    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X3Y97          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.674    11.527    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X3Y97          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/C
                         clock pessimism              0.019    11.546    
                         clock uncertainty           -0.035    11.511    
    SLICE_X3Y97          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.451    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.451    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.501ns (17.613%)  route 2.343ns (82.387%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.779ns (routing 0.010ns, distribution 0.769ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.009ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.779     1.801    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.880 r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/Q
                         net (fo=10, routed)          0.580     2.460    mipi/link/gen_bytealign[0].ba/p_1_in[0]
    SLICE_X1Y87          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     2.582 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6/O
                         net (fo=1, routed)           0.213     2.795    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6_n_0
    SLICE_X1Y87          LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     2.895 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_2/O
                         net (fo=3, routed)           0.672     3.566    mipi/link/gen_bytealign[0].ba/was_found112_out
    SLICE_X2Y87          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.714 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.397     4.111    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X4Y94          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     4.163 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.482     4.645    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.669    11.522    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/C
                         clock pessimism              0.072    11.594    
                         clock uncertainty           -0.035    11.558    
    SLICE_X2Y87          FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    11.498    mipi/link/gen_bytealign[0].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.501ns (17.613%)  route 2.343ns (82.387%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.779ns (routing 0.010ns, distribution 0.769ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.009ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.779     1.801    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.880 r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/Q
                         net (fo=10, routed)          0.580     2.460    mipi/link/gen_bytealign[0].ba/p_1_in[0]
    SLICE_X1Y87          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     2.582 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6/O
                         net (fo=1, routed)           0.213     2.795    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6_n_0
    SLICE_X1Y87          LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     2.895 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_2/O
                         net (fo=3, routed)           0.672     3.566    mipi/link/gen_bytealign[0].ba/was_found112_out
    SLICE_X2Y87          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.714 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.397     4.111    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X4Y94          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     4.163 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.482     4.645    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.669    11.522    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/C
                         clock pessimism              0.072    11.594    
                         clock uncertainty           -0.035    11.558    
    SLICE_X2Y87          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.498    mipi/link/gen_bytealign[0].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.501ns (17.651%)  route 2.337ns (82.349%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.779ns (routing 0.010ns, distribution 0.769ns)
  Clock Net Delay (Destination): 0.667ns (routing 0.009ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.779     1.801    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.880 r  mipi/link/gen_bytealign[0].ba/last_byte_reg[7]/Q
                         net (fo=10, routed)          0.580     2.460    mipi/link/gen_bytealign[0].ba/p_1_in[0]
    SLICE_X1Y87          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     2.582 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6/O
                         net (fo=1, routed)           0.213     2.795    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_6_n_0
    SLICE_X1Y87          LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     2.895 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_2/O
                         net (fo=3, routed)           0.672     3.566    mipi/link/gen_bytealign[0].ba/was_found112_out
    SLICE_X2Y87          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.714 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.397     4.111    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X4Y94          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     4.163 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.476     4.639    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.667    11.520    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/C
                         clock pessimism              0.072    11.592    
                         clock uncertainty           -0.035    11.556    
    SLICE_X2Y87          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.496    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.233ns (8.393%)  route 2.543ns (91.607%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.010ns, distribution 0.762ns)
  Clock Net Delay (Destination): 0.661ns (routing 0.009ns, distribution 0.652ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.772     1.794    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.874 r  mipi/link/clkdet/count_value_reg[1]/Q
                         net (fo=68, routed)          1.561     3.435    mipi/link/wordalign/Q[0]
    SLICE_X5Y93          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     3.472 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.282     3.754    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]_0
    SLICE_X4Y94          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     3.870 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.700     4.570    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X2Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.661    11.514    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X2Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/C
                         clock pessimism              0.019    11.533    
                         clock uncertainty           -0.035    11.498    
    SLICE_X2Y93          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.438    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.438    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                  6.868    

Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.233ns (8.528%)  route 2.499ns (91.472%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.010ns, distribution 0.762ns)
  Clock Net Delay (Destination): 0.663ns (routing 0.009ns, distribution 0.654ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.772     1.794    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.874 r  mipi/link/clkdet/count_value_reg[1]/Q
                         net (fo=68, routed)          1.561     3.435    mipi/link/wordalign/Q[0]
    SLICE_X5Y93          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     3.472 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.282     3.754    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]_0
    SLICE_X4Y94          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     3.870 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.656     4.526    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.663    11.516    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/C
                         clock pessimism              0.019    11.535    
                         clock uncertainty           -0.035    11.500    
    SLICE_X2Y94          FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    11.440    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.440    
                         arrival time                          -4.526    
  -------------------------------------------------------------------
                         slack                                  6.914    

Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.233ns (8.528%)  route 2.499ns (91.472%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.010ns, distribution 0.762ns)
  Clock Net Delay (Destination): 0.663ns (routing 0.009ns, distribution 0.654ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.772     1.794    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.874 r  mipi/link/clkdet/count_value_reg[1]/Q
                         net (fo=68, routed)          1.561     3.435    mipi/link/wordalign/Q[0]
    SLICE_X5Y93          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     3.472 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.282     3.754    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]_0
    SLICE_X4Y94          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     3.870 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.656     4.526    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.663    11.516    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/C
                         clock pessimism              0.019    11.535    
                         clock uncertainty           -0.035    11.500    
    SLICE_X2Y94          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.440    mipi/link/gen_bytealign[1].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.440    
                         arrival time                          -4.526    
  -------------------------------------------------------------------
                         slack                                  6.914    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 mipi/depacket/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/bytes_int_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_1 rise@10.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.277ns (11.037%)  route 2.233ns (88.963%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.800ns (routing 0.010ns, distribution 0.790ns)
  Clock Net Delay (Destination): 0.690ns (routing 0.009ns, distribution 0.681ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     0.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.800     1.822    mipi/depacket/in_line_d_reg_0
    SLICE_X6Y92          FDRE                                         r  mipi/depacket/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.903 r  mipi/depacket/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.765     2.668    mipi/depacket/FSM_sequential_state_reg[2]_0[1]
    SLICE_X7Y87          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.765 r  mipi/depacket/bytes_int[23]_i_1/O
                         net (fo=33, routed)          0.917     3.683    mipi/depacket/count_value_reg[1]_0
    SLICE_X6Y90          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.782 r  mipi/depacket/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.550     4.332    mipi/unpack10/bytes_int_reg[24]_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.690    11.543    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[26]/C
                         clock pessimism              0.019    11.562    
                         clock uncertainty           -0.035    11.527    
    SLICE_X6Y88          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    11.453    mipi/unpack10/bytes_int_reg[26]
  -------------------------------------------------------------------
                         required time                         11.453    
                         arrival time                          -4.332    
  -------------------------------------------------------------------
                         slack                                  7.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mipi/unpack10/FSM_sequential_byte_count_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.063ns (18.735%)  route 0.273ns (81.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.443ns (routing 0.007ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.443     0.987    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y89          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.028 r  mipi/unpack10/FSM_sequential_byte_count_int_reg[0]/Q
                         net (fo=33, routed)          0.249     1.277    mipi/unpack10/Q[0]
    SLICE_X5Y90          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     1.299 r  mipi/unpack10/dout_int[3]_i_1/O
                         net (fo=1, routed)           0.024     1.323    mipi/unpack10/dout_int[3]_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  mipi/unpack10/dout_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.229    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y90          FDRE                                         r  mipi/unpack10/dout_int_reg[3]/C
                         clock pessimism             -0.011     1.218    
                         clock uncertainty            0.035     1.253    
    SLICE_X5Y90          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.299    mipi/unpack10/dout_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.053ns (15.392%)  route 0.291ns (84.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.435ns (routing 0.007ns, distribution 0.428ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.007ns, distribution 0.497ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.435     0.979    mipi/link/wordalign/valid_out_reg_1
    SLICE_X3Y91          FDRE                                         r  mipi/link/wordalign/word_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.018 r  mipi/link/wordalign/word_out_reg[3]/Q
                         net (fo=10, routed)          0.267     1.285    mipi/unpack10/bytes_int_reg[31]_0[3]
    SLICE_X4Y89          LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     1.299 r  mipi/unpack10/dout_int[19]_i_1/O
                         net (fo=1, routed)           0.024     1.323    mipi/unpack10/dout_int[19]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  mipi/unpack10/dout_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.504     1.222    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X4Y89          FDRE                                         r  mipi/unpack10/dout_int_reg[19]/C
                         clock pessimism             -0.011     1.211    
                         clock uncertainty            0.035     1.247    
    SLICE_X4Y89          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.293    mipi/unpack10/dout_int_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.089ns (29.337%)  route 0.214ns (70.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.437ns (routing 0.007ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.007ns, distribution 0.485ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.437     0.981    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y87          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.020 r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/Q
                         net (fo=10, routed)          0.199     1.219    mipi/link/gen_bytealign[0].ba/data_offs_reg_n_0_[0]
    SLICE_X2Y88          LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.050     1.269 r  mipi/link/gen_bytealign[0].ba/data_out[7]_i_1/O
                         net (fo=1, routed)           0.015     1.284    mipi/link/gen_bytealign[0].ba/p_0_out[7]
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.492     1.210    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_out_reg[7]/C
                         clock pessimism             -0.041     1.169    
                         clock uncertainty            0.035     1.205    
    SLICE_X2Y88          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.251    mipi/link/gen_bytealign[0].ba/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[0].ba/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/wordalign/word_dly_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.039ns (13.131%)  route 0.258ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.442ns (routing 0.007ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.503ns (routing 0.007ns, distribution 0.496ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.442     0.986    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.025 r  mipi/link/gen_bytealign[0].ba/data_out_reg[4]/Q
                         net (fo=1, routed)           0.258     1.283    mipi/link/wordalign/word_dly_0_reg[31]_0[4]
    SLICE_X3Y88          FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.503     1.221    mipi/link/wordalign/valid_out_reg_1
    SLICE_X3Y88          FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[4]/C
                         clock pessimism             -0.055     1.166    
                         clock uncertainty            0.035     1.201    
    SLICE_X3Y88          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.248    mipi/link/wordalign/word_dly_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mipi/vout/csi_x_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/odd_linebuf/linebuf_reg_bram_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.039ns (11.022%)  route 0.315ns (88.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.437ns (routing 0.007ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.580ns (routing 0.007ns, distribution 0.573ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.437     0.981    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y87          FDRE                                         r  mipi/vout/csi_x_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.020 r  mipi/vout/csi_x_pos_reg[9]/Q
                         net (fo=5, routed)           0.315     1.334    mipi/vout/odd_linebuf/Q[7]
    RAMB36_X0Y17         RAMB36E2                                     r  mipi/vout/odd_linebuf/linebuf_reg_bram_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.580     1.298    mipi/vout/odd_linebuf/linebuf_reg_bram_0_1
    RAMB36_X0Y17         RAMB36E2                                     r  mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.041     1.257    
                         clock uncertainty            0.035     1.293    
    RAMB36_X0Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                      0.006     1.299    mipi/vout/odd_linebuf/linebuf_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_unpacked_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/data_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.040ns (13.245%)  route 0.262ns (86.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.438ns (routing 0.007ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.007ns, distribution 0.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.438     0.982    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X4Y90          FDRE                                         r  mipi/unpack10/dout_unpacked_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.022 r  mipi/unpack10/dout_unpacked_reg[19]/Q
                         net (fo=1, routed)           0.262     1.284    mipi/unpack10/dout_unpacked_reg_n_0_[19]
    SLICE_X4Y90          FDRE                                         r  mipi/unpack10/data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.497     1.215    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X4Y90          FDRE                                         r  mipi/unpack10/data_out_reg[19]/C
                         clock pessimism             -0.054     1.162    
                         clock uncertainty            0.035     1.197    
    SLICE_X4Y90          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.244    mipi/unpack10/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mipi/unpack10/bytes_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.079ns (25.240%)  route 0.234ns (74.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.454ns (routing 0.007ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.007ns, distribution 0.512ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.454     0.998    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y86          FDRE                                         r  mipi/unpack10/bytes_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.037 r  mipi/unpack10/bytes_int_reg[4]/Q
                         net (fo=1, routed)           0.210     1.247    mipi/unpack10/in7[4]
    SLICE_X5Y86          LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     1.287 r  mipi/unpack10/dout_int[4]_i_1/O
                         net (fo=1, routed)           0.024     1.311    mipi/unpack10/dout_int[4]_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  mipi/unpack10/dout_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.519     1.237    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y86          FDRE                                         r  mipi/unpack10/dout_int_reg[4]/C
                         clock pessimism             -0.049     1.188    
                         clock uncertainty            0.035     1.223    
    SLICE_X5Y86          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.269    mipi/unpack10/dout_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_dly_0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/wordalign/word_dly_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.039ns (12.809%)  route 0.265ns (87.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.439ns (routing 0.007ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.499ns (routing 0.007ns, distribution 0.492ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.439     0.983    mipi/link/wordalign/valid_out_reg_1
    SLICE_X3Y93          FDRE                                         r  mipi/link/wordalign/word_dly_0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.022 r  mipi/link/wordalign/word_dly_0_reg[13]/Q
                         net (fo=2, routed)           0.265     1.287    mipi/link/wordalign/word_dly_0[13]
    SLICE_X3Y93          FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.499     1.217    mipi/link/wordalign/valid_out_reg_1
    SLICE_X3Y93          FDRE                                         r  mipi/link/wordalign/word_dly_1_reg[13]/C
                         clock pessimism             -0.055     1.163    
                         clock uncertainty            0.035     1.198    
    SLICE_X3Y93          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.245    mipi/link/wordalign/word_dly_1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mipi/vout/csi_x_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/even_linebuf/linebuf_reg_bram_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.039ns (10.929%)  route 0.318ns (89.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.437ns (routing 0.007ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.576ns (routing 0.007ns, distribution 0.569ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.437     0.981    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y87          FDRE                                         r  mipi/vout/csi_x_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.020 r  mipi/vout/csi_x_pos_reg[9]/Q
                         net (fo=5, routed)           0.318     1.337    mipi/vout/even_linebuf/linebuf_reg_bram_1_2[7]
    RAMB36_X0Y16         RAMB36E2                                     r  mipi/vout/even_linebuf/linebuf_reg_bram_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.576     1.294    mipi/vout/even_linebuf/linebuf_reg_bram_1_1
    RAMB36_X0Y16         RAMB36E2                                     r  mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.041     1.253    
                         clock uncertainty            0.035     1.288    
    RAMB36_X0Y16         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                      0.006     1.294    mipi/vout/even_linebuf/linebuf_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.040ns (13.365%)  route 0.259ns (86.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.439ns (routing 0.007ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.506ns (routing 0.007ns, distribution 0.499ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.439     0.983    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.023 f  mipi/link/clkdet/count_value_reg[1]/Q
                         net (fo=68, routed)          0.259     1.282    mipi/unpack10/dout_int_reg[39]_0[0]
    SLICE_X7Y87          FDRE                                         r  mipi/unpack10/dout_int_reg[18]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.506     1.224    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X7Y87          FDRE                                         r  mipi/unpack10/dout_int_reg[18]/C
                         clock pessimism             -0.011     1.213    
                         clock uncertainty            0.035     1.249    
    SLICE_X7Y87          FDRE (Hold_DFF_SLICEL_C_R)
                                                     -0.010     1.239    mipi/unpack10/dout_int_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  link_n_1_1
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        5.166ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.315ns,  Total Violation       -1.315ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/clkdet/ext_clk_lat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.106ns (16.537%)  route 0.535ns (83.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 6.537 - 5.000 ) 
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.953ns (routing 0.392ns, distribution 0.561ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.515     1.233    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X6Y94          LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.106     1.339 r  mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt/O
                         net (fo=1, routed)           0.020     1.359    mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt_1
    SLICE_X6Y94          FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     5.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     5.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.953     6.537    mipi/link/clkdet/CLK
    SLICE_X6Y94          FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
                         clock pessimism              0.000     6.537    
                         clock uncertainty           -0.035     6.501    
    SLICE_X6Y94          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     6.525    mipi/link/clkdet/ext_clk_lat_reg
  -------------------------------------------------------------------
                         required time                          6.525    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                  5.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.315ns  (arrival time - required time)
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/clkdet/ext_clk_lat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@5.000ns - link_n_1_1 fall@5.000ns)
  Data Path Delay:        0.781ns  (logic 0.092ns (11.780%)  route 0.689ns (88.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 7.852 - 5.000 ) 
    Source Clock Delay      (SCD):    0.853ns = ( 5.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.713ns (routing 0.710ns, distribution 1.003ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 fall edge)
                                                      5.000     5.000 f  
    AA19                                              0.000     5.000 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     5.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     5.384 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.424 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     5.721    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.853 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.680     6.533    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X6Y94          LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.092     6.625 f  mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt/O
                         net (fo=1, routed)           0.009     6.634    mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt_1
    SLICE_X6Y94          FDRE                                         f  mipi/link/clkdet/ext_clk_lat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.713     7.852    mipi/link/clkdet/CLK
    SLICE_X6Y94          FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
                         clock pessimism              0.000     7.852    
                         clock uncertainty            0.035     7.887    
    SLICE_X6Y94          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     7.949    mipi/link/clkdet/ext_clk_lat_reg
  -------------------------------------------------------------------
                         required time                         -7.949    
                         arrival time                           6.634    
  -------------------------------------------------------------------
                         slack                                 -1.315    





---------------------------------------------------------------------------------------------------
From Clock:  link_n_1
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        5.166ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.315ns,  Total Violation       -1.315ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/clkdet/ext_clk_lat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.106ns (16.537%)  route 0.535ns (83.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 6.537 - 5.000 ) 
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.953ns (routing 0.392ns, distribution 0.561ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.515     1.233    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X6Y94          LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.106     1.339 r  mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt/O
                         net (fo=1, routed)           0.020     1.359    mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt_1
    SLICE_X6Y94          FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     5.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     5.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.953     6.537    mipi/link/clkdet/CLK
    SLICE_X6Y94          FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
                         clock pessimism              0.000     6.537    
                         clock uncertainty           -0.035     6.501    
    SLICE_X6Y94          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     6.525    mipi/link/clkdet/ext_clk_lat_reg
  -------------------------------------------------------------------
                         required time                          6.525    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                  5.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.315ns  (arrival time - required time)
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/clkdet/ext_clk_lat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@5.000ns - link_n_1 fall@5.000ns)
  Data Path Delay:        0.781ns  (logic 0.092ns (11.780%)  route 0.689ns (88.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 7.852 - 5.000 ) 
    Source Clock Delay      (SCD):    0.853ns = ( 5.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.713ns (routing 0.710ns, distribution 1.003ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 fall edge)
                                                      5.000     5.000 f  
    AA20                                              0.000     5.000 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     5.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     5.384 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     5.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.424 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     5.721    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.853 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.680     6.533    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X6Y94          LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.092     6.625 f  mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt/O
                         net (fo=1, routed)           0.009     6.634    mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt_1
    SLICE_X6Y94          FDRE                                         f  mipi/link/clkdet/ext_clk_lat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.713     7.852    mipi/link/clkdet/CLK
    SLICE_X6Y94          FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
                         clock pessimism              0.000     7.852    
                         clock uncertainty            0.035     7.887    
    SLICE_X6Y94          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     7.949    mipi/link/clkdet/ext_clk_lat_reg
  -------------------------------------------------------------------
                         required time                         -7.949    
                         arrival time                           6.634    
  -------------------------------------------------------------------
                         slack                                 -1.315    





---------------------------------------------------------------------------------------------------
From Clock:  link_n_1_1
  To Clock:  clk_148_5m_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.339ns,  Total Violation       -2.339ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.339ns  (required time - arrival time)
  Source:                 mipi/vout/csi_frame_started_reg/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/video_fsync_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - link_n_1_1 rise@1670.000ns)
  Data Path Delay:        5.470ns  (logic 0.076ns (1.389%)  route 5.394ns (98.611%))
  Logic Levels:           0  
  Clock Path Skew:        3.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 1675.118 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.808ns = ( 1671.808 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.786ns (routing 0.010ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.922ns, distribution 0.912ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                   1670.000  1670.000 r  
    AA19                                              0.000  1670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.786  1671.808    mipi/vout/linebuf_reg_bram_0
    SLICE_X4Y88          FDRE                                         r  mipi/vout/csi_frame_started_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  1671.884 r  mipi/vout/csi_frame_started_reg/Q
                         net (fo=1, routed)           5.394  1677.278    mipi/vout/csi_frame_started__0
    SLICE_X3Y82          FDRE                                         r  mipi/vout/video_fsync_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214  1673.260    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.284 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.834  1675.118    mipi/vout/clk_148_5m
    SLICE_X3Y82          FDRE                                         r  mipi/vout/video_fsync_pre_reg/C
                         clock pessimism              0.000  1675.118    
                         clock uncertainty           -0.204  1674.914    
    SLICE_X3Y82          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025  1674.939    mipi/vout/video_fsync_pre_reg
  -------------------------------------------------------------------
                         required time                       1674.939    
                         arrival time                       -1677.278    
  -------------------------------------------------------------------
                         slack                                 -2.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mipi/vout/csi_frame_started_reg/C
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/video_fsync_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - link_n_1_1 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.058ns (1.546%)  route 3.693ns (98.454%))
  Logic Levels:           0  
  Clock Path Skew:        3.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.681ns (routing 0.009ns, distribution 0.672ns)
  Clock Net Delay (Destination): 2.070ns (routing 1.015ns, distribution 1.055ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.681     1.534    mipi/vout/linebuf_reg_bram_0
    SLICE_X4Y88          FDRE                                         r  mipi/vout/csi_frame_started_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.592 r  mipi/vout/csi_frame_started_reg/Q
                         net (fo=1, routed)           3.693     5.285    mipi/vout/csi_frame_started__0
    SLICE_X3Y82          FDRE                                         r  mipi/vout/video_fsync_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         2.070     4.946    mipi/vout/clk_148_5m
    SLICE_X3Y82          FDRE                                         r  mipi/vout/video_fsync_pre_reg/C
                         clock pessimism              0.000     4.946    
                         clock uncertainty            0.204     5.149    
    SLICE_X3Y82          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     5.209    mipi/vout/video_fsync_pre_reg
  -------------------------------------------------------------------
                         required time                         -5.209    
                         arrival time                           5.285    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  link_n_1
  To Clock:  clk_148_5m_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.339ns,  Total Violation       -2.339ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.339ns  (required time - arrival time)
  Source:                 mipi/vout/csi_frame_started_reg/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/video_fsync_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - link_n_1 rise@1670.000ns)
  Data Path Delay:        5.470ns  (logic 0.076ns (1.389%)  route 5.394ns (98.611%))
  Logic Levels:           0  
  Clock Path Skew:        3.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 1675.118 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.808ns = ( 1671.808 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.786ns (routing 0.010ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.922ns, distribution 0.912ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                   1670.000  1670.000 r  
    AA20                                              0.000  1670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386  1670.486 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050  1670.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.536 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1670.870    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.022 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.786  1671.808    mipi/vout/linebuf_reg_bram_0
    SLICE_X4Y88          FDRE                                         r  mipi/vout/csi_frame_started_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  1671.884 r  mipi/vout/csi_frame_started_reg/Q
                         net (fo=1, routed)           5.394  1677.278    mipi/vout/csi_frame_started__0
    SLICE_X3Y82          FDRE                                         r  mipi/vout/video_fsync_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214  1673.260    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.284 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.834  1675.118    mipi/vout/clk_148_5m
    SLICE_X3Y82          FDRE                                         r  mipi/vout/video_fsync_pre_reg/C
                         clock pessimism              0.000  1675.118    
                         clock uncertainty           -0.204  1674.914    
    SLICE_X3Y82          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025  1674.939    mipi/vout/video_fsync_pre_reg
  -------------------------------------------------------------------
                         required time                       1674.939    
                         arrival time                       -1677.278    
  -------------------------------------------------------------------
                         slack                                 -2.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mipi/vout/csi_frame_started_reg/C
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/video_fsync_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - link_n_1 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.058ns (1.546%)  route 3.693ns (98.454%))
  Logic Levels:           0  
  Clock Path Skew:        3.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.681ns (routing 0.009ns, distribution 0.672ns)
  Clock Net Delay (Destination): 2.070ns (routing 1.015ns, distribution 1.055ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.681     1.534    mipi/vout/linebuf_reg_bram_0
    SLICE_X4Y88          FDRE                                         r  mipi/vout/csi_frame_started_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.592 r  mipi/vout/csi_frame_started_reg/Q
                         net (fo=1, routed)           3.693     5.285    mipi/vout/csi_frame_started__0
    SLICE_X3Y82          FDRE                                         r  mipi/vout/video_fsync_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         2.070     4.946    mipi/vout/clk_148_5m
    SLICE_X3Y82          FDRE                                         r  mipi/vout/video_fsync_pre_reg/C
                         clock pessimism              0.000     4.946    
                         clock uncertainty            0.204     5.149    
    SLICE_X3Y82          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     5.209    mipi/vout/video_fsync_pre_reg
  -------------------------------------------------------------------
                         required time                         -5.209    
                         arrival time                           5.285    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_148_5m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 pixel_combine/video_odd_data_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.218ns (13.574%)  route 1.388ns (86.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 8.521 - 3.367 ) 
    Source Clock Delay      (SCD):    4.731ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.855ns (routing 1.015ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.898ns (routing 1.122ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.855     4.731    pixel_combine/CLK
    SLICE_X8Y84          FDCE                                         r  pixel_combine/video_odd_data_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.812 r  pixel_combine/video_odd_data_x_reg[9]/Q
                         net (fo=1, routed)           1.361     6.173    pixel_combine/video_odd_data_x[9]
    SLICE_X9Y80          LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     6.310 r  pixel_combine/video_data_o[9]_i_1/O
                         net (fo=1, routed)           0.027     6.337    pixel_combine/video_data_out_x[9]
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.898     8.521    pixel_combine/clk_297m
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_data_o_reg[9]/C
                         clock pessimism             -0.409     8.112    
                         clock uncertainty           -0.185     7.927    
    SLICE_X9Y80          FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     7.952    pixel_combine/video_data_o_reg[9]
  -------------------------------------------------------------------
                         required time                          7.952    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 pixel_combine/video_even_data_x_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.182ns (11.411%)  route 1.413ns (88.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 8.522 - 3.367 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.860ns (routing 1.015ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.899ns (routing 1.122ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.860     4.736    pixel_combine/CLK
    SLICE_X8Y80          FDCE                                         r  pixel_combine/video_even_data_x_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     4.815 r  pixel_combine/video_even_data_x_reg[19]/Q
                         net (fo=1, routed)           1.387     6.202    pixel_combine/video_even_data_x[19]
    SLICE_X9Y79          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     6.305 r  pixel_combine/video_data_o[19]_i_1/O
                         net (fo=1, routed)           0.026     6.331    pixel_combine/video_data_out_x[19]
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.899     8.522    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[19]/C
                         clock pessimism             -0.409     8.113    
                         clock uncertainty           -0.185     7.928    
    SLICE_X9Y79          FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     7.953    pixel_combine/video_data_o_reg[19]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 pixel_combine/video_even_data_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.203ns (12.640%)  route 1.403ns (87.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 8.511 - 3.367 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.837ns (routing 1.015ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.888ns (routing 1.122ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.837     4.713    pixel_combine/CLK
    SLICE_X9Y87          FDCE                                         r  pixel_combine/video_even_data_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     4.791 r  pixel_combine/video_even_data_x_reg[6]/Q
                         net (fo=1, routed)           1.350     6.141    pixel_combine/video_even_data_x[6]
    SLICE_X9Y88          LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     6.266 r  pixel_combine/video_data_o[6]_i_1/O
                         net (fo=1, routed)           0.053     6.319    pixel_combine/video_data_out_x[6]
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.888     8.511    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[6]/C
                         clock pessimism             -0.409     8.102    
                         clock uncertainty           -0.185     7.917    
    SLICE_X9Y88          FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.025     7.942    pixel_combine/video_data_o_reg[6]
  -------------------------------------------------------------------
                         required time                          7.942    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 pixel_combine/video_even_data_x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.177ns (11.188%)  route 1.405ns (88.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 8.521 - 3.367 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.860ns (routing 1.015ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.898ns (routing 1.122ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.860     4.736    pixel_combine/CLK
    SLICE_X8Y80          FDCE                                         r  pixel_combine/video_even_data_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.815 r  pixel_combine/video_even_data_x_reg[8]/Q
                         net (fo=1, routed)           1.339     6.154    pixel_combine/video_even_data_x[8]
    SLICE_X9Y80          LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     6.252 r  pixel_combine/video_data_o[8]_i_1/O
                         net (fo=1, routed)           0.066     6.318    pixel_combine/video_data_out_x[8]
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.898     8.521    pixel_combine/clk_297m
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_data_o_reg[8]/C
                         clock pessimism             -0.409     8.112    
                         clock uncertainty           -0.185     7.927    
    SLICE_X9Y80          FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.952    pixel_combine/video_data_o_reg[8]
  -------------------------------------------------------------------
                         required time                          7.952    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 pixel_combine/video_even_data_x_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.167ns (10.746%)  route 1.387ns (89.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 8.522 - 3.367 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.860ns (routing 1.015ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.899ns (routing 1.122ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.860     4.736    pixel_combine/CLK
    SLICE_X8Y80          FDCE                                         r  pixel_combine/video_even_data_x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.815 r  pixel_combine/video_even_data_x_reg[10]/Q
                         net (fo=1, routed)           1.315     6.130    pixel_combine/video_even_data_x[10]
    SLICE_X9Y79          LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     6.218 r  pixel_combine/video_data_o[10]_i_1/O
                         net (fo=1, routed)           0.072     6.290    pixel_combine/video_data_out_x[10]
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.899     8.522    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[10]/C
                         clock pessimism             -0.409     8.113    
                         clock uncertainty           -0.185     7.928    
    SLICE_X9Y79          FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.953    pixel_combine/video_data_o_reg[10]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 pixel_combine/video_even_data_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.182ns (11.689%)  route 1.375ns (88.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 8.511 - 3.367 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.837ns (routing 1.015ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.888ns (routing 1.122ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.837     4.713    pixel_combine/CLK
    SLICE_X9Y87          FDCE                                         r  pixel_combine/video_even_data_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     4.792 r  pixel_combine/video_even_data_x_reg[5]/Q
                         net (fo=1, routed)           1.349     6.141    pixel_combine/video_even_data_x[5]
    SLICE_X9Y88          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     6.244 r  pixel_combine/video_data_o[5]_i_1/O
                         net (fo=1, routed)           0.026     6.270    pixel_combine/video_data_out_x[5]
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.888     8.511    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[5]/C
                         clock pessimism             -0.409     8.102    
                         clock uncertainty           -0.185     7.917    
    SLICE_X9Y88          FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     7.942    pixel_combine/video_data_o_reg[5]
  -------------------------------------------------------------------
                         required time                          7.942    
                         arrival time                          -6.270    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 pixel_combine/video_even_data_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.178ns (11.634%)  route 1.352ns (88.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 8.511 - 3.367 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.824ns (routing 1.015ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.888ns (routing 1.122ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.824     4.700    pixel_combine/CLK
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_even_data_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     4.779 r  pixel_combine/video_even_data_x_reg[3]/Q
                         net (fo=1, routed)           1.325     6.104    pixel_combine/video_even_data_x[3]
    SLICE_X9Y88          LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.099     6.203 r  pixel_combine/video_data_o[3]_i_1/O
                         net (fo=1, routed)           0.027     6.230    pixel_combine/video_data_out_x[3]
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.888     8.511    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[3]/C
                         clock pessimism             -0.409     8.102    
                         clock uncertainty           -0.185     7.917    
    SLICE_X9Y88          FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     7.942    pixel_combine/video_data_o_reg[3]
  -------------------------------------------------------------------
                         required time                          7.942    
                         arrival time                          -6.230    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 pixel_combine/video_even_data_x_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.201ns (13.189%)  route 1.323ns (86.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 8.518 - 3.367 ) 
    Source Clock Delay      (SCD):    4.708ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.832ns (routing 1.015ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.895ns (routing 1.122ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.832     4.708    pixel_combine/CLK
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_even_data_x_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     4.784 r  pixel_combine/video_even_data_x_reg[14]/Q
                         net (fo=1, routed)           1.264     6.048    pixel_combine/video_even_data_x[14]
    SLICE_X9Y83          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     6.173 r  pixel_combine/video_data_o[14]_i_1/O
                         net (fo=1, routed)           0.059     6.232    pixel_combine/video_data_out_x[14]
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.895     8.518    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_data_o_reg[14]/C
                         clock pessimism             -0.409     8.109    
                         clock uncertainty           -0.185     7.924    
    SLICE_X9Y83          FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.949    pixel_combine/video_data_o_reg[14]
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 pixel_combine/video_even_data_x_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.238ns (15.952%)  route 1.254ns (84.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 8.522 - 3.367 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.860ns (routing 1.015ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.899ns (routing 1.122ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.860     4.736    pixel_combine/CLK
    SLICE_X8Y80          FDCE                                         r  pixel_combine/video_even_data_x_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     4.815 r  pixel_combine/video_even_data_x_reg[17]/Q
                         net (fo=1, routed)           1.227     6.042    pixel_combine/video_even_data_x[17]
    SLICE_X9Y79          LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     6.201 r  pixel_combine/video_data_o[17]_i_1/O
                         net (fo=1, routed)           0.027     6.228    pixel_combine/video_data_out_x[17]
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.899     8.522    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[17]/C
                         clock pessimism             -0.409     8.113    
                         clock uncertainty           -0.185     7.928    
    SLICE_X9Y79          FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     7.953    pixel_combine/video_data_o_reg[17]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 pixel_combine/video_even_data_x_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.203ns (13.781%)  route 1.270ns (86.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 8.521 - 3.367 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.860ns (routing 1.015ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.898ns (routing 1.122ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.860     4.736    pixel_combine/CLK
    SLICE_X8Y80          FDCE                                         r  pixel_combine/video_even_data_x_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.817 r  pixel_combine/video_even_data_x_reg[20]/Q
                         net (fo=1, routed)           1.198     6.015    pixel_combine/video_even_data_x[20]
    SLICE_X9Y80          LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     6.137 r  pixel_combine/video_data_o[20]_i_1/O
                         net (fo=1, routed)           0.072     6.209    pixel_combine/video_data_out_x[20]
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.898     8.521    pixel_combine/clk_297m
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_data_o_reg[20]/C
                         clock pessimism             -0.409     8.112    
                         clock uncertainty           -0.185     7.927    
    SLICE_X9Y80          FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.952    pixel_combine/video_data_o_reg[20]
  -------------------------------------------------------------------
                         required time                          7.952    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                  1.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pixel_combine/video_even_data_x_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.062ns (9.612%)  route 0.583ns (90.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.028ns (routing 0.560ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.762ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.028     2.879    pixel_combine/CLK
    SLICE_X8Y80          FDCE                                         r  pixel_combine/video_even_data_x_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.919 r  pixel_combine/video_even_data_x_reg[16]/Q
                         net (fo=1, routed)           0.559     3.478    pixel_combine/video_even_data_x[16]
    SLICE_X9Y79          LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     3.500 r  pixel_combine/video_data_o[16]_i_1/O
                         net (fo=1, routed)           0.024     3.524    pixel_combine/video_data_out_x[16]
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.338     2.968    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[16]/C
                         clock pessimism              0.247     3.215    
                         clock uncertainty            0.185     3.400    
    SLICE_X9Y79          FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.446    pixel_combine/video_data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.446    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 pixel_combine/video_odd_data_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.062ns (9.185%)  route 0.613ns (90.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.012ns (routing 0.560ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.762ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.012     2.863    pixel_combine/CLK
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_odd_data_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.902 r  pixel_combine/video_odd_data_x_reg[6]/Q
                         net (fo=1, routed)           0.595     3.497    pixel_combine/video_odd_data_x[6]
    SLICE_X9Y88          LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     3.520 r  pixel_combine/video_data_o[6]_i_1/O
                         net (fo=1, routed)           0.018     3.538    pixel_combine/video_data_out_x[6]
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.331     2.961    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[6]/C
                         clock pessimism              0.247     3.208    
                         clock uncertainty            0.185     3.393    
    SLICE_X9Y88          FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.046     3.439    pixel_combine/video_data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pixel_combine/video_odd_data_x_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.074ns (10.914%)  route 0.604ns (89.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.018ns (routing 0.560ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.762ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.018     2.869    pixel_combine/CLK
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_odd_data_x_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.908 r  pixel_combine/video_odd_data_x_reg[22]/Q
                         net (fo=1, routed)           0.586     3.494    pixel_combine/video_odd_data_x[22]
    SLICE_X9Y79          LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.035     3.529 r  pixel_combine/video_data_o[22]_i_1/O
                         net (fo=1, routed)           0.018     3.547    pixel_combine/video_data_out_x[22]
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.338     2.968    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[22]/C
                         clock pessimism              0.247     3.215    
                         clock uncertainty            0.185     3.400    
    SLICE_X9Y79          FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.046     3.446    pixel_combine/video_data_o_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.446    
                         arrival time                           3.547    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pixel_combine/video_odd_data_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.063ns (9.292%)  route 0.615ns (90.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.017ns (routing 0.560ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.762ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.017     2.867    pixel_combine/CLK
    SLICE_X9Y87          FDCE                                         r  pixel_combine/video_odd_data_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.906 r  pixel_combine/video_odd_data_x_reg[1]/Q
                         net (fo=1, routed)           0.606     3.512    pixel_combine/video_odd_data_x[1]
    SLICE_X9Y88          LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     3.536 r  pixel_combine/video_data_o[1]_i_1/O
                         net (fo=1, routed)           0.009     3.545    pixel_combine/video_data_out_x[1]
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.331     2.961    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[1]/C
                         clock pessimism              0.247     3.208    
                         clock uncertainty            0.185     3.393    
    SLICE_X9Y88          FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.440    pixel_combine/video_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.545    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pixel_combine/video_odd_data_x_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.062ns (9.145%)  route 0.616ns (90.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.025ns (routing 0.560ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.762ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.025     2.876    pixel_combine/CLK
    SLICE_X8Y84          FDCE                                         r  pixel_combine/video_odd_data_x_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.916 r  pixel_combine/video_odd_data_x_reg[14]/Q
                         net (fo=1, routed)           0.595     3.511    pixel_combine/video_odd_data_x[14]
    SLICE_X9Y83          LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     3.533 r  pixel_combine/video_data_o[14]_i_1/O
                         net (fo=1, routed)           0.021     3.554    pixel_combine/video_data_out_x[14]
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.335     2.965    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_data_o_reg[14]/C
                         clock pessimism              0.247     3.212    
                         clock uncertainty            0.185     3.397    
    SLICE_X9Y83          FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     3.443    pixel_combine/video_data_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.443    
                         arrival time                           3.554    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pixel_combine/video_odd_data_x_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.062ns (8.973%)  route 0.629ns (91.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.016ns (routing 0.560ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.762ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.016     2.867    pixel_combine/CLK
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_odd_data_x_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.906 r  pixel_combine/video_odd_data_x_reg[13]/Q
                         net (fo=1, routed)           0.621     3.527    pixel_combine/video_odd_data_x[13]
    SLICE_X9Y83          LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.023     3.550 r  pixel_combine/video_data_o[13]_i_1/O
                         net (fo=1, routed)           0.008     3.558    pixel_combine/video_data_out_x[13]
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.335     2.965    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_data_o_reg[13]/C
                         clock pessimism              0.247     3.212    
                         clock uncertainty            0.185     3.397    
    SLICE_X9Y83          FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     3.444    pixel_combine/video_data_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.558    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pixel_combine/video_even_data_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.078ns (11.337%)  route 0.610ns (88.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.017ns (routing 0.560ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.762ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.017     2.867    pixel_combine/CLK
    SLICE_X9Y87          FDCE                                         r  pixel_combine/video_even_data_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.904 r  pixel_combine/video_even_data_x_reg[4]/Q
                         net (fo=1, routed)           0.589     3.493    pixel_combine/video_even_data_x[4]
    SLICE_X9Y88          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.041     3.534 r  pixel_combine/video_data_o[4]_i_1/O
                         net (fo=1, routed)           0.021     3.555    pixel_combine/video_data_out_x[4]
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.331     2.961    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[4]/C
                         clock pessimism              0.247     3.208    
                         clock uncertainty            0.185     3.393    
    SLICE_X9Y88          FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     3.439    pixel_combine/video_data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           3.555    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 pixel_combine/video_even_data_x_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.075ns (10.776%)  route 0.621ns (89.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.018ns (routing 0.560ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.762ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.018     2.869    pixel_combine/CLK
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_even_data_x_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.907 r  pixel_combine/video_even_data_x_reg[21]/Q
                         net (fo=1, routed)           0.612     3.519    pixel_combine/video_even_data_x[21]
    SLICE_X9Y80          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.037     3.556 r  pixel_combine/video_data_o[21]_i_1/O
                         net (fo=1, routed)           0.009     3.565    pixel_combine/video_data_out_x[21]
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.337     2.967    pixel_combine/clk_297m
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_data_o_reg[21]/C
                         clock pessimism              0.247     3.214    
                         clock uncertainty            0.185     3.399    
    SLICE_X9Y80          FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.446    pixel_combine/video_data_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.446    
                         arrival time                           3.565    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 pixel_combine/video_odd_data_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.063ns (9.130%)  route 0.627ns (90.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.025ns (routing 0.560ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.762ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.025     2.876    pixel_combine/CLK
    SLICE_X8Y85          FDCE                                         r  pixel_combine/video_odd_data_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.916 r  pixel_combine/video_odd_data_x_reg[3]/Q
                         net (fo=1, routed)           0.619     3.535    pixel_combine/video_odd_data_x[3]
    SLICE_X9Y88          LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.023     3.558 r  pixel_combine/video_data_o[3]_i_1/O
                         net (fo=1, routed)           0.008     3.566    pixel_combine/video_data_out_x[3]
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.331     2.961    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[3]/C
                         clock pessimism              0.247     3.208    
                         clock uncertainty            0.185     3.393    
    SLICE_X9Y88          FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     3.440    pixel_combine/video_data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.566    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 pixel_combine/video_odd_data_x_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.080ns (11.380%)  route 0.623ns (88.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.018ns (routing 0.560ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.762ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.018     2.869    pixel_combine/CLK
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_odd_data_x_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.908 r  pixel_combine/video_odd_data_x_reg[20]/Q
                         net (fo=1, routed)           0.597     3.505    pixel_combine/video_odd_data_x[20]
    SLICE_X9Y80          LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.041     3.546 r  pixel_combine/video_data_o[20]_i_1/O
                         net (fo=1, routed)           0.026     3.572    pixel_combine/video_data_out_x[20]
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.337     2.967    pixel_combine/clk_297m
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_data_o_reg[20]/C
                         clock pessimism              0.247     3.214    
                         clock uncertainty            0.185     3.399    
    SLICE_X9Y80          FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     3.445    pixel_combine/video_data_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.572    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.487ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/ack_in_reg/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.079ns (5.945%)  route 1.250ns (94.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.203ns = ( 42.240 - 37.037 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.333ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.950ns (routing 1.211ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.183     5.062    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.141 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          1.250     6.391    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X45Y4          FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/ack_in_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.950    42.240    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y4          FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/ack_in_reg/C
                         clock pessimism             -0.217    42.023    
                         clock uncertainty           -0.080    41.944    
    SLICE_X45Y4          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    41.878    hdmi/i2c_config/i2c_master_top_m0/ack_in_reg
  -------------------------------------------------------------------
                         required time                         41.878    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                 35.487    

Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/start_reg/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.079ns (7.578%)  route 0.964ns (92.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 42.247 - 37.037 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.333ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.956ns (routing 1.211ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.183     5.062    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.141 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.964     6.105    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X45Y6          FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/start_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.956    42.247    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y6          FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/start_reg/C
                         clock pessimism             -0.217    42.030    
                         clock uncertainty           -0.080    41.950    
    SLICE_X45Y6          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    41.884    hdmi/i2c_config/i2c_master_top_m0/start_reg
  -------------------------------------------------------------------
                         required time                         41.884    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/stop_reg/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.079ns (7.578%)  route 0.964ns (92.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 42.247 - 37.037 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.333ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.956ns (routing 1.211ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.183     5.062    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.141 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.964     6.105    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X45Y6          FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/stop_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.956    42.247    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y6          FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/stop_reg/C
                         clock pessimism             -0.217    42.030    
                         clock uncertainty           -0.080    41.950    
    SLICE_X45Y6          FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    41.884    hdmi/i2c_config/i2c_master_top_m0/stop_reg
  -------------------------------------------------------------------
                         required time                         41.884    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/write_reg/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.079ns (7.578%)  route 0.964ns (92.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 42.247 - 37.037 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.333ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.956ns (routing 1.211ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.183     5.062    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.141 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.964     6.105    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X45Y6          FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/write_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.956    42.247    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y6          FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/write_reg/C
                         clock pessimism             -0.217    42.030    
                         clock uncertainty           -0.080    41.950    
    SLICE_X45Y6          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    41.884    hdmi/i2c_config/i2c_master_top_m0/write_reg
  -------------------------------------------------------------------
                         required time                         41.884    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.816ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/txr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.079ns (7.925%)  route 0.918ns (92.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 42.237 - 37.037 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.333ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.947ns (routing 1.211ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.183     5.062    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.141 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.918     6.059    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X46Y8          FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/txr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.947    42.237    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X46Y8          FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/txr_reg[0]/C
                         clock pessimism             -0.217    42.020    
                         clock uncertainty           -0.080    41.941    
    SLICE_X46Y8          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    41.875    hdmi/i2c_config/i2c_master_top_m0/txr_reg[0]
  -------------------------------------------------------------------
                         required time                         41.875    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                 35.816    

Slack (MET) :             35.816ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[7]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.079ns (7.925%)  route 0.918ns (92.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 42.237 - 37.037 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.333ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.947ns (routing 1.211ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.183     5.062    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.141 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.918     6.059    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X47Y8          FDCE                                         f  hdmi/i2c_config/lut_index_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.947    42.237    hdmi/i2c_config/clk_27m
    SLICE_X47Y8          FDCE                                         r  hdmi/i2c_config/lut_index_reg[7]/C
                         clock pessimism             -0.217    42.020    
                         clock uncertainty           -0.080    41.941    
    SLICE_X47Y8          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    41.875    hdmi/i2c_config/lut_index_reg[7]
  -------------------------------------------------------------------
                         required time                         41.875    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                 35.816    

Slack (MET) :             35.816ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[8]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.079ns (7.925%)  route 0.918ns (92.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 42.237 - 37.037 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.333ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.947ns (routing 1.211ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.183     5.062    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.141 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.918     6.059    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X47Y8          FDCE                                         f  hdmi/i2c_config/lut_index_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.947    42.237    hdmi/i2c_config/clk_27m
    SLICE_X47Y8          FDCE                                         r  hdmi/i2c_config/lut_index_reg[8]/C
                         clock pessimism             -0.217    42.020    
                         clock uncertainty           -0.080    41.941    
    SLICE_X47Y8          FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    41.875    hdmi/i2c_config/lut_index_reg[8]
  -------------------------------------------------------------------
                         required time                         41.875    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                 35.816    

Slack (MET) :             35.816ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[9]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.079ns (7.925%)  route 0.918ns (92.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 42.237 - 37.037 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.333ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.947ns (routing 1.211ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.183     5.062    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.141 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.918     6.059    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X47Y8          FDCE                                         f  hdmi/i2c_config/lut_index_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.947    42.237    hdmi/i2c_config/clk_27m
    SLICE_X47Y8          FDCE                                         r  hdmi/i2c_config/lut_index_reg[9]/C
                         clock pessimism             -0.217    42.020    
                         clock uncertainty           -0.080    41.941    
    SLICE_X47Y8          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    41.875    hdmi/i2c_config/lut_index_reg[9]
  -------------------------------------------------------------------
                         required time                         41.875    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                 35.816    

Slack (MET) :             35.835ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/read_reg/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.079ns (7.992%)  route 0.909ns (92.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 42.248 - 37.037 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.333ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.957ns (routing 1.211ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.183     5.062    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.141 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.909     6.051    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X46Y6          FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/read_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.957    42.248    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X46Y6          FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/read_reg/C
                         clock pessimism             -0.217    42.031    
                         clock uncertainty           -0.080    41.951    
    SLICE_X46Y6          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    41.885    hdmi/i2c_config/i2c_master_top_m0/read_reg
  -------------------------------------------------------------------
                         required time                         41.885    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                 35.835    

Slack (MET) :             35.835ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/txr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.079ns (7.992%)  route 0.909ns (92.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 42.248 - 37.037 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    -0.217ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.333ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.957ns (routing 1.211ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.183     5.062    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.141 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.909     6.051    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X46Y6          FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/txr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.957    42.248    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X46Y6          FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/txr_reg[2]/C
                         clock pessimism             -0.217    42.031    
                         clock uncertainty           -0.080    41.951    
    SLICE_X46Y6          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    41.885    hdmi/i2c_config/i2c_master_top_m0/txr_reg[2]
  -------------------------------------------------------------------
                         required time                         41.885    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                 35.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.039ns (12.937%)  route 0.262ns (87.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.198ns (routing 0.730ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.821ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.198     3.051    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.090 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.262     3.352    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X45Y7          FDCE                                         f  hdmi/i2c_config/FSM_sequential_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.369     2.997    hdmi/i2c_config/clk_27m
    SLICE_X45Y7          FDCE                                         r  hdmi/i2c_config/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.112     3.109    
    SLICE_X45Y7          FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     3.089    hdmi/i2c_config/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.039ns (12.937%)  route 0.262ns (87.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.198ns (routing 0.730ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.821ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.198     3.051    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.090 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.262     3.352    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X45Y7          FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.369     2.997    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y7          FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.112     3.109    
    SLICE_X45Y7          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     3.089    hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/PRE
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.039ns (12.937%)  route 0.262ns (87.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.198ns (routing 0.730ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.821ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.198     3.051    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.090 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.262     3.352    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X45Y7          FDPE                                         f  hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.369     2.997    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y7          FDPE                                         r  hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.112     3.109    
    SLICE_X45Y7          FDPE (Remov_CFF_SLICEL_C_PRE)
                                                     -0.020     3.089    hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/PRE
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.039ns (12.140%)  route 0.282ns (87.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.198ns (routing 0.730ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.821ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.198     3.051    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.090 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.282     3.372    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X45Y8          FDPE                                         f  hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.361     2.989    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y8          FDPE                                         r  hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.112     3.101    
    SLICE_X45Y8          FDPE (Remov_DFF_SLICEL_C_PRE)
                                                     -0.020     3.081    hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.081    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.039ns (12.140%)  route 0.282ns (87.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.198ns (routing 0.730ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.821ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.198     3.051    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.090 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.282     3.372    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X45Y8          FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.361     2.989    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y8          FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.112     3.101    
    SLICE_X45Y8          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     3.081    hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.081    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.039ns (11.713%)  route 0.294ns (88.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.198ns (routing 0.730ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.821ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.198     3.051    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.090 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.294     3.384    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X46Y7          FDCE                                         f  hdmi/i2c_config/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.366     2.994    hdmi/i2c_config/clk_27m
    SLICE_X46Y7          FDCE                                         r  hdmi/i2c_config/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.112     3.106    
    SLICE_X46Y7          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     3.086    hdmi/i2c_config/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.086    
                         arrival time                           3.384    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[0]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.039ns (11.713%)  route 0.294ns (88.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.198ns (routing 0.730ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.821ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.198     3.051    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.090 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.294     3.384    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X46Y7          FDCE                                         f  hdmi/i2c_config/lut_index_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.366     2.994    hdmi/i2c_config/clk_27m
    SLICE_X46Y7          FDCE                                         r  hdmi/i2c_config/lut_index_reg[0]/C
                         clock pessimism              0.112     3.106    
    SLICE_X46Y7          FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     3.086    hdmi/i2c_config/lut_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.086    
                         arrival time                           3.384    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[1]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.039ns (11.713%)  route 0.294ns (88.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.198ns (routing 0.730ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.821ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.198     3.051    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.090 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.294     3.384    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X47Y7          FDCE                                         f  hdmi/i2c_config/lut_index_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.366     2.994    hdmi/i2c_config/clk_27m
    SLICE_X47Y7          FDCE                                         r  hdmi/i2c_config/lut_index_reg[1]/C
                         clock pessimism              0.112     3.106    
    SLICE_X47Y7          FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     3.086    hdmi/i2c_config/lut_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.086    
                         arrival time                           3.384    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[4]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.039ns (11.713%)  route 0.294ns (88.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.198ns (routing 0.730ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.821ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.198     3.051    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.090 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.294     3.384    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X47Y7          FDCE                                         f  hdmi/i2c_config/lut_index_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.366     2.994    hdmi/i2c_config/clk_27m
    SLICE_X47Y7          FDCE                                         r  hdmi/i2c_config/lut_index_reg[4]/C
                         clock pessimism              0.112     3.106    
    SLICE_X47Y7          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     3.086    hdmi/i2c_config/lut_index_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.086    
                         arrival time                           3.384    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[5]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.039ns (11.713%)  route 0.294ns (88.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.198ns (routing 0.730ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.821ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.198     3.051    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.090 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.294     3.384    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X47Y7          FDCE                                         f  hdmi/i2c_config/lut_index_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.366     2.994    hdmi/i2c_config/clk_27m
    SLICE_X47Y7          FDCE                                         r  hdmi/i2c_config/lut_index_reg[5]/C
                         clock pessimism              0.112     3.106    
    SLICE_X47Y7          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     3.086    hdmi/i2c_config/lut_index_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.086    
                         arrival time                           3.384    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_p
  To Clock:  link_n_1

Setup :            0  Failing Endpoints,  Worst Slack        3.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[0]/CLR
                            (recovery check against rising-edge clock link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (link_n_1 rise@10.000ns - sys_clk_p rise@5.000ns)
  Data Path Delay:        0.547ns  (logic 0.131ns (23.952%)  route 0.416ns (76.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 11.530 - 10.000 ) 
    Source Clock Delay      (SCD):    2.859ns = ( 7.859 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.710ns, distribution 1.010ns)
  Clock Net Delay (Destination): 0.677ns (routing 0.009ns, distribution 0.668ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.720     7.859    mipi/link/clkdet/CLK
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     7.939 f  mipi/link/clkdet/clk_fail_count_reg[4]/Q
                         net (fo=5, routed)           0.206     8.144    mipi/link/clkdet/clk_fail_count_reg[4]
    SLICE_X9Y94          LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     8.195 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.210     8.405    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X8Y94          FDCE                                         f  mipi/link/clkdet/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.677    11.530    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[0]/C
                         clock pessimism              0.000    11.530    
                         clock uncertainty           -0.035    11.495    
    SLICE_X8Y94          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.429    mipi/link/clkdet/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[1]/CLR
                            (recovery check against rising-edge clock link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (link_n_1 rise@10.000ns - sys_clk_p rise@5.000ns)
  Data Path Delay:        0.547ns  (logic 0.131ns (23.952%)  route 0.416ns (76.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 11.530 - 10.000 ) 
    Source Clock Delay      (SCD):    2.859ns = ( 7.859 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.710ns, distribution 1.010ns)
  Clock Net Delay (Destination): 0.677ns (routing 0.009ns, distribution 0.668ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.720     7.859    mipi/link/clkdet/CLK
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     7.939 f  mipi/link/clkdet/clk_fail_count_reg[4]/Q
                         net (fo=5, routed)           0.206     8.144    mipi/link/clkdet/clk_fail_count_reg[4]
    SLICE_X9Y94          LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     8.195 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.210     8.405    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X8Y94          FDCE                                         f  mipi/link/clkdet/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.677    11.530    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
                         clock pessimism              0.000    11.530    
                         clock uncertainty           -0.035    11.495    
    SLICE_X8Y94          FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.429    mipi/link/clkdet/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  3.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[0]/CLR
                            (removal check against rising-edge clock link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.053ns (26.748%)  route 0.145ns (73.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.954ns (routing 0.392ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.007ns, distribution 0.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.954     1.538    mipi/link/clkdet/CLK
    SLICE_X8Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.577 f  mipi/link/clkdet/clk_fail_count_reg[7]/Q
                         net (fo=3, routed)           0.055     1.632    mipi/link/clkdet/clk_fail_count_reg[7]
    SLICE_X9Y94          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.014     1.646 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.090     1.736    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X8Y94          FDCE                                         f  mipi/link/clkdet/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.497     1.215    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[0]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.035     1.250    
    SLICE_X8Y94          FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.230    mipi/link/clkdet/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[1]/CLR
                            (removal check against rising-edge clock link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1 rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.053ns (26.748%)  route 0.145ns (73.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.954ns (routing 0.392ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.007ns, distribution 0.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.954     1.538    mipi/link/clkdet/CLK
    SLICE_X8Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.577 f  mipi/link/clkdet/clk_fail_count_reg[7]/Q
                         net (fo=3, routed)           0.055     1.632    mipi/link/clkdet/clk_fail_count_reg[7]
    SLICE_X9Y94          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.014     1.646 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.090     1.736    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X8Y94          FDCE                                         f  mipi/link/clkdet/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.497     1.215    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.035     1.250    
    SLICE_X8Y94          FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.230    mipi/link/clkdet/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.505    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_p
  To Clock:  link_n_1_1

Setup :            0  Failing Endpoints,  Worst Slack        3.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[0]/CLR
                            (recovery check against rising-edge clock link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (link_n_1_1 rise@10.000ns - sys_clk_p rise@5.000ns)
  Data Path Delay:        0.547ns  (logic 0.131ns (23.952%)  route 0.416ns (76.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 11.530 - 10.000 ) 
    Source Clock Delay      (SCD):    2.859ns = ( 7.859 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.710ns, distribution 1.010ns)
  Clock Net Delay (Destination): 0.677ns (routing 0.009ns, distribution 0.668ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.720     7.859    mipi/link/clkdet/CLK
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     7.939 f  mipi/link/clkdet/clk_fail_count_reg[4]/Q
                         net (fo=5, routed)           0.206     8.144    mipi/link/clkdet/clk_fail_count_reg[4]
    SLICE_X9Y94          LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     8.195 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.210     8.405    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X8Y94          FDCE                                         f  mipi/link/clkdet/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.677    11.530    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[0]/C
                         clock pessimism              0.000    11.530    
                         clock uncertainty           -0.035    11.495    
    SLICE_X8Y94          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.429    mipi/link/clkdet/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[1]/CLR
                            (recovery check against rising-edge clock link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (link_n_1_1 rise@10.000ns - sys_clk_p rise@5.000ns)
  Data Path Delay:        0.547ns  (logic 0.131ns (23.952%)  route 0.416ns (76.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 11.530 - 10.000 ) 
    Source Clock Delay      (SCD):    2.859ns = ( 7.859 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.710ns, distribution 1.010ns)
  Clock Net Delay (Destination): 0.677ns (routing 0.009ns, distribution 0.668ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.720     7.859    mipi/link/clkdet/CLK
    SLICE_X9Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     7.939 f  mipi/link/clkdet/clk_fail_count_reg[4]/Q
                         net (fo=5, routed)           0.206     8.144    mipi/link/clkdet/clk_fail_count_reg[4]
    SLICE_X9Y94          LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     8.195 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.210     8.405    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X8Y94          FDCE                                         f  mipi/link/clkdet/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305    10.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040    10.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    10.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.677    11.530    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
                         clock pessimism              0.000    11.530    
                         clock uncertainty           -0.035    11.495    
    SLICE_X8Y94          FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.429    mipi/link/clkdet/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  3.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[0]/CLR
                            (removal check against rising-edge clock link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.053ns (26.748%)  route 0.145ns (73.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.954ns (routing 0.392ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.007ns, distribution 0.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.954     1.538    mipi/link/clkdet/CLK
    SLICE_X8Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.577 f  mipi/link/clkdet/clk_fail_count_reg[7]/Q
                         net (fo=3, routed)           0.055     1.632    mipi/link/clkdet/clk_fail_count_reg[7]
    SLICE_X9Y94          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.014     1.646 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.090     1.736    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X8Y94          FDCE                                         f  mipi/link/clkdet/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.497     1.215    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[0]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.035     1.250    
    SLICE_X8Y94          FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.230    mipi/link/clkdet/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[1]/CLR
                            (removal check against rising-edge clock link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_1_1 rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.053ns (26.748%)  route 0.145ns (73.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.954ns (routing 0.392ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.007ns, distribution 0.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.954     1.538    mipi/link/clkdet/CLK
    SLICE_X8Y94          FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.577 f  mipi/link/clkdet/clk_fail_count_reg[7]/Q
                         net (fo=3, routed)           0.055     1.632    mipi/link/clkdet/clk_fail_count_reg[7]
    SLICE_X9Y94          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.014     1.646 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.090     1.736    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X8Y94          FDCE                                         f  mipi/link/clkdet/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.497     1.215    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y94          FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.035     1.250    
    SLICE_X8Y94          FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.230    mipi/link/clkdet/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.505    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_148_5m_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/white_balance/output_den_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_de_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.003ns  (logic 2.618ns (65.403%)  route 1.385ns (34.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.849ns (routing 1.015ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.849     4.725    mipi/white_balance/clk_148_5m
    SLICE_X10Y78         FDRE                                         r  mipi/white_balance/output_den_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.802 r  mipi/white_balance/output_den_reg__0/Q
                         net (fo=1, routed)           1.385     6.187    video_de_o_OBUF
    AA15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.541     8.728 r  video_de_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.728    video_de_o
    AA15                                                              r  video_de_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/white_balance/output_hsync_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_hs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.951ns  (logic 2.619ns (66.291%)  route 1.332ns (33.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.840ns (routing 1.015ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.840     4.716    mipi/white_balance/clk_148_5m
    SLICE_X9Y77          FDRE                                         r  mipi/white_balance/output_hsync_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.793 r  mipi/white_balance/output_hsync_reg__0/Q
                         net (fo=1, routed)           1.332     6.125    video_hs_o_OBUF
    AB15                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.542     8.667 r  video_hs_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.667    video_hs_o
    AB15                                                              r  video_hs_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/white_balance/output_vsync_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_vs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.874ns  (logic 2.618ns (67.580%)  route 1.256ns (32.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.840ns (routing 1.015ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.840     4.716    mipi/white_balance/clk_148_5m
    SLICE_X9Y77          FDRE                                         r  mipi/white_balance/output_vsync_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     4.794 r  mipi/white_balance/output_vsync_reg__0/Q
                         net (fo=1, routed)           1.256     6.050    video_vs_o_OBUF
    Y15                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.540     8.590 r  video_vs_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.590    video_vs_o
    Y15                                                               r  video_vs_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/white_balance/output_vsync_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_vs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.288ns (67.655%)  route 0.616ns (32.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.020ns (routing 0.560ns, distribution 0.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.020     2.871    mipi/white_balance/clk_148_5m
    SLICE_X9Y77          FDRE                                         r  mipi/white_balance/output_vsync_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.909 r  mipi/white_balance/output_vsync_reg__0/Q
                         net (fo=1, routed)           0.616     3.525    video_vs_o_OBUF
    Y15                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.250     4.775 r  video_vs_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.775    video_vs_o
    Y15                                                               r  video_vs_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/white_balance/output_hsync_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_hs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.291ns (66.301%)  route 0.656ns (33.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.020ns (routing 0.560ns, distribution 0.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.020     2.871    mipi/white_balance/clk_148_5m
    SLICE_X9Y77          FDRE                                         r  mipi/white_balance/output_hsync_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.909 r  mipi/white_balance/output_hsync_reg__0/Q
                         net (fo=1, routed)           0.656     3.565    video_hs_o_OBUF
    AB15                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.253     4.817 r  video_hs_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.817    video_hs_o
    AB15                                                              r  video_hs_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/white_balance/output_den_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_de_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.007ns  (logic 1.289ns (64.233%)  route 0.718ns (35.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.023ns (routing 0.560ns, distribution 0.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.023     2.873    mipi/white_balance/clk_148_5m
    SLICE_X10Y78         FDRE                                         r  mipi/white_balance/output_den_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.911 r  mipi/white_balance/output_den_reg__0/Q
                         net (fo=1, routed)           0.718     3.629    video_de_o_OBUF
    AA15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.251     4.881 r  video_de_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.881    video_de_o
    AA15                                                              r  video_de_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_27m_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.260ns  (logic 5.595ns (89.381%)  route 0.665ns (10.619%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.212ns (routing 1.333ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.212     5.091    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X44Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     5.169 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=9, routed)           0.665     5.834    hdmi_i2c_scl_io_IOBUF_inst/T
    AF15                 OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.517    11.351 r  hdmi_i2c_scl_io_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.351    hdmi_i2c_scl_io
    AF15                                                              r  hdmi_i2c_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.271ns  (logic 5.594ns (89.210%)  route 0.677ns (10.790%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.192ns (routing 1.333ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.192     5.072    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y4          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     5.151 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=4, routed)           0.677     5.827    hdmi_i2c_sda_io_IOBUF_inst/T
    AE16                 OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.515    11.343 r  hdmi_i2c_sda_io_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.343    hdmi_i2c_sda_io
    AE16                                                              r  hdmi_i2c_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_out_nrst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.437ns  (logic 2.922ns (85.015%)  route 0.515ns (14.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.182ns (routing 1.333ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.182     5.061    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y12         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.140 r  hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           0.515     5.655    lopt_1
    AF12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.843     8.498 r  hdmi_out_nrst_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.498    hdmi_out_nrst_o
    AF12                                                              r  hdmi_out_nrst_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.379ns  (logic 1.046ns (75.886%)  route 0.332ns (24.114%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.206ns (routing 0.730ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.206     3.058    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y4          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.097 f  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=4, routed)           0.332     3.430    hdmi_i2c_sda_io_IOBUF_inst/T
    AE16                 OBUFT (TriStatE_OUTBUF_HDIOB_M_T_O)
                                                      1.007     4.437 r  hdmi_i2c_sda_io_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.437    hdmi_i2c_sda_io
    AE16                                                              r  hdmi_i2c_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 1.047ns (76.256%)  route 0.326ns (23.744%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.213ns (routing 0.730ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.213     3.066    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X44Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     3.104 f  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=9, routed)           0.326     3.430    hdmi_i2c_scl_io_IOBUF_inst/T
    AF15                 OBUFT (TriStatE_OUTBUF_HDIOB_S_T_O)
                                                      1.009     4.439 r  hdmi_i2c_scl_io_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.439    hdmi_i2c_scl_io
    AF15                                                              r  hdmi_i2c_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_out_nrst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.526ns (86.800%)  route 0.232ns (13.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.197ns (routing 0.730ns, distribution 0.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.197     3.050    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y12         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.089 r  hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           0.232     3.321    lopt_1
    AF12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.487     4.807 r  hdmi_out_nrst_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.807    hdmi_out_nrst_o
    AF12                                                              r  hdmi_out_nrst_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_297m_clk_wiz_0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_pixel_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.396ns  (logic 2.567ns (47.571%)  route 2.829ns (52.429%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.592ns (routing 0.710ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    D19                                               0.000     1.684 f  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     1.784    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     2.421 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.471    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.471 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     2.794    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.822 f  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.592     4.414    video_clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     4.287 f  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     4.537    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.565 f  video_clk/inst/clkout2_buf/O
                         net (fo=26, routed)          2.579     7.144    video_pixel_clk_o_OBUF
    W15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.539     9.683 f  video_pixel_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.683    video_pixel_clk_o
    W15                                                               f  video_pixel_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.159ns  (logic 2.642ns (63.521%)  route 1.517ns (36.479%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.135ns (routing 1.238ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.135     5.017    pixel_combine/clk_297m
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     5.095 r  pixel_combine/video_data_o_reg[8]/Q
                         net (fo=1, routed)           1.517     6.612    video_data_o_OBUF[8]
    AD14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.564     9.175 r  video_data_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.175    video_data_o[8]
    AD14                                                              r  video_data_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.116ns  (logic 2.635ns (64.019%)  route 1.481ns (35.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.136ns (routing 1.238ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.136     5.018    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.098 r  pixel_combine/video_data_o_reg[11]/Q
                         net (fo=1, routed)           1.481     6.579    video_data_o_OBUF[11]
    AC13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.555     9.134 r  video_data_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.134    video_data_o[11]
    AC13                                                              r  video_data_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.094ns  (logic 2.632ns (64.287%)  route 1.462ns (35.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.136ns (routing 1.238ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.136     5.018    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     5.096 r  pixel_combine/video_data_o_reg[10]/Q
                         net (fo=1, routed)           1.462     6.558    video_data_o_OBUF[10]
    AC14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.554     9.111 r  video_data_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.111    video_data_o[10]
    AC14                                                              r  video_data_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.086ns  (logic 2.642ns (64.656%)  route 1.444ns (35.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.135ns (routing 1.238ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.135     5.017    pixel_combine/clk_297m
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     5.094 r  pixel_combine/video_data_o_reg[9]/Q
                         net (fo=1, routed)           1.444     6.538    video_data_o_OBUF[9]
    AD13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.565     9.102 r  video_data_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.102    video_data_o[9]
    AD13                                                              r  video_data_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.962ns  (logic 2.656ns (67.040%)  route 1.306ns (32.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.124ns (routing 1.238ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.124     5.006    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     5.086 r  pixel_combine/video_data_o_reg[5]/Q
                         net (fo=1, routed)           1.306     6.392    video_data_o_OBUF[5]
    W9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.576     8.968 r  video_data_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.968    video_data_o[5]
    W9                                                                r  video_data_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.925ns  (logic 2.655ns (67.647%)  route 1.270ns (32.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.136ns (routing 1.238ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.136     5.018    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     5.095 r  pixel_combine/video_data_o_reg[22]/Q
                         net (fo=1, routed)           1.270     6.365    video_data_o_OBUF[22]
    AC9                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.578     8.943 r  video_data_o_OBUF[22]_inst/O
                         net (fo=0)                   0.000     8.943    video_data_o[22]
    AC9                                                               r  video_data_o[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.910ns  (logic 2.638ns (67.467%)  route 1.272ns (32.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.132ns (routing 1.238ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.132     5.014    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_data_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     5.092 r  pixel_combine/video_data_o_reg[12]/Q
                         net (fo=1, routed)           1.272     6.364    video_data_o_OBUF[12]
    AB12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.560     8.923 r  video_data_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.923    video_data_o[12]
    AB12                                                              r  video_data_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.881ns  (logic 2.650ns (68.283%)  route 1.231ns (31.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.136ns (routing 1.238ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.136     5.018    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     5.096 r  pixel_combine/video_data_o_reg[16]/Q
                         net (fo=1, routed)           1.231     6.327    video_data_o_OBUF[16]
    AC12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.572     8.899 r  video_data_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.899    video_data_o[16]
    AC12                                                              r  video_data_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.854ns  (logic 2.656ns (68.915%)  route 1.198ns (31.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.124ns (routing 1.238ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.124     5.006    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     5.083 r  pixel_combine/video_data_o_reg[6]/Q
                         net (fo=1, routed)           1.198     6.281    video_data_o_OBUF[6]
    Y8                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.579     8.860 r  video_data_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.860    video_data_o[6]
    Y8                                                                r  video_data_o[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_pixel_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.829ns  (logic 1.266ns (44.753%)  route 1.563ns (55.247%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.875ns (routing 0.392ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
                         net (fo=26, routed)          1.415     3.269    video_pixel_clk_o_OBUF
    W15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.249     4.518 r  video_pixel_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.518    video_pixel_clk_o
    W15                                                               r  video_pixel_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.331ns (73.372%)  route 0.483ns (26.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.172ns (routing 0.680ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.172     3.026    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.067 r  pixel_combine/video_data_o_reg[1]/Q
                         net (fo=1, routed)           0.483     3.550    video_data_o_OBUF[1]
    AB9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.290     4.839 r  video_data_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.839    video_data_o[1]
    AB9                                                               r  video_data_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.826ns  (logic 1.341ns (73.435%)  route 0.485ns (26.565%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.176ns (routing 0.680ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.176     3.030    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_data_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     3.070 r  pixel_combine/video_data_o_reg[15]/Q
                         net (fo=1, routed)           0.485     3.555    video_data_o_OBUF[15]
    AD8                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.301     4.855 r  video_data_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.855    video_data_o[15]
    AD8                                                               r  video_data_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.323ns (71.942%)  route 0.516ns (28.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.172ns (routing 0.680ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.172     3.026    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     3.065 r  pixel_combine/video_data_o_reg[3]/Q
                         net (fo=1, routed)           0.516     3.581    video_data_o_OBUF[3]
    AA9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.284     4.865 r  video_data_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.865    video_data_o[3]
    AA9                                                               r  video_data_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.351ns (73.298%)  route 0.492ns (26.702%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.178ns (routing 0.680ns, distribution 0.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.178     3.032    pixel_combine/clk_297m
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_data_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.073 r  pixel_combine/video_data_o_reg[21]/Q
                         net (fo=1, routed)           0.492     3.565    video_data_o_OBUF[21]
    AF10                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.310     4.874 r  video_data_o_OBUF[21]_inst/O
                         net (fo=0)                   0.000     4.874    video_data_o[21]
    AF10                                                              r  video_data_o[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.330ns (71.545%)  route 0.529ns (28.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.172ns (routing 0.680ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.172     3.026    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     3.064 r  pixel_combine/video_data_o_reg[4]/Q
                         net (fo=1, routed)           0.529     3.593    video_data_o_OBUF[4]
    AA8                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.292     4.885 r  video_data_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.885    video_data_o[4]
    AA8                                                               r  video_data_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.331ns (71.833%)  route 0.522ns (28.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.178ns (routing 0.680ns, distribution 0.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.178     3.032    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     3.071 r  pixel_combine/video_data_o_reg[23]/Q
                         net (fo=1, routed)           0.522     3.593    video_data_o_OBUF[23]
    AD9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.292     4.885 r  video_data_o_OBUF[23]_inst/O
                         net (fo=0)                   0.000     4.885    video_data_o[23]
    AD9                                                               r  video_data_o[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.334ns (71.642%)  route 0.528ns (28.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.178ns (routing 0.680ns, distribution 0.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.178     3.032    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     3.072 r  pixel_combine/video_data_o_reg[19]/Q
                         net (fo=1, routed)           0.528     3.600    video_data_o_OBUF[19]
    AE11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.294     4.893 r  video_data_o_OBUF[19]_inst/O
                         net (fo=0)                   0.000     4.893    video_data_o[19]
    AE11                                                              r  video_data_o[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.321ns (70.836%)  route 0.544ns (29.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.178ns (routing 0.680ns, distribution 0.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.178     3.032    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     3.071 r  pixel_combine/video_data_o_reg[17]/Q
                         net (fo=1, routed)           0.544     3.615    video_data_o_OBUF[17]
    AC11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.282     4.897 r  video_data_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.897    video_data_o[17]
    AC11                                                              r  video_data_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.313ns (69.884%)  route 0.566ns (30.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.176ns (routing 0.680ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.176     3.030    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     3.069 r  pixel_combine/video_data_o_reg[13]/Q
                         net (fo=1, routed)           0.566     3.635    video_data_o_OBUF[13]
    AB11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.274     4.909 r  video_data_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.909    video_data_o[13]
    AB11                                                              r  video_data_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  link_n_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.891ns  (logic 0.000ns (0.000%)  route 0.891ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 fall edge)
                                                      5.000     5.000 f  
    AA20                                              0.000     5.000 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     5.486 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     5.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.536 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     5.870    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.022 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.891     6.913    mipi/link/d3phy/gen_upp.ISERDESE3_inst_0
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    f  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.863ns  (logic 0.000ns (0.000%)  route 0.863ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 fall edge)
                                                      5.000     5.000 f  
    AA20                                              0.000     5.000 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     5.486 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     5.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.536 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     5.870    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.022 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.863     6.885    mipi/link/d0phy/reset_lat_reg_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    f  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.861ns  (logic 0.000ns (0.000%)  route 0.861ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 fall edge)
                                                      5.000     5.000 f  
    AA20                                              0.000     5.000 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     5.486 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     5.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.536 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     5.870    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.022 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.861     6.883    mipi/link/d2phy/gen_upp.IDELAYE3_inst_0
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    f  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.846ns  (logic 0.000ns (0.000%)  route 0.846ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 fall edge)
                                                      5.000     5.000 f  
    AA20                                              0.000     5.000 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.386     5.486 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     5.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.536 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     5.870    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.022 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.846     6.868    mipi/link/d1phy/gen_upp.ISERDESE3_inst_0
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    f  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.000ns (0.000%)  route 0.391ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.391     0.935    mipi/link/d1phy/gen_upp.ISERDESE3_inst_0
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.000ns (0.000%)  route 0.399ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.399     0.943    mipi/link/d2phy/gen_upp.IDELAYE3_inst_0
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.000ns (0.000%)  route 0.402ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.402     0.946    mipi/link/d0phy/reset_lat_reg_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.000ns (0.000%)  route 0.417ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.417     0.961    mipi/link/d3phy/gen_upp.ISERDESE3_inst_0
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  link_n_1_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.891ns  (logic 0.000ns (0.000%)  route 0.891ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 fall edge)
                                                      5.000     5.000 f  
    AA19                                              0.000     5.000 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     5.486 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     5.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.536 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     5.870    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.022 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.891     6.913    mipi/link/d3phy/gen_upp.ISERDESE3_inst_0
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    f  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.863ns  (logic 0.000ns (0.000%)  route 0.863ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 fall edge)
                                                      5.000     5.000 f  
    AA19                                              0.000     5.000 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     5.486 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     5.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.536 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     5.870    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.022 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.863     6.885    mipi/link/d0phy/reset_lat_reg_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    f  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.861ns  (logic 0.000ns (0.000%)  route 0.861ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 fall edge)
                                                      5.000     5.000 f  
    AA19                                              0.000     5.000 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     5.486 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     5.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.536 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     5.870    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.022 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.861     6.883    mipi/link/d2phy/gen_upp.IDELAYE3_inst_0
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    f  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.846ns  (logic 0.000ns (0.000%)  route 0.846ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 fall edge)
                                                      5.000     5.000 f  
    AA19                                              0.000     5.000 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     5.486 f  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     5.536    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.536 f  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     5.870    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.022 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.846     6.868    mipi/link/d1phy/gen_upp.ISERDESE3_inst_0
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    f  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.000ns (0.000%)  route 0.391ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.391     0.935    mipi/link/d1phy/gen_upp.ISERDESE3_inst_0
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.000ns (0.000%)  route 0.399ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.399     0.943    mipi/link/d2phy/gen_upp.IDELAYE3_inst_0
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.000ns (0.000%)  route 0.402ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.402     0.946    mipi/link/d0phy/reset_lat_reg_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.000ns (0.000%)  route 0.417ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.265 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.305    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.305 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.455    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.544 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.417     0.961    mipi/link/d3phy/gen_upp.ISERDESE3_inst_0
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_148_5m_clk_wiz_0

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/video_den_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.885ns  (logic 0.682ns (17.545%)  route 3.203ns (82.455%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.640ns (routing 0.922ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.982     2.497    mipi/vout/reset_i_IBUF
    SLICE_X4Y89          LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     2.664 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          1.221     3.885    mipi/vout/DCIRESET_inst
    SLICE_X4Y79          FDRE                                         r  mipi/vout/video_den_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.640     4.891    mipi/vout/clk_148_5m
    SLICE_X4Y79          FDRE                                         r  mipi/vout/video_den_reg/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/video_hsync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.885ns  (logic 0.682ns (17.545%)  route 3.203ns (82.455%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.640ns (routing 0.922ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.982     2.497    mipi/vout/reset_i_IBUF
    SLICE_X4Y89          LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     2.664 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          1.221     3.885    mipi/vout/DCIRESET_inst
    SLICE_X4Y79          FDRE                                         r  mipi/vout/video_hsync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.640     4.891    mipi/vout/clk_148_5m
    SLICE_X4Y79          FDRE                                         r  mipi/vout/video_hsync_reg/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/video_vsync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.875ns  (logic 0.682ns (17.590%)  route 3.193ns (82.410%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.638ns (routing 0.922ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.982     2.497    mipi/vout/reset_i_IBUF
    SLICE_X4Y89          LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     2.664 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          1.211     3.875    mipi/vout/DCIRESET_inst
    SLICE_X5Y78          FDRE                                         r  mipi/vout/video_vsync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.638     4.889    mipi/vout/clk_148_5m
    SLICE_X5Y78          FDRE                                         r  mipi/vout/video_vsync_reg/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/video_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.873ns  (logic 0.682ns (17.599%)  route 3.191ns (82.401%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.644ns (routing 0.922ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.982     2.497    mipi/vout/reset_i_IBUF
    SLICE_X4Y89          LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     2.664 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          1.209     3.873    mipi/vout/DCIRESET_inst
    SLICE_X4Y80          FDRE                                         r  mipi/vout/video_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.644     4.894    mipi/vout/clk_148_5m
    SLICE_X4Y80          FDRE                                         r  mipi/vout/video_data_reg[0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/video_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.873ns  (logic 0.682ns (17.599%)  route 3.191ns (82.401%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.645ns (routing 0.922ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.982     2.497    mipi/vout/reset_i_IBUF
    SLICE_X4Y89          LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     2.664 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          1.209     3.873    mipi/vout/DCIRESET_inst
    SLICE_X5Y80          FDRE                                         r  mipi/vout/video_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.645     4.896    mipi/vout/clk_148_5m
    SLICE_X5Y80          FDRE                                         r  mipi/vout/video_data_reg[12]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/video_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.873ns  (logic 0.682ns (17.599%)  route 3.191ns (82.401%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.644ns (routing 0.922ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.982     2.497    mipi/vout/reset_i_IBUF
    SLICE_X4Y89          LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     2.664 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          1.209     3.873    mipi/vout/DCIRESET_inst
    SLICE_X4Y80          FDRE                                         r  mipi/vout/video_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.644     4.894    mipi/vout/clk_148_5m
    SLICE_X4Y80          FDRE                                         r  mipi/vout/video_data_reg[1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/video_odd_line_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.873ns  (logic 0.682ns (17.599%)  route 3.191ns (82.401%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.645ns (routing 0.922ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.982     2.497    mipi/vout/reset_i_IBUF
    SLICE_X4Y89          LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     2.664 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          1.209     3.873    mipi/vout/DCIRESET_inst
    SLICE_X5Y80          FDRE                                         r  mipi/vout/video_odd_line_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.645     4.896    mipi/vout/clk_148_5m
    SLICE_X5Y80          FDRE                                         r  mipi/vout/video_odd_line_reg/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/video_prev_line_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.873ns  (logic 0.682ns (17.599%)  route 3.191ns (82.401%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.644ns (routing 0.922ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.982     2.497    mipi/vout/reset_i_IBUF
    SLICE_X4Y89          LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     2.664 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          1.209     3.873    mipi/vout/DCIRESET_inst
    SLICE_X4Y80          FDRE                                         r  mipi/vout/video_prev_line_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.644     4.894    mipi/vout/clk_148_5m
    SLICE_X4Y80          FDRE                                         r  mipi/vout/video_prev_line_data_reg[0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/video_prev_line_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.873ns  (logic 0.682ns (17.599%)  route 3.191ns (82.401%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.645ns (routing 0.922ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.982     2.497    mipi/vout/reset_i_IBUF
    SLICE_X4Y89          LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     2.664 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          1.209     3.873    mipi/vout/DCIRESET_inst
    SLICE_X5Y80          FDRE                                         r  mipi/vout/video_prev_line_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.645     4.896    mipi/vout/clk_148_5m
    SLICE_X5Y80          FDRE                                         r  mipi/vout/video_prev_line_data_reg[12]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/video_prev_line_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.873ns  (logic 0.682ns (17.599%)  route 3.191ns (82.401%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.644ns (routing 0.922ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.982     2.497    mipi/vout/reset_i_IBUF
    SLICE_X4Y89          LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     2.664 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          1.209     3.873    mipi/vout/DCIRESET_inst
    SLICE_X4Y80          FDRE                                         r  mipi/vout/video_prev_line_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.644     4.894    mipi/vout/clk_148_5m
    SLICE_X4Y80          FDRE                                         r  mipi/vout/video_prev_line_data_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/video_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.034ns (3.235%)  route 1.017ns (96.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.186ns (routing 0.625ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.846     0.846    mipi/vout/locked
    SLICE_X4Y89          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.034     0.880 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          0.171     1.051    mipi/vout/DCIRESET_inst
    SLICE_X3Y83          FDRE                                         r  mipi/vout/video_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.186     2.812    mipi/vout/clk_148_5m
    SLICE_X3Y83          FDRE                                         r  mipi/vout/video_data_reg[11]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/video_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.034ns (3.235%)  route 1.017ns (96.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.186ns (routing 0.625ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.846     0.846    mipi/vout/locked
    SLICE_X4Y89          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.034     0.880 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          0.171     1.051    mipi/vout/DCIRESET_inst
    SLICE_X3Y83          FDRE                                         r  mipi/vout/video_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.186     2.812    mipi/vout/clk_148_5m
    SLICE_X3Y83          FDRE                                         r  mipi/vout/video_data_reg[15]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/video_prev_line_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.034ns (3.235%)  route 1.017ns (96.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.186ns (routing 0.625ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.846     0.846    mipi/vout/locked
    SLICE_X4Y89          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.034     0.880 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          0.171     1.051    mipi/vout/DCIRESET_inst
    SLICE_X3Y83          FDRE                                         r  mipi/vout/video_prev_line_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.186     2.812    mipi/vout/clk_148_5m
    SLICE_X3Y83          FDRE                                         r  mipi/vout/video_prev_line_data_reg[11]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/video_prev_line_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.034ns (3.235%)  route 1.017ns (96.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.186ns (routing 0.625ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.846     0.846    mipi/vout/locked
    SLICE_X4Y89          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.034     0.880 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          0.171     1.051    mipi/vout/DCIRESET_inst
    SLICE_X3Y83          FDRE                                         r  mipi/vout/video_prev_line_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.186     2.812    mipi/vout/clk_148_5m
    SLICE_X3Y83          FDRE                                         r  mipi/vout/video_prev_line_data_reg[15]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/video_data_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.034ns (3.165%)  route 1.040ns (96.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.183ns (routing 0.625ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.846     0.846    mipi/vout/locked
    SLICE_X4Y89          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.034     0.880 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          0.194     1.074    mipi/vout/DCIRESET_inst
    SLICE_X3Y82          FDRE                                         r  mipi/vout/video_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.183     2.809    mipi/vout/clk_148_5m
    SLICE_X3Y82          FDRE                                         r  mipi/vout/video_data_reg[16]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/video_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.034ns (3.165%)  route 1.040ns (96.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.183ns (routing 0.625ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.846     0.846    mipi/vout/locked
    SLICE_X4Y89          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.034     0.880 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          0.194     1.074    mipi/vout/DCIRESET_inst
    SLICE_X3Y82          FDRE                                         r  mipi/vout/video_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.183     2.809    mipi/vout/clk_148_5m
    SLICE_X3Y82          FDRE                                         r  mipi/vout/video_data_reg[18]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/video_prev_line_data_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.034ns (3.165%)  route 1.040ns (96.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.183ns (routing 0.625ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.846     0.846    mipi/vout/locked
    SLICE_X4Y89          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.034     0.880 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          0.194     1.074    mipi/vout/DCIRESET_inst
    SLICE_X3Y82          FDRE                                         r  mipi/vout/video_prev_line_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.183     2.809    mipi/vout/clk_148_5m
    SLICE_X3Y82          FDRE                                         r  mipi/vout/video_prev_line_data_reg[16]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/video_prev_line_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.034ns (3.165%)  route 1.040ns (96.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.183ns (routing 0.625ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.846     0.846    mipi/vout/locked
    SLICE_X4Y89          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.034     0.880 r  mipi/vout/video_hsync_i_1/O
                         net (fo=45, routed)          0.194     1.074    mipi/vout/DCIRESET_inst
    SLICE_X3Y82          FDRE                                         r  mipi/vout/video_prev_line_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.183     2.809    mipi/vout/clk_148_5m
    SLICE_X3Y82          FDRE                                         r  mipi/vout/video_prev_line_data_reg[18]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/output_timing/h_pos_reg[10]/CLR
                            (removal check against rising-edge clock clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.114ns  (logic 0.150ns (13.433%)  route 0.964ns (86.567%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.168ns (routing 0.625ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         0.964     1.114    mipi/vout/output_timing/AR[0]
    SLICE_X2Y79          FDCE                                         f  mipi/vout/output_timing/h_pos_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.168     2.794    mipi/vout/output_timing/clk_148_5m
    SLICE_X2Y79          FDCE                                         r  mipi/vout/output_timing/h_pos_reg[10]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/output_timing/h_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.114ns  (logic 0.150ns (13.433%)  route 0.964ns (86.567%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.164ns (routing 0.625ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         0.964     1.114    mipi/vout/output_timing/AR[0]
    SLICE_X2Y79          FDCE                                         f  mipi/vout/output_timing/h_pos_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.164     2.790    mipi/vout/output_timing/clk_148_5m
    SLICE_X2Y79          FDCE                                         r  mipi/vout/output_timing/h_pos_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_27m_clk_wiz_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.881ns  (logic 0.515ns (13.259%)  route 3.366ns (86.741%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.931ns (routing 1.211ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         3.366     3.881    hdmi/reset_power_on_i2c/AR[0]
    SLICE_X41Y10         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.931     5.184    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X41Y10         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.881ns  (logic 0.515ns (13.259%)  route 3.366ns (86.741%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.931ns (routing 1.211ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         3.366     3.881    hdmi/reset_power_on_i2c/AR[0]
    SLICE_X40Y10         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.931     5.184    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X40Y10         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.881ns  (logic 0.515ns (13.259%)  route 3.366ns (86.741%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.931ns (routing 1.211ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         3.366     3.881    hdmi/reset_power_on_i2c/AR[0]
    SLICE_X40Y10         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.931     5.184    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X40Y10         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.881ns  (logic 0.515ns (13.259%)  route 3.366ns (86.741%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.931ns (routing 1.211ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         3.366     3.881    hdmi/reset_power_on_i2c/AR[0]
    SLICE_X40Y10         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.931     5.184    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X40Y10         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.881ns  (logic 0.515ns (13.259%)  route 3.366ns (86.741%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.931ns (routing 1.211ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         3.366     3.881    hdmi/reset_power_on_i2c/AR[0]
    SLICE_X40Y10         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.931     5.184    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X40Y10         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.880ns  (logic 0.515ns (13.262%)  route 3.365ns (86.738%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.933ns (routing 1.211ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         3.365     3.880    hdmi/reset_power_on_i2c/AR[0]
    SLICE_X40Y10         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.933     5.186    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X40Y10         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[5]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.880ns  (logic 0.515ns (13.262%)  route 3.365ns (86.738%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.933ns (routing 1.211ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         3.365     3.880    hdmi/reset_power_on_i2c/AR[0]
    SLICE_X40Y10         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.933     5.186    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X40Y10         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[6]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.880ns  (logic 0.515ns (13.262%)  route 3.365ns (86.738%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.933ns (routing 1.211ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         3.365     3.880    hdmi/reset_power_on_i2c/AR[0]
    SLICE_X40Y10         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.933     5.186    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X40Y10         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[7]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.880ns  (logic 0.515ns (13.262%)  route 3.365ns (86.738%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.933ns (routing 1.211ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         3.365     3.880    hdmi/reset_power_on_i2c/AR[0]
    SLICE_X40Y10         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.933     5.186    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X40Y10         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[8]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.870ns  (logic 0.515ns (13.297%)  route 3.355ns (86.703%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.930ns (routing 1.211ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         3.355     3.870    hdmi/reset_power_on_i2c/AR[0]
    SLICE_X40Y11         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.930     5.183    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X40Y11         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_i2c_scl_io
                            (input port)
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.824ns (74.851%)  route 0.277ns (25.149%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.359ns (routing 0.821ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF15                                              0.000     0.000 r  hdmi_i2c_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_i2c_scl_io_IOBUF_inst/IO
    AF15                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.824     0.824 r  hdmi_i2c_scl_io_IOBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.824    hdmi_i2c_scl_io_IOBUF_inst/OUT
    AF15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.824 r  hdmi_i2c_scl_io_IOBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     1.101    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_i2c_scl_io_IBUF
    SLICE_X42Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.359     2.987    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C

Slack:                    inf
  Source:                 hdmi_i2c_sda_io
                            (input port)
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.822ns (73.927%)  route 0.290ns (26.073%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.359ns (routing 0.821ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE16                                              0.000     0.000 r  hdmi_i2c_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_i2c_sda_io_IOBUF_inst/IO
    AE16                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.822     0.822 r  hdmi_i2c_sda_io_IOBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.822    hdmi_i2c_sda_io_IOBUF_inst/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.822 r  hdmi_i2c_sda_io_IOBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     1.112    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_i2c_sda_io_IBUF
    SLICE_X42Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.359     2.987    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[17]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.813ns  (logic 0.150ns (8.251%)  route 1.663ns (91.749%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.356ns (routing 0.821ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.663     1.813    hdmi/reset_power_on_i2c/AR[0]
    SLICE_X40Y12         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.356     2.984    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X40Y12         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[17]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[18]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.813ns  (logic 0.150ns (8.251%)  route 1.663ns (91.749%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.356ns (routing 0.821ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.663     1.813    hdmi/reset_power_on_i2c/AR[0]
    SLICE_X40Y12         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.356     2.984    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X40Y12         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[18]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[19]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.813ns  (logic 0.150ns (8.251%)  route 1.663ns (91.749%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.356ns (routing 0.821ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.663     1.813    hdmi/reset_power_on_i2c/AR[0]
    SLICE_X40Y12         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.356     2.984    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X40Y12         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[19]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[20]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.813ns  (logic 0.150ns (8.251%)  route 1.663ns (91.749%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.356ns (routing 0.821ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.663     1.813    hdmi/reset_power_on_i2c/AR[0]
    SLICE_X40Y12         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.356     2.984    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X40Y12         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[20]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[21]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.813ns  (logic 0.150ns (8.251%)  route 1.663ns (91.749%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.360ns (routing 0.821ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.663     1.813    hdmi/reset_power_on_i2c/AR[0]
    SLICE_X40Y12         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.360     2.988    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X40Y12         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[21]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[22]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.813ns  (logic 0.150ns (8.251%)  route 1.663ns (91.749%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.360ns (routing 0.821ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.663     1.813    hdmi/reset_power_on_i2c/AR[0]
    SLICE_X40Y12         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.360     2.988    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X40Y12         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[22]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.814ns  (logic 0.150ns (8.246%)  route 1.664ns (91.754%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.356ns (routing 0.821ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.664     1.814    hdmi/reset_power_on_i2c/AR[0]
    SLICE_X40Y11         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.356     2.984    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X40Y11         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[10]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.814ns  (logic 0.150ns (8.246%)  route 1.664ns (91.754%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.356ns (routing 0.821ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.664     1.814    hdmi/reset_power_on_i2c/AR[0]
    SLICE_X40Y11         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.356     2.984    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X40Y11         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_297m_clk_wiz_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[10]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.844ns  (logic 0.515ns (18.089%)  route 2.330ns (81.911%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.899ns (routing 1.122ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         2.330     2.844    pixel_combine/reset_i_IBUF
    SLICE_X9Y79          FDCE                                         f  pixel_combine/video_data_o_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.232    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.256 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.899     5.155    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[10]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[11]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.844ns  (logic 0.515ns (18.089%)  route 2.330ns (81.911%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.899ns (routing 1.122ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         2.330     2.844    pixel_combine/reset_i_IBUF
    SLICE_X9Y79          FDCE                                         f  pixel_combine/video_data_o_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.232    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.256 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.899     5.155    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[11]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[16]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.844ns  (logic 0.515ns (18.089%)  route 2.330ns (81.911%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.899ns (routing 1.122ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         2.330     2.844    pixel_combine/reset_i_IBUF
    SLICE_X9Y79          FDCE                                         f  pixel_combine/video_data_o_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.232    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.256 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.899     5.155    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[16]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[17]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.844ns  (logic 0.515ns (18.089%)  route 2.330ns (81.911%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.899ns (routing 1.122ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         2.330     2.844    pixel_combine/reset_i_IBUF
    SLICE_X9Y79          FDCE                                         f  pixel_combine/video_data_o_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.232    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.256 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.899     5.155    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[17]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[18]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.844ns  (logic 0.515ns (18.089%)  route 2.330ns (81.911%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.899ns (routing 1.122ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         2.330     2.844    pixel_combine/reset_i_IBUF
    SLICE_X9Y79          FDCE                                         f  pixel_combine/video_data_o_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.232    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.256 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.899     5.155    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[18]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[19]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.844ns  (logic 0.515ns (18.089%)  route 2.330ns (81.911%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.899ns (routing 1.122ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         2.330     2.844    pixel_combine/reset_i_IBUF
    SLICE_X9Y79          FDCE                                         f  pixel_combine/video_data_o_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.232    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.256 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.899     5.155    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[19]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[22]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.844ns  (logic 0.515ns (18.089%)  route 2.330ns (81.911%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.899ns (routing 1.122ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         2.330     2.844    pixel_combine/reset_i_IBUF
    SLICE_X9Y79          FDCE                                         f  pixel_combine/video_data_o_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.232    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.256 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.899     5.155    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[22]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[23]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.844ns  (logic 0.515ns (18.089%)  route 2.330ns (81.911%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.899ns (routing 1.122ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         2.330     2.844    pixel_combine/reset_i_IBUF
    SLICE_X9Y79          FDCE                                         f  pixel_combine/video_data_o_reg[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.232    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.256 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.899     5.155    pixel_combine/clk_297m
    SLICE_X9Y79          FDCE                                         r  pixel_combine/video_data_o_reg[23]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[20]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.843ns  (logic 0.515ns (18.096%)  route 2.329ns (81.904%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.898ns (routing 1.122ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         2.329     2.843    pixel_combine/reset_i_IBUF
    SLICE_X9Y80          FDCE                                         f  pixel_combine/video_data_o_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.232    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.256 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.898     5.154    pixel_combine/clk_297m
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_data_o_reg[20]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[21]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.843ns  (logic 0.515ns (18.096%)  route 2.329ns (81.904%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.898ns (routing 1.122ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         2.329     2.843    pixel_combine/reset_i_IBUF
    SLICE_X9Y80          FDCE                                         f  pixel_combine/video_data_o_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.232    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.256 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.898     5.154    pixel_combine/clk_297m
    SLICE_X9Y80          FDCE                                         r  pixel_combine/video_data_o_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[0]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.150ns (11.909%)  route 1.106ns (88.091%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.331ns (routing 0.762ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.106     1.256    pixel_combine/reset_i_IBUF
    SLICE_X9Y88          FDCE                                         f  pixel_combine/video_data_o_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.331     2.961    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[1]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.150ns (11.909%)  route 1.106ns (88.091%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.331ns (routing 0.762ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.106     1.256    pixel_combine/reset_i_IBUF
    SLICE_X9Y88          FDCE                                         f  pixel_combine/video_data_o_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.331     2.961    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[2]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.150ns (11.909%)  route 1.106ns (88.091%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.331ns (routing 0.762ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.106     1.256    pixel_combine/reset_i_IBUF
    SLICE_X9Y88          FDCE                                         f  pixel_combine/video_data_o_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.331     2.961    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[2]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[3]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.150ns (11.909%)  route 1.106ns (88.091%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.331ns (routing 0.762ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.106     1.256    pixel_combine/reset_i_IBUF
    SLICE_X9Y88          FDCE                                         f  pixel_combine/video_data_o_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.331     2.961    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[3]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[4]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.150ns (11.909%)  route 1.106ns (88.091%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.331ns (routing 0.762ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.106     1.256    pixel_combine/reset_i_IBUF
    SLICE_X9Y88          FDCE                                         f  pixel_combine/video_data_o_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.331     2.961    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[4]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[5]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.150ns (11.909%)  route 1.106ns (88.091%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.331ns (routing 0.762ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.106     1.256    pixel_combine/reset_i_IBUF
    SLICE_X9Y88          FDCE                                         f  pixel_combine/video_data_o_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.331     2.961    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[5]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[6]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.150ns (11.909%)  route 1.106ns (88.091%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.331ns (routing 0.762ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.106     1.256    pixel_combine/reset_i_IBUF
    SLICE_X9Y88          FDCE                                         f  pixel_combine/video_data_o_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.331     2.961    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[6]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[7]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.150ns (11.909%)  route 1.106ns (88.091%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.331ns (routing 0.762ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.106     1.256    pixel_combine/reset_i_IBUF
    SLICE_X9Y88          FDCE                                         f  pixel_combine/video_data_o_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.331     2.961    pixel_combine/clk_297m
    SLICE_X9Y88          FDCE                                         r  pixel_combine/video_data_o_reg[7]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/vid_src_sel_x_reg/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.260ns  (logic 0.150ns (11.871%)  route 1.110ns (88.129%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.335ns (routing 0.762ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.110     1.260    pixel_combine/reset_i_IBUF
    SLICE_X9Y83          FDCE                                         f  pixel_combine/vid_src_sel_x_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.335     2.965    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[12]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.260ns  (logic 0.150ns (11.871%)  route 1.110ns (88.129%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.335ns (routing 0.762ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.110     1.260    pixel_combine/reset_i_IBUF
    SLICE_X9Y83          FDCE                                         f  pixel_combine/video_data_o_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.335     2.965    pixel_combine/clk_297m
    SLICE_X9Y83          FDCE                                         r  pixel_combine/video_data_o_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  csi

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
                            (rising edge-triggered cell BUFGCE_DIV clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.798ns  (logic 0.098ns (3.502%)  route 2.700ns (96.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.105     2.105    mipi/link/clkphy/dci_locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     2.203 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.596     2.798    mipi/link/clkphy/DCIRESET_inst
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/bit_clk_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.749ns  (logic 0.098ns (3.564%)  route 2.651ns (96.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.105     2.105    mipi/link/clkphy/dci_locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     2.203 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.547     2.749    mipi/link/clkphy/DCIRESET_inst
    BUFGCE_X0Y40         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/I

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR
                            (recovery check against rising-edge clock csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.689ns  (logic 0.515ns (19.138%)  route 2.174ns (80.862%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         2.174     2.689    mipi/link/clkphy/AR[0]
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/bit_clk_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.050ns (4.535%)  route 1.053ns (95.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.817     0.817    mipi/link/clkphy/locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.867 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.236     1.103    mipi/link/clkphy/DCIRESET_inst
    BUFGCE_X0Y40         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.618    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/I

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR
                            (removal check against rising-edge clock csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.150ns (13.112%)  route 0.991ns (86.888%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         0.991     1.141    mipi/link/clkphy/AR[0]
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
                            (rising edge-triggered cell BUFGCE_DIV clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.149ns  (logic 0.050ns (4.353%)  route 1.099ns (95.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.817     0.817    mipi/link/clkphy/locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.867 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.282     1.149    mipi/link/clkphy/DCIRESET_inst
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  csi2

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
                            (rising edge-triggered cell BUFGCE_DIV clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.798ns  (logic 0.098ns (3.502%)  route 2.700ns (96.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.105     2.105    mipi/link/clkphy/dci_locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     2.203 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.596     2.798    mipi/link/clkphy/DCIRESET_inst
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/bit_clk_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.749ns  (logic 0.098ns (3.564%)  route 2.651ns (96.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.105     2.105    mipi/link/clkphy/dci_locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     2.203 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.547     2.749    mipi/link/clkphy/DCIRESET_inst
    BUFGCE_X0Y40         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/I

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR
                            (recovery check against rising-edge clock csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.689ns  (logic 0.515ns (19.138%)  route 2.174ns (80.862%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         2.174     2.689    mipi/link/clkphy/AR[0]
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/bit_clk_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.050ns (4.535%)  route 1.053ns (95.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.817     0.817    mipi/link/clkphy/locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.867 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.236     1.103    mipi/link/clkphy/DCIRESET_inst
    BUFGCE_X0Y40         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.618    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/I

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR
                            (removal check against rising-edge clock csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.150ns (13.112%)  route 0.991ns (86.888%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         0.991     1.141    mipi/link/clkphy/AR[0]
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
                            (rising edge-triggered cell BUFGCE_DIV clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.149ns  (logic 0.050ns (4.353%)  route 1.099ns (95.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.817     0.817    mipi/link/clkphy/locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.867 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.282     1.149    mipi/link/clkphy/DCIRESET_inst
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  link_n_1

Max Delay           496 Endpoints
Min Delay           496 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/bytes_int_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.736ns  (logic 0.248ns (6.638%)  route 3.488ns (93.362%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.690ns (routing 0.009ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.021     2.021    mipi/depacket/dci_locked
    SLICE_X7Y87          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     2.170 r  mipi/depacket/bytes_int[23]_i_1/O
                         net (fo=33, routed)          0.917     3.087    mipi/depacket/count_value_reg[1]_0
    SLICE_X6Y90          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.186 r  mipi/depacket/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.550     3.736    mipi/unpack10/bytes_int_reg[24]_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.690     1.543    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[26]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/bytes_int_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.736ns  (logic 0.248ns (6.638%)  route 3.488ns (93.362%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.690ns (routing 0.009ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.021     2.021    mipi/depacket/dci_locked
    SLICE_X7Y87          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     2.170 r  mipi/depacket/bytes_int[23]_i_1/O
                         net (fo=33, routed)          0.917     3.087    mipi/depacket/count_value_reg[1]_0
    SLICE_X6Y90          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.186 r  mipi/depacket/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.550     3.736    mipi/unpack10/bytes_int_reg[24]_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.690     1.543    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[28]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/bytes_int_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.736ns  (logic 0.248ns (6.638%)  route 3.488ns (93.362%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.690ns (routing 0.009ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.021     2.021    mipi/depacket/dci_locked
    SLICE_X7Y87          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     2.170 r  mipi/depacket/bytes_int[23]_i_1/O
                         net (fo=33, routed)          0.917     3.087    mipi/depacket/count_value_reg[1]_0
    SLICE_X6Y90          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.186 r  mipi/depacket/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.550     3.736    mipi/unpack10/bytes_int_reg[24]_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.690     1.543    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[29]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/bytes_int_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.736ns  (logic 0.248ns (6.638%)  route 3.488ns (93.362%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.690ns (routing 0.009ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.021     2.021    mipi/depacket/dci_locked
    SLICE_X7Y87          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     2.170 r  mipi/depacket/bytes_int[23]_i_1/O
                         net (fo=33, routed)          0.917     3.087    mipi/depacket/count_value_reg[1]_0
    SLICE_X6Y90          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.186 r  mipi/depacket/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.550     3.736    mipi/unpack10/bytes_int_reg[24]_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.690     1.543    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[30]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/depacket/packet_len_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.728ns  (logic 0.195ns (5.230%)  route 3.533ns (94.770%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.675ns (routing 0.009ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.105     2.105    mipi/link/clkphy/dci_locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     2.203 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.791     2.993    mipi/depacket/FSM_sequential_state_reg[0]_3
    SLICE_X6Y93          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     3.090 r  mipi/depacket/packet_len_q[15]_i_1/O
                         net (fo=16, routed)          0.638     3.728    mipi/depacket/packet_len_q[15]_i_1_n_0
    SLICE_X7Y91          FDRE                                         r  mipi/depacket/packet_len_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.675     1.528    mipi/depacket/in_line_d_reg_0
    SLICE_X7Y91          FDRE                                         r  mipi/depacket/packet_len_q_reg[3]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/depacket/packet_len_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.726ns  (logic 0.195ns (5.233%)  route 3.531ns (94.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.675ns (routing 0.009ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.105     2.105    mipi/link/clkphy/dci_locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     2.203 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.791     2.993    mipi/depacket/FSM_sequential_state_reg[0]_3
    SLICE_X6Y93          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     3.090 r  mipi/depacket/packet_len_q[15]_i_1/O
                         net (fo=16, routed)          0.636     3.726    mipi/depacket/packet_len_q[15]_i_1_n_0
    SLICE_X7Y91          FDRE                                         r  mipi/depacket/packet_len_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.675     1.528    mipi/depacket/in_line_d_reg_0
    SLICE_X7Y91          FDRE                                         r  mipi/depacket/packet_len_q_reg[2]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/depacket/packet_len_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.726ns  (logic 0.195ns (5.233%)  route 3.531ns (94.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.675ns (routing 0.009ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.105     2.105    mipi/link/clkphy/dci_locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     2.203 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.791     2.993    mipi/depacket/FSM_sequential_state_reg[0]_3
    SLICE_X6Y93          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     3.090 r  mipi/depacket/packet_len_q[15]_i_1/O
                         net (fo=16, routed)          0.636     3.726    mipi/depacket/packet_len_q[15]_i_1_n_0
    SLICE_X7Y91          FDRE                                         r  mipi/depacket/packet_len_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.675     1.528    mipi/depacket/in_line_d_reg_0
    SLICE_X7Y91          FDRE                                         r  mipi/depacket/packet_len_q_reg[6]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/bytes_int_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.701ns  (logic 0.248ns (6.701%)  route 3.453ns (93.299%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.685ns (routing 0.009ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.021     2.021    mipi/depacket/dci_locked
    SLICE_X7Y87          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     2.170 r  mipi/depacket/bytes_int[23]_i_1/O
                         net (fo=33, routed)          0.917     3.087    mipi/depacket/count_value_reg[1]_0
    SLICE_X6Y90          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.186 r  mipi/depacket/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.515     3.701    mipi/unpack10/bytes_int_reg[24]_0
    SLICE_X6Y90          FDRE                                         r  mipi/unpack10/bytes_int_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.685     1.538    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y90          FDRE                                         r  mipi/unpack10/bytes_int_reg[24]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/bytes_int_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.701ns  (logic 0.248ns (6.701%)  route 3.453ns (93.299%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.685ns (routing 0.009ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.021     2.021    mipi/depacket/dci_locked
    SLICE_X7Y87          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     2.170 r  mipi/depacket/bytes_int[23]_i_1/O
                         net (fo=33, routed)          0.917     3.087    mipi/depacket/count_value_reg[1]_0
    SLICE_X6Y90          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.186 r  mipi/depacket/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.515     3.701    mipi/unpack10/bytes_int_reg[24]_0
    SLICE_X6Y90          FDRE                                         r  mipi/unpack10/bytes_int_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.685     1.538    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y90          FDRE                                         r  mipi/unpack10/bytes_int_reg[25]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/bytes_int_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.701ns  (logic 0.248ns (6.701%)  route 3.453ns (93.299%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.685ns (routing 0.009ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.021     2.021    mipi/depacket/dci_locked
    SLICE_X7Y87          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     2.170 r  mipi/depacket/bytes_int[23]_i_1/O
                         net (fo=33, routed)          0.917     3.087    mipi/depacket/count_value_reg[1]_0
    SLICE_X6Y90          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.186 r  mipi/depacket/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.515     3.701    mipi/unpack10/bytes_int_reg[24]_0
    SLICE_X6Y90          FDRE                                         r  mipi/unpack10/bytes_int_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.685     1.538    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y90          FDRE                                         r  mipi/unpack10/bytes_int_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/depacket/in_frame_d_reg/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.064ns (6.891%)  route 0.865ns (93.109%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.494ns (routing 0.007ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.817     0.817    mipi/link/clkphy/locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.867 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.032     0.899    mipi/link/wordalign/in_frame_d_reg_1
    SLICE_X3Y89          LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.913 r  mipi/link/wordalign/in_frame_d_i_1/O
                         net (fo=1, routed)           0.016     0.929    mipi/depacket/in_frame_d_reg_1
    SLICE_X3Y89          FDRE                                         r  mipi/depacket/in_frame_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.494     1.212    mipi/depacket/in_line_d_reg_0
    SLICE_X3Y89          FDRE                                         r  mipi/depacket/in_frame_d_reg/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/depacket/in_line_d_reg/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.064ns (6.876%)  route 0.867ns (93.124%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.494ns (routing 0.007ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.817     0.817    mipi/link/clkphy/locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.867 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.033     0.900    mipi/depacket/FSM_sequential_state_reg[0]_3
    SLICE_X3Y89          LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.914 r  mipi/depacket/in_line_d_i_1/O
                         net (fo=1, routed)           0.017     0.931    mipi/depacket/in_line_d_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  mipi/depacket/in_line_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.494     1.212    mipi/depacket/in_line_d_reg_0
    SLICE_X3Y89          FDRE                                         r  mipi/depacket/in_line_d_reg/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/csi_x_pos_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.015ns (1.490%)  route 0.992ns (98.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.496ns (routing 0.007ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.805     0.805    mipi/unpack10/locked
    SLICE_X3Y87          LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.820 r  mipi/unpack10/csi_x_pos[11]_i_2/O
                         net (fo=10, routed)          0.187     1.007    mipi/vout/csi_x_pos_reg[11]_0[0]
    SLICE_X3Y87          FDRE                                         r  mipi/vout/csi_x_pos_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.496     1.214    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y87          FDRE                                         r  mipi/vout/csi_x_pos_reg[10]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/csi_x_pos_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.015ns (1.490%)  route 0.992ns (98.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.496ns (routing 0.007ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.805     0.805    mipi/unpack10/locked
    SLICE_X3Y87          LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.820 r  mipi/unpack10/csi_x_pos[11]_i_2/O
                         net (fo=10, routed)          0.187     1.007    mipi/vout/csi_x_pos_reg[11]_0[0]
    SLICE_X3Y87          FDRE                                         r  mipi/vout/csi_x_pos_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.496     1.214    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y87          FDRE                                         r  mipi/vout/csi_x_pos_reg[11]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/csi_x_pos_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.015ns (1.490%)  route 0.992ns (98.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.496ns (routing 0.007ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.805     0.805    mipi/unpack10/locked
    SLICE_X3Y87          LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.820 r  mipi/unpack10/csi_x_pos[11]_i_2/O
                         net (fo=10, routed)          0.187     1.007    mipi/vout/csi_x_pos_reg[11]_0[0]
    SLICE_X3Y87          FDRE                                         r  mipi/vout/csi_x_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.496     1.214    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y87          FDRE                                         r  mipi/vout/csi_x_pos_reg[9]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/csi_in_frame_last_reg/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.050ns (4.929%)  route 0.965ns (95.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.498ns (routing 0.007ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.817     0.817    mipi/link/clkphy/locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.867 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.148     1.015    mipi/vout/csi_in_frame_last_reg_0
    SLICE_X3Y89          FDRE                                         r  mipi/vout/csi_in_frame_last_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.498     1.216    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y89          FDRE                                         r  mipi/vout/csi_in_frame_last_reg/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/csi_in_line_last_reg/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.050ns (4.929%)  route 0.965ns (95.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.498ns (routing 0.007ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.817     0.817    mipi/link/clkphy/locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.867 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.148     1.015    mipi/vout/csi_in_frame_last_reg_0
    SLICE_X3Y89          FDRE                                         r  mipi/vout/csi_in_line_last_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.498     1.216    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y89          FDRE                                         r  mipi/vout/csi_in_line_last_reg/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/dout_valid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.085ns (8.274%)  route 0.942ns (91.726%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.817     0.817    mipi/link/clkphy/locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.867 f  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.102     0.968    mipi/depacket/FSM_sequential_state_reg[0]_3
    SLICE_X5Y89          LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035     1.003 r  mipi/depacket/dout_valid_int_i_1/O
                         net (fo=1, routed)           0.024     1.027    mipi/unpack10/dout_valid_int_reg_0
    SLICE_X5Y89          FDRE                                         r  mipi/unpack10/dout_valid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.229    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y89          FDRE                                         r  mipi/unpack10/dout_valid_int_reg/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/csi_x_pos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.015ns (1.422%)  route 1.040ns (98.578%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.501ns (routing 0.007ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.805     0.805    mipi/unpack10/locked
    SLICE_X3Y87          LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.820 r  mipi/unpack10/csi_x_pos[11]_i_2/O
                         net (fo=10, routed)          0.235     1.055    mipi/vout/csi_x_pos_reg[11]_0[0]
    SLICE_X3Y86          FDRE                                         r  mipi/vout/csi_x_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.501     1.219    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y86          FDRE                                         r  mipi/vout/csi_x_pos_reg[2]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/csi_x_pos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.015ns (1.422%)  route 1.040ns (98.578%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.501ns (routing 0.007ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.805     0.805    mipi/unpack10/locked
    SLICE_X3Y87          LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.820 r  mipi/unpack10/csi_x_pos[11]_i_2/O
                         net (fo=10, routed)          0.235     1.055    mipi/vout/csi_x_pos_reg[11]_0[0]
    SLICE_X3Y86          FDRE                                         r  mipi/vout/csi_x_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/IB
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.501     1.219    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y86          FDRE                                         r  mipi/vout/csi_x_pos_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  link_n_1_1

Max Delay           496 Endpoints
Min Delay           496 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/bytes_int_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.736ns  (logic 0.248ns (6.638%)  route 3.488ns (93.362%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.690ns (routing 0.009ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.021     2.021    mipi/depacket/dci_locked
    SLICE_X7Y87          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     2.170 r  mipi/depacket/bytes_int[23]_i_1/O
                         net (fo=33, routed)          0.917     3.087    mipi/depacket/count_value_reg[1]_0
    SLICE_X6Y90          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.186 r  mipi/depacket/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.550     3.736    mipi/unpack10/bytes_int_reg[24]_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.690     1.543    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[26]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/bytes_int_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.736ns  (logic 0.248ns (6.638%)  route 3.488ns (93.362%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.690ns (routing 0.009ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.021     2.021    mipi/depacket/dci_locked
    SLICE_X7Y87          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     2.170 r  mipi/depacket/bytes_int[23]_i_1/O
                         net (fo=33, routed)          0.917     3.087    mipi/depacket/count_value_reg[1]_0
    SLICE_X6Y90          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.186 r  mipi/depacket/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.550     3.736    mipi/unpack10/bytes_int_reg[24]_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.690     1.543    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[28]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/bytes_int_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.736ns  (logic 0.248ns (6.638%)  route 3.488ns (93.362%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.690ns (routing 0.009ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.021     2.021    mipi/depacket/dci_locked
    SLICE_X7Y87          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     2.170 r  mipi/depacket/bytes_int[23]_i_1/O
                         net (fo=33, routed)          0.917     3.087    mipi/depacket/count_value_reg[1]_0
    SLICE_X6Y90          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.186 r  mipi/depacket/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.550     3.736    mipi/unpack10/bytes_int_reg[24]_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.690     1.543    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[29]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/bytes_int_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.736ns  (logic 0.248ns (6.638%)  route 3.488ns (93.362%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.690ns (routing 0.009ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.021     2.021    mipi/depacket/dci_locked
    SLICE_X7Y87          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     2.170 r  mipi/depacket/bytes_int[23]_i_1/O
                         net (fo=33, routed)          0.917     3.087    mipi/depacket/count_value_reg[1]_0
    SLICE_X6Y90          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.186 r  mipi/depacket/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.550     3.736    mipi/unpack10/bytes_int_reg[24]_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.690     1.543    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y88          FDRE                                         r  mipi/unpack10/bytes_int_reg[30]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/depacket/packet_len_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.728ns  (logic 0.195ns (5.230%)  route 3.533ns (94.770%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.675ns (routing 0.009ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.105     2.105    mipi/link/clkphy/dci_locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     2.203 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.791     2.993    mipi/depacket/FSM_sequential_state_reg[0]_3
    SLICE_X6Y93          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     3.090 r  mipi/depacket/packet_len_q[15]_i_1/O
                         net (fo=16, routed)          0.638     3.728    mipi/depacket/packet_len_q[15]_i_1_n_0
    SLICE_X7Y91          FDRE                                         r  mipi/depacket/packet_len_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.675     1.528    mipi/depacket/in_line_d_reg_0
    SLICE_X7Y91          FDRE                                         r  mipi/depacket/packet_len_q_reg[3]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/depacket/packet_len_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.726ns  (logic 0.195ns (5.233%)  route 3.531ns (94.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.675ns (routing 0.009ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.105     2.105    mipi/link/clkphy/dci_locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     2.203 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.791     2.993    mipi/depacket/FSM_sequential_state_reg[0]_3
    SLICE_X6Y93          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     3.090 r  mipi/depacket/packet_len_q[15]_i_1/O
                         net (fo=16, routed)          0.636     3.726    mipi/depacket/packet_len_q[15]_i_1_n_0
    SLICE_X7Y91          FDRE                                         r  mipi/depacket/packet_len_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.675     1.528    mipi/depacket/in_line_d_reg_0
    SLICE_X7Y91          FDRE                                         r  mipi/depacket/packet_len_q_reg[2]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/depacket/packet_len_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.726ns  (logic 0.195ns (5.233%)  route 3.531ns (94.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.675ns (routing 0.009ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.105     2.105    mipi/link/clkphy/dci_locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     2.203 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.791     2.993    mipi/depacket/FSM_sequential_state_reg[0]_3
    SLICE_X6Y93          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     3.090 r  mipi/depacket/packet_len_q[15]_i_1/O
                         net (fo=16, routed)          0.636     3.726    mipi/depacket/packet_len_q[15]_i_1_n_0
    SLICE_X7Y91          FDRE                                         r  mipi/depacket/packet_len_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.675     1.528    mipi/depacket/in_line_d_reg_0
    SLICE_X7Y91          FDRE                                         r  mipi/depacket/packet_len_q_reg[6]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/bytes_int_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.701ns  (logic 0.248ns (6.701%)  route 3.453ns (93.299%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.685ns (routing 0.009ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.021     2.021    mipi/depacket/dci_locked
    SLICE_X7Y87          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     2.170 r  mipi/depacket/bytes_int[23]_i_1/O
                         net (fo=33, routed)          0.917     3.087    mipi/depacket/count_value_reg[1]_0
    SLICE_X6Y90          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.186 r  mipi/depacket/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.515     3.701    mipi/unpack10/bytes_int_reg[24]_0
    SLICE_X6Y90          FDRE                                         r  mipi/unpack10/bytes_int_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.685     1.538    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y90          FDRE                                         r  mipi/unpack10/bytes_int_reg[24]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/bytes_int_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.701ns  (logic 0.248ns (6.701%)  route 3.453ns (93.299%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.685ns (routing 0.009ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.021     2.021    mipi/depacket/dci_locked
    SLICE_X7Y87          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     2.170 r  mipi/depacket/bytes_int[23]_i_1/O
                         net (fo=33, routed)          0.917     3.087    mipi/depacket/count_value_reg[1]_0
    SLICE_X6Y90          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.186 r  mipi/depacket/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.515     3.701    mipi/unpack10/bytes_int_reg[24]_0
    SLICE_X6Y90          FDRE                                         r  mipi/unpack10/bytes_int_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.685     1.538    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y90          FDRE                                         r  mipi/unpack10/bytes_int_reg[25]/C

Slack:                    inf
  Source:                 mipi/DCIRESET_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/bytes_int_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.701ns  (logic 0.248ns (6.701%)  route 3.453ns (93.299%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.685ns (routing 0.009ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     DCIRESET                     0.000     0.000 r  mipi/DCIRESET_inst/LOCKED
                         net (fo=12, routed)          2.021     2.021    mipi/depacket/dci_locked
    SLICE_X7Y87          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     2.170 r  mipi/depacket/bytes_int[23]_i_1/O
                         net (fo=33, routed)          0.917     3.087    mipi/depacket/count_value_reg[1]_0
    SLICE_X6Y90          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.186 r  mipi/depacket/bytes_int[31]_i_1/O
                         net (fo=8, routed)           0.515     3.701    mipi/unpack10/bytes_int_reg[24]_0
    SLICE_X6Y90          FDRE                                         r  mipi/unpack10/bytes_int_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.384 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.424    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.721    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     0.853 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.685     1.538    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y90          FDRE                                         r  mipi/unpack10/bytes_int_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/depacket/in_frame_d_reg/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.064ns (6.891%)  route 0.865ns (93.109%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.494ns (routing 0.007ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.817     0.817    mipi/link/clkphy/locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.867 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.032     0.899    mipi/link/wordalign/in_frame_d_reg_1
    SLICE_X3Y89          LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.913 r  mipi/link/wordalign/in_frame_d_i_1/O
                         net (fo=1, routed)           0.016     0.929    mipi/depacket/in_frame_d_reg_1
    SLICE_X3Y89          FDRE                                         r  mipi/depacket/in_frame_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.494     1.212    mipi/depacket/in_line_d_reg_0
    SLICE_X3Y89          FDRE                                         r  mipi/depacket/in_frame_d_reg/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/depacket/in_line_d_reg/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.064ns (6.876%)  route 0.867ns (93.124%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.494ns (routing 0.007ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.817     0.817    mipi/link/clkphy/locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.867 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.033     0.900    mipi/depacket/FSM_sequential_state_reg[0]_3
    SLICE_X3Y89          LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.914 r  mipi/depacket/in_line_d_i_1/O
                         net (fo=1, routed)           0.017     0.931    mipi/depacket/in_line_d_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  mipi/depacket/in_line_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.494     1.212    mipi/depacket/in_line_d_reg_0
    SLICE_X3Y89          FDRE                                         r  mipi/depacket/in_line_d_reg/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/csi_x_pos_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.015ns (1.490%)  route 0.992ns (98.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.496ns (routing 0.007ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.805     0.805    mipi/unpack10/locked
    SLICE_X3Y87          LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.820 r  mipi/unpack10/csi_x_pos[11]_i_2/O
                         net (fo=10, routed)          0.187     1.007    mipi/vout/csi_x_pos_reg[11]_0[0]
    SLICE_X3Y87          FDRE                                         r  mipi/vout/csi_x_pos_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.496     1.214    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y87          FDRE                                         r  mipi/vout/csi_x_pos_reg[10]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/csi_x_pos_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.015ns (1.490%)  route 0.992ns (98.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.496ns (routing 0.007ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.805     0.805    mipi/unpack10/locked
    SLICE_X3Y87          LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.820 r  mipi/unpack10/csi_x_pos[11]_i_2/O
                         net (fo=10, routed)          0.187     1.007    mipi/vout/csi_x_pos_reg[11]_0[0]
    SLICE_X3Y87          FDRE                                         r  mipi/vout/csi_x_pos_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.496     1.214    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y87          FDRE                                         r  mipi/vout/csi_x_pos_reg[11]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/csi_x_pos_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.015ns (1.490%)  route 0.992ns (98.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.496ns (routing 0.007ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.805     0.805    mipi/unpack10/locked
    SLICE_X3Y87          LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.820 r  mipi/unpack10/csi_x_pos[11]_i_2/O
                         net (fo=10, routed)          0.187     1.007    mipi/vout/csi_x_pos_reg[11]_0[0]
    SLICE_X3Y87          FDRE                                         r  mipi/vout/csi_x_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.496     1.214    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y87          FDRE                                         r  mipi/vout/csi_x_pos_reg[9]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/csi_in_frame_last_reg/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.050ns (4.929%)  route 0.965ns (95.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.498ns (routing 0.007ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.817     0.817    mipi/link/clkphy/locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.867 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.148     1.015    mipi/vout/csi_in_frame_last_reg_0
    SLICE_X3Y89          FDRE                                         r  mipi/vout/csi_in_frame_last_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.498     1.216    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y89          FDRE                                         r  mipi/vout/csi_in_frame_last_reg/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/csi_in_line_last_reg/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.050ns (4.929%)  route 0.965ns (95.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.498ns (routing 0.007ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.817     0.817    mipi/link/clkphy/locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.867 r  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.148     1.015    mipi/vout/csi_in_frame_last_reg_0
    SLICE_X3Y89          FDRE                                         r  mipi/vout/csi_in_line_last_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.498     1.216    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y89          FDRE                                         r  mipi/vout/csi_in_line_last_reg/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/dout_valid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.085ns (8.274%)  route 0.942ns (91.726%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.817     0.817    mipi/link/clkphy/locked
    SLICE_X3Y89          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.867 f  mipi/link/clkphy/rdy_o_OBUF_inst_i_1/O
                         net (fo=21, routed)          0.102     0.968    mipi/depacket/FSM_sequential_state_reg[0]_3
    SLICE_X5Y89          LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035     1.003 r  mipi/depacket/dout_valid_int_i_1/O
                         net (fo=1, routed)           0.024     1.027    mipi/unpack10/dout_valid_int_reg_0
    SLICE_X5Y89          FDRE                                         r  mipi/unpack10/dout_valid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.229    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y89          FDRE                                         r  mipi/unpack10/dout_valid_int_reg/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/csi_x_pos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.015ns (1.422%)  route 1.040ns (98.578%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.501ns (routing 0.007ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.805     0.805    mipi/unpack10/locked
    SLICE_X3Y87          LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.820 r  mipi/unpack10/csi_x_pos[11]_i_2/O
                         net (fo=10, routed)          0.235     1.055    mipi/vout/csi_x_pos_reg[11]_0[0]
    SLICE_X3Y86          FDRE                                         r  mipi/vout/csi_x_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.501     1.219    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y86          FDRE                                         r  mipi/vout/csi_x_pos_reg[2]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/vout/csi_x_pos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.015ns (1.422%)  route 1.040ns (98.578%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.501ns (routing 0.007ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=13, routed)          0.805     0.805    mipi/unpack10/locked
    SLICE_X3Y87          LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.820 r  mipi/unpack10/csi_x_pos[11]_i_2/O
                         net (fo=10, routed)          0.235     1.055    mipi/vout/csi_x_pos_reg[11]_0[0]
    SLICE_X3Y86          FDRE                                         r  mipi/vout/csi_x_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_1_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi/link/clkphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi/link/clkphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi/link/clkphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.718 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.501     1.219    mipi/vout/linebuf_reg_bram_0
    SLICE_X3Y86          FDRE                                         r  mipi/vout/csi_x_pos_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_p

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/RST
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.704ns  (logic 0.566ns (15.267%)  route 3.139ns (84.733%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.540ns (routing 0.643ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.972     2.486    pixel_combine/reset_i_IBUF
    SLICE_X18Y93         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.537 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=4, routed)           1.167     3.704    mipi/link/gen_idctl.idctrl/lopt
    BITSLICE_CONTROL_X0Y12
                         IDELAYCTRL                                   f  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.540     2.497    mipi/link/gen_idctl.idctrl/CLK
    BITSLICE_CONTROL_X0Y12
                         IDELAYCTRL                                   r  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/RST
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.562ns  (logic 0.566ns (15.876%)  route 2.997ns (84.124%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.550ns (routing 0.643ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.972     2.486    pixel_combine/reset_i_IBUF
    SLICE_X18Y93         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.537 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=4, routed)           1.025     3.562    mipi/link/gen_idctl.idctrl/lopt
    BITSLICE_CONTROL_X0Y13
                         IDELAYCTRL                                   f  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.550     2.507    mipi/link/gen_idctl.idctrl/CLK
    BITSLICE_CONTROL_X0Y13
                         IDELAYCTRL                                   r  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/gen_idctl.idctrl/delayctrl/RST
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.504ns  (logic 0.566ns (16.141%)  route 2.938ns (83.859%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 0.643ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         1.972     2.486    pixel_combine/reset_i_IBUF
    SLICE_X18Y93         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.537 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=4, routed)           0.966     3.504    mipi/link/gen_idctl.idctrl/lopt
    BITSLICE_CONTROL_X0Y11
                         IDELAYCTRL                                   f  mipi/link/gen_idctl.idctrl/delayctrl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.545     2.502    mipi/link/gen_idctl.idctrl/CLK
    BITSLICE_CONTROL_X0Y11
                         IDELAYCTRL                                   r  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/gen_idctl.idctrl/delayctrl/RST
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.173ns (11.295%)  route 1.355ns (88.705%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.142ns (routing 0.439ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         0.913     1.063    pixel_combine/reset_i_IBUF
    SLICE_X18Y93         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.086 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=4, routed)           0.442     1.528    mipi/link/gen_idctl.idctrl/lopt
    BITSLICE_CONTROL_X0Y11
                         IDELAYCTRL                                   f  mipi/link/gen_idctl.idctrl/delayctrl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.142     1.901    mipi/link/gen_idctl.idctrl/CLK
    BITSLICE_CONTROL_X0Y11
                         IDELAYCTRL                                   r  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/RST
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 0.173ns (11.081%)  route 1.385ns (88.919%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.144ns (routing 0.439ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         0.913     1.063    pixel_combine/reset_i_IBUF
    SLICE_X18Y93         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.086 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=4, routed)           0.471     1.557    mipi/link/gen_idctl.idctrl/lopt
    BITSLICE_CONTROL_X0Y13
                         IDELAYCTRL                                   f  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.144     1.903    mipi/link/gen_idctl.idctrl/CLK
    BITSLICE_CONTROL_X0Y13
                         IDELAYCTRL                                   r  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/RST
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.173ns (10.592%)  route 1.457ns (89.408%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.139ns (routing 0.439ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=132, routed)         0.913     1.063    pixel_combine/reset_i_IBUF
    SLICE_X18Y93         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.086 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=4, routed)           0.543     1.629    mipi/link/gen_idctl.idctrl/lopt
    BITSLICE_CONTROL_X0Y12
                         IDELAYCTRL                                   f  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.139     1.898    mipi/link/gen_idctl.idctrl/CLK
    BITSLICE_CONTROL_X0Y12
                         IDELAYCTRL                                   r  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK





