
2_channel_ADC_Sampling_rate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000045bc  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08004678  08004678  00014678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004744  08004744  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004744  08004744  00014744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800474c  0800474c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800474c  0800474c  0001474c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004750  08004750  00014750  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004754  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000188  20000070  080047c4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001f8  080047c4  000201f8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013c81  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002398  00000000  00000000  00033d19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fc8  00000000  00000000  000360b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ef0  00000000  00000000  00037080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a0ae  00000000  00000000  00037f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000126f9  00000000  00000000  0005201e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ab359  00000000  00000000  00064717  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010fa70  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d60  00000000  00000000  0010fac4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000070 	.word	0x20000070
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004660 	.word	0x08004660

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000074 	.word	0x20000074
 8000100:	08004660 	.word	0x08004660

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	; 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	; 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	1c08      	adds	r0, r1, #0
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	; (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	; (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f806 	bl	8000444 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			; (mov r8, r8)

08000444 <__udivmoddi4>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	4657      	mov	r7, sl
 8000448:	464e      	mov	r6, r9
 800044a:	4645      	mov	r5, r8
 800044c:	46de      	mov	lr, fp
 800044e:	b5e0      	push	{r5, r6, r7, lr}
 8000450:	0004      	movs	r4, r0
 8000452:	000d      	movs	r5, r1
 8000454:	4692      	mov	sl, r2
 8000456:	4699      	mov	r9, r3
 8000458:	b083      	sub	sp, #12
 800045a:	428b      	cmp	r3, r1
 800045c:	d830      	bhi.n	80004c0 <__udivmoddi4+0x7c>
 800045e:	d02d      	beq.n	80004bc <__udivmoddi4+0x78>
 8000460:	4649      	mov	r1, r9
 8000462:	4650      	mov	r0, sl
 8000464:	f000 f8ba 	bl	80005dc <__clzdi2>
 8000468:	0029      	movs	r1, r5
 800046a:	0006      	movs	r6, r0
 800046c:	0020      	movs	r0, r4
 800046e:	f000 f8b5 	bl	80005dc <__clzdi2>
 8000472:	1a33      	subs	r3, r6, r0
 8000474:	4698      	mov	r8, r3
 8000476:	3b20      	subs	r3, #32
 8000478:	469b      	mov	fp, r3
 800047a:	d433      	bmi.n	80004e4 <__udivmoddi4+0xa0>
 800047c:	465a      	mov	r2, fp
 800047e:	4653      	mov	r3, sl
 8000480:	4093      	lsls	r3, r2
 8000482:	4642      	mov	r2, r8
 8000484:	001f      	movs	r7, r3
 8000486:	4653      	mov	r3, sl
 8000488:	4093      	lsls	r3, r2
 800048a:	001e      	movs	r6, r3
 800048c:	42af      	cmp	r7, r5
 800048e:	d83a      	bhi.n	8000506 <__udivmoddi4+0xc2>
 8000490:	42af      	cmp	r7, r5
 8000492:	d100      	bne.n	8000496 <__udivmoddi4+0x52>
 8000494:	e078      	b.n	8000588 <__udivmoddi4+0x144>
 8000496:	465b      	mov	r3, fp
 8000498:	1ba4      	subs	r4, r4, r6
 800049a:	41bd      	sbcs	r5, r7
 800049c:	2b00      	cmp	r3, #0
 800049e:	da00      	bge.n	80004a2 <__udivmoddi4+0x5e>
 80004a0:	e075      	b.n	800058e <__udivmoddi4+0x14a>
 80004a2:	2200      	movs	r2, #0
 80004a4:	2300      	movs	r3, #0
 80004a6:	9200      	str	r2, [sp, #0]
 80004a8:	9301      	str	r3, [sp, #4]
 80004aa:	2301      	movs	r3, #1
 80004ac:	465a      	mov	r2, fp
 80004ae:	4093      	lsls	r3, r2
 80004b0:	9301      	str	r3, [sp, #4]
 80004b2:	2301      	movs	r3, #1
 80004b4:	4642      	mov	r2, r8
 80004b6:	4093      	lsls	r3, r2
 80004b8:	9300      	str	r3, [sp, #0]
 80004ba:	e028      	b.n	800050e <__udivmoddi4+0xca>
 80004bc:	4282      	cmp	r2, r0
 80004be:	d9cf      	bls.n	8000460 <__udivmoddi4+0x1c>
 80004c0:	2200      	movs	r2, #0
 80004c2:	2300      	movs	r3, #0
 80004c4:	9200      	str	r2, [sp, #0]
 80004c6:	9301      	str	r3, [sp, #4]
 80004c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <__udivmoddi4+0x8e>
 80004ce:	601c      	str	r4, [r3, #0]
 80004d0:	605d      	str	r5, [r3, #4]
 80004d2:	9800      	ldr	r0, [sp, #0]
 80004d4:	9901      	ldr	r1, [sp, #4]
 80004d6:	b003      	add	sp, #12
 80004d8:	bcf0      	pop	{r4, r5, r6, r7}
 80004da:	46bb      	mov	fp, r7
 80004dc:	46b2      	mov	sl, r6
 80004de:	46a9      	mov	r9, r5
 80004e0:	46a0      	mov	r8, r4
 80004e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e4:	4642      	mov	r2, r8
 80004e6:	2320      	movs	r3, #32
 80004e8:	1a9b      	subs	r3, r3, r2
 80004ea:	4652      	mov	r2, sl
 80004ec:	40da      	lsrs	r2, r3
 80004ee:	4641      	mov	r1, r8
 80004f0:	0013      	movs	r3, r2
 80004f2:	464a      	mov	r2, r9
 80004f4:	408a      	lsls	r2, r1
 80004f6:	0017      	movs	r7, r2
 80004f8:	4642      	mov	r2, r8
 80004fa:	431f      	orrs	r7, r3
 80004fc:	4653      	mov	r3, sl
 80004fe:	4093      	lsls	r3, r2
 8000500:	001e      	movs	r6, r3
 8000502:	42af      	cmp	r7, r5
 8000504:	d9c4      	bls.n	8000490 <__udivmoddi4+0x4c>
 8000506:	2200      	movs	r2, #0
 8000508:	2300      	movs	r3, #0
 800050a:	9200      	str	r2, [sp, #0]
 800050c:	9301      	str	r3, [sp, #4]
 800050e:	4643      	mov	r3, r8
 8000510:	2b00      	cmp	r3, #0
 8000512:	d0d9      	beq.n	80004c8 <__udivmoddi4+0x84>
 8000514:	07fb      	lsls	r3, r7, #31
 8000516:	0872      	lsrs	r2, r6, #1
 8000518:	431a      	orrs	r2, r3
 800051a:	4646      	mov	r6, r8
 800051c:	087b      	lsrs	r3, r7, #1
 800051e:	e00e      	b.n	800053e <__udivmoddi4+0xfa>
 8000520:	42ab      	cmp	r3, r5
 8000522:	d101      	bne.n	8000528 <__udivmoddi4+0xe4>
 8000524:	42a2      	cmp	r2, r4
 8000526:	d80c      	bhi.n	8000542 <__udivmoddi4+0xfe>
 8000528:	1aa4      	subs	r4, r4, r2
 800052a:	419d      	sbcs	r5, r3
 800052c:	2001      	movs	r0, #1
 800052e:	1924      	adds	r4, r4, r4
 8000530:	416d      	adcs	r5, r5
 8000532:	2100      	movs	r1, #0
 8000534:	3e01      	subs	r6, #1
 8000536:	1824      	adds	r4, r4, r0
 8000538:	414d      	adcs	r5, r1
 800053a:	2e00      	cmp	r6, #0
 800053c:	d006      	beq.n	800054c <__udivmoddi4+0x108>
 800053e:	42ab      	cmp	r3, r5
 8000540:	d9ee      	bls.n	8000520 <__udivmoddi4+0xdc>
 8000542:	3e01      	subs	r6, #1
 8000544:	1924      	adds	r4, r4, r4
 8000546:	416d      	adcs	r5, r5
 8000548:	2e00      	cmp	r6, #0
 800054a:	d1f8      	bne.n	800053e <__udivmoddi4+0xfa>
 800054c:	9800      	ldr	r0, [sp, #0]
 800054e:	9901      	ldr	r1, [sp, #4]
 8000550:	465b      	mov	r3, fp
 8000552:	1900      	adds	r0, r0, r4
 8000554:	4169      	adcs	r1, r5
 8000556:	2b00      	cmp	r3, #0
 8000558:	db24      	blt.n	80005a4 <__udivmoddi4+0x160>
 800055a:	002b      	movs	r3, r5
 800055c:	465a      	mov	r2, fp
 800055e:	4644      	mov	r4, r8
 8000560:	40d3      	lsrs	r3, r2
 8000562:	002a      	movs	r2, r5
 8000564:	40e2      	lsrs	r2, r4
 8000566:	001c      	movs	r4, r3
 8000568:	465b      	mov	r3, fp
 800056a:	0015      	movs	r5, r2
 800056c:	2b00      	cmp	r3, #0
 800056e:	db2a      	blt.n	80005c6 <__udivmoddi4+0x182>
 8000570:	0026      	movs	r6, r4
 8000572:	409e      	lsls	r6, r3
 8000574:	0033      	movs	r3, r6
 8000576:	0026      	movs	r6, r4
 8000578:	4647      	mov	r7, r8
 800057a:	40be      	lsls	r6, r7
 800057c:	0032      	movs	r2, r6
 800057e:	1a80      	subs	r0, r0, r2
 8000580:	4199      	sbcs	r1, r3
 8000582:	9000      	str	r0, [sp, #0]
 8000584:	9101      	str	r1, [sp, #4]
 8000586:	e79f      	b.n	80004c8 <__udivmoddi4+0x84>
 8000588:	42a3      	cmp	r3, r4
 800058a:	d8bc      	bhi.n	8000506 <__udivmoddi4+0xc2>
 800058c:	e783      	b.n	8000496 <__udivmoddi4+0x52>
 800058e:	4642      	mov	r2, r8
 8000590:	2320      	movs	r3, #32
 8000592:	2100      	movs	r1, #0
 8000594:	1a9b      	subs	r3, r3, r2
 8000596:	2200      	movs	r2, #0
 8000598:	9100      	str	r1, [sp, #0]
 800059a:	9201      	str	r2, [sp, #4]
 800059c:	2201      	movs	r2, #1
 800059e:	40da      	lsrs	r2, r3
 80005a0:	9201      	str	r2, [sp, #4]
 80005a2:	e786      	b.n	80004b2 <__udivmoddi4+0x6e>
 80005a4:	4642      	mov	r2, r8
 80005a6:	2320      	movs	r3, #32
 80005a8:	1a9b      	subs	r3, r3, r2
 80005aa:	002a      	movs	r2, r5
 80005ac:	4646      	mov	r6, r8
 80005ae:	409a      	lsls	r2, r3
 80005b0:	0023      	movs	r3, r4
 80005b2:	40f3      	lsrs	r3, r6
 80005b4:	4644      	mov	r4, r8
 80005b6:	4313      	orrs	r3, r2
 80005b8:	002a      	movs	r2, r5
 80005ba:	40e2      	lsrs	r2, r4
 80005bc:	001c      	movs	r4, r3
 80005be:	465b      	mov	r3, fp
 80005c0:	0015      	movs	r5, r2
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	dad4      	bge.n	8000570 <__udivmoddi4+0x12c>
 80005c6:	4642      	mov	r2, r8
 80005c8:	002f      	movs	r7, r5
 80005ca:	2320      	movs	r3, #32
 80005cc:	0026      	movs	r6, r4
 80005ce:	4097      	lsls	r7, r2
 80005d0:	1a9b      	subs	r3, r3, r2
 80005d2:	40de      	lsrs	r6, r3
 80005d4:	003b      	movs	r3, r7
 80005d6:	4333      	orrs	r3, r6
 80005d8:	e7cd      	b.n	8000576 <__udivmoddi4+0x132>
 80005da:	46c0      	nop			; (mov r8, r8)

080005dc <__clzdi2>:
 80005dc:	b510      	push	{r4, lr}
 80005de:	2900      	cmp	r1, #0
 80005e0:	d103      	bne.n	80005ea <__clzdi2+0xe>
 80005e2:	f000 f807 	bl	80005f4 <__clzsi2>
 80005e6:	3020      	adds	r0, #32
 80005e8:	e002      	b.n	80005f0 <__clzdi2+0x14>
 80005ea:	1c08      	adds	r0, r1, #0
 80005ec:	f000 f802 	bl	80005f4 <__clzsi2>
 80005f0:	bd10      	pop	{r4, pc}
 80005f2:	46c0      	nop			; (mov r8, r8)

080005f4 <__clzsi2>:
 80005f4:	211c      	movs	r1, #28
 80005f6:	2301      	movs	r3, #1
 80005f8:	041b      	lsls	r3, r3, #16
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0xe>
 80005fe:	0c00      	lsrs	r0, r0, #16
 8000600:	3910      	subs	r1, #16
 8000602:	0a1b      	lsrs	r3, r3, #8
 8000604:	4298      	cmp	r0, r3
 8000606:	d301      	bcc.n	800060c <__clzsi2+0x18>
 8000608:	0a00      	lsrs	r0, r0, #8
 800060a:	3908      	subs	r1, #8
 800060c:	091b      	lsrs	r3, r3, #4
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0x22>
 8000612:	0900      	lsrs	r0, r0, #4
 8000614:	3904      	subs	r1, #4
 8000616:	a202      	add	r2, pc, #8	; (adr r2, 8000620 <__clzsi2+0x2c>)
 8000618:	5c10      	ldrb	r0, [r2, r0]
 800061a:	1840      	adds	r0, r0, r1
 800061c:	4770      	bx	lr
 800061e:	46c0      	nop			; (mov r8, r8)
 8000620:	02020304 	.word	0x02020304
 8000624:	01010101 	.word	0x01010101
	...

08000630 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b088      	sub	sp, #32
 8000634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	uint16_t channel_0_raw, channel_1_raw;
	char msg[20];
	uint16_t time1=0;
 8000636:	231a      	movs	r3, #26
 8000638:	18fb      	adds	r3, r7, r3
 800063a:	2200      	movs	r2, #0
 800063c:	801a      	strh	r2, [r3, #0]
	uint16_t time2=0;
 800063e:	2318      	movs	r3, #24
 8000640:	18fb      	adds	r3, r7, r3
 8000642:	2200      	movs	r2, #0
 8000644:	801a      	strh	r2, [r3, #0]
	uint16_t final_time=0;
 8000646:	231e      	movs	r3, #30
 8000648:	18fb      	adds	r3, r7, r3
 800064a:	2200      	movs	r2, #0
 800064c:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800064e:	f000 fb93 	bl	8000d78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000652:	f000 f87b 	bl	800074c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000656:	f000 f9e7 	bl	8000a28 <MX_GPIO_Init>
  MX_ADC1_Init();
 800065a:	f000 f8db 	bl	8000814 <MX_ADC1_Init>
  MX_TIM6_Init();
 800065e:	f000 f957 	bl	8000910 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 8000662:	f000 f993 	bl	800098c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim6);
 8000666:	4b34      	ldr	r3, [pc, #208]	; (8000738 <main+0x108>)
 8000668:	0018      	movs	r0, r3
 800066a:	f002 fba1 	bl	8002db0 <HAL_TIM_Base_Start>
  uint16_t count=0;
 800066e:	231c      	movs	r3, #28
 8000670:	18fb      	adds	r3, r7, r3
 8000672:	2200      	movs	r2, #0
 8000674:	801a      	strh	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  time1 = __HAL_TIM_GET_COUNTER(&htim6); // start counting for 1 sec
 8000676:	4b30      	ldr	r3, [pc, #192]	; (8000738 <main+0x108>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800067c:	231a      	movs	r3, #26
 800067e:	18fb      	adds	r3, r7, r3
 8000680:	801a      	strh	r2, [r3, #0]

	  final_time=0;
 8000682:	231e      	movs	r3, #30
 8000684:	18fb      	adds	r3, r7, r3
 8000686:	2200      	movs	r2, #0
 8000688:	801a      	strh	r2, [r3, #0]
	  count=0;
 800068a:	231c      	movs	r3, #28
 800068c:	18fb      	adds	r3, r7, r3
 800068e:	2200      	movs	r2, #0
 8000690:	801a      	strh	r2, [r3, #0]

	  while(final_time < 1000){
 8000692:	e03a      	b.n	800070a <main+0xda>

		  //Get the ADC value from channel_0
		  sConfig.Channel = ADC_CHANNEL_0;
 8000694:	4b29      	ldr	r3, [pc, #164]	; (800073c <main+0x10c>)
 8000696:	2201      	movs	r2, #1
 8000698:	601a      	str	r2, [r3, #0]
		  sConfig.Rank = ADC_REGULAR_RANK_1;
 800069a:	4b28      	ldr	r3, [pc, #160]	; (800073c <main+0x10c>)
 800069c:	2200      	movs	r2, #0
 800069e:	605a      	str	r2, [r3, #4]
		  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80006a0:	4b26      	ldr	r3, [pc, #152]	; (800073c <main+0x10c>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	609a      	str	r2, [r3, #8]
		  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006a6:	4a25      	ldr	r2, [pc, #148]	; (800073c <main+0x10c>)
 80006a8:	4b25      	ldr	r3, [pc, #148]	; (8000740 <main+0x110>)
 80006aa:	0011      	movs	r1, r2
 80006ac:	0018      	movs	r0, r3
 80006ae:	f000 ffcb 	bl	8001648 <HAL_ADC_ConfigChannel>
 80006b2:	1e03      	subs	r3, r0, #0
 80006b4:	d001      	beq.n	80006ba <main+0x8a>
		  {
			  Error_Handler();
 80006b6:	f000 fa07 	bl	8000ac8 <Error_Handler>
		  }

		  HAL_ADC_Start(&hadc1);
 80006ba:	4b21      	ldr	r3, [pc, #132]	; (8000740 <main+0x110>)
 80006bc:	0018      	movs	r0, r3
 80006be:	f000 fed5 	bl	800146c <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80006c2:	2301      	movs	r3, #1
 80006c4:	425a      	negs	r2, r3
 80006c6:	4b1e      	ldr	r3, [pc, #120]	; (8000740 <main+0x110>)
 80006c8:	0011      	movs	r1, r2
 80006ca:	0018      	movs	r0, r3
 80006cc:	f000 ff1c 	bl	8001508 <HAL_ADC_PollForConversion>
		  channel_0_raw = HAL_ADC_GetValue(&hadc1);
 80006d0:	4b1b      	ldr	r3, [pc, #108]	; (8000740 <main+0x110>)
 80006d2:	0018      	movs	r0, r3
 80006d4:	f000 ffac 	bl	8001630 <HAL_ADC_GetValue>
 80006d8:	0002      	movs	r2, r0
 80006da:	2316      	movs	r3, #22
 80006dc:	18fb      	adds	r3, r7, r3
 80006de:	801a      	strh	r2, [r3, #0]
//		  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
//		  channel_1_raw = HAL_ADC_GetValue(&hadc1);

		  //////////////////////////////////////////////

		  count++;
 80006e0:	211c      	movs	r1, #28
 80006e2:	187b      	adds	r3, r7, r1
 80006e4:	881a      	ldrh	r2, [r3, #0]
 80006e6:	187b      	adds	r3, r7, r1
 80006e8:	3201      	adds	r2, #1
 80006ea:	801a      	strh	r2, [r3, #0]

		  time2 =__HAL_TIM_GET_COUNTER(&htim6);
 80006ec:	4b12      	ldr	r3, [pc, #72]	; (8000738 <main+0x108>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80006f2:	2118      	movs	r1, #24
 80006f4:	187b      	adds	r3, r7, r1
 80006f6:	801a      	strh	r2, [r3, #0]

		  final_time = time2 - time1;
 80006f8:	231e      	movs	r3, #30
 80006fa:	18fb      	adds	r3, r7, r3
 80006fc:	1879      	adds	r1, r7, r1
 80006fe:	221a      	movs	r2, #26
 8000700:	18ba      	adds	r2, r7, r2
 8000702:	8809      	ldrh	r1, [r1, #0]
 8000704:	8812      	ldrh	r2, [r2, #0]
 8000706:	1a8a      	subs	r2, r1, r2
 8000708:	801a      	strh	r2, [r3, #0]
	  while(final_time < 1000){
 800070a:	231e      	movs	r3, #30
 800070c:	18fb      	adds	r3, r7, r3
 800070e:	881a      	ldrh	r2, [r3, #0]
 8000710:	23fa      	movs	r3, #250	; 0xfa
 8000712:	009b      	lsls	r3, r3, #2
 8000714:	429a      	cmp	r2, r3
 8000716:	d3bd      	bcc.n	8000694 <main+0x64>
//		  sprintf(msg,"ch_1 = %hu\r\n",channel_1_raw);
//		  HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg), HAL_MAX_DELAY);

	  }

	  sprintf(msg,"rate = %hu\r\n",count);
 8000718:	231c      	movs	r3, #28
 800071a:	18fb      	adds	r3, r7, r3
 800071c:	881a      	ldrh	r2, [r3, #0]
 800071e:	4909      	ldr	r1, [pc, #36]	; (8000744 <main+0x114>)
 8000720:	003b      	movs	r3, r7
 8000722:	0018      	movs	r0, r3
 8000724:	f003 fb76 	bl	8003e14 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)msg, sizeof(msg),50);
 8000728:	0039      	movs	r1, r7
 800072a:	4807      	ldr	r0, [pc, #28]	; (8000748 <main+0x118>)
 800072c:	2332      	movs	r3, #50	; 0x32
 800072e:	2214      	movs	r2, #20
 8000730:	f002 fcd6 	bl	80030e0 <HAL_UART_Transmit>
	  time1 = __HAL_TIM_GET_COUNTER(&htim6); // start counting for 1 sec
 8000734:	e79f      	b.n	8000676 <main+0x46>
 8000736:	46c0      	nop			; (mov r8, r8)
 8000738:	20000108 	.word	0x20000108
 800073c:	2000008c 	.word	0x2000008c
 8000740:	200000a4 	.word	0x200000a4
 8000744:	08004678 	.word	0x08004678
 8000748:	20000154 	.word	0x20000154

0800074c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800074c:	b590      	push	{r4, r7, lr}
 800074e:	b0a1      	sub	sp, #132	; 0x84
 8000750:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000752:	2448      	movs	r4, #72	; 0x48
 8000754:	193b      	adds	r3, r7, r4
 8000756:	0018      	movs	r0, r3
 8000758:	2338      	movs	r3, #56	; 0x38
 800075a:	001a      	movs	r2, r3
 800075c:	2100      	movs	r1, #0
 800075e:	f003 fb51 	bl	8003e04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000762:	2338      	movs	r3, #56	; 0x38
 8000764:	18fb      	adds	r3, r7, r3
 8000766:	0018      	movs	r0, r3
 8000768:	2310      	movs	r3, #16
 800076a:	001a      	movs	r2, r3
 800076c:	2100      	movs	r1, #0
 800076e:	f003 fb49 	bl	8003e04 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000772:	1d3b      	adds	r3, r7, #4
 8000774:	0018      	movs	r0, r3
 8000776:	2334      	movs	r3, #52	; 0x34
 8000778:	001a      	movs	r2, r3
 800077a:	2100      	movs	r1, #0
 800077c:	f003 fb42 	bl	8003e04 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000780:	2380      	movs	r3, #128	; 0x80
 8000782:	009b      	lsls	r3, r3, #2
 8000784:	0018      	movs	r0, r3
 8000786:	f001 fbf3 	bl	8001f70 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800078a:	193b      	adds	r3, r7, r4
 800078c:	2202      	movs	r2, #2
 800078e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000790:	193b      	adds	r3, r7, r4
 8000792:	2280      	movs	r2, #128	; 0x80
 8000794:	0052      	lsls	r2, r2, #1
 8000796:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000798:	193b      	adds	r3, r7, r4
 800079a:	2200      	movs	r2, #0
 800079c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800079e:	193b      	adds	r3, r7, r4
 80007a0:	2240      	movs	r2, #64	; 0x40
 80007a2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007a4:	193b      	adds	r3, r7, r4
 80007a6:	2200      	movs	r2, #0
 80007a8:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007aa:	193b      	adds	r3, r7, r4
 80007ac:	0018      	movs	r0, r3
 80007ae:	f001 fc2b 	bl	8002008 <HAL_RCC_OscConfig>
 80007b2:	1e03      	subs	r3, r0, #0
 80007b4:	d001      	beq.n	80007ba <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80007b6:	f000 f987 	bl	8000ac8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ba:	2138      	movs	r1, #56	; 0x38
 80007bc:	187b      	adds	r3, r7, r1
 80007be:	2207      	movs	r2, #7
 80007c0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007c2:	187b      	adds	r3, r7, r1
 80007c4:	2200      	movs	r2, #0
 80007c6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007c8:	187b      	adds	r3, r7, r1
 80007ca:	2200      	movs	r2, #0
 80007cc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007ce:	187b      	adds	r3, r7, r1
 80007d0:	2200      	movs	r2, #0
 80007d2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007d4:	187b      	adds	r3, r7, r1
 80007d6:	2100      	movs	r1, #0
 80007d8:	0018      	movs	r0, r3
 80007da:	f001 ff2f 	bl	800263c <HAL_RCC_ClockConfig>
 80007de:	1e03      	subs	r3, r0, #0
 80007e0:	d001      	beq.n	80007e6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80007e2:	f000 f971 	bl	8000ac8 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC;
 80007e6:	1d3b      	adds	r3, r7, #4
 80007e8:	4a09      	ldr	r2, [pc, #36]	; (8000810 <SystemClock_Config+0xc4>)
 80007ea:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80007ec:	1d3b      	adds	r3, r7, #4
 80007ee:	2200      	movs	r2, #0
 80007f0:	609a      	str	r2, [r3, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80007f2:	1d3b      	adds	r3, r7, #4
 80007f4:	2200      	movs	r2, #0
 80007f6:	621a      	str	r2, [r3, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007f8:	1d3b      	adds	r3, r7, #4
 80007fa:	0018      	movs	r0, r3
 80007fc:	f002 f8c8 	bl	8002990 <HAL_RCCEx_PeriphCLKConfig>
 8000800:	1e03      	subs	r3, r0, #0
 8000802:	d001      	beq.n	8000808 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000804:	f000 f960 	bl	8000ac8 <Error_Handler>
  }
}
 8000808:	46c0      	nop			; (mov r8, r8)
 800080a:	46bd      	mov	sp, r7
 800080c:	b021      	add	sp, #132	; 0x84
 800080e:	bd90      	pop	{r4, r7, pc}
 8000810:	00004002 	.word	0x00004002

08000814 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b084      	sub	sp, #16
 8000818:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800081a:	1d3b      	adds	r3, r7, #4
 800081c:	0018      	movs	r0, r3
 800081e:	230c      	movs	r3, #12
 8000820:	001a      	movs	r2, r3
 8000822:	2100      	movs	r1, #0
 8000824:	f003 faee 	bl	8003e04 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000828:	4b36      	ldr	r3, [pc, #216]	; (8000904 <MX_ADC1_Init+0xf0>)
 800082a:	4a37      	ldr	r2, [pc, #220]	; (8000908 <MX_ADC1_Init+0xf4>)
 800082c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800082e:	4b35      	ldr	r3, [pc, #212]	; (8000904 <MX_ADC1_Init+0xf0>)
 8000830:	2280      	movs	r2, #128	; 0x80
 8000832:	05d2      	lsls	r2, r2, #23
 8000834:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000836:	4b33      	ldr	r3, [pc, #204]	; (8000904 <MX_ADC1_Init+0xf0>)
 8000838:	2200      	movs	r2, #0
 800083a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800083c:	4b31      	ldr	r3, [pc, #196]	; (8000904 <MX_ADC1_Init+0xf0>)
 800083e:	2200      	movs	r2, #0
 8000840:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000842:	4b30      	ldr	r3, [pc, #192]	; (8000904 <MX_ADC1_Init+0xf0>)
 8000844:	2280      	movs	r2, #128	; 0x80
 8000846:	0392      	lsls	r2, r2, #14
 8000848:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800084a:	4b2e      	ldr	r3, [pc, #184]	; (8000904 <MX_ADC1_Init+0xf0>)
 800084c:	2204      	movs	r2, #4
 800084e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000850:	4b2c      	ldr	r3, [pc, #176]	; (8000904 <MX_ADC1_Init+0xf0>)
 8000852:	2200      	movs	r2, #0
 8000854:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000856:	4b2b      	ldr	r3, [pc, #172]	; (8000904 <MX_ADC1_Init+0xf0>)
 8000858:	2200      	movs	r2, #0
 800085a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800085c:	4b29      	ldr	r3, [pc, #164]	; (8000904 <MX_ADC1_Init+0xf0>)
 800085e:	2200      	movs	r2, #0
 8000860:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 2;
 8000862:	4b28      	ldr	r3, [pc, #160]	; (8000904 <MX_ADC1_Init+0xf0>)
 8000864:	2202      	movs	r2, #2
 8000866:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000868:	4b26      	ldr	r3, [pc, #152]	; (8000904 <MX_ADC1_Init+0xf0>)
 800086a:	2220      	movs	r2, #32
 800086c:	2100      	movs	r1, #0
 800086e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000870:	4b24      	ldr	r3, [pc, #144]	; (8000904 <MX_ADC1_Init+0xf0>)
 8000872:	2200      	movs	r2, #0
 8000874:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000876:	4b23      	ldr	r3, [pc, #140]	; (8000904 <MX_ADC1_Init+0xf0>)
 8000878:	2200      	movs	r2, #0
 800087a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800087c:	4b21      	ldr	r3, [pc, #132]	; (8000904 <MX_ADC1_Init+0xf0>)
 800087e:	222c      	movs	r2, #44	; 0x2c
 8000880:	2100      	movs	r1, #0
 8000882:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000884:	4b1f      	ldr	r3, [pc, #124]	; (8000904 <MX_ADC1_Init+0xf0>)
 8000886:	2200      	movs	r2, #0
 8000888:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 800088a:	4b1e      	ldr	r3, [pc, #120]	; (8000904 <MX_ADC1_Init+0xf0>)
 800088c:	2207      	movs	r2, #7
 800088e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8000890:	4b1c      	ldr	r3, [pc, #112]	; (8000904 <MX_ADC1_Init+0xf0>)
 8000892:	2207      	movs	r2, #7
 8000894:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000896:	4b1b      	ldr	r3, [pc, #108]	; (8000904 <MX_ADC1_Init+0xf0>)
 8000898:	223c      	movs	r2, #60	; 0x3c
 800089a:	2100      	movs	r1, #0
 800089c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800089e:	4b19      	ldr	r3, [pc, #100]	; (8000904 <MX_ADC1_Init+0xf0>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008a4:	4b17      	ldr	r3, [pc, #92]	; (8000904 <MX_ADC1_Init+0xf0>)
 80008a6:	0018      	movs	r0, r3
 80008a8:	f000 fc38 	bl	800111c <HAL_ADC_Init>
 80008ac:	1e03      	subs	r3, r0, #0
 80008ae:	d001      	beq.n	80008b4 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 80008b0:	f000 f90a 	bl	8000ac8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80008b4:	1d3b      	adds	r3, r7, #4
 80008b6:	2201      	movs	r2, #1
 80008b8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008ba:	1d3b      	adds	r3, r7, #4
 80008bc:	2200      	movs	r2, #0
 80008be:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80008c0:	1d3b      	adds	r3, r7, #4
 80008c2:	2200      	movs	r2, #0
 80008c4:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008c6:	1d3a      	adds	r2, r7, #4
 80008c8:	4b0e      	ldr	r3, [pc, #56]	; (8000904 <MX_ADC1_Init+0xf0>)
 80008ca:	0011      	movs	r1, r2
 80008cc:	0018      	movs	r0, r3
 80008ce:	f000 febb 	bl	8001648 <HAL_ADC_ConfigChannel>
 80008d2:	1e03      	subs	r3, r0, #0
 80008d4:	d001      	beq.n	80008da <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80008d6:	f000 f8f7 	bl	8000ac8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80008da:	1d3b      	adds	r3, r7, #4
 80008dc:	4a0b      	ldr	r2, [pc, #44]	; (800090c <MX_ADC1_Init+0xf8>)
 80008de:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80008e0:	1d3b      	adds	r3, r7, #4
 80008e2:	2204      	movs	r2, #4
 80008e4:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008e6:	1d3a      	adds	r2, r7, #4
 80008e8:	4b06      	ldr	r3, [pc, #24]	; (8000904 <MX_ADC1_Init+0xf0>)
 80008ea:	0011      	movs	r1, r2
 80008ec:	0018      	movs	r0, r3
 80008ee:	f000 feab 	bl	8001648 <HAL_ADC_ConfigChannel>
 80008f2:	1e03      	subs	r3, r0, #0
 80008f4:	d001      	beq.n	80008fa <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 80008f6:	f000 f8e7 	bl	8000ac8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008fa:	46c0      	nop			; (mov r8, r8)
 80008fc:	46bd      	mov	sp, r7
 80008fe:	b004      	add	sp, #16
 8000900:	bd80      	pop	{r7, pc}
 8000902:	46c0      	nop			; (mov r8, r8)
 8000904:	200000a4 	.word	0x200000a4
 8000908:	40012400 	.word	0x40012400
 800090c:	04000002 	.word	0x04000002

08000910 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b084      	sub	sp, #16
 8000914:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000916:	1d3b      	adds	r3, r7, #4
 8000918:	0018      	movs	r0, r3
 800091a:	230c      	movs	r3, #12
 800091c:	001a      	movs	r2, r3
 800091e:	2100      	movs	r1, #0
 8000920:	f003 fa70 	bl	8003e04 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000924:	4b15      	ldr	r3, [pc, #84]	; (800097c <MX_TIM6_Init+0x6c>)
 8000926:	4a16      	ldr	r2, [pc, #88]	; (8000980 <MX_TIM6_Init+0x70>)
 8000928:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 800092a:	4b14      	ldr	r3, [pc, #80]	; (800097c <MX_TIM6_Init+0x6c>)
 800092c:	4a15      	ldr	r2, [pc, #84]	; (8000984 <MX_TIM6_Init+0x74>)
 800092e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000930:	4b12      	ldr	r3, [pc, #72]	; (800097c <MX_TIM6_Init+0x6c>)
 8000932:	2200      	movs	r2, #0
 8000934:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000936:	4b11      	ldr	r3, [pc, #68]	; (800097c <MX_TIM6_Init+0x6c>)
 8000938:	4a13      	ldr	r2, [pc, #76]	; (8000988 <MX_TIM6_Init+0x78>)
 800093a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800093c:	4b0f      	ldr	r3, [pc, #60]	; (800097c <MX_TIM6_Init+0x6c>)
 800093e:	2200      	movs	r2, #0
 8000940:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000942:	4b0e      	ldr	r3, [pc, #56]	; (800097c <MX_TIM6_Init+0x6c>)
 8000944:	0018      	movs	r0, r3
 8000946:	f002 f9db 	bl	8002d00 <HAL_TIM_Base_Init>
 800094a:	1e03      	subs	r3, r0, #0
 800094c:	d001      	beq.n	8000952 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800094e:	f000 f8bb 	bl	8000ac8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000952:	1d3b      	adds	r3, r7, #4
 8000954:	2200      	movs	r2, #0
 8000956:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000958:	1d3b      	adds	r3, r7, #4
 800095a:	2200      	movs	r2, #0
 800095c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800095e:	1d3a      	adds	r2, r7, #4
 8000960:	4b06      	ldr	r3, [pc, #24]	; (800097c <MX_TIM6_Init+0x6c>)
 8000962:	0011      	movs	r1, r2
 8000964:	0018      	movs	r0, r3
 8000966:	f002 faf7 	bl	8002f58 <HAL_TIMEx_MasterConfigSynchronization>
 800096a:	1e03      	subs	r3, r0, #0
 800096c:	d001      	beq.n	8000972 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 800096e:	f000 f8ab 	bl	8000ac8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000972:	46c0      	nop			; (mov r8, r8)
 8000974:	46bd      	mov	sp, r7
 8000976:	b004      	add	sp, #16
 8000978:	bd80      	pop	{r7, pc}
 800097a:	46c0      	nop			; (mov r8, r8)
 800097c:	20000108 	.word	0x20000108
 8000980:	40001000 	.word	0x40001000
 8000984:	00003e7f 	.word	0x00003e7f
 8000988:	0000ffff 	.word	0x0000ffff

0800098c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000990:	4b23      	ldr	r3, [pc, #140]	; (8000a20 <MX_USART2_UART_Init+0x94>)
 8000992:	4a24      	ldr	r2, [pc, #144]	; (8000a24 <MX_USART2_UART_Init+0x98>)
 8000994:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000996:	4b22      	ldr	r3, [pc, #136]	; (8000a20 <MX_USART2_UART_Init+0x94>)
 8000998:	22e1      	movs	r2, #225	; 0xe1
 800099a:	0252      	lsls	r2, r2, #9
 800099c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800099e:	4b20      	ldr	r3, [pc, #128]	; (8000a20 <MX_USART2_UART_Init+0x94>)
 80009a0:	2280      	movs	r2, #128	; 0x80
 80009a2:	0152      	lsls	r2, r2, #5
 80009a4:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009a6:	4b1e      	ldr	r3, [pc, #120]	; (8000a20 <MX_USART2_UART_Init+0x94>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009ac:	4b1c      	ldr	r3, [pc, #112]	; (8000a20 <MX_USART2_UART_Init+0x94>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009b2:	4b1b      	ldr	r3, [pc, #108]	; (8000a20 <MX_USART2_UART_Init+0x94>)
 80009b4:	220c      	movs	r2, #12
 80009b6:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009b8:	4b19      	ldr	r3, [pc, #100]	; (8000a20 <MX_USART2_UART_Init+0x94>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009be:	4b18      	ldr	r3, [pc, #96]	; (8000a20 <MX_USART2_UART_Init+0x94>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009c4:	4b16      	ldr	r3, [pc, #88]	; (8000a20 <MX_USART2_UART_Init+0x94>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009ca:	4b15      	ldr	r3, [pc, #84]	; (8000a20 <MX_USART2_UART_Init+0x94>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009d0:	4b13      	ldr	r3, [pc, #76]	; (8000a20 <MX_USART2_UART_Init+0x94>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009d6:	4b12      	ldr	r3, [pc, #72]	; (8000a20 <MX_USART2_UART_Init+0x94>)
 80009d8:	0018      	movs	r0, r3
 80009da:	f002 fb2b 	bl	8003034 <HAL_UART_Init>
 80009de:	1e03      	subs	r3, r0, #0
 80009e0:	d001      	beq.n	80009e6 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 80009e2:	f000 f871 	bl	8000ac8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009e6:	4b0e      	ldr	r3, [pc, #56]	; (8000a20 <MX_USART2_UART_Init+0x94>)
 80009e8:	2100      	movs	r1, #0
 80009ea:	0018      	movs	r0, r3
 80009ec:	f003 f900 	bl	8003bf0 <HAL_UARTEx_SetTxFifoThreshold>
 80009f0:	1e03      	subs	r3, r0, #0
 80009f2:	d001      	beq.n	80009f8 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 80009f4:	f000 f868 	bl	8000ac8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009f8:	4b09      	ldr	r3, [pc, #36]	; (8000a20 <MX_USART2_UART_Init+0x94>)
 80009fa:	2100      	movs	r1, #0
 80009fc:	0018      	movs	r0, r3
 80009fe:	f003 f937 	bl	8003c70 <HAL_UARTEx_SetRxFifoThreshold>
 8000a02:	1e03      	subs	r3, r0, #0
 8000a04:	d001      	beq.n	8000a0a <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8000a06:	f000 f85f 	bl	8000ac8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000a0a:	4b05      	ldr	r3, [pc, #20]	; (8000a20 <MX_USART2_UART_Init+0x94>)
 8000a0c:	0018      	movs	r0, r3
 8000a0e:	f003 f8b5 	bl	8003b7c <HAL_UARTEx_DisableFifoMode>
 8000a12:	1e03      	subs	r3, r0, #0
 8000a14:	d001      	beq.n	8000a1a <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8000a16:	f000 f857 	bl	8000ac8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a1a:	46c0      	nop			; (mov r8, r8)
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	20000154 	.word	0x20000154
 8000a24:	40004400 	.word	0x40004400

08000a28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a28:	b590      	push	{r4, r7, lr}
 8000a2a:	b089      	sub	sp, #36	; 0x24
 8000a2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a2e:	240c      	movs	r4, #12
 8000a30:	193b      	adds	r3, r7, r4
 8000a32:	0018      	movs	r0, r3
 8000a34:	2314      	movs	r3, #20
 8000a36:	001a      	movs	r2, r3
 8000a38:	2100      	movs	r1, #0
 8000a3a:	f003 f9e3 	bl	8003e04 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a3e:	4b21      	ldr	r3, [pc, #132]	; (8000ac4 <MX_GPIO_Init+0x9c>)
 8000a40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a42:	4b20      	ldr	r3, [pc, #128]	; (8000ac4 <MX_GPIO_Init+0x9c>)
 8000a44:	2104      	movs	r1, #4
 8000a46:	430a      	orrs	r2, r1
 8000a48:	635a      	str	r2, [r3, #52]	; 0x34
 8000a4a:	4b1e      	ldr	r3, [pc, #120]	; (8000ac4 <MX_GPIO_Init+0x9c>)
 8000a4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a4e:	2204      	movs	r2, #4
 8000a50:	4013      	ands	r3, r2
 8000a52:	60bb      	str	r3, [r7, #8]
 8000a54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a56:	4b1b      	ldr	r3, [pc, #108]	; (8000ac4 <MX_GPIO_Init+0x9c>)
 8000a58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a5a:	4b1a      	ldr	r3, [pc, #104]	; (8000ac4 <MX_GPIO_Init+0x9c>)
 8000a5c:	2120      	movs	r1, #32
 8000a5e:	430a      	orrs	r2, r1
 8000a60:	635a      	str	r2, [r3, #52]	; 0x34
 8000a62:	4b18      	ldr	r3, [pc, #96]	; (8000ac4 <MX_GPIO_Init+0x9c>)
 8000a64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a66:	2220      	movs	r2, #32
 8000a68:	4013      	ands	r3, r2
 8000a6a:	607b      	str	r3, [r7, #4]
 8000a6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6e:	4b15      	ldr	r3, [pc, #84]	; (8000ac4 <MX_GPIO_Init+0x9c>)
 8000a70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a72:	4b14      	ldr	r3, [pc, #80]	; (8000ac4 <MX_GPIO_Init+0x9c>)
 8000a74:	2101      	movs	r1, #1
 8000a76:	430a      	orrs	r2, r1
 8000a78:	635a      	str	r2, [r3, #52]	; 0x34
 8000a7a:	4b12      	ldr	r3, [pc, #72]	; (8000ac4 <MX_GPIO_Init+0x9c>)
 8000a7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a7e:	2201      	movs	r2, #1
 8000a80:	4013      	ands	r3, r2
 8000a82:	603b      	str	r3, [r7, #0]
 8000a84:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000a86:	23a0      	movs	r3, #160	; 0xa0
 8000a88:	05db      	lsls	r3, r3, #23
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2120      	movs	r1, #32
 8000a8e:	0018      	movs	r0, r3
 8000a90:	f001 fa50 	bl	8001f34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000a94:	0021      	movs	r1, r4
 8000a96:	187b      	adds	r3, r7, r1
 8000a98:	2220      	movs	r2, #32
 8000a9a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a9c:	187b      	adds	r3, r7, r1
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa2:	187b      	adds	r3, r7, r1
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000aa8:	187b      	adds	r3, r7, r1
 8000aaa:	2202      	movs	r2, #2
 8000aac:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000aae:	187a      	adds	r2, r7, r1
 8000ab0:	23a0      	movs	r3, #160	; 0xa0
 8000ab2:	05db      	lsls	r3, r3, #23
 8000ab4:	0011      	movs	r1, r2
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	f001 f8d8 	bl	8001c6c <HAL_GPIO_Init>

}
 8000abc:	46c0      	nop			; (mov r8, r8)
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	b009      	add	sp, #36	; 0x24
 8000ac2:	bd90      	pop	{r4, r7, pc}
 8000ac4:	40021000 	.word	0x40021000

08000ac8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000acc:	b672      	cpsid	i
}
 8000ace:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ad0:	e7fe      	b.n	8000ad0 <Error_Handler+0x8>
	...

08000ad4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ada:	4b11      	ldr	r3, [pc, #68]	; (8000b20 <HAL_MspInit+0x4c>)
 8000adc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ade:	4b10      	ldr	r3, [pc, #64]	; (8000b20 <HAL_MspInit+0x4c>)
 8000ae0:	2101      	movs	r1, #1
 8000ae2:	430a      	orrs	r2, r1
 8000ae4:	641a      	str	r2, [r3, #64]	; 0x40
 8000ae6:	4b0e      	ldr	r3, [pc, #56]	; (8000b20 <HAL_MspInit+0x4c>)
 8000ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aea:	2201      	movs	r2, #1
 8000aec:	4013      	ands	r3, r2
 8000aee:	607b      	str	r3, [r7, #4]
 8000af0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af2:	4b0b      	ldr	r3, [pc, #44]	; (8000b20 <HAL_MspInit+0x4c>)
 8000af4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000af6:	4b0a      	ldr	r3, [pc, #40]	; (8000b20 <HAL_MspInit+0x4c>)
 8000af8:	2180      	movs	r1, #128	; 0x80
 8000afa:	0549      	lsls	r1, r1, #21
 8000afc:	430a      	orrs	r2, r1
 8000afe:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b00:	4b07      	ldr	r3, [pc, #28]	; (8000b20 <HAL_MspInit+0x4c>)
 8000b02:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b04:	2380      	movs	r3, #128	; 0x80
 8000b06:	055b      	lsls	r3, r3, #21
 8000b08:	4013      	ands	r3, r2
 8000b0a:	603b      	str	r3, [r7, #0]
 8000b0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000b0e:	23c0      	movs	r3, #192	; 0xc0
 8000b10:	00db      	lsls	r3, r3, #3
 8000b12:	0018      	movs	r0, r3
 8000b14:	f000 f9b6 	bl	8000e84 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b18:	46c0      	nop			; (mov r8, r8)
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	b002      	add	sp, #8
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	40021000 	.word	0x40021000

08000b24 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b24:	b590      	push	{r4, r7, lr}
 8000b26:	b08b      	sub	sp, #44	; 0x2c
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b2c:	2414      	movs	r4, #20
 8000b2e:	193b      	adds	r3, r7, r4
 8000b30:	0018      	movs	r0, r3
 8000b32:	2314      	movs	r3, #20
 8000b34:	001a      	movs	r2, r3
 8000b36:	2100      	movs	r1, #0
 8000b38:	f003 f964 	bl	8003e04 <memset>
  if(hadc->Instance==ADC1)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a18      	ldr	r2, [pc, #96]	; (8000ba4 <HAL_ADC_MspInit+0x80>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d129      	bne.n	8000b9a <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000b46:	4b18      	ldr	r3, [pc, #96]	; (8000ba8 <HAL_ADC_MspInit+0x84>)
 8000b48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b4a:	4b17      	ldr	r3, [pc, #92]	; (8000ba8 <HAL_ADC_MspInit+0x84>)
 8000b4c:	2180      	movs	r1, #128	; 0x80
 8000b4e:	0349      	lsls	r1, r1, #13
 8000b50:	430a      	orrs	r2, r1
 8000b52:	641a      	str	r2, [r3, #64]	; 0x40
 8000b54:	4b14      	ldr	r3, [pc, #80]	; (8000ba8 <HAL_ADC_MspInit+0x84>)
 8000b56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b58:	2380      	movs	r3, #128	; 0x80
 8000b5a:	035b      	lsls	r3, r3, #13
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	613b      	str	r3, [r7, #16]
 8000b60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b62:	4b11      	ldr	r3, [pc, #68]	; (8000ba8 <HAL_ADC_MspInit+0x84>)
 8000b64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b66:	4b10      	ldr	r3, [pc, #64]	; (8000ba8 <HAL_ADC_MspInit+0x84>)
 8000b68:	2101      	movs	r1, #1
 8000b6a:	430a      	orrs	r2, r1
 8000b6c:	635a      	str	r2, [r3, #52]	; 0x34
 8000b6e:	4b0e      	ldr	r3, [pc, #56]	; (8000ba8 <HAL_ADC_MspInit+0x84>)
 8000b70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b72:	2201      	movs	r2, #1
 8000b74:	4013      	ands	r3, r2
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000b7a:	193b      	adds	r3, r7, r4
 8000b7c:	2203      	movs	r2, #3
 8000b7e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b80:	193b      	adds	r3, r7, r4
 8000b82:	2203      	movs	r2, #3
 8000b84:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b86:	193b      	adds	r3, r7, r4
 8000b88:	2200      	movs	r2, #0
 8000b8a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b8c:	193a      	adds	r2, r7, r4
 8000b8e:	23a0      	movs	r3, #160	; 0xa0
 8000b90:	05db      	lsls	r3, r3, #23
 8000b92:	0011      	movs	r1, r2
 8000b94:	0018      	movs	r0, r3
 8000b96:	f001 f869 	bl	8001c6c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000b9a:	46c0      	nop			; (mov r8, r8)
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	b00b      	add	sp, #44	; 0x2c
 8000ba0:	bd90      	pop	{r4, r7, pc}
 8000ba2:	46c0      	nop			; (mov r8, r8)
 8000ba4:	40012400 	.word	0x40012400
 8000ba8:	40021000 	.word	0x40021000

08000bac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a09      	ldr	r2, [pc, #36]	; (8000be0 <HAL_TIM_Base_MspInit+0x34>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d10b      	bne.n	8000bd6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000bbe:	4b09      	ldr	r3, [pc, #36]	; (8000be4 <HAL_TIM_Base_MspInit+0x38>)
 8000bc0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000bc2:	4b08      	ldr	r3, [pc, #32]	; (8000be4 <HAL_TIM_Base_MspInit+0x38>)
 8000bc4:	2110      	movs	r1, #16
 8000bc6:	430a      	orrs	r2, r1
 8000bc8:	63da      	str	r2, [r3, #60]	; 0x3c
 8000bca:	4b06      	ldr	r3, [pc, #24]	; (8000be4 <HAL_TIM_Base_MspInit+0x38>)
 8000bcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000bce:	2210      	movs	r2, #16
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	60fb      	str	r3, [r7, #12]
 8000bd4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000bd6:	46c0      	nop			; (mov r8, r8)
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	b004      	add	sp, #16
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	46c0      	nop			; (mov r8, r8)
 8000be0:	40001000 	.word	0x40001000
 8000be4:	40021000 	.word	0x40021000

08000be8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000be8:	b590      	push	{r4, r7, lr}
 8000bea:	b08b      	sub	sp, #44	; 0x2c
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf0:	2414      	movs	r4, #20
 8000bf2:	193b      	adds	r3, r7, r4
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	2314      	movs	r3, #20
 8000bf8:	001a      	movs	r2, r3
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	f003 f902 	bl	8003e04 <memset>
  if(huart->Instance==USART2)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a1b      	ldr	r2, [pc, #108]	; (8000c74 <HAL_UART_MspInit+0x8c>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d130      	bne.n	8000c6c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c0a:	4b1b      	ldr	r3, [pc, #108]	; (8000c78 <HAL_UART_MspInit+0x90>)
 8000c0c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c0e:	4b1a      	ldr	r3, [pc, #104]	; (8000c78 <HAL_UART_MspInit+0x90>)
 8000c10:	2180      	movs	r1, #128	; 0x80
 8000c12:	0289      	lsls	r1, r1, #10
 8000c14:	430a      	orrs	r2, r1
 8000c16:	63da      	str	r2, [r3, #60]	; 0x3c
 8000c18:	4b17      	ldr	r3, [pc, #92]	; (8000c78 <HAL_UART_MspInit+0x90>)
 8000c1a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c1c:	2380      	movs	r3, #128	; 0x80
 8000c1e:	029b      	lsls	r3, r3, #10
 8000c20:	4013      	ands	r3, r2
 8000c22:	613b      	str	r3, [r7, #16]
 8000c24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c26:	4b14      	ldr	r3, [pc, #80]	; (8000c78 <HAL_UART_MspInit+0x90>)
 8000c28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c2a:	4b13      	ldr	r3, [pc, #76]	; (8000c78 <HAL_UART_MspInit+0x90>)
 8000c2c:	2101      	movs	r1, #1
 8000c2e:	430a      	orrs	r2, r1
 8000c30:	635a      	str	r2, [r3, #52]	; 0x34
 8000c32:	4b11      	ldr	r3, [pc, #68]	; (8000c78 <HAL_UART_MspInit+0x90>)
 8000c34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c36:	2201      	movs	r2, #1
 8000c38:	4013      	ands	r3, r2
 8000c3a:	60fb      	str	r3, [r7, #12]
 8000c3c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000c3e:	0021      	movs	r1, r4
 8000c40:	187b      	adds	r3, r7, r1
 8000c42:	220c      	movs	r2, #12
 8000c44:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c46:	187b      	adds	r3, r7, r1
 8000c48:	2202      	movs	r2, #2
 8000c4a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4c:	187b      	adds	r3, r7, r1
 8000c4e:	2200      	movs	r2, #0
 8000c50:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c52:	187b      	adds	r3, r7, r1
 8000c54:	2200      	movs	r2, #0
 8000c56:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000c58:	187b      	adds	r3, r7, r1
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c5e:	187a      	adds	r2, r7, r1
 8000c60:	23a0      	movs	r3, #160	; 0xa0
 8000c62:	05db      	lsls	r3, r3, #23
 8000c64:	0011      	movs	r1, r2
 8000c66:	0018      	movs	r0, r3
 8000c68:	f001 f800 	bl	8001c6c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c6c:	46c0      	nop			; (mov r8, r8)
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	b00b      	add	sp, #44	; 0x2c
 8000c72:	bd90      	pop	{r4, r7, pc}
 8000c74:	40004400 	.word	0x40004400
 8000c78:	40021000 	.word	0x40021000

08000c7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c80:	e7fe      	b.n	8000c80 <NMI_Handler+0x4>

08000c82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c82:	b580      	push	{r7, lr}
 8000c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c86:	e7fe      	b.n	8000c86 <HardFault_Handler+0x4>

08000c88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c8c:	46c0      	nop			; (mov r8, r8)
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c92:	b580      	push	{r7, lr}
 8000c94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c96:	46c0      	nop			; (mov r8, r8)
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}

08000c9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ca0:	f000 f8d4 	bl	8000e4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ca4:	46c0      	nop			; (mov r8, r8)
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
	...

08000cac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b086      	sub	sp, #24
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cb4:	4a14      	ldr	r2, [pc, #80]	; (8000d08 <_sbrk+0x5c>)
 8000cb6:	4b15      	ldr	r3, [pc, #84]	; (8000d0c <_sbrk+0x60>)
 8000cb8:	1ad3      	subs	r3, r2, r3
 8000cba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cc0:	4b13      	ldr	r3, [pc, #76]	; (8000d10 <_sbrk+0x64>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d102      	bne.n	8000cce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cc8:	4b11      	ldr	r3, [pc, #68]	; (8000d10 <_sbrk+0x64>)
 8000cca:	4a12      	ldr	r2, [pc, #72]	; (8000d14 <_sbrk+0x68>)
 8000ccc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cce:	4b10      	ldr	r3, [pc, #64]	; (8000d10 <_sbrk+0x64>)
 8000cd0:	681a      	ldr	r2, [r3, #0]
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	18d3      	adds	r3, r2, r3
 8000cd6:	693a      	ldr	r2, [r7, #16]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d207      	bcs.n	8000cec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cdc:	f003 f868 	bl	8003db0 <__errno>
 8000ce0:	0003      	movs	r3, r0
 8000ce2:	220c      	movs	r2, #12
 8000ce4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	425b      	negs	r3, r3
 8000cea:	e009      	b.n	8000d00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cec:	4b08      	ldr	r3, [pc, #32]	; (8000d10 <_sbrk+0x64>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cf2:	4b07      	ldr	r3, [pc, #28]	; (8000d10 <_sbrk+0x64>)
 8000cf4:	681a      	ldr	r2, [r3, #0]
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	18d2      	adds	r2, r2, r3
 8000cfa:	4b05      	ldr	r3, [pc, #20]	; (8000d10 <_sbrk+0x64>)
 8000cfc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000cfe:	68fb      	ldr	r3, [r7, #12]
}
 8000d00:	0018      	movs	r0, r3
 8000d02:	46bd      	mov	sp, r7
 8000d04:	b006      	add	sp, #24
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	20009000 	.word	0x20009000
 8000d0c:	00000400 	.word	0x00000400
 8000d10:	20000098 	.word	0x20000098
 8000d14:	200001f8 	.word	0x200001f8

08000d18 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d1c:	46c0      	nop			; (mov r8, r8)
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
	...

08000d24 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d24:	480d      	ldr	r0, [pc, #52]	; (8000d5c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d26:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d28:	f7ff fff6 	bl	8000d18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d2c:	480c      	ldr	r0, [pc, #48]	; (8000d60 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d2e:	490d      	ldr	r1, [pc, #52]	; (8000d64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d30:	4a0d      	ldr	r2, [pc, #52]	; (8000d68 <LoopForever+0xe>)
  movs r3, #0
 8000d32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d34:	e002      	b.n	8000d3c <LoopCopyDataInit>

08000d36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d3a:	3304      	adds	r3, #4

08000d3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d40:	d3f9      	bcc.n	8000d36 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d42:	4a0a      	ldr	r2, [pc, #40]	; (8000d6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d44:	4c0a      	ldr	r4, [pc, #40]	; (8000d70 <LoopForever+0x16>)
  movs r3, #0
 8000d46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d48:	e001      	b.n	8000d4e <LoopFillZerobss>

08000d4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d4c:	3204      	adds	r2, #4

08000d4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d50:	d3fb      	bcc.n	8000d4a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d52:	f003 f833 	bl	8003dbc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000d56:	f7ff fc6b 	bl	8000630 <main>

08000d5a <LoopForever>:

LoopForever:
  b LoopForever
 8000d5a:	e7fe      	b.n	8000d5a <LoopForever>
  ldr   r0, =_estack
 8000d5c:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000d60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d64:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000d68:	08004754 	.word	0x08004754
  ldr r2, =_sbss
 8000d6c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000d70:	200001f8 	.word	0x200001f8

08000d74 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d74:	e7fe      	b.n	8000d74 <ADC1_COMP_IRQHandler>
	...

08000d78 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d7e:	1dfb      	adds	r3, r7, #7
 8000d80:	2200      	movs	r2, #0
 8000d82:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d84:	4b0b      	ldr	r3, [pc, #44]	; (8000db4 <HAL_Init+0x3c>)
 8000d86:	681a      	ldr	r2, [r3, #0]
 8000d88:	4b0a      	ldr	r3, [pc, #40]	; (8000db4 <HAL_Init+0x3c>)
 8000d8a:	2180      	movs	r1, #128	; 0x80
 8000d8c:	0049      	lsls	r1, r1, #1
 8000d8e:	430a      	orrs	r2, r1
 8000d90:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d92:	2000      	movs	r0, #0
 8000d94:	f000 f810 	bl	8000db8 <HAL_InitTick>
 8000d98:	1e03      	subs	r3, r0, #0
 8000d9a:	d003      	beq.n	8000da4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000d9c:	1dfb      	adds	r3, r7, #7
 8000d9e:	2201      	movs	r2, #1
 8000da0:	701a      	strb	r2, [r3, #0]
 8000da2:	e001      	b.n	8000da8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000da4:	f7ff fe96 	bl	8000ad4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000da8:	1dfb      	adds	r3, r7, #7
 8000daa:	781b      	ldrb	r3, [r3, #0]
}
 8000dac:	0018      	movs	r0, r3
 8000dae:	46bd      	mov	sp, r7
 8000db0:	b002      	add	sp, #8
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	40022000 	.word	0x40022000

08000db8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000db8:	b590      	push	{r4, r7, lr}
 8000dba:	b085      	sub	sp, #20
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000dc0:	230f      	movs	r3, #15
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000dc8:	4b1d      	ldr	r3, [pc, #116]	; (8000e40 <HAL_InitTick+0x88>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d02b      	beq.n	8000e28 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000dd0:	4b1c      	ldr	r3, [pc, #112]	; (8000e44 <HAL_InitTick+0x8c>)
 8000dd2:	681c      	ldr	r4, [r3, #0]
 8000dd4:	4b1a      	ldr	r3, [pc, #104]	; (8000e40 <HAL_InitTick+0x88>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	0019      	movs	r1, r3
 8000dda:	23fa      	movs	r3, #250	; 0xfa
 8000ddc:	0098      	lsls	r0, r3, #2
 8000dde:	f7ff f99b 	bl	8000118 <__udivsi3>
 8000de2:	0003      	movs	r3, r0
 8000de4:	0019      	movs	r1, r3
 8000de6:	0020      	movs	r0, r4
 8000de8:	f7ff f996 	bl	8000118 <__udivsi3>
 8000dec:	0003      	movs	r3, r0
 8000dee:	0018      	movs	r0, r3
 8000df0:	f000 ff2f 	bl	8001c52 <HAL_SYSTICK_Config>
 8000df4:	1e03      	subs	r3, r0, #0
 8000df6:	d112      	bne.n	8000e1e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	2b03      	cmp	r3, #3
 8000dfc:	d80a      	bhi.n	8000e14 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dfe:	6879      	ldr	r1, [r7, #4]
 8000e00:	2301      	movs	r3, #1
 8000e02:	425b      	negs	r3, r3
 8000e04:	2200      	movs	r2, #0
 8000e06:	0018      	movs	r0, r3
 8000e08:	f000 ff0e 	bl	8001c28 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e0c:	4b0e      	ldr	r3, [pc, #56]	; (8000e48 <HAL_InitTick+0x90>)
 8000e0e:	687a      	ldr	r2, [r7, #4]
 8000e10:	601a      	str	r2, [r3, #0]
 8000e12:	e00d      	b.n	8000e30 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000e14:	230f      	movs	r3, #15
 8000e16:	18fb      	adds	r3, r7, r3
 8000e18:	2201      	movs	r2, #1
 8000e1a:	701a      	strb	r2, [r3, #0]
 8000e1c:	e008      	b.n	8000e30 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e1e:	230f      	movs	r3, #15
 8000e20:	18fb      	adds	r3, r7, r3
 8000e22:	2201      	movs	r2, #1
 8000e24:	701a      	strb	r2, [r3, #0]
 8000e26:	e003      	b.n	8000e30 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e28:	230f      	movs	r3, #15
 8000e2a:	18fb      	adds	r3, r7, r3
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000e30:	230f      	movs	r3, #15
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	781b      	ldrb	r3, [r3, #0]
}
 8000e36:	0018      	movs	r0, r3
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	b005      	add	sp, #20
 8000e3c:	bd90      	pop	{r4, r7, pc}
 8000e3e:	46c0      	nop			; (mov r8, r8)
 8000e40:	20000008 	.word	0x20000008
 8000e44:	20000000 	.word	0x20000000
 8000e48:	20000004 	.word	0x20000004

08000e4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e50:	4b05      	ldr	r3, [pc, #20]	; (8000e68 <HAL_IncTick+0x1c>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	001a      	movs	r2, r3
 8000e56:	4b05      	ldr	r3, [pc, #20]	; (8000e6c <HAL_IncTick+0x20>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	18d2      	adds	r2, r2, r3
 8000e5c:	4b03      	ldr	r3, [pc, #12]	; (8000e6c <HAL_IncTick+0x20>)
 8000e5e:	601a      	str	r2, [r3, #0]
}
 8000e60:	46c0      	nop			; (mov r8, r8)
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	46c0      	nop			; (mov r8, r8)
 8000e68:	20000008 	.word	0x20000008
 8000e6c:	200001e4 	.word	0x200001e4

08000e70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  return uwTick;
 8000e74:	4b02      	ldr	r3, [pc, #8]	; (8000e80 <HAL_GetTick+0x10>)
 8000e76:	681b      	ldr	r3, [r3, #0]
}
 8000e78:	0018      	movs	r0, r3
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	46c0      	nop			; (mov r8, r8)
 8000e80:	200001e4 	.word	0x200001e4

08000e84 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000e8c:	4b06      	ldr	r3, [pc, #24]	; (8000ea8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a06      	ldr	r2, [pc, #24]	; (8000eac <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000e92:	4013      	ands	r3, r2
 8000e94:	0019      	movs	r1, r3
 8000e96:	4b04      	ldr	r3, [pc, #16]	; (8000ea8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000e98:	687a      	ldr	r2, [r7, #4]
 8000e9a:	430a      	orrs	r2, r1
 8000e9c:	601a      	str	r2, [r3, #0]
}
 8000e9e:	46c0      	nop			; (mov r8, r8)
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	b002      	add	sp, #8
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	46c0      	nop			; (mov r8, r8)
 8000ea8:	40010000 	.word	0x40010000
 8000eac:	fffff9ff 	.word	0xfffff9ff

08000eb0 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4a05      	ldr	r2, [pc, #20]	; (8000ed4 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000ec0:	401a      	ands	r2, r3
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	431a      	orrs	r2, r3
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	601a      	str	r2, [r3, #0]
}
 8000eca:	46c0      	nop			; (mov r8, r8)
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	b002      	add	sp, #8
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	46c0      	nop			; (mov r8, r8)
 8000ed4:	fe3fffff 	.word	0xfe3fffff

08000ed8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	23e0      	movs	r3, #224	; 0xe0
 8000ee6:	045b      	lsls	r3, r3, #17
 8000ee8:	4013      	ands	r3, r2
}
 8000eea:	0018      	movs	r0, r3
 8000eec:	46bd      	mov	sp, r7
 8000eee:	b002      	add	sp, #8
 8000ef0:	bd80      	pop	{r7, pc}

08000ef2 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	b084      	sub	sp, #16
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	60f8      	str	r0, [r7, #12]
 8000efa:	60b9      	str	r1, [r7, #8]
 8000efc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	695b      	ldr	r3, [r3, #20]
 8000f02:	68ba      	ldr	r2, [r7, #8]
 8000f04:	2104      	movs	r1, #4
 8000f06:	400a      	ands	r2, r1
 8000f08:	2107      	movs	r1, #7
 8000f0a:	4091      	lsls	r1, r2
 8000f0c:	000a      	movs	r2, r1
 8000f0e:	43d2      	mvns	r2, r2
 8000f10:	401a      	ands	r2, r3
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	2104      	movs	r1, #4
 8000f16:	400b      	ands	r3, r1
 8000f18:	6879      	ldr	r1, [r7, #4]
 8000f1a:	4099      	lsls	r1, r3
 8000f1c:	000b      	movs	r3, r1
 8000f1e:	431a      	orrs	r2, r3
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000f24:	46c0      	nop			; (mov r8, r8)
 8000f26:	46bd      	mov	sp, r7
 8000f28:	b004      	add	sp, #16
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	695b      	ldr	r3, [r3, #20]
 8000f3a:	683a      	ldr	r2, [r7, #0]
 8000f3c:	2104      	movs	r1, #4
 8000f3e:	400a      	ands	r2, r1
 8000f40:	2107      	movs	r1, #7
 8000f42:	4091      	lsls	r1, r2
 8000f44:	000a      	movs	r2, r1
 8000f46:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	2104      	movs	r1, #4
 8000f4c:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000f4e:	40da      	lsrs	r2, r3
 8000f50:	0013      	movs	r3, r2
}
 8000f52:	0018      	movs	r0, r3
 8000f54:	46bd      	mov	sp, r7
 8000f56:	b002      	add	sp, #8
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	b082      	sub	sp, #8
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	68da      	ldr	r2, [r3, #12]
 8000f66:	23c0      	movs	r3, #192	; 0xc0
 8000f68:	011b      	lsls	r3, r3, #4
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	d101      	bne.n	8000f72 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000f6e:	2301      	movs	r3, #1
 8000f70:	e000      	b.n	8000f74 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000f72:	2300      	movs	r3, #0
}
 8000f74:	0018      	movs	r0, r3
 8000f76:	46bd      	mov	sp, r7
 8000f78:	b002      	add	sp, #8
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	60f8      	str	r0, [r7, #12]
 8000f84:	60b9      	str	r1, [r7, #8]
 8000f86:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f8c:	68ba      	ldr	r2, [r7, #8]
 8000f8e:	211f      	movs	r1, #31
 8000f90:	400a      	ands	r2, r1
 8000f92:	210f      	movs	r1, #15
 8000f94:	4091      	lsls	r1, r2
 8000f96:	000a      	movs	r2, r1
 8000f98:	43d2      	mvns	r2, r2
 8000f9a:	401a      	ands	r2, r3
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	0e9b      	lsrs	r3, r3, #26
 8000fa0:	210f      	movs	r1, #15
 8000fa2:	4019      	ands	r1, r3
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	201f      	movs	r0, #31
 8000fa8:	4003      	ands	r3, r0
 8000faa:	4099      	lsls	r1, r3
 8000fac:	000b      	movs	r3, r1
 8000fae:	431a      	orrs	r2, r3
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000fb4:	46c0      	nop			; (mov r8, r8)
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	b004      	add	sp, #16
 8000fba:	bd80      	pop	{r7, pc}

08000fbc <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
 8000fc4:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	035b      	lsls	r3, r3, #13
 8000fce:	0b5b      	lsrs	r3, r3, #13
 8000fd0:	431a      	orrs	r2, r3
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000fd6:	46c0      	nop			; (mov r8, r8)
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	b002      	add	sp, #8
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b082      	sub	sp, #8
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
 8000fe6:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fec:	683a      	ldr	r2, [r7, #0]
 8000fee:	0352      	lsls	r2, r2, #13
 8000ff0:	0b52      	lsrs	r2, r2, #13
 8000ff2:	43d2      	mvns	r2, r2
 8000ff4:	401a      	ands	r2, r3
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000ffa:	46c0      	nop			; (mov r8, r8)
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	b002      	add	sp, #8
 8001000:	bd80      	pop	{r7, pc}
	...

08001004 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	60f8      	str	r0, [r7, #12]
 800100c:	60b9      	str	r1, [r7, #8]
 800100e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	695b      	ldr	r3, [r3, #20]
 8001014:	68ba      	ldr	r2, [r7, #8]
 8001016:	0212      	lsls	r2, r2, #8
 8001018:	43d2      	mvns	r2, r2
 800101a:	401a      	ands	r2, r3
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	021b      	lsls	r3, r3, #8
 8001020:	6879      	ldr	r1, [r7, #4]
 8001022:	400b      	ands	r3, r1
 8001024:	4904      	ldr	r1, [pc, #16]	; (8001038 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001026:	400b      	ands	r3, r1
 8001028:	431a      	orrs	r2, r3
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800102e:	46c0      	nop			; (mov r8, r8)
 8001030:	46bd      	mov	sp, r7
 8001032:	b004      	add	sp, #16
 8001034:	bd80      	pop	{r7, pc}
 8001036:	46c0      	nop			; (mov r8, r8)
 8001038:	07ffff00 	.word	0x07ffff00

0800103c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	689b      	ldr	r3, [r3, #8]
 8001048:	4a05      	ldr	r2, [pc, #20]	; (8001060 <LL_ADC_EnableInternalRegulator+0x24>)
 800104a:	4013      	ands	r3, r2
 800104c:	2280      	movs	r2, #128	; 0x80
 800104e:	0552      	lsls	r2, r2, #21
 8001050:	431a      	orrs	r2, r3
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001056:	46c0      	nop			; (mov r8, r8)
 8001058:	46bd      	mov	sp, r7
 800105a:	b002      	add	sp, #8
 800105c:	bd80      	pop	{r7, pc}
 800105e:	46c0      	nop			; (mov r8, r8)
 8001060:	6fffffe8 	.word	0x6fffffe8

08001064 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	689a      	ldr	r2, [r3, #8]
 8001070:	2380      	movs	r3, #128	; 0x80
 8001072:	055b      	lsls	r3, r3, #21
 8001074:	401a      	ands	r2, r3
 8001076:	2380      	movs	r3, #128	; 0x80
 8001078:	055b      	lsls	r3, r3, #21
 800107a:	429a      	cmp	r2, r3
 800107c:	d101      	bne.n	8001082 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800107e:	2301      	movs	r3, #1
 8001080:	e000      	b.n	8001084 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001082:	2300      	movs	r3, #0
}
 8001084:	0018      	movs	r0, r3
 8001086:	46bd      	mov	sp, r7
 8001088:	b002      	add	sp, #8
 800108a:	bd80      	pop	{r7, pc}

0800108c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	4a04      	ldr	r2, [pc, #16]	; (80010ac <LL_ADC_Enable+0x20>)
 800109a:	4013      	ands	r3, r2
 800109c:	2201      	movs	r2, #1
 800109e:	431a      	orrs	r2, r3
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80010a4:	46c0      	nop			; (mov r8, r8)
 80010a6:	46bd      	mov	sp, r7
 80010a8:	b002      	add	sp, #8
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	7fffffe8 	.word	0x7fffffe8

080010b0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	689b      	ldr	r3, [r3, #8]
 80010bc:	2201      	movs	r2, #1
 80010be:	4013      	ands	r3, r2
 80010c0:	2b01      	cmp	r3, #1
 80010c2:	d101      	bne.n	80010c8 <LL_ADC_IsEnabled+0x18>
 80010c4:	2301      	movs	r3, #1
 80010c6:	e000      	b.n	80010ca <LL_ADC_IsEnabled+0x1a>
 80010c8:	2300      	movs	r3, #0
}
 80010ca:	0018      	movs	r0, r3
 80010cc:	46bd      	mov	sp, r7
 80010ce:	b002      	add	sp, #8
 80010d0:	bd80      	pop	{r7, pc}
	...

080010d4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	689b      	ldr	r3, [r3, #8]
 80010e0:	4a04      	ldr	r2, [pc, #16]	; (80010f4 <LL_ADC_REG_StartConversion+0x20>)
 80010e2:	4013      	ands	r3, r2
 80010e4:	2204      	movs	r2, #4
 80010e6:	431a      	orrs	r2, r3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80010ec:	46c0      	nop			; (mov r8, r8)
 80010ee:	46bd      	mov	sp, r7
 80010f0:	b002      	add	sp, #8
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	7fffffe8 	.word	0x7fffffe8

080010f8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	689b      	ldr	r3, [r3, #8]
 8001104:	2204      	movs	r2, #4
 8001106:	4013      	ands	r3, r2
 8001108:	2b04      	cmp	r3, #4
 800110a:	d101      	bne.n	8001110 <LL_ADC_REG_IsConversionOngoing+0x18>
 800110c:	2301      	movs	r3, #1
 800110e:	e000      	b.n	8001112 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001110:	2300      	movs	r3, #0
}
 8001112:	0018      	movs	r0, r3
 8001114:	46bd      	mov	sp, r7
 8001116:	b002      	add	sp, #8
 8001118:	bd80      	pop	{r7, pc}
	...

0800111c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b088      	sub	sp, #32
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001124:	231f      	movs	r3, #31
 8001126:	18fb      	adds	r3, r7, r3
 8001128:	2200      	movs	r2, #0
 800112a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 800112c:	2300      	movs	r3, #0
 800112e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8001130:	2300      	movs	r3, #0
 8001132:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001134:	2300      	movs	r3, #0
 8001136:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d101      	bne.n	8001142 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	e17f      	b.n	8001442 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001146:	2b00      	cmp	r3, #0
 8001148:	d10a      	bne.n	8001160 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	0018      	movs	r0, r3
 800114e:	f7ff fce9 	bl	8000b24 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2200      	movs	r2, #0
 8001156:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2254      	movs	r2, #84	; 0x54
 800115c:	2100      	movs	r1, #0
 800115e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	0018      	movs	r0, r3
 8001166:	f7ff ff7d 	bl	8001064 <LL_ADC_IsInternalRegulatorEnabled>
 800116a:	1e03      	subs	r3, r0, #0
 800116c:	d115      	bne.n	800119a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	0018      	movs	r0, r3
 8001174:	f7ff ff62 	bl	800103c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001178:	4bb4      	ldr	r3, [pc, #720]	; (800144c <HAL_ADC_Init+0x330>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	49b4      	ldr	r1, [pc, #720]	; (8001450 <HAL_ADC_Init+0x334>)
 800117e:	0018      	movs	r0, r3
 8001180:	f7fe ffca 	bl	8000118 <__udivsi3>
 8001184:	0003      	movs	r3, r0
 8001186:	3301      	adds	r3, #1
 8001188:	005b      	lsls	r3, r3, #1
 800118a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800118c:	e002      	b.n	8001194 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	3b01      	subs	r3, #1
 8001192:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d1f9      	bne.n	800118e <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	0018      	movs	r0, r3
 80011a0:	f7ff ff60 	bl	8001064 <LL_ADC_IsInternalRegulatorEnabled>
 80011a4:	1e03      	subs	r3, r0, #0
 80011a6:	d10f      	bne.n	80011c8 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011ac:	2210      	movs	r2, #16
 80011ae:	431a      	orrs	r2, r3
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011b8:	2201      	movs	r2, #1
 80011ba:	431a      	orrs	r2, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80011c0:	231f      	movs	r3, #31
 80011c2:	18fb      	adds	r3, r7, r3
 80011c4:	2201      	movs	r2, #1
 80011c6:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	0018      	movs	r0, r3
 80011ce:	f7ff ff93 	bl	80010f8 <LL_ADC_REG_IsConversionOngoing>
 80011d2:	0003      	movs	r3, r0
 80011d4:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011da:	2210      	movs	r2, #16
 80011dc:	4013      	ands	r3, r2
 80011de:	d000      	beq.n	80011e2 <HAL_ADC_Init+0xc6>
 80011e0:	e122      	b.n	8001428 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d000      	beq.n	80011ea <HAL_ADC_Init+0xce>
 80011e8:	e11e      	b.n	8001428 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011ee:	4a99      	ldr	r2, [pc, #612]	; (8001454 <HAL_ADC_Init+0x338>)
 80011f0:	4013      	ands	r3, r2
 80011f2:	2202      	movs	r2, #2
 80011f4:	431a      	orrs	r2, r3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	0018      	movs	r0, r3
 8001200:	f7ff ff56 	bl	80010b0 <LL_ADC_IsEnabled>
 8001204:	1e03      	subs	r3, r0, #0
 8001206:	d000      	beq.n	800120a <HAL_ADC_Init+0xee>
 8001208:	e0ad      	b.n	8001366 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	7e1b      	ldrb	r3, [r3, #24]
 8001212:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001214:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	7e5b      	ldrb	r3, [r3, #25]
 800121a:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800121c:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	7e9b      	ldrb	r3, [r3, #26]
 8001222:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001224:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122a:	2b00      	cmp	r3, #0
 800122c:	d002      	beq.n	8001234 <HAL_ADC_Init+0x118>
 800122e:	2380      	movs	r3, #128	; 0x80
 8001230:	015b      	lsls	r3, r3, #5
 8001232:	e000      	b.n	8001236 <HAL_ADC_Init+0x11a>
 8001234:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001236:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800123c:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	691b      	ldr	r3, [r3, #16]
 8001242:	2b00      	cmp	r3, #0
 8001244:	da04      	bge.n	8001250 <HAL_ADC_Init+0x134>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	691b      	ldr	r3, [r3, #16]
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	085b      	lsrs	r3, r3, #1
 800124e:	e001      	b.n	8001254 <HAL_ADC_Init+0x138>
 8001250:	2380      	movs	r3, #128	; 0x80
 8001252:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8001254:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	212c      	movs	r1, #44	; 0x2c
 800125a:	5c5b      	ldrb	r3, [r3, r1]
 800125c:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800125e:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001260:	69ba      	ldr	r2, [r7, #24]
 8001262:	4313      	orrs	r3, r2
 8001264:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2220      	movs	r2, #32
 800126a:	5c9b      	ldrb	r3, [r3, r2]
 800126c:	2b01      	cmp	r3, #1
 800126e:	d115      	bne.n	800129c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	7e9b      	ldrb	r3, [r3, #26]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d105      	bne.n	8001284 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001278:	69bb      	ldr	r3, [r7, #24]
 800127a:	2280      	movs	r2, #128	; 0x80
 800127c:	0252      	lsls	r2, r2, #9
 800127e:	4313      	orrs	r3, r2
 8001280:	61bb      	str	r3, [r7, #24]
 8001282:	e00b      	b.n	800129c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001288:	2220      	movs	r2, #32
 800128a:	431a      	orrs	r2, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001294:	2201      	movs	r2, #1
 8001296:	431a      	orrs	r2, r3
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d00a      	beq.n	80012ba <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012a8:	23e0      	movs	r3, #224	; 0xe0
 80012aa:	005b      	lsls	r3, r3, #1
 80012ac:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80012b2:	4313      	orrs	r3, r2
 80012b4:	69ba      	ldr	r2, [r7, #24]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	68db      	ldr	r3, [r3, #12]
 80012c0:	4a65      	ldr	r2, [pc, #404]	; (8001458 <HAL_ADC_Init+0x33c>)
 80012c2:	4013      	ands	r3, r2
 80012c4:	0019      	movs	r1, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	69ba      	ldr	r2, [r7, #24]
 80012cc:	430a      	orrs	r2, r1
 80012ce:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	0f9b      	lsrs	r3, r3, #30
 80012d6:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80012dc:	4313      	orrs	r3, r2
 80012de:	697a      	ldr	r2, [r7, #20]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	223c      	movs	r2, #60	; 0x3c
 80012e8:	5c9b      	ldrb	r3, [r3, r2]
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d111      	bne.n	8001312 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	0f9b      	lsrs	r3, r3, #30
 80012f4:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80012fa:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8001300:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8001306:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	4313      	orrs	r3, r2
 800130c:	2201      	movs	r2, #1
 800130e:	4313      	orrs	r3, r2
 8001310:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	691b      	ldr	r3, [r3, #16]
 8001318:	4a50      	ldr	r2, [pc, #320]	; (800145c <HAL_ADC_Init+0x340>)
 800131a:	4013      	ands	r3, r2
 800131c:	0019      	movs	r1, r3
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	697a      	ldr	r2, [r7, #20]
 8001324:	430a      	orrs	r2, r1
 8001326:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	685a      	ldr	r2, [r3, #4]
 800132c:	23c0      	movs	r3, #192	; 0xc0
 800132e:	061b      	lsls	r3, r3, #24
 8001330:	429a      	cmp	r2, r3
 8001332:	d018      	beq.n	8001366 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001338:	2380      	movs	r3, #128	; 0x80
 800133a:	05db      	lsls	r3, r3, #23
 800133c:	429a      	cmp	r2, r3
 800133e:	d012      	beq.n	8001366 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001344:	2380      	movs	r3, #128	; 0x80
 8001346:	061b      	lsls	r3, r3, #24
 8001348:	429a      	cmp	r2, r3
 800134a:	d00c      	beq.n	8001366 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800134c:	4b44      	ldr	r3, [pc, #272]	; (8001460 <HAL_ADC_Init+0x344>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a44      	ldr	r2, [pc, #272]	; (8001464 <HAL_ADC_Init+0x348>)
 8001352:	4013      	ands	r3, r2
 8001354:	0019      	movs	r1, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	685a      	ldr	r2, [r3, #4]
 800135a:	23f0      	movs	r3, #240	; 0xf0
 800135c:	039b      	lsls	r3, r3, #14
 800135e:	401a      	ands	r2, r3
 8001360:	4b3f      	ldr	r3, [pc, #252]	; (8001460 <HAL_ADC_Init+0x344>)
 8001362:	430a      	orrs	r2, r1
 8001364:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6818      	ldr	r0, [r3, #0]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800136e:	001a      	movs	r2, r3
 8001370:	2100      	movs	r1, #0
 8001372:	f7ff fdbe 	bl	8000ef2 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6818      	ldr	r0, [r3, #0]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800137e:	493a      	ldr	r1, [pc, #232]	; (8001468 <HAL_ADC_Init+0x34c>)
 8001380:	001a      	movs	r2, r3
 8001382:	f7ff fdb6 	bl	8000ef2 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	691b      	ldr	r3, [r3, #16]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d109      	bne.n	80013a2 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2110      	movs	r1, #16
 800139a:	4249      	negs	r1, r1
 800139c:	430a      	orrs	r2, r1
 800139e:	629a      	str	r2, [r3, #40]	; 0x28
 80013a0:	e018      	b.n	80013d4 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	691a      	ldr	r2, [r3, #16]
 80013a6:	2380      	movs	r3, #128	; 0x80
 80013a8:	039b      	lsls	r3, r3, #14
 80013aa:	429a      	cmp	r2, r3
 80013ac:	d112      	bne.n	80013d4 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	69db      	ldr	r3, [r3, #28]
 80013b8:	3b01      	subs	r3, #1
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	221c      	movs	r2, #28
 80013be:	4013      	ands	r3, r2
 80013c0:	2210      	movs	r2, #16
 80013c2:	4252      	negs	r2, r2
 80013c4:	409a      	lsls	r2, r3
 80013c6:	0011      	movs	r1, r2
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	430a      	orrs	r2, r1
 80013d2:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	2100      	movs	r1, #0
 80013da:	0018      	movs	r0, r3
 80013dc:	f7ff fda6 	bl	8000f2c <LL_ADC_GetSamplingTimeCommonChannels>
 80013e0:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80013e6:	429a      	cmp	r2, r3
 80013e8:	d10b      	bne.n	8001402 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2200      	movs	r2, #0
 80013ee:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013f4:	2203      	movs	r2, #3
 80013f6:	4393      	bics	r3, r2
 80013f8:	2201      	movs	r2, #1
 80013fa:	431a      	orrs	r2, r3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001400:	e01c      	b.n	800143c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001406:	2212      	movs	r2, #18
 8001408:	4393      	bics	r3, r2
 800140a:	2210      	movs	r2, #16
 800140c:	431a      	orrs	r2, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001416:	2201      	movs	r2, #1
 8001418:	431a      	orrs	r2, r3
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 800141e:	231f      	movs	r3, #31
 8001420:	18fb      	adds	r3, r7, r3
 8001422:	2201      	movs	r2, #1
 8001424:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001426:	e009      	b.n	800143c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800142c:	2210      	movs	r2, #16
 800142e:	431a      	orrs	r2, r3
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001434:	231f      	movs	r3, #31
 8001436:	18fb      	adds	r3, r7, r3
 8001438:	2201      	movs	r2, #1
 800143a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800143c:	231f      	movs	r3, #31
 800143e:	18fb      	adds	r3, r7, r3
 8001440:	781b      	ldrb	r3, [r3, #0]
}
 8001442:	0018      	movs	r0, r3
 8001444:	46bd      	mov	sp, r7
 8001446:	b008      	add	sp, #32
 8001448:	bd80      	pop	{r7, pc}
 800144a:	46c0      	nop			; (mov r8, r8)
 800144c:	20000000 	.word	0x20000000
 8001450:	00030d40 	.word	0x00030d40
 8001454:	fffffefd 	.word	0xfffffefd
 8001458:	fffe0201 	.word	0xfffe0201
 800145c:	1ffffc02 	.word	0x1ffffc02
 8001460:	40012708 	.word	0x40012708
 8001464:	ffc3ffff 	.word	0xffc3ffff
 8001468:	07ffff04 	.word	0x07ffff04

0800146c <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800146c:	b5b0      	push	{r4, r5, r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	0018      	movs	r0, r3
 800147a:	f7ff fe3d 	bl	80010f8 <LL_ADC_REG_IsConversionOngoing>
 800147e:	1e03      	subs	r3, r0, #0
 8001480:	d135      	bne.n	80014ee <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2254      	movs	r2, #84	; 0x54
 8001486:	5c9b      	ldrb	r3, [r3, r2]
 8001488:	2b01      	cmp	r3, #1
 800148a:	d101      	bne.n	8001490 <HAL_ADC_Start+0x24>
 800148c:	2302      	movs	r3, #2
 800148e:	e035      	b.n	80014fc <HAL_ADC_Start+0x90>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2254      	movs	r2, #84	; 0x54
 8001494:	2101      	movs	r1, #1
 8001496:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001498:	250f      	movs	r5, #15
 800149a:	197c      	adds	r4, r7, r5
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	0018      	movs	r0, r3
 80014a0:	f000 faaa 	bl	80019f8 <ADC_Enable>
 80014a4:	0003      	movs	r3, r0
 80014a6:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80014a8:	197b      	adds	r3, r7, r5
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d119      	bne.n	80014e4 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014b4:	4a13      	ldr	r2, [pc, #76]	; (8001504 <HAL_ADC_Start+0x98>)
 80014b6:	4013      	ands	r3, r2
 80014b8:	2280      	movs	r2, #128	; 0x80
 80014ba:	0052      	lsls	r2, r2, #1
 80014bc:	431a      	orrs	r2, r3
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2200      	movs	r2, #0
 80014c6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	221c      	movs	r2, #28
 80014ce:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2254      	movs	r2, #84	; 0x54
 80014d4:	2100      	movs	r1, #0
 80014d6:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	0018      	movs	r0, r3
 80014de:	f7ff fdf9 	bl	80010d4 <LL_ADC_REG_StartConversion>
 80014e2:	e008      	b.n	80014f6 <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2254      	movs	r2, #84	; 0x54
 80014e8:	2100      	movs	r1, #0
 80014ea:	5499      	strb	r1, [r3, r2]
 80014ec:	e003      	b.n	80014f6 <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80014ee:	230f      	movs	r3, #15
 80014f0:	18fb      	adds	r3, r7, r3
 80014f2:	2202      	movs	r2, #2
 80014f4:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80014f6:	230f      	movs	r3, #15
 80014f8:	18fb      	adds	r3, r7, r3
 80014fa:	781b      	ldrb	r3, [r3, #0]
}
 80014fc:	0018      	movs	r0, r3
 80014fe:	46bd      	mov	sp, r7
 8001500:	b004      	add	sp, #16
 8001502:	bdb0      	pop	{r4, r5, r7, pc}
 8001504:	fffff0fe 	.word	0xfffff0fe

08001508 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	695b      	ldr	r3, [r3, #20]
 8001516:	2b08      	cmp	r3, #8
 8001518:	d102      	bne.n	8001520 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 800151a:	2308      	movs	r3, #8
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	e00f      	b.n	8001540 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	68db      	ldr	r3, [r3, #12]
 8001526:	2201      	movs	r2, #1
 8001528:	4013      	ands	r3, r2
 800152a:	d007      	beq.n	800153c <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001530:	2220      	movs	r2, #32
 8001532:	431a      	orrs	r2, r3
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	e072      	b.n	8001622 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 800153c:	2304      	movs	r3, #4
 800153e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001540:	f7ff fc96 	bl	8000e70 <HAL_GetTick>
 8001544:	0003      	movs	r3, r0
 8001546:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001548:	e01f      	b.n	800158a <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	3301      	adds	r3, #1
 800154e:	d01c      	beq.n	800158a <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001550:	f7ff fc8e 	bl	8000e70 <HAL_GetTick>
 8001554:	0002      	movs	r2, r0
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	683a      	ldr	r2, [r7, #0]
 800155c:	429a      	cmp	r2, r3
 800155e:	d302      	bcc.n	8001566 <HAL_ADC_PollForConversion+0x5e>
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d111      	bne.n	800158a <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	68fa      	ldr	r2, [r7, #12]
 800156e:	4013      	ands	r3, r2
 8001570:	d10b      	bne.n	800158a <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001576:	2204      	movs	r2, #4
 8001578:	431a      	orrs	r2, r3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2254      	movs	r2, #84	; 0x54
 8001582:	2100      	movs	r1, #0
 8001584:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001586:	2303      	movs	r3, #3
 8001588:	e04b      	b.n	8001622 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	68fa      	ldr	r2, [r7, #12]
 8001592:	4013      	ands	r3, r2
 8001594:	d0d9      	beq.n	800154a <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800159a:	2280      	movs	r2, #128	; 0x80
 800159c:	0092      	lsls	r2, r2, #2
 800159e:	431a      	orrs	r2, r3
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	0018      	movs	r0, r3
 80015aa:	f7ff fcd6 	bl	8000f5a <LL_ADC_REG_IsTriggerSourceSWStart>
 80015ae:	1e03      	subs	r3, r0, #0
 80015b0:	d02e      	beq.n	8001610 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	7e9b      	ldrb	r3, [r3, #26]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d12a      	bne.n	8001610 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2208      	movs	r2, #8
 80015c2:	4013      	ands	r3, r2
 80015c4:	2b08      	cmp	r3, #8
 80015c6:	d123      	bne.n	8001610 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	0018      	movs	r0, r3
 80015ce:	f7ff fd93 	bl	80010f8 <LL_ADC_REG_IsConversionOngoing>
 80015d2:	1e03      	subs	r3, r0, #0
 80015d4:	d110      	bne.n	80015f8 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	685a      	ldr	r2, [r3, #4]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	210c      	movs	r1, #12
 80015e2:	438a      	bics	r2, r1
 80015e4:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015ea:	4a10      	ldr	r2, [pc, #64]	; (800162c <HAL_ADC_PollForConversion+0x124>)
 80015ec:	4013      	ands	r3, r2
 80015ee:	2201      	movs	r2, #1
 80015f0:	431a      	orrs	r2, r3
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	659a      	str	r2, [r3, #88]	; 0x58
 80015f6:	e00b      	b.n	8001610 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015fc:	2220      	movs	r2, #32
 80015fe:	431a      	orrs	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001608:	2201      	movs	r2, #1
 800160a:	431a      	orrs	r2, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	7e1b      	ldrb	r3, [r3, #24]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d103      	bne.n	8001620 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	220c      	movs	r2, #12
 800161e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001620:	2300      	movs	r3, #0
}
 8001622:	0018      	movs	r0, r3
 8001624:	46bd      	mov	sp, r7
 8001626:	b004      	add	sp, #16
 8001628:	bd80      	pop	{r7, pc}
 800162a:	46c0      	nop			; (mov r8, r8)
 800162c:	fffffefe 	.word	0xfffffefe

08001630 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800163e:	0018      	movs	r0, r3
 8001640:	46bd      	mov	sp, r7
 8001642:	b002      	add	sp, #8
 8001644:	bd80      	pop	{r7, pc}
	...

08001648 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b086      	sub	sp, #24
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001652:	2317      	movs	r3, #23
 8001654:	18fb      	adds	r3, r7, r3
 8001656:	2200      	movs	r2, #0
 8001658:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800165a:	2300      	movs	r3, #0
 800165c:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2254      	movs	r2, #84	; 0x54
 8001662:	5c9b      	ldrb	r3, [r3, r2]
 8001664:	2b01      	cmp	r3, #1
 8001666:	d101      	bne.n	800166c <HAL_ADC_ConfigChannel+0x24>
 8001668:	2302      	movs	r3, #2
 800166a:	e1c0      	b.n	80019ee <HAL_ADC_ConfigChannel+0x3a6>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2254      	movs	r2, #84	; 0x54
 8001670:	2101      	movs	r1, #1
 8001672:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	0018      	movs	r0, r3
 800167a:	f7ff fd3d 	bl	80010f8 <LL_ADC_REG_IsConversionOngoing>
 800167e:	1e03      	subs	r3, r0, #0
 8001680:	d000      	beq.n	8001684 <HAL_ADC_ConfigChannel+0x3c>
 8001682:	e1a3      	b.n	80019cc <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	2b02      	cmp	r3, #2
 800168a:	d100      	bne.n	800168e <HAL_ADC_ConfigChannel+0x46>
 800168c:	e143      	b.n	8001916 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	691a      	ldr	r2, [r3, #16]
 8001692:	2380      	movs	r3, #128	; 0x80
 8001694:	061b      	lsls	r3, r3, #24
 8001696:	429a      	cmp	r2, r3
 8001698:	d004      	beq.n	80016a4 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800169e:	4ac1      	ldr	r2, [pc, #772]	; (80019a4 <HAL_ADC_ConfigChannel+0x35c>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d108      	bne.n	80016b6 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	0019      	movs	r1, r3
 80016ae:	0010      	movs	r0, r2
 80016b0:	f7ff fc84 	bl	8000fbc <LL_ADC_REG_SetSequencerChAdd>
 80016b4:	e0c9      	b.n	800184a <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	211f      	movs	r1, #31
 80016c0:	400b      	ands	r3, r1
 80016c2:	210f      	movs	r1, #15
 80016c4:	4099      	lsls	r1, r3
 80016c6:	000b      	movs	r3, r1
 80016c8:	43db      	mvns	r3, r3
 80016ca:	4013      	ands	r3, r2
 80016cc:	0019      	movs	r1, r3
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	035b      	lsls	r3, r3, #13
 80016d4:	0b5b      	lsrs	r3, r3, #13
 80016d6:	d105      	bne.n	80016e4 <HAL_ADC_ConfigChannel+0x9c>
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	0e9b      	lsrs	r3, r3, #26
 80016de:	221f      	movs	r2, #31
 80016e0:	4013      	ands	r3, r2
 80016e2:	e098      	b.n	8001816 <HAL_ADC_ConfigChannel+0x1ce>
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2201      	movs	r2, #1
 80016ea:	4013      	ands	r3, r2
 80016ec:	d000      	beq.n	80016f0 <HAL_ADC_ConfigChannel+0xa8>
 80016ee:	e091      	b.n	8001814 <HAL_ADC_ConfigChannel+0x1cc>
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	2202      	movs	r2, #2
 80016f6:	4013      	ands	r3, r2
 80016f8:	d000      	beq.n	80016fc <HAL_ADC_ConfigChannel+0xb4>
 80016fa:	e089      	b.n	8001810 <HAL_ADC_ConfigChannel+0x1c8>
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	2204      	movs	r2, #4
 8001702:	4013      	ands	r3, r2
 8001704:	d000      	beq.n	8001708 <HAL_ADC_ConfigChannel+0xc0>
 8001706:	e081      	b.n	800180c <HAL_ADC_ConfigChannel+0x1c4>
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2208      	movs	r2, #8
 800170e:	4013      	ands	r3, r2
 8001710:	d000      	beq.n	8001714 <HAL_ADC_ConfigChannel+0xcc>
 8001712:	e079      	b.n	8001808 <HAL_ADC_ConfigChannel+0x1c0>
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	2210      	movs	r2, #16
 800171a:	4013      	ands	r3, r2
 800171c:	d000      	beq.n	8001720 <HAL_ADC_ConfigChannel+0xd8>
 800171e:	e071      	b.n	8001804 <HAL_ADC_ConfigChannel+0x1bc>
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	2220      	movs	r2, #32
 8001726:	4013      	ands	r3, r2
 8001728:	d000      	beq.n	800172c <HAL_ADC_ConfigChannel+0xe4>
 800172a:	e069      	b.n	8001800 <HAL_ADC_ConfigChannel+0x1b8>
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2240      	movs	r2, #64	; 0x40
 8001732:	4013      	ands	r3, r2
 8001734:	d000      	beq.n	8001738 <HAL_ADC_ConfigChannel+0xf0>
 8001736:	e061      	b.n	80017fc <HAL_ADC_ConfigChannel+0x1b4>
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	2280      	movs	r2, #128	; 0x80
 800173e:	4013      	ands	r3, r2
 8001740:	d000      	beq.n	8001744 <HAL_ADC_ConfigChannel+0xfc>
 8001742:	e059      	b.n	80017f8 <HAL_ADC_ConfigChannel+0x1b0>
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	2380      	movs	r3, #128	; 0x80
 800174a:	005b      	lsls	r3, r3, #1
 800174c:	4013      	ands	r3, r2
 800174e:	d151      	bne.n	80017f4 <HAL_ADC_ConfigChannel+0x1ac>
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	2380      	movs	r3, #128	; 0x80
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	4013      	ands	r3, r2
 800175a:	d149      	bne.n	80017f0 <HAL_ADC_ConfigChannel+0x1a8>
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	2380      	movs	r3, #128	; 0x80
 8001762:	00db      	lsls	r3, r3, #3
 8001764:	4013      	ands	r3, r2
 8001766:	d141      	bne.n	80017ec <HAL_ADC_ConfigChannel+0x1a4>
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	2380      	movs	r3, #128	; 0x80
 800176e:	011b      	lsls	r3, r3, #4
 8001770:	4013      	ands	r3, r2
 8001772:	d139      	bne.n	80017e8 <HAL_ADC_ConfigChannel+0x1a0>
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	2380      	movs	r3, #128	; 0x80
 800177a:	015b      	lsls	r3, r3, #5
 800177c:	4013      	ands	r3, r2
 800177e:	d131      	bne.n	80017e4 <HAL_ADC_ConfigChannel+0x19c>
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	2380      	movs	r3, #128	; 0x80
 8001786:	019b      	lsls	r3, r3, #6
 8001788:	4013      	ands	r3, r2
 800178a:	d129      	bne.n	80017e0 <HAL_ADC_ConfigChannel+0x198>
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	2380      	movs	r3, #128	; 0x80
 8001792:	01db      	lsls	r3, r3, #7
 8001794:	4013      	ands	r3, r2
 8001796:	d121      	bne.n	80017dc <HAL_ADC_ConfigChannel+0x194>
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	2380      	movs	r3, #128	; 0x80
 800179e:	021b      	lsls	r3, r3, #8
 80017a0:	4013      	ands	r3, r2
 80017a2:	d119      	bne.n	80017d8 <HAL_ADC_ConfigChannel+0x190>
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	2380      	movs	r3, #128	; 0x80
 80017aa:	025b      	lsls	r3, r3, #9
 80017ac:	4013      	ands	r3, r2
 80017ae:	d111      	bne.n	80017d4 <HAL_ADC_ConfigChannel+0x18c>
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	2380      	movs	r3, #128	; 0x80
 80017b6:	029b      	lsls	r3, r3, #10
 80017b8:	4013      	ands	r3, r2
 80017ba:	d109      	bne.n	80017d0 <HAL_ADC_ConfigChannel+0x188>
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	2380      	movs	r3, #128	; 0x80
 80017c2:	02db      	lsls	r3, r3, #11
 80017c4:	4013      	ands	r3, r2
 80017c6:	d001      	beq.n	80017cc <HAL_ADC_ConfigChannel+0x184>
 80017c8:	2312      	movs	r3, #18
 80017ca:	e024      	b.n	8001816 <HAL_ADC_ConfigChannel+0x1ce>
 80017cc:	2300      	movs	r3, #0
 80017ce:	e022      	b.n	8001816 <HAL_ADC_ConfigChannel+0x1ce>
 80017d0:	2311      	movs	r3, #17
 80017d2:	e020      	b.n	8001816 <HAL_ADC_ConfigChannel+0x1ce>
 80017d4:	2310      	movs	r3, #16
 80017d6:	e01e      	b.n	8001816 <HAL_ADC_ConfigChannel+0x1ce>
 80017d8:	230f      	movs	r3, #15
 80017da:	e01c      	b.n	8001816 <HAL_ADC_ConfigChannel+0x1ce>
 80017dc:	230e      	movs	r3, #14
 80017de:	e01a      	b.n	8001816 <HAL_ADC_ConfigChannel+0x1ce>
 80017e0:	230d      	movs	r3, #13
 80017e2:	e018      	b.n	8001816 <HAL_ADC_ConfigChannel+0x1ce>
 80017e4:	230c      	movs	r3, #12
 80017e6:	e016      	b.n	8001816 <HAL_ADC_ConfigChannel+0x1ce>
 80017e8:	230b      	movs	r3, #11
 80017ea:	e014      	b.n	8001816 <HAL_ADC_ConfigChannel+0x1ce>
 80017ec:	230a      	movs	r3, #10
 80017ee:	e012      	b.n	8001816 <HAL_ADC_ConfigChannel+0x1ce>
 80017f0:	2309      	movs	r3, #9
 80017f2:	e010      	b.n	8001816 <HAL_ADC_ConfigChannel+0x1ce>
 80017f4:	2308      	movs	r3, #8
 80017f6:	e00e      	b.n	8001816 <HAL_ADC_ConfigChannel+0x1ce>
 80017f8:	2307      	movs	r3, #7
 80017fa:	e00c      	b.n	8001816 <HAL_ADC_ConfigChannel+0x1ce>
 80017fc:	2306      	movs	r3, #6
 80017fe:	e00a      	b.n	8001816 <HAL_ADC_ConfigChannel+0x1ce>
 8001800:	2305      	movs	r3, #5
 8001802:	e008      	b.n	8001816 <HAL_ADC_ConfigChannel+0x1ce>
 8001804:	2304      	movs	r3, #4
 8001806:	e006      	b.n	8001816 <HAL_ADC_ConfigChannel+0x1ce>
 8001808:	2303      	movs	r3, #3
 800180a:	e004      	b.n	8001816 <HAL_ADC_ConfigChannel+0x1ce>
 800180c:	2302      	movs	r3, #2
 800180e:	e002      	b.n	8001816 <HAL_ADC_ConfigChannel+0x1ce>
 8001810:	2301      	movs	r3, #1
 8001812:	e000      	b.n	8001816 <HAL_ADC_ConfigChannel+0x1ce>
 8001814:	2300      	movs	r3, #0
 8001816:	683a      	ldr	r2, [r7, #0]
 8001818:	6852      	ldr	r2, [r2, #4]
 800181a:	201f      	movs	r0, #31
 800181c:	4002      	ands	r2, r0
 800181e:	4093      	lsls	r3, r2
 8001820:	000a      	movs	r2, r1
 8001822:	431a      	orrs	r2, r3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	089b      	lsrs	r3, r3, #2
 800182e:	1c5a      	adds	r2, r3, #1
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	69db      	ldr	r3, [r3, #28]
 8001834:	429a      	cmp	r2, r3
 8001836:	d808      	bhi.n	800184a <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6818      	ldr	r0, [r3, #0]
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	6859      	ldr	r1, [r3, #4]
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	001a      	movs	r2, r3
 8001846:	f7ff fb99 	bl	8000f7c <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6818      	ldr	r0, [r3, #0]
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	6819      	ldr	r1, [r3, #0]
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	001a      	movs	r2, r3
 8001858:	f7ff fbd4 	bl	8001004 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	db00      	blt.n	8001866 <HAL_ADC_ConfigChannel+0x21e>
 8001864:	e0bc      	b.n	80019e0 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001866:	4b50      	ldr	r3, [pc, #320]	; (80019a8 <HAL_ADC_ConfigChannel+0x360>)
 8001868:	0018      	movs	r0, r3
 800186a:	f7ff fb35 	bl	8000ed8 <LL_ADC_GetCommonPathInternalCh>
 800186e:	0003      	movs	r3, r0
 8001870:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a4d      	ldr	r2, [pc, #308]	; (80019ac <HAL_ADC_ConfigChannel+0x364>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d122      	bne.n	80018c2 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800187c:	693a      	ldr	r2, [r7, #16]
 800187e:	2380      	movs	r3, #128	; 0x80
 8001880:	041b      	lsls	r3, r3, #16
 8001882:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001884:	d11d      	bne.n	80018c2 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	2280      	movs	r2, #128	; 0x80
 800188a:	0412      	lsls	r2, r2, #16
 800188c:	4313      	orrs	r3, r2
 800188e:	4a46      	ldr	r2, [pc, #280]	; (80019a8 <HAL_ADC_ConfigChannel+0x360>)
 8001890:	0019      	movs	r1, r3
 8001892:	0010      	movs	r0, r2
 8001894:	f7ff fb0c 	bl	8000eb0 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001898:	4b45      	ldr	r3, [pc, #276]	; (80019b0 <HAL_ADC_ConfigChannel+0x368>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4945      	ldr	r1, [pc, #276]	; (80019b4 <HAL_ADC_ConfigChannel+0x36c>)
 800189e:	0018      	movs	r0, r3
 80018a0:	f7fe fc3a 	bl	8000118 <__udivsi3>
 80018a4:	0003      	movs	r3, r0
 80018a6:	1c5a      	adds	r2, r3, #1
 80018a8:	0013      	movs	r3, r2
 80018aa:	005b      	lsls	r3, r3, #1
 80018ac:	189b      	adds	r3, r3, r2
 80018ae:	009b      	lsls	r3, r3, #2
 80018b0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80018b2:	e002      	b.n	80018ba <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	3b01      	subs	r3, #1
 80018b8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d1f9      	bne.n	80018b4 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80018c0:	e08e      	b.n	80019e0 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a3c      	ldr	r2, [pc, #240]	; (80019b8 <HAL_ADC_ConfigChannel+0x370>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d10e      	bne.n	80018ea <HAL_ADC_ConfigChannel+0x2a2>
 80018cc:	693a      	ldr	r2, [r7, #16]
 80018ce:	2380      	movs	r3, #128	; 0x80
 80018d0:	045b      	lsls	r3, r3, #17
 80018d2:	4013      	ands	r3, r2
 80018d4:	d109      	bne.n	80018ea <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	2280      	movs	r2, #128	; 0x80
 80018da:	0452      	lsls	r2, r2, #17
 80018dc:	4313      	orrs	r3, r2
 80018de:	4a32      	ldr	r2, [pc, #200]	; (80019a8 <HAL_ADC_ConfigChannel+0x360>)
 80018e0:	0019      	movs	r1, r3
 80018e2:	0010      	movs	r0, r2
 80018e4:	f7ff fae4 	bl	8000eb0 <LL_ADC_SetCommonPathInternalCh>
 80018e8:	e07a      	b.n	80019e0 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a33      	ldr	r2, [pc, #204]	; (80019bc <HAL_ADC_ConfigChannel+0x374>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d000      	beq.n	80018f6 <HAL_ADC_ConfigChannel+0x2ae>
 80018f4:	e074      	b.n	80019e0 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80018f6:	693a      	ldr	r2, [r7, #16]
 80018f8:	2380      	movs	r3, #128	; 0x80
 80018fa:	03db      	lsls	r3, r3, #15
 80018fc:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80018fe:	d000      	beq.n	8001902 <HAL_ADC_ConfigChannel+0x2ba>
 8001900:	e06e      	b.n	80019e0 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	2280      	movs	r2, #128	; 0x80
 8001906:	03d2      	lsls	r2, r2, #15
 8001908:	4313      	orrs	r3, r2
 800190a:	4a27      	ldr	r2, [pc, #156]	; (80019a8 <HAL_ADC_ConfigChannel+0x360>)
 800190c:	0019      	movs	r1, r3
 800190e:	0010      	movs	r0, r2
 8001910:	f7ff face 	bl	8000eb0 <LL_ADC_SetCommonPathInternalCh>
 8001914:	e064      	b.n	80019e0 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	691a      	ldr	r2, [r3, #16]
 800191a:	2380      	movs	r3, #128	; 0x80
 800191c:	061b      	lsls	r3, r3, #24
 800191e:	429a      	cmp	r2, r3
 8001920:	d004      	beq.n	800192c <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001926:	4a1f      	ldr	r2, [pc, #124]	; (80019a4 <HAL_ADC_ConfigChannel+0x35c>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d107      	bne.n	800193c <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	0019      	movs	r1, r3
 8001936:	0010      	movs	r0, r2
 8001938:	f7ff fb51 	bl	8000fde <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	2b00      	cmp	r3, #0
 8001942:	da4d      	bge.n	80019e0 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001944:	4b18      	ldr	r3, [pc, #96]	; (80019a8 <HAL_ADC_ConfigChannel+0x360>)
 8001946:	0018      	movs	r0, r3
 8001948:	f7ff fac6 	bl	8000ed8 <LL_ADC_GetCommonPathInternalCh>
 800194c:	0003      	movs	r3, r0
 800194e:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a15      	ldr	r2, [pc, #84]	; (80019ac <HAL_ADC_ConfigChannel+0x364>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d108      	bne.n	800196c <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	4a18      	ldr	r2, [pc, #96]	; (80019c0 <HAL_ADC_ConfigChannel+0x378>)
 800195e:	4013      	ands	r3, r2
 8001960:	4a11      	ldr	r2, [pc, #68]	; (80019a8 <HAL_ADC_ConfigChannel+0x360>)
 8001962:	0019      	movs	r1, r3
 8001964:	0010      	movs	r0, r2
 8001966:	f7ff faa3 	bl	8000eb0 <LL_ADC_SetCommonPathInternalCh>
 800196a:	e039      	b.n	80019e0 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a11      	ldr	r2, [pc, #68]	; (80019b8 <HAL_ADC_ConfigChannel+0x370>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d108      	bne.n	8001988 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	4a12      	ldr	r2, [pc, #72]	; (80019c4 <HAL_ADC_ConfigChannel+0x37c>)
 800197a:	4013      	ands	r3, r2
 800197c:	4a0a      	ldr	r2, [pc, #40]	; (80019a8 <HAL_ADC_ConfigChannel+0x360>)
 800197e:	0019      	movs	r1, r3
 8001980:	0010      	movs	r0, r2
 8001982:	f7ff fa95 	bl	8000eb0 <LL_ADC_SetCommonPathInternalCh>
 8001986:	e02b      	b.n	80019e0 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a0b      	ldr	r2, [pc, #44]	; (80019bc <HAL_ADC_ConfigChannel+0x374>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d126      	bne.n	80019e0 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	4a0c      	ldr	r2, [pc, #48]	; (80019c8 <HAL_ADC_ConfigChannel+0x380>)
 8001996:	4013      	ands	r3, r2
 8001998:	4a03      	ldr	r2, [pc, #12]	; (80019a8 <HAL_ADC_ConfigChannel+0x360>)
 800199a:	0019      	movs	r1, r3
 800199c:	0010      	movs	r0, r2
 800199e:	f7ff fa87 	bl	8000eb0 <LL_ADC_SetCommonPathInternalCh>
 80019a2:	e01d      	b.n	80019e0 <HAL_ADC_ConfigChannel+0x398>
 80019a4:	80000004 	.word	0x80000004
 80019a8:	40012708 	.word	0x40012708
 80019ac:	b0001000 	.word	0xb0001000
 80019b0:	20000000 	.word	0x20000000
 80019b4:	00030d40 	.word	0x00030d40
 80019b8:	b8004000 	.word	0xb8004000
 80019bc:	b4002000 	.word	0xb4002000
 80019c0:	ff7fffff 	.word	0xff7fffff
 80019c4:	feffffff 	.word	0xfeffffff
 80019c8:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019d0:	2220      	movs	r2, #32
 80019d2:	431a      	orrs	r2, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80019d8:	2317      	movs	r3, #23
 80019da:	18fb      	adds	r3, r7, r3
 80019dc:	2201      	movs	r2, #1
 80019de:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2254      	movs	r2, #84	; 0x54
 80019e4:	2100      	movs	r1, #0
 80019e6:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80019e8:	2317      	movs	r3, #23
 80019ea:	18fb      	adds	r3, r7, r3
 80019ec:	781b      	ldrb	r3, [r3, #0]
}
 80019ee:	0018      	movs	r0, r3
 80019f0:	46bd      	mov	sp, r7
 80019f2:	b006      	add	sp, #24
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	46c0      	nop			; (mov r8, r8)

080019f8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001a00:	2300      	movs	r3, #0
 8001a02:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	0018      	movs	r0, r3
 8001a0a:	f7ff fb51 	bl	80010b0 <LL_ADC_IsEnabled>
 8001a0e:	1e03      	subs	r3, r0, #0
 8001a10:	d000      	beq.n	8001a14 <ADC_Enable+0x1c>
 8001a12:	e069      	b.n	8001ae8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	4a36      	ldr	r2, [pc, #216]	; (8001af4 <ADC_Enable+0xfc>)
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	d00d      	beq.n	8001a3c <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a24:	2210      	movs	r2, #16
 8001a26:	431a      	orrs	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a30:	2201      	movs	r2, #1
 8001a32:	431a      	orrs	r2, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e056      	b.n	8001aea <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	0018      	movs	r0, r3
 8001a42:	f7ff fb23 	bl	800108c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001a46:	4b2c      	ldr	r3, [pc, #176]	; (8001af8 <ADC_Enable+0x100>)
 8001a48:	0018      	movs	r0, r3
 8001a4a:	f7ff fa45 	bl	8000ed8 <LL_ADC_GetCommonPathInternalCh>
 8001a4e:	0002      	movs	r2, r0
 8001a50:	2380      	movs	r3, #128	; 0x80
 8001a52:	041b      	lsls	r3, r3, #16
 8001a54:	4013      	ands	r3, r2
 8001a56:	d00f      	beq.n	8001a78 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001a58:	4b28      	ldr	r3, [pc, #160]	; (8001afc <ADC_Enable+0x104>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4928      	ldr	r1, [pc, #160]	; (8001b00 <ADC_Enable+0x108>)
 8001a5e:	0018      	movs	r0, r3
 8001a60:	f7fe fb5a 	bl	8000118 <__udivsi3>
 8001a64:	0003      	movs	r3, r0
 8001a66:	3301      	adds	r3, #1
 8001a68:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001a6a:	e002      	b.n	8001a72 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	3b01      	subs	r3, #1
 8001a70:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d1f9      	bne.n	8001a6c <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	7e5b      	ldrb	r3, [r3, #25]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d033      	beq.n	8001ae8 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001a80:	f7ff f9f6 	bl	8000e70 <HAL_GetTick>
 8001a84:	0003      	movs	r3, r0
 8001a86:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001a88:	e027      	b.n	8001ada <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	0018      	movs	r0, r3
 8001a90:	f7ff fb0e 	bl	80010b0 <LL_ADC_IsEnabled>
 8001a94:	1e03      	subs	r3, r0, #0
 8001a96:	d104      	bne.n	8001aa2 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	0018      	movs	r0, r3
 8001a9e:	f7ff faf5 	bl	800108c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001aa2:	f7ff f9e5 	bl	8000e70 <HAL_GetTick>
 8001aa6:	0002      	movs	r2, r0
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d914      	bls.n	8001ada <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	4013      	ands	r3, r2
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d00d      	beq.n	8001ada <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ac2:	2210      	movs	r2, #16
 8001ac4:	431a      	orrs	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ace:	2201      	movs	r2, #1
 8001ad0:	431a      	orrs	r2, r3
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e007      	b.n	8001aea <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	d1d0      	bne.n	8001a8a <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001ae8:	2300      	movs	r3, #0
}
 8001aea:	0018      	movs	r0, r3
 8001aec:	46bd      	mov	sp, r7
 8001aee:	b004      	add	sp, #16
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	46c0      	nop			; (mov r8, r8)
 8001af4:	80000017 	.word	0x80000017
 8001af8:	40012708 	.word	0x40012708
 8001afc:	20000000 	.word	0x20000000
 8001b00:	00030d40 	.word	0x00030d40

08001b04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b04:	b590      	push	{r4, r7, lr}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	0002      	movs	r2, r0
 8001b0c:	6039      	str	r1, [r7, #0]
 8001b0e:	1dfb      	adds	r3, r7, #7
 8001b10:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001b12:	1dfb      	adds	r3, r7, #7
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	2b7f      	cmp	r3, #127	; 0x7f
 8001b18:	d828      	bhi.n	8001b6c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b1a:	4a2f      	ldr	r2, [pc, #188]	; (8001bd8 <__NVIC_SetPriority+0xd4>)
 8001b1c:	1dfb      	adds	r3, r7, #7
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	b25b      	sxtb	r3, r3
 8001b22:	089b      	lsrs	r3, r3, #2
 8001b24:	33c0      	adds	r3, #192	; 0xc0
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	589b      	ldr	r3, [r3, r2]
 8001b2a:	1dfa      	adds	r2, r7, #7
 8001b2c:	7812      	ldrb	r2, [r2, #0]
 8001b2e:	0011      	movs	r1, r2
 8001b30:	2203      	movs	r2, #3
 8001b32:	400a      	ands	r2, r1
 8001b34:	00d2      	lsls	r2, r2, #3
 8001b36:	21ff      	movs	r1, #255	; 0xff
 8001b38:	4091      	lsls	r1, r2
 8001b3a:	000a      	movs	r2, r1
 8001b3c:	43d2      	mvns	r2, r2
 8001b3e:	401a      	ands	r2, r3
 8001b40:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	019b      	lsls	r3, r3, #6
 8001b46:	22ff      	movs	r2, #255	; 0xff
 8001b48:	401a      	ands	r2, r3
 8001b4a:	1dfb      	adds	r3, r7, #7
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	0018      	movs	r0, r3
 8001b50:	2303      	movs	r3, #3
 8001b52:	4003      	ands	r3, r0
 8001b54:	00db      	lsls	r3, r3, #3
 8001b56:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b58:	481f      	ldr	r0, [pc, #124]	; (8001bd8 <__NVIC_SetPriority+0xd4>)
 8001b5a:	1dfb      	adds	r3, r7, #7
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	b25b      	sxtb	r3, r3
 8001b60:	089b      	lsrs	r3, r3, #2
 8001b62:	430a      	orrs	r2, r1
 8001b64:	33c0      	adds	r3, #192	; 0xc0
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001b6a:	e031      	b.n	8001bd0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b6c:	4a1b      	ldr	r2, [pc, #108]	; (8001bdc <__NVIC_SetPriority+0xd8>)
 8001b6e:	1dfb      	adds	r3, r7, #7
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	0019      	movs	r1, r3
 8001b74:	230f      	movs	r3, #15
 8001b76:	400b      	ands	r3, r1
 8001b78:	3b08      	subs	r3, #8
 8001b7a:	089b      	lsrs	r3, r3, #2
 8001b7c:	3306      	adds	r3, #6
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	18d3      	adds	r3, r2, r3
 8001b82:	3304      	adds	r3, #4
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	1dfa      	adds	r2, r7, #7
 8001b88:	7812      	ldrb	r2, [r2, #0]
 8001b8a:	0011      	movs	r1, r2
 8001b8c:	2203      	movs	r2, #3
 8001b8e:	400a      	ands	r2, r1
 8001b90:	00d2      	lsls	r2, r2, #3
 8001b92:	21ff      	movs	r1, #255	; 0xff
 8001b94:	4091      	lsls	r1, r2
 8001b96:	000a      	movs	r2, r1
 8001b98:	43d2      	mvns	r2, r2
 8001b9a:	401a      	ands	r2, r3
 8001b9c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	019b      	lsls	r3, r3, #6
 8001ba2:	22ff      	movs	r2, #255	; 0xff
 8001ba4:	401a      	ands	r2, r3
 8001ba6:	1dfb      	adds	r3, r7, #7
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	0018      	movs	r0, r3
 8001bac:	2303      	movs	r3, #3
 8001bae:	4003      	ands	r3, r0
 8001bb0:	00db      	lsls	r3, r3, #3
 8001bb2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001bb4:	4809      	ldr	r0, [pc, #36]	; (8001bdc <__NVIC_SetPriority+0xd8>)
 8001bb6:	1dfb      	adds	r3, r7, #7
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	001c      	movs	r4, r3
 8001bbc:	230f      	movs	r3, #15
 8001bbe:	4023      	ands	r3, r4
 8001bc0:	3b08      	subs	r3, #8
 8001bc2:	089b      	lsrs	r3, r3, #2
 8001bc4:	430a      	orrs	r2, r1
 8001bc6:	3306      	adds	r3, #6
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	18c3      	adds	r3, r0, r3
 8001bcc:	3304      	adds	r3, #4
 8001bce:	601a      	str	r2, [r3, #0]
}
 8001bd0:	46c0      	nop			; (mov r8, r8)
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	b003      	add	sp, #12
 8001bd6:	bd90      	pop	{r4, r7, pc}
 8001bd8:	e000e100 	.word	0xe000e100
 8001bdc:	e000ed00 	.word	0xe000ed00

08001be0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	1e5a      	subs	r2, r3, #1
 8001bec:	2380      	movs	r3, #128	; 0x80
 8001bee:	045b      	lsls	r3, r3, #17
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d301      	bcc.n	8001bf8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e010      	b.n	8001c1a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bf8:	4b0a      	ldr	r3, [pc, #40]	; (8001c24 <SysTick_Config+0x44>)
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	3a01      	subs	r2, #1
 8001bfe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c00:	2301      	movs	r3, #1
 8001c02:	425b      	negs	r3, r3
 8001c04:	2103      	movs	r1, #3
 8001c06:	0018      	movs	r0, r3
 8001c08:	f7ff ff7c 	bl	8001b04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c0c:	4b05      	ldr	r3, [pc, #20]	; (8001c24 <SysTick_Config+0x44>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c12:	4b04      	ldr	r3, [pc, #16]	; (8001c24 <SysTick_Config+0x44>)
 8001c14:	2207      	movs	r2, #7
 8001c16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c18:	2300      	movs	r3, #0
}
 8001c1a:	0018      	movs	r0, r3
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	b002      	add	sp, #8
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	46c0      	nop			; (mov r8, r8)
 8001c24:	e000e010 	.word	0xe000e010

08001c28 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	60b9      	str	r1, [r7, #8]
 8001c30:	607a      	str	r2, [r7, #4]
 8001c32:	210f      	movs	r1, #15
 8001c34:	187b      	adds	r3, r7, r1
 8001c36:	1c02      	adds	r2, r0, #0
 8001c38:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001c3a:	68ba      	ldr	r2, [r7, #8]
 8001c3c:	187b      	adds	r3, r7, r1
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	b25b      	sxtb	r3, r3
 8001c42:	0011      	movs	r1, r2
 8001c44:	0018      	movs	r0, r3
 8001c46:	f7ff ff5d 	bl	8001b04 <__NVIC_SetPriority>
}
 8001c4a:	46c0      	nop			; (mov r8, r8)
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	b004      	add	sp, #16
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b082      	sub	sp, #8
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	0018      	movs	r0, r3
 8001c5e:	f7ff ffbf 	bl	8001be0 <SysTick_Config>
 8001c62:	0003      	movs	r3, r0
}
 8001c64:	0018      	movs	r0, r3
 8001c66:	46bd      	mov	sp, r7
 8001c68:	b002      	add	sp, #8
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b086      	sub	sp, #24
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c76:	2300      	movs	r3, #0
 8001c78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c7a:	e147      	b.n	8001f0c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	2101      	movs	r1, #1
 8001c82:	697a      	ldr	r2, [r7, #20]
 8001c84:	4091      	lsls	r1, r2
 8001c86:	000a      	movs	r2, r1
 8001c88:	4013      	ands	r3, r2
 8001c8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d100      	bne.n	8001c94 <HAL_GPIO_Init+0x28>
 8001c92:	e138      	b.n	8001f06 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	2203      	movs	r2, #3
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d005      	beq.n	8001cac <HAL_GPIO_Init+0x40>
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	2203      	movs	r2, #3
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d130      	bne.n	8001d0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	689b      	ldr	r3, [r3, #8]
 8001cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	005b      	lsls	r3, r3, #1
 8001cb6:	2203      	movs	r2, #3
 8001cb8:	409a      	lsls	r2, r3
 8001cba:	0013      	movs	r3, r2
 8001cbc:	43da      	mvns	r2, r3
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	68da      	ldr	r2, [r3, #12]
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	005b      	lsls	r3, r3, #1
 8001ccc:	409a      	lsls	r2, r3
 8001cce:	0013      	movs	r3, r2
 8001cd0:	693a      	ldr	r2, [r7, #16]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	693a      	ldr	r2, [r7, #16]
 8001cda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	409a      	lsls	r2, r3
 8001ce8:	0013      	movs	r3, r2
 8001cea:	43da      	mvns	r2, r3
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	4013      	ands	r3, r2
 8001cf0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	091b      	lsrs	r3, r3, #4
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	401a      	ands	r2, r3
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	409a      	lsls	r2, r3
 8001d00:	0013      	movs	r3, r2
 8001d02:	693a      	ldr	r2, [r7, #16]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	693a      	ldr	r2, [r7, #16]
 8001d0c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	2203      	movs	r2, #3
 8001d14:	4013      	ands	r3, r2
 8001d16:	2b03      	cmp	r3, #3
 8001d18:	d017      	beq.n	8001d4a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	68db      	ldr	r3, [r3, #12]
 8001d1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	2203      	movs	r2, #3
 8001d26:	409a      	lsls	r2, r3
 8001d28:	0013      	movs	r3, r2
 8001d2a:	43da      	mvns	r2, r3
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	689a      	ldr	r2, [r3, #8]
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	005b      	lsls	r3, r3, #1
 8001d3a:	409a      	lsls	r2, r3
 8001d3c:	0013      	movs	r3, r2
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	693a      	ldr	r2, [r7, #16]
 8001d48:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	2203      	movs	r2, #3
 8001d50:	4013      	ands	r3, r2
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d123      	bne.n	8001d9e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	08da      	lsrs	r2, r3, #3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	3208      	adds	r2, #8
 8001d5e:	0092      	lsls	r2, r2, #2
 8001d60:	58d3      	ldr	r3, [r2, r3]
 8001d62:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	2207      	movs	r2, #7
 8001d68:	4013      	ands	r3, r2
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	220f      	movs	r2, #15
 8001d6e:	409a      	lsls	r2, r3
 8001d70:	0013      	movs	r3, r2
 8001d72:	43da      	mvns	r2, r3
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	4013      	ands	r3, r2
 8001d78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	691a      	ldr	r2, [r3, #16]
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	2107      	movs	r1, #7
 8001d82:	400b      	ands	r3, r1
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	409a      	lsls	r2, r3
 8001d88:	0013      	movs	r3, r2
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	08da      	lsrs	r2, r3, #3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	3208      	adds	r2, #8
 8001d98:	0092      	lsls	r2, r2, #2
 8001d9a:	6939      	ldr	r1, [r7, #16]
 8001d9c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	2203      	movs	r2, #3
 8001daa:	409a      	lsls	r2, r3
 8001dac:	0013      	movs	r3, r2
 8001dae:	43da      	mvns	r2, r3
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	4013      	ands	r3, r2
 8001db4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	2203      	movs	r2, #3
 8001dbc:	401a      	ands	r2, r3
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	005b      	lsls	r3, r3, #1
 8001dc2:	409a      	lsls	r2, r3
 8001dc4:	0013      	movs	r3, r2
 8001dc6:	693a      	ldr	r2, [r7, #16]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	685a      	ldr	r2, [r3, #4]
 8001dd6:	23c0      	movs	r3, #192	; 0xc0
 8001dd8:	029b      	lsls	r3, r3, #10
 8001dda:	4013      	ands	r3, r2
 8001ddc:	d100      	bne.n	8001de0 <HAL_GPIO_Init+0x174>
 8001dde:	e092      	b.n	8001f06 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001de0:	4a50      	ldr	r2, [pc, #320]	; (8001f24 <HAL_GPIO_Init+0x2b8>)
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	089b      	lsrs	r3, r3, #2
 8001de6:	3318      	adds	r3, #24
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	589b      	ldr	r3, [r3, r2]
 8001dec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	2203      	movs	r2, #3
 8001df2:	4013      	ands	r3, r2
 8001df4:	00db      	lsls	r3, r3, #3
 8001df6:	220f      	movs	r2, #15
 8001df8:	409a      	lsls	r2, r3
 8001dfa:	0013      	movs	r3, r2
 8001dfc:	43da      	mvns	r2, r3
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	4013      	ands	r3, r2
 8001e02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	23a0      	movs	r3, #160	; 0xa0
 8001e08:	05db      	lsls	r3, r3, #23
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d013      	beq.n	8001e36 <HAL_GPIO_Init+0x1ca>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4a45      	ldr	r2, [pc, #276]	; (8001f28 <HAL_GPIO_Init+0x2bc>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d00d      	beq.n	8001e32 <HAL_GPIO_Init+0x1c6>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4a44      	ldr	r2, [pc, #272]	; (8001f2c <HAL_GPIO_Init+0x2c0>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d007      	beq.n	8001e2e <HAL_GPIO_Init+0x1c2>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4a43      	ldr	r2, [pc, #268]	; (8001f30 <HAL_GPIO_Init+0x2c4>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d101      	bne.n	8001e2a <HAL_GPIO_Init+0x1be>
 8001e26:	2303      	movs	r3, #3
 8001e28:	e006      	b.n	8001e38 <HAL_GPIO_Init+0x1cc>
 8001e2a:	2305      	movs	r3, #5
 8001e2c:	e004      	b.n	8001e38 <HAL_GPIO_Init+0x1cc>
 8001e2e:	2302      	movs	r3, #2
 8001e30:	e002      	b.n	8001e38 <HAL_GPIO_Init+0x1cc>
 8001e32:	2301      	movs	r3, #1
 8001e34:	e000      	b.n	8001e38 <HAL_GPIO_Init+0x1cc>
 8001e36:	2300      	movs	r3, #0
 8001e38:	697a      	ldr	r2, [r7, #20]
 8001e3a:	2103      	movs	r1, #3
 8001e3c:	400a      	ands	r2, r1
 8001e3e:	00d2      	lsls	r2, r2, #3
 8001e40:	4093      	lsls	r3, r2
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001e48:	4936      	ldr	r1, [pc, #216]	; (8001f24 <HAL_GPIO_Init+0x2b8>)
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	089b      	lsrs	r3, r3, #2
 8001e4e:	3318      	adds	r3, #24
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	693a      	ldr	r2, [r7, #16]
 8001e54:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001e56:	4b33      	ldr	r3, [pc, #204]	; (8001f24 <HAL_GPIO_Init+0x2b8>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	43da      	mvns	r2, r3
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	4013      	ands	r3, r2
 8001e64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	685a      	ldr	r2, [r3, #4]
 8001e6a:	2380      	movs	r3, #128	; 0x80
 8001e6c:	035b      	lsls	r3, r3, #13
 8001e6e:	4013      	ands	r3, r2
 8001e70:	d003      	beq.n	8001e7a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001e72:	693a      	ldr	r2, [r7, #16]
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001e7a:	4b2a      	ldr	r3, [pc, #168]	; (8001f24 <HAL_GPIO_Init+0x2b8>)
 8001e7c:	693a      	ldr	r2, [r7, #16]
 8001e7e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001e80:	4b28      	ldr	r3, [pc, #160]	; (8001f24 <HAL_GPIO_Init+0x2b8>)
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	43da      	mvns	r2, r3
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	685a      	ldr	r2, [r3, #4]
 8001e94:	2380      	movs	r3, #128	; 0x80
 8001e96:	039b      	lsls	r3, r3, #14
 8001e98:	4013      	ands	r3, r2
 8001e9a:	d003      	beq.n	8001ea4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001e9c:	693a      	ldr	r2, [r7, #16]
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001ea4:	4b1f      	ldr	r3, [pc, #124]	; (8001f24 <HAL_GPIO_Init+0x2b8>)
 8001ea6:	693a      	ldr	r2, [r7, #16]
 8001ea8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001eaa:	4a1e      	ldr	r2, [pc, #120]	; (8001f24 <HAL_GPIO_Init+0x2b8>)
 8001eac:	2384      	movs	r3, #132	; 0x84
 8001eae:	58d3      	ldr	r3, [r2, r3]
 8001eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	43da      	mvns	r2, r3
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	4013      	ands	r3, r2
 8001eba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	685a      	ldr	r2, [r3, #4]
 8001ec0:	2380      	movs	r3, #128	; 0x80
 8001ec2:	029b      	lsls	r3, r3, #10
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	d003      	beq.n	8001ed0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001ec8:	693a      	ldr	r2, [r7, #16]
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001ed0:	4914      	ldr	r1, [pc, #80]	; (8001f24 <HAL_GPIO_Init+0x2b8>)
 8001ed2:	2284      	movs	r2, #132	; 0x84
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001ed8:	4a12      	ldr	r2, [pc, #72]	; (8001f24 <HAL_GPIO_Init+0x2b8>)
 8001eda:	2380      	movs	r3, #128	; 0x80
 8001edc:	58d3      	ldr	r3, [r2, r3]
 8001ede:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	43da      	mvns	r2, r3
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685a      	ldr	r2, [r3, #4]
 8001eee:	2380      	movs	r3, #128	; 0x80
 8001ef0:	025b      	lsls	r3, r3, #9
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	d003      	beq.n	8001efe <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001ef6:	693a      	ldr	r2, [r7, #16]
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001efe:	4909      	ldr	r1, [pc, #36]	; (8001f24 <HAL_GPIO_Init+0x2b8>)
 8001f00:	2280      	movs	r2, #128	; 0x80
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	3301      	adds	r3, #1
 8001f0a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	40da      	lsrs	r2, r3
 8001f14:	1e13      	subs	r3, r2, #0
 8001f16:	d000      	beq.n	8001f1a <HAL_GPIO_Init+0x2ae>
 8001f18:	e6b0      	b.n	8001c7c <HAL_GPIO_Init+0x10>
  }
}
 8001f1a:	46c0      	nop			; (mov r8, r8)
 8001f1c:	46c0      	nop			; (mov r8, r8)
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	b006      	add	sp, #24
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	40021800 	.word	0x40021800
 8001f28:	50000400 	.word	0x50000400
 8001f2c:	50000800 	.word	0x50000800
 8001f30:	50000c00 	.word	0x50000c00

08001f34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	0008      	movs	r0, r1
 8001f3e:	0011      	movs	r1, r2
 8001f40:	1cbb      	adds	r3, r7, #2
 8001f42:	1c02      	adds	r2, r0, #0
 8001f44:	801a      	strh	r2, [r3, #0]
 8001f46:	1c7b      	adds	r3, r7, #1
 8001f48:	1c0a      	adds	r2, r1, #0
 8001f4a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f4c:	1c7b      	adds	r3, r7, #1
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d004      	beq.n	8001f5e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f54:	1cbb      	adds	r3, r7, #2
 8001f56:	881a      	ldrh	r2, [r3, #0]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f5c:	e003      	b.n	8001f66 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f5e:	1cbb      	adds	r3, r7, #2
 8001f60:	881a      	ldrh	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001f66:	46c0      	nop			; (mov r8, r8)
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	b002      	add	sp, #8
 8001f6c:	bd80      	pop	{r7, pc}
	...

08001f70 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001f78:	4b19      	ldr	r3, [pc, #100]	; (8001fe0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a19      	ldr	r2, [pc, #100]	; (8001fe4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001f7e:	4013      	ands	r3, r2
 8001f80:	0019      	movs	r1, r3
 8001f82:	4b17      	ldr	r3, [pc, #92]	; (8001fe0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	430a      	orrs	r2, r1
 8001f88:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f8a:	687a      	ldr	r2, [r7, #4]
 8001f8c:	2380      	movs	r3, #128	; 0x80
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d11f      	bne.n	8001fd4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001f94:	4b14      	ldr	r3, [pc, #80]	; (8001fe8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	0013      	movs	r3, r2
 8001f9a:	005b      	lsls	r3, r3, #1
 8001f9c:	189b      	adds	r3, r3, r2
 8001f9e:	005b      	lsls	r3, r3, #1
 8001fa0:	4912      	ldr	r1, [pc, #72]	; (8001fec <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001fa2:	0018      	movs	r0, r3
 8001fa4:	f7fe f8b8 	bl	8000118 <__udivsi3>
 8001fa8:	0003      	movs	r3, r0
 8001faa:	3301      	adds	r3, #1
 8001fac:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001fae:	e008      	b.n	8001fc2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d003      	beq.n	8001fbe <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	3b01      	subs	r3, #1
 8001fba:	60fb      	str	r3, [r7, #12]
 8001fbc:	e001      	b.n	8001fc2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	e009      	b.n	8001fd6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001fc2:	4b07      	ldr	r3, [pc, #28]	; (8001fe0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001fc4:	695a      	ldr	r2, [r3, #20]
 8001fc6:	2380      	movs	r3, #128	; 0x80
 8001fc8:	00db      	lsls	r3, r3, #3
 8001fca:	401a      	ands	r2, r3
 8001fcc:	2380      	movs	r3, #128	; 0x80
 8001fce:	00db      	lsls	r3, r3, #3
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d0ed      	beq.n	8001fb0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	0018      	movs	r0, r3
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	b004      	add	sp, #16
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	46c0      	nop			; (mov r8, r8)
 8001fe0:	40007000 	.word	0x40007000
 8001fe4:	fffff9ff 	.word	0xfffff9ff
 8001fe8:	20000000 	.word	0x20000000
 8001fec:	000f4240 	.word	0x000f4240

08001ff0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001ff4:	4b03      	ldr	r3, [pc, #12]	; (8002004 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001ff6:	689a      	ldr	r2, [r3, #8]
 8001ff8:	23e0      	movs	r3, #224	; 0xe0
 8001ffa:	01db      	lsls	r3, r3, #7
 8001ffc:	4013      	ands	r3, r2
}
 8001ffe:	0018      	movs	r0, r3
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	40021000 	.word	0x40021000

08002008 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b088      	sub	sp, #32
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d101      	bne.n	800201a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e2fe      	b.n	8002618 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2201      	movs	r2, #1
 8002020:	4013      	ands	r3, r2
 8002022:	d100      	bne.n	8002026 <HAL_RCC_OscConfig+0x1e>
 8002024:	e07c      	b.n	8002120 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002026:	4bc3      	ldr	r3, [pc, #780]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	2238      	movs	r2, #56	; 0x38
 800202c:	4013      	ands	r3, r2
 800202e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002030:	4bc0      	ldr	r3, [pc, #768]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 8002032:	68db      	ldr	r3, [r3, #12]
 8002034:	2203      	movs	r2, #3
 8002036:	4013      	ands	r3, r2
 8002038:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	2b10      	cmp	r3, #16
 800203e:	d102      	bne.n	8002046 <HAL_RCC_OscConfig+0x3e>
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	2b03      	cmp	r3, #3
 8002044:	d002      	beq.n	800204c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002046:	69bb      	ldr	r3, [r7, #24]
 8002048:	2b08      	cmp	r3, #8
 800204a:	d10b      	bne.n	8002064 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800204c:	4bb9      	ldr	r3, [pc, #740]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	2380      	movs	r3, #128	; 0x80
 8002052:	029b      	lsls	r3, r3, #10
 8002054:	4013      	ands	r3, r2
 8002056:	d062      	beq.n	800211e <HAL_RCC_OscConfig+0x116>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d15e      	bne.n	800211e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002060:	2301      	movs	r3, #1
 8002062:	e2d9      	b.n	8002618 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	685a      	ldr	r2, [r3, #4]
 8002068:	2380      	movs	r3, #128	; 0x80
 800206a:	025b      	lsls	r3, r3, #9
 800206c:	429a      	cmp	r2, r3
 800206e:	d107      	bne.n	8002080 <HAL_RCC_OscConfig+0x78>
 8002070:	4bb0      	ldr	r3, [pc, #704]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	4baf      	ldr	r3, [pc, #700]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 8002076:	2180      	movs	r1, #128	; 0x80
 8002078:	0249      	lsls	r1, r1, #9
 800207a:	430a      	orrs	r2, r1
 800207c:	601a      	str	r2, [r3, #0]
 800207e:	e020      	b.n	80020c2 <HAL_RCC_OscConfig+0xba>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	685a      	ldr	r2, [r3, #4]
 8002084:	23a0      	movs	r3, #160	; 0xa0
 8002086:	02db      	lsls	r3, r3, #11
 8002088:	429a      	cmp	r2, r3
 800208a:	d10e      	bne.n	80020aa <HAL_RCC_OscConfig+0xa2>
 800208c:	4ba9      	ldr	r3, [pc, #676]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	4ba8      	ldr	r3, [pc, #672]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 8002092:	2180      	movs	r1, #128	; 0x80
 8002094:	02c9      	lsls	r1, r1, #11
 8002096:	430a      	orrs	r2, r1
 8002098:	601a      	str	r2, [r3, #0]
 800209a:	4ba6      	ldr	r3, [pc, #664]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	4ba5      	ldr	r3, [pc, #660]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 80020a0:	2180      	movs	r1, #128	; 0x80
 80020a2:	0249      	lsls	r1, r1, #9
 80020a4:	430a      	orrs	r2, r1
 80020a6:	601a      	str	r2, [r3, #0]
 80020a8:	e00b      	b.n	80020c2 <HAL_RCC_OscConfig+0xba>
 80020aa:	4ba2      	ldr	r3, [pc, #648]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	4ba1      	ldr	r3, [pc, #644]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 80020b0:	49a1      	ldr	r1, [pc, #644]	; (8002338 <HAL_RCC_OscConfig+0x330>)
 80020b2:	400a      	ands	r2, r1
 80020b4:	601a      	str	r2, [r3, #0]
 80020b6:	4b9f      	ldr	r3, [pc, #636]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	4b9e      	ldr	r3, [pc, #632]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 80020bc:	499f      	ldr	r1, [pc, #636]	; (800233c <HAL_RCC_OscConfig+0x334>)
 80020be:	400a      	ands	r2, r1
 80020c0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d014      	beq.n	80020f4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020ca:	f7fe fed1 	bl	8000e70 <HAL_GetTick>
 80020ce:	0003      	movs	r3, r0
 80020d0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020d2:	e008      	b.n	80020e6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020d4:	f7fe fecc 	bl	8000e70 <HAL_GetTick>
 80020d8:	0002      	movs	r2, r0
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	2b64      	cmp	r3, #100	; 0x64
 80020e0:	d901      	bls.n	80020e6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e298      	b.n	8002618 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020e6:	4b93      	ldr	r3, [pc, #588]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	2380      	movs	r3, #128	; 0x80
 80020ec:	029b      	lsls	r3, r3, #10
 80020ee:	4013      	ands	r3, r2
 80020f0:	d0f0      	beq.n	80020d4 <HAL_RCC_OscConfig+0xcc>
 80020f2:	e015      	b.n	8002120 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020f4:	f7fe febc 	bl	8000e70 <HAL_GetTick>
 80020f8:	0003      	movs	r3, r0
 80020fa:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80020fc:	e008      	b.n	8002110 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020fe:	f7fe feb7 	bl	8000e70 <HAL_GetTick>
 8002102:	0002      	movs	r2, r0
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	2b64      	cmp	r3, #100	; 0x64
 800210a:	d901      	bls.n	8002110 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e283      	b.n	8002618 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002110:	4b88      	ldr	r3, [pc, #544]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	2380      	movs	r3, #128	; 0x80
 8002116:	029b      	lsls	r3, r3, #10
 8002118:	4013      	ands	r3, r2
 800211a:	d1f0      	bne.n	80020fe <HAL_RCC_OscConfig+0xf6>
 800211c:	e000      	b.n	8002120 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800211e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	2202      	movs	r2, #2
 8002126:	4013      	ands	r3, r2
 8002128:	d100      	bne.n	800212c <HAL_RCC_OscConfig+0x124>
 800212a:	e099      	b.n	8002260 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800212c:	4b81      	ldr	r3, [pc, #516]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	2238      	movs	r2, #56	; 0x38
 8002132:	4013      	ands	r3, r2
 8002134:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002136:	4b7f      	ldr	r3, [pc, #508]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	2203      	movs	r2, #3
 800213c:	4013      	ands	r3, r2
 800213e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002140:	69bb      	ldr	r3, [r7, #24]
 8002142:	2b10      	cmp	r3, #16
 8002144:	d102      	bne.n	800214c <HAL_RCC_OscConfig+0x144>
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	2b02      	cmp	r3, #2
 800214a:	d002      	beq.n	8002152 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800214c:	69bb      	ldr	r3, [r7, #24]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d135      	bne.n	80021be <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002152:	4b78      	ldr	r3, [pc, #480]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	2380      	movs	r3, #128	; 0x80
 8002158:	00db      	lsls	r3, r3, #3
 800215a:	4013      	ands	r3, r2
 800215c:	d005      	beq.n	800216a <HAL_RCC_OscConfig+0x162>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d101      	bne.n	800216a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e256      	b.n	8002618 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800216a:	4b72      	ldr	r3, [pc, #456]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	4a74      	ldr	r2, [pc, #464]	; (8002340 <HAL_RCC_OscConfig+0x338>)
 8002170:	4013      	ands	r3, r2
 8002172:	0019      	movs	r1, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	695b      	ldr	r3, [r3, #20]
 8002178:	021a      	lsls	r2, r3, #8
 800217a:	4b6e      	ldr	r3, [pc, #440]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 800217c:	430a      	orrs	r2, r1
 800217e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002180:	69bb      	ldr	r3, [r7, #24]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d112      	bne.n	80021ac <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002186:	4b6b      	ldr	r3, [pc, #428]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a6e      	ldr	r2, [pc, #440]	; (8002344 <HAL_RCC_OscConfig+0x33c>)
 800218c:	4013      	ands	r3, r2
 800218e:	0019      	movs	r1, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	691a      	ldr	r2, [r3, #16]
 8002194:	4b67      	ldr	r3, [pc, #412]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 8002196:	430a      	orrs	r2, r1
 8002198:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800219a:	4b66      	ldr	r3, [pc, #408]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	0adb      	lsrs	r3, r3, #11
 80021a0:	2207      	movs	r2, #7
 80021a2:	4013      	ands	r3, r2
 80021a4:	4a68      	ldr	r2, [pc, #416]	; (8002348 <HAL_RCC_OscConfig+0x340>)
 80021a6:	40da      	lsrs	r2, r3
 80021a8:	4b68      	ldr	r3, [pc, #416]	; (800234c <HAL_RCC_OscConfig+0x344>)
 80021aa:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80021ac:	4b68      	ldr	r3, [pc, #416]	; (8002350 <HAL_RCC_OscConfig+0x348>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	0018      	movs	r0, r3
 80021b2:	f7fe fe01 	bl	8000db8 <HAL_InitTick>
 80021b6:	1e03      	subs	r3, r0, #0
 80021b8:	d051      	beq.n	800225e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e22c      	b.n	8002618 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	68db      	ldr	r3, [r3, #12]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d030      	beq.n	8002228 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80021c6:	4b5b      	ldr	r3, [pc, #364]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a5e      	ldr	r2, [pc, #376]	; (8002344 <HAL_RCC_OscConfig+0x33c>)
 80021cc:	4013      	ands	r3, r2
 80021ce:	0019      	movs	r1, r3
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	691a      	ldr	r2, [r3, #16]
 80021d4:	4b57      	ldr	r3, [pc, #348]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 80021d6:	430a      	orrs	r2, r1
 80021d8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80021da:	4b56      	ldr	r3, [pc, #344]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	4b55      	ldr	r3, [pc, #340]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 80021e0:	2180      	movs	r1, #128	; 0x80
 80021e2:	0049      	lsls	r1, r1, #1
 80021e4:	430a      	orrs	r2, r1
 80021e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021e8:	f7fe fe42 	bl	8000e70 <HAL_GetTick>
 80021ec:	0003      	movs	r3, r0
 80021ee:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021f0:	e008      	b.n	8002204 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021f2:	f7fe fe3d 	bl	8000e70 <HAL_GetTick>
 80021f6:	0002      	movs	r2, r0
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	1ad3      	subs	r3, r2, r3
 80021fc:	2b02      	cmp	r3, #2
 80021fe:	d901      	bls.n	8002204 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002200:	2303      	movs	r3, #3
 8002202:	e209      	b.n	8002618 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002204:	4b4b      	ldr	r3, [pc, #300]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	2380      	movs	r3, #128	; 0x80
 800220a:	00db      	lsls	r3, r3, #3
 800220c:	4013      	ands	r3, r2
 800220e:	d0f0      	beq.n	80021f2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002210:	4b48      	ldr	r3, [pc, #288]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	4a4a      	ldr	r2, [pc, #296]	; (8002340 <HAL_RCC_OscConfig+0x338>)
 8002216:	4013      	ands	r3, r2
 8002218:	0019      	movs	r1, r3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	695b      	ldr	r3, [r3, #20]
 800221e:	021a      	lsls	r2, r3, #8
 8002220:	4b44      	ldr	r3, [pc, #272]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 8002222:	430a      	orrs	r2, r1
 8002224:	605a      	str	r2, [r3, #4]
 8002226:	e01b      	b.n	8002260 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002228:	4b42      	ldr	r3, [pc, #264]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	4b41      	ldr	r3, [pc, #260]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 800222e:	4949      	ldr	r1, [pc, #292]	; (8002354 <HAL_RCC_OscConfig+0x34c>)
 8002230:	400a      	ands	r2, r1
 8002232:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002234:	f7fe fe1c 	bl	8000e70 <HAL_GetTick>
 8002238:	0003      	movs	r3, r0
 800223a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800223c:	e008      	b.n	8002250 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800223e:	f7fe fe17 	bl	8000e70 <HAL_GetTick>
 8002242:	0002      	movs	r2, r0
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	1ad3      	subs	r3, r2, r3
 8002248:	2b02      	cmp	r3, #2
 800224a:	d901      	bls.n	8002250 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800224c:	2303      	movs	r3, #3
 800224e:	e1e3      	b.n	8002618 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002250:	4b38      	ldr	r3, [pc, #224]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	2380      	movs	r3, #128	; 0x80
 8002256:	00db      	lsls	r3, r3, #3
 8002258:	4013      	ands	r3, r2
 800225a:	d1f0      	bne.n	800223e <HAL_RCC_OscConfig+0x236>
 800225c:	e000      	b.n	8002260 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800225e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2208      	movs	r2, #8
 8002266:	4013      	ands	r3, r2
 8002268:	d047      	beq.n	80022fa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800226a:	4b32      	ldr	r3, [pc, #200]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	2238      	movs	r2, #56	; 0x38
 8002270:	4013      	ands	r3, r2
 8002272:	2b18      	cmp	r3, #24
 8002274:	d10a      	bne.n	800228c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002276:	4b2f      	ldr	r3, [pc, #188]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 8002278:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800227a:	2202      	movs	r2, #2
 800227c:	4013      	ands	r3, r2
 800227e:	d03c      	beq.n	80022fa <HAL_RCC_OscConfig+0x2f2>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	699b      	ldr	r3, [r3, #24]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d138      	bne.n	80022fa <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e1c5      	b.n	8002618 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	699b      	ldr	r3, [r3, #24]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d019      	beq.n	80022c8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002294:	4b27      	ldr	r3, [pc, #156]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 8002296:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002298:	4b26      	ldr	r3, [pc, #152]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 800229a:	2101      	movs	r1, #1
 800229c:	430a      	orrs	r2, r1
 800229e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a0:	f7fe fde6 	bl	8000e70 <HAL_GetTick>
 80022a4:	0003      	movs	r3, r0
 80022a6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80022a8:	e008      	b.n	80022bc <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022aa:	f7fe fde1 	bl	8000e70 <HAL_GetTick>
 80022ae:	0002      	movs	r2, r0
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d901      	bls.n	80022bc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e1ad      	b.n	8002618 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80022bc:	4b1d      	ldr	r3, [pc, #116]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 80022be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022c0:	2202      	movs	r2, #2
 80022c2:	4013      	ands	r3, r2
 80022c4:	d0f1      	beq.n	80022aa <HAL_RCC_OscConfig+0x2a2>
 80022c6:	e018      	b.n	80022fa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80022c8:	4b1a      	ldr	r3, [pc, #104]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 80022ca:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80022cc:	4b19      	ldr	r3, [pc, #100]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 80022ce:	2101      	movs	r1, #1
 80022d0:	438a      	bics	r2, r1
 80022d2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022d4:	f7fe fdcc 	bl	8000e70 <HAL_GetTick>
 80022d8:	0003      	movs	r3, r0
 80022da:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80022dc:	e008      	b.n	80022f0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022de:	f7fe fdc7 	bl	8000e70 <HAL_GetTick>
 80022e2:	0002      	movs	r2, r0
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	1ad3      	subs	r3, r2, r3
 80022e8:	2b02      	cmp	r3, #2
 80022ea:	d901      	bls.n	80022f0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80022ec:	2303      	movs	r3, #3
 80022ee:	e193      	b.n	8002618 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80022f0:	4b10      	ldr	r3, [pc, #64]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 80022f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022f4:	2202      	movs	r2, #2
 80022f6:	4013      	ands	r3, r2
 80022f8:	d1f1      	bne.n	80022de <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2204      	movs	r2, #4
 8002300:	4013      	ands	r3, r2
 8002302:	d100      	bne.n	8002306 <HAL_RCC_OscConfig+0x2fe>
 8002304:	e0c6      	b.n	8002494 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002306:	231f      	movs	r3, #31
 8002308:	18fb      	adds	r3, r7, r3
 800230a:	2200      	movs	r2, #0
 800230c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800230e:	4b09      	ldr	r3, [pc, #36]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	2238      	movs	r2, #56	; 0x38
 8002314:	4013      	ands	r3, r2
 8002316:	2b20      	cmp	r3, #32
 8002318:	d11e      	bne.n	8002358 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800231a:	4b06      	ldr	r3, [pc, #24]	; (8002334 <HAL_RCC_OscConfig+0x32c>)
 800231c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800231e:	2202      	movs	r2, #2
 8002320:	4013      	ands	r3, r2
 8002322:	d100      	bne.n	8002326 <HAL_RCC_OscConfig+0x31e>
 8002324:	e0b6      	b.n	8002494 <HAL_RCC_OscConfig+0x48c>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d000      	beq.n	8002330 <HAL_RCC_OscConfig+0x328>
 800232e:	e0b1      	b.n	8002494 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e171      	b.n	8002618 <HAL_RCC_OscConfig+0x610>
 8002334:	40021000 	.word	0x40021000
 8002338:	fffeffff 	.word	0xfffeffff
 800233c:	fffbffff 	.word	0xfffbffff
 8002340:	ffff80ff 	.word	0xffff80ff
 8002344:	ffffc7ff 	.word	0xffffc7ff
 8002348:	00f42400 	.word	0x00f42400
 800234c:	20000000 	.word	0x20000000
 8002350:	20000004 	.word	0x20000004
 8002354:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002358:	4bb1      	ldr	r3, [pc, #708]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 800235a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800235c:	2380      	movs	r3, #128	; 0x80
 800235e:	055b      	lsls	r3, r3, #21
 8002360:	4013      	ands	r3, r2
 8002362:	d101      	bne.n	8002368 <HAL_RCC_OscConfig+0x360>
 8002364:	2301      	movs	r3, #1
 8002366:	e000      	b.n	800236a <HAL_RCC_OscConfig+0x362>
 8002368:	2300      	movs	r3, #0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d011      	beq.n	8002392 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800236e:	4bac      	ldr	r3, [pc, #688]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 8002370:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002372:	4bab      	ldr	r3, [pc, #684]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 8002374:	2180      	movs	r1, #128	; 0x80
 8002376:	0549      	lsls	r1, r1, #21
 8002378:	430a      	orrs	r2, r1
 800237a:	63da      	str	r2, [r3, #60]	; 0x3c
 800237c:	4ba8      	ldr	r3, [pc, #672]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 800237e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002380:	2380      	movs	r3, #128	; 0x80
 8002382:	055b      	lsls	r3, r3, #21
 8002384:	4013      	ands	r3, r2
 8002386:	60fb      	str	r3, [r7, #12]
 8002388:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800238a:	231f      	movs	r3, #31
 800238c:	18fb      	adds	r3, r7, r3
 800238e:	2201      	movs	r2, #1
 8002390:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002392:	4ba4      	ldr	r3, [pc, #656]	; (8002624 <HAL_RCC_OscConfig+0x61c>)
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	2380      	movs	r3, #128	; 0x80
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	4013      	ands	r3, r2
 800239c:	d11a      	bne.n	80023d4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800239e:	4ba1      	ldr	r3, [pc, #644]	; (8002624 <HAL_RCC_OscConfig+0x61c>)
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	4ba0      	ldr	r3, [pc, #640]	; (8002624 <HAL_RCC_OscConfig+0x61c>)
 80023a4:	2180      	movs	r1, #128	; 0x80
 80023a6:	0049      	lsls	r1, r1, #1
 80023a8:	430a      	orrs	r2, r1
 80023aa:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80023ac:	f7fe fd60 	bl	8000e70 <HAL_GetTick>
 80023b0:	0003      	movs	r3, r0
 80023b2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023b4:	e008      	b.n	80023c8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023b6:	f7fe fd5b 	bl	8000e70 <HAL_GetTick>
 80023ba:	0002      	movs	r2, r0
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d901      	bls.n	80023c8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80023c4:	2303      	movs	r3, #3
 80023c6:	e127      	b.n	8002618 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023c8:	4b96      	ldr	r3, [pc, #600]	; (8002624 <HAL_RCC_OscConfig+0x61c>)
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	2380      	movs	r3, #128	; 0x80
 80023ce:	005b      	lsls	r3, r3, #1
 80023d0:	4013      	ands	r3, r2
 80023d2:	d0f0      	beq.n	80023b6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d106      	bne.n	80023ea <HAL_RCC_OscConfig+0x3e2>
 80023dc:	4b90      	ldr	r3, [pc, #576]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 80023de:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80023e0:	4b8f      	ldr	r3, [pc, #572]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 80023e2:	2101      	movs	r1, #1
 80023e4:	430a      	orrs	r2, r1
 80023e6:	65da      	str	r2, [r3, #92]	; 0x5c
 80023e8:	e01c      	b.n	8002424 <HAL_RCC_OscConfig+0x41c>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	2b05      	cmp	r3, #5
 80023f0:	d10c      	bne.n	800240c <HAL_RCC_OscConfig+0x404>
 80023f2:	4b8b      	ldr	r3, [pc, #556]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 80023f4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80023f6:	4b8a      	ldr	r3, [pc, #552]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 80023f8:	2104      	movs	r1, #4
 80023fa:	430a      	orrs	r2, r1
 80023fc:	65da      	str	r2, [r3, #92]	; 0x5c
 80023fe:	4b88      	ldr	r3, [pc, #544]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 8002400:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002402:	4b87      	ldr	r3, [pc, #540]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 8002404:	2101      	movs	r1, #1
 8002406:	430a      	orrs	r2, r1
 8002408:	65da      	str	r2, [r3, #92]	; 0x5c
 800240a:	e00b      	b.n	8002424 <HAL_RCC_OscConfig+0x41c>
 800240c:	4b84      	ldr	r3, [pc, #528]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 800240e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002410:	4b83      	ldr	r3, [pc, #524]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 8002412:	2101      	movs	r1, #1
 8002414:	438a      	bics	r2, r1
 8002416:	65da      	str	r2, [r3, #92]	; 0x5c
 8002418:	4b81      	ldr	r3, [pc, #516]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 800241a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800241c:	4b80      	ldr	r3, [pc, #512]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 800241e:	2104      	movs	r1, #4
 8002420:	438a      	bics	r2, r1
 8002422:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d014      	beq.n	8002456 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800242c:	f7fe fd20 	bl	8000e70 <HAL_GetTick>
 8002430:	0003      	movs	r3, r0
 8002432:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002434:	e009      	b.n	800244a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002436:	f7fe fd1b 	bl	8000e70 <HAL_GetTick>
 800243a:	0002      	movs	r2, r0
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	4a79      	ldr	r2, [pc, #484]	; (8002628 <HAL_RCC_OscConfig+0x620>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d901      	bls.n	800244a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e0e6      	b.n	8002618 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800244a:	4b75      	ldr	r3, [pc, #468]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 800244c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800244e:	2202      	movs	r2, #2
 8002450:	4013      	ands	r3, r2
 8002452:	d0f0      	beq.n	8002436 <HAL_RCC_OscConfig+0x42e>
 8002454:	e013      	b.n	800247e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002456:	f7fe fd0b 	bl	8000e70 <HAL_GetTick>
 800245a:	0003      	movs	r3, r0
 800245c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800245e:	e009      	b.n	8002474 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002460:	f7fe fd06 	bl	8000e70 <HAL_GetTick>
 8002464:	0002      	movs	r2, r0
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	4a6f      	ldr	r2, [pc, #444]	; (8002628 <HAL_RCC_OscConfig+0x620>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d901      	bls.n	8002474 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002470:	2303      	movs	r3, #3
 8002472:	e0d1      	b.n	8002618 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002474:	4b6a      	ldr	r3, [pc, #424]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 8002476:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002478:	2202      	movs	r2, #2
 800247a:	4013      	ands	r3, r2
 800247c:	d1f0      	bne.n	8002460 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800247e:	231f      	movs	r3, #31
 8002480:	18fb      	adds	r3, r7, r3
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	2b01      	cmp	r3, #1
 8002486:	d105      	bne.n	8002494 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002488:	4b65      	ldr	r3, [pc, #404]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 800248a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800248c:	4b64      	ldr	r3, [pc, #400]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 800248e:	4967      	ldr	r1, [pc, #412]	; (800262c <HAL_RCC_OscConfig+0x624>)
 8002490:	400a      	ands	r2, r1
 8002492:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	69db      	ldr	r3, [r3, #28]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d100      	bne.n	800249e <HAL_RCC_OscConfig+0x496>
 800249c:	e0bb      	b.n	8002616 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800249e:	4b60      	ldr	r3, [pc, #384]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	2238      	movs	r2, #56	; 0x38
 80024a4:	4013      	ands	r3, r2
 80024a6:	2b10      	cmp	r3, #16
 80024a8:	d100      	bne.n	80024ac <HAL_RCC_OscConfig+0x4a4>
 80024aa:	e07b      	b.n	80025a4 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	69db      	ldr	r3, [r3, #28]
 80024b0:	2b02      	cmp	r3, #2
 80024b2:	d156      	bne.n	8002562 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024b4:	4b5a      	ldr	r3, [pc, #360]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	4b59      	ldr	r3, [pc, #356]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 80024ba:	495d      	ldr	r1, [pc, #372]	; (8002630 <HAL_RCC_OscConfig+0x628>)
 80024bc:	400a      	ands	r2, r1
 80024be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c0:	f7fe fcd6 	bl	8000e70 <HAL_GetTick>
 80024c4:	0003      	movs	r3, r0
 80024c6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024c8:	e008      	b.n	80024dc <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024ca:	f7fe fcd1 	bl	8000e70 <HAL_GetTick>
 80024ce:	0002      	movs	r2, r0
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d901      	bls.n	80024dc <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80024d8:	2303      	movs	r3, #3
 80024da:	e09d      	b.n	8002618 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024dc:	4b50      	ldr	r3, [pc, #320]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	2380      	movs	r3, #128	; 0x80
 80024e2:	049b      	lsls	r3, r3, #18
 80024e4:	4013      	ands	r3, r2
 80024e6:	d1f0      	bne.n	80024ca <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024e8:	4b4d      	ldr	r3, [pc, #308]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	4a51      	ldr	r2, [pc, #324]	; (8002634 <HAL_RCC_OscConfig+0x62c>)
 80024ee:	4013      	ands	r3, r2
 80024f0:	0019      	movs	r1, r3
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6a1a      	ldr	r2, [r3, #32]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024fa:	431a      	orrs	r2, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002500:	021b      	lsls	r3, r3, #8
 8002502:	431a      	orrs	r2, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002508:	431a      	orrs	r2, r3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250e:	431a      	orrs	r2, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002514:	431a      	orrs	r2, r3
 8002516:	4b42      	ldr	r3, [pc, #264]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 8002518:	430a      	orrs	r2, r1
 800251a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800251c:	4b40      	ldr	r3, [pc, #256]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	4b3f      	ldr	r3, [pc, #252]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 8002522:	2180      	movs	r1, #128	; 0x80
 8002524:	0449      	lsls	r1, r1, #17
 8002526:	430a      	orrs	r2, r1
 8002528:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800252a:	4b3d      	ldr	r3, [pc, #244]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 800252c:	68da      	ldr	r2, [r3, #12]
 800252e:	4b3c      	ldr	r3, [pc, #240]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 8002530:	2180      	movs	r1, #128	; 0x80
 8002532:	0549      	lsls	r1, r1, #21
 8002534:	430a      	orrs	r2, r1
 8002536:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002538:	f7fe fc9a 	bl	8000e70 <HAL_GetTick>
 800253c:	0003      	movs	r3, r0
 800253e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002540:	e008      	b.n	8002554 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002542:	f7fe fc95 	bl	8000e70 <HAL_GetTick>
 8002546:	0002      	movs	r2, r0
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	1ad3      	subs	r3, r2, r3
 800254c:	2b02      	cmp	r3, #2
 800254e:	d901      	bls.n	8002554 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8002550:	2303      	movs	r3, #3
 8002552:	e061      	b.n	8002618 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002554:	4b32      	ldr	r3, [pc, #200]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	2380      	movs	r3, #128	; 0x80
 800255a:	049b      	lsls	r3, r3, #18
 800255c:	4013      	ands	r3, r2
 800255e:	d0f0      	beq.n	8002542 <HAL_RCC_OscConfig+0x53a>
 8002560:	e059      	b.n	8002616 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002562:	4b2f      	ldr	r3, [pc, #188]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	4b2e      	ldr	r3, [pc, #184]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 8002568:	4931      	ldr	r1, [pc, #196]	; (8002630 <HAL_RCC_OscConfig+0x628>)
 800256a:	400a      	ands	r2, r1
 800256c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800256e:	f7fe fc7f 	bl	8000e70 <HAL_GetTick>
 8002572:	0003      	movs	r3, r0
 8002574:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002576:	e008      	b.n	800258a <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002578:	f7fe fc7a 	bl	8000e70 <HAL_GetTick>
 800257c:	0002      	movs	r2, r0
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	2b02      	cmp	r3, #2
 8002584:	d901      	bls.n	800258a <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e046      	b.n	8002618 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800258a:	4b25      	ldr	r3, [pc, #148]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	2380      	movs	r3, #128	; 0x80
 8002590:	049b      	lsls	r3, r3, #18
 8002592:	4013      	ands	r3, r2
 8002594:	d1f0      	bne.n	8002578 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002596:	4b22      	ldr	r3, [pc, #136]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 8002598:	68da      	ldr	r2, [r3, #12]
 800259a:	4b21      	ldr	r3, [pc, #132]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 800259c:	4926      	ldr	r1, [pc, #152]	; (8002638 <HAL_RCC_OscConfig+0x630>)
 800259e:	400a      	ands	r2, r1
 80025a0:	60da      	str	r2, [r3, #12]
 80025a2:	e038      	b.n	8002616 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	69db      	ldr	r3, [r3, #28]
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d101      	bne.n	80025b0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e033      	b.n	8002618 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80025b0:	4b1b      	ldr	r3, [pc, #108]	; (8002620 <HAL_RCC_OscConfig+0x618>)
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	2203      	movs	r2, #3
 80025ba:	401a      	ands	r2, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a1b      	ldr	r3, [r3, #32]
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d126      	bne.n	8002612 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	2270      	movs	r2, #112	; 0x70
 80025c8:	401a      	ands	r2, r3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d11f      	bne.n	8002612 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025d2:	697a      	ldr	r2, [r7, #20]
 80025d4:	23fe      	movs	r3, #254	; 0xfe
 80025d6:	01db      	lsls	r3, r3, #7
 80025d8:	401a      	ands	r2, r3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025de:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d116      	bne.n	8002612 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80025e4:	697a      	ldr	r2, [r7, #20]
 80025e6:	23f8      	movs	r3, #248	; 0xf8
 80025e8:	039b      	lsls	r3, r3, #14
 80025ea:	401a      	ands	r2, r3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d10e      	bne.n	8002612 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80025f4:	697a      	ldr	r2, [r7, #20]
 80025f6:	23e0      	movs	r3, #224	; 0xe0
 80025f8:	051b      	lsls	r3, r3, #20
 80025fa:	401a      	ands	r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002600:	429a      	cmp	r2, r3
 8002602:	d106      	bne.n	8002612 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	0f5b      	lsrs	r3, r3, #29
 8002608:	075a      	lsls	r2, r3, #29
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800260e:	429a      	cmp	r2, r3
 8002610:	d001      	beq.n	8002616 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e000      	b.n	8002618 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8002616:	2300      	movs	r3, #0
}
 8002618:	0018      	movs	r0, r3
 800261a:	46bd      	mov	sp, r7
 800261c:	b008      	add	sp, #32
 800261e:	bd80      	pop	{r7, pc}
 8002620:	40021000 	.word	0x40021000
 8002624:	40007000 	.word	0x40007000
 8002628:	00001388 	.word	0x00001388
 800262c:	efffffff 	.word	0xefffffff
 8002630:	feffffff 	.word	0xfeffffff
 8002634:	11c1808c 	.word	0x11c1808c
 8002638:	eefefffc 	.word	0xeefefffc

0800263c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b084      	sub	sp, #16
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d101      	bne.n	8002650 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	e0e9      	b.n	8002824 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002650:	4b76      	ldr	r3, [pc, #472]	; (800282c <HAL_RCC_ClockConfig+0x1f0>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2207      	movs	r2, #7
 8002656:	4013      	ands	r3, r2
 8002658:	683a      	ldr	r2, [r7, #0]
 800265a:	429a      	cmp	r2, r3
 800265c:	d91e      	bls.n	800269c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800265e:	4b73      	ldr	r3, [pc, #460]	; (800282c <HAL_RCC_ClockConfig+0x1f0>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	2207      	movs	r2, #7
 8002664:	4393      	bics	r3, r2
 8002666:	0019      	movs	r1, r3
 8002668:	4b70      	ldr	r3, [pc, #448]	; (800282c <HAL_RCC_ClockConfig+0x1f0>)
 800266a:	683a      	ldr	r2, [r7, #0]
 800266c:	430a      	orrs	r2, r1
 800266e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002670:	f7fe fbfe 	bl	8000e70 <HAL_GetTick>
 8002674:	0003      	movs	r3, r0
 8002676:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002678:	e009      	b.n	800268e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800267a:	f7fe fbf9 	bl	8000e70 <HAL_GetTick>
 800267e:	0002      	movs	r2, r0
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	4a6a      	ldr	r2, [pc, #424]	; (8002830 <HAL_RCC_ClockConfig+0x1f4>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d901      	bls.n	800268e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e0ca      	b.n	8002824 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800268e:	4b67      	ldr	r3, [pc, #412]	; (800282c <HAL_RCC_ClockConfig+0x1f0>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2207      	movs	r2, #7
 8002694:	4013      	ands	r3, r2
 8002696:	683a      	ldr	r2, [r7, #0]
 8002698:	429a      	cmp	r2, r3
 800269a:	d1ee      	bne.n	800267a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2202      	movs	r2, #2
 80026a2:	4013      	ands	r3, r2
 80026a4:	d015      	beq.n	80026d2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	2204      	movs	r2, #4
 80026ac:	4013      	ands	r3, r2
 80026ae:	d006      	beq.n	80026be <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80026b0:	4b60      	ldr	r3, [pc, #384]	; (8002834 <HAL_RCC_ClockConfig+0x1f8>)
 80026b2:	689a      	ldr	r2, [r3, #8]
 80026b4:	4b5f      	ldr	r3, [pc, #380]	; (8002834 <HAL_RCC_ClockConfig+0x1f8>)
 80026b6:	21e0      	movs	r1, #224	; 0xe0
 80026b8:	01c9      	lsls	r1, r1, #7
 80026ba:	430a      	orrs	r2, r1
 80026bc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026be:	4b5d      	ldr	r3, [pc, #372]	; (8002834 <HAL_RCC_ClockConfig+0x1f8>)
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	4a5d      	ldr	r2, [pc, #372]	; (8002838 <HAL_RCC_ClockConfig+0x1fc>)
 80026c4:	4013      	ands	r3, r2
 80026c6:	0019      	movs	r1, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	689a      	ldr	r2, [r3, #8]
 80026cc:	4b59      	ldr	r3, [pc, #356]	; (8002834 <HAL_RCC_ClockConfig+0x1f8>)
 80026ce:	430a      	orrs	r2, r1
 80026d0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2201      	movs	r2, #1
 80026d8:	4013      	ands	r3, r2
 80026da:	d057      	beq.n	800278c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d107      	bne.n	80026f4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026e4:	4b53      	ldr	r3, [pc, #332]	; (8002834 <HAL_RCC_ClockConfig+0x1f8>)
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	2380      	movs	r3, #128	; 0x80
 80026ea:	029b      	lsls	r3, r3, #10
 80026ec:	4013      	ands	r3, r2
 80026ee:	d12b      	bne.n	8002748 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	e097      	b.n	8002824 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d107      	bne.n	800270c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026fc:	4b4d      	ldr	r3, [pc, #308]	; (8002834 <HAL_RCC_ClockConfig+0x1f8>)
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	2380      	movs	r3, #128	; 0x80
 8002702:	049b      	lsls	r3, r3, #18
 8002704:	4013      	ands	r3, r2
 8002706:	d11f      	bne.n	8002748 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e08b      	b.n	8002824 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d107      	bne.n	8002724 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002714:	4b47      	ldr	r3, [pc, #284]	; (8002834 <HAL_RCC_ClockConfig+0x1f8>)
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	2380      	movs	r3, #128	; 0x80
 800271a:	00db      	lsls	r3, r3, #3
 800271c:	4013      	ands	r3, r2
 800271e:	d113      	bne.n	8002748 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002720:	2301      	movs	r3, #1
 8002722:	e07f      	b.n	8002824 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	2b03      	cmp	r3, #3
 800272a:	d106      	bne.n	800273a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800272c:	4b41      	ldr	r3, [pc, #260]	; (8002834 <HAL_RCC_ClockConfig+0x1f8>)
 800272e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002730:	2202      	movs	r2, #2
 8002732:	4013      	ands	r3, r2
 8002734:	d108      	bne.n	8002748 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e074      	b.n	8002824 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800273a:	4b3e      	ldr	r3, [pc, #248]	; (8002834 <HAL_RCC_ClockConfig+0x1f8>)
 800273c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800273e:	2202      	movs	r2, #2
 8002740:	4013      	ands	r3, r2
 8002742:	d101      	bne.n	8002748 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e06d      	b.n	8002824 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002748:	4b3a      	ldr	r3, [pc, #232]	; (8002834 <HAL_RCC_ClockConfig+0x1f8>)
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	2207      	movs	r2, #7
 800274e:	4393      	bics	r3, r2
 8002750:	0019      	movs	r1, r3
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	685a      	ldr	r2, [r3, #4]
 8002756:	4b37      	ldr	r3, [pc, #220]	; (8002834 <HAL_RCC_ClockConfig+0x1f8>)
 8002758:	430a      	orrs	r2, r1
 800275a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800275c:	f7fe fb88 	bl	8000e70 <HAL_GetTick>
 8002760:	0003      	movs	r3, r0
 8002762:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002764:	e009      	b.n	800277a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002766:	f7fe fb83 	bl	8000e70 <HAL_GetTick>
 800276a:	0002      	movs	r2, r0
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	1ad3      	subs	r3, r2, r3
 8002770:	4a2f      	ldr	r2, [pc, #188]	; (8002830 <HAL_RCC_ClockConfig+0x1f4>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d901      	bls.n	800277a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	e054      	b.n	8002824 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800277a:	4b2e      	ldr	r3, [pc, #184]	; (8002834 <HAL_RCC_ClockConfig+0x1f8>)
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	2238      	movs	r2, #56	; 0x38
 8002780:	401a      	ands	r2, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	00db      	lsls	r3, r3, #3
 8002788:	429a      	cmp	r2, r3
 800278a:	d1ec      	bne.n	8002766 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800278c:	4b27      	ldr	r3, [pc, #156]	; (800282c <HAL_RCC_ClockConfig+0x1f0>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	2207      	movs	r2, #7
 8002792:	4013      	ands	r3, r2
 8002794:	683a      	ldr	r2, [r7, #0]
 8002796:	429a      	cmp	r2, r3
 8002798:	d21e      	bcs.n	80027d8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800279a:	4b24      	ldr	r3, [pc, #144]	; (800282c <HAL_RCC_ClockConfig+0x1f0>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	2207      	movs	r2, #7
 80027a0:	4393      	bics	r3, r2
 80027a2:	0019      	movs	r1, r3
 80027a4:	4b21      	ldr	r3, [pc, #132]	; (800282c <HAL_RCC_ClockConfig+0x1f0>)
 80027a6:	683a      	ldr	r2, [r7, #0]
 80027a8:	430a      	orrs	r2, r1
 80027aa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80027ac:	f7fe fb60 	bl	8000e70 <HAL_GetTick>
 80027b0:	0003      	movs	r3, r0
 80027b2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80027b4:	e009      	b.n	80027ca <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027b6:	f7fe fb5b 	bl	8000e70 <HAL_GetTick>
 80027ba:	0002      	movs	r2, r0
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	4a1b      	ldr	r2, [pc, #108]	; (8002830 <HAL_RCC_ClockConfig+0x1f4>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d901      	bls.n	80027ca <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e02c      	b.n	8002824 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80027ca:	4b18      	ldr	r3, [pc, #96]	; (800282c <HAL_RCC_ClockConfig+0x1f0>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	2207      	movs	r2, #7
 80027d0:	4013      	ands	r3, r2
 80027d2:	683a      	ldr	r2, [r7, #0]
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d1ee      	bne.n	80027b6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2204      	movs	r2, #4
 80027de:	4013      	ands	r3, r2
 80027e0:	d009      	beq.n	80027f6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80027e2:	4b14      	ldr	r3, [pc, #80]	; (8002834 <HAL_RCC_ClockConfig+0x1f8>)
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	4a15      	ldr	r2, [pc, #84]	; (800283c <HAL_RCC_ClockConfig+0x200>)
 80027e8:	4013      	ands	r3, r2
 80027ea:	0019      	movs	r1, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	68da      	ldr	r2, [r3, #12]
 80027f0:	4b10      	ldr	r3, [pc, #64]	; (8002834 <HAL_RCC_ClockConfig+0x1f8>)
 80027f2:	430a      	orrs	r2, r1
 80027f4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80027f6:	f000 f829 	bl	800284c <HAL_RCC_GetSysClockFreq>
 80027fa:	0001      	movs	r1, r0
 80027fc:	4b0d      	ldr	r3, [pc, #52]	; (8002834 <HAL_RCC_ClockConfig+0x1f8>)
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	0a1b      	lsrs	r3, r3, #8
 8002802:	220f      	movs	r2, #15
 8002804:	401a      	ands	r2, r3
 8002806:	4b0e      	ldr	r3, [pc, #56]	; (8002840 <HAL_RCC_ClockConfig+0x204>)
 8002808:	0092      	lsls	r2, r2, #2
 800280a:	58d3      	ldr	r3, [r2, r3]
 800280c:	221f      	movs	r2, #31
 800280e:	4013      	ands	r3, r2
 8002810:	000a      	movs	r2, r1
 8002812:	40da      	lsrs	r2, r3
 8002814:	4b0b      	ldr	r3, [pc, #44]	; (8002844 <HAL_RCC_ClockConfig+0x208>)
 8002816:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002818:	4b0b      	ldr	r3, [pc, #44]	; (8002848 <HAL_RCC_ClockConfig+0x20c>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	0018      	movs	r0, r3
 800281e:	f7fe facb 	bl	8000db8 <HAL_InitTick>
 8002822:	0003      	movs	r3, r0
}
 8002824:	0018      	movs	r0, r3
 8002826:	46bd      	mov	sp, r7
 8002828:	b004      	add	sp, #16
 800282a:	bd80      	pop	{r7, pc}
 800282c:	40022000 	.word	0x40022000
 8002830:	00001388 	.word	0x00001388
 8002834:	40021000 	.word	0x40021000
 8002838:	fffff0ff 	.word	0xfffff0ff
 800283c:	ffff8fff 	.word	0xffff8fff
 8002840:	08004688 	.word	0x08004688
 8002844:	20000000 	.word	0x20000000
 8002848:	20000004 	.word	0x20000004

0800284c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b086      	sub	sp, #24
 8002850:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002852:	4b3c      	ldr	r3, [pc, #240]	; (8002944 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	2238      	movs	r2, #56	; 0x38
 8002858:	4013      	ands	r3, r2
 800285a:	d10f      	bne.n	800287c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800285c:	4b39      	ldr	r3, [pc, #228]	; (8002944 <HAL_RCC_GetSysClockFreq+0xf8>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	0adb      	lsrs	r3, r3, #11
 8002862:	2207      	movs	r2, #7
 8002864:	4013      	ands	r3, r2
 8002866:	2201      	movs	r2, #1
 8002868:	409a      	lsls	r2, r3
 800286a:	0013      	movs	r3, r2
 800286c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800286e:	6839      	ldr	r1, [r7, #0]
 8002870:	4835      	ldr	r0, [pc, #212]	; (8002948 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002872:	f7fd fc51 	bl	8000118 <__udivsi3>
 8002876:	0003      	movs	r3, r0
 8002878:	613b      	str	r3, [r7, #16]
 800287a:	e05d      	b.n	8002938 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800287c:	4b31      	ldr	r3, [pc, #196]	; (8002944 <HAL_RCC_GetSysClockFreq+0xf8>)
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	2238      	movs	r2, #56	; 0x38
 8002882:	4013      	ands	r3, r2
 8002884:	2b08      	cmp	r3, #8
 8002886:	d102      	bne.n	800288e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002888:	4b30      	ldr	r3, [pc, #192]	; (800294c <HAL_RCC_GetSysClockFreq+0x100>)
 800288a:	613b      	str	r3, [r7, #16]
 800288c:	e054      	b.n	8002938 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800288e:	4b2d      	ldr	r3, [pc, #180]	; (8002944 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	2238      	movs	r2, #56	; 0x38
 8002894:	4013      	ands	r3, r2
 8002896:	2b10      	cmp	r3, #16
 8002898:	d138      	bne.n	800290c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800289a:	4b2a      	ldr	r3, [pc, #168]	; (8002944 <HAL_RCC_GetSysClockFreq+0xf8>)
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	2203      	movs	r2, #3
 80028a0:	4013      	ands	r3, r2
 80028a2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80028a4:	4b27      	ldr	r3, [pc, #156]	; (8002944 <HAL_RCC_GetSysClockFreq+0xf8>)
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	091b      	lsrs	r3, r3, #4
 80028aa:	2207      	movs	r2, #7
 80028ac:	4013      	ands	r3, r2
 80028ae:	3301      	adds	r3, #1
 80028b0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2b03      	cmp	r3, #3
 80028b6:	d10d      	bne.n	80028d4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80028b8:	68b9      	ldr	r1, [r7, #8]
 80028ba:	4824      	ldr	r0, [pc, #144]	; (800294c <HAL_RCC_GetSysClockFreq+0x100>)
 80028bc:	f7fd fc2c 	bl	8000118 <__udivsi3>
 80028c0:	0003      	movs	r3, r0
 80028c2:	0019      	movs	r1, r3
 80028c4:	4b1f      	ldr	r3, [pc, #124]	; (8002944 <HAL_RCC_GetSysClockFreq+0xf8>)
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	0a1b      	lsrs	r3, r3, #8
 80028ca:	227f      	movs	r2, #127	; 0x7f
 80028cc:	4013      	ands	r3, r2
 80028ce:	434b      	muls	r3, r1
 80028d0:	617b      	str	r3, [r7, #20]
        break;
 80028d2:	e00d      	b.n	80028f0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80028d4:	68b9      	ldr	r1, [r7, #8]
 80028d6:	481c      	ldr	r0, [pc, #112]	; (8002948 <HAL_RCC_GetSysClockFreq+0xfc>)
 80028d8:	f7fd fc1e 	bl	8000118 <__udivsi3>
 80028dc:	0003      	movs	r3, r0
 80028de:	0019      	movs	r1, r3
 80028e0:	4b18      	ldr	r3, [pc, #96]	; (8002944 <HAL_RCC_GetSysClockFreq+0xf8>)
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	0a1b      	lsrs	r3, r3, #8
 80028e6:	227f      	movs	r2, #127	; 0x7f
 80028e8:	4013      	ands	r3, r2
 80028ea:	434b      	muls	r3, r1
 80028ec:	617b      	str	r3, [r7, #20]
        break;
 80028ee:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80028f0:	4b14      	ldr	r3, [pc, #80]	; (8002944 <HAL_RCC_GetSysClockFreq+0xf8>)
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	0f5b      	lsrs	r3, r3, #29
 80028f6:	2207      	movs	r2, #7
 80028f8:	4013      	ands	r3, r2
 80028fa:	3301      	adds	r3, #1
 80028fc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80028fe:	6879      	ldr	r1, [r7, #4]
 8002900:	6978      	ldr	r0, [r7, #20]
 8002902:	f7fd fc09 	bl	8000118 <__udivsi3>
 8002906:	0003      	movs	r3, r0
 8002908:	613b      	str	r3, [r7, #16]
 800290a:	e015      	b.n	8002938 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800290c:	4b0d      	ldr	r3, [pc, #52]	; (8002944 <HAL_RCC_GetSysClockFreq+0xf8>)
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	2238      	movs	r2, #56	; 0x38
 8002912:	4013      	ands	r3, r2
 8002914:	2b20      	cmp	r3, #32
 8002916:	d103      	bne.n	8002920 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002918:	2380      	movs	r3, #128	; 0x80
 800291a:	021b      	lsls	r3, r3, #8
 800291c:	613b      	str	r3, [r7, #16]
 800291e:	e00b      	b.n	8002938 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002920:	4b08      	ldr	r3, [pc, #32]	; (8002944 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	2238      	movs	r2, #56	; 0x38
 8002926:	4013      	ands	r3, r2
 8002928:	2b18      	cmp	r3, #24
 800292a:	d103      	bne.n	8002934 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800292c:	23fa      	movs	r3, #250	; 0xfa
 800292e:	01db      	lsls	r3, r3, #7
 8002930:	613b      	str	r3, [r7, #16]
 8002932:	e001      	b.n	8002938 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002934:	2300      	movs	r3, #0
 8002936:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002938:	693b      	ldr	r3, [r7, #16]
}
 800293a:	0018      	movs	r0, r3
 800293c:	46bd      	mov	sp, r7
 800293e:	b006      	add	sp, #24
 8002940:	bd80      	pop	{r7, pc}
 8002942:	46c0      	nop			; (mov r8, r8)
 8002944:	40021000 	.word	0x40021000
 8002948:	00f42400 	.word	0x00f42400
 800294c:	007a1200 	.word	0x007a1200

08002950 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002954:	4b02      	ldr	r3, [pc, #8]	; (8002960 <HAL_RCC_GetHCLKFreq+0x10>)
 8002956:	681b      	ldr	r3, [r3, #0]
}
 8002958:	0018      	movs	r0, r3
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	46c0      	nop			; (mov r8, r8)
 8002960:	20000000 	.word	0x20000000

08002964 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002964:	b5b0      	push	{r4, r5, r7, lr}
 8002966:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002968:	f7ff fff2 	bl	8002950 <HAL_RCC_GetHCLKFreq>
 800296c:	0004      	movs	r4, r0
 800296e:	f7ff fb3f 	bl	8001ff0 <LL_RCC_GetAPB1Prescaler>
 8002972:	0003      	movs	r3, r0
 8002974:	0b1a      	lsrs	r2, r3, #12
 8002976:	4b05      	ldr	r3, [pc, #20]	; (800298c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002978:	0092      	lsls	r2, r2, #2
 800297a:	58d3      	ldr	r3, [r2, r3]
 800297c:	221f      	movs	r2, #31
 800297e:	4013      	ands	r3, r2
 8002980:	40dc      	lsrs	r4, r3
 8002982:	0023      	movs	r3, r4
}
 8002984:	0018      	movs	r0, r3
 8002986:	46bd      	mov	sp, r7
 8002988:	bdb0      	pop	{r4, r5, r7, pc}
 800298a:	46c0      	nop			; (mov r8, r8)
 800298c:	080046c8 	.word	0x080046c8

08002990 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b086      	sub	sp, #24
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002998:	2313      	movs	r3, #19
 800299a:	18fb      	adds	r3, r7, r3
 800299c:	2200      	movs	r2, #0
 800299e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80029a0:	2312      	movs	r3, #18
 80029a2:	18fb      	adds	r3, r7, r3
 80029a4:	2200      	movs	r2, #0
 80029a6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	2380      	movs	r3, #128	; 0x80
 80029ae:	029b      	lsls	r3, r3, #10
 80029b0:	4013      	ands	r3, r2
 80029b2:	d100      	bne.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80029b4:	e0a3      	b.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029b6:	2011      	movs	r0, #17
 80029b8:	183b      	adds	r3, r7, r0
 80029ba:	2200      	movs	r2, #0
 80029bc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029be:	4bc3      	ldr	r3, [pc, #780]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80029c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80029c2:	2380      	movs	r3, #128	; 0x80
 80029c4:	055b      	lsls	r3, r3, #21
 80029c6:	4013      	ands	r3, r2
 80029c8:	d110      	bne.n	80029ec <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029ca:	4bc0      	ldr	r3, [pc, #768]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80029cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80029ce:	4bbf      	ldr	r3, [pc, #764]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80029d0:	2180      	movs	r1, #128	; 0x80
 80029d2:	0549      	lsls	r1, r1, #21
 80029d4:	430a      	orrs	r2, r1
 80029d6:	63da      	str	r2, [r3, #60]	; 0x3c
 80029d8:	4bbc      	ldr	r3, [pc, #752]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80029da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80029dc:	2380      	movs	r3, #128	; 0x80
 80029de:	055b      	lsls	r3, r3, #21
 80029e0:	4013      	ands	r3, r2
 80029e2:	60bb      	str	r3, [r7, #8]
 80029e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029e6:	183b      	adds	r3, r7, r0
 80029e8:	2201      	movs	r2, #1
 80029ea:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029ec:	4bb8      	ldr	r3, [pc, #736]	; (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	4bb7      	ldr	r3, [pc, #732]	; (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80029f2:	2180      	movs	r1, #128	; 0x80
 80029f4:	0049      	lsls	r1, r1, #1
 80029f6:	430a      	orrs	r2, r1
 80029f8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80029fa:	f7fe fa39 	bl	8000e70 <HAL_GetTick>
 80029fe:	0003      	movs	r3, r0
 8002a00:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a02:	e00b      	b.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a04:	f7fe fa34 	bl	8000e70 <HAL_GetTick>
 8002a08:	0002      	movs	r2, r0
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d904      	bls.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002a12:	2313      	movs	r3, #19
 8002a14:	18fb      	adds	r3, r7, r3
 8002a16:	2203      	movs	r2, #3
 8002a18:	701a      	strb	r2, [r3, #0]
        break;
 8002a1a:	e005      	b.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a1c:	4bac      	ldr	r3, [pc, #688]	; (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	2380      	movs	r3, #128	; 0x80
 8002a22:	005b      	lsls	r3, r3, #1
 8002a24:	4013      	ands	r3, r2
 8002a26:	d0ed      	beq.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002a28:	2313      	movs	r3, #19
 8002a2a:	18fb      	adds	r3, r7, r3
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d154      	bne.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002a32:	4ba6      	ldr	r3, [pc, #664]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a34:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002a36:	23c0      	movs	r3, #192	; 0xc0
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d019      	beq.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a48:	697a      	ldr	r2, [r7, #20]
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d014      	beq.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002a4e:	4b9f      	ldr	r3, [pc, #636]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a52:	4aa0      	ldr	r2, [pc, #640]	; (8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002a54:	4013      	ands	r3, r2
 8002a56:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002a58:	4b9c      	ldr	r3, [pc, #624]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a5a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002a5c:	4b9b      	ldr	r3, [pc, #620]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a5e:	2180      	movs	r1, #128	; 0x80
 8002a60:	0249      	lsls	r1, r1, #9
 8002a62:	430a      	orrs	r2, r1
 8002a64:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002a66:	4b99      	ldr	r3, [pc, #612]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a68:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002a6a:	4b98      	ldr	r3, [pc, #608]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a6c:	499a      	ldr	r1, [pc, #616]	; (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8002a6e:	400a      	ands	r2, r1
 8002a70:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002a72:	4b96      	ldr	r3, [pc, #600]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a74:	697a      	ldr	r2, [r7, #20]
 8002a76:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	d016      	beq.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a80:	f7fe f9f6 	bl	8000e70 <HAL_GetTick>
 8002a84:	0003      	movs	r3, r0
 8002a86:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a88:	e00c      	b.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a8a:	f7fe f9f1 	bl	8000e70 <HAL_GetTick>
 8002a8e:	0002      	movs	r2, r0
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	4a91      	ldr	r2, [pc, #580]	; (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d904      	bls.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002a9a:	2313      	movs	r3, #19
 8002a9c:	18fb      	adds	r3, r7, r3
 8002a9e:	2203      	movs	r2, #3
 8002aa0:	701a      	strb	r2, [r3, #0]
            break;
 8002aa2:	e004      	b.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002aa4:	4b89      	ldr	r3, [pc, #548]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002aa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aa8:	2202      	movs	r2, #2
 8002aaa:	4013      	ands	r3, r2
 8002aac:	d0ed      	beq.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002aae:	2313      	movs	r3, #19
 8002ab0:	18fb      	adds	r3, r7, r3
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d10a      	bne.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ab8:	4b84      	ldr	r3, [pc, #528]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002aba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002abc:	4a85      	ldr	r2, [pc, #532]	; (8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002abe:	4013      	ands	r3, r2
 8002ac0:	0019      	movs	r1, r3
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ac6:	4b81      	ldr	r3, [pc, #516]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ac8:	430a      	orrs	r2, r1
 8002aca:	65da      	str	r2, [r3, #92]	; 0x5c
 8002acc:	e00c      	b.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002ace:	2312      	movs	r3, #18
 8002ad0:	18fb      	adds	r3, r7, r3
 8002ad2:	2213      	movs	r2, #19
 8002ad4:	18ba      	adds	r2, r7, r2
 8002ad6:	7812      	ldrb	r2, [r2, #0]
 8002ad8:	701a      	strb	r2, [r3, #0]
 8002ada:	e005      	b.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002adc:	2312      	movs	r3, #18
 8002ade:	18fb      	adds	r3, r7, r3
 8002ae0:	2213      	movs	r2, #19
 8002ae2:	18ba      	adds	r2, r7, r2
 8002ae4:	7812      	ldrb	r2, [r2, #0]
 8002ae6:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ae8:	2311      	movs	r3, #17
 8002aea:	18fb      	adds	r3, r7, r3
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d105      	bne.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002af2:	4b76      	ldr	r3, [pc, #472]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002af4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002af6:	4b75      	ldr	r3, [pc, #468]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002af8:	4979      	ldr	r1, [pc, #484]	; (8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8002afa:	400a      	ands	r2, r1
 8002afc:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	2201      	movs	r2, #1
 8002b04:	4013      	ands	r3, r2
 8002b06:	d009      	beq.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b08:	4b70      	ldr	r3, [pc, #448]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b0c:	2203      	movs	r2, #3
 8002b0e:	4393      	bics	r3, r2
 8002b10:	0019      	movs	r1, r3
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	685a      	ldr	r2, [r3, #4]
 8002b16:	4b6d      	ldr	r3, [pc, #436]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b18:	430a      	orrs	r2, r1
 8002b1a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2202      	movs	r2, #2
 8002b22:	4013      	ands	r3, r2
 8002b24:	d009      	beq.n	8002b3a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b26:	4b69      	ldr	r3, [pc, #420]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b2a:	220c      	movs	r2, #12
 8002b2c:	4393      	bics	r3, r2
 8002b2e:	0019      	movs	r1, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	689a      	ldr	r2, [r3, #8]
 8002b34:	4b65      	ldr	r3, [pc, #404]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b36:	430a      	orrs	r2, r1
 8002b38:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	2210      	movs	r2, #16
 8002b40:	4013      	ands	r3, r2
 8002b42:	d009      	beq.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002b44:	4b61      	ldr	r3, [pc, #388]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b48:	4a66      	ldr	r2, [pc, #408]	; (8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	0019      	movs	r1, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	68da      	ldr	r2, [r3, #12]
 8002b52:	4b5e      	ldr	r3, [pc, #376]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b54:	430a      	orrs	r2, r1
 8002b56:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	2380      	movs	r3, #128	; 0x80
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	4013      	ands	r3, r2
 8002b62:	d009      	beq.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002b64:	4b59      	ldr	r3, [pc, #356]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b68:	4a5f      	ldr	r2, [pc, #380]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	0019      	movs	r1, r3
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	699a      	ldr	r2, [r3, #24]
 8002b72:	4b56      	ldr	r3, [pc, #344]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b74:	430a      	orrs	r2, r1
 8002b76:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	2380      	movs	r3, #128	; 0x80
 8002b7e:	00db      	lsls	r3, r3, #3
 8002b80:	4013      	ands	r3, r2
 8002b82:	d009      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002b84:	4b51      	ldr	r3, [pc, #324]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b88:	4a58      	ldr	r2, [pc, #352]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	0019      	movs	r1, r3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	69da      	ldr	r2, [r3, #28]
 8002b92:	4b4e      	ldr	r3, [pc, #312]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b94:	430a      	orrs	r2, r1
 8002b96:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2220      	movs	r2, #32
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	d009      	beq.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ba2:	4b4a      	ldr	r3, [pc, #296]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ba6:	4a52      	ldr	r2, [pc, #328]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8002ba8:	4013      	ands	r3, r2
 8002baa:	0019      	movs	r1, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	691a      	ldr	r2, [r3, #16]
 8002bb0:	4b46      	ldr	r3, [pc, #280]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bb2:	430a      	orrs	r2, r1
 8002bb4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	2380      	movs	r3, #128	; 0x80
 8002bbc:	01db      	lsls	r3, r3, #7
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	d015      	beq.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002bc2:	4b42      	ldr	r3, [pc, #264]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	0899      	lsrs	r1, r3, #2
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6a1a      	ldr	r2, [r3, #32]
 8002bce:	4b3f      	ldr	r3, [pc, #252]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a1a      	ldr	r2, [r3, #32]
 8002bd8:	2380      	movs	r3, #128	; 0x80
 8002bda:	05db      	lsls	r3, r3, #23
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d106      	bne.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002be0:	4b3a      	ldr	r3, [pc, #232]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002be2:	68da      	ldr	r2, [r3, #12]
 8002be4:	4b39      	ldr	r3, [pc, #228]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002be6:	2180      	movs	r1, #128	; 0x80
 8002be8:	0249      	lsls	r1, r1, #9
 8002bea:	430a      	orrs	r2, r1
 8002bec:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	2380      	movs	r3, #128	; 0x80
 8002bf4:	031b      	lsls	r3, r3, #12
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	d009      	beq.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002bfa:	4b34      	ldr	r3, [pc, #208]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bfe:	2240      	movs	r2, #64	; 0x40
 8002c00:	4393      	bics	r3, r2
 8002c02:	0019      	movs	r1, r3
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c08:	4b30      	ldr	r3, [pc, #192]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c0a:	430a      	orrs	r2, r1
 8002c0c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	2380      	movs	r3, #128	; 0x80
 8002c14:	039b      	lsls	r3, r3, #14
 8002c16:	4013      	ands	r3, r2
 8002c18:	d016      	beq.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002c1a:	4b2c      	ldr	r3, [pc, #176]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c1e:	4a35      	ldr	r2, [pc, #212]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002c20:	4013      	ands	r3, r2
 8002c22:	0019      	movs	r1, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c28:	4b28      	ldr	r3, [pc, #160]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c2a:	430a      	orrs	r2, r1
 8002c2c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c32:	2380      	movs	r3, #128	; 0x80
 8002c34:	03db      	lsls	r3, r3, #15
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d106      	bne.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002c3a:	4b24      	ldr	r3, [pc, #144]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c3c:	68da      	ldr	r2, [r3, #12]
 8002c3e:	4b23      	ldr	r3, [pc, #140]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c40:	2180      	movs	r1, #128	; 0x80
 8002c42:	0449      	lsls	r1, r1, #17
 8002c44:	430a      	orrs	r2, r1
 8002c46:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	2380      	movs	r3, #128	; 0x80
 8002c4e:	03db      	lsls	r3, r3, #15
 8002c50:	4013      	ands	r3, r2
 8002c52:	d016      	beq.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002c54:	4b1d      	ldr	r3, [pc, #116]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c58:	4a27      	ldr	r2, [pc, #156]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	0019      	movs	r1, r3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c62:	4b1a      	ldr	r3, [pc, #104]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c64:	430a      	orrs	r2, r1
 8002c66:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c6c:	2380      	movs	r3, #128	; 0x80
 8002c6e:	045b      	lsls	r3, r3, #17
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d106      	bne.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002c74:	4b15      	ldr	r3, [pc, #84]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c76:	68da      	ldr	r2, [r3, #12]
 8002c78:	4b14      	ldr	r3, [pc, #80]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c7a:	2180      	movs	r1, #128	; 0x80
 8002c7c:	0449      	lsls	r1, r1, #17
 8002c7e:	430a      	orrs	r2, r1
 8002c80:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	2380      	movs	r3, #128	; 0x80
 8002c88:	011b      	lsls	r3, r3, #4
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	d016      	beq.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002c8e:	4b0f      	ldr	r3, [pc, #60]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c92:	4a1a      	ldr	r2, [pc, #104]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002c94:	4013      	ands	r3, r2
 8002c96:	0019      	movs	r1, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	695a      	ldr	r2, [r3, #20]
 8002c9c:	4b0b      	ldr	r3, [pc, #44]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c9e:	430a      	orrs	r2, r1
 8002ca0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	695a      	ldr	r2, [r3, #20]
 8002ca6:	2380      	movs	r3, #128	; 0x80
 8002ca8:	01db      	lsls	r3, r3, #7
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d106      	bne.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002cae:	4b07      	ldr	r3, [pc, #28]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cb0:	68da      	ldr	r2, [r3, #12]
 8002cb2:	4b06      	ldr	r3, [pc, #24]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cb4:	2180      	movs	r1, #128	; 0x80
 8002cb6:	0249      	lsls	r1, r1, #9
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002cbc:	2312      	movs	r3, #18
 8002cbe:	18fb      	adds	r3, r7, r3
 8002cc0:	781b      	ldrb	r3, [r3, #0]
}
 8002cc2:	0018      	movs	r0, r3
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	b006      	add	sp, #24
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	46c0      	nop			; (mov r8, r8)
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	40007000 	.word	0x40007000
 8002cd4:	fffffcff 	.word	0xfffffcff
 8002cd8:	fffeffff 	.word	0xfffeffff
 8002cdc:	00001388 	.word	0x00001388
 8002ce0:	efffffff 	.word	0xefffffff
 8002ce4:	fffff3ff 	.word	0xfffff3ff
 8002ce8:	fff3ffff 	.word	0xfff3ffff
 8002cec:	ffcfffff 	.word	0xffcfffff
 8002cf0:	ffffcfff 	.word	0xffffcfff
 8002cf4:	ffbfffff 	.word	0xffbfffff
 8002cf8:	feffffff 	.word	0xfeffffff
 8002cfc:	ffff3fff 	.word	0xffff3fff

08002d00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d101      	bne.n	8002d12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e04a      	b.n	8002da8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	223d      	movs	r2, #61	; 0x3d
 8002d16:	5c9b      	ldrb	r3, [r3, r2]
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d107      	bne.n	8002d2e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	223c      	movs	r2, #60	; 0x3c
 8002d22:	2100      	movs	r1, #0
 8002d24:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	0018      	movs	r0, r3
 8002d2a:	f7fd ff3f 	bl	8000bac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	223d      	movs	r2, #61	; 0x3d
 8002d32:	2102      	movs	r1, #2
 8002d34:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	3304      	adds	r3, #4
 8002d3e:	0019      	movs	r1, r3
 8002d40:	0010      	movs	r0, r2
 8002d42:	f000 f889 	bl	8002e58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2248      	movs	r2, #72	; 0x48
 8002d4a:	2101      	movs	r1, #1
 8002d4c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	223e      	movs	r2, #62	; 0x3e
 8002d52:	2101      	movs	r1, #1
 8002d54:	5499      	strb	r1, [r3, r2]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	223f      	movs	r2, #63	; 0x3f
 8002d5a:	2101      	movs	r1, #1
 8002d5c:	5499      	strb	r1, [r3, r2]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2240      	movs	r2, #64	; 0x40
 8002d62:	2101      	movs	r1, #1
 8002d64:	5499      	strb	r1, [r3, r2]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2241      	movs	r2, #65	; 0x41
 8002d6a:	2101      	movs	r1, #1
 8002d6c:	5499      	strb	r1, [r3, r2]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2242      	movs	r2, #66	; 0x42
 8002d72:	2101      	movs	r1, #1
 8002d74:	5499      	strb	r1, [r3, r2]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2243      	movs	r2, #67	; 0x43
 8002d7a:	2101      	movs	r1, #1
 8002d7c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2244      	movs	r2, #68	; 0x44
 8002d82:	2101      	movs	r1, #1
 8002d84:	5499      	strb	r1, [r3, r2]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2245      	movs	r2, #69	; 0x45
 8002d8a:	2101      	movs	r1, #1
 8002d8c:	5499      	strb	r1, [r3, r2]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2246      	movs	r2, #70	; 0x46
 8002d92:	2101      	movs	r1, #1
 8002d94:	5499      	strb	r1, [r3, r2]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2247      	movs	r2, #71	; 0x47
 8002d9a:	2101      	movs	r1, #1
 8002d9c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	223d      	movs	r2, #61	; 0x3d
 8002da2:	2101      	movs	r1, #1
 8002da4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002da6:	2300      	movs	r3, #0
}
 8002da8:	0018      	movs	r0, r3
 8002daa:	46bd      	mov	sp, r7
 8002dac:	b002      	add	sp, #8
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b084      	sub	sp, #16
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	223d      	movs	r2, #61	; 0x3d
 8002dbc:	5c9b      	ldrb	r3, [r3, r2]
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d001      	beq.n	8002dc8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e03a      	b.n	8002e3e <HAL_TIM_Base_Start+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	223d      	movs	r2, #61	; 0x3d
 8002dcc:	2102      	movs	r1, #2
 8002dce:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a1c      	ldr	r2, [pc, #112]	; (8002e48 <HAL_TIM_Base_Start+0x98>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d00f      	beq.n	8002dfa <HAL_TIM_Base_Start+0x4a>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	2380      	movs	r3, #128	; 0x80
 8002de0:	05db      	lsls	r3, r3, #23
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d009      	beq.n	8002dfa <HAL_TIM_Base_Start+0x4a>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a18      	ldr	r2, [pc, #96]	; (8002e4c <HAL_TIM_Base_Start+0x9c>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d004      	beq.n	8002dfa <HAL_TIM_Base_Start+0x4a>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a16      	ldr	r2, [pc, #88]	; (8002e50 <HAL_TIM_Base_Start+0xa0>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d116      	bne.n	8002e28 <HAL_TIM_Base_Start+0x78>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	4a14      	ldr	r2, [pc, #80]	; (8002e54 <HAL_TIM_Base_Start+0xa4>)
 8002e02:	4013      	ands	r3, r2
 8002e04:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2b06      	cmp	r3, #6
 8002e0a:	d016      	beq.n	8002e3a <HAL_TIM_Base_Start+0x8a>
 8002e0c:	68fa      	ldr	r2, [r7, #12]
 8002e0e:	2380      	movs	r3, #128	; 0x80
 8002e10:	025b      	lsls	r3, r3, #9
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d011      	beq.n	8002e3a <HAL_TIM_Base_Start+0x8a>
    {
      __HAL_TIM_ENABLE(htim);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2101      	movs	r1, #1
 8002e22:	430a      	orrs	r2, r1
 8002e24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e26:	e008      	b.n	8002e3a <HAL_TIM_Base_Start+0x8a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	2101      	movs	r1, #1
 8002e34:	430a      	orrs	r2, r1
 8002e36:	601a      	str	r2, [r3, #0]
 8002e38:	e000      	b.n	8002e3c <HAL_TIM_Base_Start+0x8c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e3a:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	0018      	movs	r0, r3
 8002e40:	46bd      	mov	sp, r7
 8002e42:	b004      	add	sp, #16
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	46c0      	nop			; (mov r8, r8)
 8002e48:	40012c00 	.word	0x40012c00
 8002e4c:	40000400 	.word	0x40000400
 8002e50:	40014000 	.word	0x40014000
 8002e54:	00010007 	.word	0x00010007

08002e58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	4a34      	ldr	r2, [pc, #208]	; (8002f3c <TIM_Base_SetConfig+0xe4>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d008      	beq.n	8002e82 <TIM_Base_SetConfig+0x2a>
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	2380      	movs	r3, #128	; 0x80
 8002e74:	05db      	lsls	r3, r3, #23
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d003      	beq.n	8002e82 <TIM_Base_SetConfig+0x2a>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4a30      	ldr	r2, [pc, #192]	; (8002f40 <TIM_Base_SetConfig+0xe8>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d108      	bne.n	8002e94 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2270      	movs	r2, #112	; 0x70
 8002e86:	4393      	bics	r3, r2
 8002e88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	68fa      	ldr	r2, [r7, #12]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	4a29      	ldr	r2, [pc, #164]	; (8002f3c <TIM_Base_SetConfig+0xe4>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d018      	beq.n	8002ece <TIM_Base_SetConfig+0x76>
 8002e9c:	687a      	ldr	r2, [r7, #4]
 8002e9e:	2380      	movs	r3, #128	; 0x80
 8002ea0:	05db      	lsls	r3, r3, #23
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d013      	beq.n	8002ece <TIM_Base_SetConfig+0x76>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	4a25      	ldr	r2, [pc, #148]	; (8002f40 <TIM_Base_SetConfig+0xe8>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d00f      	beq.n	8002ece <TIM_Base_SetConfig+0x76>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	4a24      	ldr	r2, [pc, #144]	; (8002f44 <TIM_Base_SetConfig+0xec>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d00b      	beq.n	8002ece <TIM_Base_SetConfig+0x76>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	4a23      	ldr	r2, [pc, #140]	; (8002f48 <TIM_Base_SetConfig+0xf0>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d007      	beq.n	8002ece <TIM_Base_SetConfig+0x76>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	4a22      	ldr	r2, [pc, #136]	; (8002f4c <TIM_Base_SetConfig+0xf4>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d003      	beq.n	8002ece <TIM_Base_SetConfig+0x76>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	4a21      	ldr	r2, [pc, #132]	; (8002f50 <TIM_Base_SetConfig+0xf8>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d108      	bne.n	8002ee0 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	4a20      	ldr	r2, [pc, #128]	; (8002f54 <TIM_Base_SetConfig+0xfc>)
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	68fa      	ldr	r2, [r7, #12]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2280      	movs	r2, #128	; 0x80
 8002ee4:	4393      	bics	r3, r2
 8002ee6:	001a      	movs	r2, r3
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	695b      	ldr	r3, [r3, #20]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	68fa      	ldr	r2, [r7, #12]
 8002ef4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	689a      	ldr	r2, [r3, #8]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	4a0c      	ldr	r2, [pc, #48]	; (8002f3c <TIM_Base_SetConfig+0xe4>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d00b      	beq.n	8002f26 <TIM_Base_SetConfig+0xce>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4a0d      	ldr	r2, [pc, #52]	; (8002f48 <TIM_Base_SetConfig+0xf0>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d007      	beq.n	8002f26 <TIM_Base_SetConfig+0xce>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4a0c      	ldr	r2, [pc, #48]	; (8002f4c <TIM_Base_SetConfig+0xf4>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d003      	beq.n	8002f26 <TIM_Base_SetConfig+0xce>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	4a0b      	ldr	r2, [pc, #44]	; (8002f50 <TIM_Base_SetConfig+0xf8>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d103      	bne.n	8002f2e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	691a      	ldr	r2, [r3, #16]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2201      	movs	r2, #1
 8002f32:	615a      	str	r2, [r3, #20]
}
 8002f34:	46c0      	nop			; (mov r8, r8)
 8002f36:	46bd      	mov	sp, r7
 8002f38:	b004      	add	sp, #16
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	40012c00 	.word	0x40012c00
 8002f40:	40000400 	.word	0x40000400
 8002f44:	40002000 	.word	0x40002000
 8002f48:	40014000 	.word	0x40014000
 8002f4c:	40014400 	.word	0x40014400
 8002f50:	40014800 	.word	0x40014800
 8002f54:	fffffcff 	.word	0xfffffcff

08002f58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b084      	sub	sp, #16
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	223c      	movs	r2, #60	; 0x3c
 8002f66:	5c9b      	ldrb	r3, [r3, r2]
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d101      	bne.n	8002f70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	e055      	b.n	800301c <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	223c      	movs	r2, #60	; 0x3c
 8002f74:	2101      	movs	r1, #1
 8002f76:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	223d      	movs	r2, #61	; 0x3d
 8002f7c:	2102      	movs	r1, #2
 8002f7e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a23      	ldr	r2, [pc, #140]	; (8003024 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d108      	bne.n	8002fac <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	4a22      	ldr	r2, [pc, #136]	; (8003028 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	68fa      	ldr	r2, [r7, #12]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2270      	movs	r2, #112	; 0x70
 8002fb0:	4393      	bics	r3, r2
 8002fb2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	68fa      	ldr	r2, [r7, #12]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	68fa      	ldr	r2, [r7, #12]
 8002fc4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a16      	ldr	r2, [pc, #88]	; (8003024 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d00f      	beq.n	8002ff0 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	2380      	movs	r3, #128	; 0x80
 8002fd6:	05db      	lsls	r3, r3, #23
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d009      	beq.n	8002ff0 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a12      	ldr	r2, [pc, #72]	; (800302c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d004      	beq.n	8002ff0 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a11      	ldr	r2, [pc, #68]	; (8003030 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d10c      	bne.n	800300a <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	2280      	movs	r2, #128	; 0x80
 8002ff4:	4393      	bics	r3, r2
 8002ff6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	68ba      	ldr	r2, [r7, #8]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	68ba      	ldr	r2, [r7, #8]
 8003008:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	223d      	movs	r2, #61	; 0x3d
 800300e:	2101      	movs	r1, #1
 8003010:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	223c      	movs	r2, #60	; 0x3c
 8003016:	2100      	movs	r1, #0
 8003018:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800301a:	2300      	movs	r3, #0
}
 800301c:	0018      	movs	r0, r3
 800301e:	46bd      	mov	sp, r7
 8003020:	b004      	add	sp, #16
 8003022:	bd80      	pop	{r7, pc}
 8003024:	40012c00 	.word	0x40012c00
 8003028:	ff0fffff 	.word	0xff0fffff
 800302c:	40000400 	.word	0x40000400
 8003030:	40014000 	.word	0x40014000

08003034 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d101      	bne.n	8003046 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e046      	b.n	80030d4 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2284      	movs	r2, #132	; 0x84
 800304a:	589b      	ldr	r3, [r3, r2]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d107      	bne.n	8003060 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2280      	movs	r2, #128	; 0x80
 8003054:	2100      	movs	r1, #0
 8003056:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	0018      	movs	r0, r3
 800305c:	f7fd fdc4 	bl	8000be8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2284      	movs	r2, #132	; 0x84
 8003064:	2124      	movs	r1, #36	; 0x24
 8003066:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2101      	movs	r1, #1
 8003074:	438a      	bics	r2, r1
 8003076:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	0018      	movs	r0, r3
 800307c:	f000 f8dc 	bl	8003238 <UART_SetConfig>
 8003080:	0003      	movs	r3, r0
 8003082:	2b01      	cmp	r3, #1
 8003084:	d101      	bne.n	800308a <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e024      	b.n	80030d4 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800308e:	2b00      	cmp	r3, #0
 8003090:	d003      	beq.n	800309a <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	0018      	movs	r0, r3
 8003096:	f000 fbab 	bl	80037f0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	685a      	ldr	r2, [r3, #4]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	490d      	ldr	r1, [pc, #52]	; (80030dc <HAL_UART_Init+0xa8>)
 80030a6:	400a      	ands	r2, r1
 80030a8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	689a      	ldr	r2, [r3, #8]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	212a      	movs	r1, #42	; 0x2a
 80030b6:	438a      	bics	r2, r1
 80030b8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	2101      	movs	r1, #1
 80030c6:	430a      	orrs	r2, r1
 80030c8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	0018      	movs	r0, r3
 80030ce:	f000 fc43 	bl	8003958 <UART_CheckIdleState>
 80030d2:	0003      	movs	r3, r0
}
 80030d4:	0018      	movs	r0, r3
 80030d6:	46bd      	mov	sp, r7
 80030d8:	b002      	add	sp, #8
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	ffffb7ff 	.word	0xffffb7ff

080030e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b08a      	sub	sp, #40	; 0x28
 80030e4:	af02      	add	r7, sp, #8
 80030e6:	60f8      	str	r0, [r7, #12]
 80030e8:	60b9      	str	r1, [r7, #8]
 80030ea:	603b      	str	r3, [r7, #0]
 80030ec:	1dbb      	adds	r3, r7, #6
 80030ee:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2284      	movs	r2, #132	; 0x84
 80030f4:	589b      	ldr	r3, [r3, r2]
 80030f6:	2b20      	cmp	r3, #32
 80030f8:	d000      	beq.n	80030fc <HAL_UART_Transmit+0x1c>
 80030fa:	e097      	b.n	800322c <HAL_UART_Transmit+0x14c>
  {
    if ((pData == NULL) || (Size == 0U))
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d003      	beq.n	800310a <HAL_UART_Transmit+0x2a>
 8003102:	1dbb      	adds	r3, r7, #6
 8003104:	881b      	ldrh	r3, [r3, #0]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d101      	bne.n	800310e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e08f      	b.n	800322e <HAL_UART_Transmit+0x14e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	689a      	ldr	r2, [r3, #8]
 8003112:	2380      	movs	r3, #128	; 0x80
 8003114:	015b      	lsls	r3, r3, #5
 8003116:	429a      	cmp	r2, r3
 8003118:	d109      	bne.n	800312e <HAL_UART_Transmit+0x4e>
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	691b      	ldr	r3, [r3, #16]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d105      	bne.n	800312e <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	2201      	movs	r2, #1
 8003126:	4013      	ands	r3, r2
 8003128:	d001      	beq.n	800312e <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e07f      	b.n	800322e <HAL_UART_Transmit+0x14e>
      }
    }

    __HAL_LOCK(huart);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2280      	movs	r2, #128	; 0x80
 8003132:	5c9b      	ldrb	r3, [r3, r2]
 8003134:	2b01      	cmp	r3, #1
 8003136:	d101      	bne.n	800313c <HAL_UART_Transmit+0x5c>
 8003138:	2302      	movs	r3, #2
 800313a:	e078      	b.n	800322e <HAL_UART_Transmit+0x14e>
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2280      	movs	r2, #128	; 0x80
 8003140:	2101      	movs	r1, #1
 8003142:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	228c      	movs	r2, #140	; 0x8c
 8003148:	2100      	movs	r1, #0
 800314a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2284      	movs	r2, #132	; 0x84
 8003150:	2121      	movs	r1, #33	; 0x21
 8003152:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003154:	f7fd fe8c 	bl	8000e70 <HAL_GetTick>
 8003158:	0003      	movs	r3, r0
 800315a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	1dba      	adds	r2, r7, #6
 8003160:	2154      	movs	r1, #84	; 0x54
 8003162:	8812      	ldrh	r2, [r2, #0]
 8003164:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	1dba      	adds	r2, r7, #6
 800316a:	2156      	movs	r1, #86	; 0x56
 800316c:	8812      	ldrh	r2, [r2, #0]
 800316e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	689a      	ldr	r2, [r3, #8]
 8003174:	2380      	movs	r3, #128	; 0x80
 8003176:	015b      	lsls	r3, r3, #5
 8003178:	429a      	cmp	r2, r3
 800317a:	d108      	bne.n	800318e <HAL_UART_Transmit+0xae>
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d104      	bne.n	800318e <HAL_UART_Transmit+0xae>
    {
      pdata8bits  = NULL;
 8003184:	2300      	movs	r3, #0
 8003186:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	61bb      	str	r3, [r7, #24]
 800318c:	e003      	b.n	8003196 <HAL_UART_Transmit+0xb6>
    }
    else
    {
      pdata8bits  = pData;
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003192:	2300      	movs	r3, #0
 8003194:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2280      	movs	r2, #128	; 0x80
 800319a:	2100      	movs	r1, #0
 800319c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800319e:	e02c      	b.n	80031fa <HAL_UART_Transmit+0x11a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80031a0:	697a      	ldr	r2, [r7, #20]
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	9300      	str	r3, [sp, #0]
 80031a8:	0013      	movs	r3, r2
 80031aa:	2200      	movs	r2, #0
 80031ac:	2180      	movs	r1, #128	; 0x80
 80031ae:	f000 fc1d 	bl	80039ec <UART_WaitOnFlagUntilTimeout>
 80031b2:	1e03      	subs	r3, r0, #0
 80031b4:	d001      	beq.n	80031ba <HAL_UART_Transmit+0xda>
      {
        return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e039      	b.n	800322e <HAL_UART_Transmit+0x14e>
      }
      if (pdata8bits == NULL)
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d10b      	bne.n	80031d8 <HAL_UART_Transmit+0xf8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80031c0:	69bb      	ldr	r3, [r7, #24]
 80031c2:	881b      	ldrh	r3, [r3, #0]
 80031c4:	001a      	movs	r2, r3
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	05d2      	lsls	r2, r2, #23
 80031cc:	0dd2      	lsrs	r2, r2, #23
 80031ce:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80031d0:	69bb      	ldr	r3, [r7, #24]
 80031d2:	3302      	adds	r3, #2
 80031d4:	61bb      	str	r3, [r7, #24]
 80031d6:	e007      	b.n	80031e8 <HAL_UART_Transmit+0x108>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80031d8:	69fb      	ldr	r3, [r7, #28]
 80031da:	781a      	ldrb	r2, [r3, #0]
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	3301      	adds	r3, #1
 80031e6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2256      	movs	r2, #86	; 0x56
 80031ec:	5a9b      	ldrh	r3, [r3, r2]
 80031ee:	b29b      	uxth	r3, r3
 80031f0:	3b01      	subs	r3, #1
 80031f2:	b299      	uxth	r1, r3
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2256      	movs	r2, #86	; 0x56
 80031f8:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2256      	movs	r2, #86	; 0x56
 80031fe:	5a9b      	ldrh	r3, [r3, r2]
 8003200:	b29b      	uxth	r3, r3
 8003202:	2b00      	cmp	r3, #0
 8003204:	d1cc      	bne.n	80031a0 <HAL_UART_Transmit+0xc0>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003206:	697a      	ldr	r2, [r7, #20]
 8003208:	68f8      	ldr	r0, [r7, #12]
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	9300      	str	r3, [sp, #0]
 800320e:	0013      	movs	r3, r2
 8003210:	2200      	movs	r2, #0
 8003212:	2140      	movs	r1, #64	; 0x40
 8003214:	f000 fbea 	bl	80039ec <UART_WaitOnFlagUntilTimeout>
 8003218:	1e03      	subs	r3, r0, #0
 800321a:	d001      	beq.n	8003220 <HAL_UART_Transmit+0x140>
    {
      return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e006      	b.n	800322e <HAL_UART_Transmit+0x14e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2284      	movs	r2, #132	; 0x84
 8003224:	2120      	movs	r1, #32
 8003226:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003228:	2300      	movs	r3, #0
 800322a:	e000      	b.n	800322e <HAL_UART_Transmit+0x14e>
  }
  else
  {
    return HAL_BUSY;
 800322c:	2302      	movs	r3, #2
  }
}
 800322e:	0018      	movs	r0, r3
 8003230:	46bd      	mov	sp, r7
 8003232:	b008      	add	sp, #32
 8003234:	bd80      	pop	{r7, pc}
	...

08003238 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003238:	b5b0      	push	{r4, r5, r7, lr}
 800323a:	b090      	sub	sp, #64	; 0x40
 800323c:	af00      	add	r7, sp, #0
 800323e:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003240:	231a      	movs	r3, #26
 8003242:	2220      	movs	r2, #32
 8003244:	4694      	mov	ip, r2
 8003246:	44bc      	add	ip, r7
 8003248:	4463      	add	r3, ip
 800324a:	2200      	movs	r2, #0
 800324c:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800324e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003250:	689a      	ldr	r2, [r3, #8]
 8003252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003254:	691b      	ldr	r3, [r3, #16]
 8003256:	431a      	orrs	r2, r3
 8003258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800325a:	695b      	ldr	r3, [r3, #20]
 800325c:	431a      	orrs	r2, r3
 800325e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003260:	69db      	ldr	r3, [r3, #28]
 8003262:	4313      	orrs	r3, r2
 8003264:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4ab9      	ldr	r2, [pc, #740]	; (8003554 <UART_SetConfig+0x31c>)
 800326e:	4013      	ands	r3, r2
 8003270:	0019      	movs	r1, r3
 8003272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003278:	430b      	orrs	r3, r1
 800327a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800327c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	4ab5      	ldr	r2, [pc, #724]	; (8003558 <UART_SetConfig+0x320>)
 8003284:	4013      	ands	r3, r2
 8003286:	0018      	movs	r0, r3
 8003288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328a:	68d9      	ldr	r1, [r3, #12]
 800328c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	0003      	movs	r3, r0
 8003292:	430b      	orrs	r3, r1
 8003294:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003298:	699b      	ldr	r3, [r3, #24]
 800329a:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800329c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4aae      	ldr	r2, [pc, #696]	; (800355c <UART_SetConfig+0x324>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d004      	beq.n	80032b0 <UART_SetConfig+0x78>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80032a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a8:	6a1b      	ldr	r3, [r3, #32]
 80032aa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80032ac:	4313      	orrs	r3, r2
 80032ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80032b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	4aaa      	ldr	r2, [pc, #680]	; (8003560 <UART_SetConfig+0x328>)
 80032b8:	4013      	ands	r3, r2
 80032ba:	0019      	movs	r1, r3
 80032bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032c2:	430b      	orrs	r3, r1
 80032c4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80032c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032cc:	220f      	movs	r2, #15
 80032ce:	4393      	bics	r3, r2
 80032d0:	0018      	movs	r0, r3
 80032d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80032d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	0003      	movs	r3, r0
 80032dc:	430b      	orrs	r3, r1
 80032de:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a9f      	ldr	r2, [pc, #636]	; (8003564 <UART_SetConfig+0x32c>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d136      	bne.n	8003358 <UART_SetConfig+0x120>
 80032ea:	4b9f      	ldr	r3, [pc, #636]	; (8003568 <UART_SetConfig+0x330>)
 80032ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032ee:	2203      	movs	r2, #3
 80032f0:	4013      	ands	r3, r2
 80032f2:	2b03      	cmp	r3, #3
 80032f4:	d020      	beq.n	8003338 <UART_SetConfig+0x100>
 80032f6:	d827      	bhi.n	8003348 <UART_SetConfig+0x110>
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d00d      	beq.n	8003318 <UART_SetConfig+0xe0>
 80032fc:	d824      	bhi.n	8003348 <UART_SetConfig+0x110>
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d002      	beq.n	8003308 <UART_SetConfig+0xd0>
 8003302:	2b01      	cmp	r3, #1
 8003304:	d010      	beq.n	8003328 <UART_SetConfig+0xf0>
 8003306:	e01f      	b.n	8003348 <UART_SetConfig+0x110>
 8003308:	231b      	movs	r3, #27
 800330a:	2220      	movs	r2, #32
 800330c:	4694      	mov	ip, r2
 800330e:	44bc      	add	ip, r7
 8003310:	4463      	add	r3, ip
 8003312:	2200      	movs	r2, #0
 8003314:	701a      	strb	r2, [r3, #0]
 8003316:	e0c5      	b.n	80034a4 <UART_SetConfig+0x26c>
 8003318:	231b      	movs	r3, #27
 800331a:	2220      	movs	r2, #32
 800331c:	4694      	mov	ip, r2
 800331e:	44bc      	add	ip, r7
 8003320:	4463      	add	r3, ip
 8003322:	2202      	movs	r2, #2
 8003324:	701a      	strb	r2, [r3, #0]
 8003326:	e0bd      	b.n	80034a4 <UART_SetConfig+0x26c>
 8003328:	231b      	movs	r3, #27
 800332a:	2220      	movs	r2, #32
 800332c:	4694      	mov	ip, r2
 800332e:	44bc      	add	ip, r7
 8003330:	4463      	add	r3, ip
 8003332:	2204      	movs	r2, #4
 8003334:	701a      	strb	r2, [r3, #0]
 8003336:	e0b5      	b.n	80034a4 <UART_SetConfig+0x26c>
 8003338:	231b      	movs	r3, #27
 800333a:	2220      	movs	r2, #32
 800333c:	4694      	mov	ip, r2
 800333e:	44bc      	add	ip, r7
 8003340:	4463      	add	r3, ip
 8003342:	2208      	movs	r2, #8
 8003344:	701a      	strb	r2, [r3, #0]
 8003346:	e0ad      	b.n	80034a4 <UART_SetConfig+0x26c>
 8003348:	231b      	movs	r3, #27
 800334a:	2220      	movs	r2, #32
 800334c:	4694      	mov	ip, r2
 800334e:	44bc      	add	ip, r7
 8003350:	4463      	add	r3, ip
 8003352:	2210      	movs	r2, #16
 8003354:	701a      	strb	r2, [r3, #0]
 8003356:	e0a5      	b.n	80034a4 <UART_SetConfig+0x26c>
 8003358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a83      	ldr	r2, [pc, #524]	; (800356c <UART_SetConfig+0x334>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d136      	bne.n	80033d0 <UART_SetConfig+0x198>
 8003362:	4b81      	ldr	r3, [pc, #516]	; (8003568 <UART_SetConfig+0x330>)
 8003364:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003366:	220c      	movs	r2, #12
 8003368:	4013      	ands	r3, r2
 800336a:	2b0c      	cmp	r3, #12
 800336c:	d020      	beq.n	80033b0 <UART_SetConfig+0x178>
 800336e:	d827      	bhi.n	80033c0 <UART_SetConfig+0x188>
 8003370:	2b08      	cmp	r3, #8
 8003372:	d00d      	beq.n	8003390 <UART_SetConfig+0x158>
 8003374:	d824      	bhi.n	80033c0 <UART_SetConfig+0x188>
 8003376:	2b00      	cmp	r3, #0
 8003378:	d002      	beq.n	8003380 <UART_SetConfig+0x148>
 800337a:	2b04      	cmp	r3, #4
 800337c:	d010      	beq.n	80033a0 <UART_SetConfig+0x168>
 800337e:	e01f      	b.n	80033c0 <UART_SetConfig+0x188>
 8003380:	231b      	movs	r3, #27
 8003382:	2220      	movs	r2, #32
 8003384:	4694      	mov	ip, r2
 8003386:	44bc      	add	ip, r7
 8003388:	4463      	add	r3, ip
 800338a:	2200      	movs	r2, #0
 800338c:	701a      	strb	r2, [r3, #0]
 800338e:	e089      	b.n	80034a4 <UART_SetConfig+0x26c>
 8003390:	231b      	movs	r3, #27
 8003392:	2220      	movs	r2, #32
 8003394:	4694      	mov	ip, r2
 8003396:	44bc      	add	ip, r7
 8003398:	4463      	add	r3, ip
 800339a:	2202      	movs	r2, #2
 800339c:	701a      	strb	r2, [r3, #0]
 800339e:	e081      	b.n	80034a4 <UART_SetConfig+0x26c>
 80033a0:	231b      	movs	r3, #27
 80033a2:	2220      	movs	r2, #32
 80033a4:	4694      	mov	ip, r2
 80033a6:	44bc      	add	ip, r7
 80033a8:	4463      	add	r3, ip
 80033aa:	2204      	movs	r2, #4
 80033ac:	701a      	strb	r2, [r3, #0]
 80033ae:	e079      	b.n	80034a4 <UART_SetConfig+0x26c>
 80033b0:	231b      	movs	r3, #27
 80033b2:	2220      	movs	r2, #32
 80033b4:	4694      	mov	ip, r2
 80033b6:	44bc      	add	ip, r7
 80033b8:	4463      	add	r3, ip
 80033ba:	2208      	movs	r2, #8
 80033bc:	701a      	strb	r2, [r3, #0]
 80033be:	e071      	b.n	80034a4 <UART_SetConfig+0x26c>
 80033c0:	231b      	movs	r3, #27
 80033c2:	2220      	movs	r2, #32
 80033c4:	4694      	mov	ip, r2
 80033c6:	44bc      	add	ip, r7
 80033c8:	4463      	add	r3, ip
 80033ca:	2210      	movs	r2, #16
 80033cc:	701a      	strb	r2, [r3, #0]
 80033ce:	e069      	b.n	80034a4 <UART_SetConfig+0x26c>
 80033d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a66      	ldr	r2, [pc, #408]	; (8003570 <UART_SetConfig+0x338>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d107      	bne.n	80033ea <UART_SetConfig+0x1b2>
 80033da:	231b      	movs	r3, #27
 80033dc:	2220      	movs	r2, #32
 80033de:	4694      	mov	ip, r2
 80033e0:	44bc      	add	ip, r7
 80033e2:	4463      	add	r3, ip
 80033e4:	2200      	movs	r2, #0
 80033e6:	701a      	strb	r2, [r3, #0]
 80033e8:	e05c      	b.n	80034a4 <UART_SetConfig+0x26c>
 80033ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a61      	ldr	r2, [pc, #388]	; (8003574 <UART_SetConfig+0x33c>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d107      	bne.n	8003404 <UART_SetConfig+0x1cc>
 80033f4:	231b      	movs	r3, #27
 80033f6:	2220      	movs	r2, #32
 80033f8:	4694      	mov	ip, r2
 80033fa:	44bc      	add	ip, r7
 80033fc:	4463      	add	r3, ip
 80033fe:	2200      	movs	r2, #0
 8003400:	701a      	strb	r2, [r3, #0]
 8003402:	e04f      	b.n	80034a4 <UART_SetConfig+0x26c>
 8003404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a54      	ldr	r2, [pc, #336]	; (800355c <UART_SetConfig+0x324>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d143      	bne.n	8003496 <UART_SetConfig+0x25e>
 800340e:	4b56      	ldr	r3, [pc, #344]	; (8003568 <UART_SetConfig+0x330>)
 8003410:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003412:	23c0      	movs	r3, #192	; 0xc0
 8003414:	011b      	lsls	r3, r3, #4
 8003416:	4013      	ands	r3, r2
 8003418:	22c0      	movs	r2, #192	; 0xc0
 800341a:	0112      	lsls	r2, r2, #4
 800341c:	4293      	cmp	r3, r2
 800341e:	d02a      	beq.n	8003476 <UART_SetConfig+0x23e>
 8003420:	22c0      	movs	r2, #192	; 0xc0
 8003422:	0112      	lsls	r2, r2, #4
 8003424:	4293      	cmp	r3, r2
 8003426:	d82e      	bhi.n	8003486 <UART_SetConfig+0x24e>
 8003428:	2280      	movs	r2, #128	; 0x80
 800342a:	0112      	lsls	r2, r2, #4
 800342c:	4293      	cmp	r3, r2
 800342e:	d012      	beq.n	8003456 <UART_SetConfig+0x21e>
 8003430:	2280      	movs	r2, #128	; 0x80
 8003432:	0112      	lsls	r2, r2, #4
 8003434:	4293      	cmp	r3, r2
 8003436:	d826      	bhi.n	8003486 <UART_SetConfig+0x24e>
 8003438:	2b00      	cmp	r3, #0
 800343a:	d004      	beq.n	8003446 <UART_SetConfig+0x20e>
 800343c:	2280      	movs	r2, #128	; 0x80
 800343e:	00d2      	lsls	r2, r2, #3
 8003440:	4293      	cmp	r3, r2
 8003442:	d010      	beq.n	8003466 <UART_SetConfig+0x22e>
 8003444:	e01f      	b.n	8003486 <UART_SetConfig+0x24e>
 8003446:	231b      	movs	r3, #27
 8003448:	2220      	movs	r2, #32
 800344a:	4694      	mov	ip, r2
 800344c:	44bc      	add	ip, r7
 800344e:	4463      	add	r3, ip
 8003450:	2200      	movs	r2, #0
 8003452:	701a      	strb	r2, [r3, #0]
 8003454:	e026      	b.n	80034a4 <UART_SetConfig+0x26c>
 8003456:	231b      	movs	r3, #27
 8003458:	2220      	movs	r2, #32
 800345a:	4694      	mov	ip, r2
 800345c:	44bc      	add	ip, r7
 800345e:	4463      	add	r3, ip
 8003460:	2202      	movs	r2, #2
 8003462:	701a      	strb	r2, [r3, #0]
 8003464:	e01e      	b.n	80034a4 <UART_SetConfig+0x26c>
 8003466:	231b      	movs	r3, #27
 8003468:	2220      	movs	r2, #32
 800346a:	4694      	mov	ip, r2
 800346c:	44bc      	add	ip, r7
 800346e:	4463      	add	r3, ip
 8003470:	2204      	movs	r2, #4
 8003472:	701a      	strb	r2, [r3, #0]
 8003474:	e016      	b.n	80034a4 <UART_SetConfig+0x26c>
 8003476:	231b      	movs	r3, #27
 8003478:	2220      	movs	r2, #32
 800347a:	4694      	mov	ip, r2
 800347c:	44bc      	add	ip, r7
 800347e:	4463      	add	r3, ip
 8003480:	2208      	movs	r2, #8
 8003482:	701a      	strb	r2, [r3, #0]
 8003484:	e00e      	b.n	80034a4 <UART_SetConfig+0x26c>
 8003486:	231b      	movs	r3, #27
 8003488:	2220      	movs	r2, #32
 800348a:	4694      	mov	ip, r2
 800348c:	44bc      	add	ip, r7
 800348e:	4463      	add	r3, ip
 8003490:	2210      	movs	r2, #16
 8003492:	701a      	strb	r2, [r3, #0]
 8003494:	e006      	b.n	80034a4 <UART_SetConfig+0x26c>
 8003496:	231b      	movs	r3, #27
 8003498:	2220      	movs	r2, #32
 800349a:	4694      	mov	ip, r2
 800349c:	44bc      	add	ip, r7
 800349e:	4463      	add	r3, ip
 80034a0:	2210      	movs	r2, #16
 80034a2:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80034a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a2c      	ldr	r2, [pc, #176]	; (800355c <UART_SetConfig+0x324>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d000      	beq.n	80034b0 <UART_SetConfig+0x278>
 80034ae:	e0ad      	b.n	800360c <UART_SetConfig+0x3d4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80034b0:	231b      	movs	r3, #27
 80034b2:	2220      	movs	r2, #32
 80034b4:	4694      	mov	ip, r2
 80034b6:	44bc      	add	ip, r7
 80034b8:	4463      	add	r3, ip
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	2b08      	cmp	r3, #8
 80034be:	d015      	beq.n	80034ec <UART_SetConfig+0x2b4>
 80034c0:	dc18      	bgt.n	80034f4 <UART_SetConfig+0x2bc>
 80034c2:	2b04      	cmp	r3, #4
 80034c4:	d00d      	beq.n	80034e2 <UART_SetConfig+0x2aa>
 80034c6:	dc15      	bgt.n	80034f4 <UART_SetConfig+0x2bc>
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d002      	beq.n	80034d2 <UART_SetConfig+0x29a>
 80034cc:	2b02      	cmp	r3, #2
 80034ce:	d005      	beq.n	80034dc <UART_SetConfig+0x2a4>
 80034d0:	e010      	b.n	80034f4 <UART_SetConfig+0x2bc>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034d2:	f7ff fa47 	bl	8002964 <HAL_RCC_GetPCLK1Freq>
 80034d6:	0003      	movs	r3, r0
 80034d8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80034da:	e015      	b.n	8003508 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034dc:	4b26      	ldr	r3, [pc, #152]	; (8003578 <UART_SetConfig+0x340>)
 80034de:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80034e0:	e012      	b.n	8003508 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034e2:	f7ff f9b3 	bl	800284c <HAL_RCC_GetSysClockFreq>
 80034e6:	0003      	movs	r3, r0
 80034e8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80034ea:	e00d      	b.n	8003508 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034ec:	2380      	movs	r3, #128	; 0x80
 80034ee:	021b      	lsls	r3, r3, #8
 80034f0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80034f2:	e009      	b.n	8003508 <UART_SetConfig+0x2d0>
      default:
        pclk = 0U;
 80034f4:	2300      	movs	r3, #0
 80034f6:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80034f8:	231a      	movs	r3, #26
 80034fa:	2220      	movs	r2, #32
 80034fc:	4694      	mov	ip, r2
 80034fe:	44bc      	add	ip, r7
 8003500:	4463      	add	r3, ip
 8003502:	2201      	movs	r2, #1
 8003504:	701a      	strb	r2, [r3, #0]
        break;
 8003506:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003508:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800350a:	2b00      	cmp	r3, #0
 800350c:	d100      	bne.n	8003510 <UART_SetConfig+0x2d8>
 800350e:	e153      	b.n	80037b8 <UART_SetConfig+0x580>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003512:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003514:	4b19      	ldr	r3, [pc, #100]	; (800357c <UART_SetConfig+0x344>)
 8003516:	0052      	lsls	r2, r2, #1
 8003518:	5ad3      	ldrh	r3, [r2, r3]
 800351a:	0019      	movs	r1, r3
 800351c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800351e:	f7fc fdfb 	bl	8000118 <__udivsi3>
 8003522:	0003      	movs	r3, r0
 8003524:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003528:	685a      	ldr	r2, [r3, #4]
 800352a:	0013      	movs	r3, r2
 800352c:	005b      	lsls	r3, r3, #1
 800352e:	189b      	adds	r3, r3, r2
 8003530:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003532:	429a      	cmp	r2, r3
 8003534:	d305      	bcc.n	8003542 <UART_SetConfig+0x30a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800353c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800353e:	429a      	cmp	r2, r3
 8003540:	d91e      	bls.n	8003580 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003542:	231a      	movs	r3, #26
 8003544:	2220      	movs	r2, #32
 8003546:	4694      	mov	ip, r2
 8003548:	44bc      	add	ip, r7
 800354a:	4463      	add	r3, ip
 800354c:	2201      	movs	r2, #1
 800354e:	701a      	strb	r2, [r3, #0]
 8003550:	e132      	b.n	80037b8 <UART_SetConfig+0x580>
 8003552:	46c0      	nop			; (mov r8, r8)
 8003554:	cfff69f3 	.word	0xcfff69f3
 8003558:	ffffcfff 	.word	0xffffcfff
 800355c:	40008000 	.word	0x40008000
 8003560:	11fff4ff 	.word	0x11fff4ff
 8003564:	40013800 	.word	0x40013800
 8003568:	40021000 	.word	0x40021000
 800356c:	40004400 	.word	0x40004400
 8003570:	40004800 	.word	0x40004800
 8003574:	40004c00 	.word	0x40004c00
 8003578:	00f42400 	.word	0x00f42400
 800357c:	080046e8 	.word	0x080046e8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003580:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003582:	61bb      	str	r3, [r7, #24]
 8003584:	2300      	movs	r3, #0
 8003586:	61fb      	str	r3, [r7, #28]
 8003588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800358c:	4b96      	ldr	r3, [pc, #600]	; (80037e8 <UART_SetConfig+0x5b0>)
 800358e:	0052      	lsls	r2, r2, #1
 8003590:	5ad3      	ldrh	r3, [r2, r3]
 8003592:	613b      	str	r3, [r7, #16]
 8003594:	2300      	movs	r3, #0
 8003596:	617b      	str	r3, [r7, #20]
 8003598:	693a      	ldr	r2, [r7, #16]
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	69b8      	ldr	r0, [r7, #24]
 800359e:	69f9      	ldr	r1, [r7, #28]
 80035a0:	f7fc ff30 	bl	8000404 <__aeabi_uldivmod>
 80035a4:	0002      	movs	r2, r0
 80035a6:	000b      	movs	r3, r1
 80035a8:	0e11      	lsrs	r1, r2, #24
 80035aa:	021d      	lsls	r5, r3, #8
 80035ac:	430d      	orrs	r5, r1
 80035ae:	0214      	lsls	r4, r2, #8
 80035b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	085b      	lsrs	r3, r3, #1
 80035b6:	60bb      	str	r3, [r7, #8]
 80035b8:	2300      	movs	r3, #0
 80035ba:	60fb      	str	r3, [r7, #12]
 80035bc:	68b8      	ldr	r0, [r7, #8]
 80035be:	68f9      	ldr	r1, [r7, #12]
 80035c0:	1900      	adds	r0, r0, r4
 80035c2:	4169      	adcs	r1, r5
 80035c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	603b      	str	r3, [r7, #0]
 80035ca:	2300      	movs	r3, #0
 80035cc:	607b      	str	r3, [r7, #4]
 80035ce:	683a      	ldr	r2, [r7, #0]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f7fc ff17 	bl	8000404 <__aeabi_uldivmod>
 80035d6:	0002      	movs	r2, r0
 80035d8:	000b      	movs	r3, r1
 80035da:	0013      	movs	r3, r2
 80035dc:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80035de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035e0:	23c0      	movs	r3, #192	; 0xc0
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d309      	bcc.n	80035fc <UART_SetConfig+0x3c4>
 80035e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035ea:	2380      	movs	r3, #128	; 0x80
 80035ec:	035b      	lsls	r3, r3, #13
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d204      	bcs.n	80035fc <UART_SetConfig+0x3c4>
        {
          huart->Instance->BRR = usartdiv;
 80035f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035f8:	60da      	str	r2, [r3, #12]
 80035fa:	e0dd      	b.n	80037b8 <UART_SetConfig+0x580>
        }
        else
        {
          ret = HAL_ERROR;
 80035fc:	231a      	movs	r3, #26
 80035fe:	2220      	movs	r2, #32
 8003600:	4694      	mov	ip, r2
 8003602:	44bc      	add	ip, r7
 8003604:	4463      	add	r3, ip
 8003606:	2201      	movs	r2, #1
 8003608:	701a      	strb	r2, [r3, #0]
 800360a:	e0d5      	b.n	80037b8 <UART_SetConfig+0x580>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800360c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800360e:	69da      	ldr	r2, [r3, #28]
 8003610:	2380      	movs	r3, #128	; 0x80
 8003612:	021b      	lsls	r3, r3, #8
 8003614:	429a      	cmp	r2, r3
 8003616:	d000      	beq.n	800361a <UART_SetConfig+0x3e2>
 8003618:	e073      	b.n	8003702 <UART_SetConfig+0x4ca>
  {
    switch (clocksource)
 800361a:	231b      	movs	r3, #27
 800361c:	2220      	movs	r2, #32
 800361e:	4694      	mov	ip, r2
 8003620:	44bc      	add	ip, r7
 8003622:	4463      	add	r3, ip
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	2b08      	cmp	r3, #8
 8003628:	d015      	beq.n	8003656 <UART_SetConfig+0x41e>
 800362a:	dc18      	bgt.n	800365e <UART_SetConfig+0x426>
 800362c:	2b04      	cmp	r3, #4
 800362e:	d00d      	beq.n	800364c <UART_SetConfig+0x414>
 8003630:	dc15      	bgt.n	800365e <UART_SetConfig+0x426>
 8003632:	2b00      	cmp	r3, #0
 8003634:	d002      	beq.n	800363c <UART_SetConfig+0x404>
 8003636:	2b02      	cmp	r3, #2
 8003638:	d005      	beq.n	8003646 <UART_SetConfig+0x40e>
 800363a:	e010      	b.n	800365e <UART_SetConfig+0x426>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800363c:	f7ff f992 	bl	8002964 <HAL_RCC_GetPCLK1Freq>
 8003640:	0003      	movs	r3, r0
 8003642:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003644:	e015      	b.n	8003672 <UART_SetConfig+0x43a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003646:	4b69      	ldr	r3, [pc, #420]	; (80037ec <UART_SetConfig+0x5b4>)
 8003648:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800364a:	e012      	b.n	8003672 <UART_SetConfig+0x43a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800364c:	f7ff f8fe 	bl	800284c <HAL_RCC_GetSysClockFreq>
 8003650:	0003      	movs	r3, r0
 8003652:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003654:	e00d      	b.n	8003672 <UART_SetConfig+0x43a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003656:	2380      	movs	r3, #128	; 0x80
 8003658:	021b      	lsls	r3, r3, #8
 800365a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800365c:	e009      	b.n	8003672 <UART_SetConfig+0x43a>
      default:
        pclk = 0U;
 800365e:	2300      	movs	r3, #0
 8003660:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003662:	231a      	movs	r3, #26
 8003664:	2220      	movs	r2, #32
 8003666:	4694      	mov	ip, r2
 8003668:	44bc      	add	ip, r7
 800366a:	4463      	add	r3, ip
 800366c:	2201      	movs	r2, #1
 800366e:	701a      	strb	r2, [r3, #0]
        break;
 8003670:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003672:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003674:	2b00      	cmp	r3, #0
 8003676:	d100      	bne.n	800367a <UART_SetConfig+0x442>
 8003678:	e09e      	b.n	80037b8 <UART_SetConfig+0x580>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800367a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800367c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800367e:	4b5a      	ldr	r3, [pc, #360]	; (80037e8 <UART_SetConfig+0x5b0>)
 8003680:	0052      	lsls	r2, r2, #1
 8003682:	5ad3      	ldrh	r3, [r2, r3]
 8003684:	0019      	movs	r1, r3
 8003686:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003688:	f7fc fd46 	bl	8000118 <__udivsi3>
 800368c:	0003      	movs	r3, r0
 800368e:	005a      	lsls	r2, r3, #1
 8003690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	085b      	lsrs	r3, r3, #1
 8003696:	18d2      	adds	r2, r2, r3
 8003698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	0019      	movs	r1, r3
 800369e:	0010      	movs	r0, r2
 80036a0:	f7fc fd3a 	bl	8000118 <__udivsi3>
 80036a4:	0003      	movs	r3, r0
 80036a6:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036aa:	2b0f      	cmp	r3, #15
 80036ac:	d921      	bls.n	80036f2 <UART_SetConfig+0x4ba>
 80036ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036b0:	2380      	movs	r3, #128	; 0x80
 80036b2:	025b      	lsls	r3, r3, #9
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d21c      	bcs.n	80036f2 <UART_SetConfig+0x4ba>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80036b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036ba:	b29a      	uxth	r2, r3
 80036bc:	200e      	movs	r0, #14
 80036be:	2420      	movs	r4, #32
 80036c0:	193b      	adds	r3, r7, r4
 80036c2:	181b      	adds	r3, r3, r0
 80036c4:	210f      	movs	r1, #15
 80036c6:	438a      	bics	r2, r1
 80036c8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80036ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036cc:	085b      	lsrs	r3, r3, #1
 80036ce:	b29b      	uxth	r3, r3
 80036d0:	2207      	movs	r2, #7
 80036d2:	4013      	ands	r3, r2
 80036d4:	b299      	uxth	r1, r3
 80036d6:	193b      	adds	r3, r7, r4
 80036d8:	181b      	adds	r3, r3, r0
 80036da:	193a      	adds	r2, r7, r4
 80036dc:	1812      	adds	r2, r2, r0
 80036de:	8812      	ldrh	r2, [r2, #0]
 80036e0:	430a      	orrs	r2, r1
 80036e2:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80036e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	193a      	adds	r2, r7, r4
 80036ea:	1812      	adds	r2, r2, r0
 80036ec:	8812      	ldrh	r2, [r2, #0]
 80036ee:	60da      	str	r2, [r3, #12]
 80036f0:	e062      	b.n	80037b8 <UART_SetConfig+0x580>
      }
      else
      {
        ret = HAL_ERROR;
 80036f2:	231a      	movs	r3, #26
 80036f4:	2220      	movs	r2, #32
 80036f6:	4694      	mov	ip, r2
 80036f8:	44bc      	add	ip, r7
 80036fa:	4463      	add	r3, ip
 80036fc:	2201      	movs	r2, #1
 80036fe:	701a      	strb	r2, [r3, #0]
 8003700:	e05a      	b.n	80037b8 <UART_SetConfig+0x580>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003702:	231b      	movs	r3, #27
 8003704:	2220      	movs	r2, #32
 8003706:	4694      	mov	ip, r2
 8003708:	44bc      	add	ip, r7
 800370a:	4463      	add	r3, ip
 800370c:	781b      	ldrb	r3, [r3, #0]
 800370e:	2b08      	cmp	r3, #8
 8003710:	d015      	beq.n	800373e <UART_SetConfig+0x506>
 8003712:	dc18      	bgt.n	8003746 <UART_SetConfig+0x50e>
 8003714:	2b04      	cmp	r3, #4
 8003716:	d00d      	beq.n	8003734 <UART_SetConfig+0x4fc>
 8003718:	dc15      	bgt.n	8003746 <UART_SetConfig+0x50e>
 800371a:	2b00      	cmp	r3, #0
 800371c:	d002      	beq.n	8003724 <UART_SetConfig+0x4ec>
 800371e:	2b02      	cmp	r3, #2
 8003720:	d005      	beq.n	800372e <UART_SetConfig+0x4f6>
 8003722:	e010      	b.n	8003746 <UART_SetConfig+0x50e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003724:	f7ff f91e 	bl	8002964 <HAL_RCC_GetPCLK1Freq>
 8003728:	0003      	movs	r3, r0
 800372a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800372c:	e015      	b.n	800375a <UART_SetConfig+0x522>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800372e:	4b2f      	ldr	r3, [pc, #188]	; (80037ec <UART_SetConfig+0x5b4>)
 8003730:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003732:	e012      	b.n	800375a <UART_SetConfig+0x522>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003734:	f7ff f88a 	bl	800284c <HAL_RCC_GetSysClockFreq>
 8003738:	0003      	movs	r3, r0
 800373a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800373c:	e00d      	b.n	800375a <UART_SetConfig+0x522>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800373e:	2380      	movs	r3, #128	; 0x80
 8003740:	021b      	lsls	r3, r3, #8
 8003742:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003744:	e009      	b.n	800375a <UART_SetConfig+0x522>
      default:
        pclk = 0U;
 8003746:	2300      	movs	r3, #0
 8003748:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800374a:	231a      	movs	r3, #26
 800374c:	2220      	movs	r2, #32
 800374e:	4694      	mov	ip, r2
 8003750:	44bc      	add	ip, r7
 8003752:	4463      	add	r3, ip
 8003754:	2201      	movs	r2, #1
 8003756:	701a      	strb	r2, [r3, #0]
        break;
 8003758:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800375a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800375c:	2b00      	cmp	r3, #0
 800375e:	d02b      	beq.n	80037b8 <UART_SetConfig+0x580>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003762:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003764:	4b20      	ldr	r3, [pc, #128]	; (80037e8 <UART_SetConfig+0x5b0>)
 8003766:	0052      	lsls	r2, r2, #1
 8003768:	5ad3      	ldrh	r3, [r2, r3]
 800376a:	0019      	movs	r1, r3
 800376c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800376e:	f7fc fcd3 	bl	8000118 <__udivsi3>
 8003772:	0003      	movs	r3, r0
 8003774:	001a      	movs	r2, r3
 8003776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	085b      	lsrs	r3, r3, #1
 800377c:	18d2      	adds	r2, r2, r3
 800377e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	0019      	movs	r1, r3
 8003784:	0010      	movs	r0, r2
 8003786:	f7fc fcc7 	bl	8000118 <__udivsi3>
 800378a:	0003      	movs	r3, r0
 800378c:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800378e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003790:	2b0f      	cmp	r3, #15
 8003792:	d90a      	bls.n	80037aa <UART_SetConfig+0x572>
 8003794:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003796:	2380      	movs	r3, #128	; 0x80
 8003798:	025b      	lsls	r3, r3, #9
 800379a:	429a      	cmp	r2, r3
 800379c:	d205      	bcs.n	80037aa <UART_SetConfig+0x572>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800379e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037a0:	b29a      	uxth	r2, r3
 80037a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	60da      	str	r2, [r3, #12]
 80037a8:	e006      	b.n	80037b8 <UART_SetConfig+0x580>
      }
      else
      {
        ret = HAL_ERROR;
 80037aa:	231a      	movs	r3, #26
 80037ac:	2220      	movs	r2, #32
 80037ae:	4694      	mov	ip, r2
 80037b0:	44bc      	add	ip, r7
 80037b2:	4463      	add	r3, ip
 80037b4:	2201      	movs	r2, #1
 80037b6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80037b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ba:	226a      	movs	r2, #106	; 0x6a
 80037bc:	2101      	movs	r1, #1
 80037be:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80037c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c2:	2268      	movs	r2, #104	; 0x68
 80037c4:	2101      	movs	r1, #1
 80037c6:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80037c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ca:	2200      	movs	r2, #0
 80037cc:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80037ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d0:	2200      	movs	r2, #0
 80037d2:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80037d4:	231a      	movs	r3, #26
 80037d6:	2220      	movs	r2, #32
 80037d8:	4694      	mov	ip, r2
 80037da:	44bc      	add	ip, r7
 80037dc:	4463      	add	r3, ip
 80037de:	781b      	ldrb	r3, [r3, #0]
}
 80037e0:	0018      	movs	r0, r3
 80037e2:	46bd      	mov	sp, r7
 80037e4:	b010      	add	sp, #64	; 0x40
 80037e6:	bdb0      	pop	{r4, r5, r7, pc}
 80037e8:	080046e8 	.word	0x080046e8
 80037ec:	00f42400 	.word	0x00f42400

080037f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037fc:	2201      	movs	r2, #1
 80037fe:	4013      	ands	r3, r2
 8003800:	d00b      	beq.n	800381a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	4a4a      	ldr	r2, [pc, #296]	; (8003934 <UART_AdvFeatureConfig+0x144>)
 800380a:	4013      	ands	r3, r2
 800380c:	0019      	movs	r1, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	430a      	orrs	r2, r1
 8003818:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800381e:	2202      	movs	r2, #2
 8003820:	4013      	ands	r3, r2
 8003822:	d00b      	beq.n	800383c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	4a43      	ldr	r2, [pc, #268]	; (8003938 <UART_AdvFeatureConfig+0x148>)
 800382c:	4013      	ands	r3, r2
 800382e:	0019      	movs	r1, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	430a      	orrs	r2, r1
 800383a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003840:	2204      	movs	r2, #4
 8003842:	4013      	ands	r3, r2
 8003844:	d00b      	beq.n	800385e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	4a3b      	ldr	r2, [pc, #236]	; (800393c <UART_AdvFeatureConfig+0x14c>)
 800384e:	4013      	ands	r3, r2
 8003850:	0019      	movs	r1, r3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	430a      	orrs	r2, r1
 800385c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003862:	2208      	movs	r2, #8
 8003864:	4013      	ands	r3, r2
 8003866:	d00b      	beq.n	8003880 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	4a34      	ldr	r2, [pc, #208]	; (8003940 <UART_AdvFeatureConfig+0x150>)
 8003870:	4013      	ands	r3, r2
 8003872:	0019      	movs	r1, r3
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	430a      	orrs	r2, r1
 800387e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003884:	2210      	movs	r2, #16
 8003886:	4013      	ands	r3, r2
 8003888:	d00b      	beq.n	80038a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	4a2c      	ldr	r2, [pc, #176]	; (8003944 <UART_AdvFeatureConfig+0x154>)
 8003892:	4013      	ands	r3, r2
 8003894:	0019      	movs	r1, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	430a      	orrs	r2, r1
 80038a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038a6:	2220      	movs	r2, #32
 80038a8:	4013      	ands	r3, r2
 80038aa:	d00b      	beq.n	80038c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	4a25      	ldr	r2, [pc, #148]	; (8003948 <UART_AdvFeatureConfig+0x158>)
 80038b4:	4013      	ands	r3, r2
 80038b6:	0019      	movs	r1, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	430a      	orrs	r2, r1
 80038c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038c8:	2240      	movs	r2, #64	; 0x40
 80038ca:	4013      	ands	r3, r2
 80038cc:	d01d      	beq.n	800390a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	4a1d      	ldr	r2, [pc, #116]	; (800394c <UART_AdvFeatureConfig+0x15c>)
 80038d6:	4013      	ands	r3, r2
 80038d8:	0019      	movs	r1, r3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	430a      	orrs	r2, r1
 80038e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80038ea:	2380      	movs	r3, #128	; 0x80
 80038ec:	035b      	lsls	r3, r3, #13
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d10b      	bne.n	800390a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	4a15      	ldr	r2, [pc, #84]	; (8003950 <UART_AdvFeatureConfig+0x160>)
 80038fa:	4013      	ands	r3, r2
 80038fc:	0019      	movs	r1, r3
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	430a      	orrs	r2, r1
 8003908:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800390e:	2280      	movs	r2, #128	; 0x80
 8003910:	4013      	ands	r3, r2
 8003912:	d00b      	beq.n	800392c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	4a0e      	ldr	r2, [pc, #56]	; (8003954 <UART_AdvFeatureConfig+0x164>)
 800391c:	4013      	ands	r3, r2
 800391e:	0019      	movs	r1, r3
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	430a      	orrs	r2, r1
 800392a:	605a      	str	r2, [r3, #4]
  }
}
 800392c:	46c0      	nop			; (mov r8, r8)
 800392e:	46bd      	mov	sp, r7
 8003930:	b002      	add	sp, #8
 8003932:	bd80      	pop	{r7, pc}
 8003934:	fffdffff 	.word	0xfffdffff
 8003938:	fffeffff 	.word	0xfffeffff
 800393c:	fffbffff 	.word	0xfffbffff
 8003940:	ffff7fff 	.word	0xffff7fff
 8003944:	ffffefff 	.word	0xffffefff
 8003948:	ffffdfff 	.word	0xffffdfff
 800394c:	ffefffff 	.word	0xffefffff
 8003950:	ff9fffff 	.word	0xff9fffff
 8003954:	fff7ffff 	.word	0xfff7ffff

08003958 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b086      	sub	sp, #24
 800395c:	af02      	add	r7, sp, #8
 800395e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	228c      	movs	r2, #140	; 0x8c
 8003964:	2100      	movs	r1, #0
 8003966:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003968:	f7fd fa82 	bl	8000e70 <HAL_GetTick>
 800396c:	0003      	movs	r3, r0
 800396e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	2208      	movs	r2, #8
 8003978:	4013      	ands	r3, r2
 800397a:	2b08      	cmp	r3, #8
 800397c:	d10c      	bne.n	8003998 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2280      	movs	r2, #128	; 0x80
 8003982:	0391      	lsls	r1, r2, #14
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	4a18      	ldr	r2, [pc, #96]	; (80039e8 <UART_CheckIdleState+0x90>)
 8003988:	9200      	str	r2, [sp, #0]
 800398a:	2200      	movs	r2, #0
 800398c:	f000 f82e 	bl	80039ec <UART_WaitOnFlagUntilTimeout>
 8003990:	1e03      	subs	r3, r0, #0
 8003992:	d001      	beq.n	8003998 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	e023      	b.n	80039e0 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	2204      	movs	r2, #4
 80039a0:	4013      	ands	r3, r2
 80039a2:	2b04      	cmp	r3, #4
 80039a4:	d10c      	bne.n	80039c0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2280      	movs	r2, #128	; 0x80
 80039aa:	03d1      	lsls	r1, r2, #15
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	4a0e      	ldr	r2, [pc, #56]	; (80039e8 <UART_CheckIdleState+0x90>)
 80039b0:	9200      	str	r2, [sp, #0]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f000 f81a 	bl	80039ec <UART_WaitOnFlagUntilTimeout>
 80039b8:	1e03      	subs	r3, r0, #0
 80039ba:	d001      	beq.n	80039c0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	e00f      	b.n	80039e0 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2284      	movs	r2, #132	; 0x84
 80039c4:	2120      	movs	r1, #32
 80039c6:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2288      	movs	r2, #136	; 0x88
 80039cc:	2120      	movs	r1, #32
 80039ce:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2200      	movs	r2, #0
 80039d4:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2280      	movs	r2, #128	; 0x80
 80039da:	2100      	movs	r1, #0
 80039dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80039de:	2300      	movs	r3, #0
}
 80039e0:	0018      	movs	r0, r3
 80039e2:	46bd      	mov	sp, r7
 80039e4:	b004      	add	sp, #16
 80039e6:	bd80      	pop	{r7, pc}
 80039e8:	01ffffff 	.word	0x01ffffff

080039ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b094      	sub	sp, #80	; 0x50
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	60f8      	str	r0, [r7, #12]
 80039f4:	60b9      	str	r1, [r7, #8]
 80039f6:	603b      	str	r3, [r7, #0]
 80039f8:	1dfb      	adds	r3, r7, #7
 80039fa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039fc:	e0a7      	b.n	8003b4e <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a00:	3301      	adds	r3, #1
 8003a02:	d100      	bne.n	8003a06 <UART_WaitOnFlagUntilTimeout+0x1a>
 8003a04:	e0a3      	b.n	8003b4e <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a06:	f7fd fa33 	bl	8000e70 <HAL_GetTick>
 8003a0a:	0002      	movs	r2, r0
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	1ad3      	subs	r3, r2, r3
 8003a10:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d302      	bcc.n	8003a1c <UART_WaitOnFlagUntilTimeout+0x30>
 8003a16:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d13f      	bne.n	8003a9c <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a1c:	f3ef 8310 	mrs	r3, PRIMASK
 8003a20:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003a22:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003a24:	647b      	str	r3, [r7, #68]	; 0x44
 8003a26:	2301      	movs	r3, #1
 8003a28:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a2c:	f383 8810 	msr	PRIMASK, r3
}
 8003a30:	46c0      	nop			; (mov r8, r8)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	494e      	ldr	r1, [pc, #312]	; (8003b78 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8003a3e:	400a      	ands	r2, r1
 8003a40:	601a      	str	r2, [r3, #0]
 8003a42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a44:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a48:	f383 8810 	msr	PRIMASK, r3
}
 8003a4c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a4e:	f3ef 8310 	mrs	r3, PRIMASK
 8003a52:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003a54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a56:	643b      	str	r3, [r7, #64]	; 0x40
 8003a58:	2301      	movs	r3, #1
 8003a5a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a5e:	f383 8810 	msr	PRIMASK, r3
}
 8003a62:	46c0      	nop			; (mov r8, r8)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	689a      	ldr	r2, [r3, #8]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	2101      	movs	r1, #1
 8003a70:	438a      	bics	r2, r1
 8003a72:	609a      	str	r2, [r3, #8]
 8003a74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a76:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a7a:	f383 8810 	msr	PRIMASK, r3
}
 8003a7e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2284      	movs	r2, #132	; 0x84
 8003a84:	2120      	movs	r1, #32
 8003a86:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2288      	movs	r2, #136	; 0x88
 8003a8c:	2120      	movs	r1, #32
 8003a8e:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2280      	movs	r2, #128	; 0x80
 8003a94:	2100      	movs	r1, #0
 8003a96:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003a98:	2303      	movs	r3, #3
 8003a9a:	e069      	b.n	8003b70 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	2204      	movs	r2, #4
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	d052      	beq.n	8003b4e <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	69da      	ldr	r2, [r3, #28]
 8003aae:	2380      	movs	r3, #128	; 0x80
 8003ab0:	011b      	lsls	r3, r3, #4
 8003ab2:	401a      	ands	r2, r3
 8003ab4:	2380      	movs	r3, #128	; 0x80
 8003ab6:	011b      	lsls	r3, r3, #4
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d148      	bne.n	8003b4e <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	2280      	movs	r2, #128	; 0x80
 8003ac2:	0112      	lsls	r2, r2, #4
 8003ac4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ac6:	f3ef 8310 	mrs	r3, PRIMASK
 8003aca:	613b      	str	r3, [r7, #16]
  return(result);
 8003acc:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003ace:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	f383 8810 	msr	PRIMASK, r3
}
 8003ada:	46c0      	nop			; (mov r8, r8)
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4924      	ldr	r1, [pc, #144]	; (8003b78 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8003ae8:	400a      	ands	r2, r1
 8003aea:	601a      	str	r2, [r3, #0]
 8003aec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003aee:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003af0:	69bb      	ldr	r3, [r7, #24]
 8003af2:	f383 8810 	msr	PRIMASK, r3
}
 8003af6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003af8:	f3ef 8310 	mrs	r3, PRIMASK
 8003afc:	61fb      	str	r3, [r7, #28]
  return(result);
 8003afe:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b00:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b02:	2301      	movs	r3, #1
 8003b04:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b06:	6a3b      	ldr	r3, [r7, #32]
 8003b08:	f383 8810 	msr	PRIMASK, r3
}
 8003b0c:	46c0      	nop			; (mov r8, r8)
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	689a      	ldr	r2, [r3, #8]
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	2101      	movs	r1, #1
 8003b1a:	438a      	bics	r2, r1
 8003b1c:	609a      	str	r2, [r3, #8]
 8003b1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b20:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b24:	f383 8810 	msr	PRIMASK, r3
}
 8003b28:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2284      	movs	r2, #132	; 0x84
 8003b2e:	2120      	movs	r1, #32
 8003b30:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2288      	movs	r2, #136	; 0x88
 8003b36:	2120      	movs	r1, #32
 8003b38:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	228c      	movs	r2, #140	; 0x8c
 8003b3e:	2120      	movs	r1, #32
 8003b40:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2280      	movs	r2, #128	; 0x80
 8003b46:	2100      	movs	r1, #0
 8003b48:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e010      	b.n	8003b70 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	69db      	ldr	r3, [r3, #28]
 8003b54:	68ba      	ldr	r2, [r7, #8]
 8003b56:	4013      	ands	r3, r2
 8003b58:	68ba      	ldr	r2, [r7, #8]
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	425a      	negs	r2, r3
 8003b5e:	4153      	adcs	r3, r2
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	001a      	movs	r2, r3
 8003b64:	1dfb      	adds	r3, r7, #7
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	d100      	bne.n	8003b6e <UART_WaitOnFlagUntilTimeout+0x182>
 8003b6c:	e747      	b.n	80039fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b6e:	2300      	movs	r3, #0
}
 8003b70:	0018      	movs	r0, r3
 8003b72:	46bd      	mov	sp, r7
 8003b74:	b014      	add	sp, #80	; 0x50
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	fffffe5f 	.word	0xfffffe5f

08003b7c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2280      	movs	r2, #128	; 0x80
 8003b88:	5c9b      	ldrb	r3, [r3, r2]
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d101      	bne.n	8003b92 <HAL_UARTEx_DisableFifoMode+0x16>
 8003b8e:	2302      	movs	r3, #2
 8003b90:	e027      	b.n	8003be2 <HAL_UARTEx_DisableFifoMode+0x66>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2280      	movs	r2, #128	; 0x80
 8003b96:	2101      	movs	r1, #1
 8003b98:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2284      	movs	r2, #132	; 0x84
 8003b9e:	2124      	movs	r1, #36	; 0x24
 8003ba0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	2101      	movs	r1, #1
 8003bb6:	438a      	bics	r2, r1
 8003bb8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	4a0b      	ldr	r2, [pc, #44]	; (8003bec <HAL_UARTEx_DisableFifoMode+0x70>)
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	68fa      	ldr	r2, [r7, #12]
 8003bce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2284      	movs	r2, #132	; 0x84
 8003bd4:	2120      	movs	r1, #32
 8003bd6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2280      	movs	r2, #128	; 0x80
 8003bdc:	2100      	movs	r1, #0
 8003bde:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003be0:	2300      	movs	r3, #0
}
 8003be2:	0018      	movs	r0, r3
 8003be4:	46bd      	mov	sp, r7
 8003be6:	b004      	add	sp, #16
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	46c0      	nop			; (mov r8, r8)
 8003bec:	dfffffff 	.word	0xdfffffff

08003bf0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2280      	movs	r2, #128	; 0x80
 8003bfe:	5c9b      	ldrb	r3, [r3, r2]
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d101      	bne.n	8003c08 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003c04:	2302      	movs	r3, #2
 8003c06:	e02e      	b.n	8003c66 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2280      	movs	r2, #128	; 0x80
 8003c0c:	2101      	movs	r1, #1
 8003c0e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2284      	movs	r2, #132	; 0x84
 8003c14:	2124      	movs	r1, #36	; 0x24
 8003c16:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	2101      	movs	r1, #1
 8003c2c:	438a      	bics	r2, r1
 8003c2e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	00db      	lsls	r3, r3, #3
 8003c38:	08d9      	lsrs	r1, r3, #3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	683a      	ldr	r2, [r7, #0]
 8003c40:	430a      	orrs	r2, r1
 8003c42:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	0018      	movs	r0, r3
 8003c48:	f000 f854 	bl	8003cf4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	68fa      	ldr	r2, [r7, #12]
 8003c52:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2284      	movs	r2, #132	; 0x84
 8003c58:	2120      	movs	r1, #32
 8003c5a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2280      	movs	r2, #128	; 0x80
 8003c60:	2100      	movs	r1, #0
 8003c62:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c64:	2300      	movs	r3, #0
}
 8003c66:	0018      	movs	r0, r3
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	b004      	add	sp, #16
 8003c6c:	bd80      	pop	{r7, pc}
	...

08003c70 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b084      	sub	sp, #16
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2280      	movs	r2, #128	; 0x80
 8003c7e:	5c9b      	ldrb	r3, [r3, r2]
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d101      	bne.n	8003c88 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003c84:	2302      	movs	r3, #2
 8003c86:	e02f      	b.n	8003ce8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2280      	movs	r2, #128	; 0x80
 8003c8c:	2101      	movs	r1, #1
 8003c8e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2284      	movs	r2, #132	; 0x84
 8003c94:	2124      	movs	r1, #36	; 0x24
 8003c96:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2101      	movs	r1, #1
 8003cac:	438a      	bics	r2, r1
 8003cae:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	4a0e      	ldr	r2, [pc, #56]	; (8003cf0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003cb8:	4013      	ands	r3, r2
 8003cba:	0019      	movs	r1, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	683a      	ldr	r2, [r7, #0]
 8003cc2:	430a      	orrs	r2, r1
 8003cc4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	0018      	movs	r0, r3
 8003cca:	f000 f813 	bl	8003cf4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68fa      	ldr	r2, [r7, #12]
 8003cd4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2284      	movs	r2, #132	; 0x84
 8003cda:	2120      	movs	r1, #32
 8003cdc:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2280      	movs	r2, #128	; 0x80
 8003ce2:	2100      	movs	r1, #0
 8003ce4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ce6:	2300      	movs	r3, #0
}
 8003ce8:	0018      	movs	r0, r3
 8003cea:	46bd      	mov	sp, r7
 8003cec:	b004      	add	sp, #16
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	f1ffffff 	.word	0xf1ffffff

08003cf4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cf6:	b085      	sub	sp, #20
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d108      	bne.n	8003d16 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	226a      	movs	r2, #106	; 0x6a
 8003d08:	2101      	movs	r1, #1
 8003d0a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2268      	movs	r2, #104	; 0x68
 8003d10:	2101      	movs	r1, #1
 8003d12:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003d14:	e043      	b.n	8003d9e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003d16:	260f      	movs	r6, #15
 8003d18:	19bb      	adds	r3, r7, r6
 8003d1a:	2208      	movs	r2, #8
 8003d1c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003d1e:	200e      	movs	r0, #14
 8003d20:	183b      	adds	r3, r7, r0
 8003d22:	2208      	movs	r2, #8
 8003d24:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	0e5b      	lsrs	r3, r3, #25
 8003d2e:	b2da      	uxtb	r2, r3
 8003d30:	240d      	movs	r4, #13
 8003d32:	193b      	adds	r3, r7, r4
 8003d34:	2107      	movs	r1, #7
 8003d36:	400a      	ands	r2, r1
 8003d38:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	0f5b      	lsrs	r3, r3, #29
 8003d42:	b2da      	uxtb	r2, r3
 8003d44:	250c      	movs	r5, #12
 8003d46:	197b      	adds	r3, r7, r5
 8003d48:	2107      	movs	r1, #7
 8003d4a:	400a      	ands	r2, r1
 8003d4c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003d4e:	183b      	adds	r3, r7, r0
 8003d50:	781b      	ldrb	r3, [r3, #0]
 8003d52:	197a      	adds	r2, r7, r5
 8003d54:	7812      	ldrb	r2, [r2, #0]
 8003d56:	4914      	ldr	r1, [pc, #80]	; (8003da8 <UARTEx_SetNbDataToProcess+0xb4>)
 8003d58:	5c8a      	ldrb	r2, [r1, r2]
 8003d5a:	435a      	muls	r2, r3
 8003d5c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8003d5e:	197b      	adds	r3, r7, r5
 8003d60:	781b      	ldrb	r3, [r3, #0]
 8003d62:	4a12      	ldr	r2, [pc, #72]	; (8003dac <UARTEx_SetNbDataToProcess+0xb8>)
 8003d64:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003d66:	0019      	movs	r1, r3
 8003d68:	f7fc fa60 	bl	800022c <__divsi3>
 8003d6c:	0003      	movs	r3, r0
 8003d6e:	b299      	uxth	r1, r3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	226a      	movs	r2, #106	; 0x6a
 8003d74:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003d76:	19bb      	adds	r3, r7, r6
 8003d78:	781b      	ldrb	r3, [r3, #0]
 8003d7a:	193a      	adds	r2, r7, r4
 8003d7c:	7812      	ldrb	r2, [r2, #0]
 8003d7e:	490a      	ldr	r1, [pc, #40]	; (8003da8 <UARTEx_SetNbDataToProcess+0xb4>)
 8003d80:	5c8a      	ldrb	r2, [r1, r2]
 8003d82:	435a      	muls	r2, r3
 8003d84:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8003d86:	193b      	adds	r3, r7, r4
 8003d88:	781b      	ldrb	r3, [r3, #0]
 8003d8a:	4a08      	ldr	r2, [pc, #32]	; (8003dac <UARTEx_SetNbDataToProcess+0xb8>)
 8003d8c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003d8e:	0019      	movs	r1, r3
 8003d90:	f7fc fa4c 	bl	800022c <__divsi3>
 8003d94:	0003      	movs	r3, r0
 8003d96:	b299      	uxth	r1, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2268      	movs	r2, #104	; 0x68
 8003d9c:	5299      	strh	r1, [r3, r2]
}
 8003d9e:	46c0      	nop			; (mov r8, r8)
 8003da0:	46bd      	mov	sp, r7
 8003da2:	b005      	add	sp, #20
 8003da4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003da6:	46c0      	nop			; (mov r8, r8)
 8003da8:	08004700 	.word	0x08004700
 8003dac:	08004708 	.word	0x08004708

08003db0 <__errno>:
 8003db0:	4b01      	ldr	r3, [pc, #4]	; (8003db8 <__errno+0x8>)
 8003db2:	6818      	ldr	r0, [r3, #0]
 8003db4:	4770      	bx	lr
 8003db6:	46c0      	nop			; (mov r8, r8)
 8003db8:	2000000c 	.word	0x2000000c

08003dbc <__libc_init_array>:
 8003dbc:	b570      	push	{r4, r5, r6, lr}
 8003dbe:	2600      	movs	r6, #0
 8003dc0:	4d0c      	ldr	r5, [pc, #48]	; (8003df4 <__libc_init_array+0x38>)
 8003dc2:	4c0d      	ldr	r4, [pc, #52]	; (8003df8 <__libc_init_array+0x3c>)
 8003dc4:	1b64      	subs	r4, r4, r5
 8003dc6:	10a4      	asrs	r4, r4, #2
 8003dc8:	42a6      	cmp	r6, r4
 8003dca:	d109      	bne.n	8003de0 <__libc_init_array+0x24>
 8003dcc:	2600      	movs	r6, #0
 8003dce:	f000 fc47 	bl	8004660 <_init>
 8003dd2:	4d0a      	ldr	r5, [pc, #40]	; (8003dfc <__libc_init_array+0x40>)
 8003dd4:	4c0a      	ldr	r4, [pc, #40]	; (8003e00 <__libc_init_array+0x44>)
 8003dd6:	1b64      	subs	r4, r4, r5
 8003dd8:	10a4      	asrs	r4, r4, #2
 8003dda:	42a6      	cmp	r6, r4
 8003ddc:	d105      	bne.n	8003dea <__libc_init_array+0x2e>
 8003dde:	bd70      	pop	{r4, r5, r6, pc}
 8003de0:	00b3      	lsls	r3, r6, #2
 8003de2:	58eb      	ldr	r3, [r5, r3]
 8003de4:	4798      	blx	r3
 8003de6:	3601      	adds	r6, #1
 8003de8:	e7ee      	b.n	8003dc8 <__libc_init_array+0xc>
 8003dea:	00b3      	lsls	r3, r6, #2
 8003dec:	58eb      	ldr	r3, [r5, r3]
 8003dee:	4798      	blx	r3
 8003df0:	3601      	adds	r6, #1
 8003df2:	e7f2      	b.n	8003dda <__libc_init_array+0x1e>
 8003df4:	0800474c 	.word	0x0800474c
 8003df8:	0800474c 	.word	0x0800474c
 8003dfc:	0800474c 	.word	0x0800474c
 8003e00:	08004750 	.word	0x08004750

08003e04 <memset>:
 8003e04:	0003      	movs	r3, r0
 8003e06:	1882      	adds	r2, r0, r2
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d100      	bne.n	8003e0e <memset+0xa>
 8003e0c:	4770      	bx	lr
 8003e0e:	7019      	strb	r1, [r3, #0]
 8003e10:	3301      	adds	r3, #1
 8003e12:	e7f9      	b.n	8003e08 <memset+0x4>

08003e14 <siprintf>:
 8003e14:	b40e      	push	{r1, r2, r3}
 8003e16:	b500      	push	{lr}
 8003e18:	490b      	ldr	r1, [pc, #44]	; (8003e48 <siprintf+0x34>)
 8003e1a:	b09c      	sub	sp, #112	; 0x70
 8003e1c:	ab1d      	add	r3, sp, #116	; 0x74
 8003e1e:	9002      	str	r0, [sp, #8]
 8003e20:	9006      	str	r0, [sp, #24]
 8003e22:	9107      	str	r1, [sp, #28]
 8003e24:	9104      	str	r1, [sp, #16]
 8003e26:	4809      	ldr	r0, [pc, #36]	; (8003e4c <siprintf+0x38>)
 8003e28:	4909      	ldr	r1, [pc, #36]	; (8003e50 <siprintf+0x3c>)
 8003e2a:	cb04      	ldmia	r3!, {r2}
 8003e2c:	9105      	str	r1, [sp, #20]
 8003e2e:	6800      	ldr	r0, [r0, #0]
 8003e30:	a902      	add	r1, sp, #8
 8003e32:	9301      	str	r3, [sp, #4]
 8003e34:	f000 f870 	bl	8003f18 <_svfiprintf_r>
 8003e38:	2300      	movs	r3, #0
 8003e3a:	9a02      	ldr	r2, [sp, #8]
 8003e3c:	7013      	strb	r3, [r2, #0]
 8003e3e:	b01c      	add	sp, #112	; 0x70
 8003e40:	bc08      	pop	{r3}
 8003e42:	b003      	add	sp, #12
 8003e44:	4718      	bx	r3
 8003e46:	46c0      	nop			; (mov r8, r8)
 8003e48:	7fffffff 	.word	0x7fffffff
 8003e4c:	2000000c 	.word	0x2000000c
 8003e50:	ffff0208 	.word	0xffff0208

08003e54 <__ssputs_r>:
 8003e54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e56:	688e      	ldr	r6, [r1, #8]
 8003e58:	b085      	sub	sp, #20
 8003e5a:	0007      	movs	r7, r0
 8003e5c:	000c      	movs	r4, r1
 8003e5e:	9203      	str	r2, [sp, #12]
 8003e60:	9301      	str	r3, [sp, #4]
 8003e62:	429e      	cmp	r6, r3
 8003e64:	d83c      	bhi.n	8003ee0 <__ssputs_r+0x8c>
 8003e66:	2390      	movs	r3, #144	; 0x90
 8003e68:	898a      	ldrh	r2, [r1, #12]
 8003e6a:	00db      	lsls	r3, r3, #3
 8003e6c:	421a      	tst	r2, r3
 8003e6e:	d034      	beq.n	8003eda <__ssputs_r+0x86>
 8003e70:	2503      	movs	r5, #3
 8003e72:	6909      	ldr	r1, [r1, #16]
 8003e74:	6823      	ldr	r3, [r4, #0]
 8003e76:	1a5b      	subs	r3, r3, r1
 8003e78:	9302      	str	r3, [sp, #8]
 8003e7a:	6963      	ldr	r3, [r4, #20]
 8003e7c:	9802      	ldr	r0, [sp, #8]
 8003e7e:	435d      	muls	r5, r3
 8003e80:	0feb      	lsrs	r3, r5, #31
 8003e82:	195d      	adds	r5, r3, r5
 8003e84:	9b01      	ldr	r3, [sp, #4]
 8003e86:	106d      	asrs	r5, r5, #1
 8003e88:	3301      	adds	r3, #1
 8003e8a:	181b      	adds	r3, r3, r0
 8003e8c:	42ab      	cmp	r3, r5
 8003e8e:	d900      	bls.n	8003e92 <__ssputs_r+0x3e>
 8003e90:	001d      	movs	r5, r3
 8003e92:	0553      	lsls	r3, r2, #21
 8003e94:	d532      	bpl.n	8003efc <__ssputs_r+0xa8>
 8003e96:	0029      	movs	r1, r5
 8003e98:	0038      	movs	r0, r7
 8003e9a:	f000 fb31 	bl	8004500 <_malloc_r>
 8003e9e:	1e06      	subs	r6, r0, #0
 8003ea0:	d109      	bne.n	8003eb6 <__ssputs_r+0x62>
 8003ea2:	230c      	movs	r3, #12
 8003ea4:	603b      	str	r3, [r7, #0]
 8003ea6:	2340      	movs	r3, #64	; 0x40
 8003ea8:	2001      	movs	r0, #1
 8003eaa:	89a2      	ldrh	r2, [r4, #12]
 8003eac:	4240      	negs	r0, r0
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	81a3      	strh	r3, [r4, #12]
 8003eb2:	b005      	add	sp, #20
 8003eb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003eb6:	9a02      	ldr	r2, [sp, #8]
 8003eb8:	6921      	ldr	r1, [r4, #16]
 8003eba:	f000 faba 	bl	8004432 <memcpy>
 8003ebe:	89a3      	ldrh	r3, [r4, #12]
 8003ec0:	4a14      	ldr	r2, [pc, #80]	; (8003f14 <__ssputs_r+0xc0>)
 8003ec2:	401a      	ands	r2, r3
 8003ec4:	2380      	movs	r3, #128	; 0x80
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	81a3      	strh	r3, [r4, #12]
 8003eca:	9b02      	ldr	r3, [sp, #8]
 8003ecc:	6126      	str	r6, [r4, #16]
 8003ece:	18f6      	adds	r6, r6, r3
 8003ed0:	6026      	str	r6, [r4, #0]
 8003ed2:	6165      	str	r5, [r4, #20]
 8003ed4:	9e01      	ldr	r6, [sp, #4]
 8003ed6:	1aed      	subs	r5, r5, r3
 8003ed8:	60a5      	str	r5, [r4, #8]
 8003eda:	9b01      	ldr	r3, [sp, #4]
 8003edc:	429e      	cmp	r6, r3
 8003ede:	d900      	bls.n	8003ee2 <__ssputs_r+0x8e>
 8003ee0:	9e01      	ldr	r6, [sp, #4]
 8003ee2:	0032      	movs	r2, r6
 8003ee4:	9903      	ldr	r1, [sp, #12]
 8003ee6:	6820      	ldr	r0, [r4, #0]
 8003ee8:	f000 faac 	bl	8004444 <memmove>
 8003eec:	68a3      	ldr	r3, [r4, #8]
 8003eee:	2000      	movs	r0, #0
 8003ef0:	1b9b      	subs	r3, r3, r6
 8003ef2:	60a3      	str	r3, [r4, #8]
 8003ef4:	6823      	ldr	r3, [r4, #0]
 8003ef6:	199e      	adds	r6, r3, r6
 8003ef8:	6026      	str	r6, [r4, #0]
 8003efa:	e7da      	b.n	8003eb2 <__ssputs_r+0x5e>
 8003efc:	002a      	movs	r2, r5
 8003efe:	0038      	movs	r0, r7
 8003f00:	f000 fb5c 	bl	80045bc <_realloc_r>
 8003f04:	1e06      	subs	r6, r0, #0
 8003f06:	d1e0      	bne.n	8003eca <__ssputs_r+0x76>
 8003f08:	0038      	movs	r0, r7
 8003f0a:	6921      	ldr	r1, [r4, #16]
 8003f0c:	f000 faae 	bl	800446c <_free_r>
 8003f10:	e7c7      	b.n	8003ea2 <__ssputs_r+0x4e>
 8003f12:	46c0      	nop			; (mov r8, r8)
 8003f14:	fffffb7f 	.word	0xfffffb7f

08003f18 <_svfiprintf_r>:
 8003f18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f1a:	b0a1      	sub	sp, #132	; 0x84
 8003f1c:	9003      	str	r0, [sp, #12]
 8003f1e:	001d      	movs	r5, r3
 8003f20:	898b      	ldrh	r3, [r1, #12]
 8003f22:	000f      	movs	r7, r1
 8003f24:	0016      	movs	r6, r2
 8003f26:	061b      	lsls	r3, r3, #24
 8003f28:	d511      	bpl.n	8003f4e <_svfiprintf_r+0x36>
 8003f2a:	690b      	ldr	r3, [r1, #16]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d10e      	bne.n	8003f4e <_svfiprintf_r+0x36>
 8003f30:	2140      	movs	r1, #64	; 0x40
 8003f32:	f000 fae5 	bl	8004500 <_malloc_r>
 8003f36:	6038      	str	r0, [r7, #0]
 8003f38:	6138      	str	r0, [r7, #16]
 8003f3a:	2800      	cmp	r0, #0
 8003f3c:	d105      	bne.n	8003f4a <_svfiprintf_r+0x32>
 8003f3e:	230c      	movs	r3, #12
 8003f40:	9a03      	ldr	r2, [sp, #12]
 8003f42:	3801      	subs	r0, #1
 8003f44:	6013      	str	r3, [r2, #0]
 8003f46:	b021      	add	sp, #132	; 0x84
 8003f48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f4a:	2340      	movs	r3, #64	; 0x40
 8003f4c:	617b      	str	r3, [r7, #20]
 8003f4e:	2300      	movs	r3, #0
 8003f50:	ac08      	add	r4, sp, #32
 8003f52:	6163      	str	r3, [r4, #20]
 8003f54:	3320      	adds	r3, #32
 8003f56:	7663      	strb	r3, [r4, #25]
 8003f58:	3310      	adds	r3, #16
 8003f5a:	76a3      	strb	r3, [r4, #26]
 8003f5c:	9507      	str	r5, [sp, #28]
 8003f5e:	0035      	movs	r5, r6
 8003f60:	782b      	ldrb	r3, [r5, #0]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d001      	beq.n	8003f6a <_svfiprintf_r+0x52>
 8003f66:	2b25      	cmp	r3, #37	; 0x25
 8003f68:	d147      	bne.n	8003ffa <_svfiprintf_r+0xe2>
 8003f6a:	1bab      	subs	r3, r5, r6
 8003f6c:	9305      	str	r3, [sp, #20]
 8003f6e:	42b5      	cmp	r5, r6
 8003f70:	d00c      	beq.n	8003f8c <_svfiprintf_r+0x74>
 8003f72:	0032      	movs	r2, r6
 8003f74:	0039      	movs	r1, r7
 8003f76:	9803      	ldr	r0, [sp, #12]
 8003f78:	f7ff ff6c 	bl	8003e54 <__ssputs_r>
 8003f7c:	1c43      	adds	r3, r0, #1
 8003f7e:	d100      	bne.n	8003f82 <_svfiprintf_r+0x6a>
 8003f80:	e0ae      	b.n	80040e0 <_svfiprintf_r+0x1c8>
 8003f82:	6962      	ldr	r2, [r4, #20]
 8003f84:	9b05      	ldr	r3, [sp, #20]
 8003f86:	4694      	mov	ip, r2
 8003f88:	4463      	add	r3, ip
 8003f8a:	6163      	str	r3, [r4, #20]
 8003f8c:	782b      	ldrb	r3, [r5, #0]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d100      	bne.n	8003f94 <_svfiprintf_r+0x7c>
 8003f92:	e0a5      	b.n	80040e0 <_svfiprintf_r+0x1c8>
 8003f94:	2201      	movs	r2, #1
 8003f96:	2300      	movs	r3, #0
 8003f98:	4252      	negs	r2, r2
 8003f9a:	6062      	str	r2, [r4, #4]
 8003f9c:	a904      	add	r1, sp, #16
 8003f9e:	3254      	adds	r2, #84	; 0x54
 8003fa0:	1852      	adds	r2, r2, r1
 8003fa2:	1c6e      	adds	r6, r5, #1
 8003fa4:	6023      	str	r3, [r4, #0]
 8003fa6:	60e3      	str	r3, [r4, #12]
 8003fa8:	60a3      	str	r3, [r4, #8]
 8003faa:	7013      	strb	r3, [r2, #0]
 8003fac:	65a3      	str	r3, [r4, #88]	; 0x58
 8003fae:	2205      	movs	r2, #5
 8003fb0:	7831      	ldrb	r1, [r6, #0]
 8003fb2:	4854      	ldr	r0, [pc, #336]	; (8004104 <_svfiprintf_r+0x1ec>)
 8003fb4:	f000 fa32 	bl	800441c <memchr>
 8003fb8:	1c75      	adds	r5, r6, #1
 8003fba:	2800      	cmp	r0, #0
 8003fbc:	d11f      	bne.n	8003ffe <_svfiprintf_r+0xe6>
 8003fbe:	6822      	ldr	r2, [r4, #0]
 8003fc0:	06d3      	lsls	r3, r2, #27
 8003fc2:	d504      	bpl.n	8003fce <_svfiprintf_r+0xb6>
 8003fc4:	2353      	movs	r3, #83	; 0x53
 8003fc6:	a904      	add	r1, sp, #16
 8003fc8:	185b      	adds	r3, r3, r1
 8003fca:	2120      	movs	r1, #32
 8003fcc:	7019      	strb	r1, [r3, #0]
 8003fce:	0713      	lsls	r3, r2, #28
 8003fd0:	d504      	bpl.n	8003fdc <_svfiprintf_r+0xc4>
 8003fd2:	2353      	movs	r3, #83	; 0x53
 8003fd4:	a904      	add	r1, sp, #16
 8003fd6:	185b      	adds	r3, r3, r1
 8003fd8:	212b      	movs	r1, #43	; 0x2b
 8003fda:	7019      	strb	r1, [r3, #0]
 8003fdc:	7833      	ldrb	r3, [r6, #0]
 8003fde:	2b2a      	cmp	r3, #42	; 0x2a
 8003fe0:	d016      	beq.n	8004010 <_svfiprintf_r+0xf8>
 8003fe2:	0035      	movs	r5, r6
 8003fe4:	2100      	movs	r1, #0
 8003fe6:	200a      	movs	r0, #10
 8003fe8:	68e3      	ldr	r3, [r4, #12]
 8003fea:	782a      	ldrb	r2, [r5, #0]
 8003fec:	1c6e      	adds	r6, r5, #1
 8003fee:	3a30      	subs	r2, #48	; 0x30
 8003ff0:	2a09      	cmp	r2, #9
 8003ff2:	d94e      	bls.n	8004092 <_svfiprintf_r+0x17a>
 8003ff4:	2900      	cmp	r1, #0
 8003ff6:	d111      	bne.n	800401c <_svfiprintf_r+0x104>
 8003ff8:	e017      	b.n	800402a <_svfiprintf_r+0x112>
 8003ffa:	3501      	adds	r5, #1
 8003ffc:	e7b0      	b.n	8003f60 <_svfiprintf_r+0x48>
 8003ffe:	4b41      	ldr	r3, [pc, #260]	; (8004104 <_svfiprintf_r+0x1ec>)
 8004000:	6822      	ldr	r2, [r4, #0]
 8004002:	1ac0      	subs	r0, r0, r3
 8004004:	2301      	movs	r3, #1
 8004006:	4083      	lsls	r3, r0
 8004008:	4313      	orrs	r3, r2
 800400a:	002e      	movs	r6, r5
 800400c:	6023      	str	r3, [r4, #0]
 800400e:	e7ce      	b.n	8003fae <_svfiprintf_r+0x96>
 8004010:	9b07      	ldr	r3, [sp, #28]
 8004012:	1d19      	adds	r1, r3, #4
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	9107      	str	r1, [sp, #28]
 8004018:	2b00      	cmp	r3, #0
 800401a:	db01      	blt.n	8004020 <_svfiprintf_r+0x108>
 800401c:	930b      	str	r3, [sp, #44]	; 0x2c
 800401e:	e004      	b.n	800402a <_svfiprintf_r+0x112>
 8004020:	425b      	negs	r3, r3
 8004022:	60e3      	str	r3, [r4, #12]
 8004024:	2302      	movs	r3, #2
 8004026:	4313      	orrs	r3, r2
 8004028:	6023      	str	r3, [r4, #0]
 800402a:	782b      	ldrb	r3, [r5, #0]
 800402c:	2b2e      	cmp	r3, #46	; 0x2e
 800402e:	d10a      	bne.n	8004046 <_svfiprintf_r+0x12e>
 8004030:	786b      	ldrb	r3, [r5, #1]
 8004032:	2b2a      	cmp	r3, #42	; 0x2a
 8004034:	d135      	bne.n	80040a2 <_svfiprintf_r+0x18a>
 8004036:	9b07      	ldr	r3, [sp, #28]
 8004038:	3502      	adds	r5, #2
 800403a:	1d1a      	adds	r2, r3, #4
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	9207      	str	r2, [sp, #28]
 8004040:	2b00      	cmp	r3, #0
 8004042:	db2b      	blt.n	800409c <_svfiprintf_r+0x184>
 8004044:	9309      	str	r3, [sp, #36]	; 0x24
 8004046:	4e30      	ldr	r6, [pc, #192]	; (8004108 <_svfiprintf_r+0x1f0>)
 8004048:	2203      	movs	r2, #3
 800404a:	0030      	movs	r0, r6
 800404c:	7829      	ldrb	r1, [r5, #0]
 800404e:	f000 f9e5 	bl	800441c <memchr>
 8004052:	2800      	cmp	r0, #0
 8004054:	d006      	beq.n	8004064 <_svfiprintf_r+0x14c>
 8004056:	2340      	movs	r3, #64	; 0x40
 8004058:	1b80      	subs	r0, r0, r6
 800405a:	4083      	lsls	r3, r0
 800405c:	6822      	ldr	r2, [r4, #0]
 800405e:	3501      	adds	r5, #1
 8004060:	4313      	orrs	r3, r2
 8004062:	6023      	str	r3, [r4, #0]
 8004064:	7829      	ldrb	r1, [r5, #0]
 8004066:	2206      	movs	r2, #6
 8004068:	4828      	ldr	r0, [pc, #160]	; (800410c <_svfiprintf_r+0x1f4>)
 800406a:	1c6e      	adds	r6, r5, #1
 800406c:	7621      	strb	r1, [r4, #24]
 800406e:	f000 f9d5 	bl	800441c <memchr>
 8004072:	2800      	cmp	r0, #0
 8004074:	d03c      	beq.n	80040f0 <_svfiprintf_r+0x1d8>
 8004076:	4b26      	ldr	r3, [pc, #152]	; (8004110 <_svfiprintf_r+0x1f8>)
 8004078:	2b00      	cmp	r3, #0
 800407a:	d125      	bne.n	80040c8 <_svfiprintf_r+0x1b0>
 800407c:	2207      	movs	r2, #7
 800407e:	9b07      	ldr	r3, [sp, #28]
 8004080:	3307      	adds	r3, #7
 8004082:	4393      	bics	r3, r2
 8004084:	3308      	adds	r3, #8
 8004086:	9307      	str	r3, [sp, #28]
 8004088:	6963      	ldr	r3, [r4, #20]
 800408a:	9a04      	ldr	r2, [sp, #16]
 800408c:	189b      	adds	r3, r3, r2
 800408e:	6163      	str	r3, [r4, #20]
 8004090:	e765      	b.n	8003f5e <_svfiprintf_r+0x46>
 8004092:	4343      	muls	r3, r0
 8004094:	0035      	movs	r5, r6
 8004096:	2101      	movs	r1, #1
 8004098:	189b      	adds	r3, r3, r2
 800409a:	e7a6      	b.n	8003fea <_svfiprintf_r+0xd2>
 800409c:	2301      	movs	r3, #1
 800409e:	425b      	negs	r3, r3
 80040a0:	e7d0      	b.n	8004044 <_svfiprintf_r+0x12c>
 80040a2:	2300      	movs	r3, #0
 80040a4:	200a      	movs	r0, #10
 80040a6:	001a      	movs	r2, r3
 80040a8:	3501      	adds	r5, #1
 80040aa:	6063      	str	r3, [r4, #4]
 80040ac:	7829      	ldrb	r1, [r5, #0]
 80040ae:	1c6e      	adds	r6, r5, #1
 80040b0:	3930      	subs	r1, #48	; 0x30
 80040b2:	2909      	cmp	r1, #9
 80040b4:	d903      	bls.n	80040be <_svfiprintf_r+0x1a6>
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d0c5      	beq.n	8004046 <_svfiprintf_r+0x12e>
 80040ba:	9209      	str	r2, [sp, #36]	; 0x24
 80040bc:	e7c3      	b.n	8004046 <_svfiprintf_r+0x12e>
 80040be:	4342      	muls	r2, r0
 80040c0:	0035      	movs	r5, r6
 80040c2:	2301      	movs	r3, #1
 80040c4:	1852      	adds	r2, r2, r1
 80040c6:	e7f1      	b.n	80040ac <_svfiprintf_r+0x194>
 80040c8:	ab07      	add	r3, sp, #28
 80040ca:	9300      	str	r3, [sp, #0]
 80040cc:	003a      	movs	r2, r7
 80040ce:	0021      	movs	r1, r4
 80040d0:	4b10      	ldr	r3, [pc, #64]	; (8004114 <_svfiprintf_r+0x1fc>)
 80040d2:	9803      	ldr	r0, [sp, #12]
 80040d4:	e000      	b.n	80040d8 <_svfiprintf_r+0x1c0>
 80040d6:	bf00      	nop
 80040d8:	9004      	str	r0, [sp, #16]
 80040da:	9b04      	ldr	r3, [sp, #16]
 80040dc:	3301      	adds	r3, #1
 80040de:	d1d3      	bne.n	8004088 <_svfiprintf_r+0x170>
 80040e0:	89bb      	ldrh	r3, [r7, #12]
 80040e2:	980d      	ldr	r0, [sp, #52]	; 0x34
 80040e4:	065b      	lsls	r3, r3, #25
 80040e6:	d400      	bmi.n	80040ea <_svfiprintf_r+0x1d2>
 80040e8:	e72d      	b.n	8003f46 <_svfiprintf_r+0x2e>
 80040ea:	2001      	movs	r0, #1
 80040ec:	4240      	negs	r0, r0
 80040ee:	e72a      	b.n	8003f46 <_svfiprintf_r+0x2e>
 80040f0:	ab07      	add	r3, sp, #28
 80040f2:	9300      	str	r3, [sp, #0]
 80040f4:	003a      	movs	r2, r7
 80040f6:	0021      	movs	r1, r4
 80040f8:	4b06      	ldr	r3, [pc, #24]	; (8004114 <_svfiprintf_r+0x1fc>)
 80040fa:	9803      	ldr	r0, [sp, #12]
 80040fc:	f000 f87c 	bl	80041f8 <_printf_i>
 8004100:	e7ea      	b.n	80040d8 <_svfiprintf_r+0x1c0>
 8004102:	46c0      	nop			; (mov r8, r8)
 8004104:	08004710 	.word	0x08004710
 8004108:	08004716 	.word	0x08004716
 800410c:	0800471a 	.word	0x0800471a
 8004110:	00000000 	.word	0x00000000
 8004114:	08003e55 	.word	0x08003e55

08004118 <_printf_common>:
 8004118:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800411a:	0015      	movs	r5, r2
 800411c:	9301      	str	r3, [sp, #4]
 800411e:	688a      	ldr	r2, [r1, #8]
 8004120:	690b      	ldr	r3, [r1, #16]
 8004122:	000c      	movs	r4, r1
 8004124:	9000      	str	r0, [sp, #0]
 8004126:	4293      	cmp	r3, r2
 8004128:	da00      	bge.n	800412c <_printf_common+0x14>
 800412a:	0013      	movs	r3, r2
 800412c:	0022      	movs	r2, r4
 800412e:	602b      	str	r3, [r5, #0]
 8004130:	3243      	adds	r2, #67	; 0x43
 8004132:	7812      	ldrb	r2, [r2, #0]
 8004134:	2a00      	cmp	r2, #0
 8004136:	d001      	beq.n	800413c <_printf_common+0x24>
 8004138:	3301      	adds	r3, #1
 800413a:	602b      	str	r3, [r5, #0]
 800413c:	6823      	ldr	r3, [r4, #0]
 800413e:	069b      	lsls	r3, r3, #26
 8004140:	d502      	bpl.n	8004148 <_printf_common+0x30>
 8004142:	682b      	ldr	r3, [r5, #0]
 8004144:	3302      	adds	r3, #2
 8004146:	602b      	str	r3, [r5, #0]
 8004148:	6822      	ldr	r2, [r4, #0]
 800414a:	2306      	movs	r3, #6
 800414c:	0017      	movs	r7, r2
 800414e:	401f      	ands	r7, r3
 8004150:	421a      	tst	r2, r3
 8004152:	d027      	beq.n	80041a4 <_printf_common+0x8c>
 8004154:	0023      	movs	r3, r4
 8004156:	3343      	adds	r3, #67	; 0x43
 8004158:	781b      	ldrb	r3, [r3, #0]
 800415a:	1e5a      	subs	r2, r3, #1
 800415c:	4193      	sbcs	r3, r2
 800415e:	6822      	ldr	r2, [r4, #0]
 8004160:	0692      	lsls	r2, r2, #26
 8004162:	d430      	bmi.n	80041c6 <_printf_common+0xae>
 8004164:	0022      	movs	r2, r4
 8004166:	9901      	ldr	r1, [sp, #4]
 8004168:	9800      	ldr	r0, [sp, #0]
 800416a:	9e08      	ldr	r6, [sp, #32]
 800416c:	3243      	adds	r2, #67	; 0x43
 800416e:	47b0      	blx	r6
 8004170:	1c43      	adds	r3, r0, #1
 8004172:	d025      	beq.n	80041c0 <_printf_common+0xa8>
 8004174:	2306      	movs	r3, #6
 8004176:	6820      	ldr	r0, [r4, #0]
 8004178:	682a      	ldr	r2, [r5, #0]
 800417a:	68e1      	ldr	r1, [r4, #12]
 800417c:	2500      	movs	r5, #0
 800417e:	4003      	ands	r3, r0
 8004180:	2b04      	cmp	r3, #4
 8004182:	d103      	bne.n	800418c <_printf_common+0x74>
 8004184:	1a8d      	subs	r5, r1, r2
 8004186:	43eb      	mvns	r3, r5
 8004188:	17db      	asrs	r3, r3, #31
 800418a:	401d      	ands	r5, r3
 800418c:	68a3      	ldr	r3, [r4, #8]
 800418e:	6922      	ldr	r2, [r4, #16]
 8004190:	4293      	cmp	r3, r2
 8004192:	dd01      	ble.n	8004198 <_printf_common+0x80>
 8004194:	1a9b      	subs	r3, r3, r2
 8004196:	18ed      	adds	r5, r5, r3
 8004198:	2700      	movs	r7, #0
 800419a:	42bd      	cmp	r5, r7
 800419c:	d120      	bne.n	80041e0 <_printf_common+0xc8>
 800419e:	2000      	movs	r0, #0
 80041a0:	e010      	b.n	80041c4 <_printf_common+0xac>
 80041a2:	3701      	adds	r7, #1
 80041a4:	68e3      	ldr	r3, [r4, #12]
 80041a6:	682a      	ldr	r2, [r5, #0]
 80041a8:	1a9b      	subs	r3, r3, r2
 80041aa:	42bb      	cmp	r3, r7
 80041ac:	ddd2      	ble.n	8004154 <_printf_common+0x3c>
 80041ae:	0022      	movs	r2, r4
 80041b0:	2301      	movs	r3, #1
 80041b2:	9901      	ldr	r1, [sp, #4]
 80041b4:	9800      	ldr	r0, [sp, #0]
 80041b6:	9e08      	ldr	r6, [sp, #32]
 80041b8:	3219      	adds	r2, #25
 80041ba:	47b0      	blx	r6
 80041bc:	1c43      	adds	r3, r0, #1
 80041be:	d1f0      	bne.n	80041a2 <_printf_common+0x8a>
 80041c0:	2001      	movs	r0, #1
 80041c2:	4240      	negs	r0, r0
 80041c4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80041c6:	2030      	movs	r0, #48	; 0x30
 80041c8:	18e1      	adds	r1, r4, r3
 80041ca:	3143      	adds	r1, #67	; 0x43
 80041cc:	7008      	strb	r0, [r1, #0]
 80041ce:	0021      	movs	r1, r4
 80041d0:	1c5a      	adds	r2, r3, #1
 80041d2:	3145      	adds	r1, #69	; 0x45
 80041d4:	7809      	ldrb	r1, [r1, #0]
 80041d6:	18a2      	adds	r2, r4, r2
 80041d8:	3243      	adds	r2, #67	; 0x43
 80041da:	3302      	adds	r3, #2
 80041dc:	7011      	strb	r1, [r2, #0]
 80041de:	e7c1      	b.n	8004164 <_printf_common+0x4c>
 80041e0:	0022      	movs	r2, r4
 80041e2:	2301      	movs	r3, #1
 80041e4:	9901      	ldr	r1, [sp, #4]
 80041e6:	9800      	ldr	r0, [sp, #0]
 80041e8:	9e08      	ldr	r6, [sp, #32]
 80041ea:	321a      	adds	r2, #26
 80041ec:	47b0      	blx	r6
 80041ee:	1c43      	adds	r3, r0, #1
 80041f0:	d0e6      	beq.n	80041c0 <_printf_common+0xa8>
 80041f2:	3701      	adds	r7, #1
 80041f4:	e7d1      	b.n	800419a <_printf_common+0x82>
	...

080041f8 <_printf_i>:
 80041f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041fa:	b08b      	sub	sp, #44	; 0x2c
 80041fc:	9206      	str	r2, [sp, #24]
 80041fe:	000a      	movs	r2, r1
 8004200:	3243      	adds	r2, #67	; 0x43
 8004202:	9307      	str	r3, [sp, #28]
 8004204:	9005      	str	r0, [sp, #20]
 8004206:	9204      	str	r2, [sp, #16]
 8004208:	7e0a      	ldrb	r2, [r1, #24]
 800420a:	000c      	movs	r4, r1
 800420c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800420e:	2a78      	cmp	r2, #120	; 0x78
 8004210:	d806      	bhi.n	8004220 <_printf_i+0x28>
 8004212:	2a62      	cmp	r2, #98	; 0x62
 8004214:	d808      	bhi.n	8004228 <_printf_i+0x30>
 8004216:	2a00      	cmp	r2, #0
 8004218:	d100      	bne.n	800421c <_printf_i+0x24>
 800421a:	e0c0      	b.n	800439e <_printf_i+0x1a6>
 800421c:	2a58      	cmp	r2, #88	; 0x58
 800421e:	d052      	beq.n	80042c6 <_printf_i+0xce>
 8004220:	0026      	movs	r6, r4
 8004222:	3642      	adds	r6, #66	; 0x42
 8004224:	7032      	strb	r2, [r6, #0]
 8004226:	e022      	b.n	800426e <_printf_i+0x76>
 8004228:	0010      	movs	r0, r2
 800422a:	3863      	subs	r0, #99	; 0x63
 800422c:	2815      	cmp	r0, #21
 800422e:	d8f7      	bhi.n	8004220 <_printf_i+0x28>
 8004230:	f7fb ff68 	bl	8000104 <__gnu_thumb1_case_shi>
 8004234:	001f0016 	.word	0x001f0016
 8004238:	fff6fff6 	.word	0xfff6fff6
 800423c:	fff6fff6 	.word	0xfff6fff6
 8004240:	fff6001f 	.word	0xfff6001f
 8004244:	fff6fff6 	.word	0xfff6fff6
 8004248:	00a8fff6 	.word	0x00a8fff6
 800424c:	009a0036 	.word	0x009a0036
 8004250:	fff6fff6 	.word	0xfff6fff6
 8004254:	fff600b9 	.word	0xfff600b9
 8004258:	fff60036 	.word	0xfff60036
 800425c:	009efff6 	.word	0x009efff6
 8004260:	0026      	movs	r6, r4
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	3642      	adds	r6, #66	; 0x42
 8004266:	1d11      	adds	r1, r2, #4
 8004268:	6019      	str	r1, [r3, #0]
 800426a:	6813      	ldr	r3, [r2, #0]
 800426c:	7033      	strb	r3, [r6, #0]
 800426e:	2301      	movs	r3, #1
 8004270:	e0a7      	b.n	80043c2 <_printf_i+0x1ca>
 8004272:	6808      	ldr	r0, [r1, #0]
 8004274:	6819      	ldr	r1, [r3, #0]
 8004276:	1d0a      	adds	r2, r1, #4
 8004278:	0605      	lsls	r5, r0, #24
 800427a:	d50b      	bpl.n	8004294 <_printf_i+0x9c>
 800427c:	680d      	ldr	r5, [r1, #0]
 800427e:	601a      	str	r2, [r3, #0]
 8004280:	2d00      	cmp	r5, #0
 8004282:	da03      	bge.n	800428c <_printf_i+0x94>
 8004284:	232d      	movs	r3, #45	; 0x2d
 8004286:	9a04      	ldr	r2, [sp, #16]
 8004288:	426d      	negs	r5, r5
 800428a:	7013      	strb	r3, [r2, #0]
 800428c:	4b61      	ldr	r3, [pc, #388]	; (8004414 <_printf_i+0x21c>)
 800428e:	270a      	movs	r7, #10
 8004290:	9303      	str	r3, [sp, #12]
 8004292:	e032      	b.n	80042fa <_printf_i+0x102>
 8004294:	680d      	ldr	r5, [r1, #0]
 8004296:	601a      	str	r2, [r3, #0]
 8004298:	0641      	lsls	r1, r0, #25
 800429a:	d5f1      	bpl.n	8004280 <_printf_i+0x88>
 800429c:	b22d      	sxth	r5, r5
 800429e:	e7ef      	b.n	8004280 <_printf_i+0x88>
 80042a0:	680d      	ldr	r5, [r1, #0]
 80042a2:	6819      	ldr	r1, [r3, #0]
 80042a4:	1d08      	adds	r0, r1, #4
 80042a6:	6018      	str	r0, [r3, #0]
 80042a8:	062e      	lsls	r6, r5, #24
 80042aa:	d501      	bpl.n	80042b0 <_printf_i+0xb8>
 80042ac:	680d      	ldr	r5, [r1, #0]
 80042ae:	e003      	b.n	80042b8 <_printf_i+0xc0>
 80042b0:	066d      	lsls	r5, r5, #25
 80042b2:	d5fb      	bpl.n	80042ac <_printf_i+0xb4>
 80042b4:	680d      	ldr	r5, [r1, #0]
 80042b6:	b2ad      	uxth	r5, r5
 80042b8:	4b56      	ldr	r3, [pc, #344]	; (8004414 <_printf_i+0x21c>)
 80042ba:	270a      	movs	r7, #10
 80042bc:	9303      	str	r3, [sp, #12]
 80042be:	2a6f      	cmp	r2, #111	; 0x6f
 80042c0:	d117      	bne.n	80042f2 <_printf_i+0xfa>
 80042c2:	2708      	movs	r7, #8
 80042c4:	e015      	b.n	80042f2 <_printf_i+0xfa>
 80042c6:	3145      	adds	r1, #69	; 0x45
 80042c8:	700a      	strb	r2, [r1, #0]
 80042ca:	4a52      	ldr	r2, [pc, #328]	; (8004414 <_printf_i+0x21c>)
 80042cc:	9203      	str	r2, [sp, #12]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	6821      	ldr	r1, [r4, #0]
 80042d2:	ca20      	ldmia	r2!, {r5}
 80042d4:	601a      	str	r2, [r3, #0]
 80042d6:	0608      	lsls	r0, r1, #24
 80042d8:	d550      	bpl.n	800437c <_printf_i+0x184>
 80042da:	07cb      	lsls	r3, r1, #31
 80042dc:	d502      	bpl.n	80042e4 <_printf_i+0xec>
 80042de:	2320      	movs	r3, #32
 80042e0:	4319      	orrs	r1, r3
 80042e2:	6021      	str	r1, [r4, #0]
 80042e4:	2710      	movs	r7, #16
 80042e6:	2d00      	cmp	r5, #0
 80042e8:	d103      	bne.n	80042f2 <_printf_i+0xfa>
 80042ea:	2320      	movs	r3, #32
 80042ec:	6822      	ldr	r2, [r4, #0]
 80042ee:	439a      	bics	r2, r3
 80042f0:	6022      	str	r2, [r4, #0]
 80042f2:	0023      	movs	r3, r4
 80042f4:	2200      	movs	r2, #0
 80042f6:	3343      	adds	r3, #67	; 0x43
 80042f8:	701a      	strb	r2, [r3, #0]
 80042fa:	6863      	ldr	r3, [r4, #4]
 80042fc:	60a3      	str	r3, [r4, #8]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	db03      	blt.n	800430a <_printf_i+0x112>
 8004302:	2204      	movs	r2, #4
 8004304:	6821      	ldr	r1, [r4, #0]
 8004306:	4391      	bics	r1, r2
 8004308:	6021      	str	r1, [r4, #0]
 800430a:	2d00      	cmp	r5, #0
 800430c:	d102      	bne.n	8004314 <_printf_i+0x11c>
 800430e:	9e04      	ldr	r6, [sp, #16]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d00c      	beq.n	800432e <_printf_i+0x136>
 8004314:	9e04      	ldr	r6, [sp, #16]
 8004316:	0028      	movs	r0, r5
 8004318:	0039      	movs	r1, r7
 800431a:	f7fb ff83 	bl	8000224 <__aeabi_uidivmod>
 800431e:	9b03      	ldr	r3, [sp, #12]
 8004320:	3e01      	subs	r6, #1
 8004322:	5c5b      	ldrb	r3, [r3, r1]
 8004324:	7033      	strb	r3, [r6, #0]
 8004326:	002b      	movs	r3, r5
 8004328:	0005      	movs	r5, r0
 800432a:	429f      	cmp	r7, r3
 800432c:	d9f3      	bls.n	8004316 <_printf_i+0x11e>
 800432e:	2f08      	cmp	r7, #8
 8004330:	d109      	bne.n	8004346 <_printf_i+0x14e>
 8004332:	6823      	ldr	r3, [r4, #0]
 8004334:	07db      	lsls	r3, r3, #31
 8004336:	d506      	bpl.n	8004346 <_printf_i+0x14e>
 8004338:	6863      	ldr	r3, [r4, #4]
 800433a:	6922      	ldr	r2, [r4, #16]
 800433c:	4293      	cmp	r3, r2
 800433e:	dc02      	bgt.n	8004346 <_printf_i+0x14e>
 8004340:	2330      	movs	r3, #48	; 0x30
 8004342:	3e01      	subs	r6, #1
 8004344:	7033      	strb	r3, [r6, #0]
 8004346:	9b04      	ldr	r3, [sp, #16]
 8004348:	1b9b      	subs	r3, r3, r6
 800434a:	6123      	str	r3, [r4, #16]
 800434c:	9b07      	ldr	r3, [sp, #28]
 800434e:	0021      	movs	r1, r4
 8004350:	9300      	str	r3, [sp, #0]
 8004352:	9805      	ldr	r0, [sp, #20]
 8004354:	9b06      	ldr	r3, [sp, #24]
 8004356:	aa09      	add	r2, sp, #36	; 0x24
 8004358:	f7ff fede 	bl	8004118 <_printf_common>
 800435c:	1c43      	adds	r3, r0, #1
 800435e:	d135      	bne.n	80043cc <_printf_i+0x1d4>
 8004360:	2001      	movs	r0, #1
 8004362:	4240      	negs	r0, r0
 8004364:	b00b      	add	sp, #44	; 0x2c
 8004366:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004368:	2220      	movs	r2, #32
 800436a:	6809      	ldr	r1, [r1, #0]
 800436c:	430a      	orrs	r2, r1
 800436e:	6022      	str	r2, [r4, #0]
 8004370:	0022      	movs	r2, r4
 8004372:	2178      	movs	r1, #120	; 0x78
 8004374:	3245      	adds	r2, #69	; 0x45
 8004376:	7011      	strb	r1, [r2, #0]
 8004378:	4a27      	ldr	r2, [pc, #156]	; (8004418 <_printf_i+0x220>)
 800437a:	e7a7      	b.n	80042cc <_printf_i+0xd4>
 800437c:	0648      	lsls	r0, r1, #25
 800437e:	d5ac      	bpl.n	80042da <_printf_i+0xe2>
 8004380:	b2ad      	uxth	r5, r5
 8004382:	e7aa      	b.n	80042da <_printf_i+0xe2>
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	680d      	ldr	r5, [r1, #0]
 8004388:	1d10      	adds	r0, r2, #4
 800438a:	6949      	ldr	r1, [r1, #20]
 800438c:	6018      	str	r0, [r3, #0]
 800438e:	6813      	ldr	r3, [r2, #0]
 8004390:	062e      	lsls	r6, r5, #24
 8004392:	d501      	bpl.n	8004398 <_printf_i+0x1a0>
 8004394:	6019      	str	r1, [r3, #0]
 8004396:	e002      	b.n	800439e <_printf_i+0x1a6>
 8004398:	066d      	lsls	r5, r5, #25
 800439a:	d5fb      	bpl.n	8004394 <_printf_i+0x19c>
 800439c:	8019      	strh	r1, [r3, #0]
 800439e:	2300      	movs	r3, #0
 80043a0:	9e04      	ldr	r6, [sp, #16]
 80043a2:	6123      	str	r3, [r4, #16]
 80043a4:	e7d2      	b.n	800434c <_printf_i+0x154>
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	1d11      	adds	r1, r2, #4
 80043aa:	6019      	str	r1, [r3, #0]
 80043ac:	6816      	ldr	r6, [r2, #0]
 80043ae:	2100      	movs	r1, #0
 80043b0:	0030      	movs	r0, r6
 80043b2:	6862      	ldr	r2, [r4, #4]
 80043b4:	f000 f832 	bl	800441c <memchr>
 80043b8:	2800      	cmp	r0, #0
 80043ba:	d001      	beq.n	80043c0 <_printf_i+0x1c8>
 80043bc:	1b80      	subs	r0, r0, r6
 80043be:	6060      	str	r0, [r4, #4]
 80043c0:	6863      	ldr	r3, [r4, #4]
 80043c2:	6123      	str	r3, [r4, #16]
 80043c4:	2300      	movs	r3, #0
 80043c6:	9a04      	ldr	r2, [sp, #16]
 80043c8:	7013      	strb	r3, [r2, #0]
 80043ca:	e7bf      	b.n	800434c <_printf_i+0x154>
 80043cc:	6923      	ldr	r3, [r4, #16]
 80043ce:	0032      	movs	r2, r6
 80043d0:	9906      	ldr	r1, [sp, #24]
 80043d2:	9805      	ldr	r0, [sp, #20]
 80043d4:	9d07      	ldr	r5, [sp, #28]
 80043d6:	47a8      	blx	r5
 80043d8:	1c43      	adds	r3, r0, #1
 80043da:	d0c1      	beq.n	8004360 <_printf_i+0x168>
 80043dc:	6823      	ldr	r3, [r4, #0]
 80043de:	079b      	lsls	r3, r3, #30
 80043e0:	d415      	bmi.n	800440e <_printf_i+0x216>
 80043e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043e4:	68e0      	ldr	r0, [r4, #12]
 80043e6:	4298      	cmp	r0, r3
 80043e8:	dabc      	bge.n	8004364 <_printf_i+0x16c>
 80043ea:	0018      	movs	r0, r3
 80043ec:	e7ba      	b.n	8004364 <_printf_i+0x16c>
 80043ee:	0022      	movs	r2, r4
 80043f0:	2301      	movs	r3, #1
 80043f2:	9906      	ldr	r1, [sp, #24]
 80043f4:	9805      	ldr	r0, [sp, #20]
 80043f6:	9e07      	ldr	r6, [sp, #28]
 80043f8:	3219      	adds	r2, #25
 80043fa:	47b0      	blx	r6
 80043fc:	1c43      	adds	r3, r0, #1
 80043fe:	d0af      	beq.n	8004360 <_printf_i+0x168>
 8004400:	3501      	adds	r5, #1
 8004402:	68e3      	ldr	r3, [r4, #12]
 8004404:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004406:	1a9b      	subs	r3, r3, r2
 8004408:	42ab      	cmp	r3, r5
 800440a:	dcf0      	bgt.n	80043ee <_printf_i+0x1f6>
 800440c:	e7e9      	b.n	80043e2 <_printf_i+0x1ea>
 800440e:	2500      	movs	r5, #0
 8004410:	e7f7      	b.n	8004402 <_printf_i+0x20a>
 8004412:	46c0      	nop			; (mov r8, r8)
 8004414:	08004721 	.word	0x08004721
 8004418:	08004732 	.word	0x08004732

0800441c <memchr>:
 800441c:	b2c9      	uxtb	r1, r1
 800441e:	1882      	adds	r2, r0, r2
 8004420:	4290      	cmp	r0, r2
 8004422:	d101      	bne.n	8004428 <memchr+0xc>
 8004424:	2000      	movs	r0, #0
 8004426:	4770      	bx	lr
 8004428:	7803      	ldrb	r3, [r0, #0]
 800442a:	428b      	cmp	r3, r1
 800442c:	d0fb      	beq.n	8004426 <memchr+0xa>
 800442e:	3001      	adds	r0, #1
 8004430:	e7f6      	b.n	8004420 <memchr+0x4>

08004432 <memcpy>:
 8004432:	2300      	movs	r3, #0
 8004434:	b510      	push	{r4, lr}
 8004436:	429a      	cmp	r2, r3
 8004438:	d100      	bne.n	800443c <memcpy+0xa>
 800443a:	bd10      	pop	{r4, pc}
 800443c:	5ccc      	ldrb	r4, [r1, r3]
 800443e:	54c4      	strb	r4, [r0, r3]
 8004440:	3301      	adds	r3, #1
 8004442:	e7f8      	b.n	8004436 <memcpy+0x4>

08004444 <memmove>:
 8004444:	b510      	push	{r4, lr}
 8004446:	4288      	cmp	r0, r1
 8004448:	d902      	bls.n	8004450 <memmove+0xc>
 800444a:	188b      	adds	r3, r1, r2
 800444c:	4298      	cmp	r0, r3
 800444e:	d303      	bcc.n	8004458 <memmove+0x14>
 8004450:	2300      	movs	r3, #0
 8004452:	e007      	b.n	8004464 <memmove+0x20>
 8004454:	5c8b      	ldrb	r3, [r1, r2]
 8004456:	5483      	strb	r3, [r0, r2]
 8004458:	3a01      	subs	r2, #1
 800445a:	d2fb      	bcs.n	8004454 <memmove+0x10>
 800445c:	bd10      	pop	{r4, pc}
 800445e:	5ccc      	ldrb	r4, [r1, r3]
 8004460:	54c4      	strb	r4, [r0, r3]
 8004462:	3301      	adds	r3, #1
 8004464:	429a      	cmp	r2, r3
 8004466:	d1fa      	bne.n	800445e <memmove+0x1a>
 8004468:	e7f8      	b.n	800445c <memmove+0x18>
	...

0800446c <_free_r>:
 800446c:	b570      	push	{r4, r5, r6, lr}
 800446e:	0005      	movs	r5, r0
 8004470:	2900      	cmp	r1, #0
 8004472:	d010      	beq.n	8004496 <_free_r+0x2a>
 8004474:	1f0c      	subs	r4, r1, #4
 8004476:	6823      	ldr	r3, [r4, #0]
 8004478:	2b00      	cmp	r3, #0
 800447a:	da00      	bge.n	800447e <_free_r+0x12>
 800447c:	18e4      	adds	r4, r4, r3
 800447e:	0028      	movs	r0, r5
 8004480:	f000 f8d4 	bl	800462c <__malloc_lock>
 8004484:	4a1d      	ldr	r2, [pc, #116]	; (80044fc <_free_r+0x90>)
 8004486:	6813      	ldr	r3, [r2, #0]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d105      	bne.n	8004498 <_free_r+0x2c>
 800448c:	6063      	str	r3, [r4, #4]
 800448e:	6014      	str	r4, [r2, #0]
 8004490:	0028      	movs	r0, r5
 8004492:	f000 f8d3 	bl	800463c <__malloc_unlock>
 8004496:	bd70      	pop	{r4, r5, r6, pc}
 8004498:	42a3      	cmp	r3, r4
 800449a:	d908      	bls.n	80044ae <_free_r+0x42>
 800449c:	6821      	ldr	r1, [r4, #0]
 800449e:	1860      	adds	r0, r4, r1
 80044a0:	4283      	cmp	r3, r0
 80044a2:	d1f3      	bne.n	800448c <_free_r+0x20>
 80044a4:	6818      	ldr	r0, [r3, #0]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	1841      	adds	r1, r0, r1
 80044aa:	6021      	str	r1, [r4, #0]
 80044ac:	e7ee      	b.n	800448c <_free_r+0x20>
 80044ae:	001a      	movs	r2, r3
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d001      	beq.n	80044ba <_free_r+0x4e>
 80044b6:	42a3      	cmp	r3, r4
 80044b8:	d9f9      	bls.n	80044ae <_free_r+0x42>
 80044ba:	6811      	ldr	r1, [r2, #0]
 80044bc:	1850      	adds	r0, r2, r1
 80044be:	42a0      	cmp	r0, r4
 80044c0:	d10b      	bne.n	80044da <_free_r+0x6e>
 80044c2:	6820      	ldr	r0, [r4, #0]
 80044c4:	1809      	adds	r1, r1, r0
 80044c6:	1850      	adds	r0, r2, r1
 80044c8:	6011      	str	r1, [r2, #0]
 80044ca:	4283      	cmp	r3, r0
 80044cc:	d1e0      	bne.n	8004490 <_free_r+0x24>
 80044ce:	6818      	ldr	r0, [r3, #0]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	1841      	adds	r1, r0, r1
 80044d4:	6011      	str	r1, [r2, #0]
 80044d6:	6053      	str	r3, [r2, #4]
 80044d8:	e7da      	b.n	8004490 <_free_r+0x24>
 80044da:	42a0      	cmp	r0, r4
 80044dc:	d902      	bls.n	80044e4 <_free_r+0x78>
 80044de:	230c      	movs	r3, #12
 80044e0:	602b      	str	r3, [r5, #0]
 80044e2:	e7d5      	b.n	8004490 <_free_r+0x24>
 80044e4:	6821      	ldr	r1, [r4, #0]
 80044e6:	1860      	adds	r0, r4, r1
 80044e8:	4283      	cmp	r3, r0
 80044ea:	d103      	bne.n	80044f4 <_free_r+0x88>
 80044ec:	6818      	ldr	r0, [r3, #0]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	1841      	adds	r1, r0, r1
 80044f2:	6021      	str	r1, [r4, #0]
 80044f4:	6063      	str	r3, [r4, #4]
 80044f6:	6054      	str	r4, [r2, #4]
 80044f8:	e7ca      	b.n	8004490 <_free_r+0x24>
 80044fa:	46c0      	nop			; (mov r8, r8)
 80044fc:	2000009c 	.word	0x2000009c

08004500 <_malloc_r>:
 8004500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004502:	2303      	movs	r3, #3
 8004504:	1ccd      	adds	r5, r1, #3
 8004506:	439d      	bics	r5, r3
 8004508:	3508      	adds	r5, #8
 800450a:	0006      	movs	r6, r0
 800450c:	2d0c      	cmp	r5, #12
 800450e:	d21f      	bcs.n	8004550 <_malloc_r+0x50>
 8004510:	250c      	movs	r5, #12
 8004512:	42a9      	cmp	r1, r5
 8004514:	d81e      	bhi.n	8004554 <_malloc_r+0x54>
 8004516:	0030      	movs	r0, r6
 8004518:	f000 f888 	bl	800462c <__malloc_lock>
 800451c:	4925      	ldr	r1, [pc, #148]	; (80045b4 <_malloc_r+0xb4>)
 800451e:	680a      	ldr	r2, [r1, #0]
 8004520:	0014      	movs	r4, r2
 8004522:	2c00      	cmp	r4, #0
 8004524:	d11a      	bne.n	800455c <_malloc_r+0x5c>
 8004526:	4f24      	ldr	r7, [pc, #144]	; (80045b8 <_malloc_r+0xb8>)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d104      	bne.n	8004538 <_malloc_r+0x38>
 800452e:	0021      	movs	r1, r4
 8004530:	0030      	movs	r0, r6
 8004532:	f000 f869 	bl	8004608 <_sbrk_r>
 8004536:	6038      	str	r0, [r7, #0]
 8004538:	0029      	movs	r1, r5
 800453a:	0030      	movs	r0, r6
 800453c:	f000 f864 	bl	8004608 <_sbrk_r>
 8004540:	1c43      	adds	r3, r0, #1
 8004542:	d12b      	bne.n	800459c <_malloc_r+0x9c>
 8004544:	230c      	movs	r3, #12
 8004546:	0030      	movs	r0, r6
 8004548:	6033      	str	r3, [r6, #0]
 800454a:	f000 f877 	bl	800463c <__malloc_unlock>
 800454e:	e003      	b.n	8004558 <_malloc_r+0x58>
 8004550:	2d00      	cmp	r5, #0
 8004552:	dade      	bge.n	8004512 <_malloc_r+0x12>
 8004554:	230c      	movs	r3, #12
 8004556:	6033      	str	r3, [r6, #0]
 8004558:	2000      	movs	r0, #0
 800455a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800455c:	6823      	ldr	r3, [r4, #0]
 800455e:	1b5b      	subs	r3, r3, r5
 8004560:	d419      	bmi.n	8004596 <_malloc_r+0x96>
 8004562:	2b0b      	cmp	r3, #11
 8004564:	d903      	bls.n	800456e <_malloc_r+0x6e>
 8004566:	6023      	str	r3, [r4, #0]
 8004568:	18e4      	adds	r4, r4, r3
 800456a:	6025      	str	r5, [r4, #0]
 800456c:	e003      	b.n	8004576 <_malloc_r+0x76>
 800456e:	6863      	ldr	r3, [r4, #4]
 8004570:	42a2      	cmp	r2, r4
 8004572:	d10e      	bne.n	8004592 <_malloc_r+0x92>
 8004574:	600b      	str	r3, [r1, #0]
 8004576:	0030      	movs	r0, r6
 8004578:	f000 f860 	bl	800463c <__malloc_unlock>
 800457c:	0020      	movs	r0, r4
 800457e:	2207      	movs	r2, #7
 8004580:	300b      	adds	r0, #11
 8004582:	1d23      	adds	r3, r4, #4
 8004584:	4390      	bics	r0, r2
 8004586:	1ac2      	subs	r2, r0, r3
 8004588:	4298      	cmp	r0, r3
 800458a:	d0e6      	beq.n	800455a <_malloc_r+0x5a>
 800458c:	1a1b      	subs	r3, r3, r0
 800458e:	50a3      	str	r3, [r4, r2]
 8004590:	e7e3      	b.n	800455a <_malloc_r+0x5a>
 8004592:	6053      	str	r3, [r2, #4]
 8004594:	e7ef      	b.n	8004576 <_malloc_r+0x76>
 8004596:	0022      	movs	r2, r4
 8004598:	6864      	ldr	r4, [r4, #4]
 800459a:	e7c2      	b.n	8004522 <_malloc_r+0x22>
 800459c:	2303      	movs	r3, #3
 800459e:	1cc4      	adds	r4, r0, #3
 80045a0:	439c      	bics	r4, r3
 80045a2:	42a0      	cmp	r0, r4
 80045a4:	d0e1      	beq.n	800456a <_malloc_r+0x6a>
 80045a6:	1a21      	subs	r1, r4, r0
 80045a8:	0030      	movs	r0, r6
 80045aa:	f000 f82d 	bl	8004608 <_sbrk_r>
 80045ae:	1c43      	adds	r3, r0, #1
 80045b0:	d1db      	bne.n	800456a <_malloc_r+0x6a>
 80045b2:	e7c7      	b.n	8004544 <_malloc_r+0x44>
 80045b4:	2000009c 	.word	0x2000009c
 80045b8:	200000a0 	.word	0x200000a0

080045bc <_realloc_r>:
 80045bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045be:	0007      	movs	r7, r0
 80045c0:	000d      	movs	r5, r1
 80045c2:	0016      	movs	r6, r2
 80045c4:	2900      	cmp	r1, #0
 80045c6:	d105      	bne.n	80045d4 <_realloc_r+0x18>
 80045c8:	0011      	movs	r1, r2
 80045ca:	f7ff ff99 	bl	8004500 <_malloc_r>
 80045ce:	0004      	movs	r4, r0
 80045d0:	0020      	movs	r0, r4
 80045d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045d4:	2a00      	cmp	r2, #0
 80045d6:	d103      	bne.n	80045e0 <_realloc_r+0x24>
 80045d8:	f7ff ff48 	bl	800446c <_free_r>
 80045dc:	0034      	movs	r4, r6
 80045de:	e7f7      	b.n	80045d0 <_realloc_r+0x14>
 80045e0:	f000 f834 	bl	800464c <_malloc_usable_size_r>
 80045e4:	002c      	movs	r4, r5
 80045e6:	42b0      	cmp	r0, r6
 80045e8:	d2f2      	bcs.n	80045d0 <_realloc_r+0x14>
 80045ea:	0031      	movs	r1, r6
 80045ec:	0038      	movs	r0, r7
 80045ee:	f7ff ff87 	bl	8004500 <_malloc_r>
 80045f2:	1e04      	subs	r4, r0, #0
 80045f4:	d0ec      	beq.n	80045d0 <_realloc_r+0x14>
 80045f6:	0029      	movs	r1, r5
 80045f8:	0032      	movs	r2, r6
 80045fa:	f7ff ff1a 	bl	8004432 <memcpy>
 80045fe:	0029      	movs	r1, r5
 8004600:	0038      	movs	r0, r7
 8004602:	f7ff ff33 	bl	800446c <_free_r>
 8004606:	e7e3      	b.n	80045d0 <_realloc_r+0x14>

08004608 <_sbrk_r>:
 8004608:	2300      	movs	r3, #0
 800460a:	b570      	push	{r4, r5, r6, lr}
 800460c:	4d06      	ldr	r5, [pc, #24]	; (8004628 <_sbrk_r+0x20>)
 800460e:	0004      	movs	r4, r0
 8004610:	0008      	movs	r0, r1
 8004612:	602b      	str	r3, [r5, #0]
 8004614:	f7fc fb4a 	bl	8000cac <_sbrk>
 8004618:	1c43      	adds	r3, r0, #1
 800461a:	d103      	bne.n	8004624 <_sbrk_r+0x1c>
 800461c:	682b      	ldr	r3, [r5, #0]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d000      	beq.n	8004624 <_sbrk_r+0x1c>
 8004622:	6023      	str	r3, [r4, #0]
 8004624:	bd70      	pop	{r4, r5, r6, pc}
 8004626:	46c0      	nop			; (mov r8, r8)
 8004628:	200001e8 	.word	0x200001e8

0800462c <__malloc_lock>:
 800462c:	b510      	push	{r4, lr}
 800462e:	4802      	ldr	r0, [pc, #8]	; (8004638 <__malloc_lock+0xc>)
 8004630:	f000 f814 	bl	800465c <__retarget_lock_acquire_recursive>
 8004634:	bd10      	pop	{r4, pc}
 8004636:	46c0      	nop			; (mov r8, r8)
 8004638:	200001f0 	.word	0x200001f0

0800463c <__malloc_unlock>:
 800463c:	b510      	push	{r4, lr}
 800463e:	4802      	ldr	r0, [pc, #8]	; (8004648 <__malloc_unlock+0xc>)
 8004640:	f000 f80d 	bl	800465e <__retarget_lock_release_recursive>
 8004644:	bd10      	pop	{r4, pc}
 8004646:	46c0      	nop			; (mov r8, r8)
 8004648:	200001f0 	.word	0x200001f0

0800464c <_malloc_usable_size_r>:
 800464c:	1f0b      	subs	r3, r1, #4
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	1f18      	subs	r0, r3, #4
 8004652:	2b00      	cmp	r3, #0
 8004654:	da01      	bge.n	800465a <_malloc_usable_size_r+0xe>
 8004656:	580b      	ldr	r3, [r1, r0]
 8004658:	18c0      	adds	r0, r0, r3
 800465a:	4770      	bx	lr

0800465c <__retarget_lock_acquire_recursive>:
 800465c:	4770      	bx	lr

0800465e <__retarget_lock_release_recursive>:
 800465e:	4770      	bx	lr

08004660 <_init>:
 8004660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004662:	46c0      	nop			; (mov r8, r8)
 8004664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004666:	bc08      	pop	{r3}
 8004668:	469e      	mov	lr, r3
 800466a:	4770      	bx	lr

0800466c <_fini>:
 800466c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800466e:	46c0      	nop			; (mov r8, r8)
 8004670:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004672:	bc08      	pop	{r3}
 8004674:	469e      	mov	lr, r3
 8004676:	4770      	bx	lr
