<!--- @file
  FIGURES.md for Understanding the UEFI Secure Boot Chain

  Copyright (c) 2019, Intel Corporation. All rights reserved.<BR>

  Redistribution and use in source (original document form) and 'compiled'
  forms (converted to PDF, epub, HTML and other formats) with or without
  modification, are permitted provided that the following conditions are met:

  1) Redistributions of source code (original document form) must retain the
     above copyright notice, this list of conditions and the following
     disclaimer as the first lines of this file unmodified.

  2) Redistributions in compiled form (transformed to other DTDs, converted to
     PDF, epub, HTML and other formats) must reproduce the above copyright
     notice, this list of conditions and the following disclaimer in the
     documentation and/or other materials provided with the distribution.

  THIS DOCUMENTATION IS PROVIDED BY TIANOCORE PROJECT "AS IS" AND ANY EXPRESS OR
  IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO
  EVENT SHALL TIANOCORE PROJECT  BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
  OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
  OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS DOCUMENTATION, EVEN IF
  ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

-->

### Figures

* [Figure 1-1: Clark-Wilson model, From Lee](overview.md#clark-wilson-model-from-lee)
* [Figure 2-1: UEFI Secure Boot ](secure_boot_chain_in_uefi/uefi_secure_boot.md#2-1-uefi-secure-boot)
* [Figure 2-2: Image Verification flow](secure_boot_chain_in_uefi/uefi_secure_boot.md#2-2-image-verification-flow)
* [Figure 2-3: Image Verification with timestamp signature database](secure_boot_chain_in_uefi/uefi_secure_boot.md#2-3-image-verification-with-timestamp-signature-database)
* [Figure 2-4: Intel® Boot Guard diagram credit CYBER-RESILIENCY IN CHIPSET AND BIOS](secure_boot_chain_in_uefi/intel_boot_guard.md#2-4-intel-boot-guard-diagram-credit-cyber-resiliency-in-chipset-and-bios)
* [Figure 2-5: Secure Boot Verification Flow](secure_boot_chain_in_uefi/boot_chain__putting_it_all_together.md#2-5-secure-boot-verification-flow)
* [Figure 2-6: Intel® BIOS Guard](secure_boot_chain_in_uefi/boot_chain__putting_it_all_together.md#2-6-intel-bios-guard)
* [Figure 3-1: Linux MOK Boot, source: UEFI Secure Boot Webinar](additional_secure_boot_chain_implementations/machine_owner_key_mok.md#3-1-linux-mok-boot-source-uefi-secure-boot-webinar)
* [Figure 3-2: coreboot Verified Boot ](additional_secure_boot_chain_implementations/coreboot.md#3-2-coreboot-verified-boot-source-verified-boot-in-chrome-os-and-how-to-make-it-work-for-you)
* [Figure 3-3: Android Verified Boot 1.0 without A/B source: Android Verified Boot 2.0](additional_secure_boot_chain_implementations/android_verified_boot.md#3-3-android-verified-boot-1-0-without-a-b-source-android-verified-boot-2-0)
* [Figure 3-4: Android Verified Boot 1.0 with A/B source: Android Verified Boot 2.0](additional_secure_boot_chain_implementations/android_verified_boot.md#3-4-android-verified-boot-1-0-with-a-b-source-android-verified-boot-2-0)
* [Figure 3-5: Android Verified Boot 2.0 source: Android Verified Boot 2.0](additional_secure_boot_chain_implementations/android_verified_boot.md#3-5-android-verified-boot-2-0-android-verified-boot-2-0)
* [Figure 4-1: Component and Trust Chain, from NIST SP800-193](looking_forward__platform_firmware_resiliency/platform_firmware_resiliency.md#4-1-component-and-trust-chain-from-nist-sp800-193)
* [Figure 4-2: High-level View of PCIe® Component Authentication ](looking_forward__platform_firmware_resiliency/platform_firmware_resiliency.md#4-2-high-level-view-of-pcie-component-authentication-source-pcie-component-authentication)
* [Figure 4-3: Cerberus power on sequence source: “Project Cerberus Hardware Security](looking_forward__platform_firmware_resiliency/project_cerberus.md#4-3-cerberus-power-on-sequence-source-project-cerberus-hardware-security)
* [Figure 4-4: Cerberus boot flow source: “Project Cerberus Hardware Security"](looking_forward__platform_firmware_resiliency/project_cerberus.md#4-4-cerberus-boot-flow-source-project-cerberus-hardware-security)
* [Figure 4-5: Cerberus recovery flow source: “Project Cerberus Hardware Security"](looking_forward__platform_firmware_resiliency/project_cerberus.md#4-5-cerberus-recovery-flow-source-project-cerberus-hardware-security)
* [Figure 4-6: Cerberus firmware update source: “Project Cerberus Hardware Security"](looking_forward__platform_firmware_resiliency/project_cerberus.md#4-6-cerberus-firmware-update-source-project-cerberus-hardware-security)
* [Figure 4-7: Intel® PFR Overview source: csdn.net](looking_forward__platform_firmware_resiliency/intel_platform_firmware_resilience_intel_pfr.md#4-7-intel-pfr-overview-source-csdn.net)
* [Figure 4-8: Intel® PFR boot flow source: csdn-net](looking_forward__platform_firmware_resiliency/intel_platform_firmware_resilience_intel_pfr.md#4-8-intel-pfr-boot-flow-source-csdn-net)
* [Figure 4-9: Intel® PFR Reset Sequence source: csdn.net](looking_forward__platform_firmware_resiliency/intel_platform_firmware_resilience_intel_pfr.md#4-9-intel-pfr-reset-sequence-source-csdn-net)
* [Figure 4-10: Titan System Integration](looking_forward__platform_firmware_resiliency/google_titan.md#4-10-titan-system-integration)
* [Figure 4-11: Titan Verified Boot](looking_forward__platform_firmware_resiliency/google_titan.md#4-11-titan-verified-boot)
* [Figure 4-12: Lattice PFR source: latticesemi.com/pfr](looking_forward__platform_firmware_resiliency/other_platform_firmware_resiliency_pfr_implementat.md#4-12-lattice-pfr-source-latticesemi.com-pfr)




