#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jan 17 01:59:55 2024
# Process ID: 8912
# Current directory: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Proiect_Hard_Automat/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log AutomatRacoritoare.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AutomatRacoritoare.tcl
# Log file: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Proiect_Hard_Automat/project_1/project_1.runs/synth_1/AutomatRacoritoare.vds
# Journal file: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Proiect_Hard_Automat/project_1/project_1.runs/synth_1\vivado.jou
# Running On: DESKTOP-M8QO7FD, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 14, Host memory: 16849 MB
#-----------------------------------------------------------
source AutomatRacoritoare.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 440.562 ; gain = 163.805
Command: read_checkpoint -auto_incremental -incremental C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Proiect_Hard_Automat/project_1/project_1.srcs/utils_1/imports/synth_1/AutomatRacoritoare.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Proiect_Hard_Automat/project_1/project_1.srcs/utils_1/imports/synth_1/AutomatRacoritoare.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top AutomatRacoritoare -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13220
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 884.078 ; gain = 408.793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AutomatRacoritoare' [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Proiect_Hard_Automat/project_1/project_1.srcs/sources_1/new/Proiect.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'AutomatRacoritoare' (0#1) [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Proiect_Hard_Automat/project_1/project_1.srcs/sources_1/new/Proiect.vhd:46]
WARNING: [Synth 8-3848] Net produs_iesire in module/entity AutomatRacoritoare does not have driver. [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Proiect_Hard_Automat/project_1/project_1.srcs/sources_1/new/Proiect.vhd:33]
WARNING: [Synth 8-7129] Port produs_iesire in module AutomatRacoritoare is either unconnected or has no load
WARNING: [Synth 8-7129] Port cerere_produs in module AutomatRacoritoare is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 974.820 ; gain = 499.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 974.820 ; gain = 499.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 974.820 ; gain = 499.535
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stare_actuala_reg' in module 'AutomatRacoritoare'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               asteptare |                             0001 |                              000
             accept_1leu |                             0010 |                              001
             accept_5lei |                             0100 |                              010
            accept_10lei |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stare_actuala_reg' using encoding 'one-hot' in module 'AutomatRacoritoare'
WARNING: [Synth 8-327] inferring latch for variable 'mesaj_temp_reg' [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Proiect_Hard_Automat/project_1/project_1.srcs/sources_1/new/Proiect.vhd:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 974.820 ; gain = 499.535
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design AutomatRacoritoare has port state_give_rest_1leu driven by constant 0
WARNING: [Synth 8-3917] design AutomatRacoritoare has port state_give_rest_5lei driven by constant 0
WARNING: [Synth 8-7129] Port produs_iesire in module AutomatRacoritoare is either unconnected or has no load
WARNING: [Synth 8-7129] Port cerere_produs in module AutomatRacoritoare is either unconnected or has no load
WARNING: [Synth 8-7129] Port cerere_rest in module AutomatRacoritoare is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (mesaj_temp_reg[7]) is unused and will be removed from module AutomatRacoritoare.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1157.758 ; gain = 682.473
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1157.758 ; gain = 682.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1162.707 ; gain = 687.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1162.707 ; gain = 687.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1162.707 ; gain = 687.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1162.707 ; gain = 687.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1162.707 ; gain = 687.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1162.707 ; gain = 687.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1162.707 ; gain = 687.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT3  |     1|
|4     |LUT5  |     3|
|5     |LUT6  |     1|
|6     |FDCE  |     3|
|7     |FDPE  |     1|
|8     |FDRE  |     4|
|9     |IBUF  |     6|
|10    |OBUF  |    19|
|11    |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    41|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1162.707 ; gain = 687.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1162.707 ; gain = 687.422
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1162.707 ; gain = 687.422
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1166.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1254.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d2bc7acd
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1254.188 ; gain = 788.793
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Proiect_Hard_Automat/project_1/project_1.runs/synth_1/AutomatRacoritoare.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AutomatRacoritoare_utilization_synth.rpt -pb AutomatRacoritoare_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 02:00:36 2024...
