use std::io::Write;
use std::mem::ManuallyDrop;
use std::sync::Arc;

use runtime::{Duration, Executor, Instant};
use sram::{MatrixSram, VectorSram};
use tracing_subscriber::prelude::*;

use crate::accelerator::Accelerator;
use crate::cli::{Opts, Parser};
use crate::matrix_machine::MatrixMachine;
use crate::profiler::MemoryProfiler;
use crate::runtime_config::{
    BLEN, BROADCAST_AMOUNT, HBM_CHANNELS, HBM_SIZE, HLEN, MATRIX_SRAM_SIZE, MATRIX_SRAM_TYPE,
    MAX_LOOP_INSTRUCTIONS, MLEN, PREFETCH_M_AMOUNT, PREFETCH_V_AMOUNT, STORE_V_AMOUNT,
    VECTOR_SRAM_SIZE, VECTOR_SRAM_TYPE, VLEN,
};
use crate::vector_machine::VectorMachine;
use crate::{cli, op};

/// Write `bytes` to `path` as a diagnostic dump.
///
/// Dumps are post-run artifacts, so a write failure (e.g. read-only cwd, full
/// disk) is logged as a warning and the run continues rather than panicking and
/// discarding an already-completed simulation.
fn dump_to_file(path: &str, bytes: &[u8]) {
    match std::fs::File::create(path).and_then(|mut f| f.write_all(bytes)) {
        Ok(()) => tracing::info!(path, bytes = bytes.len(), "dumped content"),
        Err(err) => tracing::warn!(path, %err, "failed to write dump file"),
    }
}

#[derive(Clone, Copy, Debug)]
pub(crate) struct RunOutcome {
    pub(crate) latency: Duration,
    pub(crate) rtl_validation_failed: bool,
}

pub(crate) async fn run_from_cli() -> RunOutcome {
    let opts = Opts::parse();
    assert!(
        !opts.require_rtl_validated || matches!(opts.timing_mode, crate::timing::TimingMode::RtlV1),
        "--require-rtl-validated requires --timing-mode rtl-v1"
    );
    let profile_output = if opts.profile_memory {
        Some(opts.profile_output.clone().unwrap_or_else(|| {
            opts.opcode
                .parent()
                .unwrap_or_else(|| std::path::Path::new("."))
                .join("memory_profile.json")
        }))
    } else {
        None
    };
    let profile_level = opts.profile_memory_level;

    // If --settings is given, set PLENA_SETTINGS_TOML env var BEFORE any
    // LazyLock access (which triggers load_config()). This ensures the
    // per-build TOML is used for all config values.
    if let Some(ref settings_path) = opts.settings {
        // SAFETY: set_var is called before any threads are spawned and before
        // LazyLock statics are accessed, so no concurrent readers exist.
        unsafe { std::env::set_var("PLENA_SETTINGS_TOML", settings_path.as_os_str()) };
    }

    crate::load_config::validate_config(&crate::load_config::CONFIG)
        .unwrap_or_else(|error| panic!("invalid transactional configuration: {error}"));

    // Initialize tracing subscriber.
    //
    // Filter precedence: `--log-level` (full override) > `RUST_LOG` > default (debug).
    // Output: stderr by default; if `--log-file` is given, also writes to that
    // file (non-blocking appender, no ANSI codes in file).
    let env_filter: tracing_subscriber::EnvFilter = match opts.log_level {
        Some(level) => tracing_subscriber::EnvFilter::new(level.as_level_filter().to_string()),
        None => tracing_subscriber::EnvFilter::builder()
            .with_default_directive(tracing_subscriber::filter::LevelFilter::DEBUG.into())
            .from_env_lossy(),
    };

    let stderr_layer = tracing_subscriber::fmt::layer().with_writer(std::io::stderr);

    // Hold the worker guard for the rest of `run_from_cli()` so the appender's
    // background thread isn't dropped before logs are flushed.
    let (file_layer, _file_guard) = match opts.log_file.as_ref() {
        Some(path) => {
            let target = cli::validate_log_file_path(path).unwrap_or_else(|err| {
                // Bootstrap error: the tracing subscriber is not installed yet
                // (we are still building its layers below), so write to stderr.
                eprintln!("error: {}", err);
                std::process::exit(1);
            });
            let appender = tracing_appender::rolling::never(&target.parent, &target.filename);
            let (non_blocking, guard) = tracing_appender::non_blocking(appender);
            let layer = tracing_subscriber::fmt::layer()
                .with_writer(non_blocking)
                .with_ansi(false);
            (Some(layer), Some(guard))
        }
        None => (None, None),
    };

    tracing_subscriber::registry()
        .with(env_filter)
        .with(stderr_layer)
        .with(file_layer)
        .init();

    tracing::info!(effective_config = ?*crate::load_config::CONFIG, "Effective transactional configuration");

    tracing::warn!(
        mlen = *MLEN,
        vlen = *VLEN,
        hlen = *HLEN,
        blen = *BLEN,
        broadcast_amount = *BROADCAST_AMOUNT,
        "Topology"
    );
    tracing::info!(
        matrix_sram_size = *MATRIX_SRAM_SIZE,
        vector_sram_size = *VECTOR_SRAM_SIZE,
        matrix_type = ?*MATRIX_SRAM_TYPE,
        vector_type = ?*VECTOR_SRAM_TYPE,
        "SRAM"
    );
    tracing::info!(
        prefetch_m = *PREFETCH_M_AMOUNT,
        prefetch_v = *PREFETCH_V_AMOUNT,
        store_v = *STORE_V_AMOUNT,
        max_loop_instructions = *MAX_LOOP_INSTRUCTIONS,
        clock_period_ps = *crate::runtime_config::CLOCK_PERIOD_PS,
        timing_mode = opts.timing_mode.as_str(),
        "Pipeline"
    );
    if matches!(opts.timing_mode, crate::timing::TimingMode::RtlV1) {
        tracing::info!(
            calibration = ?crate::opcode_timing::calibration_metadata(),
            "RTL timing calibration"
        );
    }
    tracing::info!(
        settings = %std::env::var("PLENA_SETTINGS_TOML")
            .unwrap_or_else(|_| "default (../plena_settings.toml)".to_string()),
        "Config source"
    );

    let mram = Arc::new(MatrixSram::new(*MLEN, *MATRIX_SRAM_SIZE, *MATRIX_SRAM_TYPE)); // Matrix SRAM
    let vram = Arc::new(VectorSram::from_mx_type(
        *VLEN,
        *VECTOR_SRAM_SIZE,
        *VECTOR_SRAM_TYPE,
    )); // Vector SRAM

    let m_machine = MatrixMachine::new(mram, vram.clone(), *MLEN, *HLEN, *BLEN, *BROADCAST_AMOUNT);

    let v_machine = VectorMachine::new(vram, *VLEN, *HLEN); // Share same dim with VSRAM

    // Allow CLI override of HBM size. The default (from plena_settings.toml)
    // can be 128 GiB to fit large models like LLaDA-8B; tests with smaller
    // preloads should pass --hbm-size to bound the steady-state RSS.
    let effective_hbm_size = opts.hbm_size.unwrap_or(*HBM_SIZE);
    let effective_hbm_channels = opts.hbm_channels.unwrap_or(*HBM_CHANNELS);
    assert!(
        effective_hbm_size > 0 && effective_hbm_size.is_multiple_of(64),
        "effective HBM size must be a positive multiple of 64 bytes, got {effective_hbm_size}"
    );
    assert!(
        effective_hbm_channels > 0,
        "effective HBM channel count must be positive"
    );
    let hbm_channel_width_bits = 64_u32;
    let hbm_data_rate_gbps = 2_u32;
    let theoretical_peak_bandwidth_gbps =
        hbm_data_rate_gbps * hbm_channel_width_bits * effective_hbm_channels / 8;
    tracing::info!(
        "HBM size: {} bytes ({:.2} GiB)",
        effective_hbm_size,
        effective_hbm_size as f64 / (1024.0 * 1024.0 * 1024.0)
    );
    tracing::info!(
        model = "HBM2_2Gbps bandwidth-equivalent",
        timing = "HBM2_2Gbps",
        channels = effective_hbm_channels,
        channel_width_bits = hbm_channel_width_bits,
        theoretical_peak_bandwidth_gbps,
        note = "A100-bandwidth-equivalent when channels=128; not physical A100 HBM2e topology",
        "HBM model"
    );
    let hbm = Arc::new(memory::WithStats::new(memory::WithTiming::new(
        ManuallyDrop::new(
            ramulator::Ramulator::hbm2_preset(effective_hbm_channels as usize).unwrap(),
        ),
        memory::MemoryBacked::with_capacity(effective_hbm_size),
    )));

    let mut accelerator = Accelerator::new(
        m_machine,
        v_machine,
        hbm.clone(),
        opts.timing_mode,
        // Validation coverage is accumulated in constant space by the
        // scheduler. Retain every EventRecord only when an artifact actually
        // needs the detailed timeline; otherwise --require-rtl-validated on a
        // multi-million-opcode model would consume memory proportional to the
        // instruction count for no additional validation information.
        opts.event_trace.is_some() || opts.dma_event_trace.is_some() || opts.profile_memory,
    );

    use std::fs;
    // Panic (rather than exit) on these fatal startup errors so the stack
    // unwinds: that runs the tracing-appender WorkerGuard's Drop, flushing any
    // buffered --log-file output, and preserves the prior exit-101 behavior.
    let op_file = fs::read_to_string(&opts.opcode)
        .unwrap_or_else(|err| panic!("failed to read opcode file {:?}: {err}", opts.opcode));

    let op: Vec<u32> = op_file
        .split_whitespace() // split by spaces/newlines
        .map(|tok| {
            u32::from_str_radix(tok.trim_start_matches("0x"), 16)
                .unwrap_or_else(|err| panic!("failed to parse opcode hex token {tok:?}: {err}"))
        })
        .collect();

    // Memory Initialization
    // - HBM Preload
    let hbm_data = std::fs::read(&opts.hbm)
        .unwrap_or_else(|err| panic!("failed to read HBM preload file {:?}: {err}", opts.hbm));
    hbm.model().data().with_data(|f| {
        f[..hbm_data.len()].copy_from_slice(&hbm_data);
    });

    // Load fpsram and intsram as raw bytes and map to the vector files.
    // - fpsram Preload
    let fpsram_data = std::fs::read(&opts.fpsram).unwrap_or_else(|err| {
        panic!(
            "failed to read FP SRAM preload file {:?}: {err}",
            opts.fpsram
        )
    });
    accelerator.load_fpsram_from_f16_bytes(&fpsram_data);

    // - INT SRAM Preload
    if let Some(intsram_path) = opts.intsram {
        let intsram_data = std::fs::read(&intsram_path).unwrap_or_else(|err| {
            panic!(
                "failed to read INT SRAM preload file {:?}: {err}",
                intsram_path
            )
        });
        accelerator.load_intsram_from_u32_bytes(&intsram_data);
    }
    // - VRAM Preload (if provided)
    if let Some(vram_path) = opts.vram {
        let vram_data = std::fs::read(&vram_path).unwrap_or_else(|err| {
            panic!("failed to read VRAM preload file {:?}: {err}", vram_path)
        });
        accelerator.load_vram_from_bytes(&vram_data).await;
    }

    // - Execute Instructions
    // accelerator
    //     .do_ops(&dbg!(
    //         op.into_iter().map(op::Opcode::decode).collect::<Vec<_>>()
    //     ))
    //     .await;
    let decoded_ops = op.into_iter().map(op::Opcode::decode).collect::<Vec<_>>();
    let mut memory_profiler = profile_output
        .as_ref()
        .map(|_| MemoryProfiler::new(profile_level));
    if let Some(profiler) = memory_profiler.as_mut() {
        tracing::info!(level = profile_level.as_str(), "Memory profiler enabled");
        accelerator.do_ops_profiled(&decoded_ops, profiler).await;
    } else {
        accelerator.do_ops(&decoded_ops).await;
    }

    // A run is complete only after every accepted read and write reaches its
    // Ramulator completion callback. This is intentionally before state dumps
    // so a store cannot appear complete merely because its request was queued.
    hbm.model().timing().drain().await;
    debug_assert_eq!(hbm.model().timing().pending_transactions(), 0);

    let rtl_validation = accelerator.rtl_validation_summary();
    let ideal_timing = accelerator.ideal_timing_summary();
    if let Some(summary) = ideal_timing.as_ref() {
        tracing::info!(
            ideal_compute_cycles = summary.ideal_compute_cycles,
            ramulator_observed_memory_cycles = summary.ramulator_observed_memory_cycles,
            transactional_serial_cycles = summary.transactional_serial_cycles,
            ?summary.category_cycles,
            timing_provenance = summary.timing_provenance,
            dependency_model = summary.dependency_model,
            "Ideal II=1 timing summary"
        );
    }
    if let Some(summary) = rtl_validation.as_ref() {
        tracing::info!(?summary, "RTL timing validation coverage");
    }
    if let (Some(path), Some(summary)) =
        (opts.rtl_validation_output.as_ref(), rtl_validation.as_ref())
    {
        if let Some(parent) = path.parent()
            && !parent.as_os_str().is_empty()
        {
            std::fs::create_dir_all(parent).unwrap_or_else(|error| {
                panic!(
                    "failed to create RTL validation output directory {}: {error}",
                    parent.display()
                )
            });
        }
        let payload = serde_json::to_string_pretty(summary)
            .expect("RTL validation summary is JSON serializable");
        std::fs::write(path, payload + "\n").unwrap_or_else(|error| {
            panic!(
                "failed to write RTL validation summary {}: {error}",
                path.display()
            )
        });
        tracing::info!(path = %path.display(), "RTL validation summary written");
    }

    if let (Some(path), Some(trace)) = (opts.event_trace.as_ref(), accelerator.event_trace()) {
        trace.write_json(path).unwrap_or_else(|error| {
            panic!("failed to write event trace {}: {error}", path.display())
        });
        tracing::info!(path = %path.display(), "Instruction event trace written");
    }
    if let (Some(path), Some(trace)) = (opts.dma_event_trace.as_ref(), accelerator.event_trace()) {
        trace.write_dma_json(path).unwrap_or_else(|error| {
            panic!(
                "failed to write DMA event trace {}: {error}",
                path.display()
            )
        });
        tracing::info!(path = %path.display(), "DMA event trace written");
    }

    accelerator.log_debug_state().await;

    if !opts.no_state_dumps {
        // Numerical testbenches consume these dumps. Timing-only validation
        // can omit them to avoid multi-gigabyte transient artifacts.
        let mram_bytes = accelerator.mram_dump_bytes().await;
        dump_to_file("mram_dump.bin", &mram_bytes);

        let vram_bytes = accelerator.vram_dump_bytes().await;
        dump_to_file("vram_dump.bin", &vram_bytes);

        let fpsram_bytes = accelerator.fpsram_dump_bytes();
        dump_to_file("fpsram_dump.bin", &fpsram_bytes);

        // HBM is additionally gated by DEBUG because its configured capacity
        // can be hundreds of GiB.
        if tracing::enabled!(tracing::Level::DEBUG) {
            let hbm_size = effective_hbm_size;
            let mut hbm_bytes = vec![0u8; hbm_size];
            hbm.model().data().with_data(|f| {
                let len = std::cmp::min(hbm_size, f.len());
                hbm_bytes[..len].copy_from_slice(&f[..len]);
            });
            dump_to_file("hbm_dump.bin", &hbm_bytes);
        }
    }

    let memory_stats = hbm.statistics();
    let mut dma_statistics = accelerator.dma_statistics();
    let hbm_burst_bytes = u64::from(hbm.model().timing().transfer_size());
    dma_statistics.read_coalesced_line_requests = memory_stats.read_requests;
    dma_statistics.write_coalesced_line_requests = memory_stats.write_requests;
    dma_statistics.read_coalesced_line_bytes = memory_stats.total_bytes_read;
    dma_statistics.write_coalesced_line_bytes = memory_stats.total_bytes_written;
    dma_statistics.read_physical_burst_bytes = memory_stats.total_bytes_read;
    dma_statistics.write_physical_burst_bytes = memory_stats.total_bytes_written;
    dma_statistics.read_physical_bursts = memory_stats.total_bytes_read / hbm_burst_bytes;
    dma_statistics.write_physical_bursts = memory_stats.total_bytes_written / hbm_burst_bytes;
    let utilization = (memory_stats.total_bytes_read + memory_stats.total_bytes_written) as f64
        / Executor::current().now().to_secs();
    tracing::info!(
        "HBM Statistics - Bytes read: {:?} | Bytes written: {:?} | Utilization: {:.2e} bytes/sec",
        memory_stats.total_bytes_read,
        memory_stats.total_bytes_written,
        utilization
    );
    tracing::info!(?dma_statistics, "DMA logical/packed transfer accounting");

    if let (Some(path), Some(profiler)) = (profile_output, memory_profiler.as_ref()) {
        let report = profiler.report(
            memory_stats.total_bytes_read,
            memory_stats.total_bytes_written,
            dma_statistics,
            opts.timing_mode,
            accelerator.event_trace(),
            ideal_timing.clone(),
        );
        match serde_json::to_string_pretty(&report)
            .map_err(std::io::Error::other)
            .and_then(|json| std::fs::write(&path, json))
        {
            Ok(()) => tracing::info!(path = %path.display(), "Memory profile written"),
            Err(err) => {
                tracing::warn!(path = %path.display(), %err, "failed to write memory profile")
            }
        }
    }

    let reported_latency = accelerator
        .modeled_makespan_cycles()
        .map(|cycles| {
            Duration::from_picos(
                cycles.saturating_mul(u64::from(*crate::runtime_config::CLOCK_PERIOD_PS)),
            )
        })
        .unwrap_or_else(|| Executor::current().now() - Instant::INIT);
    tracing::info!(
        timing_mode = opts.timing_mode.as_str(),
        latency = ?reported_latency,
        ideal_compute_cycles = ideal_timing.as_ref().map(|value| value.ideal_compute_cycles),
        ramulator_observed_memory_cycles = ideal_timing
            .as_ref()
            .map(|value| value.ramulator_observed_memory_cycles),
        transactional_serial_latency = ?reported_latency,
        functional_executor_latency = ?(Executor::current().now() - Instant::INIT),
        "Simulation completed"
    );
    let rtl_validation_failed = opts.require_rtl_validated
        && rtl_validation.is_none_or(|summary| {
            !matches!(
                summary.status,
                crate::timing::RtlValidationStatus::Validated
            )
        });
    RunOutcome {
        latency: reported_latency,
        rtl_validation_failed,
    }
}
