Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Aug 16 02:41:31 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Clock_Gating/Latch_Out_reg
            (negative level-sensitive latch clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX1M)              0.57       0.57 f
  SYS_CTRL/U47/Y (INVX2M)                                 0.13       0.69 r
  SYS_CTRL/U14/Y (NAND2X2M)                               0.10       0.79 f
  SYS_CTRL/U13/Y (NOR2X2M)                                0.14       0.93 r
  SYS_CTRL/U8/Y (INVX2M)                                  0.08       1.02 f
  SYS_CTRL/U11/Y (NOR2X2M)                                0.18       1.20 r
  SYS_CTRL/U12/Y (NOR2X2M)                                0.09       1.28 f
  SYS_CTRL/U15/Y (NAND3X2M)                               0.10       1.38 r
  SYS_CTRL/CLK_G_EN (SYS_CTRL)                            0.00       1.38 r
  Clock_Gating/CLK_EN (CLK_GATE)                          0.00       1.38 r
  Clock_Gating/Latch_Out_reg/D (TLATNX2M)                 0.00       1.38 r
  data arrival time                                                  1.38

  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  Clock_Gating/Latch_Out_reg/GN (TLATNX2M)                0.00       9.80 f
  time borrowed from endpoint                             0.00       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        8.42

  Time Borrowing Information
  --------------------------------------------------------------
  REF_CLK nominal pulse width                            60.00   
  library setup time                                     -0.08   
  --------------------------------------------------------------
  max time borrow                                        59.92   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: REG_FILE/REG_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE/REG_reg[1][6]/CK (DFFRQX1M)                    0.00       0.00 r
  REG_FILE/REG_reg[1][6]/Q (DFFRQX1M)                     0.52       0.52 f
  REG_FILE/REG1[6] (Register_file)                        0.00       0.52 f
  ALU/B[6] (ALU)                                          0.00       0.52 f
  ALU/U92/Y (BUFX2M)                                      0.22       0.74 f
  ALU/div_48/b[6] (ALU_DW_div_uns_0)                      0.00       0.74 f
  ALU/div_48/U70/Y (NOR2X1M)                              0.16       0.90 r
  ALU/div_48/U67/Y (AND3X1M)                              0.21       1.11 r
  ALU/div_48/U65/Y (AND2X1M)                              0.16       1.27 r
  ALU/div_48/U62/Y (AND4X1M)                              0.25       1.52 r
  ALU/div_48/U40/Y (CLKMX2X2M)                            0.24       1.76 f
  ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.20 f
  ALU/div_48/U63/Y (AND3X1M)                              0.32       2.52 f
  ALU/div_48/U46/Y (CLKMX2X2M)                            0.24       2.76 r
  ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.25 r
  ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.48 r
  ALU/div_48/U64/Y (AND2X1M)                              0.24       3.73 r
  ALU/div_48/U51/Y (CLKMX2X2M)                            0.27       3.99 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.45 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.78 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       5.08 f
  ALU/div_48/U66/Y (AND2X1M)                              0.28       5.36 f
  ALU/div_48/U55/Y (CLKMX2X2M)                            0.24       5.60 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       6.05 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.38 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.71 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       7.02 f
  ALU/div_48/U68/Y (AND3X1M)                              0.39       7.41 f
  ALU/div_48/U58/Y (CLKMX2X2M)                            0.25       7.66 f
  ALU/div_48/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)        0.46       8.11 f
  ALU/div_48/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.33       8.44 f
  ALU/div_48/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)        0.33       8.77 f
  ALU/div_48/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.33       9.10 f
  ALU/div_48/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)        0.31       9.40 f
  ALU/div_48/U69/Y (AND2X1M)                              0.32       9.73 f
  ALU/div_48/U60/Y (CLKMX2X2M)                            0.25       9.98 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)        0.46      10.43 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)        0.33      10.76 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)        0.33      11.09 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)        0.33      11.42 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)        0.33      11.75 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)        0.31      12.05 f
  ALU/div_48/U71/Y (AND2X1M)                              0.34      12.40 f
  ALU/div_48/U61/Y (CLKMX2X2M)                            0.24      12.64 f
  ALU/div_48/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)        0.45      13.09 f
  ALU/div_48/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)        0.33      13.42 f
  ALU/div_48/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)        0.33      13.75 f
  ALU/div_48/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)        0.33      14.07 f
  ALU/div_48/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)        0.33      14.40 f
  ALU/div_48/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)        0.33      14.73 f
  ALU/div_48/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)        0.32      15.05 f
  ALU/div_48/quotient[0] (ALU_DW_div_uns_0)               0.00      15.05 f
  ALU/U43/Y (AOI222X1M)                                   0.41      15.46 r
  ALU/U40/Y (AOI31X2M)                                    0.14      15.59 f
  ALU/ALU_OUT_reg[0]/D (DFFRQX1M)                         0.00      15.59 f
  data arrival time                                                 15.59

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)                        0.00      69.80 r
  library setup time                                     -0.13      69.67
  data required time                                                69.67
  --------------------------------------------------------------------------
  data required time                                                69.67
  data arrival time                                                -15.59
  --------------------------------------------------------------------------
  slack (MET)                                                       54.07


  Startpoint: REG_FILE/REG_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE/REG_reg[1][6]/CK (DFFRQX1M)                    0.00       0.00 r
  REG_FILE/REG_reg[1][6]/Q (DFFRQX1M)                     0.52       0.52 f
  REG_FILE/REG1[6] (Register_file)                        0.00       0.52 f
  ALU/B[6] (ALU)                                          0.00       0.52 f
  ALU/U92/Y (BUFX2M)                                      0.22       0.74 f
  ALU/div_48/b[6] (ALU_DW_div_uns_0)                      0.00       0.74 f
  ALU/div_48/U70/Y (NOR2X1M)                              0.16       0.90 r
  ALU/div_48/U67/Y (AND3X1M)                              0.21       1.11 r
  ALU/div_48/U65/Y (AND2X1M)                              0.16       1.27 r
  ALU/div_48/U62/Y (AND4X1M)                              0.25       1.52 r
  ALU/div_48/U40/Y (CLKMX2X2M)                            0.24       1.76 f
  ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.20 f
  ALU/div_48/U63/Y (AND3X1M)                              0.32       2.52 f
  ALU/div_48/U46/Y (CLKMX2X2M)                            0.24       2.76 r
  ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.25 r
  ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.48 r
  ALU/div_48/U64/Y (AND2X1M)                              0.24       3.73 r
  ALU/div_48/U51/Y (CLKMX2X2M)                            0.27       3.99 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.45 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.78 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       5.08 f
  ALU/div_48/U66/Y (AND2X1M)                              0.28       5.36 f
  ALU/div_48/U55/Y (CLKMX2X2M)                            0.24       5.60 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       6.05 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.38 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.71 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       7.02 f
  ALU/div_48/U68/Y (AND3X1M)                              0.39       7.41 f
  ALU/div_48/U58/Y (CLKMX2X2M)                            0.25       7.66 f
  ALU/div_48/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)        0.46       8.11 f
  ALU/div_48/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.33       8.44 f
  ALU/div_48/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)        0.33       8.77 f
  ALU/div_48/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.33       9.10 f
  ALU/div_48/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)        0.31       9.40 f
  ALU/div_48/U69/Y (AND2X1M)                              0.32       9.73 f
  ALU/div_48/U60/Y (CLKMX2X2M)                            0.25       9.98 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)        0.46      10.43 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)        0.33      10.76 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)        0.33      11.09 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)        0.33      11.42 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)        0.33      11.75 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)        0.31      12.05 f
  ALU/div_48/U71/Y (AND2X1M)                              0.34      12.40 f
  ALU/div_48/quotient[1] (ALU_DW_div_uns_0)               0.00      12.40 f
  ALU/U47/Y (AOI222X1M)                                   0.31      12.70 r
  ALU/U44/Y (AOI31X2M)                                    0.14      12.84 f
  ALU/ALU_OUT_reg[1]/D (DFFRQX1M)                         0.00      12.84 f
  data arrival time                                                 12.84

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  ALU/ALU_OUT_reg[1]/CK (DFFRQX1M)                        0.00      69.80 r
  library setup time                                     -0.13      69.67
  data required time                                                69.67
  --------------------------------------------------------------------------
  data required time                                                69.67
  data arrival time                                                -12.84
  --------------------------------------------------------------------------
  slack (MET)                                                       56.82


  Startpoint: REG_FILE/REG_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE/REG_reg[1][6]/CK (DFFRQX1M)                    0.00       0.00 r
  REG_FILE/REG_reg[1][6]/Q (DFFRQX1M)                     0.52       0.52 f
  REG_FILE/REG1[6] (Register_file)                        0.00       0.52 f
  ALU/B[6] (ALU)                                          0.00       0.52 f
  ALU/U92/Y (BUFX2M)                                      0.22       0.74 f
  ALU/div_48/b[6] (ALU_DW_div_uns_0)                      0.00       0.74 f
  ALU/div_48/U70/Y (NOR2X1M)                              0.16       0.90 r
  ALU/div_48/U67/Y (AND3X1M)                              0.21       1.11 r
  ALU/div_48/U65/Y (AND2X1M)                              0.16       1.27 r
  ALU/div_48/U62/Y (AND4X1M)                              0.25       1.52 r
  ALU/div_48/U40/Y (CLKMX2X2M)                            0.24       1.76 f
  ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.20 f
  ALU/div_48/U63/Y (AND3X1M)                              0.32       2.52 f
  ALU/div_48/U46/Y (CLKMX2X2M)                            0.24       2.76 r
  ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.25 r
  ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.48 r
  ALU/div_48/U64/Y (AND2X1M)                              0.24       3.73 r
  ALU/div_48/U51/Y (CLKMX2X2M)                            0.27       3.99 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.45 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.78 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       5.08 f
  ALU/div_48/U66/Y (AND2X1M)                              0.28       5.36 f
  ALU/div_48/U55/Y (CLKMX2X2M)                            0.24       5.60 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       6.05 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.38 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.71 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       7.02 f
  ALU/div_48/U68/Y (AND3X1M)                              0.39       7.41 f
  ALU/div_48/U58/Y (CLKMX2X2M)                            0.25       7.66 f
  ALU/div_48/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)        0.46       8.11 f
  ALU/div_48/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.33       8.44 f
  ALU/div_48/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)        0.33       8.77 f
  ALU/div_48/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.33       9.10 f
  ALU/div_48/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)        0.31       9.40 f
  ALU/div_48/U69/Y (AND2X1M)                              0.32       9.73 f
  ALU/div_48/quotient[2] (ALU_DW_div_uns_0)               0.00       9.73 f
  ALU/U51/Y (AOI222X1M)                                   0.44      10.17 r
  ALU/U48/Y (AOI31X2M)                                    0.14      10.31 f
  ALU/ALU_OUT_reg[2]/D (DFFRQX1M)                         0.00      10.31 f
  data arrival time                                                 10.31

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  ALU/ALU_OUT_reg[2]/CK (DFFRQX1M)                        0.00      69.80 r
  library setup time                                     -0.13      69.67
  data required time                                                69.67
  --------------------------------------------------------------------------
  data required time                                                69.67
  data arrival time                                                -10.31
  --------------------------------------------------------------------------
  slack (MET)                                                       59.36


  Startpoint: REG_FILE/REG_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE/REG_reg[1][6]/CK (DFFRQX1M)                    0.00       0.00 r
  REG_FILE/REG_reg[1][6]/Q (DFFRQX1M)                     0.52       0.52 f
  REG_FILE/REG1[6] (Register_file)                        0.00       0.52 f
  ALU/B[6] (ALU)                                          0.00       0.52 f
  ALU/U92/Y (BUFX2M)                                      0.22       0.74 f
  ALU/div_48/b[6] (ALU_DW_div_uns_0)                      0.00       0.74 f
  ALU/div_48/U70/Y (NOR2X1M)                              0.16       0.90 r
  ALU/div_48/U67/Y (AND3X1M)                              0.21       1.11 r
  ALU/div_48/U65/Y (AND2X1M)                              0.16       1.27 r
  ALU/div_48/U62/Y (AND4X1M)                              0.25       1.52 r
  ALU/div_48/U40/Y (CLKMX2X2M)                            0.24       1.76 f
  ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.20 f
  ALU/div_48/U63/Y (AND3X1M)                              0.32       2.52 f
  ALU/div_48/U46/Y (CLKMX2X2M)                            0.24       2.76 r
  ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.25 r
  ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.48 r
  ALU/div_48/U64/Y (AND2X1M)                              0.24       3.73 r
  ALU/div_48/U51/Y (CLKMX2X2M)                            0.27       3.99 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.45 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.78 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       5.08 f
  ALU/div_48/U66/Y (AND2X1M)                              0.28       5.36 f
  ALU/div_48/U55/Y (CLKMX2X2M)                            0.24       5.60 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       6.05 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.38 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.71 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       7.02 f
  ALU/div_48/U68/Y (AND3X1M)                              0.39       7.41 f
  ALU/div_48/quotient[3] (ALU_DW_div_uns_0)               0.00       7.41 f
  ALU/U55/Y (AOI222X1M)                                   0.44       7.85 r
  ALU/U52/Y (AOI31X2M)                                    0.14       7.99 f
  ALU/ALU_OUT_reg[3]/D (DFFRQX1M)                         0.00       7.99 f
  data arrival time                                                  7.99

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  ALU/ALU_OUT_reg[3]/CK (DFFRQX1M)                        0.00      69.80 r
  library setup time                                     -0.13      69.67
  data required time                                                69.67
  --------------------------------------------------------------------------
  data required time                                                69.67
  data arrival time                                                 -7.99
  --------------------------------------------------------------------------
  slack (MET)                                                       61.68


  Startpoint: REG_FILE/REG_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE/REG_reg[0][0]/CK (DFFRQX1M)                    0.00       0.00 r
  REG_FILE/REG_reg[0][0]/Q (DFFRQX1M)                     0.46       0.46 r
  REG_FILE/REG0[0] (Register_file)                        0.00       0.46 r
  ALU/A[0] (ALU)                                          0.00       0.46 r
  ALU/U99/Y (BUFX2M)                                      0.27       0.73 r
  ALU/mult_44/A[0] (ALU_DW02_mult_0)                      0.00       0.73 r
  ALU/mult_44/U36/Y (INVX2M)                              0.14       0.87 f
  ALU/mult_44/U114/Y (NOR2X1M)                            0.18       1.04 r
  ALU/mult_44/U5/Y (AND2X2M)                              0.16       1.20 r
  ALU/mult_44/S2_2_2/CO (ADDFX2M)                         0.54       1.74 r
  ALU/mult_44/S2_3_2/CO (ADDFX2M)                         0.55       2.29 r
  ALU/mult_44/S2_4_2/CO (ADDFX2M)                         0.55       2.85 r
  ALU/mult_44/S2_5_2/CO (ADDFX2M)                         0.55       3.40 r
  ALU/mult_44/S2_6_2/CO (ADDFX2M)                         0.55       3.95 r
  ALU/mult_44/S4_2/S (ADDFX2M)                            0.58       4.53 f
  ALU/mult_44/U11/Y (CLKXOR2X2M)                          0.31       4.84 r
  ALU/mult_44/FS_1/A[7] (ALU_DW01_add_1)                  0.00       4.84 r
  ALU/mult_44/FS_1/U3/Y (NAND2X2M)                        0.07       4.91 f
  ALU/mult_44/FS_1/U23/Y (OA21X1M)                        0.37       5.28 f
  ALU/mult_44/FS_1/U20/Y (AOI2BB1X1M)                     0.26       5.54 f
  ALU/mult_44/FS_1/U18/Y (OA21X1M)                        0.40       5.94 f
  ALU/mult_44/FS_1/U13/Y (OAI21BX1M)                      0.25       6.18 r
  ALU/mult_44/FS_1/U11/Y (OAI21X1M)                       0.13       6.31 f
  ALU/mult_44/FS_1/U2/Y (AOI21BX2M)                       0.17       6.49 f
  ALU/mult_44/FS_1/U4/Y (XNOR2X2M)                        0.12       6.60 r
  ALU/mult_44/FS_1/SUM[13] (ALU_DW01_add_1)               0.00       6.60 r
  ALU/mult_44/PRODUCT[15] (ALU_DW02_mult_0)               0.00       6.60 r
  ALU/U4/Y (OAI2BB1X2M)                                   0.15       6.75 r
  ALU/ALU_OUT_reg[15]/D (DFFRQX1M)                        0.00       6.75 r
  data arrival time                                                  6.75

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  ALU/ALU_OUT_reg[15]/CK (DFFRQX1M)                       0.00      69.80 r
  library setup time                                     -0.31      69.49
  data required time                                                69.49
  --------------------------------------------------------------------------
  data required time                                                69.49
  data arrival time                                                 -6.75
  --------------------------------------------------------------------------
  slack (MET)                                                       62.74


  Startpoint: REG_FILE/REG_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE/REG_reg[0][0]/CK (DFFRQX1M)                    0.00       0.00 r
  REG_FILE/REG_reg[0][0]/Q (DFFRQX1M)                     0.46       0.46 r
  REG_FILE/REG0[0] (Register_file)                        0.00       0.46 r
  ALU/A[0] (ALU)                                          0.00       0.46 r
  ALU/U99/Y (BUFX2M)                                      0.27       0.73 r
  ALU/mult_44/A[0] (ALU_DW02_mult_0)                      0.00       0.73 r
  ALU/mult_44/U36/Y (INVX2M)                              0.14       0.87 f
  ALU/mult_44/U114/Y (NOR2X1M)                            0.18       1.04 r
  ALU/mult_44/U5/Y (AND2X2M)                              0.16       1.20 r
  ALU/mult_44/S2_2_2/CO (ADDFX2M)                         0.54       1.74 r
  ALU/mult_44/S2_3_2/CO (ADDFX2M)                         0.55       2.29 r
  ALU/mult_44/S2_4_2/CO (ADDFX2M)                         0.55       2.85 r
  ALU/mult_44/S2_5_2/CO (ADDFX2M)                         0.55       3.40 r
  ALU/mult_44/S2_6_2/CO (ADDFX2M)                         0.55       3.95 r
  ALU/mult_44/S4_2/S (ADDFX2M)                            0.58       4.53 f
  ALU/mult_44/U11/Y (CLKXOR2X2M)                          0.31       4.84 r
  ALU/mult_44/FS_1/A[7] (ALU_DW01_add_1)                  0.00       4.84 r
  ALU/mult_44/FS_1/U3/Y (NAND2X2M)                        0.07       4.91 f
  ALU/mult_44/FS_1/U23/Y (OA21X1M)                        0.37       5.28 f
  ALU/mult_44/FS_1/U20/Y (AOI2BB1X1M)                     0.26       5.54 f
  ALU/mult_44/FS_1/U18/Y (OA21X1M)                        0.40       5.94 f
  ALU/mult_44/FS_1/U13/Y (OAI21BX1M)                      0.25       6.18 r
  ALU/mult_44/FS_1/U12/Y (XOR3XLM)                        0.16       6.34 r
  ALU/mult_44/FS_1/SUM[12] (ALU_DW01_add_1)               0.00       6.34 r
  ALU/mult_44/PRODUCT[14] (ALU_DW02_mult_0)               0.00       6.34 r
  ALU/U7/Y (OAI2BB1X2M)                                   0.13       6.47 r
  ALU/ALU_OUT_reg[14]/D (DFFRQX1M)                        0.00       6.47 r
  data arrival time                                                  6.47

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  ALU/ALU_OUT_reg[14]/CK (DFFRQX1M)                       0.00      69.80 r
  library setup time                                     -0.31      69.49
  data required time                                                69.49
  --------------------------------------------------------------------------
  data required time                                                69.49
  data arrival time                                                 -6.47
  --------------------------------------------------------------------------
  slack (MET)                                                       63.01


  Startpoint: REG_FILE/REG_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE/REG_reg[0][0]/CK (DFFRQX1M)                    0.00       0.00 r
  REG_FILE/REG_reg[0][0]/Q (DFFRQX1M)                     0.46       0.46 r
  REG_FILE/REG0[0] (Register_file)                        0.00       0.46 r
  ALU/A[0] (ALU)                                          0.00       0.46 r
  ALU/U99/Y (BUFX2M)                                      0.27       0.73 r
  ALU/mult_44/A[0] (ALU_DW02_mult_0)                      0.00       0.73 r
  ALU/mult_44/U36/Y (INVX2M)                              0.14       0.87 f
  ALU/mult_44/U114/Y (NOR2X1M)                            0.18       1.04 r
  ALU/mult_44/U5/Y (AND2X2M)                              0.16       1.20 r
  ALU/mult_44/S2_2_2/CO (ADDFX2M)                         0.54       1.74 r
  ALU/mult_44/S2_3_2/CO (ADDFX2M)                         0.55       2.29 r
  ALU/mult_44/S2_4_2/CO (ADDFX2M)                         0.55       2.85 r
  ALU/mult_44/S2_5_2/CO (ADDFX2M)                         0.55       3.40 r
  ALU/mult_44/S2_6_2/CO (ADDFX2M)                         0.55       3.95 r
  ALU/mult_44/S4_2/S (ADDFX2M)                            0.58       4.53 f
  ALU/mult_44/U11/Y (CLKXOR2X2M)                          0.31       4.84 r
  ALU/mult_44/FS_1/A[7] (ALU_DW01_add_1)                  0.00       4.84 r
  ALU/mult_44/FS_1/U3/Y (NAND2X2M)                        0.07       4.91 f
  ALU/mult_44/FS_1/U23/Y (OA21X1M)                        0.37       5.28 f
  ALU/mult_44/FS_1/U20/Y (AOI2BB1X1M)                     0.26       5.54 f
  ALU/mult_44/FS_1/U18/Y (OA21X1M)                        0.40       5.94 f
  ALU/mult_44/FS_1/U14/Y (XNOR2X1M)                       0.10       6.04 r
  ALU/mult_44/FS_1/SUM[11] (ALU_DW01_add_1)               0.00       6.04 r
  ALU/mult_44/PRODUCT[13] (ALU_DW02_mult_0)               0.00       6.04 r
  ALU/U9/Y (OAI2BB1X2M)                                   0.15       6.19 r
  ALU/ALU_OUT_reg[13]/D (DFFRQX1M)                        0.00       6.19 r
  data arrival time                                                  6.19

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  ALU/ALU_OUT_reg[13]/CK (DFFRQX1M)                       0.00      69.80 r
  library setup time                                     -0.31      69.49
  data required time                                                69.49
  --------------------------------------------------------------------------
  data required time                                                69.49
  data arrival time                                                 -6.19
  --------------------------------------------------------------------------
  slack (MET)                                                       63.30


  Startpoint: REG_FILE/REG_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE/REG_reg[0][0]/CK (DFFRQX1M)                    0.00       0.00 r
  REG_FILE/REG_reg[0][0]/Q (DFFRQX1M)                     0.46       0.46 r
  REG_FILE/REG0[0] (Register_file)                        0.00       0.46 r
  ALU/A[0] (ALU)                                          0.00       0.46 r
  ALU/U99/Y (BUFX2M)                                      0.27       0.73 r
  ALU/mult_44/A[0] (ALU_DW02_mult_0)                      0.00       0.73 r
  ALU/mult_44/U36/Y (INVX2M)                              0.14       0.87 f
  ALU/mult_44/U114/Y (NOR2X1M)                            0.18       1.04 r
  ALU/mult_44/U5/Y (AND2X2M)                              0.16       1.20 r
  ALU/mult_44/S2_2_2/CO (ADDFX2M)                         0.54       1.74 r
  ALU/mult_44/S2_3_2/CO (ADDFX2M)                         0.55       2.29 r
  ALU/mult_44/S2_4_2/CO (ADDFX2M)                         0.55       2.85 r
  ALU/mult_44/S2_5_2/CO (ADDFX2M)                         0.55       3.40 r
  ALU/mult_44/S2_6_2/CO (ADDFX2M)                         0.55       3.95 r
  ALU/mult_44/S4_2/S (ADDFX2M)                            0.58       4.53 f
  ALU/mult_44/U11/Y (CLKXOR2X2M)                          0.31       4.84 r
  ALU/mult_44/FS_1/A[7] (ALU_DW01_add_1)                  0.00       4.84 r
  ALU/mult_44/FS_1/U3/Y (NAND2X2M)                        0.07       4.91 f
  ALU/mult_44/FS_1/U23/Y (OA21X1M)                        0.37       5.28 f
  ALU/mult_44/FS_1/U20/Y (AOI2BB1X1M)                     0.26       5.54 f
  ALU/mult_44/FS_1/U19/Y (CLKXOR2X2M)                     0.26       5.80 r
  ALU/mult_44/FS_1/SUM[10] (ALU_DW01_add_1)               0.00       5.80 r
  ALU/mult_44/PRODUCT[12] (ALU_DW02_mult_0)               0.00       5.80 r
  ALU/U8/Y (OAI2BB1X2M)                                   0.12       5.92 r
  ALU/ALU_OUT_reg[12]/D (DFFRQX1M)                        0.00       5.92 r
  data arrival time                                                  5.92

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  ALU/ALU_OUT_reg[12]/CK (DFFRQX1M)                       0.00      69.80 r
  library setup time                                     -0.31      69.49
  data required time                                                69.49
  --------------------------------------------------------------------------
  data required time                                                69.49
  data arrival time                                                 -5.92
  --------------------------------------------------------------------------
  slack (MET)                                                       63.57


  Startpoint: REG_FILE/REG_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE/REG_reg[1][6]/CK (DFFRQX1M)                    0.00       0.00 r
  REG_FILE/REG_reg[1][6]/Q (DFFRQX1M)                     0.52       0.52 f
  REG_FILE/REG1[6] (Register_file)                        0.00       0.52 f
  ALU/B[6] (ALU)                                          0.00       0.52 f
  ALU/U92/Y (BUFX2M)                                      0.22       0.74 f
  ALU/div_48/b[6] (ALU_DW_div_uns_0)                      0.00       0.74 f
  ALU/div_48/U70/Y (NOR2X1M)                              0.16       0.90 r
  ALU/div_48/U67/Y (AND3X1M)                              0.21       1.11 r
  ALU/div_48/U65/Y (AND2X1M)                              0.16       1.27 r
  ALU/div_48/U62/Y (AND4X1M)                              0.25       1.52 r
  ALU/div_48/U40/Y (CLKMX2X2M)                            0.24       1.76 f
  ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.20 f
  ALU/div_48/U63/Y (AND3X1M)                              0.32       2.52 f
  ALU/div_48/U46/Y (CLKMX2X2M)                            0.24       2.76 r
  ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.25 r
  ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.48 r
  ALU/div_48/U64/Y (AND2X1M)                              0.24       3.73 r
  ALU/div_48/U51/Y (CLKMX2X2M)                            0.27       3.99 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.45 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.78 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       5.08 f
  ALU/div_48/U66/Y (AND2X1M)                              0.28       5.36 f
  ALU/div_48/quotient[4] (ALU_DW_div_uns_0)               0.00       5.36 f
  ALU/U59/Y (AOI222X1M)                                   0.43       5.79 r
  ALU/U56/Y (AOI31X2M)                                    0.14       5.93 f
  ALU/ALU_OUT_reg[4]/D (DFFRQX1M)                         0.00       5.93 f
  data arrival time                                                  5.93

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  ALU/ALU_OUT_reg[4]/CK (DFFRQX1M)                        0.00      69.80 r
  library setup time                                     -0.13      69.67
  data required time                                                69.67
  --------------------------------------------------------------------------
  data required time                                                69.67
  data arrival time                                                 -5.93
  --------------------------------------------------------------------------
  slack (MET)                                                       63.74


  Startpoint: REG_FILE/REG_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE/REG_reg[0][0]/CK (DFFRQX1M)                    0.00       0.00 r
  REG_FILE/REG_reg[0][0]/Q (DFFRQX1M)                     0.46       0.46 r
  REG_FILE/REG0[0] (Register_file)                        0.00       0.46 r
  ALU/A[0] (ALU)                                          0.00       0.46 r
  ALU/U99/Y (BUFX2M)                                      0.27       0.73 r
  ALU/mult_44/A[0] (ALU_DW02_mult_0)                      0.00       0.73 r
  ALU/mult_44/U36/Y (INVX2M)                              0.14       0.87 f
  ALU/mult_44/U114/Y (NOR2X1M)                            0.18       1.04 r
  ALU/mult_44/U5/Y (AND2X2M)                              0.16       1.20 r
  ALU/mult_44/S2_2_2/CO (ADDFX2M)                         0.54       1.74 r
  ALU/mult_44/S2_3_2/CO (ADDFX2M)                         0.55       2.29 r
  ALU/mult_44/S2_4_2/CO (ADDFX2M)                         0.55       2.85 r
  ALU/mult_44/S2_5_2/CO (ADDFX2M)                         0.55       3.40 r
  ALU/mult_44/S2_6_2/CO (ADDFX2M)                         0.55       3.95 r
  ALU/mult_44/S4_2/S (ADDFX2M)                            0.58       4.53 f
  ALU/mult_44/U11/Y (CLKXOR2X2M)                          0.31       4.84 r
  ALU/mult_44/FS_1/A[7] (ALU_DW01_add_1)                  0.00       4.84 r
  ALU/mult_44/FS_1/U3/Y (NAND2X2M)                        0.07       4.91 f
  ALU/mult_44/FS_1/U23/Y (OA21X1M)                        0.37       5.28 f
  ALU/mult_44/FS_1/U7/Y (XNOR2X1M)                        0.10       5.38 r
  ALU/mult_44/FS_1/SUM[9] (ALU_DW01_add_1)                0.00       5.38 r
  ALU/mult_44/PRODUCT[11] (ALU_DW02_mult_0)               0.00       5.38 r
  ALU/U12/Y (OAI2BB1X2M)                                  0.15       5.53 r
  ALU/ALU_OUT_reg[11]/D (DFFRQX1M)                        0.00       5.53 r
  data arrival time                                                  5.53

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  ALU/ALU_OUT_reg[11]/CK (DFFRQX1M)                       0.00      69.80 r
  library setup time                                     -0.31      69.49
  data required time                                                69.49
  --------------------------------------------------------------------------
  data required time                                                69.49
  data arrival time                                                 -5.53
  --------------------------------------------------------------------------
  slack (MET)                                                       63.96


  Startpoint: REG_FILE/REG_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE/REG_reg[0][0]/CK (DFFRQX1M)                    0.00       0.00 r
  REG_FILE/REG_reg[0][0]/Q (DFFRQX1M)                     0.46       0.46 r
  REG_FILE/REG0[0] (Register_file)                        0.00       0.46 r
  ALU/A[0] (ALU)                                          0.00       0.46 r
  ALU/U99/Y (BUFX2M)                                      0.27       0.73 r
  ALU/mult_44/A[0] (ALU_DW02_mult_0)                      0.00       0.73 r
  ALU/mult_44/U36/Y (INVX2M)                              0.14       0.87 f
  ALU/mult_44/U113/Y (NOR2X1M)                            0.18       1.04 r
  ALU/mult_44/U2/Y (AND2X2M)                              0.16       1.20 r
  ALU/mult_44/S2_2_3/CO (ADDFX2M)                         0.54       1.74 r
  ALU/mult_44/S2_3_3/CO (ADDFX2M)                         0.55       2.29 r
  ALU/mult_44/S2_4_3/CO (ADDFX2M)                         0.55       2.85 r
  ALU/mult_44/S2_5_3/CO (ADDFX2M)                         0.55       3.40 r
  ALU/mult_44/S2_6_3/CO (ADDFX2M)                         0.55       3.95 r
  ALU/mult_44/S4_3/S (ADDFX2M)                            0.58       4.53 f
  ALU/mult_44/U12/Y (CLKXOR2X2M)                          0.30       4.83 r
  ALU/mult_44/FS_1/A[8] (ALU_DW01_add_1)                  0.00       4.83 r
  ALU/mult_44/FS_1/U25/Y (NOR2X1M)                        0.06       4.89 f
  ALU/mult_44/FS_1/U10/Y (NAND2BX1M)                      0.20       5.09 f
  ALU/mult_44/FS_1/U9/Y (CLKXOR2X2M)                      0.19       5.28 r
  ALU/mult_44/FS_1/SUM[8] (ALU_DW01_add_1)                0.00       5.28 r
  ALU/mult_44/PRODUCT[10] (ALU_DW02_mult_0)               0.00       5.28 r
  ALU/U11/Y (OAI2BB1X2M)                                  0.12       5.40 r
  ALU/ALU_OUT_reg[10]/D (DFFRQX1M)                        0.00       5.40 r
  data arrival time                                                  5.40

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  ALU/ALU_OUT_reg[10]/CK (DFFRQX1M)                       0.00      69.80 r
  library setup time                                     -0.31      69.49
  data required time                                                69.49
  --------------------------------------------------------------------------
  data required time                                                69.49
  data arrival time                                                 -5.40
  --------------------------------------------------------------------------
  slack (MET)                                                       64.08


  Startpoint: REG_FILE/REG_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE/REG_reg[0][0]/CK (DFFRQX1M)                    0.00       0.00 r
  REG_FILE/REG_reg[0][0]/Q (DFFRQX1M)                     0.46       0.46 r
  REG_FILE/REG0[0] (Register_file)                        0.00       0.46 r
  ALU/A[0] (ALU)                                          0.00       0.46 r
  ALU/U99/Y (BUFX2M)                                      0.27       0.73 r
  ALU/mult_44/A[0] (ALU_DW02_mult_0)                      0.00       0.73 r
  ALU/mult_44/U36/Y (INVX2M)                              0.14       0.87 f
  ALU/mult_44/U115/Y (NOR2X1M)                            0.18       1.04 r
  ALU/mult_44/U4/Y (AND2X2M)                              0.16       1.20 r
  ALU/mult_44/S2_2_1/CO (ADDFX2M)                         0.54       1.74 r
  ALU/mult_44/S2_3_1/CO (ADDFX2M)                         0.55       2.29 r
  ALU/mult_44/S2_4_1/CO (ADDFX2M)                         0.55       2.85 r
  ALU/mult_44/S2_5_1/CO (ADDFX2M)                         0.55       3.40 r
  ALU/mult_44/S2_6_1/CO (ADDFX2M)                         0.55       3.95 r
  ALU/mult_44/S4_1/S (ADDFX2M)                            0.59       4.53 f
  ALU/mult_44/U17/Y (AND2X2M)                             0.20       4.74 f
  ALU/mult_44/FS_1/B[7] (ALU_DW01_add_1)                  0.00       4.74 f
  ALU/mult_44/FS_1/U6/Y (INVX2M)                          0.06       4.80 r
  ALU/mult_44/FS_1/U5/Y (XNOR2X2M)                        0.15       4.95 r
  ALU/mult_44/FS_1/SUM[7] (ALU_DW01_add_1)                0.00       4.95 r
  ALU/mult_44/PRODUCT[9] (ALU_DW02_mult_0)                0.00       4.95 r
  ALU/U10/Y (OAI2BB1X2M)                                  0.15       5.10 r
  ALU/ALU_OUT_reg[9]/D (DFFRQX1M)                         0.00       5.10 r
  data arrival time                                                  5.10

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  ALU/ALU_OUT_reg[9]/CK (DFFRQX1M)                        0.00      69.80 r
  library setup time                                     -0.31      69.49
  data required time                                                69.49
  --------------------------------------------------------------------------
  data required time                                                69.49
  data arrival time                                                 -5.10
  --------------------------------------------------------------------------
  slack (MET)                                                       64.39


  Startpoint: REG_FILE/REG_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE/REG_reg[0][0]/CK (DFFRQX1M)                    0.00       0.00 r
  REG_FILE/REG_reg[0][0]/Q (DFFRQX1M)                     0.46       0.46 r
  REG_FILE/REG0[0] (Register_file)                        0.00       0.46 r
  ALU/A[0] (ALU)                                          0.00       0.46 r
  ALU/U99/Y (BUFX2M)                                      0.27       0.73 r
  ALU/mult_44/A[0] (ALU_DW02_mult_0)                      0.00       0.73 r
  ALU/mult_44/U36/Y (INVX2M)                              0.14       0.87 f
  ALU/mult_44/U115/Y (NOR2X1M)                            0.18       1.04 r
  ALU/mult_44/U4/Y (AND2X2M)                              0.16       1.20 r
  ALU/mult_44/S2_2_1/CO (ADDFX2M)                         0.54       1.74 r
  ALU/mult_44/S2_3_1/CO (ADDFX2M)                         0.55       2.29 r
  ALU/mult_44/S2_4_1/CO (ADDFX2M)                         0.55       2.85 r
  ALU/mult_44/S2_5_1/CO (ADDFX2M)                         0.55       3.40 r
  ALU/mult_44/S2_6_1/CO (ADDFX2M)                         0.55       3.95 r
  ALU/mult_44/S4_1/S (ADDFX2M)                            0.59       4.53 f
  ALU/mult_44/U28/Y (INVX2M)                              0.08       4.61 r
  ALU/mult_44/U42/Y (XNOR2X2M)                            0.16       4.77 r
  ALU/mult_44/FS_1/A[6] (ALU_DW01_add_1)                  0.00       4.77 r
  ALU/mult_44/FS_1/SUM[6] (ALU_DW01_add_1)                0.00       4.77 r
  ALU/mult_44/PRODUCT[8] (ALU_DW02_mult_0)                0.00       4.77 r
  ALU/U70/Y (AOI2BB2XLM)                                  0.14       4.91 f
  ALU/U68/Y (AOI21X2M)                                    0.17       5.08 r
  ALU/ALU_OUT_reg[8]/D (DFFRQX1M)                         0.00       5.08 r
  data arrival time                                                  5.08

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  ALU/ALU_OUT_reg[8]/CK (DFFRQX1M)                        0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -5.08
  --------------------------------------------------------------------------
  slack (MET)                                                       64.40


  Startpoint: REG_FILE/REG_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE/REG_reg[0][1]/CK (DFFRQX1M)                    0.00       0.00 r
  REG_FILE/REG_reg[0][1]/Q (DFFRQX1M)                     0.46       0.46 r
  REG_FILE/REG0[1] (Register_file)                        0.00       0.46 r
  ALU/A[1] (ALU)                                          0.00       0.46 r
  ALU/U98/Y (BUFX2M)                                      0.26       0.72 r
  ALU/mult_44/A[1] (ALU_DW02_mult_0)                      0.00       0.72 r
  ALU/mult_44/U35/Y (INVX2M)                              0.14       0.86 f
  ALU/mult_44/U109/Y (NOR2X1M)                            0.19       1.05 r
  ALU/mult_44/U6/Y (AND2X2M)                              0.16       1.21 r
  ALU/mult_44/S1_2_0/CO (ADDFX2M)                         0.54       1.75 r
  ALU/mult_44/S1_3_0/CO (ADDFX2M)                         0.55       2.30 r
  ALU/mult_44/S1_4_0/CO (ADDFX2M)                         0.55       2.86 r
  ALU/mult_44/S1_5_0/CO (ADDFX2M)                         0.55       3.41 r
  ALU/mult_44/S1_6_0/CO (ADDFX2M)                         0.55       3.96 r
  ALU/mult_44/S4_0/S (ADDFX2M)                            0.56       4.52 f
  ALU/mult_44/FS_1/A[5] (ALU_DW01_add_1)                  0.00       4.52 f
  ALU/mult_44/FS_1/SUM[5] (ALU_DW01_add_1)                0.00       4.52 f
  ALU/mult_44/PRODUCT[7] (ALU_DW02_mult_0)                0.00       4.52 f
  ALU/U67/Y (AOI22X1M)                                    0.21       4.73 r
  ALU/U64/Y (AOI31X2M)                                    0.11       4.84 f
  ALU/ALU_OUT_reg[7]/D (DFFRQX1M)                         0.00       4.84 f
  data arrival time                                                  4.84

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  ALU/ALU_OUT_reg[7]/CK (DFFRQX1M)                        0.00      69.80 r
  library setup time                                     -0.13      69.67
  data required time                                                69.67
  --------------------------------------------------------------------------
  data required time                                                69.67
  data arrival time                                                 -4.84
  --------------------------------------------------------------------------
  slack (MET)                                                       64.83


  Startpoint: REG_FILE/REG_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE/REG_reg[0][1]/CK (DFFRQX1M)                    0.00       0.00 r
  REG_FILE/REG_reg[0][1]/Q (DFFRQX1M)                     0.46       0.46 r
  REG_FILE/REG0[1] (Register_file)                        0.00       0.46 r
  ALU/A[1] (ALU)                                          0.00       0.46 r
  ALU/U98/Y (BUFX2M)                                      0.26       0.72 r
  ALU/mult_44/A[1] (ALU_DW02_mult_0)                      0.00       0.72 r
  ALU/mult_44/U35/Y (INVX2M)                              0.14       0.86 f
  ALU/mult_44/U109/Y (NOR2X1M)                            0.19       1.05 r
  ALU/mult_44/U6/Y (AND2X2M)                              0.16       1.21 r
  ALU/mult_44/S1_2_0/CO (ADDFX2M)                         0.54       1.75 r
  ALU/mult_44/S1_3_0/CO (ADDFX2M)                         0.55       2.30 r
  ALU/mult_44/S1_4_0/CO (ADDFX2M)                         0.55       2.86 r
  ALU/mult_44/S1_5_0/CO (ADDFX2M)                         0.55       3.41 r
  ALU/mult_44/S1_6_0/S (ADDFX2M)                          0.56       3.97 f
  ALU/mult_44/FS_1/A[4] (ALU_DW01_add_1)                  0.00       3.97 f
  ALU/mult_44/FS_1/SUM[4] (ALU_DW01_add_1)                0.00       3.97 f
  ALU/mult_44/PRODUCT[6] (ALU_DW02_mult_0)                0.00       3.97 f
  ALU/U78/Y (AOI222X1M)                                   0.26       4.23 r
  ALU/U75/Y (AOI31X2M)                                    0.14       4.37 f
  ALU/ALU_OUT_reg[6]/D (DFFRQX1M)                         0.00       4.37 f
  data arrival time                                                  4.37

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  ALU/ALU_OUT_reg[6]/CK (DFFRQX1M)                        0.00      69.80 r
  library setup time                                     -0.13      69.67
  data required time                                                69.67
  --------------------------------------------------------------------------
  data required time                                                69.67
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                       65.30


  Startpoint: REG_FILE/REG_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG_FILE/REG_reg[1][6]/CK (DFFRQX1M)                    0.00       0.00 r
  REG_FILE/REG_reg[1][6]/Q (DFFRQX1M)                     0.52       0.52 f
  REG_FILE/REG1[6] (Register_file)                        0.00       0.52 f
  ALU/B[6] (ALU)                                          0.00       0.52 f
  ALU/U92/Y (BUFX2M)                                      0.22       0.74 f
  ALU/div_48/b[6] (ALU_DW_div_uns_0)                      0.00       0.74 f
  ALU/div_48/U70/Y (NOR2X1M)                              0.16       0.90 r
  ALU/div_48/U67/Y (AND3X1M)                              0.21       1.11 r
  ALU/div_48/U65/Y (AND2X1M)                              0.16       1.27 r
  ALU/div_48/U62/Y (AND4X1M)                              0.25       1.52 r
  ALU/div_48/U40/Y (CLKMX2X2M)                            0.24       1.76 f
  ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.20 f
  ALU/div_48/U63/Y (AND3X1M)                              0.32       2.52 f
  ALU/div_48/U46/Y (CLKMX2X2M)                            0.22       2.74 f
  ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.46       3.20 f
  ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.31       3.51 f
  ALU/div_48/U64/Y (AND2X1M)                              0.26       3.76 f
  ALU/div_48/quotient[5] (ALU_DW_div_uns_0)               0.00       3.76 f
  ALU/U63/Y (AOI222X1M)                                   0.42       4.18 r
  ALU/U60/Y (AOI31X2M)                                    0.14       4.32 f
  ALU/ALU_OUT_reg[5]/D (DFFRQX1M)                         0.00       4.32 f
  data arrival time                                                  4.32

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  ALU/ALU_OUT_reg[5]/CK (DFFRQX1M)                        0.00      69.80 r
  library setup time                                     -0.13      69.67
  data required time                                                69.67
  --------------------------------------------------------------------------
  data required time                                                69.67
  data arrival time                                                 -4.32
  --------------------------------------------------------------------------
  slack (MET)                                                       65.35


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U55/Y (OAI221X1M)                              0.24       1.41 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.40       1.80 r
  REG_FILE/Address[0] (Register_file)                     0.00       1.80 r
  REG_FILE/U164/Y (INVX2M)                                0.11       1.92 f
  REG_FILE/U11/Y (BUFX2M)                                 0.17       2.08 f
  REG_FILE/U8/Y (INVX2M)                                  0.77       2.85 r
  REG_FILE/U157/Y (MX4X1M)                                0.49       3.35 f
  REG_FILE/U117/Y (MX4X1M)                                0.34       3.69 f
  REG_FILE/U116/Y (AO22X1M)                               0.32       4.01 f
  REG_FILE/RdData_reg[0]/D (DFFRQX1M)                     0.00       4.01 f
  data arrival time                                                  4.01

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/RdData_reg[0]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.13      69.67
  data required time                                                69.67
  --------------------------------------------------------------------------
  data required time                                                69.67
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       65.66


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U55/Y (OAI221X1M)                              0.24       1.41 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.40       1.80 r
  REG_FILE/Address[0] (Register_file)                     0.00       1.80 r
  REG_FILE/U164/Y (INVX2M)                                0.11       1.92 f
  REG_FILE/U11/Y (BUFX2M)                                 0.17       2.08 f
  REG_FILE/U10/Y (INVX2M)                                 0.77       2.85 r
  REG_FILE/U163/Y (MX4X1M)                                0.49       3.35 f
  REG_FILE/U145/Y (MX4X1M)                                0.34       3.69 f
  REG_FILE/U144/Y (AO22X1M)                               0.32       4.01 f
  REG_FILE/RdData_reg[7]/D (DFFRQX1M)                     0.00       4.01 f
  data arrival time                                                  4.01

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/RdData_reg[7]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.13      69.67
  data required time                                                69.67
  --------------------------------------------------------------------------
  data required time                                                69.67
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       65.66


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U55/Y (OAI221X1M)                              0.24       1.41 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.40       1.80 r
  REG_FILE/Address[0] (Register_file)                     0.00       1.80 r
  REG_FILE/U164/Y (INVX2M)                                0.11       1.92 f
  REG_FILE/U11/Y (BUFX2M)                                 0.17       2.08 f
  REG_FILE/U10/Y (INVX2M)                                 0.77       2.85 r
  REG_FILE/U162/Y (MX4X1M)                                0.49       3.35 f
  REG_FILE/U141/Y (MX4X1M)                                0.34       3.69 f
  REG_FILE/U140/Y (AO22X1M)                               0.32       4.01 f
  REG_FILE/RdData_reg[6]/D (DFFRQX1M)                     0.00       4.01 f
  data arrival time                                                  4.01

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/RdData_reg[6]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.13      69.67
  data required time                                                69.67
  --------------------------------------------------------------------------
  data required time                                                69.67
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       65.66


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U55/Y (OAI221X1M)                              0.24       1.41 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.40       1.80 r
  REG_FILE/Address[0] (Register_file)                     0.00       1.80 r
  REG_FILE/U164/Y (INVX2M)                                0.11       1.92 f
  REG_FILE/U11/Y (BUFX2M)                                 0.17       2.08 f
  REG_FILE/U10/Y (INVX2M)                                 0.77       2.85 r
  REG_FILE/U161/Y (MX4X1M)                                0.49       3.35 f
  REG_FILE/U137/Y (MX4X1M)                                0.34       3.69 f
  REG_FILE/U136/Y (AO22X1M)                               0.32       4.01 f
  REG_FILE/RdData_reg[5]/D (DFFRQX1M)                     0.00       4.01 f
  data arrival time                                                  4.01

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/RdData_reg[5]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.13      69.67
  data required time                                                69.67
  --------------------------------------------------------------------------
  data required time                                                69.67
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       65.66


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U55/Y (OAI221X1M)                              0.24       1.41 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.40       1.80 r
  REG_FILE/Address[0] (Register_file)                     0.00       1.80 r
  REG_FILE/U164/Y (INVX2M)                                0.11       1.92 f
  REG_FILE/U11/Y (BUFX2M)                                 0.17       2.08 f
  REG_FILE/U10/Y (INVX2M)                                 0.77       2.85 r
  REG_FILE/U123/Y (MX4X1M)                                0.49       3.35 f
  REG_FILE/U121/Y (MX4X1M)                                0.34       3.69 f
  REG_FILE/U120/Y (AO22X1M)                               0.32       4.01 f
  REG_FILE/RdData_reg[1]/D (DFFRQX1M)                     0.00       4.01 f
  data arrival time                                                  4.01

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/RdData_reg[1]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.13      69.67
  data required time                                                69.67
  --------------------------------------------------------------------------
  data required time                                                69.67
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       65.66


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U55/Y (OAI221X1M)                              0.24       1.41 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.40       1.80 r
  REG_FILE/Address[0] (Register_file)                     0.00       1.80 r
  REG_FILE/U164/Y (INVX2M)                                0.11       1.92 f
  REG_FILE/U11/Y (BUFX2M)                                 0.17       2.08 f
  REG_FILE/U8/Y (INVX2M)                                  0.77       2.85 r
  REG_FILE/U160/Y (MX4X1M)                                0.49       3.35 f
  REG_FILE/U133/Y (MX4X1M)                                0.34       3.69 f
  REG_FILE/U132/Y (AO22X1M)                               0.32       4.01 f
  REG_FILE/RdData_reg[4]/D (DFFRQX1M)                     0.00       4.01 f
  data arrival time                                                  4.01

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/RdData_reg[4]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.13      69.67
  data required time                                                69.67
  --------------------------------------------------------------------------
  data required time                                                69.67
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       65.66


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U55/Y (OAI221X1M)                              0.24       1.41 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.40       1.80 r
  REG_FILE/Address[0] (Register_file)                     0.00       1.80 r
  REG_FILE/U164/Y (INVX2M)                                0.11       1.92 f
  REG_FILE/U11/Y (BUFX2M)                                 0.17       2.08 f
  REG_FILE/U8/Y (INVX2M)                                  0.77       2.85 r
  REG_FILE/U159/Y (MX4X1M)                                0.49       3.35 f
  REG_FILE/U129/Y (MX4X1M)                                0.34       3.69 f
  REG_FILE/U128/Y (AO22X1M)                               0.32       4.01 f
  REG_FILE/RdData_reg[3]/D (DFFRQX1M)                     0.00       4.01 f
  data arrival time                                                  4.01

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/RdData_reg[3]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.13      69.67
  data required time                                                69.67
  --------------------------------------------------------------------------
  data required time                                                69.67
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       65.66


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U55/Y (OAI221X1M)                              0.24       1.41 r
  SYS_CTRL/Address[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.40       1.80 r
  REG_FILE/Address[0] (Register_file)                     0.00       1.80 r
  REG_FILE/U164/Y (INVX2M)                                0.11       1.92 f
  REG_FILE/U11/Y (BUFX2M)                                 0.17       2.08 f
  REG_FILE/U8/Y (INVX2M)                                  0.77       2.85 r
  REG_FILE/U158/Y (MX4X1M)                                0.49       3.35 f
  REG_FILE/U125/Y (MX4X1M)                                0.34       3.69 f
  REG_FILE/U124/Y (AO22X1M)                               0.32       4.01 f
  REG_FILE/RdData_reg[2]/D (DFFRQX1M)                     0.00       4.01 f
  data arrival time                                                  4.01

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/RdData_reg[2]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.13      69.67
  data required time                                                69.67
  --------------------------------------------------------------------------
  data required time                                                69.67
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       65.66


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U30/Y (NAND2X2M)                               0.11       3.26 r
  REG_FILE/U29/Y (BUFX2M)                                 0.25       3.51 r
  REG_FILE/U112/Y (OAI2BB2X1M)                            0.19       3.70 r
  REG_FILE/REG_reg[0][7]/D (DFFRQX1M)                     0.00       3.70 r
  data arrival time                                                  3.70

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[0][7]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (MET)                                                       65.78


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U30/Y (NAND2X2M)                               0.11       3.26 r
  REG_FILE/U29/Y (BUFX2M)                                 0.25       3.51 r
  REG_FILE/U111/Y (OAI2BB2X1M)                            0.19       3.70 r
  REG_FILE/REG_reg[0][6]/D (DFFRQX1M)                     0.00       3.70 r
  data arrival time                                                  3.70

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[0][6]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (MET)                                                       65.78


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U30/Y (NAND2X2M)                               0.11       3.26 r
  REG_FILE/U29/Y (BUFX2M)                                 0.25       3.51 r
  REG_FILE/U110/Y (OAI2BB2X1M)                            0.19       3.70 r
  REG_FILE/REG_reg[0][5]/D (DFFRQX1M)                     0.00       3.70 r
  data arrival time                                                  3.70

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[0][5]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (MET)                                                       65.78


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U30/Y (NAND2X2M)                               0.11       3.26 r
  REG_FILE/U29/Y (BUFX2M)                                 0.25       3.51 r
  REG_FILE/U109/Y (OAI2BB2X1M)                            0.19       3.70 r
  REG_FILE/REG_reg[0][4]/D (DFFRQX1M)                     0.00       3.70 r
  data arrival time                                                  3.70

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[0][4]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (MET)                                                       65.78


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U30/Y (NAND2X2M)                               0.11       3.26 r
  REG_FILE/U29/Y (BUFX2M)                                 0.25       3.51 r
  REG_FILE/U108/Y (OAI2BB2X1M)                            0.19       3.70 r
  REG_FILE/REG_reg[0][3]/D (DFFRQX1M)                     0.00       3.70 r
  data arrival time                                                  3.70

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[0][3]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (MET)                                                       65.78


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U30/Y (NAND2X2M)                               0.11       3.26 r
  REG_FILE/U29/Y (BUFX2M)                                 0.25       3.51 r
  REG_FILE/U107/Y (OAI2BB2X1M)                            0.19       3.70 r
  REG_FILE/REG_reg[0][2]/D (DFFRQX1M)                     0.00       3.70 r
  data arrival time                                                  3.70

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[0][2]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (MET)                                                       65.78


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U30/Y (NAND2X2M)                               0.11       3.26 r
  REG_FILE/U29/Y (BUFX2M)                                 0.25       3.51 r
  REG_FILE/U106/Y (OAI2BB2X1M)                            0.19       3.70 r
  REG_FILE/REG_reg[0][1]/D (DFFRQX1M)                     0.00       3.70 r
  data arrival time                                                  3.70

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[0][1]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (MET)                                                       65.78


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U30/Y (NAND2X2M)                               0.11       3.26 r
  REG_FILE/U29/Y (BUFX2M)                                 0.25       3.51 r
  REG_FILE/U105/Y (OAI2BB2X1M)                            0.19       3.70 r
  REG_FILE/REG_reg[0][0]/D (DFFRQX1M)                     0.00       3.70 r
  data arrival time                                                  3.70

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[0][0]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (MET)                                                       65.78


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U28/Y (NAND2X2M)                               0.11       3.26 r
  REG_FILE/U27/Y (BUFX2M)                                 0.25       3.51 r
  REG_FILE/U59/Y (OAI2BB2X1M)                             0.19       3.69 r
  REG_FILE/REG_reg[1][7]/D (DFFRQX1M)                     0.00       3.69 r
  data arrival time                                                  3.69

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[1][7]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                       65.78


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U28/Y (NAND2X2M)                               0.11       3.26 r
  REG_FILE/U27/Y (BUFX2M)                                 0.25       3.51 r
  REG_FILE/U58/Y (OAI2BB2X1M)                             0.19       3.69 r
  REG_FILE/REG_reg[1][6]/D (DFFRQX1M)                     0.00       3.69 r
  data arrival time                                                  3.69

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[1][6]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                       65.78


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U28/Y (NAND2X2M)                               0.11       3.26 r
  REG_FILE/U27/Y (BUFX2M)                                 0.25       3.51 r
  REG_FILE/U57/Y (OAI2BB2X1M)                             0.19       3.69 r
  REG_FILE/REG_reg[1][5]/D (DFFRQX1M)                     0.00       3.69 r
  data arrival time                                                  3.69

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[1][5]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                       65.78


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U28/Y (NAND2X2M)                               0.11       3.26 r
  REG_FILE/U27/Y (BUFX2M)                                 0.25       3.51 r
  REG_FILE/U55/Y (OAI2BB2X1M)                             0.19       3.69 r
  REG_FILE/REG_reg[1][3]/D (DFFRQX1M)                     0.00       3.69 r
  data arrival time                                                  3.69

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[1][3]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                       65.78


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U28/Y (NAND2X2M)                               0.11       3.26 r
  REG_FILE/U27/Y (BUFX2M)                                 0.25       3.51 r
  REG_FILE/U54/Y (OAI2BB2X1M)                             0.19       3.69 r
  REG_FILE/REG_reg[1][2]/D (DFFRQX1M)                     0.00       3.69 r
  data arrival time                                                  3.69

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[1][2]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                       65.78


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U28/Y (NAND2X2M)                               0.11       3.26 r
  REG_FILE/U27/Y (BUFX2M)                                 0.25       3.51 r
  REG_FILE/U53/Y (OAI2BB2X1M)                             0.19       3.69 r
  REG_FILE/REG_reg[1][1]/D (DFFRQX1M)                     0.00       3.69 r
  data arrival time                                                  3.69

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[1][1]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                       65.78


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U28/Y (NAND2X2M)                               0.11       3.26 r
  REG_FILE/U27/Y (BUFX2M)                                 0.25       3.51 r
  REG_FILE/U52/Y (OAI2BB2X1M)                             0.19       3.69 r
  REG_FILE/REG_reg[1][0]/D (DFFRQX1M)                     0.00       3.69 r
  data arrival time                                                  3.69

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[1][0]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                       65.78


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U28/Y (NAND2X2M)                               0.11       3.26 r
  REG_FILE/U27/Y (BUFX2M)                                 0.25       3.51 r
  REG_FILE/U56/Y (OAI2BB2X1M)                             0.19       3.69 r
  REG_FILE/REG_reg[1][4]/D (DFFRQX2M)                     0.00       3.69 r
  data arrival time                                                  3.69

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[1][4]/CK (DFFRQX2M)                    0.00      69.80 r
  library setup time                                     -0.31      69.49
  data required time                                                69.49
  --------------------------------------------------------------------------
  data required time                                                69.49
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                       65.80


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U26/Y (NAND2X2M)                               0.07       3.28 f
  REG_FILE/U25/Y (BUFX2M)                                 0.23       3.51 f
  REG_FILE/U104/Y (OAI2BB2X1M)                            0.16       3.67 r
  REG_FILE/REG_reg[7][7]/D (DFFRQX1M)                     0.00       3.67 r
  data arrival time                                                  3.67

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[7][7]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                       65.81


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U26/Y (NAND2X2M)                               0.07       3.28 f
  REG_FILE/U25/Y (BUFX2M)                                 0.23       3.51 f
  REG_FILE/U103/Y (OAI2BB2X1M)                            0.16       3.67 r
  REG_FILE/REG_reg[7][6]/D (DFFRQX1M)                     0.00       3.67 r
  data arrival time                                                  3.67

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[7][6]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                       65.81


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U26/Y (NAND2X2M)                               0.07       3.28 f
  REG_FILE/U25/Y (BUFX2M)                                 0.23       3.51 f
  REG_FILE/U102/Y (OAI2BB2X1M)                            0.16       3.67 r
  REG_FILE/REG_reg[7][5]/D (DFFRQX1M)                     0.00       3.67 r
  data arrival time                                                  3.67

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[7][5]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                       65.81


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U26/Y (NAND2X2M)                               0.07       3.28 f
  REG_FILE/U25/Y (BUFX2M)                                 0.23       3.51 f
  REG_FILE/U101/Y (OAI2BB2X1M)                            0.16       3.67 r
  REG_FILE/REG_reg[7][4]/D (DFFRQX1M)                     0.00       3.67 r
  data arrival time                                                  3.67

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[7][4]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                       65.81


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U26/Y (NAND2X2M)                               0.07       3.28 f
  REG_FILE/U25/Y (BUFX2M)                                 0.23       3.51 f
  REG_FILE/U100/Y (OAI2BB2X1M)                            0.16       3.67 r
  REG_FILE/REG_reg[7][3]/D (DFFRQX1M)                     0.00       3.67 r
  data arrival time                                                  3.67

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[7][3]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                       65.81


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U26/Y (NAND2X2M)                               0.07       3.28 f
  REG_FILE/U25/Y (BUFX2M)                                 0.23       3.51 f
  REG_FILE/U99/Y (OAI2BB2X1M)                             0.16       3.67 r
  REG_FILE/REG_reg[7][2]/D (DFFRQX1M)                     0.00       3.67 r
  data arrival time                                                  3.67

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[7][2]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                       65.81


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U26/Y (NAND2X2M)                               0.07       3.28 f
  REG_FILE/U25/Y (BUFX2M)                                 0.23       3.51 f
  REG_FILE/U98/Y (OAI2BB2X1M)                             0.16       3.67 r
  REG_FILE/REG_reg[7][1]/D (DFFRQX1M)                     0.00       3.67 r
  data arrival time                                                  3.67

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[7][1]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                       65.81


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U26/Y (NAND2X2M)                               0.07       3.28 f
  REG_FILE/U25/Y (BUFX2M)                                 0.23       3.51 f
  REG_FILE/U97/Y (OAI2BB2X1M)                             0.16       3.67 r
  REG_FILE/REG_reg[7][0]/D (DFFRQX1M)                     0.00       3.67 r
  data arrival time                                                  3.67

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[7][0]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                       65.81


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U24/Y (NAND2X2M)                               0.07       3.28 f
  REG_FILE/U23/Y (BUFX2M)                                 0.23       3.51 f
  REG_FILE/U96/Y (OAI2BB2X1M)                             0.16       3.67 r
  REG_FILE/REG_reg[6][7]/D (DFFRQX1M)                     0.00       3.67 r
  data arrival time                                                  3.67

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[6][7]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                       65.81


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U24/Y (NAND2X2M)                               0.07       3.28 f
  REG_FILE/U23/Y (BUFX2M)                                 0.23       3.51 f
  REG_FILE/U95/Y (OAI2BB2X1M)                             0.16       3.67 r
  REG_FILE/REG_reg[6][6]/D (DFFRQX1M)                     0.00       3.67 r
  data arrival time                                                  3.67

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[6][6]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                       65.81


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U24/Y (NAND2X2M)                               0.07       3.28 f
  REG_FILE/U23/Y (BUFX2M)                                 0.23       3.51 f
  REG_FILE/U94/Y (OAI2BB2X1M)                             0.16       3.67 r
  REG_FILE/REG_reg[6][5]/D (DFFRQX1M)                     0.00       3.67 r
  data arrival time                                                  3.67

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[6][5]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                       65.81


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U24/Y (NAND2X2M)                               0.07       3.28 f
  REG_FILE/U23/Y (BUFX2M)                                 0.23       3.51 f
  REG_FILE/U93/Y (OAI2BB2X1M)                             0.16       3.67 r
  REG_FILE/REG_reg[6][4]/D (DFFRQX1M)                     0.00       3.67 r
  data arrival time                                                  3.67

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[6][4]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                       65.81


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U24/Y (NAND2X2M)                               0.07       3.28 f
  REG_FILE/U23/Y (BUFX2M)                                 0.23       3.51 f
  REG_FILE/U92/Y (OAI2BB2X1M)                             0.16       3.67 r
  REG_FILE/REG_reg[6][3]/D (DFFRQX1M)                     0.00       3.67 r
  data arrival time                                                  3.67

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[6][3]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                       65.81


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U24/Y (NAND2X2M)                               0.07       3.28 f
  REG_FILE/U23/Y (BUFX2M)                                 0.23       3.51 f
  REG_FILE/U91/Y (OAI2BB2X1M)                             0.16       3.67 r
  REG_FILE/REG_reg[6][2]/D (DFFRQX1M)                     0.00       3.67 r
  data arrival time                                                  3.67

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[6][2]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                       65.81


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U24/Y (NAND2X2M)                               0.07       3.28 f
  REG_FILE/U23/Y (BUFX2M)                                 0.23       3.51 f
  REG_FILE/U90/Y (OAI2BB2X1M)                             0.16       3.67 r
  REG_FILE/REG_reg[6][1]/D (DFFRQX1M)                     0.00       3.67 r
  data arrival time                                                  3.67

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[6][1]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                       65.81


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U24/Y (NAND2X2M)                               0.07       3.28 f
  REG_FILE/U23/Y (BUFX2M)                                 0.23       3.51 f
  REG_FILE/U89/Y (OAI2BB2X1M)                             0.16       3.67 r
  REG_FILE/REG_reg[6][0]/D (DFFRQX1M)                     0.00       3.67 r
  data arrival time                                                  3.67

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[6][0]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                       65.81


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[8][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U34/Y (NAND2X2M)                               0.27       3.41 r
  REG_FILE/U172/Y (OAI2BB2X1M)                            0.19       3.60 r
  REG_FILE/REG_reg[8][7]/D (DFFRQX1M)                     0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[8][7]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       65.87


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[8][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U34/Y (NAND2X2M)                               0.27       3.41 r
  REG_FILE/U171/Y (OAI2BB2X1M)                            0.19       3.60 r
  REG_FILE/REG_reg[8][6]/D (DFFRQX1M)                     0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[8][6]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       65.87


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[8][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U34/Y (NAND2X2M)                               0.27       3.41 r
  REG_FILE/U170/Y (OAI2BB2X1M)                            0.19       3.60 r
  REG_FILE/REG_reg[8][5]/D (DFFRQX1M)                     0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[8][5]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       65.87


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[8][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U34/Y (NAND2X2M)                               0.27       3.41 r
  REG_FILE/U169/Y (OAI2BB2X1M)                            0.19       3.60 r
  REG_FILE/REG_reg[8][4]/D (DFFRQX1M)                     0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[8][4]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       65.87


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[8][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U34/Y (NAND2X2M)                               0.27       3.41 r
  REG_FILE/U168/Y (OAI2BB2X1M)                            0.19       3.60 r
  REG_FILE/REG_reg[8][3]/D (DFFRQX1M)                     0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[8][3]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       65.87


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[8][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U34/Y (NAND2X2M)                               0.27       3.41 r
  REG_FILE/U167/Y (OAI2BB2X1M)                            0.19       3.60 r
  REG_FILE/REG_reg[8][2]/D (DFFRQX1M)                     0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[8][2]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       65.87


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[8][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U34/Y (NAND2X2M)                               0.27       3.41 r
  REG_FILE/U166/Y (OAI2BB2X1M)                            0.19       3.60 r
  REG_FILE/REG_reg[8][1]/D (DFFRQX1M)                     0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[8][1]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       65.87


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[8][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U34/Y (NAND2X2M)                               0.27       3.41 r
  REG_FILE/U165/Y (OAI2BB2X1M)                            0.19       3.60 r
  REG_FILE/REG_reg[8][0]/D (DFFRQX1M)                     0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[8][0]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       65.87


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[9][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U35/Y (NAND2X2M)                               0.27       3.41 r
  REG_FILE/U180/Y (OAI2BB2X1M)                            0.19       3.60 r
  REG_FILE/REG_reg[9][7]/D (DFFRQX1M)                     0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[9][7]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       65.87


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[9][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U35/Y (NAND2X2M)                               0.27       3.41 r
  REG_FILE/U179/Y (OAI2BB2X1M)                            0.19       3.60 r
  REG_FILE/REG_reg[9][6]/D (DFFRQX1M)                     0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[9][6]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       65.87


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[9][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U35/Y (NAND2X2M)                               0.27       3.41 r
  REG_FILE/U178/Y (OAI2BB2X1M)                            0.19       3.60 r
  REG_FILE/REG_reg[9][5]/D (DFFRQX1M)                     0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[9][5]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       65.87


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[9][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U35/Y (NAND2X2M)                               0.27       3.41 r
  REG_FILE/U177/Y (OAI2BB2X1M)                            0.19       3.60 r
  REG_FILE/REG_reg[9][4]/D (DFFRQX1M)                     0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[9][4]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       65.87


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[9][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U35/Y (NAND2X2M)                               0.27       3.41 r
  REG_FILE/U176/Y (OAI2BB2X1M)                            0.19       3.60 r
  REG_FILE/REG_reg[9][3]/D (DFFRQX1M)                     0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[9][3]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       65.87


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[9][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U35/Y (NAND2X2M)                               0.27       3.41 r
  REG_FILE/U175/Y (OAI2BB2X1M)                            0.19       3.60 r
  REG_FILE/REG_reg[9][2]/D (DFFRQX1M)                     0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[9][2]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       65.87


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[9][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U35/Y (NAND2X2M)                               0.27       3.41 r
  REG_FILE/U174/Y (OAI2BB2X1M)                            0.19       3.60 r
  REG_FILE/REG_reg[9][1]/D (DFFRQX1M)                     0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[9][1]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       65.87


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U7/Y (NOR2X2M)                                 0.21       3.14 f
  REG_FILE/U35/Y (NAND2X2M)                               0.27       3.41 r
  REG_FILE/U173/Y (OAI2BB2X1M)                            0.19       3.60 r
  REG_FILE/REG_reg[9][0]/D (DFFRQX1M)                     0.00       3.60 r
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[9][0]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       65.87


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[15][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U39/Y (NAND2X2M)                               0.20       3.41 f
  REG_FILE/U228/Y (OAI2BB2X1M)                            0.18       3.59 r
  REG_FILE/REG_reg[15][7]/D (DFFRQX1M)                    0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[15][7]/CK (DFFRQX1M)                   0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                       65.88


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[15][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U39/Y (NAND2X2M)                               0.20       3.41 f
  REG_FILE/U227/Y (OAI2BB2X1M)                            0.18       3.59 r
  REG_FILE/REG_reg[15][6]/D (DFFRQX1M)                    0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[15][6]/CK (DFFRQX1M)                   0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                       65.88


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[15][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U39/Y (NAND2X2M)                               0.20       3.41 f
  REG_FILE/U226/Y (OAI2BB2X1M)                            0.18       3.59 r
  REG_FILE/REG_reg[15][5]/D (DFFRQX1M)                    0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[15][5]/CK (DFFRQX1M)                   0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                       65.88


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[15][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U39/Y (NAND2X2M)                               0.20       3.41 f
  REG_FILE/U225/Y (OAI2BB2X1M)                            0.18       3.59 r
  REG_FILE/REG_reg[15][4]/D (DFFRQX1M)                    0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[15][4]/CK (DFFRQX1M)                   0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                       65.88


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[15][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U39/Y (NAND2X2M)                               0.20       3.41 f
  REG_FILE/U224/Y (OAI2BB2X1M)                            0.18       3.59 r
  REG_FILE/REG_reg[15][3]/D (DFFRQX1M)                    0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[15][3]/CK (DFFRQX1M)                   0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                       65.88


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[15][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U39/Y (NAND2X2M)                               0.20       3.41 f
  REG_FILE/U223/Y (OAI2BB2X1M)                            0.18       3.59 r
  REG_FILE/REG_reg[15][2]/D (DFFRQX1M)                    0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[15][2]/CK (DFFRQX1M)                   0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                       65.88


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[15][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U39/Y (NAND2X2M)                               0.20       3.41 f
  REG_FILE/U222/Y (OAI2BB2X1M)                            0.18       3.59 r
  REG_FILE/REG_reg[15][1]/D (DFFRQX1M)                    0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[15][1]/CK (DFFRQX1M)                   0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                       65.88


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[15][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U39/Y (NAND2X2M)                               0.20       3.41 f
  REG_FILE/U221/Y (OAI2BB2X1M)                            0.18       3.59 r
  REG_FILE/REG_reg[15][0]/D (DFFRQX1M)                    0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[15][0]/CK (DFFRQX1M)                   0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                       65.88


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[14][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U38/Y (NAND2X2M)                               0.20       3.41 f
  REG_FILE/U220/Y (OAI2BB2X1M)                            0.18       3.59 r
  REG_FILE/REG_reg[14][7]/D (DFFRQX1M)                    0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[14][7]/CK (DFFRQX1M)                   0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                       65.88


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[14][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U38/Y (NAND2X2M)                               0.20       3.41 f
  REG_FILE/U219/Y (OAI2BB2X1M)                            0.18       3.59 r
  REG_FILE/REG_reg[14][6]/D (DFFRQX1M)                    0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[14][6]/CK (DFFRQX1M)                   0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                       65.88


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[14][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U38/Y (NAND2X2M)                               0.20       3.41 f
  REG_FILE/U218/Y (OAI2BB2X1M)                            0.18       3.59 r
  REG_FILE/REG_reg[14][5]/D (DFFRQX1M)                    0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[14][5]/CK (DFFRQX1M)                   0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                       65.88


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[14][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U38/Y (NAND2X2M)                               0.20       3.41 f
  REG_FILE/U217/Y (OAI2BB2X1M)                            0.18       3.59 r
  REG_FILE/REG_reg[14][4]/D (DFFRQX1M)                    0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[14][4]/CK (DFFRQX1M)                   0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                       65.88


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U38/Y (NAND2X2M)                               0.20       3.41 f
  REG_FILE/U216/Y (OAI2BB2X1M)                            0.18       3.59 r
  REG_FILE/REG_reg[14][3]/D (DFFRQX1M)                    0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[14][3]/CK (DFFRQX1M)                   0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                       65.88


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U38/Y (NAND2X2M)                               0.20       3.41 f
  REG_FILE/U215/Y (OAI2BB2X1M)                            0.18       3.59 r
  REG_FILE/REG_reg[14][2]/D (DFFRQX1M)                    0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[14][2]/CK (DFFRQX1M)                   0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                       65.88


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U38/Y (NAND2X2M)                               0.20       3.41 f
  REG_FILE/U214/Y (OAI2BB2X1M)                            0.18       3.59 r
  REG_FILE/REG_reg[14][1]/D (DFFRQX1M)                    0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[14][1]/CK (DFFRQX1M)                   0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                       65.88


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U13/Y (BUFX2M)                                 0.18       2.27 f
  REG_FILE/U9/Y (INVX2M)                                  0.66       2.93 r
  REG_FILE/U51/Y (AND2X2M)                                0.28       3.21 r
  REG_FILE/U38/Y (NAND2X2M)                               0.20       3.41 f
  REG_FILE/U213/Y (OAI2BB2X1M)                            0.18       3.59 r
  REG_FILE/REG_reg[14][0]/D (DFFRQX1M)                    0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[14][0]/CK (DFFRQX1M)                   0.00      69.80 r
  library setup time                                     -0.33      69.47
  data required time                                                69.47
  --------------------------------------------------------------------------
  data required time                                                69.47
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                       65.88


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U50/Y (AND2X2M)                                0.25       2.34 f
  REG_FILE/U20/Y (NAND2X2M)                               0.06       2.40 r
  REG_FILE/U19/Y (BUFX2M)                                 0.25       2.65 r
  REG_FILE/U80/Y (OAI2BB2X1M)                             0.19       2.84 r
  REG_FILE/REG_reg[4][7]/D (DFFRQX1M)                     0.00       2.84 r
  data arrival time                                                  2.84

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[4][7]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       66.63


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U50/Y (AND2X2M)                                0.25       2.34 f
  REG_FILE/U20/Y (NAND2X2M)                               0.06       2.40 r
  REG_FILE/U19/Y (BUFX2M)                                 0.25       2.65 r
  REG_FILE/U79/Y (OAI2BB2X1M)                             0.19       2.84 r
  REG_FILE/REG_reg[4][6]/D (DFFRQX1M)                     0.00       2.84 r
  data arrival time                                                  2.84

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[4][6]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       66.63


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U50/Y (AND2X2M)                                0.25       2.34 f
  REG_FILE/U20/Y (NAND2X2M)                               0.06       2.40 r
  REG_FILE/U19/Y (BUFX2M)                                 0.25       2.65 r
  REG_FILE/U78/Y (OAI2BB2X1M)                             0.19       2.84 r
  REG_FILE/REG_reg[4][5]/D (DFFRQX1M)                     0.00       2.84 r
  data arrival time                                                  2.84

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[4][5]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       66.63


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U50/Y (AND2X2M)                                0.25       2.34 f
  REG_FILE/U20/Y (NAND2X2M)                               0.06       2.40 r
  REG_FILE/U19/Y (BUFX2M)                                 0.25       2.65 r
  REG_FILE/U77/Y (OAI2BB2X1M)                             0.19       2.84 r
  REG_FILE/REG_reg[4][4]/D (DFFRQX1M)                     0.00       2.84 r
  data arrival time                                                  2.84

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[4][4]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       66.63


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U50/Y (AND2X2M)                                0.25       2.34 f
  REG_FILE/U20/Y (NAND2X2M)                               0.06       2.40 r
  REG_FILE/U19/Y (BUFX2M)                                 0.25       2.65 r
  REG_FILE/U76/Y (OAI2BB2X1M)                             0.19       2.84 r
  REG_FILE/REG_reg[4][3]/D (DFFRQX1M)                     0.00       2.84 r
  data arrival time                                                  2.84

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[4][3]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       66.63


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U50/Y (AND2X2M)                                0.25       2.34 f
  REG_FILE/U20/Y (NAND2X2M)                               0.06       2.40 r
  REG_FILE/U19/Y (BUFX2M)                                 0.25       2.65 r
  REG_FILE/U75/Y (OAI2BB2X1M)                             0.19       2.84 r
  REG_FILE/REG_reg[4][2]/D (DFFRQX1M)                     0.00       2.84 r
  data arrival time                                                  2.84

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[4][2]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       66.63


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U50/Y (AND2X2M)                                0.25       2.34 f
  REG_FILE/U20/Y (NAND2X2M)                               0.06       2.40 r
  REG_FILE/U19/Y (BUFX2M)                                 0.25       2.65 r
  REG_FILE/U74/Y (OAI2BB2X1M)                             0.19       2.84 r
  REG_FILE/REG_reg[4][1]/D (DFFRQX1M)                     0.00       2.84 r
  data arrival time                                                  2.84

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[4][1]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       66.63


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U50/Y (AND2X2M)                                0.25       2.34 f
  REG_FILE/U20/Y (NAND2X2M)                               0.06       2.40 r
  REG_FILE/U19/Y (BUFX2M)                                 0.25       2.65 r
  REG_FILE/U73/Y (OAI2BB2X1M)                             0.19       2.84 r
  REG_FILE/REG_reg[4][0]/D (DFFRQX1M)                     0.00       2.84 r
  data arrival time                                                  2.84

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[4][0]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       66.63


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U50/Y (AND2X2M)                                0.25       2.34 f
  REG_FILE/U22/Y (NAND2X2M)                               0.06       2.40 r
  REG_FILE/U21/Y (BUFX2M)                                 0.25       2.65 r
  REG_FILE/U83/Y (OAI2BB2X1M)                             0.19       2.84 r
  REG_FILE/REG_reg[5][2]/D (DFFRQX1M)                     0.00       2.84 r
  data arrival time                                                  2.84

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[5][2]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       66.63


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U50/Y (AND2X2M)                                0.25       2.34 f
  REG_FILE/U22/Y (NAND2X2M)                               0.06       2.40 r
  REG_FILE/U21/Y (BUFX2M)                                 0.25       2.65 r
  REG_FILE/U82/Y (OAI2BB2X1M)                             0.19       2.84 r
  REG_FILE/REG_reg[5][1]/D (DFFRQX1M)                     0.00       2.84 r
  data arrival time                                                  2.84

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[5][1]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       66.63


  Startpoint: SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REG_FILE/REG_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[3]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[3]/Q (DFFRQX1M)              0.56       0.56 f
  SYS_CTRL/U45/Y (NOR2X2M)                                0.22       0.79 r
  SYS_CTRL/U54/Y (AND3X2M)                                0.23       1.02 r
  SYS_CTRL/U51/Y (NAND2X2M)                               0.15       1.16 f
  SYS_CTRL/U70/Y (OAI22X1M)                               0.77       1.93 r
  SYS_CTRL/Address[1] (SYS_CTRL)                          0.00       1.93 r
  REG_FILE/Address[1] (Register_file)                     0.00       1.93 r
  REG_FILE/U229/Y (INVX2M)                                0.16       2.09 f
  REG_FILE/U50/Y (AND2X2M)                                0.25       2.34 f
  REG_FILE/U22/Y (NAND2X2M)                               0.06       2.40 r
  REG_FILE/U21/Y (BUFX2M)                                 0.25       2.65 r
  REG_FILE/U81/Y (OAI2BB2X1M)                             0.19       2.84 r
  REG_FILE/REG_reg[5][0]/D (DFFRQX1M)                     0.00       2.84 r
  data arrival time                                                  2.84

  clock REF_CLK (rise edge)                              70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  clock uncertainty                                      -0.20      69.80
  REG_FILE/REG_reg[5][0]/CK (DFFRQX1M)                    0.00      69.80 r
  library setup time                                     -0.32      69.48
  data required time                                                69.48
  --------------------------------------------------------------------------
  data required time                                                69.48
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       66.63


1
