#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Aug  6 16:04:47 2020
# Process ID: 5144
# Current directory: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_3
# Command line: vivado -log cnu6_204_102.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source cnu6_204_102.tcl -notrace
# Log file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_3/cnu6_204_102.vdi
# Journal file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_3/vivado.jou
#-----------------------------------------------------------
source cnu6_204_102.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/s1820419/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1532.023 ; gain = 46.625 ; free physical = 2778 ; free virtual = 108850
Command: link_design -top cnu6_204_102 -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.dcp' for cell 'system_clock/clock_domain_i/clk_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2517.301 ; gain = 0.000 ; free physical = 1913 ; free virtual = 107986
INFO: [Netlist 29-17] Analyzing 2228 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_board.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_board.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0/inst'
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3026.559 ; gain = 435.469 ; free physical = 3597 ; free virtual = 109613
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0/inst'
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc]
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc]
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc]
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.559 ; gain = 0.000 ; free physical = 3638 ; free virtual = 109655
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2227 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 84 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM64M => RAM64M (RAMD64E(x4)): 2142 instances

13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 3026.559 ; gain = 1494.535 ; free physical = 3638 ; free virtual = 109655
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3090.590 ; gain = 64.031 ; free physical = 3629 ; free virtual = 109646

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13ea22fbf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3090.590 ; gain = 0.000 ; free physical = 3593 ; free virtual = 109610

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c29c31f2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3220.387 ; gain = 0.000 ; free physical = 3478 ; free virtual = 109496
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 103 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 150a0ce43

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3220.387 ; gain = 0.000 ; free physical = 3478 ; free virtual = 109496
INFO: [Opt 31-389] Phase Constant propagation created 102 cells and removed 204 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1327d5116

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3220.387 ; gain = 0.000 ; free physical = 3478 ; free virtual = 109495
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1327d5116

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3220.387 ; gain = 0.000 ; free physical = 3473 ; free virtual = 109490
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1327d5116

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3220.387 ; gain = 0.000 ; free physical = 3473 ; free virtual = 109490
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1327d5116

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3220.387 ; gain = 0.000 ; free physical = 3473 ; free virtual = 109490
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             103  |                                              1  |
|  Constant propagation         |             102  |             204  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3220.387 ; gain = 0.000 ; free physical = 3472 ; free virtual = 109490
Ending Logic Optimization Task | Checksum: 233671f6d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3220.387 ; gain = 0.000 ; free physical = 3472 ; free virtual = 109490

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 233671f6d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3220.387 ; gain = 0.000 ; free physical = 3471 ; free virtual = 109489

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 233671f6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3220.387 ; gain = 0.000 ; free physical = 3471 ; free virtual = 109489

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3220.387 ; gain = 0.000 ; free physical = 3471 ; free virtual = 109489
Ending Netlist Obfuscation Task | Checksum: 233671f6d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3220.387 ; gain = 0.000 ; free physical = 3471 ; free virtual = 109489
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3220.387 ; gain = 193.828 ; free physical = 3471 ; free virtual = 109489
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3220.387 ; gain = 0.000 ; free physical = 3442 ; free virtual = 109460
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3220.387 ; gain = 0.000 ; free physical = 3428 ; free virtual = 109450
INFO: [Common 17-1381] The checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_3/cnu6_204_102_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3220.387 ; gain = 0.000 ; free physical = 3427 ; free virtual = 109449
INFO: [runtcl-4] Executing : report_drc -file cnu6_204_102_drc_opted.rpt -pb cnu6_204_102_drc_opted.pb -rpx cnu6_204_102_drc_opted.rpx
Command: report_drc -file cnu6_204_102_drc_opted.rpt -pb cnu6_204_102_drc_opted.pb -rpx cnu6_204_102_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_3/cnu6_204_102_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3344.625 ; gain = 0.000 ; free physical = 3406 ; free virtual = 109432
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14b44b49a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3344.625 ; gain = 0.000 ; free physical = 3406 ; free virtual = 109432
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3344.625 ; gain = 0.000 ; free physical = 3406 ; free virtual = 109432

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e7db34f2

Time (s): cpu = 00:00:56 ; elapsed = 00:01:13 . Memory (MB): peak = 4645.527 ; gain = 1300.902 ; free physical = 2313 ; free virtual = 108355

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 146d63b18

Time (s): cpu = 00:01:13 ; elapsed = 00:01:23 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2243 ; free virtual = 108287

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 146d63b18

Time (s): cpu = 00:01:13 ; elapsed = 00:01:23 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2243 ; free virtual = 108287
Phase 1 Placer Initialization | Checksum: 146d63b18

Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2240 ; free virtual = 108284

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a1f8168b

Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2178 ; free virtual = 108200

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 1020 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 496 nets or cells. Created 0 new cell, deleted 496 existing cells and moved 0 existing cell
INFO: [Physopt 32-1022] Very high fanout net 'cnu6_204_102_inst[2].u_f0/func_ram_0/rank_m/bank1/ADDRD[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1530 to 307 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'cnu6_204_102_inst[2].u_f1/func_ram_1/rank_m/bank1/ADDRD[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1530 to 307 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'cnu6_204_102_inst[2].u_f2/func_ram_20/rank_m/bank1/ADDRD[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 3060 to 613 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'cnu6_204_102_inst[50].u_f1/func_ram_1/y1_pipe0_C_reg[2]_rep_1[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1530 to 307 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'cnu6_204_102_inst[50].u_f1/func_ram_1/y1_pipe0_C_reg[2]_rep_1[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1530 to 307 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_A_reg[2]_0[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1530 to 307 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_A_reg[2]_0[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1530 to 307 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_A_reg[2]_0[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1530 to 307 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'cnu6_204_102_inst[50].u_f2/func_ram_21/rank_m/bank1/y1_pipe0_D_reg[2][1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1530 to 307 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'cnu6_204_102_inst[50].u_f2/func_ram_21/rank_m/bank1/y1_pipe0_D_reg[2][0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1530 to 307 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'cnu6_204_102_inst[50].u_f3/func_ram_30/y1_pipe0_D_reg[2]_0[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1530 to 307 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'cnu6_204_102_inst[50].u_f3/func_ram_30/y1_pipe0_D_reg[2]_0[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1530 to 307 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'cnu6_204_102_inst[50].u_f3/func_ram_30/rank_m/bank1/y1_pipe0_D_reg[2][1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1530 to 307 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'cnu6_204_102_inst[50].u_f3/func_ram_30/rank_m/bank1/y1_pipe0_D_reg[2][0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1530 to 307 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'cnu6_204_102_inst[50].u_f3/func_ram_31/y1_pipe0_D_reg[2]_0[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1530 to 307 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'cnu6_204_102_inst[50].u_f3/func_ram_31/y1_pipe0_C_reg[2]_0[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1530 to 307 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'cnu6_204_102_inst[50].u_f3/func_ram_31/y1_pipe0_D_reg[2]_0[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1530 to 307 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'cnu6_204_102_inst[50].u_f3/func_ram_31/y1_pipe0_C_reg[2]_0[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1530 to 307 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'cnu6_204_102_inst[50].u_f3/func_ram_31/rank_m/bank1/y1_pipe0_D_reg[2][1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1530 to 307 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'cnu6_204_102_inst[50].u_f3/func_ram_31/rank_m/bank1/y1_pipe0_D_reg[2][0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1530 to 307 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4684.570 ; gain = 0.000 ; free physical = 2066 ; free virtual = 108191

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            496  |                   496  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            496  |                   496  |           0  |           3  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: ee12adb9

Time (s): cpu = 00:01:54 ; elapsed = 00:01:43 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2066 ; free virtual = 108192
Phase 2.2 Global Placement Core | Checksum: 10842c5c6

Time (s): cpu = 00:01:57 ; elapsed = 00:01:44 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2060 ; free virtual = 108186
Phase 2 Global Placement | Checksum: 10842c5c6

Time (s): cpu = 00:01:57 ; elapsed = 00:01:44 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2068 ; free virtual = 108194

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10d9acacc

Time (s): cpu = 00:02:00 ; elapsed = 00:01:45 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2065 ; free virtual = 108191

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 919e07f4

Time (s): cpu = 00:02:06 ; elapsed = 00:01:48 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2057 ; free virtual = 108183

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11c0ffcd8

Time (s): cpu = 00:02:07 ; elapsed = 00:01:49 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2057 ; free virtual = 108183

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 8c740a11

Time (s): cpu = 00:02:08 ; elapsed = 00:01:50 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2046 ; free virtual = 108172

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 1431cb207

Time (s): cpu = 00:02:09 ; elapsed = 00:01:50 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2040 ; free virtual = 108166

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 159717ec5

Time (s): cpu = 00:02:09 ; elapsed = 00:01:51 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2018 ; free virtual = 108145

Phase 3.4.4 Commit Slice Clusters
Phase 3.4.4 Commit Slice Clusters | Checksum: d24b19d3

Time (s): cpu = 00:02:13 ; elapsed = 00:01:52 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2034 ; free virtual = 108161
Phase 3.4 Small Shape DP | Checksum: d24b19d3

Time (s): cpu = 00:02:13 ; elapsed = 00:01:52 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2037 ; free virtual = 108163

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 155ef1cb7

Time (s): cpu = 00:02:14 ; elapsed = 00:01:53 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2038 ; free virtual = 108165

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: bbde149c

Time (s): cpu = 00:02:14 ; elapsed = 00:01:53 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2038 ; free virtual = 108165
Phase 3 Detail Placement | Checksum: bbde149c

Time (s): cpu = 00:02:14 ; elapsed = 00:01:53 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2038 ; free virtual = 108165

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d84d69a8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: d84d69a8

Time (s): cpu = 00:02:40 ; elapsed = 00:02:07 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2075 ; free virtual = 108203
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.982. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1089dd721

Time (s): cpu = 00:02:40 ; elapsed = 00:02:07 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2075 ; free virtual = 108203
Phase 4.1 Post Commit Optimization | Checksum: 1089dd721

Time (s): cpu = 00:02:40 ; elapsed = 00:02:07 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2075 ; free virtual = 108203

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1089dd721

Time (s): cpu = 00:02:40 ; elapsed = 00:02:07 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2086 ; free virtual = 108213
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4684.570 ; gain = 0.000 ; free physical = 2063 ; free virtual = 108192

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1119b3981

Time (s): cpu = 00:02:47 ; elapsed = 00:02:14 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2065 ; free virtual = 108193

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4684.570 ; gain = 0.000 ; free physical = 2065 ; free virtual = 108193
Phase 4.4 Final Placement Cleanup | Checksum: 11785c55a

Time (s): cpu = 00:02:47 ; elapsed = 00:02:14 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2065 ; free virtual = 108193
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11785c55a

Time (s): cpu = 00:02:47 ; elapsed = 00:02:14 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2065 ; free virtual = 108193
Ending Placer Task | Checksum: af46fd08

Time (s): cpu = 00:02:47 ; elapsed = 00:02:14 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2065 ; free virtual = 108193
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:53 ; elapsed = 00:02:18 . Memory (MB): peak = 4684.570 ; gain = 1339.945 ; free physical = 2154 ; free virtual = 108283
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4684.570 ; gain = 0.000 ; free physical = 2154 ; free virtual = 108283
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4684.570 ; gain = 0.000 ; free physical = 2103 ; free virtual = 108264
INFO: [Common 17-1381] The checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_3/cnu6_204_102_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4684.570 ; gain = 0.000 ; free physical = 2139 ; free virtual = 108277
INFO: [runtcl-4] Executing : report_io -file cnu6_204_102_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.44 . Memory (MB): peak = 4684.570 ; gain = 0.000 ; free physical = 2112 ; free virtual = 108250
INFO: [runtcl-4] Executing : report_utilization -file cnu6_204_102_utilization_placed.rpt -pb cnu6_204_102_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cnu6_204_102_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4684.570 ; gain = 0.000 ; free physical = 2140 ; free virtual = 108278
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4684.570 ; gain = 0.000 ; free physical = 2108 ; free virtual = 108248
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4684.570 ; gain = 0.000 ; free physical = 2108 ; free virtual = 108248
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4684.570 ; gain = 0.000 ; free physical = 2056 ; free virtual = 108228
INFO: [Common 17-1381] The checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_3/cnu6_204_102_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4684.570 ; gain = 0.000 ; free physical = 2093 ; free virtual = 108243
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 923f66fa ConstDB: 0 ShapeSum: 140a33ae RouteDB: 8fd6260

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7d9de62d

Time (s): cpu = 00:01:50 ; elapsed = 00:01:39 . Memory (MB): peak = 4907.562 ; gain = 221.988 ; free physical = 1639 ; free virtual = 107961
Post Restoration Checksum: NetGraph: 8056d0db NumContArr: e544151e Constraints: fd21deaf Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 262bcc4a8

Time (s): cpu = 00:01:51 ; elapsed = 00:01:40 . Memory (MB): peak = 4907.562 ; gain = 221.988 ; free physical = 1645 ; free virtual = 107967

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 262bcc4a8

Time (s): cpu = 00:01:51 ; elapsed = 00:01:40 . Memory (MB): peak = 4922.684 ; gain = 237.109 ; free physical = 1584 ; free virtual = 107906

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 262bcc4a8

Time (s): cpu = 00:01:51 ; elapsed = 00:01:40 . Memory (MB): peak = 4922.684 ; gain = 237.109 ; free physical = 1584 ; free virtual = 107906

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 21eb7028c

Time (s): cpu = 00:01:53 ; elapsed = 00:01:42 . Memory (MB): peak = 4956.301 ; gain = 270.727 ; free physical = 1563 ; free virtual = 107885

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2aecdac0b

Time (s): cpu = 00:02:11 ; elapsed = 00:01:50 . Memory (MB): peak = 4956.301 ; gain = 270.727 ; free physical = 1560 ; free virtual = 107883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.277  | TNS=0.000  | WHS=-0.017 | THS=-0.152 |

Phase 2 Router Initialization | Checksum: 2714fcbad

Time (s): cpu = 00:02:24 ; elapsed = 00:01:54 . Memory (MB): peak = 4956.301 ; gain = 270.727 ; free physical = 1556 ; free virtual = 107880

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18989
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10680
  Number of Partially Routed Nets     = 8309
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24ceb8eec

Time (s): cpu = 00:02:42 ; elapsed = 00:02:01 . Memory (MB): peak = 4963.887 ; gain = 278.312 ; free physical = 1530 ; free virtual = 107855

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8232
 Number of Nodes with overlaps = 628
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.052  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 208b57897

Time (s): cpu = 00:06:20 ; elapsed = 00:04:23 . Memory (MB): peak = 5005.887 ; gain = 320.312 ; free physical = 1502 ; free virtual = 107858

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1f23108bf

Time (s): cpu = 00:06:20 ; elapsed = 00:04:23 . Memory (MB): peak = 5005.887 ; gain = 320.312 ; free physical = 1502 ; free virtual = 107858
Phase 4 Rip-up And Reroute | Checksum: 1f23108bf

Time (s): cpu = 00:06:20 ; elapsed = 00:04:24 . Memory (MB): peak = 5005.887 ; gain = 320.312 ; free physical = 1502 ; free virtual = 107858

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1bebff304

Time (s): cpu = 00:06:20 ; elapsed = 00:04:24 . Memory (MB): peak = 5005.887 ; gain = 320.312 ; free physical = 1506 ; free virtual = 107862

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bebff304

Time (s): cpu = 00:06:20 ; elapsed = 00:04:24 . Memory (MB): peak = 5005.887 ; gain = 320.312 ; free physical = 1506 ; free virtual = 107861
Phase 5 Delay and Skew Optimization | Checksum: 1bebff304

Time (s): cpu = 00:06:20 ; elapsed = 00:04:24 . Memory (MB): peak = 5005.887 ; gain = 320.312 ; free physical = 1506 ; free virtual = 107861

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e1313ef9

Time (s): cpu = 00:06:27 ; elapsed = 00:04:27 . Memory (MB): peak = 5005.887 ; gain = 320.312 ; free physical = 1508 ; free virtual = 107864
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.052  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e1313ef9

Time (s): cpu = 00:06:27 ; elapsed = 00:04:27 . Memory (MB): peak = 5005.887 ; gain = 320.312 ; free physical = 1508 ; free virtual = 107864
Phase 6 Post Hold Fix | Checksum: 1e1313ef9

Time (s): cpu = 00:06:28 ; elapsed = 00:04:27 . Memory (MB): peak = 5005.887 ; gain = 320.312 ; free physical = 1508 ; free virtual = 107864

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.40846 %
  Global Horizontal Routing Utilization  = 2.22423 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 164f738b6

Time (s): cpu = 00:06:28 ; elapsed = 00:04:27 . Memory (MB): peak = 5005.887 ; gain = 320.312 ; free physical = 1505 ; free virtual = 107861

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 164f738b6

Time (s): cpu = 00:06:29 ; elapsed = 00:04:28 . Memory (MB): peak = 5005.887 ; gain = 320.312 ; free physical = 1503 ; free virtual = 107860

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 164f738b6

Time (s): cpu = 00:06:30 ; elapsed = 00:04:29 . Memory (MB): peak = 5005.887 ; gain = 320.312 ; free physical = 1502 ; free virtual = 107859

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.052  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 164f738b6

Time (s): cpu = 00:06:30 ; elapsed = 00:04:29 . Memory (MB): peak = 5005.887 ; gain = 320.312 ; free physical = 1506 ; free virtual = 107863
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:30 ; elapsed = 00:04:29 . Memory (MB): peak = 5005.887 ; gain = 320.312 ; free physical = 1589 ; free virtual = 107945

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:36 ; elapsed = 00:04:32 . Memory (MB): peak = 5005.887 ; gain = 321.316 ; free physical = 1589 ; free virtual = 107945
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5005.887 ; gain = 0.000 ; free physical = 1589 ; free virtual = 107946
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5005.887 ; gain = 0.000 ; free physical = 1530 ; free virtual = 107928
INFO: [Common 17-1381] The checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_3/cnu6_204_102_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 5005.887 ; gain = 0.000 ; free physical = 1573 ; free virtual = 107942
INFO: [runtcl-4] Executing : report_drc -file cnu6_204_102_drc_routed.rpt -pb cnu6_204_102_drc_routed.pb -rpx cnu6_204_102_drc_routed.rpx
Command: report_drc -file cnu6_204_102_drc_routed.rpt -pb cnu6_204_102_drc_routed.pb -rpx cnu6_204_102_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_3/cnu6_204_102_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cnu6_204_102_methodology_drc_routed.rpt -pb cnu6_204_102_methodology_drc_routed.pb -rpx cnu6_204_102_methodology_drc_routed.rpx
Command: report_methodology -file cnu6_204_102_methodology_drc_routed.rpt -pb cnu6_204_102_methodology_drc_routed.pb -rpx cnu6_204_102_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_3/cnu6_204_102_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 5093.930 ; gain = 0.000 ; free physical = 1575 ; free virtual = 107933
INFO: [runtcl-4] Executing : report_power -file cnu6_204_102_power_routed.rpt -pb cnu6_204_102_power_summary_routed.pb -rpx cnu6_204_102_power_routed.rpx
Command: report_power -file cnu6_204_102_power_routed.rpt -pb cnu6_204_102_power_summary_routed.pb -rpx cnu6_204_102_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
120 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 5113.539 ; gain = 19.609 ; free physical = 1537 ; free virtual = 107905
INFO: [runtcl-4] Executing : report_route_status -file cnu6_204_102_route_status.rpt -pb cnu6_204_102_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file cnu6_204_102_timing_summary_routed.rpt -pb cnu6_204_102_timing_summary_routed.pb -rpx cnu6_204_102_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file cnu6_204_102_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cnu6_204_102_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cnu6_204_102_bus_skew_routed.rpt -pb cnu6_204_102_bus_skew_routed.pb -rpx cnu6_204_102_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Aug  6 16:14:12 2020...
