vendor_name = ModelSim
source_file = 1, C:/altera/13.1/ip/my9262_ip/my9262/my9262_register.v
source_file = 1, C:/altera/13.1/ip/my9262_ip/my9262/my9262_logic.v
source_file = 1, C:/altera/13.1/ip/my9262_ip/my9262/my9262.v
source_file = 1, C:/altera/13.1/ip/my9262_ip/led/led_register.v
source_file = 1, C:/altera/13.1/ip/my9262_ip/led/led_logic.v
source_file = 1, C:/altera/13.1/ip/my9262_ip/led/led.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.qip
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/Qsys_system.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_reset_controller.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_irq_mapper.sv
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_xbar_mux_001.sv
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_xbar_mux.sv
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_xbar_demux_003.sv
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_xbar_demux.sv
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_xbar_mux_003.sv
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_xbar_mux.sv
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_xbar_demux_001.sv
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_xbar_demux.sv
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router_003.sv
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_id_router.sv
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router_001.sv
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_addr_router.sv
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/my9262.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/my9262_logic.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/my9262_register.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/led.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/led_logic.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/led_register.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_epcs_flash.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_epcs_flash_boot_rom.hex
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_Hal249.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_sysid_qsys.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.hex
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.ocp
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.sdc
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_bht_ram.mif
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_dc_tag_ram.mif
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_ic_tag_ram.mif
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_jtag_debug_module_sysclk.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_jtag_debug_module_tck.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_jtag_debug_module_wrapper.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_mult_cell.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_ociram_default_contents.mif
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_oci_test_bench.v
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_rf_ram_a.mif
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_rf_ram_b.mif
source_file = 1, F:/Pov_Led_FPGA/Qsys_system/synthesis/submodules/Qsys_system_nios2_qsys_test_bench.v
source_file = 1, F:/Pov_Led_FPGA/Pov_Led_FPGA.v
source_file = 1, F:/Pov_Led_FPGA/PLL.qip
source_file = 1, F:/Pov_Led_FPGA/PLL.v
source_file = 1, F:/Pov_Led_FPGA/output_files/Pov_Led_FPGA.cdf
source_file = 1, F:/Pov_Led_FPGA/db/Pov_Led_FPGA.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, F:/Pov_Led_FPGA/db/pll_altpll.v
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, F:/Pov_Led_FPGA/db/altsyncram_cjd1.tdf
source_file = 1, F:/Pov_Led_FPGA/db/altsyncram_l5i1.tdf
source_file = 1, qsys_system_nios2_qsys_ic_tag_ram.mif
source_file = 1, F:/Pov_Led_FPGA/db/altsyncram_gph1.tdf
source_file = 1, qsys_system_nios2_qsys_bht_ram.mif
source_file = 1, F:/Pov_Led_FPGA/db/altsyncram_g7h1.tdf
source_file = 1, qsys_system_nios2_qsys_rf_ram_a.mif
source_file = 1, F:/Pov_Led_FPGA/db/altsyncram_h7h1.tdf
source_file = 1, qsys_system_nios2_qsys_rf_ram_b.mif
source_file = 1, F:/Pov_Led_FPGA/db/altsyncram_abh1.tdf
source_file = 1, qsys_system_nios2_qsys_dc_tag_ram.mif
source_file = 1, F:/Pov_Led_FPGA/db/altsyncram_kpc1.tdf
source_file = 1, F:/Pov_Led_FPGA/db/altsyncram_r3d1.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf
source_file = 1, F:/Pov_Led_FPGA/db/altera_mult_add_q1u2.v
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v
source_file = 1, F:/Pov_Led_FPGA/db/altera_mult_add_s1u2.v
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, F:/Pov_Led_FPGA/db/altsyncram_qh91.tdf
source_file = 1, qsys_system_nios2_qsys_ociram_default_contents.mif
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, F:/Pov_Led_FPGA/db/altsyncram_81d1.tdf
source_file = 1, qsys_system_onchip_ram.hex
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, F:/Pov_Led_FPGA/db/scfifo_jr21.tdf
source_file = 1, F:/Pov_Led_FPGA/db/a_dpfifo_q131.tdf
source_file = 1, F:/Pov_Led_FPGA/db/a_fefifo_7cf.tdf
source_file = 1, F:/Pov_Led_FPGA/db/cntr_do7.tdf
source_file = 1, F:/Pov_Led_FPGA/db/dpram_nl21.tdf
source_file = 1, F:/Pov_Led_FPGA/db/altsyncram_r1m1.tdf
source_file = 1, F:/Pov_Led_FPGA/db/cntr_1ob.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, F:/Pov_Led_FPGA/db/altsyncram_me51.tdf
source_file = 1, qsys_system_epcs_flash_boot_rom.hex
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, F:/Pov_Led_FPGA/db/add_sub_qvi.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, F:/Pov_Led_FPGA/db/mult_jp01.tdf
source_file = 1, F:/Pov_Led_FPGA/db/mult_j011.tdf
source_file = 1, F:/Pov_Led_FPGA/db/altsyncram_43d3.tdf
source_file = 1, F:/Pov_Led_FPGA/db/decode_lsa.tdf
source_file = 1, F:/Pov_Led_FPGA/db/mux_iob.tdf
design_name = Pov_Led_FPGA
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13, Pov_Led_FPGA, 1
instance = comp, \EPCS_DCLK~output\, EPCS_DCLK~output, Pov_Led_FPGA, 1
instance = comp, \EPCS_SCE~output\, EPCS_SCE~output, Pov_Led_FPGA, 1
instance = comp, \EPCS_SDO~output\, EPCS_SDO~output, Pov_Led_FPGA, 1
instance = comp, \my9262_Lat~output\, my9262_Lat~output, Pov_Led_FPGA, 1
instance = comp, \my9262_Dclk~output\, my9262_Dclk~output, Pov_Led_FPGA, 1
instance = comp, \my9262_Gck~output\, my9262_Gck~output, Pov_Led_FPGA, 1
instance = comp, \my9262_Di~output\, my9262_Di~output, Pov_Led_FPGA, 1
instance = comp, \Led~output\, Led~output, Pov_Led_FPGA, 1
instance = comp, \altera_reserved_tdo~output\, altera_reserved_tdo~output, Pov_Led_FPGA, 1
instance = comp, \CLK_24M~input\, CLK_24M~input, Pov_Led_FPGA, 1
instance = comp, \PLL_Init|altpll_component|auto_generated|pll1\, PLL_Init|altpll_component|auto_generated|pll1, Pov_Led_FPGA, 1
instance = comp, \PLL_Init|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, PLL_Init|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|Equal9~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|Equal9~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|Add1~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|Add1~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, Qsys_system_Init|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \altera_reserved_tms~input\, altera_reserved_tms~input, Pov_Led_FPGA, 1
instance = comp, \altera_reserved_tck~input\, altera_reserved_tck~input, Pov_Led_FPGA, 1
instance = comp, \altera_reserved_tdi~input\, altera_reserved_tdi~input, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\, Qsys_system_Init|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, Pov_Led_FPGA, 1
instance = comp, \~GND\, ~GND, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|rst1~feeder\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|rst1~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|rst1\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|rst1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_ic_data|the_altsyncram|auto_generated|rden_b_store~0\, Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_ic_data|the_altsyncram|auto_generated|rden_b_store~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_ic_data|the_altsyncram|auto_generated|rden_b_store\, Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_ic_data|the_altsyncram|auto_generated|rden_b_store, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0~0\, Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_valid\, Qsys_system_Init|nios2_qsys|A_valid, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_dp_offset_nxt[2]~1\, Qsys_system_Init|nios2_qsys|ic_fill_dp_offset_nxt[2]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc[2]\, Qsys_system_Init|nios2_qsys|D_pc[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_initial_offset[2]\, Qsys_system_Init|nios2_qsys|ic_fill_initial_offset[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_dp_offset_nxt[2]~2\, Qsys_system_Init|nios2_qsys|ic_fill_dp_offset_nxt[2]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_dp_offset_en~0\, Qsys_system_Init|nios2_qsys|ic_fill_dp_offset_en~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_dp_offset[2]\, Qsys_system_Init|nios2_qsys|ic_fill_dp_offset[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[12]~12\, Qsys_system_Init|nios2_qsys|F_iw[12]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[12]\, Qsys_system_Init|nios2_qsys|D_iw[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ctrl_mul_lsw\, Qsys_system_Init|nios2_qsys|A_ctrl_mul_lsw, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_iw[0]\, Qsys_system_Init|nios2_qsys|E_iw[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal7~0\, Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal7~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[2]~2\, Qsys_system_Init|nios2_qsys|F_iw[2]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[2]\, Qsys_system_Init|nios2_qsys|D_iw[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_op_rdctl~0\, Qsys_system_Init|nios2_qsys|D_op_rdctl~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_logic~0\, Qsys_system_Init|nios2_qsys|D_ctrl_logic~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_logic~1\, Qsys_system_Init|nios2_qsys|D_ctrl_logic~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_logic~2\, Qsys_system_Init|nios2_qsys|D_ctrl_logic~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_logic\, Qsys_system_Init|nios2_qsys|E_ctrl_logic, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ctrl_b_is_dst~0\, Qsys_system_Init|nios2_qsys|F_ctrl_b_is_dst~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_b_is_dst\, Qsys_system_Init|nios2_qsys|D_ctrl_b_is_dst, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ctrl_ignore_dst\, Qsys_system_Init|nios2_qsys|F_ctrl_ignore_dst, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_ignore_dst\, Qsys_system_Init|nios2_qsys|D_ctrl_ignore_dst, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\, Qsys_system_Init|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, Qsys_system_Init|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\, Qsys_system_Init|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, Qsys_system_Init|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\, Qsys_system_Init|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|always2~0\, Qsys_system_Init|rst_controller|always2~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|r_early_rst\, Qsys_system_Init|rst_controller|r_early_rst, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal154~6\, Qsys_system_Init|nios2_qsys|Equal154~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_late_result~4\, Qsys_system_Init|nios2_qsys|D_ctrl_late_result~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_shift_rot~0\, Qsys_system_Init|nios2_qsys|D_ctrl_shift_rot~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_shift_rot\, Qsys_system_Init|nios2_qsys|E_ctrl_shift_rot, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_shift_rot\, Qsys_system_Init|nios2_qsys|M_ctrl_shift_rot, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ctrl_shift_rot\, Qsys_system_Init|nios2_qsys|A_ctrl_shift_rot, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_iw[3]\, Qsys_system_Init|nios2_qsys|E_iw[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal184~0\, Qsys_system_Init|nios2_qsys|Equal184~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_ld8\, Qsys_system_Init|nios2_qsys|M_ctrl_ld8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ld_align_byte1_fill\, Qsys_system_Init|nios2_qsys|A_ld_align_byte1_fill, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[5]~3\, Qsys_system_Init|nios2_qsys|F_iw[5]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[5]\, Qsys_system_Init|nios2_qsys|D_iw[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_alu_force_xor~3\, Qsys_system_Init|nios2_qsys|D_ctrl_alu_force_xor~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal171~0\, Qsys_system_Init|nios2_qsys|Equal171~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal171~2\, Qsys_system_Init|nios2_qsys|Equal171~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_compare_op[0]~1\, Qsys_system_Init|nios2_qsys|D_compare_op[0]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal154~3\, Qsys_system_Init|nios2_qsys|Equal154~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal154~4\, Qsys_system_Init|nios2_qsys|Equal154~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_alu_force_xor~0\, Qsys_system_Init|nios2_qsys|D_ctrl_alu_force_xor~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_alu_force_xor~1\, Qsys_system_Init|nios2_qsys|D_ctrl_alu_force_xor~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_alu_force_xor~2\, Qsys_system_Init|nios2_qsys|D_ctrl_alu_force_xor~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_logic_op[0]~1\, Qsys_system_Init|nios2_qsys|D_logic_op[0]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_op[0]\, Qsys_system_Init|nios2_qsys|E_logic_op[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_compare_op[1]~0\, Qsys_system_Init|nios2_qsys|D_compare_op[1]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_logic_op[1]~0\, Qsys_system_Init|nios2_qsys|D_logic_op[1]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_op[1]\, Qsys_system_Init|nios2_qsys|E_logic_op[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router|Equal1~1\, Qsys_system_Init|mm_interconnect_0|addr_router|Equal1~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter|last_channel[0]\, Qsys_system_Init|mm_interconnect_0|limiter|last_channel[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|wait_latency_counter~1\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|wait_latency_counter~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|wait_latency_counter[1]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|wait_latency_counter[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux|sink_ready~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux|sink_ready~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_iw[5]\, Qsys_system_Init|nios2_qsys|E_iw[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_iw[2]\, Qsys_system_Init|nios2_qsys|E_iw[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ld_st_dcache_management_bus~0\, Qsys_system_Init|nios2_qsys|E_ld_st_dcache_management_bus~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ld_st_dcache_management_bus~1\, Qsys_system_Init|nios2_qsys|E_ld_st_dcache_management_bus~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_ld_st_bypass_or_dcache_management\, Qsys_system_Init|nios2_qsys|M_ctrl_ld_st_bypass_or_dcache_management, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_stall_nxt~2\, Qsys_system_Init|nios2_qsys|A_mem_stall_nxt~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[8]\, Qsys_system_Init|nios2_qsys|M_alu_result[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_st_bus~0\, Qsys_system_Init|nios2_qsys|E_st_bus~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_st_cache~0\, Qsys_system_Init|nios2_qsys|E_st_cache~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_st_non_bypass\, Qsys_system_Init|nios2_qsys|M_ctrl_st_non_bypass, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_sel_data_master~feeder\, Qsys_system_Init|nios2_qsys|M_sel_data_master~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_sel_data_master\, Qsys_system_Init|nios2_qsys|M_sel_data_master, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_valid_st_cache_hit~0\, Qsys_system_Init|nios2_qsys|M_dc_valid_st_cache_hit~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[6]\, Qsys_system_Init|nios2_qsys|M_alu_result[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_baddr[6]\, Qsys_system_Init|nios2_qsys|A_mem_baddr[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[11]\, Qsys_system_Init|nios2_qsys|M_alu_result[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_alu_subtract~1\, Qsys_system_Init|nios2_qsys|D_ctrl_alu_subtract~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_cmp~0\, Qsys_system_Init|nios2_qsys|D_ctrl_cmp~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_cmp~1\, Qsys_system_Init|nios2_qsys|D_ctrl_cmp~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_cmp\, Qsys_system_Init|nios2_qsys|E_ctrl_cmp, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result~0\, Qsys_system_Init|nios2_qsys|E_alu_result~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal77~0\, Qsys_system_Init|nios2_qsys|Equal77~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal80~0\, Qsys_system_Init|nios2_qsys|Equal80~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_alu_signed_comparison~0\, Qsys_system_Init|nios2_qsys|D_ctrl_alu_signed_comparison~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_alu_signed_comparison~1\, Qsys_system_Init|nios2_qsys|D_ctrl_alu_signed_comparison~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal82~0\, Qsys_system_Init|nios2_qsys|Equal82~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_op_cmplt~0\, Qsys_system_Init|nios2_qsys|D_op_cmplt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_alu_signed_comparison~2\, Qsys_system_Init|nios2_qsys|D_ctrl_alu_signed_comparison~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_alu_signed_comparison\, Qsys_system_Init|nios2_qsys|E_ctrl_alu_signed_comparison, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_arith_src1[31]\, Qsys_system_Init|nios2_qsys|E_arith_src1[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal2~3\, Qsys_system_Init|nios2_qsys|Equal2~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal2~0\, Qsys_system_Init|nios2_qsys|Equal2~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal2~1\, Qsys_system_Init|nios2_qsys|Equal2~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal2~2\, Qsys_system_Init|nios2_qsys|Equal2~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ctrl_src2_choose_imm\, Qsys_system_Init|nios2_qsys|F_ctrl_src2_choose_imm, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_src2_choose_imm\, Qsys_system_Init|nios2_qsys|D_ctrl_src2_choose_imm, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ctrl_unsigned_lo_imm16~0\, Qsys_system_Init|nios2_qsys|F_ctrl_unsigned_lo_imm16~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ctrl_unsigned_lo_imm16~1\, Qsys_system_Init|nios2_qsys|F_ctrl_unsigned_lo_imm16~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_unsigned_lo_imm16\, Qsys_system_Init|nios2_qsys|D_ctrl_unsigned_lo_imm16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[16]~16\, Qsys_system_Init|nios2_qsys|D_src2[16]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|write~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|write~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|WideOr1\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|WideOr1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|write~1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|write~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|write\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|write, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|Qsys_system_nios2_qsys_jtag_debug_module_phy|virtual_state_udr~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|Qsys_system_nios2_qsys_jtag_debug_module_phy|virtual_state_udr~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|sync2_udr\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|sync2_udr, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|update_jdo_strobe, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|enable_action_strobe\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|enable_action_strobe, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|Qsys_system_nios2_qsys_jtag_debug_module_phy|virtual_state_uir~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|Qsys_system_nios2_qsys_jtag_debug_module_phy|virtual_state_uir~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|sync2_uir~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|sync2_uir~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|sync2_uir\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|sync2_uir, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jxuir~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jxuir~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jxuir\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jxuir, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|ir[0]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|ir[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|ir[1]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|ir[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|Qsys_system_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|Qsys_system_nios2_qsys_jtag_debug_module_phy|virtual_state_sdr~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~27\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~20\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|Qsys_system_nios2_qsys_jtag_debug_module_phy|virtual_state_cdr\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|Qsys_system_nios2_qsys_jtag_debug_module_phy|virtual_state_cdr, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[37]~21\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[37]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[37]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[37], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[37]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[37]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[37]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[37], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|take_no_action_break_a~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~22\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[36]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[36], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[36]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[36]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[36]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[36], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~17\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[18]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|debugaccess\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|debugaccess, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_en~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_en~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|Mux37~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|Mux37~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|DRsize.100\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|DRsize.100, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[35]~6\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[35]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~23\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~24\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~25\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[35]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[35], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[35]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[35], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_b, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_ram_rd~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_ram_rd~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_ram_rd~1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_ram_rd~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_ram_rd\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_ram_rd, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_ram_rd_d1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|DRsize.000~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|DRsize.000~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|DRsize.000\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|DRsize.000, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[0]~5\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[0]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~10\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[0]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[0]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[0]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[0]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~11\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~12\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[2]~13\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[2]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[1]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[1]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[1]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[1]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonARegAddrInc[0]~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonARegAddrInc[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|take_action_ocimem_a, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|din_s1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|din_s1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|resetlatch~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|resetlatch~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|resetlatch\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|resetlatch, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~41\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~41, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[33]~29\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[33]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[33]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[33], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[33]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[33]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[33]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[33], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_begintransfer~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter_001|last_channel[5]\, Qsys_system_Init|mm_interconnect_0|limiter_001|last_channel[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|read_latency_shift_reg~0\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|read_latency_shift_reg~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_shift_right_arith~0\, Qsys_system_Init|nios2_qsys|D_ctrl_shift_right_arith~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_shift_right_arith~1\, Qsys_system_Init|nios2_qsys|D_ctrl_shift_right_arith~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_shift_right_arith\, Qsys_system_Init|nios2_qsys|E_ctrl_shift_right_arith, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_fill_bit~0\, Qsys_system_Init|nios2_qsys|E_rot_fill_bit~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_fill_bit\, Qsys_system_Init|nios2_qsys|M_rot_fill_bit, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_ienable[31]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_ienable[31]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_req_accepted~0\, Qsys_system_Init|nios2_qsys|ic_fill_req_accepted~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_ap_offset_nxt[0]~0\, Qsys_system_Init|nios2_qsys|ic_fill_ap_offset_nxt[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_active_nxt~0\, Qsys_system_Init|nios2_qsys|ic_fill_active_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc[1]\, Qsys_system_Init|nios2_qsys|F_pc[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc[1]\, Qsys_system_Init|nios2_qsys|D_pc[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_initial_offset[1]\, Qsys_system_Init|nios2_qsys|ic_fill_initial_offset[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_active_nxt~1\, Qsys_system_Init|nios2_qsys|ic_fill_active_nxt~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_active_nxt~2\, Qsys_system_Init|nios2_qsys|ic_fill_active_nxt~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_active\, Qsys_system_Init|nios2_qsys|ic_fill_active, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_ap_offset[1]~2\, Qsys_system_Init|nios2_qsys|ic_fill_ap_offset[1]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_ap_offset[0]\, Qsys_system_Init|nios2_qsys|ic_fill_ap_offset[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_ap_offset_nxt[1]~1\, Qsys_system_Init|nios2_qsys|ic_fill_ap_offset_nxt[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_ap_offset[1]\, Qsys_system_Init|nios2_qsys|ic_fill_ap_offset[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add5~0\, Qsys_system_Init|nios2_qsys|Add5~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_ap_offset_nxt[2]~2\, Qsys_system_Init|nios2_qsys|ic_fill_ap_offset_nxt[2]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_ap_offset[2]\, Qsys_system_Init|nios2_qsys|ic_fill_ap_offset[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add14~0\, Qsys_system_Init|nios2_qsys|Add14~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~13\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[28]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[31]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonARegAddrInc[2]~4\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonARegAddrInc[2]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonARegAddrInc[3]~6\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonARegAddrInc[3]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonARegAddrInc[4]~8\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonARegAddrInc[4]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg~4\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg[6]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[42]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[42], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|address[4]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|address[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_addr[4]~4\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_addr[4]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_plus_one[0]~0\, Qsys_system_Init|nios2_qsys|F_pc_plus_one[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_plus_one[1]~2\, Qsys_system_Init|nios2_qsys|F_pc_plus_one[1]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_plus_one[2]~4\, Qsys_system_Init|nios2_qsys|F_pc_plus_one[2]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_plus_one[3]~6\, Qsys_system_Init|nios2_qsys|F_pc_plus_one[3]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_plus_one[4]~8\, Qsys_system_Init|nios2_qsys|F_pc_plus_one[4]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_plus_one[5]~10\, Qsys_system_Init|nios2_qsys|F_pc_plus_one[5]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_data[39]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_data[39], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal273~0\, Qsys_system_Init|nios2_qsys|Equal273~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[5]\, Qsys_system_Init|nios2_qsys|E_src2_reg[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_wr_dst_reg\, Qsys_system_Init|nios2_qsys|D_wr_dst_reg, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_wr_dst_reg_from_D\, Qsys_system_Init|nios2_qsys|E_wr_dst_reg_from_D, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_iw[16]\, Qsys_system_Init|nios2_qsys|E_iw[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_hbreak_req~0\, Qsys_system_Init|nios2_qsys|E_hbreak_req~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_iw[12]\, Qsys_system_Init|nios2_qsys|E_iw[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_iw[14]\, Qsys_system_Init|nios2_qsys|E_iw[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_iw[15]\, Qsys_system_Init|nios2_qsys|E_iw[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_hbreak_req~1\, Qsys_system_Init|nios2_qsys|E_hbreak_req~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal209~0\, Qsys_system_Init|nios2_qsys|Equal209~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal209~1\, Qsys_system_Init|nios2_qsys|Equal209~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_hbreak_req\, Qsys_system_Init|nios2_qsys|E_hbreak_req, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_wr_dst_reg~0\, Qsys_system_Init|nios2_qsys|E_wr_dst_reg~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_wr_dst_reg_from_E\, Qsys_system_Init|nios2_qsys|M_wr_dst_reg_from_E, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_dst_reg_from_M\, Qsys_system_Init|nios2_qsys|A_wr_dst_reg_from_M, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_mem_nxt~0\, Qsys_system_Init|nios2_qsys|M_ctrl_mem_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_mem\, Qsys_system_Init|nios2_qsys|M_ctrl_mem, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|read_latency_shift_reg~2\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|read_latency_shift_reg~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|read_latency_shift_reg[0]\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|read_latency_shift_reg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~feeder\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_baddr[8]\, Qsys_system_Init|nios2_qsys|A_mem_baddr[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_line_field[3]~2\, Qsys_system_Init|nios2_qsys|d_address_line_field[3]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_line[3]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_wb_line[3]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_data_starting\, Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_data_starting, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_line[3]\, Qsys_system_Init|nios2_qsys|A_dc_wb_line[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_starting~feeder\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_starting~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_starting\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_starting, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_rd_addr_starting\, Qsys_system_Init|nios2_qsys|A_dc_wb_rd_addr_starting, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_rd_data_starting\, Qsys_system_Init|nios2_qsys|A_dc_wb_rd_data_starting, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_rd_data_first_nxt~0\, Qsys_system_Init|nios2_qsys|A_dc_wb_rd_data_first_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_rd_data_first\, Qsys_system_Init|nios2_qsys|A_dc_wb_rd_data_first, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_wr_starting\, Qsys_system_Init|nios2_qsys|A_dc_wb_wr_starting, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_wr_active_nxt~0\, Qsys_system_Init|nios2_qsys|A_dc_wb_wr_active_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_wr_active\, Qsys_system_Init|nios2_qsys|A_dc_wb_wr_active, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_wr_want_dmaster\, Qsys_system_Init|nios2_qsys|A_dc_wb_wr_want_dmaster, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_line_field[3]\, Qsys_system_Init|nios2_qsys|d_address_line_field[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_data[40]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_data[40], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_data[41]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_data[41], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_data[42]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_data[42], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_data[43]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_data[43], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_data[44]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_data[44], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_data[45]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_data[45], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_boot_copier_rom|auto_generated|ram_block1a0\, Qsys_system_Init|epcs_flash|the_boot_copier_rom|auto_generated|ram_block1a0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[25]~8\, Qsys_system_Init|epcs_flash|readdata[25]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[25]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[44]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[44], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|address[6]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|address[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonARegAddrInc[5]~10\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonARegAddrInc[5]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg~3\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg[7]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonARegAddrInc[6]~12\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonARegAddrInc[6]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~10\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[31]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[45]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[45], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|address[7]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|address[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonARegAddrInc[7]~14\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonARegAddrInc[7]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg~1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg[9]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_addr[7]~7\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_addr[7]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_byteenable_nxt[0]~0\, Qsys_system_Init|nios2_qsys|d_byteenable_nxt[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[21]~24\, Qsys_system_Init|epcs_flash|readdata[21]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[21]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_mem_byte_en[0]~7\, Qsys_system_Init|nios2_qsys|E_mem_byte_en[0]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_mem_byte_en[0]\, Qsys_system_Init|nios2_qsys|M_mem_byte_en[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_byte_en[0]\, Qsys_system_Init|nios2_qsys|A_mem_byte_en[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_byteenable_nxt[0]~1\, Qsys_system_Init|nios2_qsys|d_byteenable_nxt[0]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_byteenable[0]\, Qsys_system_Init|nios2_qsys|d_byteenable[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[32]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[32], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|byteenable[0]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|byteenable[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_byteenable[0]~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_byteenable[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[1]~1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|Equal0~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|Equal0~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_st_nxt~0\, Qsys_system_Init|nios2_qsys|M_ctrl_st_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_st\, Qsys_system_Init|nios2_qsys|M_ctrl_st, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ctrl_st\, Qsys_system_Init|nios2_qsys|A_ctrl_st, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_fill_has_started_nxt~0\, Qsys_system_Init|nios2_qsys|A_dc_fill_has_started_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_fill_has_started\, Qsys_system_Init|nios2_qsys|A_dc_fill_has_started, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_fill_dp_offset_nxt[0]~1\, Qsys_system_Init|nios2_qsys|A_dc_fill_dp_offset_nxt[0]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data_cnt[3]~0\, Qsys_system_Init|nios2_qsys|A_dc_rd_data_cnt[3]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_fill_dp_offset[0]\, Qsys_system_Init|nios2_qsys|A_dc_fill_dp_offset[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_fill_dp_offset_nxt[1]~0\, Qsys_system_Init|nios2_qsys|A_dc_fill_dp_offset_nxt[1]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_fill_dp_offset[1]\, Qsys_system_Init|nios2_qsys|A_dc_fill_dp_offset[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_fill_dp_offset_nxt[2]~2\, Qsys_system_Init|nios2_qsys|A_dc_fill_dp_offset_nxt[2]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_fill_dp_offset[2]\, Qsys_system_Init|nios2_qsys|A_dc_fill_dp_offset[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[8]~27\, Qsys_system_Init|nios2_qsys|F_iw[8]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[8]\, Qsys_system_Init|nios2_qsys|D_iw[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[0]\, Qsys_system_Init|nios2_qsys|E_alu_result[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[0]\, Qsys_system_Init|nios2_qsys|M_alu_result[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ld_align_sh8~0\, Qsys_system_Init|nios2_qsys|M_ld_align_sh8~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ld_align_sh8\, Qsys_system_Init|nios2_qsys|A_ld_align_sh8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[1]~30\, Qsys_system_Init|nios2_qsys|E_logic_result[1]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[1]\, Qsys_system_Init|nios2_qsys|E_alu_result[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[1]\, Qsys_system_Init|nios2_qsys|M_alu_result[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal187~0\, Qsys_system_Init|nios2_qsys|Equal187~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_ld16\, Qsys_system_Init|nios2_qsys|M_ctrl_ld16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ld_align_sh16~0\, Qsys_system_Init|nios2_qsys|M_ld_align_sh16~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ld_align_sh16\, Qsys_system_Init|nios2_qsys|A_ld_align_sh16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[1]~18\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[1]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[22]~16\, Qsys_system_Init|nios2_qsys|F_iw[22]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[22]\, Qsys_system_Init|nios2_qsys|D_iw[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ctrl_implicit_dst_eretaddr~39\, Qsys_system_Init|nios2_qsys|F_ctrl_implicit_dst_eretaddr~39, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ctrl_implicit_dst_eretaddr~40\, Qsys_system_Init|nios2_qsys|F_ctrl_implicit_dst_eretaddr~40, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ctrl_implicit_dst_eretaddr~38\, Qsys_system_Init|nios2_qsys|F_ctrl_implicit_dst_eretaddr~38, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_implicit_dst_eretaddr\, Qsys_system_Init|nios2_qsys|D_ctrl_implicit_dst_eretaddr, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_dst_regnum[4]~2\, Qsys_system_Init|nios2_qsys|D_dst_regnum[4]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_dst_regnum[0]~3\, Qsys_system_Init|nios2_qsys|D_dst_regnum[0]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_dst_regnum[0]\, Qsys_system_Init|nios2_qsys|E_dst_regnum[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dst_regnum[0]\, Qsys_system_Init|nios2_qsys|M_dst_regnum[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dst_regnum_from_M[0]\, Qsys_system_Init|nios2_qsys|A_dst_regnum_from_M[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dst_regnum_from_M[1]\, Qsys_system_Init|nios2_qsys|A_dst_regnum_from_M[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dst_regnum_from_M[2]\, Qsys_system_Init|nios2_qsys|A_dst_regnum_from_M[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[27]~0\, Qsys_system_Init|epcs_flash|readdata[27]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[27]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[49]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[49], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1]\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[17]~20\, Qsys_system_Init|nios2_qsys|D_src2[17]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[2]~feeder\, Qsys_system_Init|nios2_qsys|M_src1[2]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[2]\, Qsys_system_Init|nios2_qsys|M_src1[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[2]~2\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[2]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_dst_regnum[4]\, Qsys_system_Init|nios2_qsys|E_dst_regnum[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dst_regnum[4]\, Qsys_system_Init|nios2_qsys|M_dst_regnum[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dst_regnum_from_M[4]\, Qsys_system_Init|nios2_qsys|A_dst_regnum_from_M[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[38]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[38], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[39]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[39], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[40]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[40], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[41]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[41], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[42]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[42], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[43]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[43], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[44]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[44], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[45]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[45], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[5]~feeder\, Qsys_system_Init|nios2_qsys|M_src1[5]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[5]\, Qsys_system_Init|nios2_qsys|M_src1[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[5]~5\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[5]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[6]\, Qsys_system_Init|nios2_qsys|M_src1[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[6]~6\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[6]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[8]~feeder\, Qsys_system_Init|nios2_qsys|M_src1[8]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[8]\, Qsys_system_Init|nios2_qsys|M_src1[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[8]~8\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[8]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[9]~feeder\, Qsys_system_Init|nios2_qsys|M_src1[9]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[9]\, Qsys_system_Init|nios2_qsys|M_src1[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[9]~9\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[9]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[10]~feeder\, Qsys_system_Init|nios2_qsys|M_src1[10]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[10]\, Qsys_system_Init|nios2_qsys|M_src1[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[10]~10\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[10]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[11]~feeder\, Qsys_system_Init|nios2_qsys|M_src1[11]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[11]\, Qsys_system_Init|nios2_qsys|M_src1[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[11]~11\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[11]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[13]~feeder\, Qsys_system_Init|nios2_qsys|M_src1[13]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[13]\, Qsys_system_Init|nios2_qsys|M_src1[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[13]~13\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[13]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[15]\, Qsys_system_Init|nios2_qsys|M_src1[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[15]~15\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[15]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[0]\, Qsys_system_Init|nios2_qsys|M_src2[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|rf_b_rd_port_addr[0]~0\, Qsys_system_Init|nios2_qsys|rf_b_rd_port_addr[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|rf_b_rd_port_addr[1]~1\, Qsys_system_Init|nios2_qsys|rf_b_rd_port_addr[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[24]~20\, Qsys_system_Init|nios2_qsys|F_iw[24]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[24]\, Qsys_system_Init|nios2_qsys|D_iw[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|rf_b_rd_port_addr[2]~2\, Qsys_system_Init|nios2_qsys|rf_b_rd_port_addr[2]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|rf_b_rd_port_addr[3]~3\, Qsys_system_Init|nios2_qsys|rf_b_rd_port_addr[3]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|rf_b_rd_port_addr[4]~4\, Qsys_system_Init|nios2_qsys|rf_b_rd_port_addr[4]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_shift_rot_right~0\, Qsys_system_Init|nios2_qsys|D_ctrl_shift_rot_right~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_shift_rot_right\, Qsys_system_Init|nios2_qsys|E_ctrl_shift_rot_right, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add7~0\, Qsys_system_Init|nios2_qsys|Add7~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add7~1\, Qsys_system_Init|nios2_qsys|Add7~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add7~3\, Qsys_system_Init|nios2_qsys|Add7~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[19]~24\, Qsys_system_Init|nios2_qsys|D_src2[19]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[29]~2\, Qsys_system_Init|epcs_flash|readdata[29]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[29]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[9]\, Qsys_system_Init|nios2_qsys|E_src2_reg[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[25]~6\, Qsys_system_Init|nios2_qsys|M_st_data[25]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[9]\, Qsys_system_Init|nios2_qsys|M_st_data[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[9]\, Qsys_system_Init|nios2_qsys|A_st_data[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[9]~14\, Qsys_system_Init|nios2_qsys|d_writedata[9]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_has_started_nxt~0\, Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_has_started_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_has_started\, Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_has_started, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_fill_starting_d1\, Qsys_system_Init|nios2_qsys|A_dc_fill_starting_d1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_dc_addr_inv~0\, Qsys_system_Init|nios2_qsys|E_ctrl_dc_addr_inv~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_dc_addr_inv\, Qsys_system_Init|nios2_qsys|M_ctrl_dc_addr_inv, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ctrl_dc_addr_inv~feeder\, Qsys_system_Init|nios2_qsys|A_ctrl_dc_addr_inv~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ctrl_dc_addr_inv\, Qsys_system_Init|nios2_qsys|A_ctrl_dc_addr_inv, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_en_d1~0\, Qsys_system_Init|nios2_qsys|A_en_d1~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_en_d1\, Qsys_system_Init|nios2_qsys|A_en_d1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_dc_index_inv~1\, Qsys_system_Init|nios2_qsys|E_ctrl_dc_index_inv~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_dc_index_inv\, Qsys_system_Init|nios2_qsys|M_ctrl_dc_index_inv, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ctrl_dc_index_inv\, Qsys_system_Init|nios2_qsys|A_ctrl_dc_index_inv, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_tag_dcache_management_wr_en~0\, Qsys_system_Init|nios2_qsys|A_dc_tag_dcache_management_wr_en~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_en~4\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_en~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_tag_wr_port_en\, Qsys_system_Init|nios2_qsys|dc_tag_wr_port_en, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_tag_wr_port_en~2\, Qsys_system_Init|nios2_qsys|dc_tag_wr_port_en~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_baddr[11]\, Qsys_system_Init|nios2_qsys|A_mem_baddr[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_tag_wr_port_data[0]~0\, Qsys_system_Init|nios2_qsys|dc_tag_wr_port_data[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_tag_wr_port_addr[0]~0\, Qsys_system_Init|nios2_qsys|dc_tag_wr_port_addr[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_tag_wr_port_addr[1]~1\, Qsys_system_Init|nios2_qsys|dc_tag_wr_port_addr[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_baddr[7]\, Qsys_system_Init|nios2_qsys|A_mem_baddr[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_tag_wr_port_addr[2]~2\, Qsys_system_Init|nios2_qsys|dc_tag_wr_port_addr[2]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_tag_wr_port_addr[3]~3\, Qsys_system_Init|nios2_qsys|dc_tag_wr_port_addr[3]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_tag_wr_port_addr[4]~4\, Qsys_system_Init|nios2_qsys|dc_tag_wr_port_addr[4]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_tag_wr_port_addr[5]~5\, Qsys_system_Init|nios2_qsys|dc_tag_wr_port_addr[5]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~26\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~28\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~29\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[0]~1\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[0]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[1]~2\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[1]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[2]~4\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[2]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[3]~6\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[3]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[4]~8\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[4]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[5]~10\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[5]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[6]~12\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[6]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_tag_rd_port_addr[0]~12\, Qsys_system_Init|nios2_qsys|dc_tag_rd_port_addr[0]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[1]\, Qsys_system_Init|nios2_qsys|M_src2[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[17]\, Qsys_system_Init|nios2_qsys|M_src2[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[17]~17\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[17]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2[17]\, Qsys_system_Init|nios2_qsys|A_mul_src2[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[1]~1\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[18]~feeder\, Qsys_system_Init|nios2_qsys|M_src2[18]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[18]\, Qsys_system_Init|nios2_qsys|M_src2[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[18]~18\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[18]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2[18]\, Qsys_system_Init|nios2_qsys|A_mul_src2[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[2]\, Qsys_system_Init|nios2_qsys|M_src2[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[2]~2\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[2]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[3]\, Qsys_system_Init|nios2_qsys|M_src2[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[19]~feeder\, Qsys_system_Init|nios2_qsys|M_src2[19]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[19]\, Qsys_system_Init|nios2_qsys|M_src2[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[19]~19\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[19]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2[19]\, Qsys_system_Init|nios2_qsys|A_mul_src2[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[3]~3\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[3]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[20]~26\, Qsys_system_Init|nios2_qsys|D_src2[20]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[15]~31\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[15]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_ld8_ld16~0\, Qsys_system_Init|nios2_qsys|E_ctrl_ld8_ld16~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_ld8_ld16\, Qsys_system_Init|nios2_qsys|M_ctrl_ld8_ld16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ld_align_byte2_byte3_fill\, Qsys_system_Init|nios2_qsys|A_ld_align_byte2_byte3_fill, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[28]~56\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[28]~56, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_st_bus~1\, Qsys_system_Init|nios2_qsys|E_st_bus~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_st_bypass\, Qsys_system_Init|nios2_qsys|M_ctrl_st_bypass, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_valid_st_bypass_hit~0\, Qsys_system_Init|nios2_qsys|M_dc_valid_st_bypass_hit~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_valid_st_bypass_hit\, Qsys_system_Init|nios2_qsys|A_dc_valid_st_bypass_hit, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[0]~0\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[0]~1\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[0]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[3]~0\, Qsys_system_Init|nios2_qsys|E_logic_result[3]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_br_cond_nxt~0\, Qsys_system_Init|nios2_qsys|E_ctrl_br_cond_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_br_cond_nxt~1\, Qsys_system_Init|nios2_qsys|E_ctrl_br_cond_nxt~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[1]~13\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[1]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[1]\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc_plus_one[1]\, Qsys_system_Init|nios2_qsys|D_pc_plus_one[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_br_cond\, Qsys_system_Init|nios2_qsys|E_ctrl_br_cond, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_br_cond\, Qsys_system_Init|nios2_qsys|M_ctrl_br_cond, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_bht_wr_en_unfiltered\, Qsys_system_Init|nios2_qsys|M_bht_wr_en_unfiltered, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_bht_data[1]\, Qsys_system_Init|nios2_qsys|E_bht_data[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_br_mispredict\, Qsys_system_Init|nios2_qsys|E_br_mispredict, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_br_mispredict\, Qsys_system_Init|nios2_qsys|M_br_mispredict, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_br_mispredict~_wirecell\, Qsys_system_Init|nios2_qsys|M_br_mispredict~_wirecell, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[0]~0\, Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[0]\, Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_break~1\, Qsys_system_Init|nios2_qsys|D_ctrl_break~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_break\, Qsys_system_Init|nios2_qsys|E_ctrl_break, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_exception~0\, Qsys_system_Init|nios2_qsys|D_ctrl_exception~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_exception~1\, Qsys_system_Init|nios2_qsys|D_ctrl_exception~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_exception~2\, Qsys_system_Init|nios2_qsys|D_ctrl_exception~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_exception\, Qsys_system_Init|nios2_qsys|E_ctrl_exception, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc_plus_one[0]\, Qsys_system_Init|nios2_qsys|D_pc_plus_one[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[0]~11\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[0]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[0]\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_extra_pc[0]~0\, Qsys_system_Init|nios2_qsys|D_extra_pc[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_extra_pc[0]\, Qsys_system_Init|nios2_qsys|E_extra_pc[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[0]~0\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[0]~0\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[0]~feeder\, Qsys_system_Init|nios2_qsys|E_pc[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[0]\, Qsys_system_Init|nios2_qsys|E_pc[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[0]\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_bht_ptr_nxt[0]\, Qsys_system_Init|nios2_qsys|F_bht_ptr_nxt[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_bht_ptr[0]\, Qsys_system_Init|nios2_qsys|F_bht_ptr[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_bht_ptr[0]~feeder\, Qsys_system_Init|nios2_qsys|D_bht_ptr[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_bht_ptr[0]\, Qsys_system_Init|nios2_qsys|D_bht_ptr[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_bht_ptr[0]~feeder\, Qsys_system_Init|nios2_qsys|E_bht_ptr[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_bht_ptr[0]\, Qsys_system_Init|nios2_qsys|E_bht_ptr[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[0]~feeder\, Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[0]\, Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[1]~feeder\, Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[1]\, Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[1]~10\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[1]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[1]~8\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[1]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[1]~feeder\, Qsys_system_Init|nios2_qsys|E_pc[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[1]\, Qsys_system_Init|nios2_qsys|E_pc[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[1]\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_bht_ptr_nxt[1]\, Qsys_system_Init|nios2_qsys|F_bht_ptr_nxt[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_bht_ptr[1]\, Qsys_system_Init|nios2_qsys|F_bht_ptr[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_bht_ptr[1]~feeder\, Qsys_system_Init|nios2_qsys|D_bht_ptr[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_bht_ptr[1]\, Qsys_system_Init|nios2_qsys|D_bht_ptr[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_bht_ptr[1]~feeder\, Qsys_system_Init|nios2_qsys|E_bht_ptr[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_bht_ptr[1]\, Qsys_system_Init|nios2_qsys|E_bht_ptr[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[1]~feeder\, Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[1]\, Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[2]\, Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[2]~15\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[2]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[2]\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ctrl_br_uncond~8\, Qsys_system_Init|nios2_qsys|F_ctrl_br_uncond~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_br_uncond\, Qsys_system_Init|nios2_qsys|D_ctrl_br_uncond, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ctrl_br~0\, Qsys_system_Init|nios2_qsys|F_ctrl_br~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_br\, Qsys_system_Init|nios2_qsys|D_ctrl_br, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_pred_taken~0\, Qsys_system_Init|nios2_qsys|D_br_pred_taken~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~1\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~0\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[2]~8\, Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[2]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[2]~9\, Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[2]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[2]~10\, Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[2]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_bht_ptr_nxt[2]\, Qsys_system_Init|nios2_qsys|F_bht_ptr_nxt[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_bht_ptr[2]\, Qsys_system_Init|nios2_qsys|F_bht_ptr[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_bht_ptr[2]~feeder\, Qsys_system_Init|nios2_qsys|D_bht_ptr[2]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_bht_ptr[2]\, Qsys_system_Init|nios2_qsys|D_bht_ptr[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_bht_ptr[2]~feeder\, Qsys_system_Init|nios2_qsys|E_bht_ptr[2]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_bht_ptr[2]\, Qsys_system_Init|nios2_qsys|E_bht_ptr[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[2]~feeder\, Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[2]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[2]\, Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[3]~17\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[3]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[3]\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~2\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~3\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~4\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[3]\, Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_bht_ptr_nxt[3]\, Qsys_system_Init|nios2_qsys|F_bht_ptr_nxt[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_bht_ptr[3]\, Qsys_system_Init|nios2_qsys|F_bht_ptr[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_bht_ptr[3]~feeder\, Qsys_system_Init|nios2_qsys|D_bht_ptr[3]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_bht_ptr[3]\, Qsys_system_Init|nios2_qsys|D_bht_ptr[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_bht_ptr[3]~feeder\, Qsys_system_Init|nios2_qsys|E_bht_ptr[3]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_bht_ptr[3]\, Qsys_system_Init|nios2_qsys|E_bht_ptr[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[3]~feeder\, Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[3]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[3]\, Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[4]~feeder\, Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[4]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[4]\, Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~6\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~7\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~8\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_bht_ptr_nxt[4]\, Qsys_system_Init|nios2_qsys|F_bht_ptr_nxt[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_bht_ptr[4]\, Qsys_system_Init|nios2_qsys|F_bht_ptr[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_bht_ptr[4]~feeder\, Qsys_system_Init|nios2_qsys|D_bht_ptr[4]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_bht_ptr[4]\, Qsys_system_Init|nios2_qsys|D_bht_ptr[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_bht_ptr[4]\, Qsys_system_Init|nios2_qsys|E_bht_ptr[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[4]~feeder\, Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[4]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[4]\, Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[5]~feeder\, Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[5]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[5]\, Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~10\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~11\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~12\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_bht_ptr_nxt[5]\, Qsys_system_Init|nios2_qsys|F_bht_ptr_nxt[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_bht_ptr[5]\, Qsys_system_Init|nios2_qsys|F_bht_ptr[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_bht_ptr[5]\, Qsys_system_Init|nios2_qsys|D_bht_ptr[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_bht_ptr[5]~feeder\, Qsys_system_Init|nios2_qsys|E_bht_ptr[5]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_bht_ptr[5]\, Qsys_system_Init|nios2_qsys|E_bht_ptr[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[5]~feeder\, Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[5]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[5]\, Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_plus_one[6]~12\, Qsys_system_Init|nios2_qsys|F_pc_plus_one[6]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[5]~21\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[5]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[6]~23\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[6]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[6]\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~14\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~15\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~16\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[6]~feeder\, Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[6]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[6]\, Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_bht_ptr_nxt[6]\, Qsys_system_Init|nios2_qsys|F_bht_ptr_nxt[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_bht_ptr[6]\, Qsys_system_Init|nios2_qsys|F_bht_ptr[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_bht_ptr[6]~feeder\, Qsys_system_Init|nios2_qsys|D_bht_ptr[6]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_bht_ptr[6]\, Qsys_system_Init|nios2_qsys|D_bht_ptr[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_bht_ptr[6]~feeder\, Qsys_system_Init|nios2_qsys|E_bht_ptr[6]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_bht_ptr[6]\, Qsys_system_Init|nios2_qsys|E_bht_ptr[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[6]~feeder\, Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[6]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[6]\, Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[7]~feeder\, Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[7]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[7]\, Qsys_system_Init|nios2_qsys|M_br_cond_taken_history[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_plus_one[7]~14\, Qsys_system_Init|nios2_qsys|F_pc_plus_one[7]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[7]~25\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[7]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[7]\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~18\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~19\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~20\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_bht_ptr_nxt[7]\, Qsys_system_Init|nios2_qsys|F_bht_ptr_nxt[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_bht_ptr[7]\, Qsys_system_Init|nios2_qsys|F_bht_ptr[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_bht_ptr[7]\, Qsys_system_Init|nios2_qsys|D_bht_ptr[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_bht_ptr[7]\, Qsys_system_Init|nios2_qsys|E_bht_ptr[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[7]~feeder\, Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[7]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[7]\, Qsys_system_Init|nios2_qsys|M_bht_ptr_unfiltered[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_bht_data[1]\, Qsys_system_Init|nios2_qsys|M_bht_data[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_bht|the_altsyncram|auto_generated|ram_block1a0\, Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_bht|the_altsyncram|auto_generated|ram_block1a0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_bht_data[0]~feeder\, Qsys_system_Init|nios2_qsys|E_bht_data[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_bht_data[0]\, Qsys_system_Init|nios2_qsys|E_bht_data[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_bht_data[0]\, Qsys_system_Init|nios2_qsys|M_bht_data[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_bht_wr_data_unfiltered[1]~0\, Qsys_system_Init|nios2_qsys|M_bht_wr_data_unfiltered[1]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_extra_pc[1]~1\, Qsys_system_Init|nios2_qsys|D_extra_pc[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_extra_pc[1]\, Qsys_system_Init|nios2_qsys|E_extra_pc[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[3]~2\, Qsys_system_Init|nios2_qsys|E_alu_result[3]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[3]\, Qsys_system_Init|nios2_qsys|E_alu_result[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[3]\, Qsys_system_Init|nios2_qsys|M_alu_result[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_baddr[3]\, Qsys_system_Init|nios2_qsys|A_mem_baddr[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[1]~2\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[1]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[1]~3\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[1]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[2]~4\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[2]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[2]~5\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[2]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_valid_st_bypass_hit_wr_en\, Qsys_system_Init|nios2_qsys|A_dc_valid_st_bypass_hit_wr_en, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[3]~6\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[3]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[4]~7\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[4]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[5]~8\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[5]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[6]~9\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[6]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[7]~10\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[7]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[8]~11\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_addr[8]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[0]~18\, Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[0]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[0]~27\, Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[0]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[1]~19\, Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[1]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[1]~28\, Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[1]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[2]~20\, Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[2]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[2]~29\, Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[2]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[3]~21\, Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[3]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[3]~30\, Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[3]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[4]~22\, Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[4]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[4]~31\, Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[4]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[5]\, Qsys_system_Init|nios2_qsys|M_src2[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[21]~28\, Qsys_system_Init|nios2_qsys|D_src2[21]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[21]\, Qsys_system_Init|nios2_qsys|M_alu_result[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[6]~24\, Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[6]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[6]~33\, Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[6]~33, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[7]~25\, Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[7]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[7]~34\, Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[7]~34, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[8]~26\, Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[8]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[8]~35\, Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[8]~35, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_demux_002|src1_valid\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_demux_002|src1_valid, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal6~0\, Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal6~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal6~1\, Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal6~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter_001|last_channel[3]\, Qsys_system_Init|mm_interconnect_0|limiter_001|last_channel[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|av_waitrequest~0\, Qsys_system_Init|jtag_uart|av_waitrequest~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|av_waitrequest~1\, Qsys_system_Init|jtag_uart|av_waitrequest~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|av_waitrequest\, Qsys_system_Init|jtag_uart|av_waitrequest, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|always2~0\, Qsys_system_Init|jtag_uart|always2~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|fifo_wr~0\, Qsys_system_Init|jtag_uart|fifo_wr~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|fifo_wr\, Qsys_system_Init|jtag_uart|fifo_wr, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|r_val\, Qsys_system_Init|jtag_uart|r_val, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|r_ena1\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|r_ena1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|rvalid0~0\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|rvalid0~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~4, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|state~1\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|state~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|jupdate~0\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|jupdate~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|state~0\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|state~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|state~2\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|state~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|state\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|state, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|r_ena~0\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|r_ena~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[1]~10\, Qsys_system_Init|nios2_qsys|d_writedata[1]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_rd_en\, Qsys_system_Init|nios2_qsys|A_dc_wb_rd_en, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[5]~feeder\, Qsys_system_Init|nios2_qsys|M_st_data[5]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[5]\, Qsys_system_Init|nios2_qsys|M_st_data[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[5]\, Qsys_system_Init|nios2_qsys|A_st_data[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[10]\, Qsys_system_Init|nios2_qsys|E_src2_reg[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[2]\, Qsys_system_Init|nios2_qsys|E_src2_reg[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[26]~7\, Qsys_system_Init|nios2_qsys|M_st_data[26]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[10]\, Qsys_system_Init|nios2_qsys|M_st_data[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg~0\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg[0]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_demux|src1_valid\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_demux|src1_valid, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_demux_001|src1_valid\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_demux_001|src1_valid, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[11]~8\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[11]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[33]~83\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[33]~83, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|DRsize.010\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|DRsize.010, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[15]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[15]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[15]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~22\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[15]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[12]\, Qsys_system_Init|nios2_qsys|E_src2_reg[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[28]~1\, Qsys_system_Init|nios2_qsys|M_st_data[28]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[12]\, Qsys_system_Init|nios2_qsys|M_st_data[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[12]\, Qsys_system_Init|nios2_qsys|A_st_data[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[12]~9\, Qsys_system_Init|nios2_qsys|d_writedata[12]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_offset_nxt[0]~0\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_offset_nxt[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_offset[0]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_offset[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_offset_nxt[1]~1\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_offset_nxt[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_offset[1]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_offset[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_offset_nxt[2]~2\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_offset_nxt[2]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_offset[2]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_offset[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_rd_addr_offset_nxt[0]~0\, Qsys_system_Init|nios2_qsys|A_dc_wb_rd_addr_offset_nxt[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_rd_addr_offset[0]\, Qsys_system_Init|nios2_qsys|A_dc_wb_rd_addr_offset[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_rd_addr_offset_nxt[1]~1\, Qsys_system_Init|nios2_qsys|A_dc_wb_rd_addr_offset_nxt[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_rd_addr_offset[1]\, Qsys_system_Init|nios2_qsys|A_dc_wb_rd_addr_offset[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_rd_addr_offset_nxt[2]~2\, Qsys_system_Init|nios2_qsys|A_dc_wb_rd_addr_offset_nxt[2]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_rd_addr_offset[2]\, Qsys_system_Init|nios2_qsys|A_dc_wb_rd_addr_offset[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_valid_st_writes_mem\, Qsys_system_Init|nios2_qsys|M_valid_st_writes_mem, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_valid_st_writes_mem\, Qsys_system_Init|nios2_qsys|A_valid_st_writes_mem, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_offset_match~0\, Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_offset_match~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_offset_match\, Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_offset_match, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_data_offset_match\, Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_data_offset_match, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[2]~feeder\, Qsys_system_Init|nios2_qsys|M_st_data[2]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[2]\, Qsys_system_Init|nios2_qsys|M_st_data[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[2]\, Qsys_system_Init|nios2_qsys|A_st_data[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[2]~31\, Qsys_system_Init|nios2_qsys|M_dc_st_data[2]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[2]~66\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[2]~66, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[2]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\, Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal4~2\, Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal4~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|always1~3\, Qsys_system_Init|mm_interconnect_0|addr_router_001|always1~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent|m0_write\, Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent|m0_write, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator|wait_latency_counter~1\, Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator|wait_latency_counter~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator|wait_latency_counter[0]\, Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator|wait_latency_counter[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator|wait_latency_counter~2\, Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator|wait_latency_counter~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator|wait_latency_counter[1]\, Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator|wait_latency_counter[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator|wait_latency_counter[0]~0\, Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator|wait_latency_counter[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator|read_latency_shift_reg~0\, Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator|read_latency_shift_reg~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator|read_latency_shift_reg[0]\, Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator|read_latency_shift_reg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator|read_latency_shift_reg~1\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator|read_latency_shift_reg~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator|read_latency_shift_reg[0]\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator|read_latency_shift_reg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator|av_readdata_pre[0]~feeder\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator|av_readdata_pre[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator|av_readdata_pre[0]\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator|av_readdata_pre[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[31]~2\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[31]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|always1~1\, Qsys_system_Init|mm_interconnect_0|addr_router_001|always1~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|always1~0\, Qsys_system_Init|mm_interconnect_0|addr_router_001|always1~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|always1~2\, Qsys_system_Init|mm_interconnect_0|addr_router_001|always1~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter_001|last_channel[4]\, Qsys_system_Init|mm_interconnect_0|limiter_001|last_channel[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter[0]~0\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter~2\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter[0]\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter~1\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter[1]\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator|wait_latency_counter[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~0\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~1\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator|av_waitrequest_generated~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg~0\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg[0]\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre[30]\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator|av_readdata_pre[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[7]~3\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[7]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|Equal0~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|Equal0~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|Equal0~2\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|Equal0~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|monitor_go~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|monitor_go~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|monitor_go\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|monitor_go, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[2]~13\, Qsys_system_Init|nios2_qsys|d_writedata[2]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[2]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[2]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[2]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[2]~25\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[2]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[2]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[3]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[3]~11\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[3]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[3]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_byte_en[1]\, Qsys_system_Init|nios2_qsys|A_mem_byte_en[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[12]~0\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[12]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|write~1\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|write~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[9]~0\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[9]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[9]~1\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[9]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~4\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[9]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count~4\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[0]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count~2\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[1]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count~10\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[2]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count~9\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[3]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count~8\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[4]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count~7\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[5]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count~6\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[6]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count~5\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[7]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count~3\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[8]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|count[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|write~0\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|write~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|write\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|write, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|write1~feeder\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|write1~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|write1\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|write1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|write2\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|write2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[10]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|write_stalled~1\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|write_stalled~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|write_valid\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|write_valid, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|t_dav\, Qsys_system_Init|jtag_uart|t_dav, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|tck_t_dav~0\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|tck_t_dav~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|tck_t_dav\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|tck_t_dav, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|write_stalled~0\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|write_stalled~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|write_stalled\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|write_stalled, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|t_ena~2\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|t_ena~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|rst2\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|rst2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|t_ena~3\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|t_ena~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|t_ena~reg0\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|t_ena~reg0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|fifo_rd~0\, Qsys_system_Init|jtag_uart|fifo_rd~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|fifo_rd~1\, Qsys_system_Init|jtag_uart|fifo_rd~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|fifo_rd~2\, Qsys_system_Init|jtag_uart|fifo_rd~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|wr_rfifo\, Qsys_system_Init|jtag_uart|wr_rfifo, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|read_0\, Qsys_system_Init|jtag_uart|read_0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~5\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[19]~22\, Qsys_system_Init|epcs_flash|readdata[19]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[19]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_mem_byte_en[2]~5\, Qsys_system_Init|nios2_qsys|E_mem_byte_en[2]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_mem_byte_en[2]\, Qsys_system_Init|nios2_qsys|M_mem_byte_en[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_byte_en[2]\, Qsys_system_Init|nios2_qsys|A_mem_byte_en[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_byteenable_nxt[2]~3\, Qsys_system_Init|nios2_qsys|d_byteenable_nxt[2]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_byteenable[2]\, Qsys_system_Init|nios2_qsys|d_byteenable[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[34]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[34], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[17]\, Qsys_system_Init|nios2_qsys|E_src2_reg[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_st_data[17]~6\, Qsys_system_Init|nios2_qsys|E_st_data[17]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[17]\, Qsys_system_Init|nios2_qsys|M_st_data[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[17]\, Qsys_system_Init|nios2_qsys|A_st_data[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[17]~30\, Qsys_system_Init|nios2_qsys|d_writedata[17]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[5]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[5]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[5]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[5]~6\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[5]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[5]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[6]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[6]~4\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[6]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[6]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[5]~6\, Qsys_system_Init|nios2_qsys|d_writedata[5]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[8]\, Qsys_system_Init|nios2_qsys|E_src2_reg[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[24]~5\, Qsys_system_Init|nios2_qsys|M_st_data[24]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[8]\, Qsys_system_Init|nios2_qsys|M_st_data[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[8]~23\, Qsys_system_Init|nios2_qsys|M_dc_st_data[8]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[8]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[9]~3\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[9]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[8]\, Qsys_system_Init|nios2_qsys|A_st_data[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[8]~15\, Qsys_system_Init|nios2_qsys|d_writedata[8]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[9]~25\, Qsys_system_Init|nios2_qsys|M_dc_st_data[9]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[9]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~23\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[13]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~24\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[14]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[7]\, Qsys_system_Init|nios2_qsys|E_src2_reg[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[22]~30\, Qsys_system_Init|nios2_qsys|D_src2[22]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[30]~3\, Qsys_system_Init|epcs_flash|readdata[30]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[30]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[18]\, Qsys_system_Init|nios2_qsys|E_src2_reg[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_st_data[18]~7\, Qsys_system_Init|nios2_qsys|E_st_data[18]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[18]\, Qsys_system_Init|nios2_qsys|M_st_data[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[18]\, Qsys_system_Init|nios2_qsys|A_st_data[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[18]~31\, Qsys_system_Init|nios2_qsys|d_writedata[18]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[10]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[10]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[10]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[10]~0\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[10]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[10]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[23]~11\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[23]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[19]\, Qsys_system_Init|nios2_qsys|E_src2_reg[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_st_data[19]~0\, Qsys_system_Init|nios2_qsys|E_st_data[19]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[19]\, Qsys_system_Init|nios2_qsys|M_st_data[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[19]\, Qsys_system_Init|nios2_qsys|A_st_data[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[19]~27\, Qsys_system_Init|nios2_qsys|d_writedata[19]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[12]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[12]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[12]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[12]~9\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[12]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[12]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[13]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[13]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[13]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[13]~7\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[13]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[13]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[14]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[14]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[14]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[14]~5\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[14]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[14]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[15]~18\, Qsys_system_Init|nios2_qsys|M_dc_st_data[15]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[15]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[15]~16\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[15]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~11\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|src_channel[2]~3\, Qsys_system_Init|mm_interconnect_0|addr_router_001|src_channel[2]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter_001|last_channel[2]\, Qsys_system_Init|mm_interconnect_0|limiter_001|last_channel[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|WideOr1\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|WideOr1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_wr_strobe~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_wr_strobe~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_wr_strobe~1\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_wr_strobe~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|wr_strobe\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|wr_strobe, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|slaveselect_wr_strobe~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|slaveselect_wr_strobe~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[15]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[15]~feeder\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[15]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_wr_strobe\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_wr_strobe, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_wr_strobe\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_wr_strobe, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_slowcount[1]~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_slowcount[1]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|slowcount[1]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|slowcount[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_slowcount[0]~1\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_slowcount[0]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|slowcount[0]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|slowcount[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|Equal2~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|Equal2~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|transmitting~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|transmitting~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|transmitting~1\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|transmitting~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|transmitting\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|transmitting, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_primed~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_primed~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_primed\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_primed, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|write_shift_reg~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|write_shift_reg~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[10]\, Qsys_system_Init|nios2_qsys|A_st_data[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[10]~0\, Qsys_system_Init|nios2_qsys|d_writedata[10]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[16]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[16]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[16]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[16]~26\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[16]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[16]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[16]~26\, Qsys_system_Init|nios2_qsys|M_dc_st_data[16]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[16]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[16]\, Qsys_system_Init|nios2_qsys|A_st_data[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[16]~56\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[16]~56, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[20]\, Qsys_system_Init|nios2_qsys|E_src2_reg[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_st_data[20]~1\, Qsys_system_Init|nios2_qsys|E_st_data[20]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[20]\, Qsys_system_Init|nios2_qsys|M_st_data[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[20]\, Qsys_system_Init|nios2_qsys|A_st_data[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[20]~28\, Qsys_system_Init|nios2_qsys|d_writedata[20]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[21]\, Qsys_system_Init|nios2_qsys|E_src2_reg[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_st_data[21]~2\, Qsys_system_Init|nios2_qsys|E_st_data[21]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[21]\, Qsys_system_Init|nios2_qsys|M_st_data[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[21]\, Qsys_system_Init|nios2_qsys|A_st_data[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[21]~29\, Qsys_system_Init|nios2_qsys|d_writedata[21]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[22]\, Qsys_system_Init|nios2_qsys|E_src2_reg[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[6]\, Qsys_system_Init|nios2_qsys|E_src2_reg[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_st_data[22]~3\, Qsys_system_Init|nios2_qsys|E_st_data[22]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[22]\, Qsys_system_Init|nios2_qsys|M_st_data[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[22]\, Qsys_system_Init|nios2_qsys|A_st_data[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[22]~21\, Qsys_system_Init|nios2_qsys|d_writedata[22]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[20]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[20]~28\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[20]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[20]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[21]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[21]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[21]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[21]~29\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[21]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[21]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[22]~14\, Qsys_system_Init|nios2_qsys|M_dc_st_data[22]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[22]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[22]~32\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[22]~32, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[22]~33\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[22]~33, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[25]~feeder\, Qsys_system_Init|nios2_qsys|M_st_data[25]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|rf_a_rd_port_addr[3]~3\, Qsys_system_Init|nios2_qsys|rf_a_rd_port_addr[3]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[31]~29\, Qsys_system_Init|nios2_qsys|F_iw[31]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[31]\, Qsys_system_Init|nios2_qsys|D_iw[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|rf_a_rd_port_addr[4]~4\, Qsys_system_Init|nios2_qsys|rf_a_rd_port_addr[4]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[7]\, Qsys_system_Init|nios2_qsys|M_src2[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[23]~32\, Qsys_system_Init|nios2_qsys|D_src2[23]~32, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[19]\, Qsys_system_Init|nios2_qsys|M_src1[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1[3]~_Duplicate_1\, Qsys_system_Init|nios2_qsys|A_mul_src1[3]~_Duplicate_1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[19]~19\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[19]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[20]\, Qsys_system_Init|nios2_qsys|W_wr_data[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[8]\, Qsys_system_Init|nios2_qsys|M_src2[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[24]\, Qsys_system_Init|nios2_qsys|W_wr_data[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_sel_fill3~0\, Qsys_system_Init|nios2_qsys|E_rot_sel_fill3~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_sel_fill3\, Qsys_system_Init|nios2_qsys|M_rot_sel_fill3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_mask[3]~0\, Qsys_system_Init|nios2_qsys|E_rot_mask[3]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_mask[3]\, Qsys_system_Init|nios2_qsys|M_rot_mask[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut3[3]~3\, Qsys_system_Init|nios2_qsys|M_rot_lut3[3]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[24]~21\, Qsys_system_Init|nios2_qsys|E_logic_result[24]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~7\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~8\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~9\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~10\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~11\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~12\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~15\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[14]~11\, Qsys_system_Init|nios2_qsys|D_src2[14]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[14]~12\, Qsys_system_Init|nios2_qsys|D_src2[14]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[14]\, Qsys_system_Init|nios2_qsys|E_src2[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~17\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[13]~10\, Qsys_system_Init|nios2_qsys|D_src2[13]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[13]\, Qsys_system_Init|nios2_qsys|E_src2[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~18\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[7]~14\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[7]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[8]~16\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[8]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[9]~18\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[9]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[10]~20\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[10]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[11]~22\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[11]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[12]~24\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[12]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[13]~26\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[13]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[14]~28\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[14]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[15]~30\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[15]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[16]~32\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[16]~32, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[17]~34\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[17]~34, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[18]~36\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[18]~36, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[19]~38\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[19]~38, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[20]~40\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[20]~40, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[21]~42\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[21]~42, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[22]~44\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[22]~44, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[23]~46\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[23]~46, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[24]~48\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[24]~48, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[25]~50\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[25]~50, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[24]~75\, Qsys_system_Init|nios2_qsys|D_src2_reg[24]~75, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[24]\, Qsys_system_Init|nios2_qsys|M_alu_result[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[9]\, Qsys_system_Init|nios2_qsys|M_src2[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[25]~36\, Qsys_system_Init|nios2_qsys|D_src2[25]~36, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[25]~37\, Qsys_system_Init|nios2_qsys|D_src2[25]~37, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[25]\, Qsys_system_Init|nios2_qsys|E_src2[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[25]\, Qsys_system_Init|nios2_qsys|M_src2[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[25]~25\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[25]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2[25]\, Qsys_system_Init|nios2_qsys|A_mul_src2[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[9]~9\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[9]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[10]\, Qsys_system_Init|nios2_qsys|M_src2[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[26]\, Qsys_system_Init|nios2_qsys|W_wr_data[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[11]~0\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[11]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[13]~7\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[13]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[13]~11\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[13]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[9]~1\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[9]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[7]~2\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[7]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[9]~20\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[9]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add7~5\, Qsys_system_Init|nios2_qsys|Add7~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[13]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[5]~3\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[5]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[3]~12\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[3]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[5]~8\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[5]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[31]~14\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[31]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[1]~13\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[1]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[1]~21\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[1]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[5]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[29]~25\, Qsys_system_Init|nios2_qsys|M_rot[29]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[27]\, Qsys_system_Init|nios2_qsys|W_wr_data[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[27]~88\, Qsys_system_Init|nios2_qsys|D_src2_reg[27]~88, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[21]\, Qsys_system_Init|nios2_qsys|M_src1[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1[5]~_Duplicate_1\, Qsys_system_Init|nios2_qsys|A_mul_src1[5]~_Duplicate_1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[21]~21\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[21]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[22]\, Qsys_system_Init|nios2_qsys|M_src1[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1[6]~_Duplicate_1\, Qsys_system_Init|nios2_qsys|A_mul_src1[6]~_Duplicate_1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[22]~22\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[22]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[23]\, Qsys_system_Init|nios2_qsys|M_src1[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1[7]~_Duplicate_1\, Qsys_system_Init|nios2_qsys|A_mul_src1[7]~_Duplicate_1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[23]~23\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[23]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1[8]~_Duplicate_1\, Qsys_system_Init|nios2_qsys|A_mul_src1[8]~_Duplicate_1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[24]\, Qsys_system_Init|nios2_qsys|M_src1[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[24]~24\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[24]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[25]\, Qsys_system_Init|nios2_qsys|M_src1[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1[9]~_Duplicate_1\, Qsys_system_Init|nios2_qsys|A_mul_src1[9]~_Duplicate_1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[25]~25\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[25]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1[10]~_Duplicate_1\, Qsys_system_Init|nios2_qsys|A_mul_src1[10]~_Duplicate_1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[26]\, Qsys_system_Init|nios2_qsys|M_src1[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[26]~26\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[26]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[27]\, Qsys_system_Init|nios2_qsys|M_src1[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1[11]~_Duplicate_1\, Qsys_system_Init|nios2_qsys|A_mul_src1[11]~_Duplicate_1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[27]~27\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[27]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\, Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[28]~77\, Qsys_system_Init|nios2_qsys|D_src1_reg[28]~77, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[28]\, Qsys_system_Init|nios2_qsys|W_wr_data[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[28]~42\, Qsys_system_Init|nios2_qsys|D_src2[28]~42, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\, Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[28]~92\, Qsys_system_Init|nios2_qsys|D_src2_reg[28]~92, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[28]~93\, Qsys_system_Init|nios2_qsys|D_src2_reg[28]~93, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[28]~94\, Qsys_system_Init|nios2_qsys|D_src2_reg[28]~94, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[28]~43\, Qsys_system_Init|nios2_qsys|D_src2[28]~43, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[28]\, Qsys_system_Init|nios2_qsys|E_src2[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~3\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~4\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~5\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~6\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[26]~52\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[26]~52, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[27]~54\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[27]~54, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[28]~56\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[28]~56, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[29]~58\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[29]~58, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[28]~25\, Qsys_system_Init|nios2_qsys|E_logic_result[28]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[28]~91\, Qsys_system_Init|nios2_qsys|D_src2_reg[28]~91, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[28]\, Qsys_system_Init|nios2_qsys|M_alu_result[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[28]~78\, Qsys_system_Init|nios2_qsys|D_src1_reg[28]~78, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[28]~79\, Qsys_system_Init|nios2_qsys|D_src1_reg[28]~79, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[28]\, Qsys_system_Init|nios2_qsys|E_src1[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[28]\, Qsys_system_Init|nios2_qsys|M_src1[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1[12]~_Duplicate_1\, Qsys_system_Init|nios2_qsys|A_mul_src1[12]~_Duplicate_1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[28]~28\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[28]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1[13]~_Duplicate_1\, Qsys_system_Init|nios2_qsys|A_mul_src1[13]~_Duplicate_1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[29]~44\, Qsys_system_Init|nios2_qsys|D_src2[29]~44, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[29]\, Qsys_system_Init|nios2_qsys|M_alu_result[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[29]~96\, Qsys_system_Init|nios2_qsys|D_src2_reg[29]~96, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[29]\, Qsys_system_Init|nios2_qsys|W_wr_data[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[29]~97\, Qsys_system_Init|nios2_qsys|D_src2_reg[29]~97, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[29]~98\, Qsys_system_Init|nios2_qsys|D_src2_reg[29]~98, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[29]~45\, Qsys_system_Init|nios2_qsys|D_src2[29]~45, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[29]\, Qsys_system_Init|nios2_qsys|E_src2[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~2\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[30]~60\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[30]~60, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[29]~26\, Qsys_system_Init|nios2_qsys|E_logic_result[29]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[29]~95\, Qsys_system_Init|nios2_qsys|D_src2_reg[29]~95, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[29]~80\, Qsys_system_Init|nios2_qsys|D_src1_reg[29]~80, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[29]~81\, Qsys_system_Init|nios2_qsys|D_src1_reg[29]~81, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[29]~82\, Qsys_system_Init|nios2_qsys|D_src1_reg[29]~82, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[29]\, Qsys_system_Init|nios2_qsys|E_src1[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[29]\, Qsys_system_Init|nios2_qsys|M_src1[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[29]~29\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[29]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[30]\, Qsys_system_Init|nios2_qsys|M_src1[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1[14]~_Duplicate_1\, Qsys_system_Init|nios2_qsys|A_mul_src1[14]~_Duplicate_1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[30]~30\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[30]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[31]\, Qsys_system_Init|nios2_qsys|M_src1[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1[15]~_Duplicate_1\, Qsys_system_Init|nios2_qsys|A_mul_src1[15]~_Duplicate_1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[31]~31\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[31]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[27]~feeder\, Qsys_system_Init|nios2_qsys|M_src2[27]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[27]\, Qsys_system_Init|nios2_qsys|M_src2[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[27]~27\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[27]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2[27]\, Qsys_system_Init|nios2_qsys|A_mul_src2[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[11]\, Qsys_system_Init|nios2_qsys|M_src2[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[11]~11\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[11]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[12]\, Qsys_system_Init|nios2_qsys|M_src2[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[28]~feeder\, Qsys_system_Init|nios2_qsys|M_src2[28]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[28]\, Qsys_system_Init|nios2_qsys|M_src2[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[28]~28\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[28]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2[28]\, Qsys_system_Init|nios2_qsys|A_mul_src2[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[12]~12\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[12]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[13]\, Qsys_system_Init|nios2_qsys|M_src2[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[29]~feeder\, Qsys_system_Init|nios2_qsys|M_src2[29]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[29]\, Qsys_system_Init|nios2_qsys|M_src2[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[29]~29\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[29]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2[29]\, Qsys_system_Init|nios2_qsys|A_mul_src2[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[13]~13\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[13]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[30]~feeder\, Qsys_system_Init|nios2_qsys|M_src2[30]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[30]\, Qsys_system_Init|nios2_qsys|M_src2[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[30]~30\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[30]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2[30]\, Qsys_system_Init|nios2_qsys|A_mul_src2[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[14]\, Qsys_system_Init|nios2_qsys|M_src2[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[14]~14\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[14]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[15]~14\, Qsys_system_Init|nios2_qsys|D_src2[15]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[15]~15\, Qsys_system_Init|nios2_qsys|D_src2[15]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[15]\, Qsys_system_Init|nios2_qsys|E_src2[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[15]\, Qsys_system_Init|nios2_qsys|M_src2[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[31]~feeder\, Qsys_system_Init|nios2_qsys|M_src2[31]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[31]\, Qsys_system_Init|nios2_qsys|M_src2[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[31]~31\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[31]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2[31]\, Qsys_system_Init|nios2_qsys|A_mul_src2[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[15]~15\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[15]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[16]~16\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[16]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[17]~18\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[17]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[18]~20\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[18]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[19]~22\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[19]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[20]~24\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[20]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[21]~26\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[21]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[22]~28\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[22]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[23]~30\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[23]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[24]~32\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[24]~32, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[25]~34\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[25]~34, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[26]~36\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[26]~36, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[27]~38\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[27]~38, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[28]~40\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[28]~40, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[29]~42\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[29]~42, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[30]~44\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[30]~44, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[30]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[29]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[27]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[22]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[21]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[20]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[15]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[9]~feeder\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[9]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[9]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[8]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[6]~feeder\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[6]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[6]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[3]~feeder\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[3]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[3]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[2]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[1]~feeder\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[1]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[0]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[0]~32\, Qsys_system_Init|nios2_qsys|A_mul_result[0]~32, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_stall_d1~feeder\, Qsys_system_Init|nios2_qsys|A_mul_stall_d1~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_stall_d1\, Qsys_system_Init|nios2_qsys|A_mul_stall_d1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_stall_d2~feeder\, Qsys_system_Init|nios2_qsys|A_mul_stall_d2~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_stall_d2\, Qsys_system_Init|nios2_qsys|A_mul_stall_d2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_stall_d3\, Qsys_system_Init|nios2_qsys|A_mul_stall_d3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[0]\, Qsys_system_Init|nios2_qsys|A_mul_result[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[1]~34\, Qsys_system_Init|nios2_qsys|A_mul_result[1]~34, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[1]\, Qsys_system_Init|nios2_qsys|A_mul_result[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[2]~36\, Qsys_system_Init|nios2_qsys|A_mul_result[2]~36, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[2]\, Qsys_system_Init|nios2_qsys|A_mul_result[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[3]~38\, Qsys_system_Init|nios2_qsys|A_mul_result[3]~38, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[3]\, Qsys_system_Init|nios2_qsys|A_mul_result[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[4]~40\, Qsys_system_Init|nios2_qsys|A_mul_result[4]~40, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[5]~42\, Qsys_system_Init|nios2_qsys|A_mul_result[5]~42, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[6]~44\, Qsys_system_Init|nios2_qsys|A_mul_result[6]~44, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[6]\, Qsys_system_Init|nios2_qsys|A_mul_result[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[7]~46\, Qsys_system_Init|nios2_qsys|A_mul_result[7]~46, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[8]~48\, Qsys_system_Init|nios2_qsys|A_mul_result[8]~48, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[8]\, Qsys_system_Init|nios2_qsys|A_mul_result[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[9]~50\, Qsys_system_Init|nios2_qsys|A_mul_result[9]~50, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[9]\, Qsys_system_Init|nios2_qsys|A_mul_result[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[10]~52\, Qsys_system_Init|nios2_qsys|A_mul_result[10]~52, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[11]~54\, Qsys_system_Init|nios2_qsys|A_mul_result[11]~54, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[12]~56\, Qsys_system_Init|nios2_qsys|A_mul_result[12]~56, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[13]~58\, Qsys_system_Init|nios2_qsys|A_mul_result[13]~58, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[14]~60\, Qsys_system_Init|nios2_qsys|A_mul_result[14]~60, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[15]~62\, Qsys_system_Init|nios2_qsys|A_mul_result[15]~62, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[15]\, Qsys_system_Init|nios2_qsys|A_mul_result[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[16]~64\, Qsys_system_Init|nios2_qsys|A_mul_result[16]~64, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[17]~66\, Qsys_system_Init|nios2_qsys|A_mul_result[17]~66, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[18]~68\, Qsys_system_Init|nios2_qsys|A_mul_result[18]~68, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[19]~70\, Qsys_system_Init|nios2_qsys|A_mul_result[19]~70, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[20]~72\, Qsys_system_Init|nios2_qsys|A_mul_result[20]~72, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[20]\, Qsys_system_Init|nios2_qsys|A_mul_result[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[21]~74\, Qsys_system_Init|nios2_qsys|A_mul_result[21]~74, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[21]\, Qsys_system_Init|nios2_qsys|A_mul_result[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[22]~76\, Qsys_system_Init|nios2_qsys|A_mul_result[22]~76, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[22]\, Qsys_system_Init|nios2_qsys|A_mul_result[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[23]~78\, Qsys_system_Init|nios2_qsys|A_mul_result[23]~78, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[24]~80\, Qsys_system_Init|nios2_qsys|A_mul_result[24]~80, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[25]~82\, Qsys_system_Init|nios2_qsys|A_mul_result[25]~82, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[26]~84\, Qsys_system_Init|nios2_qsys|A_mul_result[26]~84, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[27]~86\, Qsys_system_Init|nios2_qsys|A_mul_result[27]~86, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[27]\, Qsys_system_Init|nios2_qsys|A_mul_result[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[28]~88\, Qsys_system_Init|nios2_qsys|A_mul_result[28]~88, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[29]~90\, Qsys_system_Init|nios2_qsys|A_mul_result[29]~90, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[29]\, Qsys_system_Init|nios2_qsys|A_mul_result[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[30]~92\, Qsys_system_Init|nios2_qsys|A_mul_result[30]~92, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[30]\, Qsys_system_Init|nios2_qsys|A_mul_result[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[12]~16\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[12]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[14]~23\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[14]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[14]~15\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[14]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[8]~18\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[8]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[10]~17\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[10]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[10]~28\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[10]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[14]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[4]~28\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[4]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[6]~19\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[6]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[6]~12\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[6]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[0]~30\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[0]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[2]~29\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[2]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[2]~29\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[2]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[6]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[30]~28\, Qsys_system_Init|nios2_qsys|M_rot[30]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add7~7\, Qsys_system_Init|nios2_qsys|Add7~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add7~9\, Qsys_system_Init|nios2_qsys|Add7~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_rn[4]\, Qsys_system_Init|nios2_qsys|M_rot_rn[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[28]~24\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[28]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[30]~13\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[30]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[26]~25\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[26]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[24]~26\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[24]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[26]~30\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[26]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[30]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[30]~27\, Qsys_system_Init|nios2_qsys|M_rot[30]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[30]~59\, Qsys_system_Init|nios2_qsys|M_rot[30]~59, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_mask[6]~3\, Qsys_system_Init|nios2_qsys|E_rot_mask[6]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_mask[6]\, Qsys_system_Init|nios2_qsys|M_rot_mask[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut3[6]~6\, Qsys_system_Init|nios2_qsys|M_rot_lut3[6]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[30]~27\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[30]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_rot~0\, Qsys_system_Init|nios2_qsys|D_ctrl_rot~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_rot\, Qsys_system_Init|nios2_qsys|E_ctrl_rot, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_shift_rot_left~0\, Qsys_system_Init|nios2_qsys|D_ctrl_shift_rot_left~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_shift_rot_left\, Qsys_system_Init|nios2_qsys|E_ctrl_shift_rot_left, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_pass3~0\, Qsys_system_Init|nios2_qsys|E_rot_pass3~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_pass3\, Qsys_system_Init|nios2_qsys|M_rot_pass3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[30]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[28]~feeder\, Qsys_system_Init|nios2_qsys|M_st_data[28]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[28]\, Qsys_system_Init|nios2_qsys|E_src2_reg[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[28]\, Qsys_system_Init|nios2_qsys|M_st_data[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[23]\, Qsys_system_Init|nios2_qsys|E_src2_reg[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_st_data[23]~4\, Qsys_system_Init|nios2_qsys|E_st_data[23]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[23]\, Qsys_system_Init|nios2_qsys|M_st_data[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[23]\, Qsys_system_Init|nios2_qsys|A_st_data[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[23]~22\, Qsys_system_Init|nios2_qsys|d_writedata[23]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[18]~29\, Qsys_system_Init|nios2_qsys|M_dc_st_data[18]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[18]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~33\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~33, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[18]~31\, Qsys_system_Init|epcs_flash|readdata[18]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[18]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~33\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~33, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[18]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[18]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[24]~feeder\, Qsys_system_Init|nios2_qsys|M_st_data[24]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[24]\, Qsys_system_Init|nios2_qsys|E_src2_reg[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[24]\, Qsys_system_Init|nios2_qsys|M_st_data[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[24]\, Qsys_system_Init|nios2_qsys|A_st_data[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[24]~23\, Qsys_system_Init|nios2_qsys|d_writedata[24]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[23]~19\, Qsys_system_Init|nios2_qsys|M_dc_st_data[23]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[23]~42\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[23]~42, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[23]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_baddr[12]\, Qsys_system_Init|nios2_qsys|A_mem_baddr[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_tag_field[1]~3\, Qsys_system_Init|nios2_qsys|d_address_tag_field[1]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_tag_rd_port_addr[2]~14\, Qsys_system_Init|nios2_qsys|dc_tag_rd_port_addr[2]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_tag_rd_port_addr[3]~15\, Qsys_system_Init|nios2_qsys|dc_tag_rd_port_addr[3]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_tag_rd_port_addr[4]~16\, Qsys_system_Init|nios2_qsys|dc_tag_rd_port_addr[4]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_tag_rd_port_addr[5]~17\, Qsys_system_Init|nios2_qsys|dc_tag_rd_port_addr[5]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_tag_wr_port_data[1]~1\, Qsys_system_Init|nios2_qsys|dc_tag_wr_port_data[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_baddr[13]\, Qsys_system_Init|nios2_qsys|A_mem_baddr[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_tag_wr_port_data[2]~2\, Qsys_system_Init|nios2_qsys|dc_tag_wr_port_data[2]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_baddr[14]\, Qsys_system_Init|nios2_qsys|A_mem_baddr[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_tag_wr_port_data[3]~3\, Qsys_system_Init|nios2_qsys|dc_tag_wr_port_data[3]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_baddr[15]\, Qsys_system_Init|nios2_qsys|A_mem_baddr[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_tag_wr_port_data[4]~5\, Qsys_system_Init|nios2_qsys|dc_tag_wr_port_data[4]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_tag_wr_port_data[5]~4\, Qsys_system_Init|nios2_qsys|dc_tag_wr_port_data[5]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_tag_wr_port_data[6]~6\, Qsys_system_Init|nios2_qsys|dc_tag_wr_port_data[6]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0\, Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_dc_tag|the_altsyncram|auto_generated|ram_block1a0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_actual_tag[1]\, Qsys_system_Init|nios2_qsys|A_dc_actual_tag[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_tag[1]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_wb_tag[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_tag[1]\, Qsys_system_Init|nios2_qsys|A_dc_wb_tag[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_tag_field[1]\, Qsys_system_Init|nios2_qsys|d_address_tag_field[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[48]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[48], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[0]\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|address_reg_a[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~1\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_tag_field[0]~4\, Qsys_system_Init|nios2_qsys|d_address_tag_field[0]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_actual_tag[0]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_actual_tag[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_actual_tag[0]\, Qsys_system_Init|nios2_qsys|A_dc_actual_tag[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_tag[0]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_wb_tag[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_tag[0]\, Qsys_system_Init|nios2_qsys|A_dc_wb_tag[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_tag_field[0]\, Qsys_system_Init|nios2_qsys|d_address_tag_field[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[47]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[47], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a48, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode817w[2]\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode817w[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~12\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[26]~feeder\, Qsys_system_Init|nios2_qsys|M_st_data[26]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[26]\, Qsys_system_Init|nios2_qsys|E_src2_reg[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[26]\, Qsys_system_Init|nios2_qsys|M_st_data[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[26]\, Qsys_system_Init|nios2_qsys|A_st_data[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[26]~25\, Qsys_system_Init|nios2_qsys|d_writedata[26]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[11]~24\, Qsys_system_Init|nios2_qsys|D_src2_reg[11]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[11]\, Qsys_system_Init|nios2_qsys|W_wr_data[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[11]~25\, Qsys_system_Init|nios2_qsys|D_src2_reg[11]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[11]~26\, Qsys_system_Init|nios2_qsys|D_src2_reg[11]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[11]\, Qsys_system_Init|nios2_qsys|E_src2_reg[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[27]~0\, Qsys_system_Init|nios2_qsys|M_st_data[27]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[27]~feeder\, Qsys_system_Init|nios2_qsys|M_st_data[27]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[27]\, Qsys_system_Init|nios2_qsys|E_src2_reg[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[27]\, Qsys_system_Init|nios2_qsys|M_st_data[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[27]\, Qsys_system_Init|nios2_qsys|A_st_data[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[27]~16\, Qsys_system_Init|nios2_qsys|d_writedata[27]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_mem_byte_en[3]~4\, Qsys_system_Init|nios2_qsys|E_mem_byte_en[3]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_mem_byte_en[3]\, Qsys_system_Init|nios2_qsys|M_mem_byte_en[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[25]~24\, Qsys_system_Init|nios2_qsys|M_dc_st_data[25]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[25]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_byte_en[3]\, Qsys_system_Init|nios2_qsys|A_mem_byte_en[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[29]~6\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[29]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[28]\, Qsys_system_Init|nios2_qsys|A_st_data[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[28]~17\, Qsys_system_Init|nios2_qsys|d_writedata[28]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[27]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[27]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[27]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[27]~13\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[27]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[27]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[28]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[28]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[28]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[28]~14\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[28]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[28]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[30]~feeder\, Qsys_system_Init|nios2_qsys|M_st_data[30]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[31]~62\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[31]~62, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[30]~27\, Qsys_system_Init|nios2_qsys|E_logic_result[30]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[30]~99\, Qsys_system_Init|nios2_qsys|D_src2_reg[30]~99, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[30]\, Qsys_system_Init|nios2_qsys|M_alu_result[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[30]\, Qsys_system_Init|nios2_qsys|W_wr_data[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[30]~100\, Qsys_system_Init|nios2_qsys|D_src2_reg[30]~100, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[30]~101\, Qsys_system_Init|nios2_qsys|D_src2_reg[30]~101, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[30]~102\, Qsys_system_Init|nios2_qsys|D_src2_reg[30]~102, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[30]\, Qsys_system_Init|nios2_qsys|E_src2_reg[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[30]\, Qsys_system_Init|nios2_qsys|M_st_data[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[30]\, Qsys_system_Init|nios2_qsys|A_st_data[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[30]~15\, Qsys_system_Init|nios2_qsys|M_dc_st_data[30]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[30]~34\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[30]~34, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[30]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~5\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[30]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[30]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~17\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[30]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[30]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[30]~35\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[30]~35, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0\, Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[29]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[29]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[29]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[29]~15\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[29]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[29]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[30]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[30]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[30]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[30]~16\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[30]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[30]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[26]~27\, Qsys_system_Init|nios2_qsys|M_dc_st_data[26]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[26]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[26]~58\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[26]~58, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~11\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[26]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[26]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[29]~feeder\, Qsys_system_Init|nios2_qsys|M_st_data[29]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[29]\, Qsys_system_Init|nios2_qsys|E_src2_reg[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[29]\, Qsys_system_Init|nios2_qsys|M_st_data[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[29]\, Qsys_system_Init|nios2_qsys|A_st_data[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[29]~18\, Qsys_system_Init|nios2_qsys|d_writedata[29]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0\, Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_dc_victim|the_altsyncram|auto_generated|ram_block1a0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_waitrequest\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_waitrequest, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_update_av_writedata~4\, Qsys_system_Init|nios2_qsys|A_dc_wb_update_av_writedata~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_update_av_writedata\, Qsys_system_Init|nios2_qsys|A_dc_wb_update_av_writedata, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[29]~34\, Qsys_system_Init|nios2_qsys|d_writedata[29]~34, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[29]\, Qsys_system_Init|nios2_qsys|d_writedata[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[30]~19\, Qsys_system_Init|nios2_qsys|d_writedata[30]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[30]\, Qsys_system_Init|nios2_qsys|d_writedata[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[31]~feeder\, Qsys_system_Init|nios2_qsys|M_st_data[31]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[31]~86\, Qsys_system_Init|nios2_qsys|D_src1_reg[31]~86, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[31]\, Qsys_system_Init|nios2_qsys|M_alu_result[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[31]~103\, Qsys_system_Init|nios2_qsys|D_src2_reg[31]~103, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[31]~104\, Qsys_system_Init|nios2_qsys|D_src2_reg[31]~104, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[31]~118\, Qsys_system_Init|nios2_qsys|D_src2_reg[31]~118, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[31]\, Qsys_system_Init|nios2_qsys|E_src2_reg[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[31]\, Qsys_system_Init|nios2_qsys|M_st_data[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[31]\, Qsys_system_Init|nios2_qsys|A_st_data[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[31]~20\, Qsys_system_Init|nios2_qsys|d_writedata[31]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[31]\, Qsys_system_Init|nios2_qsys|d_writedata[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_byteenable_nxt[3]~2\, Qsys_system_Init|nios2_qsys|d_byteenable_nxt[3]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_byteenable[3]\, Qsys_system_Init|nios2_qsys|d_byteenable[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[35]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[35], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a80, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a56, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~18\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~19\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[26]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[26]~31\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[26]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[26]~9\, Qsys_system_Init|epcs_flash|readdata[26]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[26]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[26]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[26]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[26]~59\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[26]~59, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[31]~21\, Qsys_system_Init|nios2_qsys|M_dc_st_data[31]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[31]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[31]~46\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[31]~46, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~6\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[31]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[31]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~8\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~9\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[31]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[31]~23\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[31]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[31]~4\, Qsys_system_Init|epcs_flash|readdata[31]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[31]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[31]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[31]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[31]~47\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[31]~47, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a1\, Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_dc_data|the_altsyncram|auto_generated|ram_block1a1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[31]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[31]~17\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[31]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[31]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[28]\, Qsys_system_Init|nios2_qsys|d_writedata[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~16\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~17\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[25]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~26\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[25]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[25]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[25]\, Qsys_system_Init|nios2_qsys|A_st_data[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[25]~52\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[25]~52, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[25]~53\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[25]~53, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[26]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[26]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[26]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[26]~22\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[26]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[26]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[27]\, Qsys_system_Init|nios2_qsys|d_writedata[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~14\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~15\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[24]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~28\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[24]~7\, Qsys_system_Init|epcs_flash|readdata[24]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[24]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~37\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~37, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[24]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[24]~22\, Qsys_system_Init|nios2_qsys|M_dc_st_data[24]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[24]~48\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[24]~48, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[24]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[24]~49\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[24]~49, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[25]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[25]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[25]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[25]~21\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[25]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[25]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[26]\, Qsys_system_Init|nios2_qsys|d_writedata[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~13\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[23]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[10]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~29\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[10]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~77\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~77, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[11]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[11]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[11]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~30\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[11]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~79\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~79, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~18\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[26]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[26]~17\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[26]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~10\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[27]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[27]~9\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[27]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~11\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[28]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[28]~10\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[28]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~12\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[29]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[29]~5\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[29]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_rd~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_rd~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_rd\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_rd, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_rd_d1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_rd_d1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[0]~12\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[0]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[29]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[29]~11\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[29]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~13\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[30]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[30]~12\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[30]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~14\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[31]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[31]~13\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[31]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[35]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[35], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|byteenable[3]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|byteenable[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_byteenable[3]~2\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_byteenable[3]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|Qsys_system_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|Qsys_system_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|Equal0~1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|Equal0~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[12]~7\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[12]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[12]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[12]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[12]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[12]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~31\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[12]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~81\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~81, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~82\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~82, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[13]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~80\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~80, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[12]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~78\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~78, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[11]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[9]~10\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[9]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[9]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~26\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[9]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~71\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~71, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~72\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~72, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[10]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~33\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~33, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[7]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|Equal0~3\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|Equal0~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[7]~feeder\, Qsys_system_Init|nios2_qsys|M_st_data[7]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[7]\, Qsys_system_Init|nios2_qsys|M_st_data[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[7]\, Qsys_system_Init|nios2_qsys|A_st_data[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[7]~2\, Qsys_system_Init|nios2_qsys|d_writedata[7]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[7]\, Qsys_system_Init|nios2_qsys|d_writedata[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~29\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[7]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[7]~28\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[7]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~5\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[16]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[16]~4\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[16]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~32\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~32, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[18]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[18]~31\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[18]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~16\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[19]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~7\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[19]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[19]~6\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[19]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~6\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[20]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~25\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[21]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~26\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[21]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[21]~25\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[21]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~15\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[22]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[22]~14\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[22]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~28\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[23]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~16\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[23]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[23]~15\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[23]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[34]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[34], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|byteenable[2]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|byteenable[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_byteenable[2]~1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_byteenable[2]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|Qsys_system_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|Qsys_system_nios2_qsys_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~15\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[20]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[20]~5\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[20]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~6\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[19]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~33\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~33, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~5\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[20]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~31\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~32\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~32, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[21]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~34\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~34, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[20]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[20]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~18\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[17]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~20\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[17]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[17]~19\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[17]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[5]~4\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[5]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[5]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~3\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[3]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[3]~1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[3]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[3]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~18\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~19\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[4]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[4]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[4]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[4]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~7\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[4]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~35\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~35, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~36\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~36, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[5]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[5]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[5]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[5]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~19\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[5]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~59\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~59, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~60\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~60, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[6]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[6]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~21\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[6]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|Mux30~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|Mux30~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[7]~8\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[7]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[7]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[7]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[7]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[7]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~24\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[7]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~67\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~67, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~68\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~68, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[8]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[8]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~25\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[8]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~69\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~69, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~70\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~70, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[9]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[9]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[9]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[9]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~27\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[6]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[6]\, Qsys_system_Init|nios2_qsys|M_st_data[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[6]\, Qsys_system_Init|nios2_qsys|A_st_data[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[6]~4\, Qsys_system_Init|nios2_qsys|d_writedata[6]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[6]\, Qsys_system_Init|nios2_qsys|d_writedata[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~27\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[6]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[6]~26\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[6]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~8\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[23]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[23]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~20\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[23]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[23]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[23]~43\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[23]~43, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[24]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[24]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[24]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[24]~20\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[24]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[24]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[24]\, Qsys_system_Init|nios2_qsys|d_writedata[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~61\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~61, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~62\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[18]~62, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~32\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~32, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[18]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[18]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[18]~62\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[18]~62, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[18]~63\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[18]~63, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[23]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[23]~19\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[23]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[23]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[23]\, Qsys_system_Init|nios2_qsys|d_writedata[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~4\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~5\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[29]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~18\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~36\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~36, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[29]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[29]~10\, Qsys_system_Init|nios2_qsys|M_dc_st_data[29]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[29]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[29]~24\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[29]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[29]~25\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[29]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[28]~7\, Qsys_system_Init|nios2_qsys|M_dc_st_data[28]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[28]~18\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[28]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~3\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[28]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[28]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~10\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[28]~1\, Qsys_system_Init|epcs_flash|readdata[28]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[28]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[28]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[28]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[28]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[28]~19\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[28]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[30]~13\, Qsys_system_Init|nios2_qsys|M_inst_result[30]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_op_rdctl~0\, Qsys_system_Init|nios2_qsys|E_op_rdctl~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_op_rdctl\, Qsys_system_Init|nios2_qsys|E_op_rdctl, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_rdctl_inst\, Qsys_system_Init|nios2_qsys|M_ctrl_rdctl_inst, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[30]\, Qsys_system_Init|nios2_qsys|A_inst_result[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ctrl_ld16\, Qsys_system_Init|nios2_qsys|A_ctrl_ld16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_baddr[0]\, Qsys_system_Init|nios2_qsys|A_mem_baddr[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_ld_data_sign_bit~0\, Qsys_system_Init|nios2_qsys|A_slow_ld_data_sign_bit~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_baddr[1]\, Qsys_system_Init|nios2_qsys|A_mem_baddr[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_ld_data_sign_bit~1\, Qsys_system_Init|nios2_qsys|A_slow_ld_data_sign_bit~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_ld_data_sign_bit~2\, Qsys_system_Init|nios2_qsys|A_slow_ld_data_sign_bit~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[6]~6\, Qsys_system_Init|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[6]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ld_bus~0\, Qsys_system_Init|nios2_qsys|E_ld_bus~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ld_bus~1\, Qsys_system_Init|nios2_qsys|E_ld_bus~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_ld_bypass\, Qsys_system_Init|nios2_qsys|M_ctrl_ld_bypass, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ctrl_ld_bypass\, Qsys_system_Init|nios2_qsys|A_ctrl_ld_bypass, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result_en~0\, Qsys_system_Init|nios2_qsys|A_slow_inst_result_en~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[30]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[30]~102\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[30]~102, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[30]~103\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[30]~103, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[30]~104\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[30]~104, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[27]~89\, Qsys_system_Init|nios2_qsys|D_src2_reg[27]~89, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[27]~90\, Qsys_system_Init|nios2_qsys|D_src2_reg[27]~90, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[27]~40\, Qsys_system_Init|nios2_qsys|D_src2[27]~40, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[27]~41\, Qsys_system_Init|nios2_qsys|D_src2[27]~41, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[27]\, Qsys_system_Init|nios2_qsys|E_src2[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[27]~24\, Qsys_system_Init|nios2_qsys|E_logic_result[27]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[27]~87\, Qsys_system_Init|nios2_qsys|D_src2_reg[27]~87, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[27]\, Qsys_system_Init|nios2_qsys|M_alu_result[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[27]~74\, Qsys_system_Init|nios2_qsys|D_src1_reg[27]~74, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[27]~75\, Qsys_system_Init|nios2_qsys|D_src1_reg[27]~75, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[27]~76\, Qsys_system_Init|nios2_qsys|D_src1_reg[27]~76, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[27]\, Qsys_system_Init|nios2_qsys|E_src1[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[27]~8\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[27]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[29]~15\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[29]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[29]~9\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[29]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[23]~10\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[23]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[25]~22\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[25]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[29]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[19]~4\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[19]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[21]~11\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[21]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[21]~10\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[21]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[15]~6\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[15]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[17]~5\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[17]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[17]~23\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[17]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[21]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[29]~24\, Qsys_system_Init|nios2_qsys|M_rot[29]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[29]~58\, Qsys_system_Init|nios2_qsys|M_rot[29]~58, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_mask[5]~2\, Qsys_system_Init|nios2_qsys|E_rot_mask[5]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_mask[5]\, Qsys_system_Init|nios2_qsys|M_rot_mask[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut3[5]~5\, Qsys_system_Init|nios2_qsys|M_rot_lut3[5]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[29]~26\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[29]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[29]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[29]~8\, Qsys_system_Init|nios2_qsys|M_inst_result[29]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[29]\, Qsys_system_Init|nios2_qsys|A_inst_result[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[5]~5\, Qsys_system_Init|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[5]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[29]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[29]~99\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[29]~99, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[29]~100\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[29]~100, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[29]~101\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[29]~101, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[26]~71\, Qsys_system_Init|nios2_qsys|D_src1_reg[26]~71, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[26]\, Qsys_system_Init|nios2_qsys|M_alu_result[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[26]~72\, Qsys_system_Init|nios2_qsys|D_src1_reg[26]~72, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[26]~73\, Qsys_system_Init|nios2_qsys|D_src1_reg[26]~73, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[26]\, Qsys_system_Init|nios2_qsys|E_src1[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[26]~23\, Qsys_system_Init|nios2_qsys|E_logic_result[26]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[26]~83\, Qsys_system_Init|nios2_qsys|D_src2_reg[26]~83, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[26]~84\, Qsys_system_Init|nios2_qsys|D_src2_reg[26]~84, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[26]~85\, Qsys_system_Init|nios2_qsys|D_src2_reg[26]~85, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[26]~86\, Qsys_system_Init|nios2_qsys|D_src2_reg[26]~86, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[26]~38\, Qsys_system_Init|nios2_qsys|D_src2[26]~38, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[26]~39\, Qsys_system_Init|nios2_qsys|D_src2[26]~39, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[26]\, Qsys_system_Init|nios2_qsys|E_src2[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[26]\, Qsys_system_Init|nios2_qsys|M_src2[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[26]~26\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[26]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2[26]\, Qsys_system_Init|nios2_qsys|A_mul_src2[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[10]~10\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[10]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[28]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[28]\, Qsys_system_Init|nios2_qsys|A_mul_result[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[28]~5\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[28]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[22]~27\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[22]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[24]~18\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[24]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[28]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[18]~21\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[18]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[20]~6\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[20]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[16]~22\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[16]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[16]~19\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[16]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[20]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[28]~21\, Qsys_system_Init|nios2_qsys|M_rot[28]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[4]~4\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[4]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[4]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[12]~7\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[12]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[8]~16\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[8]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[12]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[28]~22\, Qsys_system_Init|nios2_qsys|M_rot[28]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[28]~57\, Qsys_system_Init|nios2_qsys|M_rot[28]~57, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_mask[4]~1\, Qsys_system_Init|nios2_qsys|E_rot_mask[4]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_mask[4]\, Qsys_system_Init|nios2_qsys|M_rot_mask[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut3[4]~4\, Qsys_system_Init|nios2_qsys|M_rot_lut3[4]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[28]~25\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[28]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[28]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[28]~5\, Qsys_system_Init|nios2_qsys|M_inst_result[28]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[28]\, Qsys_system_Init|nios2_qsys|A_inst_result[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[4]~4\, Qsys_system_Init|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[4]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[28]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[28]~96\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[28]~96, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[28]~97\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[28]~97, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[28]~98\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[28]~98, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[24]~65\, Qsys_system_Init|nios2_qsys|D_src1_reg[24]~65, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[24]~66\, Qsys_system_Init|nios2_qsys|D_src1_reg[24]~66, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[24]~67\, Qsys_system_Init|nios2_qsys|D_src1_reg[24]~67, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[24]\, Qsys_system_Init|nios2_qsys|E_src1[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[25]~9\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[25]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[27]~1\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[27]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[23]~26\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[23]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[27]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[19]~2\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[19]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[15]~27\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[15]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[19]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[27]~18\, Qsys_system_Init|nios2_qsys|M_rot[27]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[11]~3\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[11]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[7]~24\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[7]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[11]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[3]~0\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[3]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[31]~25\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[31]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[3]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[27]~19\, Qsys_system_Init|nios2_qsys|M_rot[27]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[27]~56\, Qsys_system_Init|nios2_qsys|M_rot[27]~56, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[27]~24\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[27]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[27]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[3]~3\, Qsys_system_Init|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[3]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[27]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[27]~93\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[27]~93, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[27]~94\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[27]~94, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[27]~95\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[27]~95, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[24]~76\, Qsys_system_Init|nios2_qsys|D_src2_reg[24]~76, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[24]~77\, Qsys_system_Init|nios2_qsys|D_src2_reg[24]~77, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[24]~78\, Qsys_system_Init|nios2_qsys|D_src2_reg[24]~78, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[24]~34\, Qsys_system_Init|nios2_qsys|D_src2[24]~34, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[24]~35\, Qsys_system_Init|nios2_qsys|D_src2[24]~35, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[24]\, Qsys_system_Init|nios2_qsys|E_src2[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[24]~feeder\, Qsys_system_Init|nios2_qsys|M_src2[24]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[24]\, Qsys_system_Init|nios2_qsys|M_src2[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[24]~24\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[24]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2[24]\, Qsys_system_Init|nios2_qsys|A_mul_src2[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[8]~8\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[8]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[26]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[26]\, Qsys_system_Init|nios2_qsys|A_mul_result[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[10]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[2]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[26]~40\, Qsys_system_Init|nios2_qsys|M_rot[26]~40, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[18]~31\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[18]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[18]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[26]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[26]~39\, Qsys_system_Init|nios2_qsys|M_rot[26]~39, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[26]~55\, Qsys_system_Init|nios2_qsys|M_rot[26]~55, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_mask[2]~7\, Qsys_system_Init|nios2_qsys|E_rot_mask[2]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_mask[2]\, Qsys_system_Init|nios2_qsys|M_rot_mask[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut3[2]~2\, Qsys_system_Init|nios2_qsys|M_rot_lut3[2]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[26]~23\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[26]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[26]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[2]~2\, Qsys_system_Init|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[2]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[26]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[26]~25\, Qsys_system_Init|nios2_qsys|M_inst_result[26]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[26]\, Qsys_system_Init|nios2_qsys|A_inst_result[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[26]~90\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[26]~90, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[26]~91\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[26]~91, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[26]~92\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[26]~92, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[20]~53\, Qsys_system_Init|nios2_qsys|D_src1_reg[20]~53, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[20]~17\, Qsys_system_Init|nios2_qsys|E_logic_result[20]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[20]~59\, Qsys_system_Init|nios2_qsys|D_src2_reg[20]~59, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[20]\, Qsys_system_Init|nios2_qsys|M_alu_result[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[20]~54\, Qsys_system_Init|nios2_qsys|D_src1_reg[20]~54, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[20]~55\, Qsys_system_Init|nios2_qsys|D_src1_reg[20]~55, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[20]\, Qsys_system_Init|nios2_qsys|E_src1[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[20]\, Qsys_system_Init|nios2_qsys|M_src1[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1[4]~_Duplicate_1\, Qsys_system_Init|nios2_qsys|A_mul_src1[4]~_Duplicate_1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[20]~20\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[20]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[25]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[25]\, Qsys_system_Init|nios2_qsys|A_mul_result[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[25]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[17]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[25]~15\, Qsys_system_Init|nios2_qsys|M_rot[25]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[9]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[1]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[25]~16\, Qsys_system_Init|nios2_qsys|M_rot[25]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[25]~54\, Qsys_system_Init|nios2_qsys|M_rot[25]~54, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_mask[1]~5\, Qsys_system_Init|nios2_qsys|E_rot_mask[1]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_mask[1]\, Qsys_system_Init|nios2_qsys|M_rot_mask[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut3[1]~1\, Qsys_system_Init|nios2_qsys|M_rot_lut3[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[25]~22\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[25]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[25]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[25]\, Qsys_system_Init|nios2_qsys|M_alu_result[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[25]~18\, Qsys_system_Init|nios2_qsys|M_inst_result[25]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[25]\, Qsys_system_Init|nios2_qsys|A_inst_result[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[1]~1\, Qsys_system_Init|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[25]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[25]~87\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[25]~87, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[25]~88\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[25]~88, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[25]~89\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[25]~89, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[23]\, Qsys_system_Init|nios2_qsys|M_alu_result[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[23]~62\, Qsys_system_Init|nios2_qsys|D_src1_reg[23]~62, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[23]\, Qsys_system_Init|nios2_qsys|W_wr_data[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[23]~63\, Qsys_system_Init|nios2_qsys|D_src1_reg[23]~63, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[23]~64\, Qsys_system_Init|nios2_qsys|D_src1_reg[23]~64, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[23]\, Qsys_system_Init|nios2_qsys|E_src1[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[23]~20\, Qsys_system_Init|nios2_qsys|E_logic_result[23]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[23]~71\, Qsys_system_Init|nios2_qsys|D_src2_reg[23]~71, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[23]~72\, Qsys_system_Init|nios2_qsys|D_src2_reg[23]~72, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[23]~73\, Qsys_system_Init|nios2_qsys|D_src2_reg[23]~73, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[23]~74\, Qsys_system_Init|nios2_qsys|D_src2_reg[23]~74, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[23]~33\, Qsys_system_Init|nios2_qsys|D_src2[23]~33, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[23]\, Qsys_system_Init|nios2_qsys|E_src2[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[23]~feeder\, Qsys_system_Init|nios2_qsys|M_src2[23]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[23]\, Qsys_system_Init|nios2_qsys|M_src2[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[23]~23\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[23]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2[23]\, Qsys_system_Init|nios2_qsys|A_mul_src2[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[7]~7\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[7]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[24]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[24]\, Qsys_system_Init|nios2_qsys|A_mul_result[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[0]~0\, Qsys_system_Init|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[24]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[24]~16\, Qsys_system_Init|nios2_qsys|M_inst_result[24]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[24]\, Qsys_system_Init|nios2_qsys|A_inst_result[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[24]~84\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[24]~84, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[16]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[24]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[24]~12\, Qsys_system_Init|nios2_qsys|M_rot[24]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[24]~53\, Qsys_system_Init|nios2_qsys|M_rot[24]~53, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_mask[0]~4\, Qsys_system_Init|nios2_qsys|E_rot_mask[0]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_mask[0]\, Qsys_system_Init|nios2_qsys|M_rot_mask[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut3[0]~0\, Qsys_system_Init|nios2_qsys|M_rot_lut3[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[24]~21\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[24]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[24]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[24]~85\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[24]~85, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[24]~86\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[24]~86, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[25]\, Qsys_system_Init|nios2_qsys|W_wr_data[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[25]~68\, Qsys_system_Init|nios2_qsys|D_src1_reg[25]~68, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[25]~69\, Qsys_system_Init|nios2_qsys|D_src1_reg[25]~69, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[25]~70\, Qsys_system_Init|nios2_qsys|D_src1_reg[25]~70, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[25]\, Qsys_system_Init|nios2_qsys|E_src1[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[25]~22\, Qsys_system_Init|nios2_qsys|E_logic_result[25]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[25]~79\, Qsys_system_Init|nios2_qsys|D_src2_reg[25]~79, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[25]~80\, Qsys_system_Init|nios2_qsys|D_src2_reg[25]~80, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[25]~81\, Qsys_system_Init|nios2_qsys|D_src2_reg[25]~81, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[25]~82\, Qsys_system_Init|nios2_qsys|D_src2_reg[25]~82, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[25]\, Qsys_system_Init|nios2_qsys|E_src2_reg[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[25]\, Qsys_system_Init|nios2_qsys|M_st_data[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[25]~24\, Qsys_system_Init|nios2_qsys|d_writedata[25]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[25]\, Qsys_system_Init|nios2_qsys|d_writedata[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~17\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[25]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[25]~16\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[25]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~17\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[24]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~9\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[24]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[24]~8\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[24]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~2\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[27]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[27]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~7\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[27]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[27]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[27]~2\, Qsys_system_Init|nios2_qsys|M_dc_st_data[27]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[27]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[27]~7\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[27]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[27]~8\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[27]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[22]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[22]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[22]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[22]~18\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[22]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[22]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[22]\, Qsys_system_Init|nios2_qsys|d_writedata[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~47\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~47, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~48\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[21]~48, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~13\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~14\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[21]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[21]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[21]~12\, Qsys_system_Init|nios2_qsys|M_dc_st_data[21]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[21]~28\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[21]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[21]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[21]~29\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[21]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[19]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[19]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[19]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[19]~27\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[19]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[19]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[21]\, Qsys_system_Init|nios2_qsys|d_writedata[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~59\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~59, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~60\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[17]~60, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~32\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~32, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[17]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[17]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~29\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[17]~30\, Qsys_system_Init|epcs_flash|readdata[17]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[17]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~30\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~31\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[17]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[17]~28\, Qsys_system_Init|nios2_qsys|M_dc_st_data[17]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[17]~60\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[17]~60, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[17]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[17]~61\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[17]~61, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[18]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[18]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[18]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[18]~31\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[18]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[18]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[20]\, Qsys_system_Init|nios2_qsys|d_writedata[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~39\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~39, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~40\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[16]~40, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~22\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[16]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[16]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~27\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[16]~20\, Qsys_system_Init|epcs_flash|readdata[16]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[16]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~28\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[16]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[16]~57\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[16]~57, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[17]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[17]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[17]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[17]~30\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[17]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[17]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[10]\, Qsys_system_Init|nios2_qsys|d_writedata[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|control_wr_strobe\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|control_wr_strobe, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|SSO_reg\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|SSO_reg, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|always6~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|always6~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[15]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[15]~feeder\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[15]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_wr_strobe\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_wr_strobe, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[15]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[15]~18\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[15]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[15]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[15]~17\, Qsys_system_Init|epcs_flash|readdata[15]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[15]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~19\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[15]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[15]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[32]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[32], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[4]~8\, Qsys_system_Init|nios2_qsys|d_writedata[4]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[4]\, Qsys_system_Init|nios2_qsys|d_writedata[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[11]\, Qsys_system_Init|nios2_qsys|M_st_data[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[11]\, Qsys_system_Init|nios2_qsys|A_st_data[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[11]~12\, Qsys_system_Init|nios2_qsys|d_writedata[11]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[11]\, Qsys_system_Init|nios2_qsys|d_writedata[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[33]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[33], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a64, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a40, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~33\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~33, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~34\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[15]~34, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~18\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|rvalid~0\, Qsys_system_Init|jtag_uart|rvalid~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|rvalid\, Qsys_system_Init|jtag_uart|rvalid, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~19\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[15]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[15]\, Qsys_system_Init|nios2_qsys|A_st_data[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[15]~40\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[15]~40, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[15]~41\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[15]~41, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[15]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[15]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[15]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[15]~3\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[15]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[15]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[19]\, Qsys_system_Init|nios2_qsys|d_writedata[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~45\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~45, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~46\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[20]~46, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[20]~23\, Qsys_system_Init|epcs_flash|readdata[20]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[20]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~25\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[20]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[20]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~14\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[20]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[20]~6\, Qsys_system_Init|nios2_qsys|M_dc_st_data[20]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[20]~16\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[20]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[20]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[20]~17\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[20]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[11]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[11]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[11]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[11]~12\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[11]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[11]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[18]\, Qsys_system_Init|nios2_qsys|d_writedata[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~6\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~7\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[30]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[30]~65\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[30]~65, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[30]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[30]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[31]~66\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[31]~66, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[31]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[31]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a22\, Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[29]~31\, Qsys_system_Init|nios2_qsys|F_iw[29]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[29]\, Qsys_system_Init|nios2_qsys|D_iw[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|rf_a_rd_port_addr[2]~2\, Qsys_system_Init|nios2_qsys|rf_a_rd_port_addr[2]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[22]~59\, Qsys_system_Init|nios2_qsys|D_src1_reg[22]~59, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[22]\, Qsys_system_Init|nios2_qsys|W_wr_data[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[22]~60\, Qsys_system_Init|nios2_qsys|D_src1_reg[22]~60, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[22]~61\, Qsys_system_Init|nios2_qsys|D_src1_reg[22]~61, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[22]\, Qsys_system_Init|nios2_qsys|E_src1[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[22]~19\, Qsys_system_Init|nios2_qsys|E_logic_result[22]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[22]~67\, Qsys_system_Init|nios2_qsys|D_src2_reg[22]~67, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[22]\, Qsys_system_Init|nios2_qsys|M_alu_result[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[22]~68\, Qsys_system_Init|nios2_qsys|D_src2_reg[22]~68, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[22]~69\, Qsys_system_Init|nios2_qsys|D_src2_reg[22]~69, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[22]~70\, Qsys_system_Init|nios2_qsys|D_src2_reg[22]~70, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[22]~31\, Qsys_system_Init|nios2_qsys|D_src2[22]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[22]\, Qsys_system_Init|nios2_qsys|E_src2[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[22]~feeder\, Qsys_system_Init|nios2_qsys|M_src2[22]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[22]\, Qsys_system_Init|nios2_qsys|M_src2[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[22]~22\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[22]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2[22]\, Qsys_system_Init|nios2_qsys|A_mul_src2[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[6]\, Qsys_system_Init|nios2_qsys|M_src2[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[6]~6\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[6]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[23]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[23]\, Qsys_system_Init|nios2_qsys|A_mul_result[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[23]~22\, Qsys_system_Init|nios2_qsys|M_inst_result[23]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[23]\, Qsys_system_Init|nios2_qsys|A_inst_result[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[7]~7\, Qsys_system_Init|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[7]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[23]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[23]~81\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[23]~81, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[23]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[15]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[23]~30\, Qsys_system_Init|nios2_qsys|M_rot[23]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[31]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[7]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[23]~31\, Qsys_system_Init|nios2_qsys|M_rot[23]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[23]~52\, Qsys_system_Init|nios2_qsys|M_rot[23]~52, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_mask[7]~6\, Qsys_system_Init|nios2_qsys|E_rot_mask[7]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_mask[7]\, Qsys_system_Init|nios2_qsys|M_rot_mask[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_sel_fill2~0\, Qsys_system_Init|nios2_qsys|E_rot_sel_fill2~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_sel_fill2\, Qsys_system_Init|nios2_qsys|M_rot_sel_fill2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut2[7]~7\, Qsys_system_Init|nios2_qsys|M_rot_lut2[7]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[23]~20\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[23]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_pass2~0\, Qsys_system_Init|nios2_qsys|E_rot_pass2~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_pass2~1\, Qsys_system_Init|nios2_qsys|E_rot_pass2~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_pass2\, Qsys_system_Init|nios2_qsys|M_rot_pass2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[23]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[23]~82\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[23]~82, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[23]~83\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[23]~83, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[15]~38\, Qsys_system_Init|nios2_qsys|D_src2_reg[15]~38, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[15]~39\, Qsys_system_Init|nios2_qsys|D_src2_reg[15]~39, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[15]~116\, Qsys_system_Init|nios2_qsys|D_src2_reg[15]~116, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[15]\, Qsys_system_Init|nios2_qsys|E_src2_reg[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[31]~4\, Qsys_system_Init|nios2_qsys|M_st_data[31]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[15]\, Qsys_system_Init|nios2_qsys|M_st_data[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[15]~3\, Qsys_system_Init|nios2_qsys|d_writedata[15]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[15]\, Qsys_system_Init|nios2_qsys|d_writedata[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~22\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[15]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[15]~21\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[15]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~30\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[14]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[14]~23\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[14]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[16]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[16]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[16]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~29\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[13]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[13]~22\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[13]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~30\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[9]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[9]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~55\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~55, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~56\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[9]~56, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~24\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~8\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[9]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[9]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[9]~32\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[9]~32, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[9]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|status_wr_strobe\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|status_wr_strobe, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~4\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_reg[5]~feeder\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_reg[5]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|write_tx_holding\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|write_tx_holding, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_reg[5]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_reg[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~5\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_reg[4]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_reg[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~6\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_reg[3]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_reg[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~10\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_reg[2]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_reg[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~1\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_reg[0]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_reg[0], Pov_Led_FPGA, 1
instance = comp, \EPCS_DATA0~input\, EPCS_DATA0~input, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|MISO_reg~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|MISO_reg~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|MISO_reg\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|MISO_reg, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg~11\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg[0]~12\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg[0]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg[0]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~9\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_reg[1]~feeder\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_reg[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_reg[1]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_reg[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg~10\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg[1]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg~9\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg[2]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg~8\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg[3]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg~7\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg[4]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg~6\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg[5]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rx_holding_reg[5]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rx_holding_reg[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[4]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rx_holding_reg[4]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rx_holding_reg[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[5]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~12\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~3\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_reg[6]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_reg[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg~5\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg[6]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~2\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_reg[7]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|tx_holding_reg[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg~4\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg[7]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|shift_reg[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rx_holding_reg[7]~feeder\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rx_holding_reg[7]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rx_holding_reg[7]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rx_holding_reg[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[6]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rx_holding_reg[6]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rx_holding_reg[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[7]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~13\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[0]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[1]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rx_holding_reg[0]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rx_holding_reg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rx_holding_reg[1]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rx_holding_reg[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~9\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[8]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~15\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[11]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[10]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~1\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[2]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[3]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rx_holding_reg[2]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rx_holding_reg[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rx_holding_reg[3]~feeder\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rx_holding_reg[3]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rx_holding_reg[3]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rx_holding_reg[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~10\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[13]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~14\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[12]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~11\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~14\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_wr_strobe~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_wr_strobe~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~2\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~3\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~5\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~4\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~6\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~7\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~8\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_rd_strobe~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_rd_strobe~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent|rf_source_valid~0\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent|rf_source_valid~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_rd_strobe~1\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_rd_strobe~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rd_strobe\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|rd_strobe, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_rd_strobe~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_rd_strobe~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_rd_strobe\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_rd_strobe, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~15\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|EOP, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|iEOP_reg\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|iEOP_reg, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[7]~1\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[7]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[9]~33\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[9]~33, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[9]~34\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[9]~34, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[9]~35\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[9]~35, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[9]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[9]~28\, Qsys_system_Init|epcs_flash|readdata[9]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[9]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|ien_AF~0\, Qsys_system_Init|jtag_uart|ien_AF~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|ien_AE\, Qsys_system_Init|jtag_uart|ien_AE, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|LessThan0~0\, Qsys_system_Init|jtag_uart|LessThan0~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|LessThan0~1\, Qsys_system_Init|jtag_uart|LessThan0~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|fifo_AE\, Qsys_system_Init|jtag_uart|fifo_AE, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|av_readdata[9]\, Qsys_system_Init|jtag_uart|av_readdata[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~25\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[9]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[9]~54\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[9]~54, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[9]~55\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[9]~55, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[9]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[9]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[9]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[9]~24\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[9]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[9]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[8]\, Qsys_system_Init|nios2_qsys|d_writedata[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~7\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[8]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[8]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[8]~25\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[8]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|TRDY~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|TRDY~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|TOE~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|TOE~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|TOE\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|TOE, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_rd_strobe\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_rd_strobe, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|RRDY~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|RRDY~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|RRDY\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|RRDY, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|ROE~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|ROE~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|ROE\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|ROE, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|E\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|E, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|iE_reg\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|iE_reg, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[8]~26\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[8]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[8]~27\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[8]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[8]~28\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[8]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[8]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[8]~26\, Qsys_system_Init|epcs_flash|readdata[8]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[8]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|ien_AF~feeder\, Qsys_system_Init|jtag_uart|ien_AF~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|ien_AF\, Qsys_system_Init|jtag_uart|ien_AF, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Add0~0\, Qsys_system_Init|jtag_uart|Add0~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Add0~2\, Qsys_system_Init|jtag_uart|Add0~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Add0~4\, Qsys_system_Init|jtag_uart|Add0~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|LessThan1~0\, Qsys_system_Init|jtag_uart|LessThan1~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Add0~6\, Qsys_system_Init|jtag_uart|Add0~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Add0~8\, Qsys_system_Init|jtag_uart|Add0~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Add0~10\, Qsys_system_Init|jtag_uart|Add0~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Add0~12\, Qsys_system_Init|jtag_uart|Add0~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|LessThan1~1\, Qsys_system_Init|jtag_uart|LessThan1~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|LessThan1~2\, Qsys_system_Init|jtag_uart|LessThan1~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|fifo_AF\, Qsys_system_Init|jtag_uart|fifo_AF, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|always2~0\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|always2~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|t_pause~0\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|t_pause~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|jupdate~1\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|jupdate~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|jupdate\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|jupdate, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|jupdate1~feeder\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|jupdate1~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|jupdate1\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|jupdate1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|jupdate2\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|jupdate2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|t_pause~1\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|t_pause~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|t_pause~reg0\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|t_pause~reg0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|pause_irq~0\, Qsys_system_Init|jtag_uart|pause_irq~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|pause_irq\, Qsys_system_Init|jtag_uart|pause_irq, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|av_readdata[8]~0\, Qsys_system_Init|jtag_uart|av_readdata[8]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~26\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~28\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[8]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[8]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~25\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[8]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[8]~50\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[8]~50, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[8]~51\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[8]~51, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[8]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[8]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[8]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[8]~23\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[8]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[8]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[5]\, Qsys_system_Init|nios2_qsys|d_writedata[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~19\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[5]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[5]~18\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[5]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[4]~2\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[4]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[4]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~8\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[4]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[4]~7\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[4]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~29\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[7]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[7]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[7]~21\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[7]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[7]~2\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[7]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[7]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[7]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[7]~29\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[7]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|iRRDY_reg\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|iRRDY_reg, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[7]~30\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[7]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[7]~31\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[7]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[7]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[7]~27\, Qsys_system_Init|epcs_flash|readdata[7]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[7]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[0]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~6\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~21\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[8]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~19\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~20\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[7]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~17\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~18\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[6]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~15\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~16\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[5]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[1]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[2]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[3]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[4]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[5]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[6]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[7]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|wdata[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|av_readdata[7]~5\, Qsys_system_Init|jtag_uart|av_readdata[7]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[7]~22\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[7]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[7]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[7]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[7]~20\, Qsys_system_Init|nios2_qsys|M_dc_st_data[7]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[7]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[7]~44\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[7]~44, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[7]~45\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[7]~45, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[7]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[7]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[7]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[7]~2\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[7]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[7]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[17]\, Qsys_system_Init|nios2_qsys|d_writedata[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~43\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~43, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~44\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[19]~44, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~4\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[19]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[19]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[19]~4\, Qsys_system_Init|nios2_qsys|M_dc_st_data[19]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[19]~12\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[19]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[19]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[19]~13\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[19]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[14]~16\, Qsys_system_Init|nios2_qsys|M_dc_st_data[14]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[14]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~21\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[14]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[14]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~37\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~37, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~38\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[14]~38, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~15\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|woverflow~0\, Qsys_system_Init|jtag_uart|woverflow~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|woverflow\, Qsys_system_Init|jtag_uart|woverflow, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~16\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[14]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[14]\, Qsys_system_Init|nios2_qsys|A_st_data[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[14]~36\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[14]~36, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[14]~37\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[14]~37, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[13]~11\, Qsys_system_Init|nios2_qsys|M_dc_st_data[13]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[13]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~16\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~20\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[13]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[13]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~35\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~35, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~36\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[13]~36, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~15\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~17\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[13]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[13]\, Qsys_system_Init|nios2_qsys|A_st_data[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[13]~26\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[13]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[13]~27\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[13]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[12]~8\, Qsys_system_Init|nios2_qsys|M_dc_st_data[12]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[12]~20\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[12]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~23\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[12]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[12]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~41\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~41, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~42\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[12]~42, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~8\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[12]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[12]~feeder\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[12]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[12]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[12]~21\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[12]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[12]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[12]~21\, Qsys_system_Init|epcs_flash|readdata[12]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[12]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~9\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[12]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[12]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[12]~21\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[12]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[4]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[4]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[4]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[4]~8\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[4]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[4]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[2]\, Qsys_system_Init|nios2_qsys|d_writedata[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~4\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[2]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_ienable[2]~2\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_ienable[2]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_ienable[2]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_ienable[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~13\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~16\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[2]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[2]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[2]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[2]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|ram_block1a32, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~28\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~29\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[2]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~36\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~36, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[2]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[2]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[2]~12\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[2]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[2]~13\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[2]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[2]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[2]~14\, Qsys_system_Init|epcs_flash|readdata[2]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[2]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|av_readdata[2]~8\, Qsys_system_Init|jtag_uart|av_readdata[2]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~37\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~37, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[2]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[2]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[2]~67\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[2]~67, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[1]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[1]~10\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[1]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[1]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[12]\, Qsys_system_Init|nios2_qsys|d_writedata[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~25\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[12]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[12]~24\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[12]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[15]~6\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[15]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[15]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~63\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~63, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~64\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~64, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[16]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[15]~9\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[15]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~27\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[14]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~73\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~73, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~74\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~74, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[15]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[13]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[13]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[13]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~28\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[13]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~75\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~75, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~76\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~76, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[14]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[14]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[14]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[14]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[11]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~21\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[11]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[11]~20\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[11]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~34\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~34, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[10]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~31\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[10]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[10]~30\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[10]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~18\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[11]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[11]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~31\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~32\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[11]~32, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~6\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[11]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[11]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[11]~17\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[11]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[11]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[11]~16\, Qsys_system_Init|epcs_flash|readdata[11]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[11]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[11]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[11]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[11]~3\, Qsys_system_Init|nios2_qsys|M_dc_st_data[11]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[11]~9\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[11]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[11]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[11]~10\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[11]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[10]~0\, Qsys_system_Init|nios2_qsys|M_dc_st_data[10]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[10]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[10]~37\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[10]~37, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[10]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[10]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[10]~36\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[10]~36, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[10]~38\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[10]~38, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[10]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[10]~29\, Qsys_system_Init|epcs_flash|readdata[10]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[10]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|ac~0\, Qsys_system_Init|jtag_uart|ac~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|ac~1\, Qsys_system_Init|jtag_uart|ac~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|ac\, Qsys_system_Init|jtag_uart|ac, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~30\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~57\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~57, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~58\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[10]~58, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~29\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[10]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[10]~1\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[10]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[10]~2\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[10]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[6]~17\, Qsys_system_Init|nios2_qsys|M_dc_st_data[6]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[6]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[6]~38\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[6]~38, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|av_readdata[6]~4\, Qsys_system_Init|jtag_uart|av_readdata[6]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~20\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[6]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[6]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[6]~22\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[6]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|iTRDY_reg\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|iTRDY_reg, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[6]~23\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[6]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[6]~24\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[6]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[6]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[6]~25\, Qsys_system_Init|epcs_flash|readdata[6]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[6]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~27\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[6]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[6]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~49\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~49, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~50\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[6]~50, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~19\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~21\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[6]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[6]~39\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[6]~39, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[5]~13\, Qsys_system_Init|nios2_qsys|M_dc_st_data[5]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[5]~30\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[5]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[5]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[5]~2\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[5]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[5]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[5]~feeder\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[5]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[5]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[5]~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[5]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[5]~3\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[5]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[5]~39\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[5]~39, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[5]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[5]~10\, Qsys_system_Init|epcs_flash|readdata[5]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[5]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|av_readdata[5]~3\, Qsys_system_Init|jtag_uart|av_readdata[5]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~12\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~12\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[5]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[5]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~20\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~21\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[5]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~11\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[5]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[5]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[5]~31\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[5]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[0]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data[0]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[0]~1\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data_nxt[0]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[0]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_data[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[1]\, Qsys_system_Init|nios2_qsys|d_writedata[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~8\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[9]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~1\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~2\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|rvalid\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|rvalid, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~13\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~14\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[4]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~11\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~12\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[3]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~9\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~10\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[2]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~5\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~7\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[1]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~0\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~3\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[0]\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|read~0\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|read~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|read\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|read, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|read1~feeder\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|read1~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|read1\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|read1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|read2~feeder\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|read2~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|read2\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|read2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|read_req\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|read_req, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|rvalid0~1\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|rvalid0~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|rvalid0~2\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|rvalid0~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|rvalid0\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|rvalid0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|r_val~0\, Qsys_system_Init|jtag_uart|r_val~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\, Qsys_system_Init|jtag_uart|the_Qsys_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~23\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~7\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[22]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[22]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~10\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~11\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[22]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~22\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~24\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[22]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[6]~6\, Qsys_system_Init|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[6]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[22]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[22]~12\, Qsys_system_Init|nios2_qsys|M_inst_result[22]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[22]\, Qsys_system_Init|nios2_qsys|A_inst_result[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[22]~78\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[22]~78, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[22]~10\, Qsys_system_Init|nios2_qsys|M_rot[22]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[22]~51\, Qsys_system_Init|nios2_qsys|M_rot[22]~51, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut2[6]~6\, Qsys_system_Init|nios2_qsys|M_rot_lut2[6]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[22]~19\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[22]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[22]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[22]~79\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[22]~79, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[22]~80\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[22]~80, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[4]~9\, Qsys_system_Init|nios2_qsys|D_src2_reg[4]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[4]~10\, Qsys_system_Init|nios2_qsys|D_src2_reg[4]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[4]~11\, Qsys_system_Init|nios2_qsys|D_src2_reg[4]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[4]\, Qsys_system_Init|nios2_qsys|E_src2_reg[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[4]~feeder\, Qsys_system_Init|nios2_qsys|M_st_data[4]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[4]\, Qsys_system_Init|nios2_qsys|M_st_data[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[4]\, Qsys_system_Init|nios2_qsys|A_st_data[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[4]~9\, Qsys_system_Init|nios2_qsys|M_dc_st_data[4]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[4]~22\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[4]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[4]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|av_readdata[4]~2\, Qsys_system_Init|jtag_uart|av_readdata[4]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~10\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|iTOE_reg\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|iTOE_reg, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[4]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[4]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[4]~7\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[4]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[4]~8\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[4]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[4]~9\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[4]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[4]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[4]~12\, Qsys_system_Init|epcs_flash|readdata[4]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[4]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~24\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~25\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[4]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~14\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[4]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[4]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~9\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~11\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[4]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[4]~23\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[4]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[3]~5\, Qsys_system_Init|nios2_qsys|M_dc_st_data[3]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[3]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[3]\, Qsys_system_Init|nios2_qsys|A_st_data[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[3]~14\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[3]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|iROE_reg~feeder\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|iROE_reg~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|iROE_reg\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|iROE_reg, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[3]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[3]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[3]~4\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[3]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[3]~5\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[3]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[3]~6\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[3]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[3]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[3]~11\, Qsys_system_Init|epcs_flash|readdata[3]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[3]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|av_readdata[3]~1\, Qsys_system_Init|jtag_uart|av_readdata[3]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~1\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~22\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~23\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[3]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_single_step_mode~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_single_step_mode~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_single_step_mode\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_single_step_mode, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_reg_readdata[3]~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_reg_readdata[3]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[3]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[3]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[3]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[3]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~0\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[3]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[3]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[3]~15\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[3]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[21]~10\, Qsys_system_Init|nios2_qsys|M_inst_result[21]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[21]\, Qsys_system_Init|nios2_qsys|A_inst_result[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[5]~5\, Qsys_system_Init|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[5]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[21]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[21]~75\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[21]~75, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[21]~7\, Qsys_system_Init|nios2_qsys|M_rot[21]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[21]~6\, Qsys_system_Init|nios2_qsys|M_rot[21]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[21]~50\, Qsys_system_Init|nios2_qsys|M_rot[21]~50, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut2[5]~5\, Qsys_system_Init|nios2_qsys|M_rot_lut2[5]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[21]~18\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[21]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[21]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[21]~76\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[21]~76, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[21]~77\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[21]~77, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[21]~56\, Qsys_system_Init|nios2_qsys|D_src1_reg[21]~56, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[21]\, Qsys_system_Init|nios2_qsys|W_wr_data[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[21]~57\, Qsys_system_Init|nios2_qsys|D_src1_reg[21]~57, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[21]~58\, Qsys_system_Init|nios2_qsys|D_src1_reg[21]~58, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[21]\, Qsys_system_Init|nios2_qsys|E_src1[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[21]~18\, Qsys_system_Init|nios2_qsys|E_logic_result[21]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[21]~63\, Qsys_system_Init|nios2_qsys|D_src2_reg[21]~63, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[21]~64\, Qsys_system_Init|nios2_qsys|D_src2_reg[21]~64, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[21]~65\, Qsys_system_Init|nios2_qsys|D_src2_reg[21]~65, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[21]~66\, Qsys_system_Init|nios2_qsys|D_src2_reg[21]~66, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[21]~29\, Qsys_system_Init|nios2_qsys|D_src2[21]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[21]\, Qsys_system_Init|nios2_qsys|E_src2[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[21]~feeder\, Qsys_system_Init|nios2_qsys|M_src2[21]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[21]\, Qsys_system_Init|nios2_qsys|M_src2[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[21]~21\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[21]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2[21]\, Qsys_system_Init|nios2_qsys|A_mul_src2[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[5]~5\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[5]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[18]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[18]\, Qsys_system_Init|nios2_qsys|A_mul_result[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[18]\, Qsys_system_Init|nios2_qsys|M_alu_result[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[18]~28\, Qsys_system_Init|nios2_qsys|M_inst_result[18]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[18]\, Qsys_system_Init|nios2_qsys|A_inst_result[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[2]~2\, Qsys_system_Init|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[2]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[18]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[18]~66\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[18]~66, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[18]~46\, Qsys_system_Init|nios2_qsys|M_rot[18]~46, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[2]~45\, Qsys_system_Init|nios2_qsys|M_rot[2]~45, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[18]~47\, Qsys_system_Init|nios2_qsys|M_rot[18]~47, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut2[2]~2\, Qsys_system_Init|nios2_qsys|M_rot_lut2[2]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[18]~15\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[18]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[18]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[18]~67\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[18]~67, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[18]~68\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[18]~68, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[7]~35\, Qsys_system_Init|nios2_qsys|D_src2_reg[7]~35, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[7]~36\, Qsys_system_Init|nios2_qsys|D_src2_reg[7]~36, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[7]~37\, Qsys_system_Init|nios2_qsys|D_src2_reg[7]~37, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[7]~13\, Qsys_system_Init|nios2_qsys|D_src2[7]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[7]\, Qsys_system_Init|nios2_qsys|E_src2[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~24\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[5]~23\, Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[5]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[5]~32\, Qsys_system_Init|nios2_qsys|dc_data_rd_port_addr[5]~32, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[20]~4\, Qsys_system_Init|nios2_qsys|M_inst_result[20]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[20]\, Qsys_system_Init|nios2_qsys|A_inst_result[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[4]~4\, Qsys_system_Init|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[4]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[20]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[20]~72\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[20]~72, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[20]~4\, Qsys_system_Init|nios2_qsys|M_rot[20]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[20]~3\, Qsys_system_Init|nios2_qsys|M_rot[20]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[20]~49\, Qsys_system_Init|nios2_qsys|M_rot[20]~49, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut2[4]~4\, Qsys_system_Init|nios2_qsys|M_rot_lut2[4]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[20]~17\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[20]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[20]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[20]~73\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[20]~73, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[20]~74\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[20]~74, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[20]~60\, Qsys_system_Init|nios2_qsys|D_src2_reg[20]~60, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[20]~61\, Qsys_system_Init|nios2_qsys|D_src2_reg[20]~61, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[20]~62\, Qsys_system_Init|nios2_qsys|D_src2_reg[20]~62, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[20]~27\, Qsys_system_Init|nios2_qsys|D_src2[20]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[20]\, Qsys_system_Init|nios2_qsys|E_src2[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[20]~feeder\, Qsys_system_Init|nios2_qsys|M_src2[20]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[20]\, Qsys_system_Init|nios2_qsys|M_src2[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[20]~20\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[20]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2[20]\, Qsys_system_Init|nios2_qsys|A_mul_src2[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[4]\, Qsys_system_Init|nios2_qsys|M_src2[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[4]~4\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[4]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[11]~feeder\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[11]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[11]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[11]\, Qsys_system_Init|nios2_qsys|A_mul_result[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[11]~20\, Qsys_system_Init|nios2_qsys|M_rot[11]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_sel_fill1~0\, Qsys_system_Init|nios2_qsys|E_rot_sel_fill1~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_sel_fill1\, Qsys_system_Init|nios2_qsys|M_rot_sel_fill1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut1[3]~2\, Qsys_system_Init|nios2_qsys|M_rot_lut1[3]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[11]~6\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[11]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_pass1~0\, Qsys_system_Init|nios2_qsys|E_rot_pass1~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_pass1~1\, Qsys_system_Init|nios2_qsys|E_rot_pass1~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_pass1\, Qsys_system_Init|nios2_qsys|M_rot_pass1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[11]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[11]~6\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[11]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_ld_data_fill_bit\, Qsys_system_Init|nios2_qsys|A_slow_ld_data_fill_bit, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[11]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[11]~38\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[11]~38, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[11]~39\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[11]~39, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[11]~40\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[11]~40, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[6]~15\, Qsys_system_Init|nios2_qsys|D_src2_reg[6]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[6]\, Qsys_system_Init|nios2_qsys|W_wr_data[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[6]~16\, Qsys_system_Init|nios2_qsys|D_src2_reg[6]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[6]~17\, Qsys_system_Init|nios2_qsys|D_src2_reg[6]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[6]~5\, Qsys_system_Init|nios2_qsys|D_src2[6]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[6]\, Qsys_system_Init|nios2_qsys|E_src2[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~25\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_tag_rd_port_addr[1]~13\, Qsys_system_Init|nios2_qsys|dc_tag_rd_port_addr[1]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_hit~2\, Qsys_system_Init|nios2_qsys|M_dc_hit~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_hit~1\, Qsys_system_Init|nios2_qsys|M_dc_hit~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_valid_st_cache_hit~1\, Qsys_system_Init|nios2_qsys|M_dc_valid_st_cache_hit~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_valid_st_cache_hit\, Qsys_system_Init|nios2_qsys|A_dc_valid_st_cache_hit, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal262~1\, Qsys_system_Init|nios2_qsys|Equal262~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal262~2\, Qsys_system_Init|nios2_qsys|Equal262~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal262~0\, Qsys_system_Init|nios2_qsys|Equal262~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal262~3\, Qsys_system_Init|nios2_qsys|Equal262~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_dirty\, Qsys_system_Init|nios2_qsys|M_dc_dirty, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_dirty\, Qsys_system_Init|nios2_qsys|A_dc_dirty, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_starting~0\, Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_starting~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_offset_nxt[0]~2\, Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_offset_nxt[0]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_offset[0]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_offset[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_offset_nxt[1]~1\, Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_offset_nxt[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_offset[1]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_offset[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_offset_nxt[2]~0\, Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_offset_nxt[2]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_offset[2]\, Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_offset[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_done_nxt~0\, Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_done_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_done\, Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_done, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_active_nxt~0\, Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_active_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_active\, Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_active, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_data_active~feeder\, Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_data_active~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_data_active\, Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_data_active, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_active\, Qsys_system_Init|nios2_qsys|A_dc_xfer_wr_active, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[9]\, Qsys_system_Init|nios2_qsys|d_writedata[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~30\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[9]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[9]~29\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[9]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~4\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[29]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[29]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[29]~64\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[29]~64, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[29]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[29]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[28]~32\, Qsys_system_Init|nios2_qsys|F_iw[28]~32, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[28]\, Qsys_system_Init|nios2_qsys|D_iw[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|rf_a_rd_port_addr[1]~1\, Qsys_system_Init|nios2_qsys|rf_a_rd_port_addr[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[30]~83\, Qsys_system_Init|nios2_qsys|D_src1_reg[30]~83, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[30]~84\, Qsys_system_Init|nios2_qsys|D_src1_reg[30]~84, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[30]~85\, Qsys_system_Init|nios2_qsys|D_src1_reg[30]~85, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[30]\, Qsys_system_Init|nios2_qsys|E_src1[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[30]~31\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[30]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[0]~17\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[0]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[0]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[8]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[24]~13\, Qsys_system_Init|nios2_qsys|M_rot[24]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[8]~14\, Qsys_system_Init|nios2_qsys|M_rot[8]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut1[0]~0\, Qsys_system_Init|nios2_qsys|M_rot_lut1[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[8]~4\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[8]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[8]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[8]~4\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[8]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[8]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[8]~17\, Qsys_system_Init|nios2_qsys|M_inst_result[8]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[8]\, Qsys_system_Init|nios2_qsys|A_inst_result[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_data_ram_ld16_data[8]~4\, Qsys_system_Init|nios2_qsys|A_data_ram_ld16_data[8]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[8]~32\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[8]~32, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[8]~33\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[8]~33, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[8]~34\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[8]~34, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[18]~52\, Qsys_system_Init|nios2_qsys|D_src2_reg[18]~52, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[18]\, Qsys_system_Init|nios2_qsys|W_wr_data[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[18]~53\, Qsys_system_Init|nios2_qsys|D_src2_reg[18]~53, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[18]~54\, Qsys_system_Init|nios2_qsys|D_src2_reg[18]~54, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[18]~22\, Qsys_system_Init|nios2_qsys|D_src2[18]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[18]~23\, Qsys_system_Init|nios2_qsys|D_src2[18]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[18]\, Qsys_system_Init|nios2_qsys|E_src2[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~13\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[18]~15\, Qsys_system_Init|nios2_qsys|E_logic_result[18]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[18]~51\, Qsys_system_Init|nios2_qsys|D_src2_reg[18]~51, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[18]~47\, Qsys_system_Init|nios2_qsys|D_src1_reg[18]~47, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[18]~48\, Qsys_system_Init|nios2_qsys|D_src1_reg[18]~48, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[18]~49\, Qsys_system_Init|nios2_qsys|D_src1_reg[18]~49, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[18]\, Qsys_system_Init|nios2_qsys|E_src1[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[18]\, Qsys_system_Init|nios2_qsys|M_src1[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1[2]~_Duplicate_1\, Qsys_system_Init|nios2_qsys|A_mul_src1[2]~_Duplicate_1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[18]~18\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[18]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[19]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[19]\, Qsys_system_Init|nios2_qsys|A_mul_result[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[19]~1\, Qsys_system_Init|nios2_qsys|M_rot[19]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[19]~0\, Qsys_system_Init|nios2_qsys|M_rot[19]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[19]~48\, Qsys_system_Init|nios2_qsys|M_rot[19]~48, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut2[3]~3\, Qsys_system_Init|nios2_qsys|M_rot_lut2[3]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[19]~16\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[19]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[19]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[3]~3\, Qsys_system_Init|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[3]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[19]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[19]\, Qsys_system_Init|nios2_qsys|M_alu_result[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[19]~2\, Qsys_system_Init|nios2_qsys|M_inst_result[19]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[19]\, Qsys_system_Init|nios2_qsys|A_inst_result[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[19]~69\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[19]~69, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[19]~70\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[19]~70, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[19]~71\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[19]~71, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[19]~56\, Qsys_system_Init|nios2_qsys|D_src2_reg[19]~56, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[19]\, Qsys_system_Init|nios2_qsys|W_wr_data[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[19]~57\, Qsys_system_Init|nios2_qsys|D_src2_reg[19]~57, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[19]~58\, Qsys_system_Init|nios2_qsys|D_src2_reg[19]~58, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[19]~25\, Qsys_system_Init|nios2_qsys|D_src2[19]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[19]\, Qsys_system_Init|nios2_qsys|E_src2[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[19]~16\, Qsys_system_Init|nios2_qsys|E_logic_result[19]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[19]~55\, Qsys_system_Init|nios2_qsys|D_src2_reg[19]~55, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[19]~50\, Qsys_system_Init|nios2_qsys|D_src1_reg[19]~50, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[19]~51\, Qsys_system_Init|nios2_qsys|D_src1_reg[19]~51, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[19]~52\, Qsys_system_Init|nios2_qsys|D_src1_reg[19]~52, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[19]\, Qsys_system_Init|nios2_qsys|E_src1[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_prestep1[20]~20\, Qsys_system_Init|nios2_qsys|E_rot_prestep1[20]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[22]~14\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[22]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_prestep2[22]\, Qsys_system_Init|nios2_qsys|M_rot_prestep2[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[22]~9\, Qsys_system_Init|nios2_qsys|M_rot[22]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[6]~11\, Qsys_system_Init|nios2_qsys|M_rot[6]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_sel_fill0~0\, Qsys_system_Init|nios2_qsys|E_rot_sel_fill0~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_sel_fill0\, Qsys_system_Init|nios2_qsys|M_rot_sel_fill0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut0[6]~3\, Qsys_system_Init|nios2_qsys|M_rot_lut0[6]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[6]~3\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[6]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_rot_pass0~0\, Qsys_system_Init|nios2_qsys|E_rot_pass0~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_pass0\, Qsys_system_Init|nios2_qsys|M_rot_pass0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[6]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[6]~27\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[6]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[14]~14\, Qsys_system_Init|nios2_qsys|M_inst_result[14]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[14]\, Qsys_system_Init|nios2_qsys|A_inst_result[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_data_ram_ld16_data[14]~3\, Qsys_system_Init|nios2_qsys|A_data_ram_ld16_data[14]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[1]~17\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[1]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[6]~15\, Qsys_system_Init|nios2_qsys|M_inst_result[6]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[6]\, Qsys_system_Init|nios2_qsys|A_inst_result[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[6]~28\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[6]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[6]~3\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[6]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[14]~9\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[14]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[6]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[6]~29\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[6]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[6]~120\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[6]~120, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[14]~33\, Qsys_system_Init|nios2_qsys|D_src2_reg[14]~33, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[14]~34\, Qsys_system_Init|nios2_qsys|D_src2_reg[14]~34, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[14]~117\, Qsys_system_Init|nios2_qsys|D_src2_reg[14]~117, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[14]\, Qsys_system_Init|nios2_qsys|E_src2_reg[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[30]~3\, Qsys_system_Init|nios2_qsys|M_st_data[30]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[14]\, Qsys_system_Init|nios2_qsys|M_st_data[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[14]~5\, Qsys_system_Init|nios2_qsys|d_writedata[14]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[14]\, Qsys_system_Init|nios2_qsys|d_writedata[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~12\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[14]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|endofpacketvalue_reg[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[14]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[14]~feeder\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[14]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[14]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[14]~20\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[14]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[14]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[14]~19\, Qsys_system_Init|epcs_flash|readdata[14]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[14]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[14]~80\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[14]~80, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[14]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[14]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[16]~81\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[16]~81, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[16]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[16]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[17]~86\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[17]~86, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[17]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[17]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[18]~85\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[18]~85, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[18]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[18]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[20]~87\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[20]~87, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[20]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[20]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6\, Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[6]~13\, Qsys_system_Init|nios2_qsys|F_iw[6]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[6]\, Qsys_system_Init|nios2_qsys|D_iw[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[16]~17\, Qsys_system_Init|nios2_qsys|D_src2[16]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[16]~18\, Qsys_system_Init|nios2_qsys|D_src2[16]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[16]\, Qsys_system_Init|nios2_qsys|E_src2[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[16]~feeder\, Qsys_system_Init|nios2_qsys|M_src2[16]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src2[16]\, Qsys_system_Init|nios2_qsys|M_src2[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[16]~16\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[16]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2[16]\, Qsys_system_Init|nios2_qsys|A_mul_src2[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[0]~0\, Qsys_system_Init|nios2_qsys|A_mul_src2_nxt[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[14]~feeder\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[14]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[14]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[14]\, Qsys_system_Init|nios2_qsys|A_mul_result[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[14]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[14]~47\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[14]~47, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut1[6]~5\, Qsys_system_Init|nios2_qsys|M_rot_lut1[6]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[14]~29\, Qsys_system_Init|nios2_qsys|M_rot[14]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[14]~9\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[14]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[14]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[14]~48\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[14]~48, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[14]~49\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[14]~49, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[14]\, Qsys_system_Init|nios2_qsys|W_wr_data[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[14]~29\, Qsys_system_Init|nios2_qsys|D_src1_reg[14]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[14]~30\, Qsys_system_Init|nios2_qsys|D_src1_reg[14]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[14]~31\, Qsys_system_Init|nios2_qsys|D_src1_reg[14]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[14]\, Qsys_system_Init|nios2_qsys|E_src1[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[14]~feeder\, Qsys_system_Init|nios2_qsys|M_src1[14]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[14]\, Qsys_system_Init|nios2_qsys|M_src1[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[14]~14\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[14]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[12]~feeder\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[12]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[12]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[12]\, Qsys_system_Init|nios2_qsys|A_mul_result[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[12]~6\, Qsys_system_Init|nios2_qsys|M_inst_result[12]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[12]\, Qsys_system_Init|nios2_qsys|A_inst_result[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_data_ram_ld16_data[12]~1\, Qsys_system_Init|nios2_qsys|A_data_ram_ld16_data[12]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[12]~7\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[12]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[12]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[12]~41\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[12]~41, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[12]~23\, Qsys_system_Init|nios2_qsys|M_rot[12]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut1[4]~3\, Qsys_system_Init|nios2_qsys|M_rot_lut1[4]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[12]~7\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[12]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[12]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[12]~42\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[12]~42, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[12]~43\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[12]~43, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[12]~23\, Qsys_system_Init|nios2_qsys|D_src1_reg[12]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[12]\, Qsys_system_Init|nios2_qsys|W_wr_data[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[12]~24\, Qsys_system_Init|nios2_qsys|D_src1_reg[12]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[12]~25\, Qsys_system_Init|nios2_qsys|D_src1_reg[12]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[12]\, Qsys_system_Init|nios2_qsys|E_src1[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[12]\, Qsys_system_Init|nios2_qsys|M_src1[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[12]~12\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[12]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[7]~feeder\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[7]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[7]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[7]\, Qsys_system_Init|nios2_qsys|A_mul_result[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[7]~32\, Qsys_system_Init|nios2_qsys|M_rot[7]~32, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut0[7]~4\, Qsys_system_Init|nios2_qsys|M_rot_lut0[7]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[7]~10\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[7]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[7]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[7]~50\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[7]~50, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[15]~21\, Qsys_system_Init|nios2_qsys|M_inst_result[15]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[15]\, Qsys_system_Init|nios2_qsys|A_inst_result[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[31]~20\, Qsys_system_Init|nios2_qsys|M_inst_result[31]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[31]\, Qsys_system_Init|nios2_qsys|A_inst_result[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_data_ram_ld16_data[15]~6\, Qsys_system_Init|nios2_qsys|A_data_ram_ld16_data[15]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[7]~23\, Qsys_system_Init|nios2_qsys|M_inst_result[7]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[7]\, Qsys_system_Init|nios2_qsys|A_inst_result[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[7]~51\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[7]~51, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[7]~10\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[7]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[15]~11\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[15]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[7]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[7]~52\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[7]~52, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[7]~121\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[7]~121, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[7]\, Qsys_system_Init|nios2_qsys|W_wr_data[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[7]~32\, Qsys_system_Init|nios2_qsys|D_src1_reg[7]~32, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[7]~33\, Qsys_system_Init|nios2_qsys|D_src1_reg[7]~33, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[7]~34\, Qsys_system_Init|nios2_qsys|D_src1_reg[7]~34, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[7]\, Qsys_system_Init|nios2_qsys|E_src1[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[7]~feeder\, Qsys_system_Init|nios2_qsys|M_src1[7]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[7]\, Qsys_system_Init|nios2_qsys|M_src1[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[7]~7\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[7]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[4]~feeder\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[4]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[4]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[4]\, Qsys_system_Init|nios2_qsys|A_mul_result[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[4]~5\, Qsys_system_Init|nios2_qsys|M_rot[4]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut0[4]~1\, Qsys_system_Init|nios2_qsys|M_rot_lut0[4]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[4]~1\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[4]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[4]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[4]~21\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[4]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[4]~1\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[4]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[4]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[4]~7\, Qsys_system_Init|nios2_qsys|M_inst_result[4]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[4]\, Qsys_system_Init|nios2_qsys|A_inst_result[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[4]~22\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[4]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[4]~23\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[4]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[4]~118\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[4]~118, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[4]\, Qsys_system_Init|nios2_qsys|W_wr_data[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[4]~5\, Qsys_system_Init|nios2_qsys|D_src1_reg[4]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[4]~6\, Qsys_system_Init|nios2_qsys|D_src1_reg[4]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[4]~7\, Qsys_system_Init|nios2_qsys|D_src1_reg[4]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[4]\, Qsys_system_Init|nios2_qsys|E_src1[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[4]~feeder\, Qsys_system_Init|nios2_qsys|M_src1[4]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[4]\, Qsys_system_Init|nios2_qsys|M_src1[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[4]~4\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[4]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[10]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[10]\, Qsys_system_Init|nios2_qsys|A_mul_result[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[10]~41\, Qsys_system_Init|nios2_qsys|M_rot[10]~41, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut1[2]~7\, Qsys_system_Init|nios2_qsys|M_rot_lut1[2]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[10]~13\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[10]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[10]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[10]~26\, Qsys_system_Init|nios2_qsys|M_inst_result[10]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[10]\, Qsys_system_Init|nios2_qsys|A_inst_result[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_data_ram_ld16_data[10]~7\, Qsys_system_Init|nios2_qsys|A_data_ram_ld16_data[10]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[10]~12\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[10]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[10]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[10]~60\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[10]~60, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[10]~61\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[10]~61, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[10]~62\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[10]~62, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[10]~44\, Qsys_system_Init|nios2_qsys|D_src2_reg[10]~44, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[10]\, Qsys_system_Init|nios2_qsys|W_wr_data[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[10]~45\, Qsys_system_Init|nios2_qsys|D_src2_reg[10]~45, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[10]~46\, Qsys_system_Init|nios2_qsys|D_src2_reg[10]~46, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[10]~19\, Qsys_system_Init|nios2_qsys|D_src2[10]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[10]\, Qsys_system_Init|nios2_qsys|E_src2[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~21\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[10]~13\, Qsys_system_Init|nios2_qsys|E_logic_result[10]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_plus_one[8]~16\, Qsys_system_Init|nios2_qsys|F_pc_plus_one[8]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc_plus_one[8]\, Qsys_system_Init|nios2_qsys|D_pc_plus_one[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[8]~27\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[8]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[8]\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_extra_pc[8]~13\, Qsys_system_Init|nios2_qsys|D_extra_pc[8]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_extra_pc[8]\, Qsys_system_Init|nios2_qsys|E_extra_pc[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[10]~14\, Qsys_system_Init|nios2_qsys|E_alu_result[10]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[10]\, Qsys_system_Init|nios2_qsys|E_alu_result[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[10]\, Qsys_system_Init|nios2_qsys|M_alu_result[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_baddr[10]\, Qsys_system_Init|nios2_qsys|A_mem_baddr[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_line_field[5]~0\, Qsys_system_Init|nios2_qsys|d_address_line_field[5]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_line[5]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_wb_line[5]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_line[5]\, Qsys_system_Init|nios2_qsys|A_dc_wb_line[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_line_field[5]\, Qsys_system_Init|nios2_qsys|d_address_line_field[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[46]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_data[46], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~2\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~3\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[28]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[28]~63\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[28]~63, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[28]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[28]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[27]~28\, Qsys_system_Init|nios2_qsys|F_iw[27]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[27]\, Qsys_system_Init|nios2_qsys|D_iw[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|rf_a_rd_port_addr[0]~0\, Qsys_system_Init|nios2_qsys|rf_a_rd_port_addr[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[3]\, Qsys_system_Init|nios2_qsys|W_wr_data[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[3]~1\, Qsys_system_Init|nios2_qsys|D_src1_reg[3]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[3]~2\, Qsys_system_Init|nios2_qsys|D_src1_reg[3]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[3]~4\, Qsys_system_Init|nios2_qsys|D_src1_reg[3]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[3]\, Qsys_system_Init|nios2_qsys|E_src1[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[3]~feeder\, Qsys_system_Init|nios2_qsys|M_src1[3]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[3]\, Qsys_system_Init|nios2_qsys|M_src1[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[3]~3\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[3]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[17]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[17]\, Qsys_system_Init|nios2_qsys|A_mul_result[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[1]~1\, Qsys_system_Init|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[17]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[17]\, Qsys_system_Init|nios2_qsys|M_alu_result[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[17]~27\, Qsys_system_Init|nios2_qsys|M_inst_result[17]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[17]\, Qsys_system_Init|nios2_qsys|A_inst_result[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[17]~63\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[17]~63, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[17]~43\, Qsys_system_Init|nios2_qsys|M_rot[17]~43, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[17]~44\, Qsys_system_Init|nios2_qsys|M_rot[17]~44, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut2[1]~1\, Qsys_system_Init|nios2_qsys|M_rot_lut2[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[17]~14\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[17]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[17]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[17]~64\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[17]~64, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[17]~65\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[17]~65, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[17]~48\, Qsys_system_Init|nios2_qsys|D_src2_reg[17]~48, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[17]\, Qsys_system_Init|nios2_qsys|W_wr_data[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[17]~49\, Qsys_system_Init|nios2_qsys|D_src2_reg[17]~49, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[17]~50\, Qsys_system_Init|nios2_qsys|D_src2_reg[17]~50, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[17]~21\, Qsys_system_Init|nios2_qsys|D_src2[17]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[17]\, Qsys_system_Init|nios2_qsys|E_src2[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~14\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[17]~14\, Qsys_system_Init|nios2_qsys|E_logic_result[17]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[17]~47\, Qsys_system_Init|nios2_qsys|D_src2_reg[17]~47, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[17]~44\, Qsys_system_Init|nios2_qsys|D_src1_reg[17]~44, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[17]~45\, Qsys_system_Init|nios2_qsys|D_src1_reg[17]~45, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[17]~46\, Qsys_system_Init|nios2_qsys|D_src1_reg[17]~46, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[17]\, Qsys_system_Init|nios2_qsys|E_src1[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[17]\, Qsys_system_Init|nios2_qsys|M_src1[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1[1]~_Duplicate_1\, Qsys_system_Init|nios2_qsys|A_mul_src1[1]~_Duplicate_1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[17]~17\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[17]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[16]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[16]\, Qsys_system_Init|nios2_qsys|A_mul_result[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[0]~36\, Qsys_system_Init|nios2_qsys|M_rot[0]~36, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[16]~37\, Qsys_system_Init|nios2_qsys|M_rot[16]~37, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[16]~38\, Qsys_system_Init|nios2_qsys|M_rot[16]~38, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut2[0]~0\, Qsys_system_Init|nios2_qsys|M_rot_lut2[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[16]~12\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[16]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[16]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[0]~0\, Qsys_system_Init|nios2_qsys|A_slow_ld_byte2_data_aligned_nxt[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[16]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[16]~57\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[16]~57, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[16]~58\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[16]~58, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[16]~59\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[16]~59, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[16]~12\, Qsys_system_Init|nios2_qsys|E_logic_result[16]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[16]~40\, Qsys_system_Init|nios2_qsys|D_src2_reg[16]~40, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[16]\, Qsys_system_Init|nios2_qsys|M_alu_result[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[16]~41\, Qsys_system_Init|nios2_qsys|D_src2_reg[16]~41, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[16]\, Qsys_system_Init|nios2_qsys|W_wr_data[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[16]~42\, Qsys_system_Init|nios2_qsys|D_src2_reg[16]~42, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[16]~43\, Qsys_system_Init|nios2_qsys|D_src2_reg[16]~43, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[16]\, Qsys_system_Init|nios2_qsys|E_src2_reg[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_st_data[16]~5\, Qsys_system_Init|nios2_qsys|E_st_data[16]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[16]\, Qsys_system_Init|nios2_qsys|M_st_data[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[16]~26\, Qsys_system_Init|nios2_qsys|d_writedata[16]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[16]\, Qsys_system_Init|nios2_qsys|d_writedata[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~0\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~1\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[27]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[27]~62\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[27]~62, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[27]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[27]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[25]~18\, Qsys_system_Init|nios2_qsys|F_iw[25]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[25]\, Qsys_system_Init|nios2_qsys|D_iw[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_dst_regnum[3]~4\, Qsys_system_Init|nios2_qsys|D_dst_regnum[3]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_dst_regnum[3]\, Qsys_system_Init|nios2_qsys|E_dst_regnum[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dst_regnum[3]\, Qsys_system_Init|nios2_qsys|M_dst_regnum[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dst_regnum_from_M[3]\, Qsys_system_Init|nios2_qsys|A_dst_regnum_from_M[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[1]~108\, Qsys_system_Init|nios2_qsys|D_src2_reg[1]~108, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[1]~109\, Qsys_system_Init|nios2_qsys|D_src2_reg[1]~109, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[1]~110\, Qsys_system_Init|nios2_qsys|D_src2_reg[1]~110, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[1]\, Qsys_system_Init|nios2_qsys|E_src2_reg[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[1]~feeder\, Qsys_system_Init|nios2_qsys|M_st_data[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[1]\, Qsys_system_Init|nios2_qsys|M_st_data[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[1]\, Qsys_system_Init|nios2_qsys|A_st_data[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[1]~30\, Qsys_system_Init|nios2_qsys|M_dc_st_data[1]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[1]~64\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[1]~64, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[1]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~26\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~27\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[1]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~33\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~33, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[1]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[1]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[1]~10\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[1]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[1]~11\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[1]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[1]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[1]~13\, Qsys_system_Init|epcs_flash|readdata[1]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[1]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|av_readdata[1]~7\, Qsys_system_Init|jtag_uart|av_readdata[1]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~34\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~34, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~35\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~35, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[1]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[1]~65\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[1]~65, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[2]~31\, Qsys_system_Init|nios2_qsys|M_inst_result[2]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ienable_reg_irq2~feeder\, Qsys_system_Init|nios2_qsys|A_ienable_reg_irq2~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_op_wrctl\, Qsys_system_Init|nios2_qsys|E_op_wrctl, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_wrctl_inst\, Qsys_system_Init|nios2_qsys|M_ctrl_wrctl_inst, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_iw[7]~feeder\, Qsys_system_Init|nios2_qsys|E_iw[7]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_iw[7]\, Qsys_system_Init|nios2_qsys|E_iw[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[7]\, Qsys_system_Init|nios2_qsys|M_iw[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_iw[8]~feeder\, Qsys_system_Init|nios2_qsys|E_iw[8]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_iw[8]\, Qsys_system_Init|nios2_qsys|E_iw[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[8]\, Qsys_system_Init|nios2_qsys|M_iw[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_wrctl_bstatus~0\, Qsys_system_Init|nios2_qsys|M_wrctl_bstatus~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_iw[6]\, Qsys_system_Init|nios2_qsys|E_iw[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[6]\, Qsys_system_Init|nios2_qsys|M_iw[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ienable_reg_irq0~0\, Qsys_system_Init|nios2_qsys|A_ienable_reg_irq0~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ienable_reg_irq2\, Qsys_system_Init|nios2_qsys|A_ienable_reg_irq2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|irq_reg~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|irq_reg~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|irq_reg~2\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|irq_reg~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|irq_reg~1\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|irq_reg~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|irq_reg~3\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|irq_reg~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|irq_reg\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|irq_reg, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ipending_reg_irq2_nxt~0\, Qsys_system_Init|nios2_qsys|A_ipending_reg_irq2_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ipending_reg_irq2\, Qsys_system_Init|nios2_qsys|A_ipending_reg_irq2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_control_reg_rddata_muxed[2]~3\, Qsys_system_Init|nios2_qsys|D_control_reg_rddata_muxed[2]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_control_reg_rddata_muxed[2]~5\, Qsys_system_Init|nios2_qsys|D_control_reg_rddata_muxed[2]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_control_reg_rddata[2]\, Qsys_system_Init|nios2_qsys|E_control_reg_rddata[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_control_reg_rddata[2]~feeder\, Qsys_system_Init|nios2_qsys|M_control_reg_rddata[2]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_control_reg_rddata[2]\, Qsys_system_Init|nios2_qsys|M_control_reg_rddata[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[2]\, Qsys_system_Init|nios2_qsys|A_inst_result[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[2]~115\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[2]~115, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[2]~15\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[2]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[2]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[2]~116\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[2]~116, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[2]~63\, Qsys_system_Init|nios2_qsys|M_rot[2]~63, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut0[2]~7\, Qsys_system_Init|nios2_qsys|M_rot_lut0[2]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[2]~31\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[2]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[2]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[2]~114\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[2]~114, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[2]~124\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[2]~124, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[2]~111\, Qsys_system_Init|nios2_qsys|D_src2_reg[2]~111, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[2]\, Qsys_system_Init|nios2_qsys|W_wr_data[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[2]~112\, Qsys_system_Init|nios2_qsys|D_src2_reg[2]~112, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[2]~113\, Qsys_system_Init|nios2_qsys|D_src2_reg[2]~113, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[2]~55\, Qsys_system_Init|nios2_qsys|D_src2[2]~55, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[2]\, Qsys_system_Init|nios2_qsys|E_src2[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[2]~31\, Qsys_system_Init|nios2_qsys|E_logic_result[2]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[2]~1\, Qsys_system_Init|nios2_qsys|E_alu_result[2]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[2]\, Qsys_system_Init|nios2_qsys|E_alu_result[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[2]\, Qsys_system_Init|nios2_qsys|M_alu_result[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_baddr[2]\, Qsys_system_Init|nios2_qsys|A_mem_baddr[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_fill_wr_data~0\, Qsys_system_Init|nios2_qsys|A_dc_fill_wr_data~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_fill_wr_data~1\, Qsys_system_Init|nios2_qsys|A_dc_fill_wr_data~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_fill_wr_data~2\, Qsys_system_Init|nios2_qsys|A_dc_fill_wr_data~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[2]~3\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[2]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_st_data[0]~1\, Qsys_system_Init|nios2_qsys|M_dc_st_data[0]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_data[0]\, Qsys_system_Init|nios2_qsys|A_st_data[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[0]~4\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[0]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[0]~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[0]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[0]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[0]~14\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[0]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[0]~15\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[0]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[0]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[0]~15\, Qsys_system_Init|epcs_flash|readdata[0]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[0]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|av_readdata[0]~6\, Qsys_system_Init|jtag_uart|av_readdata[0]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|wait_latency_counter[0]~0\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|wait_latency_counter[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|wait_latency_counter[0]~1\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|wait_latency_counter[0]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|av_waitrequest_generated~0\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|av_waitrequest_generated~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|wait_latency_counter~2\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|wait_latency_counter~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|wait_latency_counter[0]\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|wait_latency_counter[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|wait_latency_counter~3\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|wait_latency_counter~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|wait_latency_counter[1]\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|wait_latency_counter[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|hal249|always2~0\, Qsys_system_Init|hal249|always2~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|hal249|always2~1\, Qsys_system_Init|hal249|always2~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|hal249|always1~0\, Qsys_system_Init|hal249|always1~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|hal249|irq_mask~0\, Qsys_system_Init|hal249|irq_mask~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|hal249|irq_mask\, Qsys_system_Init|hal249|irq_mask, Pov_Led_FPGA, 1
instance = comp, \HAL249~input\, HAL249~input, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|hal249|read_mux_out~0\, Qsys_system_Init|hal249|read_mux_out~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|hal249|always2~2\, Qsys_system_Init|hal249|always2~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|hal249|d1_data_in\, Qsys_system_Init|hal249|d1_data_in, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|hal249|d2_data_in~feeder\, Qsys_system_Init|hal249|d2_data_in~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|hal249|d2_data_in\, Qsys_system_Init|hal249|d2_data_in, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|hal249|edge_capture~0\, Qsys_system_Init|hal249|edge_capture~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|hal249|edge_capture\, Qsys_system_Init|hal249|edge_capture, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|hal249|read_mux_out~1\, Qsys_system_Init|hal249|read_mux_out~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|hal249|readdata[0]\, Qsys_system_Init|hal249|readdata[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|av_readdata_pre[0]\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|av_readdata_pre[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~34\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~34, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~35\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~35, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~1\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[0]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_ienable[0]~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_ienable[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_ienable[0]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_ienable[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~17\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[0]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[0]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[0]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~30\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[0]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~32\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload~32, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[0]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_data[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdata_d1[0]\, Qsys_system_Init|nios2_qsys|d_readdata_d1[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_st_data[0]\, Qsys_system_Init|nios2_qsys|A_dc_st_data[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[0]~5\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_data[0]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[27]~0\, Qsys_system_Init|nios2_qsys|M_inst_result[27]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[27]\, Qsys_system_Init|nios2_qsys|A_inst_result[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[11]~1\, Qsys_system_Init|nios2_qsys|M_inst_result[11]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[11]\, Qsys_system_Init|nios2_qsys|A_inst_result[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_data_ram_ld16_data[11]~0\, Qsys_system_Init|nios2_qsys|A_data_ram_ld16_data[11]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[3]~3\, Qsys_system_Init|nios2_qsys|M_inst_result[3]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[3]\, Qsys_system_Init|nios2_qsys|A_inst_result[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[3]~19\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[3]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[3]~0\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[3]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[3]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[3]~20\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[3]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut0[3]~0\, Qsys_system_Init|nios2_qsys|M_rot_lut0[3]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[3]~2\, Qsys_system_Init|nios2_qsys|M_rot[3]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[3]~0\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[3]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[3]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[3]~16\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[3]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[3]~117\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[3]~117, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[3]~6\, Qsys_system_Init|nios2_qsys|D_src2_reg[3]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[3]~7\, Qsys_system_Init|nios2_qsys|D_src2_reg[3]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[3]~8\, Qsys_system_Init|nios2_qsys|D_src2_reg[3]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[3]\, Qsys_system_Init|nios2_qsys|E_src2_reg[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[3]~feeder\, Qsys_system_Init|nios2_qsys|M_st_data[3]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[3]\, Qsys_system_Init|nios2_qsys|M_st_data[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[3]~11\, Qsys_system_Init|nios2_qsys|d_writedata[3]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[3]\, Qsys_system_Init|nios2_qsys|d_writedata[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~2\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[3]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[3]~3\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[3]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[2]~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[2]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[2]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[2]~2\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[2]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~26\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[21]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[21]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[21]~89\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[21]~89, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[21]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[21]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a7\, Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[7]~26\, Qsys_system_Init|nios2_qsys|F_iw[7]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[7]\, Qsys_system_Init|nios2_qsys|D_iw[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[1]~54\, Qsys_system_Init|nios2_qsys|D_src2[1]~54, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[1]\, Qsys_system_Init|nios2_qsys|E_src2[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~30\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_mem_byte_en[1]~6\, Qsys_system_Init|nios2_qsys|E_mem_byte_en[1]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_mem_byte_en[1]\, Qsys_system_Init|nios2_qsys|M_mem_byte_en[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_byteenable_nxt[1]~4\, Qsys_system_Init|nios2_qsys|d_byteenable_nxt[1]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_byteenable[1]\, Qsys_system_Init|nios2_qsys|d_byteenable[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[33]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[33], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|byteenable[1]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|byteenable[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_byteenable[1]~3\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_byteenable[1]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~19\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[31]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~42\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~42, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~43\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~43, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[32]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[32], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[32]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[32], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg~2\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg[8]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_addr[6]~6\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_addr[6]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~10\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[25]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[25]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[25]~70\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[25]~70, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[25]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[25]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_regnum_b_cmp_F~1\, Qsys_system_Init|nios2_qsys|E_regnum_b_cmp_F~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_regnum_b_cmp_F~0\, Qsys_system_Init|nios2_qsys|E_regnum_b_cmp_F~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal295~0\, Qsys_system_Init|nios2_qsys|Equal295~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_regnum_b_cmp_F\, Qsys_system_Init|nios2_qsys|E_regnum_b_cmp_F, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_regnum_b_cmp_D~feeder\, Qsys_system_Init|nios2_qsys|M_regnum_b_cmp_D~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_regnum_b_cmp_D\, Qsys_system_Init|nios2_qsys|M_regnum_b_cmp_D, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_regnum_b_cmp_F~2\, Qsys_system_Init|nios2_qsys|A_regnum_b_cmp_F~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_regnum_b_cmp_F~1\, Qsys_system_Init|nios2_qsys|A_regnum_b_cmp_F~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_regnum_b_cmp_F~0\, Qsys_system_Init|nios2_qsys|A_regnum_b_cmp_F~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_regnum_b_cmp_F~3\, Qsys_system_Init|nios2_qsys|A_regnum_b_cmp_F~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_regnum_b_cmp_D\, Qsys_system_Init|nios2_qsys|W_regnum_b_cmp_D, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[5]~5\, Qsys_system_Init|nios2_qsys|D_src2_reg[5]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[9]~21\, Qsys_system_Init|nios2_qsys|D_src2_reg[9]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[9]~22\, Qsys_system_Init|nios2_qsys|D_src2_reg[9]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[9]~23\, Qsys_system_Init|nios2_qsys|D_src2_reg[9]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[9]~7\, Qsys_system_Init|nios2_qsys|D_src2[9]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[9]\, Qsys_system_Init|nios2_qsys|E_src2[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~22\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[9]~5\, Qsys_system_Init|nios2_qsys|E_logic_result[9]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc_plus_one[7]\, Qsys_system_Init|nios2_qsys|D_pc_plus_one[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_extra_pc[7]~6\, Qsys_system_Init|nios2_qsys|D_extra_pc[7]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_extra_pc[7]\, Qsys_system_Init|nios2_qsys|E_extra_pc[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[9]~7\, Qsys_system_Init|nios2_qsys|E_alu_result[9]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[9]\, Qsys_system_Init|nios2_qsys|E_alu_result[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[9]\, Qsys_system_Init|nios2_qsys|M_alu_result[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_baddr[9]\, Qsys_system_Init|nios2_qsys|A_mem_baddr[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_line_field[4]~1\, Qsys_system_Init|nios2_qsys|d_address_line_field[4]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_line[4]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_wb_line[4]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_line[4]\, Qsys_system_Init|nios2_qsys|A_dc_wb_line[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_line_field[4]\, Qsys_system_Init|nios2_qsys|d_address_line_field[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal4~1\, Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal4~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|always1~4\, Qsys_system_Init|mm_interconnect_0|addr_router_001|always1~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|always1~5\, Qsys_system_Init|mm_interconnect_0|addr_router_001|always1~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent|m0_write\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent|m0_write, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator|wait_latency_counter~1\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator|wait_latency_counter~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator|wait_latency_counter[0]\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator|wait_latency_counter[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator|wait_latency_counter~2\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator|wait_latency_counter~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator|wait_latency_counter[1]\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator|wait_latency_counter[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator|wait_latency_counter[0]~0\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator|wait_latency_counter[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator|read_latency_shift_reg~0\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator|read_latency_shift_reg~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~7\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]\, Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\, Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]\, Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]\, Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\, Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\, Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]\, Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~4\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~5\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~2\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~feeder\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~6\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_readdatavalid_d1\, Qsys_system_Init|nios2_qsys|d_readdatavalid_d1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|dc_data_wr_port_en\, Qsys_system_Init|nios2_qsys|dc_data_wr_port_en, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[16]~24\, Qsys_system_Init|nios2_qsys|M_inst_result[16]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[16]\, Qsys_system_Init|nios2_qsys|A_inst_result[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[0]~13\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[0]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[0]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[0]~29\, Qsys_system_Init|nios2_qsys|M_inst_result[0]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ienable_reg_irq0\, Qsys_system_Init|nios2_qsys|A_ienable_reg_irq0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_break\, Qsys_system_Init|nios2_qsys|M_ctrl_break, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[14]\, Qsys_system_Init|nios2_qsys|M_iw[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_wrctl_status\, Qsys_system_Init|nios2_qsys|M_wrctl_status, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_status_reg_pie_inst_nxt~0\, Qsys_system_Init|nios2_qsys|A_status_reg_pie_inst_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_status_reg_pie_inst_nxt~1\, Qsys_system_Init|nios2_qsys|A_status_reg_pie_inst_nxt~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_exception\, Qsys_system_Init|nios2_qsys|M_ctrl_exception, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_wrctl_estatus\, Qsys_system_Init|nios2_qsys|M_wrctl_estatus, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_estatus_reg_pie_inst_nxt~0\, Qsys_system_Init|nios2_qsys|A_estatus_reg_pie_inst_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_crst\, Qsys_system_Init|nios2_qsys|M_ctrl_crst, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_estatus_reg_pie_inst_nxt~1\, Qsys_system_Init|nios2_qsys|A_estatus_reg_pie_inst_nxt~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_estatus_reg_pie\, Qsys_system_Init|nios2_qsys|A_estatus_reg_pie, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_status_reg_pie_inst_nxt~2\, Qsys_system_Init|nios2_qsys|A_status_reg_pie_inst_nxt~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_status_reg_pie_inst_nxt~3\, Qsys_system_Init|nios2_qsys|A_status_reg_pie_inst_nxt~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_status_reg_pie\, Qsys_system_Init|nios2_qsys|A_status_reg_pie, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_bstatus_reg_pie_inst_nxt~0\, Qsys_system_Init|nios2_qsys|A_bstatus_reg_pie_inst_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_bstatus_reg_pie_inst_nxt~1\, Qsys_system_Init|nios2_qsys|A_bstatus_reg_pie_inst_nxt~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_bstatus_reg_pie\, Qsys_system_Init|nios2_qsys|A_bstatus_reg_pie, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_control_reg_rddata_muxed[0]~0\, Qsys_system_Init|nios2_qsys|D_control_reg_rddata_muxed[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ipending_reg_irq0_nxt~0\, Qsys_system_Init|nios2_qsys|A_ipending_reg_irq0_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ipending_reg_irq0\, Qsys_system_Init|nios2_qsys|A_ipending_reg_irq0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_control_reg_rddata_muxed[0]~1\, Qsys_system_Init|nios2_qsys|D_control_reg_rddata_muxed[0]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_control_reg_rddata_muxed[0]~2\, Qsys_system_Init|nios2_qsys|D_control_reg_rddata_muxed[0]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_control_reg_rddata[0]\, Qsys_system_Init|nios2_qsys|E_control_reg_rddata[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_control_reg_rddata[0]~feeder\, Qsys_system_Init|nios2_qsys|M_control_reg_rddata[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_control_reg_rddata[0]\, Qsys_system_Init|nios2_qsys|M_control_reg_rddata[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[0]\, Qsys_system_Init|nios2_qsys|A_inst_result[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[0]~109\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[0]~109, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[0]~110\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[0]~110, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[0]~61\, Qsys_system_Init|nios2_qsys|M_rot[0]~61, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut0[0]~5\, Qsys_system_Init|nios2_qsys|M_rot_lut0[0]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[0]~29\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[0]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[0]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[0]~108\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[0]~108, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[0]~122\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[0]~122, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[13]~30\, Qsys_system_Init|nios2_qsys|D_src2_reg[13]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[13]~31\, Qsys_system_Init|nios2_qsys|D_src2_reg[13]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[13]~32\, Qsys_system_Init|nios2_qsys|D_src2_reg[13]~32, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[13]\, Qsys_system_Init|nios2_qsys|E_src2_reg[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[29]~2\, Qsys_system_Init|nios2_qsys|M_st_data[29]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[13]\, Qsys_system_Init|nios2_qsys|M_st_data[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[13]~7\, Qsys_system_Init|nios2_qsys|d_writedata[13]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[13]\, Qsys_system_Init|nios2_qsys|d_writedata[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~13\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_payload~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[13]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_holding_reg[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[13]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|epcs_slave_select_reg[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[13]~19\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|p1_data_to_cpu[13]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[13]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|data_to_cpu[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[13]~18\, Qsys_system_Init|epcs_flash|readdata[13]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[13]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[13]~79\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[13]~79, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[13]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[13]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[4]~19\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[4]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[5]\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc_plus_one[5]\, Qsys_system_Init|nios2_qsys|D_pc_plus_one[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_extra_pc[5]~11\, Qsys_system_Init|nios2_qsys|D_extra_pc[5]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_extra_pc[5]\, Qsys_system_Init|nios2_qsys|E_extra_pc[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[7]~10\, Qsys_system_Init|nios2_qsys|E_logic_result[7]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[7]~12\, Qsys_system_Init|nios2_qsys|E_alu_result[7]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[7]\, Qsys_system_Init|nios2_qsys|E_alu_result[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[7]\, Qsys_system_Init|nios2_qsys|M_alu_result[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_line_field[2]~3\, Qsys_system_Init|nios2_qsys|d_address_line_field[2]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_line[2]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_wb_line[2]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_line[2]\, Qsys_system_Init|nios2_qsys|A_dc_wb_line[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_line_field[2]\, Qsys_system_Init|nios2_qsys|d_address_line_field[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[43]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[43], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|address[5]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|address[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_addr[5]~5\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_addr[5]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~21\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[28]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~47\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~47, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~48\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~48, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[29]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[29]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg~5\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg[5]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[41]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[41], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|address[3]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|address[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_addr[3]~3\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_addr[3]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~23\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[26]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~15\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[26]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~51\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~51, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~52\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~52, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[27]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[27]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[27]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[27]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonARegAddrInc[1]~2\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonARegAddrInc[1]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg~7\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg[3]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg~6\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg[4]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_addr[2]~2\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_addr[2]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~24\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[19]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[19]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[19]~88\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[19]~88, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[19]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[19]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[10]~25\, Qsys_system_Init|nios2_qsys|F_iw[10]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[10]\, Qsys_system_Init|nios2_qsys|D_iw[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[4]~3\, Qsys_system_Init|nios2_qsys|D_src2[4]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[4]\, Qsys_system_Init|nios2_qsys|E_src2[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~27\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc_plus_one[2]\, Qsys_system_Init|nios2_qsys|D_pc_plus_one[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_extra_pc[2]~2\, Qsys_system_Init|nios2_qsys|D_extra_pc[2]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_extra_pc[2]\, Qsys_system_Init|nios2_qsys|E_extra_pc[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[4]~3\, Qsys_system_Init|nios2_qsys|E_alu_result[4]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[4]~1\, Qsys_system_Init|nios2_qsys|E_logic_result[4]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[4]\, Qsys_system_Init|nios2_qsys|E_alu_result[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[4]\, Qsys_system_Init|nios2_qsys|M_alu_result[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_baddr[4]\, Qsys_system_Init|nios2_qsys|A_mem_baddr[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_offset_field_nxt[2]~5\, Qsys_system_Init|nios2_qsys|d_address_offset_field_nxt[2]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_offset_field_nxt[0]~1\, Qsys_system_Init|nios2_qsys|d_address_offset_field_nxt[0]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_offset_field_nxt[2]~6\, Qsys_system_Init|nios2_qsys|d_address_offset_field_nxt[2]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_offset_field[2]~0\, Qsys_system_Init|nios2_qsys|d_address_offset_field[2]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_offset_field[2]\, Qsys_system_Init|nios2_qsys|d_address_offset_field[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[40]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[40], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|address[2]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|address[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|Equal0~1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|Equal0~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_ienable[31]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_ienable[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~31\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[10]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[10]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[10]~90\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[10]~90, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[10]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[10]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[9]~24\, Qsys_system_Init|nios2_qsys|F_iw[9]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[9]\, Qsys_system_Init|nios2_qsys|D_iw[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[3]~2\, Qsys_system_Init|nios2_qsys|D_src2[3]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[3]\, Qsys_system_Init|nios2_qsys|E_src2[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_rn[3]\, Qsys_system_Init|nios2_qsys|M_rot_rn[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[1]~42\, Qsys_system_Init|nios2_qsys|M_rot[1]~42, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[1]~62\, Qsys_system_Init|nios2_qsys|M_rot[1]~62, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut0[1]~6\, Qsys_system_Init|nios2_qsys|M_rot_lut0[1]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[1]~30\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[1]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[1]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[1]~111\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[1]~111, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[1]~30\, Qsys_system_Init|nios2_qsys|M_inst_result[1]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ienable_reg_irq1\, Qsys_system_Init|nios2_qsys|A_ienable_reg_irq1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ipending_reg_irq1_nxt~0\, Qsys_system_Init|nios2_qsys|A_ipending_reg_irq1_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ipending_reg_irq1\, Qsys_system_Init|nios2_qsys|A_ipending_reg_irq1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_control_reg_rddata_muxed[1]~4\, Qsys_system_Init|nios2_qsys|D_control_reg_rddata_muxed[1]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_control_reg_rddata[1]\, Qsys_system_Init|nios2_qsys|E_control_reg_rddata[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_control_reg_rddata[1]~feeder\, Qsys_system_Init|nios2_qsys|M_control_reg_rddata[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_control_reg_rddata[1]\, Qsys_system_Init|nios2_qsys|M_control_reg_rddata[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[1]\, Qsys_system_Init|nios2_qsys|A_inst_result[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[1]~112\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[1]~112, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[1]~14\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[1]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[9]~5\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[9]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[1]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[9]~19\, Qsys_system_Init|nios2_qsys|M_inst_result[9]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[9]\, Qsys_system_Init|nios2_qsys|A_inst_result[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_data_ram_ld16_data[9]~5\, Qsys_system_Init|nios2_qsys|A_data_ram_ld16_data[9]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[1]~113\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[1]~113, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[1]~123\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[1]~123, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[1]\, Qsys_system_Init|nios2_qsys|W_wr_data[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[1]~94\, Qsys_system_Init|nios2_qsys|D_src1_reg[1]~94, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[1]~95\, Qsys_system_Init|nios2_qsys|D_src1_reg[1]~95, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[1]~96\, Qsys_system_Init|nios2_qsys|D_src1_reg[1]~96, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[1]\, Qsys_system_Init|nios2_qsys|E_src1[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[1]\, Qsys_system_Init|nios2_qsys|M_src1[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[1]~1\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[5]~feeder\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[5]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[5]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[5]\, Qsys_system_Init|nios2_qsys|A_mul_result[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut0[5]~2\, Qsys_system_Init|nios2_qsys|M_rot_lut0[5]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[5]~8\, Qsys_system_Init|nios2_qsys|M_rot[5]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[5]~2\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[5]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[5]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[5]~24\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[5]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[13]~9\, Qsys_system_Init|nios2_qsys|M_inst_result[13]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[13]\, Qsys_system_Init|nios2_qsys|A_inst_result[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_data_ram_ld16_data[13]~2\, Qsys_system_Init|nios2_qsys|A_data_ram_ld16_data[13]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[5]~2\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[5]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[13]~8\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[13]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[5]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_inst_result[5]~11\, Qsys_system_Init|nios2_qsys|M_inst_result[5]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_inst_result[5]\, Qsys_system_Init|nios2_qsys|A_inst_result[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[5]~25\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[5]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[5]~26\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[5]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[5]~119\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[5]~119, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[5]~12\, Qsys_system_Init|nios2_qsys|D_src2_reg[5]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[5]\, Qsys_system_Init|nios2_qsys|W_wr_data[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[5]~13\, Qsys_system_Init|nios2_qsys|D_src2_reg[5]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[5]~14\, Qsys_system_Init|nios2_qsys|D_src2_reg[5]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[5]~4\, Qsys_system_Init|nios2_qsys|D_src2[5]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[5]\, Qsys_system_Init|nios2_qsys|E_src2[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[5]~2\, Qsys_system_Init|nios2_qsys|E_logic_result[5]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc_plus_one[3]\, Qsys_system_Init|nios2_qsys|D_pc_plus_one[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_extra_pc[3]~3\, Qsys_system_Init|nios2_qsys|D_extra_pc[3]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_extra_pc[3]\, Qsys_system_Init|nios2_qsys|E_extra_pc[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[5]~4\, Qsys_system_Init|nios2_qsys|E_alu_result[5]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[5]\, Qsys_system_Init|nios2_qsys|E_alu_result[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[5]\, Qsys_system_Init|nios2_qsys|M_alu_result[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_baddr[5]\, Qsys_system_Init|nios2_qsys|A_mem_baddr[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_line_field[0]~5\, Qsys_system_Init|nios2_qsys|d_address_line_field[0]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_line[0]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_wb_line[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_line[0]\, Qsys_system_Init|nios2_qsys|A_dc_wb_line[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_line_field[0]\, Qsys_system_Init|nios2_qsys|d_address_line_field[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|read_latency_shift_reg~1\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator|read_latency_shift_reg~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal1~1\, Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal1~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~3\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|av_addr_accepted\, Qsys_system_Init|nios2_qsys|av_addr_accepted, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_offset_field_nxt[1]~3\, Qsys_system_Init|nios2_qsys|d_address_offset_field_nxt[1]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_offset_field_nxt[1]~4\, Qsys_system_Init|nios2_qsys|d_address_offset_field_nxt[1]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_offset_field[1]\, Qsys_system_Init|nios2_qsys|d_address_offset_field[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[39]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[39], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|address[1]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|address[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_addr[1]~1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_addr[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~31\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~32\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~32, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[8]~9\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[8]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[8]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~28\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[8]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[8]~27\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[8]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~20\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[30]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~11\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[30]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[31]~44\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[31]~44, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[31]~7\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[31]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[31]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~12\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[29]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[29], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~45\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~45, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~46\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~46, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[30]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[30]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~22\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[27]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~14\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[27]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[27], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~49\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~49, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~50\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~50, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[28]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[28]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[28], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~24\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[25]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~16\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[25]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~53\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~53, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~54\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~54, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[26]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[26]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[26]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[26]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg~8\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg[2]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_addr[0]~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_addr[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~13\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[1]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~14\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~15\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[2]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[2]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[2]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[2]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~2\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[2]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~16\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~17\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[3]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[3]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[3]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[3]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~11\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[0]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[0]~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_data[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~26\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[22]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~20\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[22]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~61\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~61, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~62\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~62, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[23]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[23]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[23]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[23]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~23\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[23]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~65\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~65, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~66\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~66, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[24]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[24]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[24]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[24]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~8\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[24]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~37\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~37, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~38\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~38, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[25]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[25]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[25], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|always1~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|always1~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|monitor_error~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|monitor_error~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|monitor_error\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|monitor_error, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~30\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[34]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[34], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[34]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[34], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg[10]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonAReg[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonARegAddrInc[8]~16\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonARegAddrInc[8]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_ram_wr~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_ram_wr~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_ram_wr\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_ram_wr, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_en~1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|ociram_wr_en~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|Equal0~2\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|Equal0~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[18]~3\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[18]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[21]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[21]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[21]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[18]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~55\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~55, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~56\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~56, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[19]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[19]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[19]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[19]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~14\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[16]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|MonDReg[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~4\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[16]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~26\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~28\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[17]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[17]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_ram_access~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_ram_access~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_ram_access~1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_ram_access~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_ram_access\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|jtag_ram_access, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|read~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|read~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|read\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|read, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready~1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|waitrequest~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|waitrequest~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|waitrequest~1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|waitrequest~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|waitrequest\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_ocimem|waitrequest, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_demux|src0_valid\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_demux|src0_valid, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[9]~91\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[9]~91, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[9]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[9]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[21]~23\, Qsys_system_Init|nios2_qsys|F_iw[21]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[21]\, Qsys_system_Init|nios2_qsys|D_iw[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[30]~46\, Qsys_system_Init|nios2_qsys|D_src2[30]~46, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[30]~47\, Qsys_system_Init|nios2_qsys|D_src2[30]~47, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[30]\, Qsys_system_Init|nios2_qsys|E_src2[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~1\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[32]~64\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[32]~64, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[33]~66\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|result_int[33]~66, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_compare_op[0]\, Qsys_system_Init|nios2_qsys|E_compare_op[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal306~5\, Qsys_system_Init|nios2_qsys|Equal306~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[0]~29\, Qsys_system_Init|nios2_qsys|E_logic_result[0]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal306~8\, Qsys_system_Init|nios2_qsys|Equal306~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal306~6\, Qsys_system_Init|nios2_qsys|Equal306~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal306~7\, Qsys_system_Init|nios2_qsys|Equal306~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal306~9\, Qsys_system_Init|nios2_qsys|Equal306~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[11]~6\, Qsys_system_Init|nios2_qsys|E_logic_result[11]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[12]~7\, Qsys_system_Init|nios2_qsys|E_logic_result[12]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[8]~4\, Qsys_system_Init|nios2_qsys|E_logic_result[8]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal306~1\, Qsys_system_Init|nios2_qsys|Equal306~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[15]~11\, Qsys_system_Init|nios2_qsys|E_logic_result[15]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[14]~9\, Qsys_system_Init|nios2_qsys|E_logic_result[14]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal306~2\, Qsys_system_Init|nios2_qsys|Equal306~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[6]~3\, Qsys_system_Init|nios2_qsys|E_logic_result[6]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal306~0\, Qsys_system_Init|nios2_qsys|Equal306~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal306~3\, Qsys_system_Init|nios2_qsys|Equal306~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal306~4\, Qsys_system_Init|nios2_qsys|Equal306~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_compare_op[1]\, Qsys_system_Init|nios2_qsys|E_compare_op[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_br_result~0\, Qsys_system_Init|nios2_qsys|E_br_result~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_br_result~1\, Qsys_system_Init|nios2_qsys|E_br_result~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[0]~105\, Qsys_system_Init|nios2_qsys|D_src2_reg[0]~105, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[0]\, Qsys_system_Init|nios2_qsys|W_wr_data[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[0]~106\, Qsys_system_Init|nios2_qsys|D_src2_reg[0]~106, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[0]~114\, Qsys_system_Init|nios2_qsys|D_src2_reg[0]~114, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[0]~115\, Qsys_system_Init|nios2_qsys|D_src2_reg[0]~115, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2_reg[0]\, Qsys_system_Init|nios2_qsys|E_src2_reg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_st_data[0]\, Qsys_system_Init|nios2_qsys|M_st_data[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[0]~1\, Qsys_system_Init|nios2_qsys|d_writedata[0]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_writedata[0]\, Qsys_system_Init|nios2_qsys|d_writedata[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~53\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~53, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~54\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[7]~54, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[7]~92\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[7]~92, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[7]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[7]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[19]~21\, Qsys_system_Init|nios2_qsys|F_iw[19]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[19]\, Qsys_system_Init|nios2_qsys|D_iw[19], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_dst_regnum[2]~5\, Qsys_system_Init|nios2_qsys|D_dst_regnum[2]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_dst_regnum[2]\, Qsys_system_Init|nios2_qsys|E_dst_regnum[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dst_regnum[2]\, Qsys_system_Init|nios2_qsys|M_dst_regnum[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_regnum_b_cmp_F~1\, Qsys_system_Init|nios2_qsys|M_regnum_b_cmp_F~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_regnum_b_cmp_F~0\, Qsys_system_Init|nios2_qsys|M_regnum_b_cmp_F~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_regnum_b_cmp_F~2\, Qsys_system_Init|nios2_qsys|M_regnum_b_cmp_F~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_regnum_b_cmp_F~3\, Qsys_system_Init|nios2_qsys|M_regnum_b_cmp_F~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_regnum_b_cmp_D\, Qsys_system_Init|nios2_qsys|A_regnum_b_cmp_D, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[5]~4\, Qsys_system_Init|nios2_qsys|D_src2_reg[5]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[12]~27\, Qsys_system_Init|nios2_qsys|D_src2_reg[12]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[12]~28\, Qsys_system_Init|nios2_qsys|D_src2_reg[12]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[12]~29\, Qsys_system_Init|nios2_qsys|D_src2_reg[12]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[12]~9\, Qsys_system_Init|nios2_qsys|D_src2[12]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[12]\, Qsys_system_Init|nios2_qsys|E_src2[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~19\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_plus_one[9]~18\, Qsys_system_Init|nios2_qsys|F_pc_plus_one[9]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_plus_one[10]~20\, Qsys_system_Init|nios2_qsys|F_pc_plus_one[10]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc_plus_one[10]\, Qsys_system_Init|nios2_qsys|D_pc_plus_one[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_extra_pc[10]~8\, Qsys_system_Init|nios2_qsys|D_extra_pc[10]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_extra_pc[10]\, Qsys_system_Init|nios2_qsys|E_extra_pc[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[12]~9\, Qsys_system_Init|nios2_qsys|E_alu_result[12]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[12]\, Qsys_system_Init|nios2_qsys|E_alu_result[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[12]\, Qsys_system_Init|nios2_qsys|M_alu_result[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_hit~0\, Qsys_system_Init|nios2_qsys|M_dc_hit~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_hit~3\, Qsys_system_Init|nios2_qsys|M_dc_hit~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_hit\, Qsys_system_Init|nios2_qsys|A_dc_hit, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_dc_index_inv~0\, Qsys_system_Init|nios2_qsys|E_ctrl_dc_index_inv~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal181~0\, Qsys_system_Init|nios2_qsys|Equal181~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_dc_addr_wb_inv\, Qsys_system_Init|nios2_qsys|M_ctrl_dc_addr_wb_inv, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ctrl_dc_addr_wb_inv\, Qsys_system_Init|nios2_qsys|A_ctrl_dc_addr_wb_inv, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal193~0\, Qsys_system_Init|nios2_qsys|Equal193~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_dc_index_wb_inv\, Qsys_system_Init|nios2_qsys|M_ctrl_dc_index_wb_inv, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ctrl_dc_index_wb_inv\, Qsys_system_Init|nios2_qsys|A_ctrl_dc_index_wb_inv, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_starting~1\, Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_starting~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_starting~2\, Qsys_system_Init|nios2_qsys|A_dc_xfer_rd_addr_starting~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_active_nxt~0\, Qsys_system_Init|nios2_qsys|A_dc_wb_active_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_active\, Qsys_system_Init|nios2_qsys|A_dc_wb_active, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_fill_starting~0\, Qsys_system_Init|nios2_qsys|A_dc_fill_starting~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data_cnt_nxt[0]~3\, Qsys_system_Init|nios2_qsys|A_dc_rd_data_cnt_nxt[0]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data_cnt[3]~1\, Qsys_system_Init|nios2_qsys|A_dc_rd_data_cnt[3]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data_cnt[0]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data_cnt[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data_cnt_nxt[1]~2\, Qsys_system_Init|nios2_qsys|A_dc_rd_data_cnt_nxt[1]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data_cnt[1]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data_cnt[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data_cnt_nxt[2]~1\, Qsys_system_Init|nios2_qsys|A_dc_rd_data_cnt_nxt[2]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data_cnt[2]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data_cnt[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add12~0\, Qsys_system_Init|nios2_qsys|Add12~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data_cnt_nxt[3]~0\, Qsys_system_Init|nios2_qsys|A_dc_rd_data_cnt_nxt[3]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_data_cnt[3]\, Qsys_system_Init|nios2_qsys|A_dc_rd_data_cnt[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_ld_st_nxt~0\, Qsys_system_Init|nios2_qsys|M_ctrl_ld_st_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_ld_st\, Qsys_system_Init|nios2_qsys|M_ctrl_ld_st, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_valid_mem_d1~0\, Qsys_system_Init|nios2_qsys|M_valid_mem_d1~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_valid_mem_d1\, Qsys_system_Init|nios2_qsys|M_valid_mem_d1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_A_dc_line_match_d1\, Qsys_system_Init|nios2_qsys|M_A_dc_line_match_d1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_fill_need_extra_stall_nxt~0\, Qsys_system_Init|nios2_qsys|A_dc_fill_need_extra_stall_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_fill_need_extra_stall_nxt\, Qsys_system_Init|nios2_qsys|A_dc_fill_need_extra_stall_nxt, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_fill_need_extra_stall\, Qsys_system_Init|nios2_qsys|A_dc_fill_need_extra_stall, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ld_bypass_done\, Qsys_system_Init|nios2_qsys|A_ld_bypass_done, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_last_transfer_d1\, Qsys_system_Init|nios2_qsys|A_dc_rd_last_transfer_d1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_fill_done~0\, Qsys_system_Init|nios2_qsys|A_dc_fill_done~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_fill_active_nxt~0\, Qsys_system_Init|nios2_qsys|A_dc_fill_active_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_fill_active\, Qsys_system_Init|nios2_qsys|A_dc_fill_active, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_tag_field_nxt~0\, Qsys_system_Init|nios2_qsys|d_address_tag_field_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_line_field[1]~4\, Qsys_system_Init|nios2_qsys|d_address_line_field[1]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_line[1]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_wb_line[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_line[1]\, Qsys_system_Init|nios2_qsys|A_dc_wb_line[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_line_field[1]\, Qsys_system_Init|nios2_qsys|d_address_line_field[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|always1~6\, Qsys_system_Init|mm_interconnect_0|addr_router_001|always1~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|always1~7\, Qsys_system_Init|mm_interconnect_0|addr_router_001|always1~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|src_data[78]~1\, Qsys_system_Init|mm_interconnect_0|addr_router_001|src_data[78]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter_001|Equal0~0\, Qsys_system_Init|mm_interconnect_0|limiter_001|Equal0~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter_001|save_dest_id~0\, Qsys_system_Init|mm_interconnect_0|limiter_001|save_dest_id~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter_001|save_dest_id~1\, Qsys_system_Init|mm_interconnect_0|limiter_001|save_dest_id~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter_001|last_dest_id[1]\, Qsys_system_Init|mm_interconnect_0|limiter_001|last_dest_id[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter_001|suppress_change_dest_id~2\, Qsys_system_Init|mm_interconnect_0|limiter_001|suppress_change_dest_id~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter_001|nonposted_cmd_accepted\, Qsys_system_Init|mm_interconnect_0|limiter_001|nonposted_cmd_accepted, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]\, Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]\, Qsys_system_Init|mm_interconnect_0|my9262_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload[0]~8\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload[0]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]\, Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\, Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~feeder\, Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]\, Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload[0]~7\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload[0]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]\, Qsys_system_Init|mm_interconnect_0|hal249_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]\, Qsys_system_Init|mm_interconnect_0|led_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload[0]~5\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload[0]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]\, Qsys_system_Init|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]\, Qsys_system_Init|mm_interconnect_0|sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload[0]~4\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload[0]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload[0]~6\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux_001|src_payload[0]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter_001|response_sink_accepted\, Qsys_system_Init|mm_interconnect_0|limiter_001|response_sink_accepted, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter_001|pending_response_count[0]~0\, Qsys_system_Init|mm_interconnect_0|limiter_001|pending_response_count[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter_001|pending_response_count[0]\, Qsys_system_Init|mm_interconnect_0|limiter_001|pending_response_count[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter_001|has_pending_responses~0\, Qsys_system_Init|mm_interconnect_0|limiter_001|has_pending_responses~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter_001|has_pending_responses\, Qsys_system_Init|mm_interconnect_0|limiter_001|has_pending_responses, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter_001|suppress_change_dest_id~0\, Qsys_system_Init|mm_interconnect_0|limiter_001|suppress_change_dest_id~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter_001|last_channel[0]\, Qsys_system_Init|mm_interconnect_0|limiter_001|last_channel[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|packet_in_progress\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|packet_in_progress, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|update_grant~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|update_grant~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|update_grant~1\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|update_grant~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|saved_grant[0]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|saved_grant[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[46]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[46], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|address[8]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|address[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~9\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[24]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[24]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[24]~69\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[24]~69, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[24]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[24]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[24], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[23]~14\, Qsys_system_Init|nios2_qsys|F_iw[23]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[23]\, Qsys_system_Init|nios2_qsys|D_iw[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal300~0\, Qsys_system_Init|nios2_qsys|Equal300~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[3]~120\, Qsys_system_Init|nios2_qsys|D_src2_reg[3]~120, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[8]\, Qsys_system_Init|nios2_qsys|W_wr_data[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[8]~18\, Qsys_system_Init|nios2_qsys|D_src2_reg[8]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[8]~19\, Qsys_system_Init|nios2_qsys|D_src2_reg[8]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[8]~20\, Qsys_system_Init|nios2_qsys|D_src2_reg[8]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[8]~6\, Qsys_system_Init|nios2_qsys|D_src2[8]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[8]\, Qsys_system_Init|nios2_qsys|E_src2[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~23\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~1\, Qsys_system_Init|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~0\, Qsys_system_Init|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~2\, Qsys_system_Init|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~4\, Qsys_system_Init|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~3\, Qsys_system_Init|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~5\, Qsys_system_Init|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~6\, Qsys_system_Init|nios2_qsys|M_dc_potential_hazard_after_st_unfiltered~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_stall_nxt~8\, Qsys_system_Init|nios2_qsys|A_mem_stall_nxt~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_bypass_transfer_done\, Qsys_system_Init|nios2_qsys|A_st_bypass_transfer_done, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_potential_hazard_after_st\, Qsys_system_Init|nios2_qsys|A_dc_potential_hazard_after_st, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_stall_nxt~3\, Qsys_system_Init|nios2_qsys|A_mem_stall_nxt~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_dcache_management_done_nxt~0\, Qsys_system_Init|nios2_qsys|A_dc_dcache_management_done_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal178~0\, Qsys_system_Init|nios2_qsys|Equal178~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_dc_nowb_inv\, Qsys_system_Init|nios2_qsys|M_ctrl_dc_nowb_inv, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ctrl_dc_nowb_inv\, Qsys_system_Init|nios2_qsys|A_ctrl_dc_nowb_inv, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_dcache_management_done_nxt~1\, Qsys_system_Init|nios2_qsys|A_dc_dcache_management_done_nxt~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_dcache_management_done_nxt\, Qsys_system_Init|nios2_qsys|A_dc_dcache_management_done_nxt, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_dcache_management_done\, Qsys_system_Init|nios2_qsys|A_dc_dcache_management_done, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_bypass_transfer_done_d1\, Qsys_system_Init|nios2_qsys|A_st_bypass_transfer_done_d1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ctrl_st_bypass\, Qsys_system_Init|nios2_qsys|A_ctrl_st_bypass, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_stall_nxt~4\, Qsys_system_Init|nios2_qsys|A_mem_stall_nxt~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_stall_nxt~5\, Qsys_system_Init|nios2_qsys|A_mem_stall_nxt~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_stall_nxt~6\, Qsys_system_Init|nios2_qsys|A_mem_stall_nxt~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_stall_stop_nxt~0\, Qsys_system_Init|nios2_qsys|A_mem_stall_stop_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_stall_nxt~7\, Qsys_system_Init|nios2_qsys|A_mem_stall_nxt~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_stall\, Qsys_system_Init|nios2_qsys|A_mem_stall, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|always126~0\, Qsys_system_Init|nios2_qsys|always126~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ld_bypass_delayed~0\, Qsys_system_Init|nios2_qsys|A_ld_bypass_delayed~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ld_bypass_delayed\, Qsys_system_Init|nios2_qsys|A_ld_bypass_delayed, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ld_bypass_delayed_started~0\, Qsys_system_Init|nios2_qsys|A_ld_bypass_delayed_started~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ld_bypass_delayed_started\, Qsys_system_Init|nios2_qsys|A_ld_bypass_delayed_started, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_read_nxt~0\, Qsys_system_Init|nios2_qsys|d_read_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_read_nxt~1\, Qsys_system_Init|nios2_qsys|d_read_nxt~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|av_rd_addr_accepted\, Qsys_system_Init|nios2_qsys|av_rd_addr_accepted, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_addr_cnt_nxt[0]~3\, Qsys_system_Init|nios2_qsys|A_dc_rd_addr_cnt_nxt[0]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_addr_cnt[2]~0\, Qsys_system_Init|nios2_qsys|A_dc_rd_addr_cnt[2]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_addr_cnt[0]\, Qsys_system_Init|nios2_qsys|A_dc_rd_addr_cnt[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_addr_cnt_nxt[1]~2\, Qsys_system_Init|nios2_qsys|A_dc_rd_addr_cnt_nxt[1]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_addr_cnt[1]\, Qsys_system_Init|nios2_qsys|A_dc_rd_addr_cnt[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_addr_cnt_nxt[2]~1\, Qsys_system_Init|nios2_qsys|A_dc_rd_addr_cnt_nxt[2]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_addr_cnt[2]\, Qsys_system_Init|nios2_qsys|A_dc_rd_addr_cnt[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add15~0\, Qsys_system_Init|nios2_qsys|Add15~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_addr_cnt_nxt[3]~0\, Qsys_system_Init|nios2_qsys|A_dc_rd_addr_cnt_nxt[3]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_rd_addr_cnt[3]\, Qsys_system_Init|nios2_qsys|A_dc_rd_addr_cnt[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_read_nxt~2\, Qsys_system_Init|nios2_qsys|d_read_nxt~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_read\, Qsys_system_Init|nios2_qsys|d_read, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0\, Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0\, Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg[0]\, Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux|sink_ready~2\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux|sink_ready~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux|sink_ready~1\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux|sink_ready~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux|WideOr0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux|WideOr0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter|nonposted_cmd_accepted\, Qsys_system_Init|mm_interconnect_0|limiter|nonposted_cmd_accepted, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_demux_002|src0_valid\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_demux_002|src0_valid, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|WideOr1\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|WideOr1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter|response_sink_accepted~0\, Qsys_system_Init|mm_interconnect_0|limiter|response_sink_accepted~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter|response_sink_accepted~1\, Qsys_system_Init|mm_interconnect_0|limiter|response_sink_accepted~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter|pending_response_count[0]~0\, Qsys_system_Init|mm_interconnect_0|limiter|pending_response_count[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter|pending_response_count[0]\, Qsys_system_Init|mm_interconnect_0|limiter|pending_response_count[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter|has_pending_responses~0\, Qsys_system_Init|mm_interconnect_0|limiter|has_pending_responses~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter|has_pending_responses\, Qsys_system_Init|mm_interconnect_0|limiter|has_pending_responses, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux|src0_valid~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux|src0_valid~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~1\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|saved_grant[1]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|saved_grant[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~3\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_payload~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[1]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|writedata[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_ienable[1]~1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_ienable[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_ienable[1]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|oci_ienable[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~15\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[1]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[1]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|readdata[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[1]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator|av_readdata_pre[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[1]~75\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[1]~75, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[1]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[1]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[2]~76\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[2]~76, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[2]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[2]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[3]~73\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[3]~73, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[3]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[3]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[4]~74\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[4]~74, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[4]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[4]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[5]~72\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[5]~72, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[5]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[5]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[11]~77\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[11]~77, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[11]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[11]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[15]~78\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[15]~78, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[15]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[15]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[26]~71\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[26]~71, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[26]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[26]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0\, Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_ic_data|the_altsyncram|auto_generated|ram_block1a0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ctrl_implicit_dst_retaddr~8\, Qsys_system_Init|nios2_qsys|F_ctrl_implicit_dst_retaddr~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ctrl_a_not_src~8\, Qsys_system_Init|nios2_qsys|F_ctrl_a_not_src~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_a_not_src\, Qsys_system_Init|nios2_qsys|D_ctrl_a_not_src, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[27]~0\, Qsys_system_Init|nios2_qsys|E_src1[27]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[16]~38\, Qsys_system_Init|nios2_qsys|D_src1_reg[16]~38, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[16]~39\, Qsys_system_Init|nios2_qsys|D_src1_reg[16]~39, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[16]~40\, Qsys_system_Init|nios2_qsys|D_src1_reg[16]~40, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[16]\, Qsys_system_Init|nios2_qsys|E_src1[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[16]\, Qsys_system_Init|nios2_qsys|M_src1[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1[0]~_Duplicate_1\, Qsys_system_Init|nios2_qsys|A_mul_src1[0]~_Duplicate_1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[16]~16\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[16]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[31]~46\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[31]~46, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[31]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[31]~94\, Qsys_system_Init|nios2_qsys|A_mul_result[31]~94, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[31]\, Qsys_system_Init|nios2_qsys|A_mul_result[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut3[7]~7\, Qsys_system_Init|nios2_qsys|M_rot_lut3[7]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[31]~34\, Qsys_system_Init|nios2_qsys|M_rot[31]~34, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[31]~33\, Qsys_system_Init|nios2_qsys|M_rot[31]~33, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[31]~60\, Qsys_system_Init|nios2_qsys|M_rot[31]~60, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[31]~28\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[31]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[31]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[7]~7\, Qsys_system_Init|nios2_qsys|A_slow_ld_byte3_data_aligned_nxt[7]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[31]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[31]~105\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[31]~105, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[31]~106\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[31]~106, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[31]~107\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[31]~107, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[31]\, Qsys_system_Init|nios2_qsys|W_wr_data[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[31]~87\, Qsys_system_Init|nios2_qsys|D_src1_reg[31]~87, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[31]~88\, Qsys_system_Init|nios2_qsys|D_src1_reg[31]~88, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[31]~89\, Qsys_system_Init|nios2_qsys|D_src1_reg[31]~89, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[31]\, Qsys_system_Init|nios2_qsys|E_src1[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[31]~28\, Qsys_system_Init|nios2_qsys|E_logic_result[31]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[31]~57\, Qsys_system_Init|nios2_qsys|D_src2[31]~57, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[31]~58\, Qsys_system_Init|nios2_qsys|D_src2[31]~58, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[31]~48\, Qsys_system_Init|nios2_qsys|D_src2[31]~48, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[31]~49\, Qsys_system_Init|nios2_qsys|D_src2[31]~49, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[31]~56\, Qsys_system_Init|nios2_qsys|D_src2[31]~56, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[31]~50\, Qsys_system_Init|nios2_qsys|D_src2[31]~50, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[31]~51\, Qsys_system_Init|nios2_qsys|D_src2[31]~51, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[31]\, Qsys_system_Init|nios2_qsys|E_src2[31], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~0\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ld_st_cache~0\, Qsys_system_Init|nios2_qsys|E_ld_st_cache~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_ld_st_non_bypass\, Qsys_system_Init|nios2_qsys|M_ctrl_ld_st_non_bypass, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dc_want_fill\, Qsys_system_Init|nios2_qsys|M_dc_want_fill, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_want_fill\, Qsys_system_Init|nios2_qsys|A_dc_want_fill, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_sel_nxt~0\, Qsys_system_Init|nios2_qsys|A_slow_inst_sel_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_sel\, Qsys_system_Init|nios2_qsys|A_slow_inst_sel, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[15]~30\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[15]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[15]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[15]~53\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[15]~53, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[15]~35\, Qsys_system_Init|nios2_qsys|M_rot[15]~35, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut1[7]~6\, Qsys_system_Init|nios2_qsys|M_rot_lut1[7]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[15]~11\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[15]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[15]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[15]~54\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[15]~54, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[15]~55\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[15]~55, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[15]\, Qsys_system_Init|nios2_qsys|W_wr_data[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[15]~35\, Qsys_system_Init|nios2_qsys|D_src1_reg[15]~35, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[15]~36\, Qsys_system_Init|nios2_qsys|D_src1_reg[15]~36, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[15]~37\, Qsys_system_Init|nios2_qsys|D_src1_reg[15]~37, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[15]\, Qsys_system_Init|nios2_qsys|E_src1[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc[12]\, Qsys_system_Init|nios2_qsys|D_pc[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_nxt~6\, Qsys_system_Init|nios2_qsys|F_pc_nxt~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_plus_one[11]~22\, Qsys_system_Init|nios2_qsys|F_pc_plus_one[11]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_plus_one[12]~24\, Qsys_system_Init|nios2_qsys|F_pc_plus_one[12]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_nxt~7\, Qsys_system_Init|nios2_qsys|F_pc_nxt~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_nxt~8\, Qsys_system_Init|nios2_qsys|F_pc_nxt~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[12]~12\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[12]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[12]~12\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[12]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[12]~feeder\, Qsys_system_Init|nios2_qsys|E_pc[12]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[12]\, Qsys_system_Init|nios2_qsys|E_pc[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[12]\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc[12]\, Qsys_system_Init|nios2_qsys|F_pc[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_plus_one[13]~26\, Qsys_system_Init|nios2_qsys|F_pc_plus_one[13]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc_plus_one[13]\, Qsys_system_Init|nios2_qsys|D_pc_plus_one[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc_plus_one[12]\, Qsys_system_Init|nios2_qsys|D_pc_plus_one[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc_plus_one[11]\, Qsys_system_Init|nios2_qsys|D_pc_plus_one[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[9]~29\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[9]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[10]~31\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[10]~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[10]\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add1~1\, Qsys_system_Init|nios2_qsys|Add1~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add1~2\, Qsys_system_Init|nios2_qsys|Add1~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add1~4\, Qsys_system_Init|nios2_qsys|Add1~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add1~6\, Qsys_system_Init|nios2_qsys|Add1~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add1~8\, Qsys_system_Init|nios2_qsys|Add1~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_nxt~9\, Qsys_system_Init|nios2_qsys|F_pc_nxt~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_nxt~10\, Qsys_system_Init|nios2_qsys|F_pc_nxt~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_nxt~11\, Qsys_system_Init|nios2_qsys|F_pc_nxt~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_extra_pc[13]~12\, Qsys_system_Init|nios2_qsys|D_extra_pc[13]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_extra_pc[13]\, Qsys_system_Init|nios2_qsys|E_extra_pc[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[13]~13\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[13]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[13]~13\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[13]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[13]~feeder\, Qsys_system_Init|nios2_qsys|E_pc[13]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[13]\, Qsys_system_Init|nios2_qsys|E_pc[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[13]\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc[13]\, Qsys_system_Init|nios2_qsys|F_pc[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc[13]\, Qsys_system_Init|nios2_qsys|D_pc[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_tag[3]\, Qsys_system_Init|nios2_qsys|ic_fill_tag[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_tag[2]\, Qsys_system_Init|nios2_qsys|ic_fill_tag[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router|src_data[78]~0\, Qsys_system_Init|mm_interconnect_0|addr_router|src_data[78]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter|last_dest_id[1]~0\, Qsys_system_Init|mm_interconnect_0|limiter|last_dest_id[1]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter|last_dest_id[1]\, Qsys_system_Init|mm_interconnect_0|limiter|last_dest_id[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter|suppress_change_dest_id~0\, Qsys_system_Init|mm_interconnect_0|limiter|suppress_change_dest_id~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter|last_dest_id[2]\, Qsys_system_Init|mm_interconnect_0|limiter|last_dest_id[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter|suppress_change_dest_id~1\, Qsys_system_Init|mm_interconnect_0|limiter|suppress_change_dest_id~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_ap_cnt_nxt[0]~3\, Qsys_system_Init|nios2_qsys|ic_fill_ap_cnt_nxt[0]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_ap_cnt[0]\, Qsys_system_Init|nios2_qsys|ic_fill_ap_cnt[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_ap_cnt_nxt[1]~2\, Qsys_system_Init|nios2_qsys|ic_fill_ap_cnt_nxt[1]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_ap_cnt[1]\, Qsys_system_Init|nios2_qsys|ic_fill_ap_cnt[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_ap_cnt_nxt[2]~1\, Qsys_system_Init|nios2_qsys|ic_fill_ap_cnt_nxt[2]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_ap_cnt[2]\, Qsys_system_Init|nios2_qsys|ic_fill_ap_cnt[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add6~0\, Qsys_system_Init|nios2_qsys|Add6~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_ap_cnt_nxt[3]~0\, Qsys_system_Init|nios2_qsys|ic_fill_ap_cnt_nxt[3]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_ap_cnt[3]\, Qsys_system_Init|nios2_qsys|ic_fill_ap_cnt[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_read_nxt~0\, Qsys_system_Init|nios2_qsys|i_read_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_read_nxt~1\, Qsys_system_Init|nios2_qsys|i_read_nxt~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_read\, Qsys_system_Init|nios2_qsys|i_read, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter|save_dest_id~0\, Qsys_system_Init|mm_interconnect_0|limiter|save_dest_id~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter|last_channel[1]\, Qsys_system_Init|mm_interconnect_0|limiter|last_channel[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux|src1_valid~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux|src1_valid~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_valid~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|src_valid~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|WideOr1\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|WideOr1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|saved_grant[0]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|saved_grant[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]\, Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]\, Qsys_system_Init|mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_demux_001|src0_valid\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_demux_001|src0_valid, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[12]~82\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[12]~82, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[12]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[12]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[17]~17\, Qsys_system_Init|nios2_qsys|F_iw[17]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[17]\, Qsys_system_Init|nios2_qsys|D_iw[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_nxt~3\, Qsys_system_Init|nios2_qsys|F_pc_nxt~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_nxt~4\, Qsys_system_Init|nios2_qsys|F_pc_nxt~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_nxt~5\, Qsys_system_Init|nios2_qsys|F_pc_nxt~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_extra_pc[11]~9\, Qsys_system_Init|nios2_qsys|D_extra_pc[11]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_extra_pc[11]\, Qsys_system_Init|nios2_qsys|E_extra_pc[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[11]~2\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[11]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[11]~11\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[11]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[11]~feeder\, Qsys_system_Init|nios2_qsys|E_pc[11]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[11]\, Qsys_system_Init|nios2_qsys|E_pc[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[11]\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc[11]\, Qsys_system_Init|nios2_qsys|F_pc[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc[11]\, Qsys_system_Init|nios2_qsys|D_pc[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_tag[1]\, Qsys_system_Init|nios2_qsys|ic_fill_tag[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router|Equal1~0\, Qsys_system_Init|mm_interconnect_0|addr_router|Equal1~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux|src2_valid~1\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux|src2_valid~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|update_grant~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|update_grant~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|packet_in_progress~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|packet_in_progress~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|packet_in_progress\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|packet_in_progress, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|update_grant~1\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|update_grant~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[1]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|arb|top_priority_reg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[0]~1\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[0]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|saved_grant[0]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|saved_grant[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_data[38]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_data[38], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[23]~6\, Qsys_system_Init|epcs_flash|readdata[23]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[23]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[23]~68\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[23]~68, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[23]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[23]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[23], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_regnum_b_cmp_F~0\, Qsys_system_Init|nios2_qsys|D_regnum_b_cmp_F~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_regnum_b_cmp_F~1\, Qsys_system_Init|nios2_qsys|D_regnum_b_cmp_F~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_regnum_b_cmp_F~2\, Qsys_system_Init|nios2_qsys|D_regnum_b_cmp_F~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_regnum_b_cmp_F~3\, Qsys_system_Init|nios2_qsys|D_regnum_b_cmp_F~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_regnum_b_cmp_D\, Qsys_system_Init|nios2_qsys|E_regnum_b_cmp_D, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[3]~119\, Qsys_system_Init|nios2_qsys|D_src2_reg[3]~119, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2_reg[0]~107\, Qsys_system_Init|nios2_qsys|D_src2_reg[0]~107, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[0]~52\, Qsys_system_Init|nios2_qsys|D_src2[0]~52, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[0]~53\, Qsys_system_Init|nios2_qsys|D_src2[0]~53, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[0]\, Qsys_system_Init|nios2_qsys|E_src2[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~31\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~31, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[0]~15\, Qsys_system_Init|nios2_qsys|E_alu_result[0]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[0]~90\, Qsys_system_Init|nios2_qsys|D_src1_reg[0]~90, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[0]~91\, Qsys_system_Init|nios2_qsys|D_src1_reg[0]~91, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[0]~92\, Qsys_system_Init|nios2_qsys|D_src1_reg[0]~92, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[0]~93\, Qsys_system_Init|nios2_qsys|D_src1_reg[0]~93, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[0]\, Qsys_system_Init|nios2_qsys|E_src1[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[0]~feeder\, Qsys_system_Init|nios2_qsys|M_src1[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_src1[0]\, Qsys_system_Init|nios2_qsys|M_src1[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[0]~0\, Qsys_system_Init|nios2_qsys|A_mul_src1_nxt[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[13]~feeder\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[13]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_partial_prod[13]\, Qsys_system_Init|nios2_qsys|A_mul_partial_prod[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_result[13]\, Qsys_system_Init|nios2_qsys|A_mul_result[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[13]~26\, Qsys_system_Init|nios2_qsys|M_rot[13]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut1[5]~4\, Qsys_system_Init|nios2_qsys|M_rot_lut1[5]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[13]~8\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[13]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[13]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[13]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[13]~44\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[13]~44, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[13]~45\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[13]~45, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[13]~46\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[13]~46, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[13]\, Qsys_system_Init|nios2_qsys|W_wr_data[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[13]~26\, Qsys_system_Init|nios2_qsys|D_src1_reg[13]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[13]~27\, Qsys_system_Init|nios2_qsys|D_src1_reg[13]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[13]~28\, Qsys_system_Init|nios2_qsys|D_src1_reg[13]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[13]\, Qsys_system_Init|nios2_qsys|E_src1[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_logic_result[13]~8\, Qsys_system_Init|nios2_qsys|E_logic_result[13]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[13]~10\, Qsys_system_Init|nios2_qsys|E_alu_result[13]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[13]\, Qsys_system_Init|nios2_qsys|E_alu_result[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[13]\, Qsys_system_Init|nios2_qsys|M_alu_result[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_tag_field[2]~2\, Qsys_system_Init|nios2_qsys|d_address_tag_field[2]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_actual_tag[2]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_actual_tag[2]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_actual_tag[2]\, Qsys_system_Init|nios2_qsys|A_dc_actual_tag[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_tag[2]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_wb_tag[2]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_tag[2]\, Qsys_system_Init|nios2_qsys|A_dc_wb_tag[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_tag_field[2]\, Qsys_system_Init|nios2_qsys|d_address_tag_field[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal1~0\, Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal1~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal0~0\, Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal0~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|src_data[76]~0\, Qsys_system_Init|mm_interconnect_0|addr_router_001|src_data[76]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|src_channel[1]~2\, Qsys_system_Init|mm_interconnect_0|addr_router_001|src_channel[1]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter_001|last_channel[1]\, Qsys_system_Init|mm_interconnect_0|limiter_001|last_channel[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~1\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|saved_grant[1]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_001|saved_grant[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~0\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode830w[2]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode838w[2]~0\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|decode3|w_anode838w[2]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~51\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~51, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~52\, Qsys_system_Init|onchip_ram|the_altsyncram|auto_generated|ram_block1a0|auto_generated|mux2|result_node[8]~52, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[8]~83\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[8]~83, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[8]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[8]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[13]~9\, Qsys_system_Init|nios2_qsys|F_iw[13]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[13]\, Qsys_system_Init|nios2_qsys|D_iw[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_iw[13]\, Qsys_system_Init|nios2_qsys|E_iw[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_invalidate_i~0\, Qsys_system_Init|nios2_qsys|E_ctrl_invalidate_i~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_invalidate_i~1\, Qsys_system_Init|nios2_qsys|E_ctrl_invalidate_i~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_invalidate_i~2\, Qsys_system_Init|nios2_qsys|E_ctrl_invalidate_i~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_invalidate_i~3\, Qsys_system_Init|nios2_qsys|E_ctrl_invalidate_i~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_invalidate_i\, Qsys_system_Init|nios2_qsys|M_ctrl_invalidate_i, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_clr_valid_bits_nxt\, Qsys_system_Init|nios2_qsys|ic_tag_clr_valid_bits_nxt, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_clr_valid_bits\, Qsys_system_Init|nios2_qsys|ic_tag_clr_valid_bits, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wren\, Qsys_system_Init|nios2_qsys|ic_tag_wren, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress_nxt[0]~1\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress_nxt[0]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress_nxt[0]~2\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress_nxt[0]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress[0]\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress[1]~feeder\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress[1]~6\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress[1]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_clr_valid_bits_nxt~0\, Qsys_system_Init|nios2_qsys|ic_tag_clr_valid_bits_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress[1]\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress[2]~feeder\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress[2]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress[2]\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress[3]~feeder\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress[3]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress[3]\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress[4]~feeder\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress[4]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress[4]\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress[5]~feeder\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress[5]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress[5]\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress[6]~feeder\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress[6]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress[6]\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[0]~11\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[0]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[0]~12\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[0]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_en\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_en, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits[0]\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[1]~9\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[1]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[1]~10\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[1]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits[1]\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[2]~7\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[2]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[2]~8\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[2]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits[2]\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[3]~13\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[3]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[3]~14\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[3]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits[3]\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[4]~3\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[4]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[4]~4\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[4]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits[4]\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[5]~0\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[5]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[5]~1\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[5]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits[5]\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal239~0\, Qsys_system_Init|nios2_qsys|Equal239~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[6]~2\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[6]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits[6]\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[7]~5\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[7]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[7]~6\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits_nxt[7]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_valid_bits[7]\, Qsys_system_Init|nios2_qsys|ic_fill_valid_bits[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0\, Qsys_system_Init|nios2_qsys|Qsys_system_nios2_qsys_ic_tag|the_altsyncram|auto_generated|ram_block1a0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_hit~0\, Qsys_system_Init|nios2_qsys|F_ic_hit~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_hit~2\, Qsys_system_Init|nios2_qsys|F_ic_hit~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_issue\, Qsys_system_Init|nios2_qsys|F_issue, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_issue\, Qsys_system_Init|nios2_qsys|D_issue, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_valid_jmp_indirect~2\, Qsys_system_Init|nios2_qsys|E_valid_jmp_indirect~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_valid_jmp_indirect\, Qsys_system_Init|nios2_qsys|E_valid_jmp_indirect, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[1]~4\, Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[1]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[1]~5\, Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[1]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[1]~6\, Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[1]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[1]~7\, Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[1]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ctrl_hi_imm16~8\, Qsys_system_Init|nios2_qsys|F_ctrl_hi_imm16~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ctrl_hi_imm16~9\, Qsys_system_Init|nios2_qsys|F_ctrl_hi_imm16~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_hi_imm16\, Qsys_system_Init|nios2_qsys|D_ctrl_hi_imm16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src2[11]~8\, Qsys_system_Init|nios2_qsys|D_src2[11]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src2[11]\, Qsys_system_Init|nios2_qsys|E_src2[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~20\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc_plus_one[9]\, Qsys_system_Init|nios2_qsys|D_pc_plus_one[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[9]\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_extra_pc[9]~7\, Qsys_system_Init|nios2_qsys|D_extra_pc[9]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_extra_pc[9]\, Qsys_system_Init|nios2_qsys|E_extra_pc[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[11]~8\, Qsys_system_Init|nios2_qsys|E_alu_result[11]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[11]\, Qsys_system_Init|nios2_qsys|E_alu_result[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[11]~20\, Qsys_system_Init|nios2_qsys|D_src1_reg[11]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[11]~21\, Qsys_system_Init|nios2_qsys|D_src1_reg[11]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[11]~22\, Qsys_system_Init|nios2_qsys|D_src1_reg[11]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[11]\, Qsys_system_Init|nios2_qsys|E_src1[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[9]~9\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[9]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[9]~7\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[9]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[9]\, Qsys_system_Init|nios2_qsys|E_pc[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[9]\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~26\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~27\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~27, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~28\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~29\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[6]~29, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc[9]\, Qsys_system_Init|nios2_qsys|F_pc[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc[9]\, Qsys_system_Init|nios2_qsys|D_pc[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress[6]~5\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress[6]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_line[6]\, Qsys_system_Init|nios2_qsys|ic_fill_line[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[1]~1\, Qsys_system_Init|nios2_qsys|F_iw[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[1]\, Qsys_system_Init|nios2_qsys|D_iw[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_iw[1]\, Qsys_system_Init|nios2_qsys|E_iw[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_ld_signed~0\, Qsys_system_Init|nios2_qsys|E_ctrl_ld_signed~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_ld_signed\, Qsys_system_Init|nios2_qsys|M_ctrl_ld_signed, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ctrl_ld_signed\, Qsys_system_Init|nios2_qsys|A_ctrl_ld_signed, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_data_ram_ld_align_sign_bit_16_hi~0\, Qsys_system_Init|nios2_qsys|M_data_ram_ld_align_sign_bit_16_hi~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_data_ram_ld_align_sign_bit_16_hi\, Qsys_system_Init|nios2_qsys|M_data_ram_ld_align_sign_bit_16_hi, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_data_ram_ld_align_sign_bit~0\, Qsys_system_Init|nios2_qsys|M_data_ram_ld_align_sign_bit~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_data_ram_ld_align_sign_bit~1\, Qsys_system_Init|nios2_qsys|M_data_ram_ld_align_sign_bit~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_data_ram_ld_align_sign_bit\, Qsys_system_Init|nios2_qsys|A_data_ram_ld_align_sign_bit, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_data_ram_ld_align_fill_bit\, Qsys_system_Init|nios2_qsys|A_data_ram_ld_align_fill_bit, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot[9]~17\, Qsys_system_Init|nios2_qsys|M_rot[9]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_rot_lut1[1]~1\, Qsys_system_Init|nios2_qsys|M_rot_lut1[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[9]~5\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[9]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_shift_rot_result[9]\, Qsys_system_Init|nios2_qsys|A_shift_rot_result[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_slow_inst_result[9]\, Qsys_system_Init|nios2_qsys|A_slow_inst_result[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[9]~35\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[9]~35, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[9]~36\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[9]~36, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[9]~37\, Qsys_system_Init|nios2_qsys|A_wr_data_unfiltered[9]~37, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_wr_data[9]\, Qsys_system_Init|nios2_qsys|W_wr_data[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[9]~17\, Qsys_system_Init|nios2_qsys|D_src1_reg[9]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[9]~18\, Qsys_system_Init|nios2_qsys|D_src1_reg[9]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[9]~19\, Qsys_system_Init|nios2_qsys|D_src1_reg[9]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[9]\, Qsys_system_Init|nios2_qsys|E_src1[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[7]~7\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[7]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[7]~5\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[7]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[7]~feeder\, Qsys_system_Init|nios2_qsys|E_pc[7]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[7]\, Qsys_system_Init|nios2_qsys|E_pc[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[7]\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~21\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[4]~21, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc[7]\, Qsys_system_Init|nios2_qsys|F_pc[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc[7]\, Qsys_system_Init|nios2_qsys|D_pc[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress[4]~3\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress[4]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_line[4]\, Qsys_system_Init|nios2_qsys|ic_fill_line[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[14]~10\, Qsys_system_Init|nios2_qsys|F_iw[14]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[14]\, Qsys_system_Init|nios2_qsys|D_iw[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_op_cmpge~0\, Qsys_system_Init|nios2_qsys|D_op_cmpge~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_retaddr~1\, Qsys_system_Init|nios2_qsys|D_ctrl_retaddr~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_retaddr~2\, Qsys_system_Init|nios2_qsys|D_ctrl_retaddr~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal154~0\, Qsys_system_Init|nios2_qsys|Equal154~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal154~5\, Qsys_system_Init|nios2_qsys|Equal154~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_retaddr~0\, Qsys_system_Init|nios2_qsys|D_ctrl_retaddr~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_op_div\, Qsys_system_Init|nios2_qsys|D_op_div, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_retaddr~3\, Qsys_system_Init|nios2_qsys|D_ctrl_retaddr~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_retaddr\, Qsys_system_Init|nios2_qsys|E_ctrl_retaddr, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc_plus_one[6]\, Qsys_system_Init|nios2_qsys|D_pc_plus_one[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_extra_pc[6]~5\, Qsys_system_Init|nios2_qsys|D_extra_pc[6]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_extra_pc[6]\, Qsys_system_Init|nios2_qsys|E_extra_pc[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[8]~6\, Qsys_system_Init|nios2_qsys|E_alu_result[8]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[8]\, Qsys_system_Init|nios2_qsys|E_alu_result[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[8]~14\, Qsys_system_Init|nios2_qsys|D_src1_reg[8]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[8]~15\, Qsys_system_Init|nios2_qsys|D_src1_reg[8]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[8]~16\, Qsys_system_Init|nios2_qsys|D_src1_reg[8]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[8]\, Qsys_system_Init|nios2_qsys|E_src1[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[6]~6\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[6]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[6]~4\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[6]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[6]~feeder\, Qsys_system_Init|nios2_qsys|E_pc[6]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[6]\, Qsys_system_Init|nios2_qsys|E_pc[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[6]\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~17\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[3]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc[6]\, Qsys_system_Init|nios2_qsys|F_pc[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc[6]\, Qsys_system_Init|nios2_qsys|D_pc[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress[3]~2\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress[3]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_line[3]\, Qsys_system_Init|nios2_qsys|ic_fill_line[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[15]~8\, Qsys_system_Init|nios2_qsys|F_iw[15]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[15]\, Qsys_system_Init|nios2_qsys|D_iw[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_break~0\, Qsys_system_Init|nios2_qsys|D_ctrl_break~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_crst~0\, Qsys_system_Init|nios2_qsys|D_ctrl_crst~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_crst\, Qsys_system_Init|nios2_qsys|E_ctrl_crst, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[5]~5\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[5]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[5]~3\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[5]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[5]\, Qsys_system_Init|nios2_qsys|E_pc[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[5]\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~13\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[2]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc[5]\, Qsys_system_Init|nios2_qsys|F_pc[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc[5]\, Qsys_system_Init|nios2_qsys|D_pc[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress[2]~1\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress[2]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_line[2]\, Qsys_system_Init|nios2_qsys|ic_fill_line[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[4]\, Qsys_system_Init|nios2_qsys|D_br_taken_waddr_partial[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc_plus_one[4]\, Qsys_system_Init|nios2_qsys|D_pc_plus_one[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_extra_pc[4]~4\, Qsys_system_Init|nios2_qsys|D_extra_pc[4]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_extra_pc[4]\, Qsys_system_Init|nios2_qsys|E_extra_pc[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[6]~5\, Qsys_system_Init|nios2_qsys|E_alu_result[6]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[6]\, Qsys_system_Init|nios2_qsys|E_alu_result[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[6]~11\, Qsys_system_Init|nios2_qsys|D_src1_reg[6]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[6]~12\, Qsys_system_Init|nios2_qsys|D_src1_reg[6]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[6]~13\, Qsys_system_Init|nios2_qsys|D_src1_reg[6]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[6]\, Qsys_system_Init|nios2_qsys|E_src1[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[4]~4\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[4]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[4]~2\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[4]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[4]~feeder\, Qsys_system_Init|nios2_qsys|E_pc[4]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[4]\, Qsys_system_Init|nios2_qsys|E_pc[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[4]\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~9\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[1]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc[4]\, Qsys_system_Init|nios2_qsys|F_pc[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc[4]\, Qsys_system_Init|nios2_qsys|D_pc[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress[1]~0\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress[1]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_line[1]\, Qsys_system_Init|nios2_qsys|ic_fill_line[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[26]~22\, Qsys_system_Init|nios2_qsys|F_iw[26]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[26]\, Qsys_system_Init|nios2_qsys|D_iw[26], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_dst_regnum[4]~6\, Qsys_system_Init|nios2_qsys|D_dst_regnum[4]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_dst_regnum[1]~0\, Qsys_system_Init|nios2_qsys|D_dst_regnum[1]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal298~2\, Qsys_system_Init|nios2_qsys|Equal298~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal298~3\, Qsys_system_Init|nios2_qsys|Equal298~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_regnum_a_cmp_F~0\, Qsys_system_Init|nios2_qsys|D_regnum_a_cmp_F~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_regnum_a_cmp_F~1\, Qsys_system_Init|nios2_qsys|D_regnum_a_cmp_F~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_regnum_a_cmp_F~2\, Qsys_system_Init|nios2_qsys|D_regnum_a_cmp_F~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_regnum_a_cmp_F~3\, Qsys_system_Init|nios2_qsys|D_regnum_a_cmp_F~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_regnum_a_cmp_D\, Qsys_system_Init|nios2_qsys|E_regnum_a_cmp_D, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[3]~3\, Qsys_system_Init|nios2_qsys|D_src1_reg[3]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[10]~41\, Qsys_system_Init|nios2_qsys|D_src1_reg[10]~41, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[10]~42\, Qsys_system_Init|nios2_qsys|D_src1_reg[10]~42, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[10]~43\, Qsys_system_Init|nios2_qsys|D_src1_reg[10]~43, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[10]\, Qsys_system_Init|nios2_qsys|E_src1[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[8]~8\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[8]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[8]~6\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[8]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[8]~feeder\, Qsys_system_Init|nios2_qsys|E_pc[8]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[8]\, Qsys_system_Init|nios2_qsys|E_pc[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[8]\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~22\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~23\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~23, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~24\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~25\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[5]~25, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc[8]\, Qsys_system_Init|nios2_qsys|F_pc[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc[8]\, Qsys_system_Init|nios2_qsys|D_pc[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress[5]~4\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress[5]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_line[5]\, Qsys_system_Init|nios2_qsys|ic_fill_line[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_data[46]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_data[46], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|readdata[22]~5\, Qsys_system_Init|epcs_flash|readdata[22]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[22]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_readdata_pre[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[22]~67\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[22]~67, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[22]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[22]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[30]~30\, Qsys_system_Init|nios2_qsys|F_iw[30]~30, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[30]\, Qsys_system_Init|nios2_qsys|D_iw[30], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal299~0\, Qsys_system_Init|nios2_qsys|Equal299~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[3]~0\, Qsys_system_Init|nios2_qsys|D_src1_reg[3]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[5]~8\, Qsys_system_Init|nios2_qsys|D_src1_reg[5]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[5]~9\, Qsys_system_Init|nios2_qsys|D_src1_reg[5]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[5]~10\, Qsys_system_Init|nios2_qsys|D_src1_reg[5]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[5]\, Qsys_system_Init|nios2_qsys|E_src1[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[3]~3\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[3]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[3]~1\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[3]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[3]~feeder\, Qsys_system_Init|nios2_qsys|E_pc[3]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[3]\, Qsys_system_Init|nios2_qsys|E_pc[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[3]\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~5\, Qsys_system_Init|nios2_qsys|F_ic_tag_rd_addr_nxt[0]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc[3]\, Qsys_system_Init|nios2_qsys|F_pc[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc[3]\, Qsys_system_Init|nios2_qsys|D_pc[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_tag_wraddress_nxt~0\, Qsys_system_Init|nios2_qsys|ic_tag_wraddress_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_line[0]\, Qsys_system_Init|nios2_qsys|ic_fill_line[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[20]~19\, Qsys_system_Init|nios2_qsys|F_iw[20]~19, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[20]\, Qsys_system_Init|nios2_qsys|D_iw[20], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_extra_pc[12]~10\, Qsys_system_Init|nios2_qsys|D_extra_pc[12]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_extra_pc[12]\, Qsys_system_Init|nios2_qsys|E_extra_pc[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[14]~11\, Qsys_system_Init|nios2_qsys|E_alu_result[14]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[14]\, Qsys_system_Init|nios2_qsys|E_alu_result[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[14]\, Qsys_system_Init|nios2_qsys|M_alu_result[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_tag_field[3]~1\, Qsys_system_Init|nios2_qsys|d_address_tag_field[3]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_actual_tag[3]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_actual_tag[3]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_actual_tag[3]\, Qsys_system_Init|nios2_qsys|A_dc_actual_tag[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_tag[3]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_wb_tag[3]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_tag[3]\, Qsys_system_Init|nios2_qsys|A_dc_wb_tag[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_tag_field[3]\, Qsys_system_Init|nios2_qsys|d_address_tag_field[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal4~0\, Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal4~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal4~3\, Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal4~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal4~4\, Qsys_system_Init|mm_interconnect_0|addr_router_001|Equal4~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|src_data[78]~4\, Qsys_system_Init|mm_interconnect_0|addr_router_001|src_data[78]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~1\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux_001|src2_valid~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[1]~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|arb|grant[1]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|saved_grant[1]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|saved_grant[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_begintransfer~0\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_begintransfer~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_begintransfer~1\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_begintransfer~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_begintransfer~2\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|av_begintransfer~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|wait_latency_counter~0\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|wait_latency_counter~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|wait_latency_counter[0]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|wait_latency_counter[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|uav_waitrequest~0\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|uav_waitrequest~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[6]~84\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[6]~84, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[6]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[6]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[16]~11\, Qsys_system_Init|nios2_qsys|F_iw[16]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[16]\, Qsys_system_Init|nios2_qsys|D_iw[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_jmp_indirect_nxt~0\, Qsys_system_Init|nios2_qsys|E_ctrl_jmp_indirect_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_jmp_indirect\, Qsys_system_Init|nios2_qsys|E_ctrl_jmp_indirect, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[2]~11\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[2]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[2]~9\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[2]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[2]~feeder\, Qsys_system_Init|nios2_qsys|E_pc[2]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[2]\, Qsys_system_Init|nios2_qsys|E_pc[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[2]\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[2]~11\, Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[2]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc[2]\, Qsys_system_Init|nios2_qsys|F_pc[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_valid~0\, Qsys_system_Init|nios2_qsys|F_ic_valid~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_valid~1\, Qsys_system_Init|nios2_qsys|F_ic_valid~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_valid~2\, Qsys_system_Init|nios2_qsys|F_ic_valid~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_valid~3\, Qsys_system_Init|nios2_qsys|F_ic_valid~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_hit~1\, Qsys_system_Init|nios2_qsys|F_ic_hit~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_hit~3\, Qsys_system_Init|nios2_qsys|F_ic_hit~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw_valid\, Qsys_system_Init|nios2_qsys|D_iw_valid, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_refetch~0\, Qsys_system_Init|nios2_qsys|D_refetch~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_kill~3\, Qsys_system_Init|nios2_qsys|F_kill~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_kill~0\, Qsys_system_Init|nios2_qsys|F_kill~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_kill~1\, Qsys_system_Init|nios2_qsys|F_kill~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_kill~2\, Qsys_system_Init|nios2_qsys|F_kill~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_kill~4\, Qsys_system_Init|nios2_qsys|F_kill~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_kill~5\, Qsys_system_Init|nios2_qsys|F_kill~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_kill\, Qsys_system_Init|nios2_qsys|D_kill, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_fill_same_tag_line~5\, Qsys_system_Init|nios2_qsys|F_ic_fill_same_tag_line~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_fill_same_tag_line~2\, Qsys_system_Init|nios2_qsys|F_ic_fill_same_tag_line~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_fill_same_tag_line~1\, Qsys_system_Init|nios2_qsys|F_ic_fill_same_tag_line~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_fill_same_tag_line~3\, Qsys_system_Init|nios2_qsys|F_ic_fill_same_tag_line~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_fill_same_tag_line~0\, Qsys_system_Init|nios2_qsys|F_ic_fill_same_tag_line~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_fill_same_tag_line~4\, Qsys_system_Init|nios2_qsys|F_ic_fill_same_tag_line~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_fill_same_tag_line\, Qsys_system_Init|nios2_qsys|F_ic_fill_same_tag_line, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ic_fill_same_tag_line\, Qsys_system_Init|nios2_qsys|D_ic_fill_same_tag_line, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_prevent_refill_nxt\, Qsys_system_Init|nios2_qsys|ic_fill_prevent_refill_nxt, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_prevent_refill\, Qsys_system_Init|nios2_qsys|ic_fill_prevent_refill, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ic_fill_starting~0\, Qsys_system_Init|nios2_qsys|D_ic_fill_starting~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ic_fill_starting~1\, Qsys_system_Init|nios2_qsys|D_ic_fill_starting~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ic_fill_starting_d1~0\, Qsys_system_Init|nios2_qsys|D_ic_fill_starting_d1~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ic_fill_starting_d1\, Qsys_system_Init|nios2_qsys|D_ic_fill_starting_d1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_dp_offset_nxt[1]~0\, Qsys_system_Init|nios2_qsys|ic_fill_dp_offset_nxt[1]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_dp_offset[1]\, Qsys_system_Init|nios2_qsys|ic_fill_dp_offset[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ctrl_implicit_dst_retaddr~9\, Qsys_system_Init|nios2_qsys|F_ctrl_implicit_dst_retaddr~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_implicit_dst_retaddr\, Qsys_system_Init|nios2_qsys|D_ctrl_implicit_dst_retaddr, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_dst_regnum[1]~1\, Qsys_system_Init|nios2_qsys|D_dst_regnum[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_dst_regnum[1]\, Qsys_system_Init|nios2_qsys|E_dst_regnum[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_dst_regnum[1]\, Qsys_system_Init|nios2_qsys|M_dst_regnum[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_regnum_a_cmp_F~0\, Qsys_system_Init|nios2_qsys|M_regnum_a_cmp_F~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_regnum_a_cmp_F~2\, Qsys_system_Init|nios2_qsys|M_regnum_a_cmp_F~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_regnum_a_cmp_F~1\, Qsys_system_Init|nios2_qsys|M_regnum_a_cmp_F~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_regnum_a_cmp_F~3\, Qsys_system_Init|nios2_qsys|M_regnum_a_cmp_F~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_regnum_a_cmp_D\, Qsys_system_Init|nios2_qsys|A_regnum_a_cmp_D, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_regnum_a_cmp_F~1\, Qsys_system_Init|nios2_qsys|A_regnum_a_cmp_F~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_regnum_a_cmp_F~2\, Qsys_system_Init|nios2_qsys|A_regnum_a_cmp_F~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_regnum_a_cmp_F~0\, Qsys_system_Init|nios2_qsys|A_regnum_a_cmp_F~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_regnum_a_cmp_F~3\, Qsys_system_Init|nios2_qsys|A_regnum_a_cmp_F~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|W_regnum_a_cmp_D\, Qsys_system_Init|nios2_qsys|W_regnum_a_cmp_D, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[27]~1\, Qsys_system_Init|nios2_qsys|E_src1[27]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[2]~97\, Qsys_system_Init|nios2_qsys|D_src1_reg[2]~97, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[2]~98\, Qsys_system_Init|nios2_qsys|D_src1_reg[2]~98, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_src1_reg[2]~99\, Qsys_system_Init|nios2_qsys|D_src1_reg[2]~99, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_src1[2]\, Qsys_system_Init|nios2_qsys|E_src1[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[0]~0\, Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[0]~1\, Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[0]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[0]~2\, Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[0]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[0]~3\, Qsys_system_Init|nios2_qsys|F_ic_data_rd_addr_nxt[0]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc[0]\, Qsys_system_Init|nios2_qsys|F_pc[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc[0]\, Qsys_system_Init|nios2_qsys|D_pc[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_initial_offset[0]\, Qsys_system_Init|nios2_qsys|ic_fill_initial_offset[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_dp_offset_nxt[0]~3\, Qsys_system_Init|nios2_qsys|ic_fill_dp_offset_nxt[0]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_dp_offset[0]\, Qsys_system_Init|nios2_qsys|ic_fill_dp_offset[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[4]~5\, Qsys_system_Init|nios2_qsys|F_iw[4]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[4]\, Qsys_system_Init|nios2_qsys|D_iw[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_iw[4]\, Qsys_system_Init|nios2_qsys|E_iw[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ld_st_bus~0\, Qsys_system_Init|nios2_qsys|E_ld_st_bus~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ld_st_bus~1\, Qsys_system_Init|nios2_qsys|E_ld_st_bus~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_ld_st_bypass\, Qsys_system_Init|nios2_qsys|M_ctrl_ld_st_bypass, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ctrl_ld_st_bypass\, Qsys_system_Init|nios2_qsys|A_ctrl_ld_st_bypass, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mem_bypass_pending\, Qsys_system_Init|nios2_qsys|A_mem_bypass_pending, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_offset_field_nxt[0]~0\, Qsys_system_Init|nios2_qsys|d_address_offset_field_nxt[0]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_offset_field_nxt[0]~2\, Qsys_system_Init|nios2_qsys|d_address_offset_field_nxt[0]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_offset_field[0]\, Qsys_system_Init|nios2_qsys|d_address_offset_field[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[38]\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux|src_data[38], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|address[0]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|address[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|take_action_ocireg~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_avalon_reg|take_action_ocireg~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|monitor_ready~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|monitor_ready~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|monitor_ready\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|monitor_ready, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|ir_out[0]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|ir_out[0], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~9\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[17]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[17], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~39\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~39, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~40\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~40, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[18]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[18]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[18]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[18]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|break_on_reset~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|break_on_reset~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|break_on_reset\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|break_on_reset, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|jtag_break~0\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|jtag_break~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|jtag_break~1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|jtag_break~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|jtag_break\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|jtag_break, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|wait_for_one_post_bret_inst~0\, Qsys_system_Init|nios2_qsys|wait_for_one_post_bret_inst~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|wait_for_one_post_bret_inst~1\, Qsys_system_Init|nios2_qsys|wait_for_one_post_bret_inst~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|wait_for_one_post_bret_inst\, Qsys_system_Init|nios2_qsys|wait_for_one_post_bret_inst, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|hbreak_req~0\, Qsys_system_Init|nios2_qsys|hbreak_req~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|latched_oci_tb_hbreak_req_next~0\, Qsys_system_Init|nios2_qsys|latched_oci_tb_hbreak_req_next~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|latched_oci_tb_hbreak_req\, Qsys_system_Init|nios2_qsys|latched_oci_tb_hbreak_req, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[18]~15\, Qsys_system_Init|nios2_qsys|F_iw[18]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[18]\, Qsys_system_Init|nios2_qsys|D_iw[18], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_nxt~0\, Qsys_system_Init|nios2_qsys|F_pc_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_nxt~1\, Qsys_system_Init|nios2_qsys|F_pc_nxt~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc_nxt~2\, Qsys_system_Init|nios2_qsys|F_pc_nxt~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[10]~1\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr_nxt[10]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[10]~10\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[10]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[10]~feeder\, Qsys_system_Init|nios2_qsys|E_pc[10]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_pc[10]\, Qsys_system_Init|nios2_qsys|E_pc[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[10]\, Qsys_system_Init|nios2_qsys|M_pipe_flush_waddr[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_pc[10]\, Qsys_system_Init|nios2_qsys|F_pc[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_pc[10]\, Qsys_system_Init|nios2_qsys|D_pc[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|ic_fill_tag[0]\, Qsys_system_Init|nios2_qsys|ic_fill_tag[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router|Equal0~0\, Qsys_system_Init|mm_interconnect_0|addr_router|Equal0~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter|last_channel[2]\, Qsys_system_Init|mm_interconnect_0|limiter|last_channel[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux|src2_valid~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_demux|src2_valid~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_valid~0\, Qsys_system_Init|mm_interconnect_0|cmd_xbar_mux_002|src_valid~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent|rf_source_valid~1\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent|rf_source_valid~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|read_latency_shift_reg[0]\, Qsys_system_Init|mm_interconnect_0|epcs_flash_epcs_control_port_translator|read_latency_shift_reg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_payload~0\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_payload~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_payload~1\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_payload~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[0]\, Qsys_system_Init|mm_interconnect_0|rsp_xbar_mux|src_data[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdata_d1[0]\, Qsys_system_Init|nios2_qsys|i_readdata_d1[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[0]~6\, Qsys_system_Init|nios2_qsys|F_iw[0]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[0]\, Qsys_system_Init|nios2_qsys|D_iw[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal171~1\, Qsys_system_Init|nios2_qsys|Equal171~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_op_rdctl~1\, Qsys_system_Init|nios2_qsys|D_op_rdctl~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal154~1\, Qsys_system_Init|nios2_qsys|Equal154~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_mul_lsw\, Qsys_system_Init|nios2_qsys|D_ctrl_mul_lsw, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_mul_lsw\, Qsys_system_Init|nios2_qsys|E_ctrl_mul_lsw, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_mul_lsw\, Qsys_system_Init|nios2_qsys|M_ctrl_mul_lsw, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_cnt_nxt[0]~2\, Qsys_system_Init|nios2_qsys|A_mul_cnt_nxt[0]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_cnt[0]\, Qsys_system_Init|nios2_qsys|A_mul_cnt[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_cnt_nxt[1]~1\, Qsys_system_Init|nios2_qsys|A_mul_cnt_nxt[1]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_cnt[1]\, Qsys_system_Init|nios2_qsys|A_mul_cnt[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_cnt_nxt[2]~0\, Qsys_system_Init|nios2_qsys|A_mul_cnt_nxt[2]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_cnt[2]\, Qsys_system_Init|nios2_qsys|A_mul_cnt[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_stall_nxt~0\, Qsys_system_Init|nios2_qsys|A_mul_stall_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_stall_nxt~1\, Qsys_system_Init|nios2_qsys|A_mul_stall_nxt~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_mul_stall\, Qsys_system_Init|nios2_qsys|A_mul_stall, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_stall\, Qsys_system_Init|nios2_qsys|A_stall, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_stall\, Qsys_system_Init|nios2_qsys|F_stall, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal291~0\, Qsys_system_Init|nios2_qsys|Equal291~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_regnum_a_cmp_F~0\, Qsys_system_Init|nios2_qsys|E_regnum_a_cmp_F~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_regnum_a_cmp_F~1\, Qsys_system_Init|nios2_qsys|E_regnum_a_cmp_F~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_regnum_a_cmp_F\, Qsys_system_Init|nios2_qsys|E_regnum_a_cmp_F, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_regnum_a_cmp_D~feeder\, Qsys_system_Init|nios2_qsys|M_regnum_a_cmp_D~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_regnum_a_cmp_D\, Qsys_system_Init|nios2_qsys|M_regnum_a_cmp_D, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_data_depend~0\, Qsys_system_Init|nios2_qsys|D_data_depend~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Equal154~2\, Qsys_system_Init|nios2_qsys|Equal154~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_late_result~3\, Qsys_system_Init|nios2_qsys|D_ctrl_late_result~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_late_result~2\, Qsys_system_Init|nios2_qsys|D_ctrl_late_result~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_late_result~6\, Qsys_system_Init|nios2_qsys|D_ctrl_late_result~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_late_result~5\, Qsys_system_Init|nios2_qsys|D_ctrl_late_result~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_late_result\, Qsys_system_Init|nios2_qsys|E_ctrl_late_result, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_ctrl_late_result\, Qsys_system_Init|nios2_qsys|M_ctrl_late_result, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_data_depend~1\, Qsys_system_Init|nios2_qsys|D_data_depend~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_data_depend~2\, Qsys_system_Init|nios2_qsys|D_data_depend~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_valid\, Qsys_system_Init|nios2_qsys|D_valid, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_valid_from_D\, Qsys_system_Init|nios2_qsys|E_valid_from_D, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_nxt~0\, Qsys_system_Init|nios2_qsys|M_pipe_flush_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_flush_pipe_always~1\, Qsys_system_Init|nios2_qsys|D_ctrl_flush_pipe_always~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_flush_pipe_always~0\, Qsys_system_Init|nios2_qsys|D_ctrl_flush_pipe_always~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_flush_pipe_always~2\, Qsys_system_Init|nios2_qsys|D_ctrl_flush_pipe_always~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_flush_pipe_always~3\, Qsys_system_Init|nios2_qsys|D_ctrl_flush_pipe_always~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_flush_pipe_always\, Qsys_system_Init|nios2_qsys|E_ctrl_flush_pipe_always, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_nxt~1\, Qsys_system_Init|nios2_qsys|M_pipe_flush_nxt~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush_nxt~2\, Qsys_system_Init|nios2_qsys|M_pipe_flush_nxt~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_pipe_flush\, Qsys_system_Init|nios2_qsys|M_pipe_flush, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_valid~0\, Qsys_system_Init|nios2_qsys|E_valid~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_valid_from_E\, Qsys_system_Init|nios2_qsys|M_valid_from_E, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_ienable_reg_irq0_nxt~0\, Qsys_system_Init|nios2_qsys|A_ienable_reg_irq0_nxt~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_valid_wrctl_ienable\, Qsys_system_Init|nios2_qsys|A_valid_wrctl_ienable, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|norm_intr_req~0\, Qsys_system_Init|nios2_qsys|norm_intr_req~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[3]~0\, Qsys_system_Init|nios2_qsys|F_iw[3]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[3]~4\, Qsys_system_Init|nios2_qsys|F_iw[3]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[3]\, Qsys_system_Init|nios2_qsys|D_iw[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_alu_subtract~4\, Qsys_system_Init|nios2_qsys|D_ctrl_alu_subtract~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_alu_subtract~5\, Qsys_system_Init|nios2_qsys|D_ctrl_alu_subtract~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_alu_subtract~0\, Qsys_system_Init|nios2_qsys|D_ctrl_alu_subtract~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_alu_subtract~2\, Qsys_system_Init|nios2_qsys|D_ctrl_alu_subtract~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_alu_subtract~3\, Qsys_system_Init|nios2_qsys|D_ctrl_alu_subtract~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_ctrl_alu_subtract~6\, Qsys_system_Init|nios2_qsys|D_ctrl_alu_subtract~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_ctrl_alu_subtract\, Qsys_system_Init|nios2_qsys|E_ctrl_alu_subtract, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~16\, Qsys_system_Init|nios2_qsys|Add17|auto_generated|_~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[15]~13\, Qsys_system_Init|nios2_qsys|E_alu_result[15]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_alu_result[15]\, Qsys_system_Init|nios2_qsys|E_alu_result[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_alu_result[15]\, Qsys_system_Init|nios2_qsys|M_alu_result[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_tag_field[4]~0\, Qsys_system_Init|nios2_qsys|d_address_tag_field[4]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_actual_tag[4]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_actual_tag[4]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_actual_tag[4]\, Qsys_system_Init|nios2_qsys|A_dc_actual_tag[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_tag[4]~feeder\, Qsys_system_Init|nios2_qsys|A_dc_wb_tag[4]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wb_tag[4]\, Qsys_system_Init|nios2_qsys|A_dc_wb_tag[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_address_tag_field[4]\, Qsys_system_Init|nios2_qsys|d_address_tag_field[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|src_channel[2]~4\, Qsys_system_Init|mm_interconnect_0|addr_router_001|src_channel[2]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|src_data[78]~3\, Qsys_system_Init|mm_interconnect_0|addr_router_001|src_data[78]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|src_data[78]~5\, Qsys_system_Init|mm_interconnect_0|addr_router_001|src_data[78]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|addr_router_001|src_data[76]~2\, Qsys_system_Init|mm_interconnect_0|addr_router_001|src_data[76]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter_001|last_dest_id[2]\, Qsys_system_Init|mm_interconnect_0|limiter_001|last_dest_id[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter_001|last_dest_id[0]\, Qsys_system_Init|mm_interconnect_0|limiter_001|last_dest_id[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|limiter_001|suppress_change_dest_id~1\, Qsys_system_Init|mm_interconnect_0|limiter_001|suppress_change_dest_id~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~0\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|av_wr_data_transfer~0\, Qsys_system_Init|nios2_qsys|av_wr_data_transfer~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wr_data_cnt_nxt[0]~7\, Qsys_system_Init|nios2_qsys|A_dc_wr_data_cnt_nxt[0]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wr_data_cnt[3]~2\, Qsys_system_Init|nios2_qsys|A_dc_wr_data_cnt[3]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wr_data_cnt[0]\, Qsys_system_Init|nios2_qsys|A_dc_wr_data_cnt[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wr_data_cnt_nxt[1]~5\, Qsys_system_Init|nios2_qsys|A_dc_wr_data_cnt_nxt[1]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wr_data_cnt[1]\, Qsys_system_Init|nios2_qsys|A_dc_wr_data_cnt[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wr_data_cnt_nxt[2]~4\, Qsys_system_Init|nios2_qsys|A_dc_wr_data_cnt_nxt[2]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wr_data_cnt[2]\, Qsys_system_Init|nios2_qsys|A_dc_wr_data_cnt[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|Add13~0\, Qsys_system_Init|nios2_qsys|Add13~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wr_data_cnt_nxt[3]~6\, Qsys_system_Init|nios2_qsys|A_dc_wr_data_cnt_nxt[3]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_dc_wr_data_cnt[3]\, Qsys_system_Init|nios2_qsys|A_dc_wr_data_cnt[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_bypass_delayed~0\, Qsys_system_Init|nios2_qsys|A_st_bypass_delayed~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_bypass_delayed\, Qsys_system_Init|nios2_qsys|A_st_bypass_delayed, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_bypass_delayed_started~0\, Qsys_system_Init|nios2_qsys|A_st_bypass_delayed_started~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|A_st_bypass_delayed_started\, Qsys_system_Init|nios2_qsys|A_st_bypass_delayed_started, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_write_nxt~2\, Qsys_system_Init|nios2_qsys|d_write_nxt~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_write_nxt~4\, Qsys_system_Init|nios2_qsys|d_write_nxt~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_write_nxt~3\, Qsys_system_Init|nios2_qsys|d_write_nxt~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|d_write\, Qsys_system_Init|nios2_qsys|d_write, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|mm_interconnect_0|nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1\, Qsys_system_Init|mm_interconnect_0|nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|i_readdatavalid_d1\, Qsys_system_Init|nios2_qsys|i_readdatavalid_d1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|F_iw[11]~7\, Qsys_system_Init|nios2_qsys|F_iw[11]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|D_iw[11]\, Qsys_system_Init|nios2_qsys|D_iw[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|E_iw[11]\, Qsys_system_Init|nios2_qsys|E_iw[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[11]~feeder\, Qsys_system_Init|nios2_qsys|M_iw[11]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[11]\, Qsys_system_Init|nios2_qsys|M_iw[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[4]~feeder\, Qsys_system_Init|nios2_qsys|M_iw[4]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[4]\, Qsys_system_Init|nios2_qsys|M_iw[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[3]\, Qsys_system_Init|nios2_qsys|M_iw[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[5]~feeder\, Qsys_system_Init|nios2_qsys|M_iw[5]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[5]\, Qsys_system_Init|nios2_qsys|M_iw[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_op_eret~1\, Qsys_system_Init|nios2_qsys|M_op_eret~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[2]~feeder\, Qsys_system_Init|nios2_qsys|M_iw[2]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[2]\, Qsys_system_Init|nios2_qsys|M_iw[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[0]\, Qsys_system_Init|nios2_qsys|M_iw[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[1]~feeder\, Qsys_system_Init|nios2_qsys|M_iw[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[1]\, Qsys_system_Init|nios2_qsys|M_iw[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_op_eret~2\, Qsys_system_Init|nios2_qsys|M_op_eret~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[13]~feeder\, Qsys_system_Init|nios2_qsys|M_iw[13]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[13]\, Qsys_system_Init|nios2_qsys|M_iw[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[15]~feeder\, Qsys_system_Init|nios2_qsys|M_iw[15]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[15]\, Qsys_system_Init|nios2_qsys|M_iw[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[12]\, Qsys_system_Init|nios2_qsys|M_iw[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_iw[16]\, Qsys_system_Init|nios2_qsys|M_iw[16], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_op_eret~0\, Qsys_system_Init|nios2_qsys|M_op_eret~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|M_op_eret~3\, Qsys_system_Init|nios2_qsys|M_op_eret~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|hbreak_enabled~0\, Qsys_system_Init|nios2_qsys|hbreak_enabled~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|hbreak_enabled\, Qsys_system_Init|nios2_qsys|hbreak_enabled, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|ir_out[1]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|ir_out[1], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|tdo~reg0\, Qsys_system_Init|jtag_uart|Qsys_system_jtag_uart_alt_jtag_atlantic|tdo~reg0, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~6, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~7, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, Pov_Led_FPGA, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl\, altera_internal_jtag~TCKUTAPclkctrl, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~18\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[21]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_break|break_readreg[21], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~57\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~57, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~58\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr~58, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[22]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_tck|sr[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[22]\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_jtag_debug_module_wrapper|the_Qsys_system_nios2_qsys_jtag_debug_module_sysclk|jdo[22], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|resetrequest\, Qsys_system_Init|nios2_qsys|the_Qsys_system_nios2_qsys_nios2_oci|the_Qsys_system_nios2_qsys_nios2_oci_debug|resetrequest, Pov_Led_FPGA, 1
instance = comp, \RST_N~input\, RST_N~input, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|merged_reset~0\, Qsys_system_Init|rst_controller|merged_reset~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|merged_reset~0clkctrl\, Qsys_system_Init|rst_controller|merged_reset~0clkctrl, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, Qsys_system_Init|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, Qsys_system_Init|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, Qsys_system_Init|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, Qsys_system_Init|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|altera_reset_synchronizer_int_chain[0]\, Qsys_system_Init|rst_controller|altera_reset_synchronizer_int_chain[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\, Qsys_system_Init|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|altera_reset_synchronizer_int_chain[1]\, Qsys_system_Init|rst_controller|altera_reset_synchronizer_int_chain[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder\, Qsys_system_Init|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|altera_reset_synchronizer_int_chain[2]\, Qsys_system_Init|rst_controller|altera_reset_synchronizer_int_chain[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|r_sync_rst_chain[3]~feeder\, Qsys_system_Init|rst_controller|r_sync_rst_chain[3]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|r_sync_rst_chain[3]\, Qsys_system_Init|rst_controller|r_sync_rst_chain[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|r_sync_rst_chain~1\, Qsys_system_Init|rst_controller|r_sync_rst_chain~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|r_sync_rst_chain[2]\, Qsys_system_Init|rst_controller|r_sync_rst_chain[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|r_sync_rst_chain~0\, Qsys_system_Init|rst_controller|r_sync_rst_chain~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|r_sync_rst_chain[1]\, Qsys_system_Init|rst_controller|r_sync_rst_chain[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder\, Qsys_system_Init|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|altera_reset_synchronizer_int_chain[3]\, Qsys_system_Init|rst_controller|altera_reset_synchronizer_int_chain[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|altera_reset_synchronizer_int_chain[4]~0\, Qsys_system_Init|rst_controller|altera_reset_synchronizer_int_chain[4]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|altera_reset_synchronizer_int_chain[4]\, Qsys_system_Init|rst_controller|altera_reset_synchronizer_int_chain[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|WideOr0~0\, Qsys_system_Init|rst_controller|WideOr0~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|r_sync_rst\, Qsys_system_Init|rst_controller|r_sync_rst, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|rst_controller|r_sync_rst~clkctrl\, Qsys_system_Init|rst_controller|r_sync_rst~clkctrl, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|always11~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|always11~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|state[0]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|state[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|Add1~2\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|Add1~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|state~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|state~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|state[1]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|state[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|Add1~4\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|Add1~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|state[2]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|state[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|Add1~6\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|Add1~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|state[3]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|state[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|Add1~8\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|Add1~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|state~1\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|state~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|state[4]\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|state[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|Equal10~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|Equal10~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|SCLK_reg~1\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|SCLK_reg~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|Equal9~1\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|Equal9~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|SCLK_reg~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|SCLK_reg~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|SCLK_reg~2\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|SCLK_reg~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|SCLK_reg\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|SCLK_reg, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|stateZero\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|stateZero, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|SS_n~0\, Qsys_system_Init|epcs_flash|the_Qsys_system_epcs_flash_sub|SS_n~0, Pov_Led_FPGA, 1
instance = comp, \PLL_Init|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\, PLL_Init|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|time_Count[0]~5\, Qsys_system_Init|my9262|my9262_logic_init|time_Count[0]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|time_Count[1]~7\, Qsys_system_Init|my9262|my9262_logic_init|time_Count[1]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|time_Count[1]\, Qsys_system_Init|my9262|my9262_logic_init|time_Count[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Equal7~0\, Qsys_system_Init|my9262|my9262_logic_init|Equal7~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|time_Count[2]~14\, Qsys_system_Init|my9262|my9262_logic_init|time_Count[2]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|time_Count[2]\, Qsys_system_Init|my9262|my9262_logic_init|time_Count[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|time_Count[3]~16\, Qsys_system_Init|my9262|my9262_logic_init|time_Count[3]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|time_Count[3]\, Qsys_system_Init|my9262|my9262_logic_init|time_Count[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|time_Count[4]~18\, Qsys_system_Init|my9262|my9262_logic_init|time_Count[4]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|time_Count[4]\, Qsys_system_Init|my9262|my9262_logic_init|time_Count[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Equal7~1\, Qsys_system_Init|my9262|my9262_logic_init|Equal7~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|my9262_Dclk_N~0\, Qsys_system_Init|my9262|my9262_logic_init|my9262_Dclk_N~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|config_Times[0]~6\, Qsys_system_Init|my9262|my9262_logic_init|config_Times[0]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|config_Times[1]~8\, Qsys_system_Init|my9262|my9262_logic_init|config_Times[1]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Equal12~0\, Qsys_system_Init|my9262|my9262_logic_init|Equal12~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Equal11~0\, Qsys_system_Init|my9262|my9262_logic_init|Equal11~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector14~0\, Qsys_system_Init|my9262|my9262_logic_init|Selector14~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Finish\, Qsys_system_Init|my9262|my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Finish, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|config_Times[3]~10\, Qsys_system_Init|my9262|my9262_logic_init|config_Times[3]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|config_Times[1]\, Qsys_system_Init|my9262|my9262_logic_init|config_Times[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|config_Times[2]~11\, Qsys_system_Init|my9262|my9262_logic_init|config_Times[2]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|config_Times[2]\, Qsys_system_Init|my9262|my9262_logic_init|config_Times[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|config_Times[3]~13\, Qsys_system_Init|my9262|my9262_logic_init|config_Times[3]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|config_Times[3]\, Qsys_system_Init|my9262|my9262_logic_init|config_Times[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|config_Times[4]~15\, Qsys_system_Init|my9262|my9262_logic_init|config_Times[4]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|config_Times[4]\, Qsys_system_Init|my9262|my9262_logic_init|config_Times[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|config_Times[5]~17\, Qsys_system_Init|my9262|my9262_logic_init|config_Times[5]~17, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|config_Times[5]\, Qsys_system_Init|my9262|my9262_logic_init|config_Times[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Equal2~0\, Qsys_system_Init|my9262|my9262_logic_init|Equal2~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|command_Fsm_Cs.command_Fsm_Data\, Qsys_system_Init|my9262|my9262_logic_init|command_Fsm_Cs.command_Fsm_Data, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector5~0\, Qsys_system_Init|my9262|my9262_logic_init|Selector5~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector5~1\, Qsys_system_Init|my9262|my9262_logic_init|Selector5~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|WideOr1~0\, Qsys_system_Init|my9262|my9262_logic_init|WideOr1~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|WideOr1\, Qsys_system_Init|my9262|my9262_logic_init|WideOr1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|config_Times[0]\, Qsys_system_Init|my9262|my9262_logic_init|config_Times[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Equal3~0\, Qsys_system_Init|my9262|my9262_logic_init|Equal3~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|always1~0\, Qsys_system_Init|my9262|my9262_register_init|always1~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|always1~1\, Qsys_system_Init|my9262|my9262_register_init|always1~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Start\, Qsys_system_Init|my9262|my9262_register_init|my9262_Start, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector3~0\, Qsys_system_Init|my9262|my9262_logic_init|Selector3~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|command_Fsm_Cs.command_Fsm_Idle\, Qsys_system_Init|my9262|my9262_logic_init|command_Fsm_Cs.command_Fsm_Idle, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Equal2~1\, Qsys_system_Init|my9262|my9262_logic_init|Equal2~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector4~0\, Qsys_system_Init|my9262|my9262_logic_init|Selector4~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|command_Fsm_Cs.command_Fsm_Config\, Qsys_system_Init|my9262|my9262_logic_init|command_Fsm_Cs.command_Fsm_Config, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|single_Data[4]\, Qsys_system_Init|my9262|my9262_logic_init|single_Data[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[0]~5\, Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[0]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector6~0\, Qsys_system_Init|my9262|my9262_logic_init|Selector6~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Idle\, Qsys_system_Init|my9262|my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Idle, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[2]~7\, Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[2]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[0]\, Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|edge_Times[0]~feeder\, Qsys_system_Init|my9262|my9262_logic_init|edge_Times[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|edge_Times[0]\, Qsys_system_Init|my9262|my9262_logic_init|edge_Times[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|bit_Count[0]~10\, Qsys_system_Init|my9262|my9262_logic_init|bit_Count[0]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Equal9~2\, Qsys_system_Init|my9262|my9262_logic_init|Equal9~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|single_Data[8]~0\, Qsys_system_Init|my9262|my9262_logic_init|single_Data[8]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|single_Data[8]\, Qsys_system_Init|my9262|my9262_logic_init|single_Data[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|bit_Count[7]~24\, Qsys_system_Init|my9262|my9262_logic_init|bit_Count[7]~24, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|bit_Count[8]~26\, Qsys_system_Init|my9262|my9262_logic_init|bit_Count[8]~26, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|my9262_Dclk\, Qsys_system_Init|my9262|my9262_logic_init|my9262_Dclk, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[8]~0\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[8]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|bit_Count[8]\, Qsys_system_Init|my9262|my9262_logic_init|bit_Count[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|bit_Count[9]~28\, Qsys_system_Init|my9262|my9262_logic_init|bit_Count[9]~28, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|bit_Count[9]\, Qsys_system_Init|my9262|my9262_logic_init|bit_Count[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Equal9~1\, Qsys_system_Init|my9262|my9262_logic_init|Equal9~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Equal9~0\, Qsys_system_Init|my9262|my9262_logic_init|Equal9~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Equal9~3\, Qsys_system_Init|my9262|my9262_logic_init|Equal9~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Equal9~4\, Qsys_system_Init|my9262|my9262_logic_init|Equal9~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Equal9~5\, Qsys_system_Init|my9262|my9262_logic_init|Equal9~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector9~0\, Qsys_system_Init|my9262|my9262_logic_init|Selector9~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Idle\, Qsys_system_Init|my9262|my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Idle, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector10~0\, Qsys_system_Init|my9262|my9262_logic_init|Selector10~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector10~1\, Qsys_system_Init|my9262|my9262_logic_init|Selector10~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Ready\, Qsys_system_Init|my9262|my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Ready, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector11~0\, Qsys_system_Init|my9262|my9262_logic_init|Selector11~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector11~1\, Qsys_system_Init|my9262|my9262_logic_init|Selector11~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data\, Qsys_system_Init|my9262|my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Send_Data, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|bit_Count[0]\, Qsys_system_Init|my9262|my9262_logic_init|bit_Count[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|bit_Count[1]~12\, Qsys_system_Init|my9262|my9262_logic_init|bit_Count[1]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|bit_Count[1]\, Qsys_system_Init|my9262|my9262_logic_init|bit_Count[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|bit_Count[2]~14\, Qsys_system_Init|my9262|my9262_logic_init|bit_Count[2]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|bit_Count[2]\, Qsys_system_Init|my9262|my9262_logic_init|bit_Count[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|bit_Count[3]~16\, Qsys_system_Init|my9262|my9262_logic_init|bit_Count[3]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|bit_Count[3]\, Qsys_system_Init|my9262|my9262_logic_init|bit_Count[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|bit_Count[4]~18\, Qsys_system_Init|my9262|my9262_logic_init|bit_Count[4]~18, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|bit_Count[4]\, Qsys_system_Init|my9262|my9262_logic_init|bit_Count[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|bit_Count[5]~20\, Qsys_system_Init|my9262|my9262_logic_init|bit_Count[5]~20, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|bit_Count[5]\, Qsys_system_Init|my9262|my9262_logic_init|bit_Count[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|bit_Count[6]~22\, Qsys_system_Init|my9262|my9262_logic_init|bit_Count[6]~22, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|bit_Count[6]\, Qsys_system_Init|my9262|my9262_logic_init|bit_Count[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|bit_Count[7]\, Qsys_system_Init|my9262|my9262_logic_init|bit_Count[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|always23~4\, Qsys_system_Init|my9262|my9262_logic_init|always23~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[1]~8\, Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[1]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[1]\, Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[2]~10\, Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[2]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[2]\, Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[3]~12\, Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[3]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[3]\, Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|always23~6\, Qsys_system_Init|my9262|my9262_logic_init|always23~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|always23~7\, Qsys_system_Init|my9262|my9262_logic_init|always23~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[4]~14\, Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[4]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[4]\, Qsys_system_Init|my9262|my9262_logic_init|overrall_Latch[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|always23~5\, Qsys_system_Init|my9262|my9262_logic_init|always23~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|always23~2\, Qsys_system_Init|my9262|my9262_logic_init|always23~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|always23~1\, Qsys_system_Init|my9262|my9262_logic_init|always23~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|always23~0\, Qsys_system_Init|my9262|my9262_logic_init|always23~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|always23~3\, Qsys_system_Init|my9262|my9262_logic_init|always23~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|always23~8\, Qsys_system_Init|my9262|my9262_logic_init|always23~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector7~0\, Qsys_system_Init|my9262|my9262_logic_init|Selector7~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Wait\, Qsys_system_Init|my9262|my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Wait, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector8~0\, Qsys_system_Init|my9262|my9262_logic_init|Selector8~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch\, Qsys_system_Init|my9262|my9262_logic_init|lat_Fsm_Cs.lat_Fsm_Overrall_Latch, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|my9262_Dclk_N~4\, Qsys_system_Init|my9262|my9262_logic_init|my9262_Dclk_N~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|my9262_Dclk_N~5\, Qsys_system_Init|my9262|my9262_logic_init|my9262_Dclk_N~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|my9262_Dclk_N~1\, Qsys_system_Init|my9262|my9262_logic_init|my9262_Dclk_N~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|my9262_Dclk_N~2\, Qsys_system_Init|my9262|my9262_logic_init|my9262_Dclk_N~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|my9262_Dclk_N~3\, Qsys_system_Init|my9262|my9262_logic_init|my9262_Dclk_N~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|my9262_Dclk_N\, Qsys_system_Init|my9262|my9262_logic_init|my9262_Dclk_N, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|time_Count[2]~11\, Qsys_system_Init|my9262|my9262_logic_init|time_Count[2]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|time_Count[2]~10\, Qsys_system_Init|my9262|my9262_logic_init|time_Count[2]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|time_Count[2]~9\, Qsys_system_Init|my9262|my9262_logic_init|time_Count[2]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|always17~4\, Qsys_system_Init|my9262|my9262_logic_init|always17~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Wait\, Qsys_system_Init|my9262|my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Wait, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector12~0\, Qsys_system_Init|my9262|my9262_logic_init|Selector12~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector12~1\, Qsys_system_Init|my9262|my9262_logic_init|Selector12~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|time_Count[2]~12\, Qsys_system_Init|my9262|my9262_logic_init|time_Count[2]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|time_Count[2]~13\, Qsys_system_Init|my9262|my9262_logic_init|time_Count[2]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|time_Count[0]\, Qsys_system_Init|my9262|my9262_logic_init|time_Count[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Equal10~0\, Qsys_system_Init|my9262|my9262_logic_init|Equal10~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector13~0\, Qsys_system_Init|my9262|my9262_logic_init|Selector13~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector13~1\, Qsys_system_Init|my9262|my9262_logic_init|Selector13~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Latch\, Qsys_system_Init|my9262|my9262_logic_init|my9262_Fsm_Cs.my9262_Fsm_Latch, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|always27~0\, Qsys_system_Init|my9262|my9262_logic_init|always27~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|my9262_Lat\, Qsys_system_Init|my9262|my9262_logic_init|my9262_Lat, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|pwm_Count[0]~2\, Qsys_system_Init|my9262|my9262_logic_init|pwm_Count[0]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|pwm_Count[0]\, Qsys_system_Init|my9262|my9262_logic_init|pwm_Count[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|pwm_Count[1]~0\, Qsys_system_Init|my9262|my9262_logic_init|pwm_Count[1]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|pwm_Count[1]\, Qsys_system_Init|my9262|my9262_logic_init|pwm_Count[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|pwm_Count[2]~1\, Qsys_system_Init|my9262|my9262_logic_init|pwm_Count[2]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|pwm_Count[2]\, Qsys_system_Init|my9262|my9262_logic_init|pwm_Count[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|always35~0\, Qsys_system_Init|my9262|my9262_logic_init|always35~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|my9262_Pwm~0\, Qsys_system_Init|my9262|my9262_logic_init|my9262_Pwm~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|my9262_Pwm\, Qsys_system_Init|my9262|my9262_logic_init|my9262_Pwm, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|data_Times[0]~5\, Qsys_system_Init|my9262|my9262_logic_init|data_Times[0]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|data_Times[2]~9\, Qsys_system_Init|my9262|my9262_logic_init|data_Times[2]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|data_Times[3]~11\, Qsys_system_Init|my9262|my9262_logic_init|data_Times[3]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|data_Times[4]~15\, Qsys_system_Init|my9262|my9262_logic_init|data_Times[4]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|data_Times[3]\, Qsys_system_Init|my9262|my9262_logic_init|data_Times[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Equal0~0\, Qsys_system_Init|my9262|my9262_logic_init|Equal0~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|data_Times[4]~13\, Qsys_system_Init|my9262|my9262_logic_init|data_Times[4]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|data_Times[4]\, Qsys_system_Init|my9262|my9262_logic_init|data_Times[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector2~0\, Qsys_system_Init|my9262|my9262_logic_init|Selector2~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector2~1\, Qsys_system_Init|my9262|my9262_logic_init|Selector2~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|data_Fsm_Cs.data_Fsm_Send\, Qsys_system_Init|my9262|my9262_logic_init|data_Fsm_Cs.data_Fsm_Send, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|WideOr0~0\, Qsys_system_Init|my9262|my9262_logic_init|WideOr0~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|WideOr0\, Qsys_system_Init|my9262|my9262_logic_init|WideOr0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|data_Times[0]\, Qsys_system_Init|my9262|my9262_logic_init|data_Times[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|data_Times[1]~7\, Qsys_system_Init|my9262|my9262_logic_init|data_Times[1]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|data_Times[1]\, Qsys_system_Init|my9262|my9262_logic_init|data_Times[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|data_Times[2]\, Qsys_system_Init|my9262|my9262_logic_init|data_Times[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Equal1~0\, Qsys_system_Init|my9262|my9262_logic_init|Equal1~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector0~0\, Qsys_system_Init|my9262|my9262_logic_init|Selector0~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector0~1\, Qsys_system_Init|my9262|my9262_logic_init|Selector0~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|data_Fsm_Cs.data_Fsm_Idle\, Qsys_system_Init|my9262|my9262_logic_init|data_Fsm_Cs.data_Fsm_Idle, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector1~0\, Qsys_system_Init|my9262|my9262_logic_init|Selector1~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|Selector1~1\, Qsys_system_Init|my9262|my9262_logic_init|Selector1~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|data_Fsm_Cs.data_Fsm_Config\, Qsys_system_Init|my9262|my9262_logic_init|data_Fsm_Cs.data_Fsm_Config, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[15]~feeder\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[15]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|always3~0\, Qsys_system_Init|my9262|my9262_register_init|always3~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[15]\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[15]~0\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[15]~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[14]~feeder\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[14]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[14]\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[14]~1\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[14]~1, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[13]~feeder\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[13]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[13]\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[13]~2\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[13]~2, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[12]~feeder\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[12]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[12]\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[12]~3\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[12]~3, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[11]~feeder\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[11]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[11]\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[11]~4\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[11]~4, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[10]~feeder\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[10]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[10]\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[10]~5\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[10]~5, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[9]~feeder\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[9]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[9]\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[9]~6\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[9]~6, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[8]~feeder\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[8]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[8]\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[8]~7\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[8]~7, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[7]~feeder\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[7]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[7]\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[7]~8\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[7]~8, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[6]\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[6]~9\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[6]~9, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[5]\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[5]~10\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[5]~10, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[4]\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[4]~11\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[4]~11, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[3]~feeder\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[3]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[3]\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[3]~12\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[3]~12, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[2]~feeder\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[2]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[2]\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[2]~13\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[2]~13, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[1]~feeder\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[1]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[1]\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[1]~14\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[1]~14, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[0]~feeder\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[0]~feeder, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_register_init|my9262_Data[0]\, Qsys_system_Init|my9262|my9262_register_init|my9262_Data[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[0]~15\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[0]~15, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[0]~16\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg_N[0]~16, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[0]\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[0], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[1]\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[1], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[2]\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[2], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[3]\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[3], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[4]\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[4], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[5]\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[5], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[6]\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[6], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[7]\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[7], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[8]\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[8], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[9]\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[9], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[10]\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[10], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[11]\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[11], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[12]\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[12], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[13]\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[13], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[14]\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[14], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[15]\, Qsys_system_Init|my9262|my9262_logic_init|shift_Reg[15], Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|led|led_register_init|always1~0\, Qsys_system_Init|led|led_register_init|always1~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|led|led_register_init|led_data~0\, Qsys_system_Init|led|led_register_init|led_data~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|led|led_register_init|led_data\, Qsys_system_Init|led|led_register_init|led_data, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|led|led_register_init|led_control~0\, Qsys_system_Init|led|led_register_init|led_control~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|led|led_register_init|led_control\, Qsys_system_Init|led|led_register_init|led_control, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|led|led_logic_init|coe_led~0\, Qsys_system_Init|led|led_logic_init|coe_led~0, Pov_Led_FPGA, 1
instance = comp, \Qsys_system_Init|led|led_logic_init|coe_led\, Qsys_system_Init|led|led_logic_init|coe_led, Pov_Led_FPGA, 1
instance = comp, \auto_hub|~GND\, auto_hub|~GND, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, Pov_Led_FPGA, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, Pov_Led_FPGA, 1
