<stg><name>topkernel</name>


<trans_list>

<trans id="123" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %kvstatsA_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %kvstatsA)

]]></Node>
<StgValue><ssdm name="kvstatsA_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %kvdestdramA_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %kvdestdramA_V)

]]></Node>
<StgValue><ssdm name="kvdestdramA_V_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %kvsourcedramA_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %kvsourcedramA_V)

]]></Node>
<StgValue><ssdm name="kvsourcedramA_V_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %kvstatsA5 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %kvstatsA_read, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="kvstatsA5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="30" op_0_bw="29">
<![CDATA[
:4  %p_cast = zext i29 %kvstatsA5 to i30

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %kvdestdramA_V3 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %kvdestdramA_V_read, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="kvdestdramA_V3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %kvsourcedramA_V1 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %kvsourcedramA_V_read, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="kvsourcedramA_V1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:18  %add_ln3244 = add i30 1, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln3244"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="30">
<![CDATA[
:19  %zext_ln3244 = zext i30 %add_ln3244 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3244"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %gmem2_addr = getelementptr i64* %gmem2, i64 %zext_ln3244

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:21  %gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:24  %add_ln3247 = add i30 4, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln3247"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:21  %gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="30">
<![CDATA[
:25  %zext_ln3247 = zext i30 %add_ln3247 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3247"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %gmem2_addr_1 = getelementptr i64* %gmem2, i64 %zext_ln3247

]]></Node>
<StgValue><ssdm name="gmem2_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:27  %gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:30  %add_ln3248 = add i30 5, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln3248"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:21  %gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:27  %gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="30">
<![CDATA[
:31  %zext_ln3248 = zext i30 %add_ln3248 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3248"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32  %gmem2_addr_2 = getelementptr i64* %gmem2, i64 %zext_ln3248

]]></Node>
<StgValue><ssdm name="gmem2_addr_2"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:33  %gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:36  %add_ln3249 = add i30 9, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln3249"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:21  %gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:27  %gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:33  %gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="30">
<![CDATA[
:37  %zext_ln3249 = zext i30 %add_ln3249 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3249"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %gmem2_addr_3 = getelementptr i64* %gmem2, i64 %zext_ln3249

]]></Node>
<StgValue><ssdm name="gmem2_addr_3"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:39  %gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:42  %add_ln3251 = add i30 11, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln3251"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="48" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:21  %gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:27  %gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:33  %gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:39  %gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="30">
<![CDATA[
:43  %zext_ln3251 = zext i30 %add_ln3251 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3251"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %gmem2_addr_4 = getelementptr i64* %gmem2, i64 %zext_ln3251

]]></Node>
<StgValue><ssdm name="gmem2_addr_4"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:45  %gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:48  %add_ln3255 = add i30 14, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln3255"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="56" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:21  %gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:27  %gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:33  %gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:39  %gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:45  %gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="30">
<![CDATA[
:49  %zext_ln3255 = zext i30 %add_ln3255 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3255"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:50  %gmem2_addr_5 = getelementptr i64* %gmem2, i64 %zext_ln3255

]]></Node>
<StgValue><ssdm name="gmem2_addr_5"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:51  %gmem2_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:54  %add_ln3257 = add i30 17, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln3257"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="65" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:21  %gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:27  %gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:33  %gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:39  %gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:45  %gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:51  %gmem2_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="30">
<![CDATA[
:55  %zext_ln3257 = zext i30 %add_ln3257 to i64

]]></Node>
<StgValue><ssdm name="zext_ln3257"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:56  %gmem2_addr_6 = getelementptr i64* %gmem2, i64 %zext_ln3257

]]></Node>
<StgValue><ssdm name="gmem2_addr_6"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:57  %gmem2_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="74" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
:22  %gmem2_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem2_addr)

]]></Node>
<StgValue><ssdm name="gmem2_addr_read"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:23  %globalparams_runkern = trunc i64 %gmem2_addr_read to i32

]]></Node>
<StgValue><ssdm name="globalparams_runkern"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:27  %gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:33  %gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:39  %gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:45  %gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:51  %gmem2_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:57  %gmem2_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="82" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64">
<![CDATA[
:28  %gmem2_addr_1_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem2_addr_1)

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_read"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:29  %globalparams_partiti = trunc i64 %gmem2_addr_1_read to i32

]]></Node>
<StgValue><ssdm name="globalparams_partiti"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:33  %gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:39  %gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:45  %gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:51  %gmem2_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:57  %gmem2_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="89" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64">
<![CDATA[
:34  %gmem2_addr_2_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem2_addr_2)

]]></Node>
<StgValue><ssdm name="gmem2_addr_2_read"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
:35  %globalparams_reducec = trunc i64 %gmem2_addr_2_read to i32

]]></Node>
<StgValue><ssdm name="globalparams_reducec"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:39  %gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:45  %gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:51  %gmem2_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:57  %gmem2_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="95" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64">
<![CDATA[
:40  %gmem2_addr_3_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem2_addr_3)

]]></Node>
<StgValue><ssdm name="gmem2_addr_3_read"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
:41  %globalparams_vbegin = trunc i64 %gmem2_addr_3_read to i32

]]></Node>
<StgValue><ssdm name="globalparams_vbegin"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:45  %gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:51  %gmem2_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:57  %gmem2_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="100" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64">
<![CDATA[
:46  %gmem2_addr_4_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem2_addr_4)

]]></Node>
<StgValue><ssdm name="gmem2_addr_4_read"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
:47  %globalparams_treedep = trunc i64 %gmem2_addr_4_read to i32

]]></Node>
<StgValue><ssdm name="globalparams_treedep"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:51  %gmem2_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_5_req"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:57  %gmem2_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="104" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64">
<![CDATA[
:52  %gmem2_addr_5_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem2_addr_5)

]]></Node>
<StgValue><ssdm name="gmem2_addr_5_read"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
:53  %globalparams_runsize = trunc i64 %gmem2_addr_5_read to i32

]]></Node>
<StgValue><ssdm name="globalparams_runsize"/></StgValue>
</operation>

<operation id="106" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:57  %gmem2_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_6_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="107" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="64">
<![CDATA[
:58  %gmem2_addr_6_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem2_addr_6)

]]></Node>
<StgValue><ssdm name="gmem2_addr_6_read"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
:59  %globalparams_statsal = trunc i64 %gmem2_addr_6_read to i32

]]></Node>
<StgValue><ssdm name="globalparams_statsal"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="109" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="26" op_3_bw="512" op_4_bw="26" op_5_bw="64" op_6_bw="29" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="64">
<![CDATA[
:60  call fastcc void @partitionandreduce0(i512* %gmem0, i26 %kvsourcedramA_V1, i512* %gmem1, i26 %kvdestdramA_V3, i64* %gmem2, i29 %kvstatsA5, i32 %globalparams_runkern, i32 %globalparams_partiti, i32 %globalparams_reducec, i32 %globalparams_treedep, i32 %globalparams_runsize, i32 %globalparams_vbegin, i32 %globalparams_statsal)

]]></Node>
<StgValue><ssdm name="call_ln3284"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="110" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmem2), !map !193

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem1), !map !202

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem0), !map !206

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @topkernel_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i512* %gmem0, [6 x i8]* @p_str47, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str48, [6 x i8]* @p_str49, [1 x i8]* @p_str, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln3231"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i512* %gmem1, [6 x i8]* @p_str47, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str50, [6 x i8]* @p_str49, [1 x i8]* @p_str, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln3232"/></StgValue>
</operation>

<operation id="116" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i64* %gmem2, [6 x i8]* @p_str47, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str51, [6 x i8]* @p_str49, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln3233"/></StgValue>
</operation>

<operation id="117" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i32 %kvsourcedramA_V, [10 x i8]* @p_str52, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str53, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln3235"/></StgValue>
</operation>

<operation id="118" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i32 %kvdestdramA_V, [10 x i8]* @p_str52, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str53, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln3236"/></StgValue>
</operation>

<operation id="119" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i32 %kvstatsA, [10 x i8]* @p_str52, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str53, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln3237"/></StgValue>
</operation>

<operation id="120" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str52, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str53, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln3239"/></StgValue>
</operation>

<operation id="121" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="26" op_3_bw="512" op_4_bw="26" op_5_bw="64" op_6_bw="29" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="64">
<![CDATA[
:60  call fastcc void @partitionandreduce0(i512* %gmem0, i26 %kvsourcedramA_V1, i512* %gmem1, i26 %kvdestdramA_V3, i64* %gmem2, i29 %kvstatsA5, i32 %globalparams_runkern, i32 %globalparams_partiti, i32 %globalparams_reducec, i32 %globalparams_treedep, i32 %globalparams_runsize, i32 %globalparams_vbegin, i32 %globalparams_statsal)

]]></Node>
<StgValue><ssdm name="call_ln3284"/></StgValue>
</operation>

<operation id="122" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0">
<![CDATA[
:61  ret void

]]></Node>
<StgValue><ssdm name="ret_ln3285"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
