/*
 * Copyright (C) 2018 Nils Asmussen <nils@os.inf.tu-dresden.de>
 * Economic rights: Technische Universitaet Dresden (Germany)
 *
 * Copyright (C) 2019-2021 Nils Asmussen, Barkhausen Institut
 *
 * This file is part of M3 (Microkernel-based SysteM for Heterogeneous Manycores).
 *
 * M3 is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * M3 is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
 * General Public License version 2 for more details.
 */

use core::arch::asm;

use crate::arch::CPUOps;
use crate::mem::VirtAddr;

/// Reads the value of the given control and status register (CSR)
#[macro_export]
macro_rules! read_csr {
    ($reg_name:tt) => {{
        let res: usize;
        unsafe {
            core::arch::asm!(
                concat!("csrr {0}, ", $reg_name),
                out(reg) res,
                options(nomem, nostack)
            )
        };
        res
    }}
}

/// Writes `$val` to the given control and status register (CSR)
#[macro_export]
macro_rules! write_csr {
    ($reg_name:tt, $val:expr) => {{
        unsafe {
            let val = $val;
            core::arch::asm!(
                concat!("csrw ", $reg_name, ", {0}"),
                in(reg) val,
                options(nomem, nostack)
            )
        };
    }};
}

/// Sets the bits `$bits` in the given control and status register (CSR)
#[macro_export]
macro_rules! set_csr_bits {
    ($reg_name:tt, $bits:expr) => {{
        unsafe {
            let bits = $bits;
            core::arch::asm!(
                concat!("csrs ", $reg_name, ", {0}"),
                in(reg) bits,
                options(nomem, nostack)
            )
        };
    }};
}

pub struct RISCVCPU {}

impl CPUOps for RISCVCPU {
    unsafe fn read8b(addr: *const u64) -> u64 {
        addr.read_volatile()
    }

    unsafe fn write8b(addr: *mut u64, val: u64) {
        addr.write_volatile(val)
    }

    #[inline(always)]
    fn stack_pointer() -> VirtAddr {
        let sp: usize;
        unsafe {
            asm!(
                "mv {0}, sp",
                out(reg) sp,
                options(nomem, nostack),
            )
        }
        VirtAddr::from(sp)
    }

    #[inline(always)]
    fn base_pointer() -> VirtAddr {
        let fp: usize;
        unsafe {
            asm!(
                "mv {0}, fp",
                out(reg) fp,
                options(nomem, nostack),
            )
        }
        VirtAddr::from(fp)
    }

    fn elapsed_cycles() -> u64 {
        let mut res: u64;
        unsafe {
            asm!(
                "rdcycle {0}",
                out(reg) res,
                options(nomem, nostack),
            );
        }
        res
    }

    unsafe fn backtrace_step(bp: VirtAddr, func: &mut VirtAddr) -> VirtAddr {
        let bp_ptr = bp.as_ptr::<usize>();
        *func = VirtAddr::from(*bp_ptr.offset(-1));
        VirtAddr::from(*bp_ptr.offset(-2))
    }

    fn gem5_debug(msg: u64) -> u64 {
        let mut res = msg;
        unsafe {
            asm!(
                ".long 0xC600007B",
                inout("x10") res,
                options(nostack),
            );
        }
        res
    }
}
