{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1486458816852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1486458816863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 07 03:13:36 2017 " "Processing started: Tue Feb 07 03:13:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1486458816863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486458816863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4step2 -c lab4step2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4step2 -c lab4step2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486458816863 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1486458817542 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1486458817542 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/block_name.v " "Can't analyze file -- file //my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/block_name.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1486458824954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normal.v 1 1 " "Found 1 design units, including 1 entities, in source file normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 normal " "Found entity 1: normal" {  } { { "normal.v" "" { Text "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/normal.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486458825074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486458825074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "power_saving.v 1 1 " "Found 1 design units, including 1 entities, in source file power_saving.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_saving " "Found entity 1: power_saving" {  } { { "power_saving.v" "" { Text "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/power_saving.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486458825174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486458825174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/Multiplexer.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486458825284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486458825284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4step2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab4step2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab4step2 " "Found entity 1: lab4step2" {  } { { "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/lab4step2.bdf" "" { Schematic "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/lab4step2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486458825344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486458825344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4step2 " "Elaborating entity \"lab4step2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1486458825444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Multiplexer:inst2 " "Elaborating entity \"Multiplexer\" for hierarchy \"Multiplexer:inst2\"" {  } { { "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/lab4step2.bdf" "inst2" { Schematic "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/lab4step2.bdf" { { 264 848 992 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486458825524 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Multiplexer.v(43) " "Verilog HDL Case Statement warning at Multiplexer.v(43): incomplete case statement has no default case item" {  } { { "Multiplexer.v" "" { Text "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/Multiplexer.v" 43 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1486458825594 "|lab4step2|Multiplexer:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AC Multiplexer.v(41) " "Verilog HDL Always Construct warning at Multiplexer.v(41): inferring latch(es) for variable \"AC\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiplexer.v" "" { Text "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/Multiplexer.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1486458825594 "|lab4step2|Multiplexer:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AC Multiplexer.v(41) " "Inferred latch for \"AC\" at Multiplexer.v(41)" {  } { { "Multiplexer.v" "" { Text "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/Multiplexer.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1486458825594 "|lab4step2|Multiplexer:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "normal normal:inst " "Elaborating entity \"normal\" for hierarchy \"normal:inst\"" {  } { { "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/lab4step2.bdf" "inst" { Schematic "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/lab4step2.bdf" { { 208 504 640 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486458825614 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "normal.v(49) " "Verilog HDL Case Statement warning at normal.v(49): case item expression covers a value already covered by a previous case item" {  } { { "normal.v" "" { Text "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/normal.v" 49 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1486458825654 "|lab4step2|normal:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "normal.v(43) " "Verilog HDL Case Statement warning at normal.v(43): incomplete case statement has no default case item" {  } { { "normal.v" "" { Text "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/normal.v" 43 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1486458825654 "|lab4step2|normal:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "E normal.v(41) " "Verilog HDL Always Construct warning at normal.v(41): inferring latch(es) for variable \"E\", which holds its previous value in one or more paths through the always construct" {  } { { "normal.v" "" { Text "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/normal.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1486458825654 "|lab4step2|normal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E normal.v(41) " "Inferred latch for \"E\" at normal.v(41)" {  } { { "normal.v" "" { Text "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/normal.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1486458825654 "|lab4step2|normal:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_saving power_saving:inst1 " "Elaborating entity \"power_saving\" for hierarchy \"power_saving:inst1\"" {  } { { "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/lab4step2.bdf" "inst1" { Schematic "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/lab4step2.bdf" { { 440 504 640 592 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486458825674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexer:inst2\|AC " "Latch Multiplexer:inst2\|AC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA P " "Ports D and ENA on the latch are fed by the same signal P" {  } { { "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/lab4step2.bdf" "" { Schematic "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/lab4step2.bdf" { { 248 168 336 264 "P" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1486458826584 ""}  } { { "Multiplexer.v" "" { Text "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/Multiplexer.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1486458826584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "normal:inst\|E " "Latch normal:inst\|E has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA T " "Ports D and ENA on the latch are fed by the same signal T" {  } { { "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/lab4step2.bdf" "" { Schematic "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/lab4step2.bdf" { { 392 168 336 408 "T" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1486458826584 ""}  } { { "normal.v" "" { Text "//my.files.iastate.edu/Users/eserna/CPRE281/Lab04/lab4step2/normal.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1486458826584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1486458826654 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1486458827684 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486458827684 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1486458828034 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1486458828034 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1486458828034 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1486458828034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "873 " "Peak virtual memory: 873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1486458828214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 07 03:13:48 2017 " "Processing ended: Tue Feb 07 03:13:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1486458828214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1486458828214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1486458828214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1486458828214 ""}
