
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 10.1.03 Build EDK_K_SP3.6
# Mon Mar 16 22:42:36 2009
# Target Board:  Xilinx Virtex 5 ML506 Evaluation Platform Rev 1
# Family:    virtex5
# Device:    xc5vsx50t
# Package:   ff1136
# Speed Grade:  -1
# Processor: microblaze_0
# System clock frequency: 100.00 MHz
# On Chip Memory :   8 KB
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_RS232_Uart_1_RX_pin = fpga_0_RS232_Uart_1_RX, DIR = I
 PORT fpga_0_RS232_Uart_1_TX_pin = fpga_0_RS232_Uart_1_TX, DIR = O
 PORT fpga_0_LEDs_8Bit_GPIO_IO_pin = fpga_0_LEDs_8Bit_GPIO_IO, DIR = IO, VEC = [0:7]
 PORT sys_clk_pin = dcm_clk_s, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT sys_rst_pin = sys_rst_s, DIR = I, RST_POLARITY = 0, SIGIS = RST
 PORT SRAM_OE_B = registration_core_0_SRAM_OE_B, DIR = O
 PORT SRAM_CS_B = registration_core_0_SRAM_CS_B, DIR = O
 PORT SRAM_BW_B = registration_core_0_SRAM_BW_B, DIR = O, VEC = [3:0]
 PORT SRAM_WE_B = registration_core_0_SRAM_WE_B, DIR = O
 PORT SRAM_ADDR = registration_core_0_SRAM_ADDR, DIR = O, VEC = [17:0]
 PORT SRAM_CLK = registration_core_0_SRAM_CLK, DIR = O
 PORT SRAM_CLK_FB = registration_core_0_SRAM_CLK_FB, DIR = I
 PORT VGA_VSYNC = registration_core_0_VGA_VSYNC, DIR = I
 PORT VGA_Y_GREEN = registration_core_0_VGA_Y_GREEN, DIR = I, VEC = [7:0]
 PORT VGA_HSYNC = registration_core_0_VGA_HSYNC, DIR = I
 PORT VGA_PIXEL_CLK = registration_core_0_VGA_PIXEL_CLK, DIR = I
 PORT DVI_RESET_B = registration_core_0_DVI_RESET_B, DIR = O
 PORT DVI_XCLK_P = registration_core_0_DVI_XCLK_P, DIR = O
 PORT DVI_XCLK_N = registration_core_0_DVI_XCLK_N, DIR = O
 PORT DVI_DE = registration_core_0_DVI_DE, DIR = O
 PORT DVI_V = registration_core_0_DVI_V, DIR = O
 PORT DVI_H = registration_core_0_DVI_H, DIR = O
 PORT I2C_SCL = registration_core_0_I2C_SCL, DIR = IO
 PORT I2C_SDA = registration_core_0_I2C_SDA, DIR = IO
 PORT DVI_D = registration_core_0_DVI_D, DIR = O, VEC = [11:0]
 PORT SRAM_DATA = registration_core_0_SRAM_DATA, DIR = IO, VEC = [35:0]
 PORT GPIO_DIP = registration_core_0_GPIO_DIP, DIR = I, VEC = [7:0]
 PORT GPIO_SW = registration_core_0_GPIO_SW, DIR = I, VEC = [4:0]


BEGIN registration_core
 PARAMETER INSTANCE = registration_core_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0xc2000000
 PARAMETER C_HIGHADDR = 0xc200ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT SRAM_OE_B = registration_core_0_SRAM_OE_B
 PORT SRAM_CS_B = registration_core_0_SRAM_CS_B
 PORT SRAM_BW_B = registration_core_0_SRAM_BW_B
 PORT SRAM_WE_B = registration_core_0_SRAM_WE_B
 PORT SRAM_ADDR = registration_core_0_SRAM_ADDR
 PORT SRAM_CLK = registration_core_0_SRAM_CLK
 PORT SRAM_CLK_FB = registration_core_0_SRAM_CLK_FB
 PORT VGA_VSYNC = registration_core_0_VGA_VSYNC
 PORT VGA_Y_GREEN = registration_core_0_VGA_Y_GREEN
 PORT VGA_HSYNC = registration_core_0_VGA_HSYNC
 PORT VGA_PIXEL_CLK = registration_core_0_VGA_PIXEL_CLK
 PORT DVI_RESET_B = registration_core_0_DVI_RESET_B
 PORT DVI_XCLK_P = registration_core_0_DVI_XCLK_P
 PORT DVI_XCLK_N = registration_core_0_DVI_XCLK_N
 PORT DVI_DE = registration_core_0_DVI_DE
 PORT DVI_V = registration_core_0_DVI_V
 PORT DVI_H = registration_core_0_DVI_H
 PORT DVI_D = registration_core_0_DVI_D
 PORT SRAM_DATA = registration_core_0_SRAM_DATA
 PORT GPIO_DIP = registration_core_0_GPIO_DIP
 PORT GPIO_SW = registration_core_0_GPIO_SW
 PORT I2C_SCL = registration_core_0_I2C_SCL
 PORT I2C_SDA = registration_core_0_I2C_SDA
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT Slowest_sync_clk = sys_clk_s
 PORT Dcm_locked = Dcm_all_locked
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_INTERCONNECT = 1
 PARAMETER HW_VER = 7.10.d
 PARAMETER C_DEBUG_ENABLED = 1
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 BUS_INTERFACE DEBUG = microblaze_0_dbg
 PORT MB_RESET = mb_reset
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.03.a
 PORT PLB_Clk = sys_clk_s
 PORT SYS_Rst = sys_bus_reset
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000ffff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = sys_clk_s
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000ffff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = sys_clk_s
 PORT SYS_Rst = sys_bus_reset
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 1.00.d
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
 PARAMETER C_UART_WIDTH = 8
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x8440ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_dbg
 PORT Debug_SYS_Rst = Debug_SYS_Rst
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = NONE
 PORT CLKOUT0 = sys_clk_s
 PORT CLKIN = dcm_clk_s
 PORT LOCKED = Dcm_all_locked
 PORT RST = net_gnd
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = RS232_Uart_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_ODD_PARITY = 0
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_SPLB_CLK_FREQ_HZ = 100000000
 PARAMETER C_BASEADDR = 0x84000000
 PARAMETER C_HIGHADDR = 0x8400ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT RX = fpga_0_RS232_Uart_1_RX
 PORT TX = fpga_0_RS232_Uart_1_TX
END

BEGIN xps_gpio
 PARAMETER INSTANCE = LEDs_8Bit
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_IS_BIDIR = 1
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_BASEADDR = 0x81400000
 PARAMETER C_HIGHADDR = 0x8140ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO = fpga_0_LEDs_8Bit_GPIO_IO
END

