#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 13 17:49:27 2024
# Process ID: 3328
# Current directory: /home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/impl_1
# Command line: vivado -log mopshub_readout_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mopshub_readout_bd_wrapper.tcl -notrace
# Log file: /home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/impl_1/mopshub_readout_bd_wrapper.vdi
# Journal file: /home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source mopshub_readout_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dcs/git/mopshub/vivado/mopshub_readout/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/storage/sw/Xilinx/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2448.191 ; gain = 0.000 ; free physical = 3975 ; free virtual = 14895
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2614.406 ; gain = 144.039 ; free physical = 2386 ; free virtual = 13826
Command: link_design -top mopshub_readout_bd_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_clk_wiz_0_0/mopshub_readout_bd_clk_wiz_0_0.dcp' for cell 'mopshub_readout_bd_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_clk_wiz_1_0/mopshub_readout_bd_clk_wiz_1_0.dcp' for cell 'mopshub_readout_bd_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0.dcp' for cell 'mopshub_readout_bd_i/gig_ethernet_pcs_pma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_ila_0_0/mopshub_readout_bd_ila_0_0.dcp' for cell 'mopshub_readout_bd_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_mopshub_readout_0_0/mopshub_readout_bd_mopshub_readout_0_0.dcp' for cell 'mopshub_readout_bd_i/mopshub_readout_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_proc_sys_reset_0_0/mopshub_readout_bd_proc_sys_reset_0_0.dcp' for cell 'mopshub_readout_bd_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_zynq_ultra_ps_e_0_0/mopshub_readout_bd_zynq_ultra_ps_e_0_0.dcp' for cell 'mopshub_readout_bd_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2910.781 ; gain = 0.000 ; free physical = 1543 ; free virtual = 13048
INFO: [Netlist 29-17] Analyzing 269 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. mopshub_readout_bd_i/clk_wiz_1/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mopshub_readout_bd_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'mopshub_readout_bd_i/mopshub_readout_0/clk_m' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Chipscope 16-324] Core: mopshub_readout_bd_i/ila_0 UUID: 12ca97c8-3d13-5fae-bb8a-750bdef854d8 
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/ethernet_emac_wrapper0/mac/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/ethernet_emac_wrapper0/mac/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/ethernet_emac_wrapper0/mac/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/ethernet_emac_wrapper0/mac/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_clk_wiz_0_0/mopshub_readout_bd_clk_wiz_0_0_board.xdc] for cell 'mopshub_readout_bd_i/clk_wiz_0/inst'
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_clk_wiz_0_0/mopshub_readout_bd_clk_wiz_0_0_board.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_clk_wiz_0_0/mopshub_readout_bd_clk_wiz_0_0_board.xdc] for cell 'mopshub_readout_bd_i/clk_wiz_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_clk_wiz_0_0/mopshub_readout_bd_clk_wiz_0_0.xdc] for cell 'mopshub_readout_bd_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_clk_wiz_0_0/mopshub_readout_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_clk_wiz_0_0/mopshub_readout_bd_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 3694.891 ; gain = 369.297 ; free physical = 1017 ; free virtual = 12315
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_clk_wiz_0_0/mopshub_readout_bd_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_clk_wiz_0_0/mopshub_readout_bd_clk_wiz_0_0.xdc] for cell 'mopshub_readout_bd_i/clk_wiz_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_clk_wiz_1_0/mopshub_readout_bd_clk_wiz_1_0_board.xdc] for cell 'mopshub_readout_bd_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_clk_wiz_1_0/mopshub_readout_bd_clk_wiz_1_0_board.xdc] for cell 'mopshub_readout_bd_i/clk_wiz_1/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_clk_wiz_1_0/mopshub_readout_bd_clk_wiz_1_0.xdc] for cell 'mopshub_readout_bd_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_clk_wiz_1_0/mopshub_readout_bd_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_clk_wiz_1_0/mopshub_readout_bd_clk_wiz_1_0.xdc] for cell 'mopshub_readout_bd_i/clk_wiz_1/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0/ip_0/synth/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0/ip_0/synth/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0/synth/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0/synth/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mopshub_readout_bd_i/ila_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mopshub_readout_bd_i/ila_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'mopshub_readout_bd_i/ila_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'mopshub_readout_bd_i/ila_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_proc_sys_reset_0_0/mopshub_readout_bd_proc_sys_reset_0_0_board.xdc] for cell 'mopshub_readout_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_proc_sys_reset_0_0/mopshub_readout_bd_proc_sys_reset_0_0_board.xdc] for cell 'mopshub_readout_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_proc_sys_reset_0_0/mopshub_readout_bd_proc_sys_reset_0_0.xdc] for cell 'mopshub_readout_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_proc_sys_reset_0_0/mopshub_readout_bd_proc_sys_reset_0_0.xdc] for cell 'mopshub_readout_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_zynq_ultra_ps_e_0_0/mopshub_readout_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'mopshub_readout_bd_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_zynq_ultra_ps_e_0_0/mopshub_readout_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'mopshub_readout_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/src/constrs_1/mopshub_readout.xdc]
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/src/constrs_1/mopshub_readout.xdc]
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/ethernet_emac_wrapper0/mac/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance gtx_clk]'. [/home/dcs/git/mopshub/vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:5]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/dcs/git/mopshub/vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:5]
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/ethernet_emac_wrapper0/mac/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_clk_wiz_0_0/mopshub_readout_bd_clk_wiz_0_0_late.xdc] for cell 'mopshub_readout_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_clk_wiz_0_0/mopshub_readout_bd_clk_wiz_0_0_late.xdc] for cell 'mopshub_readout_bd_i/clk_wiz_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0/synth/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0.xdc] for cell 'mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0/synth/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0.xdc] for cell 'mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 23 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3846.965 ; gain = 0.000 ; free physical = 1000 ; free virtual = 12298
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 71 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 52 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 10 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 4 instances

23 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:04 ; elapsed = 00:02:21 . Memory (MB): peak = 3846.965 ; gain = 1232.559 ; free physical = 993 ; free virtual = 12291
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3846.965 ; gain = 0.000 ; free physical = 1009 ; free virtual = 12296

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 114445f0e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3846.965 ; gain = 0.000 ; free physical = 949 ; free virtual = 12235

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 00b45bb4024fdd69.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3907.148 ; gain = 0.000 ; free physical = 1498 ; free virtual = 12179
Phase 1 Generate And Synthesize Debug Cores | Checksum: 111c00919

Time (s): cpu = 00:00:33 ; elapsed = 00:01:00 . Memory (MB): peak = 3907.148 ; gain = 43.777 ; free physical = 1498 ; free virtual = 12179

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 21 inverter(s) to 250 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mopshub_readout_bd_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mopshub_readout_bd_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 13a4e9d8c

Time (s): cpu = 00:00:35 ; elapsed = 00:01:00 . Memory (MB): peak = 3907.148 ; gain = 43.777 ; free physical = 1513 ; free virtual = 12195
INFO: [Opt 31-389] Phase Retarget created 14 cells and removed 333 cells
INFO: [Opt 31-1021] In phase Retarget, 68 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
Phase 3 Constant propagation | Checksum: 12cb4e065

Time (s): cpu = 00:00:35 ; elapsed = 00:01:01 . Memory (MB): peak = 3907.148 ; gain = 43.777 ; free physical = 1514 ; free virtual = 12195
INFO: [Opt 31-389] Phase Constant propagation created 91 cells and removed 148 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: fb0b7b71

Time (s): cpu = 00:00:35 ; elapsed = 00:01:01 . Memory (MB): peak = 3907.148 ; gain = 43.777 ; free physical = 1513 ; free virtual = 12195
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 151 cells
INFO: [Opt 31-1021] In phase Sweep, 908 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: fb0b7b71

Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 3907.148 ; gain = 43.777 ; free physical = 1513 ; free virtual = 12195
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: fb0b7b71

Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 3907.148 ; gain = 43.777 ; free physical = 1513 ; free virtual = 12195
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: fb0b7b71

Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3907.148 ; gain = 43.777 ; free physical = 1513 ; free virtual = 12195
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              14  |             333  |                                             68  |
|  Constant propagation         |              91  |             148  |                                             47  |
|  Sweep                        |               0  |             151  |                                            908  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             58  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3907.148 ; gain = 0.000 ; free physical = 1513 ; free virtual = 12195
Ending Logic Optimization Task | Checksum: ead9b3c1

Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3907.148 ; gain = 43.777 ; free physical = 1513 ; free virtual = 12195

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 155 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 144 WE to EN ports
Number of BRAM Ports augmented: 18 newly gated: 146 Total Ports: 310
Ending PowerOpt Patch Enables Task | Checksum: 174d0fb3f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 897 ; free virtual = 11716
Ending Power Optimization Task | Checksum: 174d0fb3f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 5430.156 ; gain = 1523.008 ; free physical = 930 ; free virtual = 11749

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 12e5d9de3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 928 ; free virtual = 11746
Ending Final Cleanup Task | Checksum: 12e5d9de3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 927 ; free virtual = 11746

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 927 ; free virtual = 11746
Ending Netlist Obfuscation Task | Checksum: 12e5d9de3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 927 ; free virtual = 11746
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:53 . Memory (MB): peak = 5430.156 ; gain = 1583.191 ; free physical = 928 ; free virtual = 11746
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 908 ; free virtual = 11732
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/impl_1/mopshub_readout_bd_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 815 ; free virtual = 11745
INFO: [runtcl-4] Executing : report_drc -file mopshub_readout_bd_wrapper_drc_opted.rpt -pb mopshub_readout_bd_wrapper_drc_opted.pb -rpx mopshub_readout_bd_wrapper_drc_opted.rpx
Command: report_drc -file mopshub_readout_bd_wrapper_drc_opted.rpt -pb mopshub_readout_bd_wrapper_drc_opted.pb -rpx mopshub_readout_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/impl_1/mopshub_readout_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 394 ; free virtual = 11445
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Vivado_Tcl 4-1400] -ultrathreads option currently only supported on multi-SLR devices. Continuing placement in regular mode.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 297 ; free virtual = 11131
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 90e4c431

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 291 ; free virtual = 11126
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 293 ; free virtual = 11127

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 980d652b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 328 ; free virtual = 11163

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 163a92dfa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 367 ; free virtual = 11100

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 163a92dfa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 372 ; free virtual = 11105
Phase 1 Placer Initialization | Checksum: 163a92dfa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 363 ; free virtual = 11096

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1717cf535

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 326 ; free virtual = 11061

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 15858ac7a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 338 ; free virtual = 11073

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: b22914ee

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 335 ; free virtual = 11069

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: b22914ee

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 355 ; free virtual = 11053

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 15b4bb832

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 338 ; free virtual = 11036

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 130d33c3e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 363 ; free virtual = 11061

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 130d33c3e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 360 ; free virtual = 11057
Phase 2.1.1 Partition Driven Placement | Checksum: 130d33c3e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 353 ; free virtual = 11051
Phase 2.1 Floorplanning | Checksum: 107820527

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 375 ; free virtual = 11073

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 107820527

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 357 ; free virtual = 11055

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 450 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 2
INFO: [Physopt 32-775] End 1 Pass. Optimized 140 nets or cells. Created 2 new cells, deleted 138 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 7 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 15 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 15 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 416 ; free virtual = 10956
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 427 ; free virtual = 10967
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 417 ; free virtual = 10957

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |            138  |                   140  |           0  |           1  |  00:00:01  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     5  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |            138  |                   145  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 19de4dcdd

Time (s): cpu = 00:01:35 ; elapsed = 00:01:05 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 458 ; free virtual = 10996
Phase 2.3 Global Placement Core | Checksum: 1e5051edc

Time (s): cpu = 00:02:23 ; elapsed = 00:01:23 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 472 ; free virtual = 10993
Phase 2 Global Placement | Checksum: 1e5051edc

Time (s): cpu = 00:02:23 ; elapsed = 00:01:23 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 475 ; free virtual = 10996

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25dd6963f

Time (s): cpu = 00:02:25 ; elapsed = 00:01:25 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 479 ; free virtual = 10988

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 180a9abb1

Time (s): cpu = 00:02:27 ; elapsed = 00:01:26 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 475 ; free virtual = 10985

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 21925fac4

Time (s): cpu = 00:02:33 ; elapsed = 00:01:31 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 474 ; free virtual = 10984

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 20488974b

Time (s): cpu = 00:02:34 ; elapsed = 00:01:32 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 452 ; free virtual = 10963

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 1f0a20e9d

Time (s): cpu = 00:02:35 ; elapsed = 00:01:33 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 453 ; free virtual = 10963
Phase 3.3 Small Shape DP | Checksum: 13c85cf8c

Time (s): cpu = 00:02:42 ; elapsed = 00:01:37 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 402 ; free virtual = 10912

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1544ce916

Time (s): cpu = 00:02:44 ; elapsed = 00:01:38 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 464 ; free virtual = 10975

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 14e3cc149

Time (s): cpu = 00:02:44 ; elapsed = 00:01:38 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 471 ; free virtual = 10981

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 238cbf092

Time (s): cpu = 00:02:57 ; elapsed = 00:01:44 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 458 ; free virtual = 10968
Phase 3 Detail Placement | Checksum: 238cbf092

Time (s): cpu = 00:02:57 ; elapsed = 00:01:44 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 463 ; free virtual = 10974

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 179c79fe8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.356 | TNS=-3.002 |
Phase 1 Physical Synthesis Initialization | Checksum: eb66239c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 426 ; free virtual = 10933
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 144d0b454

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 417 ; free virtual = 10924
Phase 4.1.1.1 BUFG Insertion | Checksum: 179c79fe8

Time (s): cpu = 00:03:15 ; elapsed = 00:01:57 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 388 ; free virtual = 10896
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.356. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:03:26 ; elapsed = 00:02:08 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 439 ; free virtual = 10935
Phase 4.1 Post Commit Optimization | Checksum: 190f8cb9e

Time (s): cpu = 00:03:26 ; elapsed = 00:02:08 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 443 ; free virtual = 10940
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 428 ; free virtual = 10924

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 283e0d47f

Time (s): cpu = 00:03:34 ; elapsed = 00:02:17 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 456 ; free virtual = 10952

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 283e0d47f

Time (s): cpu = 00:03:34 ; elapsed = 00:02:17 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 454 ; free virtual = 10951
Phase 4.3 Placer Reporting | Checksum: 283e0d47f

Time (s): cpu = 00:03:35 ; elapsed = 00:02:17 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 452 ; free virtual = 10948

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 454 ; free virtual = 10951

Time (s): cpu = 00:03:35 ; elapsed = 00:02:17 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 454 ; free virtual = 10950
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 3097fb2ba

Time (s): cpu = 00:03:35 ; elapsed = 00:02:17 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 450 ; free virtual = 10946
Ending Placer Task | Checksum: 2545381c3

Time (s): cpu = 00:03:35 ; elapsed = 00:02:17 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 453 ; free virtual = 10949
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:42 ; elapsed = 00:02:29 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 547 ; free virtual = 11043
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 503 ; free virtual = 11029
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/impl_1/mopshub_readout_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mopshub_readout_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 545 ; free virtual = 11054
INFO: [runtcl-4] Executing : report_utilization -file mopshub_readout_bd_wrapper_utilization_placed.rpt -pb mopshub_readout_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mopshub_readout_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 573 ; free virtual = 11077
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 421 ; free virtual = 11052

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.203 | TNS=-1.203 |
Phase 1 Physical Synthesis Initialization | Checksum: e69f19fa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 355 ; free virtual = 10987
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.203 | TNS=-1.203 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: e69f19fa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 354 ; free virtual = 10985

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.203 | TNS=-1.203 |
INFO: [Physopt 32-702] Processed net mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/rx_elink2bit[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_readout_bd_i/proc_sys_reset_0/U0/mb_reset.  Did not re-place instance mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst
INFO: [Physopt 32-81] Processed net mopshub_readout_bd_i/proc_sys_reset_0/U0/mb_reset. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mopshub_readout_bd_i/proc_sys_reset_0/U0/mb_reset. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.082 | TNS=-1.082 |
INFO: [Physopt 32-662] Processed net mopshub_readout_bd_i/proc_sys_reset_0/U0/mb_reset_repN.  Did not re-place instance mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica
INFO: [Physopt 32-702] Processed net mopshub_readout_bd_i/proc_sys_reset_0/U0/mb_reset_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/rx_elink2bit[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_readout_bd_i/proc_sys_reset_0/U0/mb_reset_repN.  Did not re-place instance mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica
INFO: [Physopt 32-702] Processed net mopshub_readout_bd_i/proc_sys_reset_0/U0/mb_reset_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.082 | TNS=-1.082 |
Phase 3 Critical Path Optimization | Checksum: e69f19fa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 358 ; free virtual = 10990

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.082 | TNS=-1.082 |
INFO: [Physopt 32-702] Processed net mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/rx_elink2bit[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_readout_bd_i/proc_sys_reset_0/U0/mb_reset_repN.  Did not re-place instance mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica
INFO: [Physopt 32-702] Processed net mopshub_readout_bd_i/proc_sys_reset_0/U0/mb_reset_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/rx_elink2bit[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_readout_bd_i/proc_sys_reset_0/U0/mb_reset_repN.  Did not re-place instance mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica
INFO: [Physopt 32-702] Processed net mopshub_readout_bd_i/proc_sys_reset_0/U0/mb_reset_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.082 | TNS=-1.082 |
Phase 4 Critical Path Optimization | Checksum: e69f19fa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 360 ; free virtual = 10992
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 358 ; free virtual = 10990
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 360 ; free virtual = 10992
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.082 | TNS=-1.082 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.121  |          0.121  |            1  |              0  |                     1  |           0  |           2  |  00:00:02  |
|  Total          |          0.121  |          0.121  |            1  |              0  |                     1  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 353 ; free virtual = 10986
Ending Physical Synthesis Task | Checksum: 33c676342

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 358 ; free virtual = 10990
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 414 ; free virtual = 11047
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 365 ; free virtual = 11027
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/impl_1/mopshub_readout_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ecd660ec ConstDB: 0 ShapeSum: c95c87c5 RouteDB: b953f750

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.72 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 298 ; free virtual = 10937
Phase 1 Build RT Design | Checksum: 10edbf267

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 242 ; free virtual = 10885
Post Restoration Checksum: NetGraph: 1bd1cb23 NumContArr: 863d8105 Constraints: 9881a19b Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13a90edc3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 217 ; free virtual = 10842

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13a90edc3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 217 ; free virtual = 10838

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 20765c885

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 409 ; free virtual = 10837

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21255b21b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 414 ; free virtual = 10843
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.076 | TNS=-1.076 | WHS=-1.128 | THS=-188.160|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2093551ad

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 389 ; free virtual = 10817
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.076 | TNS=-1.049 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 25330d115

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 396 ; free virtual = 10826
Phase 2 Router Initialization | Checksum: 1a5dd3862

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 400 ; free virtual = 10830

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00236937 %
  Global Horizontal Routing Utilization  = 0.000455781 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20061
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 17001
  Number of Partially Routed Nets     = 3060
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a5dd3862

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 419 ; free virtual = 10829
Phase 3 Initial Routing | Checksum: 315418ff7

Time (s): cpu = 00:04:34 ; elapsed = 00:00:58 . Memory (MB): peak = 5430.156 ; gain = 0.000 ; free physical = 752 ; free virtual = 10760
INFO: [Route 35-580] Design has 213 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[1]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[4]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |             mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[4]/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D|
| clk_elink_mopshub_readout_bd_clk_wiz_0_0 |clk_40_mopshub_readout_bd_clk_wiz_1_0_1 |                           mopshub_readout_bd_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_3_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 3186
 Number of Nodes with overlaps = 241
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.343 | TNS=-217.293| WHS=-0.043 | THS=-0.049 |

Phase 4.1 Global Iteration 0 | Checksum: 251ba965a

Time (s): cpu = 00:20:45 ; elapsed = 00:07:47 . Memory (MB): peak = 5586.137 ; gain = 155.980 ; free physical = 6120 ; free virtual = 16132

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.330 | TNS=-228.875| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22015f4eb

Time (s): cpu = 00:24:02 ; elapsed = 00:10:16 . Memory (MB): peak = 5586.137 ; gain = 155.980 ; free physical = 5754 ; free virtual = 15812

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.330 | TNS=-227.529| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 225e452ea

Time (s): cpu = 00:26:10 ; elapsed = 00:11:41 . Memory (MB): peak = 5586.137 ; gain = 155.980 ; free physical = 5804 ; free virtual = 15877
Phase 4 Rip-up And Reroute | Checksum: 225e452ea

Time (s): cpu = 00:26:10 ; elapsed = 00:11:42 . Memory (MB): peak = 5586.137 ; gain = 155.980 ; free physical = 5804 ; free virtual = 15877

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2da8e2ecc

Time (s): cpu = 00:26:16 ; elapsed = 00:11:46 . Memory (MB): peak = 5586.137 ; gain = 155.980 ; free physical = 5804 ; free virtual = 15877
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.330 | TNS=-227.529| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 200f9e6b7

Time (s): cpu = 00:26:37 ; elapsed = 00:11:50 . Memory (MB): peak = 5586.137 ; gain = 155.980 ; free physical = 5755 ; free virtual = 15830

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 200f9e6b7

Time (s): cpu = 00:26:37 ; elapsed = 00:11:50 . Memory (MB): peak = 5586.137 ; gain = 155.980 ; free physical = 5755 ; free virtual = 15830
Phase 5 Delay and Skew Optimization | Checksum: 200f9e6b7

Time (s): cpu = 00:26:37 ; elapsed = 00:11:50 . Memory (MB): peak = 5586.137 ; gain = 155.980 ; free physical = 5755 ; free virtual = 15830

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2209788b7

Time (s): cpu = 00:26:41 ; elapsed = 00:11:53 . Memory (MB): peak = 5586.137 ; gain = 155.980 ; free physical = 5761 ; free virtual = 15836
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.254 | TNS=-219.696| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d37c3c8d

Time (s): cpu = 00:26:41 ; elapsed = 00:11:54 . Memory (MB): peak = 5586.137 ; gain = 155.980 ; free physical = 5761 ; free virtual = 15836
Phase 6 Post Hold Fix | Checksum: 1d37c3c8d

Time (s): cpu = 00:26:41 ; elapsed = 00:11:54 . Memory (MB): peak = 5586.137 ; gain = 155.980 ; free physical = 5761 ; free virtual = 15836

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.2363 %
  Global Horizontal Routing Utilization  = 1.00554 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 67.6056%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 51.1848%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.0769%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50.9615%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1d0b31b24

Time (s): cpu = 00:26:42 ; elapsed = 00:11:54 . Memory (MB): peak = 5586.137 ; gain = 155.980 ; free physical = 5758 ; free virtual = 15833

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d0b31b24

Time (s): cpu = 00:26:42 ; elapsed = 00:11:54 . Memory (MB): peak = 5586.137 ; gain = 155.980 ; free physical = 5757 ; free virtual = 15833

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d0b31b24

Time (s): cpu = 00:26:43 ; elapsed = 00:11:55 . Memory (MB): peak = 5618.148 ; gain = 187.992 ; free physical = 5919 ; free virtual = 15994

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.254 | TNS=-219.696| WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d0b31b24

Time (s): cpu = 00:26:44 ; elapsed = 00:11:55 . Memory (MB): peak = 5618.148 ; gain = 187.992 ; free physical = 5923 ; free virtual = 15997
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.126 | TNS=-203.744 | WHS=-0.022 | THS=-0.060 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 1d0b31b24

Time (s): cpu = 00:27:01 ; elapsed = 00:12:05 . Memory (MB): peak = 5618.148 ; gain = 187.992 ; free physical = 5630 ; free virtual = 15889
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.126 | TNS=-203.744 | WHS=-0.022 | THS=-0.060 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_40_mopshub_readout_bd_clk_wiz_1_0_1. Processed net: mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/register_status[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_40_mopshub_readout_bd_clk_wiz_1_0_1. Processed net: mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/Q[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_40_mopshub_readout_bd_clk_wiz_1_0_1. Processed net: mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[5]_i_4_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.922. Path group: **async_default**. Processed net: mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/rx_elink2bit[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.814. Path group: **async_default**. Processed net: mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/rx_elink2bit[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.704. Path group: **async_default**. Processed net: mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/rx_elink2bit[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.598. Path group: **async_default**. Processed net: mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/rx_elink2bit[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.492. Path group: **async_default**. Processed net: mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/rx_elink2bit[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.384. Path group: **async_default**. Processed net: mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/rx_elink2bit[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.276. Path group: **async_default**. Processed net: mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/rx_elink2bit[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/rx_elink2bit[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: mopshub_readout_bd_i/proc_sys_reset_0/U0/mb_reset_repN.
INFO: [Physopt 32-735] Processed net mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/DOB1. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.126 | TNS=-202.525 | WHS=-0.022 | THS=-0.060 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.126 | TNS=-202.525 | WHS=-0.022 | THS=-0.060 |
Phase 11.2 Critical Path Optimization | Checksum: 26c94492e

Time (s): cpu = 00:27:07 ; elapsed = 00:12:08 . Memory (MB): peak = 5618.148 ; gain = 187.992 ; free physical = 5606 ; free virtual = 15874
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5618.148 ; gain = 0.000 ; free physical = 5603 ; free virtual = 15872
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-2.126 | TNS=-202.525 | WHS=-0.022 | THS=-0.060 |
Phase 11 Physical Synthesis in Router | Checksum: 1d13e7d86

Time (s): cpu = 00:27:07 ; elapsed = 00:12:08 . Memory (MB): peak = 5618.148 ; gain = 187.992 ; free physical = 5613 ; free virtual = 15882
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:27:07 ; elapsed = 00:12:08 . Memory (MB): peak = 5618.148 ; gain = 187.992 ; free physical = 5899 ; free virtual = 16168
INFO: [Common 17-83] Releasing license: Implementation
181 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:27:15 ; elapsed = 00:12:19 . Memory (MB): peak = 5618.148 ; gain = 187.992 ; free physical = 5899 ; free virtual = 16170
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5618.148 ; gain = 0.000 ; free physical = 5844 ; free virtual = 16156
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/impl_1/mopshub_readout_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mopshub_readout_bd_wrapper_drc_routed.rpt -pb mopshub_readout_bd_wrapper_drc_routed.pb -rpx mopshub_readout_bd_wrapper_drc_routed.rpx
Command: report_drc -file mopshub_readout_bd_wrapper_drc_routed.rpt -pb mopshub_readout_bd_wrapper_drc_routed.pb -rpx mopshub_readout_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/impl_1/mopshub_readout_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mopshub_readout_bd_wrapper_methodology_drc_routed.rpt -pb mopshub_readout_bd_wrapper_methodology_drc_routed.pb -rpx mopshub_readout_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file mopshub_readout_bd_wrapper_methodology_drc_routed.rpt -pb mopshub_readout_bd_wrapper_methodology_drc_routed.pb -rpx mopshub_readout_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/impl_1/mopshub_readout_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5674.184 ; gain = 0.000 ; free physical = 6046 ; free virtual = 16186
INFO: [runtcl-4] Executing : report_power -file mopshub_readout_bd_wrapper_power_routed.rpt -pb mopshub_readout_bd_wrapper_power_summary_routed.pb -rpx mopshub_readout_bd_wrapper_power_routed.rpx
Command: report_power -file mopshub_readout_bd_wrapper_power_routed.rpt -pb mopshub_readout_bd_wrapper_power_summary_routed.pb -rpx mopshub_readout_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
193 Infos, 9 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 5674.184 ; gain = 0.000 ; free physical = 5735 ; free virtual = 16081
INFO: [runtcl-4] Executing : report_route_status -file mopshub_readout_bd_wrapper_route_status.rpt -pb mopshub_readout_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mopshub_readout_bd_wrapper_timing_summary_routed.rpt -pb mopshub_readout_bd_wrapper_timing_summary_routed.pb -rpx mopshub_readout_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mopshub_readout_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mopshub_readout_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mopshub_readout_bd_wrapper_bus_skew_routed.rpt -pb mopshub_readout_bd_wrapper_bus_skew_routed.pb -rpx mopshub_readout_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force mopshub_readout_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more IP cores that use separately licensed features. If the design has been configured to make use of evaluation features, please note that these features will cease to function after a certain period of time. Please consult the core datasheet to determine whether the core which you have configured will be affected. Evaluation features should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'tri_mode_ethernet_mac_0' (tri_mode_ethernet_mac_0_block) was generated with multiple features:
        IP feature 'eth_avb_endpoint@2015.04' was enabled using a design_linking license.
        IP feature 'tri_mode_eth_mac@2015.04' was enabled using a design_linking license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], mopshub_readout_bd_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mopshub_readout_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 5674.184 ; gain = 0.000 ; free physical = 5555 ; free virtual = 15797
INFO: [Common 17-206] Exiting Vivado at Thu Jun 13 18:13:37 2024...
