// Seed: 353444830
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    output tri id_2,
    output supply1 id_3,
    output tri1 id_4,
    input supply0 id_5,
    input wor id_6,
    output uwire id_7,
    output wand id_8,
    input supply1 id_9,
    output wand id_10,
    output tri1 id_11,
    output supply0 id_12,
    input tri0 id_13
);
  assign id_4 = -1;
  wire id_15;
  assign id_4 = -1'b0;
  always @(posedge id_15) assign id_8 = id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd14
) (
    output wor id_0,
    input uwire _id_1,
    input uwire id_2,
    input wand id_3,
    output tri1 id_4,
    input wand id_5,
    output wor id_6,
    output wire id_7,
    input supply0 id_8,
    output logic id_9
);
  final $signed(51);
  ;
  always @(posedge -1) begin : LABEL_0
    id_9 <= $realtime;
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_0,
      id_0,
      id_6,
      id_2,
      id_8,
      id_7,
      id_4,
      id_3,
      id_7,
      id_0,
      id_6,
      id_2
  );
  assign modCall_1.id_10 = 0;
  wire id_11;
  logic [-1 : id_1] id_12 = 1;
  parameter id_13 = 1 == -1;
  wire [1 'h0 : -1] id_14;
endmodule
