INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/ip/instr_memory/sim/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CMOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMOV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/COMP2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMP2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/CONTROL_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/DATA_MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/DEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/FA2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/FA3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA3
INFO: [VRFC 10-2458] undeclared symbol t1, assumed default net type wire [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/FA3.v:31]
INFO: [VRFC 10-2458] undeclared symbol t2, assumed default net type wire [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/FA3.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/HAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/HAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/INC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/INSTR_DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTR_DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/INSTR_MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTR_MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/NOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/PC_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/REG_BANK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/RISC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC
INFO: [VRFC 10-2458] undeclared symbol b, assumed default net type wire [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/RISC.v:49]
WARNING: [VRFC 10-2938] 'b' is already implicitly declared on line 49 [C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/RISC.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SRA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/SUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Downloads/KGP_RISC/KGP_RISC.srcs/sim_1/new/RISC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_tb
