# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler merge_sort_sparsemux_1025_9_8_1_1 BINDTYPE {op} TYPE {sparsemux} IMPL {auto}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2586 \
    name buffer_6658 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6658 \
    op interface \
    ports { buffer_6658 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2587 \
    name buffer_6659 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6659 \
    op interface \
    ports { buffer_6659 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2588 \
    name buffer_6660 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6660 \
    op interface \
    ports { buffer_6660 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2589 \
    name buffer_6661 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6661 \
    op interface \
    ports { buffer_6661 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2590 \
    name buffer_6662 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6662 \
    op interface \
    ports { buffer_6662 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2591 \
    name buffer_6663 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6663 \
    op interface \
    ports { buffer_6663 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2592 \
    name buffer_6664 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6664 \
    op interface \
    ports { buffer_6664 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2593 \
    name buffer_6665 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6665 \
    op interface \
    ports { buffer_6665 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2594 \
    name buffer_6666 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6666 \
    op interface \
    ports { buffer_6666 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2595 \
    name buffer_6667 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6667 \
    op interface \
    ports { buffer_6667 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2596 \
    name buffer_6668 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6668 \
    op interface \
    ports { buffer_6668 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2597 \
    name buffer_6669 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6669 \
    op interface \
    ports { buffer_6669 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2598 \
    name buffer_6670 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6670 \
    op interface \
    ports { buffer_6670 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2599 \
    name buffer_6671 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6671 \
    op interface \
    ports { buffer_6671 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2600 \
    name buffer_6672 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6672 \
    op interface \
    ports { buffer_6672 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2601 \
    name buffer_6673 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6673 \
    op interface \
    ports { buffer_6673 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2602 \
    name buffer_6674 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6674 \
    op interface \
    ports { buffer_6674 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2603 \
    name buffer_6675 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6675 \
    op interface \
    ports { buffer_6675 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2604 \
    name buffer_6676 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6676 \
    op interface \
    ports { buffer_6676 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2605 \
    name buffer_6677 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6677 \
    op interface \
    ports { buffer_6677 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2606 \
    name buffer_6678 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6678 \
    op interface \
    ports { buffer_6678 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2607 \
    name buffer_6679 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6679 \
    op interface \
    ports { buffer_6679 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2608 \
    name buffer_6680 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6680 \
    op interface \
    ports { buffer_6680 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2609 \
    name buffer_6681 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6681 \
    op interface \
    ports { buffer_6681 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2610 \
    name buffer_6682 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6682 \
    op interface \
    ports { buffer_6682 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2611 \
    name buffer_6683 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6683 \
    op interface \
    ports { buffer_6683 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2612 \
    name buffer_6684 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6684 \
    op interface \
    ports { buffer_6684 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2613 \
    name buffer_6685 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6685 \
    op interface \
    ports { buffer_6685 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2614 \
    name buffer_6686 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6686 \
    op interface \
    ports { buffer_6686 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2615 \
    name buffer_6687 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6687 \
    op interface \
    ports { buffer_6687 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2616 \
    name buffer_6688 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6688 \
    op interface \
    ports { buffer_6688 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2617 \
    name buffer_6689 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6689 \
    op interface \
    ports { buffer_6689 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2618 \
    name buffer_6690 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6690 \
    op interface \
    ports { buffer_6690 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2619 \
    name buffer_6691 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6691 \
    op interface \
    ports { buffer_6691 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2620 \
    name buffer_6692 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6692 \
    op interface \
    ports { buffer_6692 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2621 \
    name buffer_6693 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6693 \
    op interface \
    ports { buffer_6693 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2622 \
    name buffer_6694 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6694 \
    op interface \
    ports { buffer_6694 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2623 \
    name buffer_6695 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6695 \
    op interface \
    ports { buffer_6695 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2624 \
    name buffer_6696 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6696 \
    op interface \
    ports { buffer_6696 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2625 \
    name buffer_6697 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6697 \
    op interface \
    ports { buffer_6697 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2626 \
    name buffer_6698 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6698 \
    op interface \
    ports { buffer_6698 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2627 \
    name buffer_6699 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6699 \
    op interface \
    ports { buffer_6699 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2628 \
    name buffer_6700 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6700 \
    op interface \
    ports { buffer_6700 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2629 \
    name buffer_6701 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6701 \
    op interface \
    ports { buffer_6701 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2630 \
    name buffer_6702 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6702 \
    op interface \
    ports { buffer_6702 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2631 \
    name buffer_6703 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6703 \
    op interface \
    ports { buffer_6703 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2632 \
    name buffer_6704 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6704 \
    op interface \
    ports { buffer_6704 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2633 \
    name buffer_6705 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6705 \
    op interface \
    ports { buffer_6705 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2634 \
    name buffer_6706 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6706 \
    op interface \
    ports { buffer_6706 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2635 \
    name buffer_6707 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6707 \
    op interface \
    ports { buffer_6707 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2636 \
    name buffer_6708 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6708 \
    op interface \
    ports { buffer_6708 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2637 \
    name buffer_6709 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6709 \
    op interface \
    ports { buffer_6709 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2638 \
    name buffer_6710 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6710 \
    op interface \
    ports { buffer_6710 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2639 \
    name buffer_6711 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6711 \
    op interface \
    ports { buffer_6711 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2640 \
    name buffer_6712 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6712 \
    op interface \
    ports { buffer_6712 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2641 \
    name buffer_6713 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6713 \
    op interface \
    ports { buffer_6713 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2642 \
    name buffer_6714 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6714 \
    op interface \
    ports { buffer_6714 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2643 \
    name buffer_6715 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6715 \
    op interface \
    ports { buffer_6715 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2644 \
    name buffer_6716 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6716 \
    op interface \
    ports { buffer_6716 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2645 \
    name buffer_6717 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6717 \
    op interface \
    ports { buffer_6717 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2646 \
    name buffer_6718 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6718 \
    op interface \
    ports { buffer_6718 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2647 \
    name buffer_6719 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6719 \
    op interface \
    ports { buffer_6719 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2648 \
    name buffer_6720 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6720 \
    op interface \
    ports { buffer_6720 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2649 \
    name buffer_6721 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6721 \
    op interface \
    ports { buffer_6721 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2650 \
    name buffer_6722 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6722 \
    op interface \
    ports { buffer_6722 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2651 \
    name buffer_6723 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6723 \
    op interface \
    ports { buffer_6723 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2652 \
    name buffer_6724 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6724 \
    op interface \
    ports { buffer_6724 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2653 \
    name buffer_6725 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6725 \
    op interface \
    ports { buffer_6725 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2654 \
    name buffer_6726 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6726 \
    op interface \
    ports { buffer_6726 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2655 \
    name buffer_6727 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6727 \
    op interface \
    ports { buffer_6727 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2656 \
    name buffer_6728 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6728 \
    op interface \
    ports { buffer_6728 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2657 \
    name buffer_6729 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6729 \
    op interface \
    ports { buffer_6729 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2658 \
    name buffer_6730 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6730 \
    op interface \
    ports { buffer_6730 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2659 \
    name buffer_6731 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6731 \
    op interface \
    ports { buffer_6731 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2660 \
    name buffer_6732 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6732 \
    op interface \
    ports { buffer_6732 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2661 \
    name buffer_6733 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6733 \
    op interface \
    ports { buffer_6733 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2662 \
    name buffer_6734 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6734 \
    op interface \
    ports { buffer_6734 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2663 \
    name buffer_6735 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6735 \
    op interface \
    ports { buffer_6735 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2664 \
    name buffer_6736 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6736 \
    op interface \
    ports { buffer_6736 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2665 \
    name buffer_6737 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6737 \
    op interface \
    ports { buffer_6737 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2666 \
    name buffer_6738 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6738 \
    op interface \
    ports { buffer_6738 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2667 \
    name buffer_6739 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6739 \
    op interface \
    ports { buffer_6739 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2668 \
    name buffer_6740 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6740 \
    op interface \
    ports { buffer_6740 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2669 \
    name buffer_6741 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6741 \
    op interface \
    ports { buffer_6741 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2670 \
    name buffer_6742 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6742 \
    op interface \
    ports { buffer_6742 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2671 \
    name buffer_6743 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6743 \
    op interface \
    ports { buffer_6743 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2672 \
    name buffer_6744 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6744 \
    op interface \
    ports { buffer_6744 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2673 \
    name buffer_6745 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6745 \
    op interface \
    ports { buffer_6745 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2674 \
    name buffer_6746 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6746 \
    op interface \
    ports { buffer_6746 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2675 \
    name buffer_6747 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6747 \
    op interface \
    ports { buffer_6747 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2676 \
    name buffer_6748 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6748 \
    op interface \
    ports { buffer_6748 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2677 \
    name buffer_6749 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6749 \
    op interface \
    ports { buffer_6749 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2678 \
    name buffer_6750 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6750 \
    op interface \
    ports { buffer_6750 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2679 \
    name buffer_6751 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6751 \
    op interface \
    ports { buffer_6751 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2680 \
    name buffer_6752 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6752 \
    op interface \
    ports { buffer_6752 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2681 \
    name buffer_6753 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6753 \
    op interface \
    ports { buffer_6753 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2682 \
    name buffer_6754 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6754 \
    op interface \
    ports { buffer_6754 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2683 \
    name buffer_6755 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6755 \
    op interface \
    ports { buffer_6755 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2684 \
    name buffer_6756 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6756 \
    op interface \
    ports { buffer_6756 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2685 \
    name buffer_6757 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6757 \
    op interface \
    ports { buffer_6757 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2686 \
    name buffer_6758 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6758 \
    op interface \
    ports { buffer_6758 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2687 \
    name buffer_6759 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6759 \
    op interface \
    ports { buffer_6759 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2688 \
    name buffer_6760 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6760 \
    op interface \
    ports { buffer_6760 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2689 \
    name buffer_6761 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6761 \
    op interface \
    ports { buffer_6761 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2690 \
    name buffer_6762 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6762 \
    op interface \
    ports { buffer_6762 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2691 \
    name buffer_6763 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6763 \
    op interface \
    ports { buffer_6763 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2692 \
    name buffer_6764 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6764 \
    op interface \
    ports { buffer_6764 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2693 \
    name buffer_6765 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6765 \
    op interface \
    ports { buffer_6765 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2694 \
    name buffer_6766 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6766 \
    op interface \
    ports { buffer_6766 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2695 \
    name buffer_6767 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6767 \
    op interface \
    ports { buffer_6767 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2696 \
    name buffer_6768 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6768 \
    op interface \
    ports { buffer_6768 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2697 \
    name buffer_6769 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6769 \
    op interface \
    ports { buffer_6769 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2698 \
    name buffer_6770 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6770 \
    op interface \
    ports { buffer_6770 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2699 \
    name buffer_6771 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6771 \
    op interface \
    ports { buffer_6771 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2700 \
    name buffer_6772 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6772 \
    op interface \
    ports { buffer_6772 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2701 \
    name buffer_6773 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6773 \
    op interface \
    ports { buffer_6773 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2702 \
    name buffer_6774 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6774 \
    op interface \
    ports { buffer_6774 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2703 \
    name buffer_6775 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6775 \
    op interface \
    ports { buffer_6775 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2704 \
    name buffer_6776 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6776 \
    op interface \
    ports { buffer_6776 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2705 \
    name buffer_6777 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6777 \
    op interface \
    ports { buffer_6777 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2706 \
    name buffer_6778 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6778 \
    op interface \
    ports { buffer_6778 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2707 \
    name buffer_6779 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6779 \
    op interface \
    ports { buffer_6779 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2708 \
    name buffer_6780 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6780 \
    op interface \
    ports { buffer_6780 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2709 \
    name buffer_6781 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6781 \
    op interface \
    ports { buffer_6781 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2710 \
    name buffer_6782 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6782 \
    op interface \
    ports { buffer_6782 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2711 \
    name buffer_6783 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6783 \
    op interface \
    ports { buffer_6783 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2712 \
    name buffer_6784 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6784 \
    op interface \
    ports { buffer_6784 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2713 \
    name buffer_6785 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6785 \
    op interface \
    ports { buffer_6785 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2714 \
    name buffer_6786 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6786 \
    op interface \
    ports { buffer_6786 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2715 \
    name buffer_6787 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6787 \
    op interface \
    ports { buffer_6787 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2716 \
    name buffer_6788 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6788 \
    op interface \
    ports { buffer_6788 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2717 \
    name buffer_6789 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6789 \
    op interface \
    ports { buffer_6789 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2718 \
    name buffer_6790 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6790 \
    op interface \
    ports { buffer_6790 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2719 \
    name buffer_6791 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6791 \
    op interface \
    ports { buffer_6791 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2720 \
    name buffer_6792 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6792 \
    op interface \
    ports { buffer_6792 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2721 \
    name buffer_6793 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6793 \
    op interface \
    ports { buffer_6793 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2722 \
    name buffer_6794 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6794 \
    op interface \
    ports { buffer_6794 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2723 \
    name buffer_6795 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6795 \
    op interface \
    ports { buffer_6795 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2724 \
    name buffer_6796 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6796 \
    op interface \
    ports { buffer_6796 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2725 \
    name buffer_6797 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6797 \
    op interface \
    ports { buffer_6797 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2726 \
    name buffer_6798 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6798 \
    op interface \
    ports { buffer_6798 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2727 \
    name buffer_6799 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6799 \
    op interface \
    ports { buffer_6799 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2728 \
    name buffer_6800 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6800 \
    op interface \
    ports { buffer_6800 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2729 \
    name buffer_6801 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6801 \
    op interface \
    ports { buffer_6801 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2730 \
    name buffer_6802 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6802 \
    op interface \
    ports { buffer_6802 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2731 \
    name buffer_6803 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6803 \
    op interface \
    ports { buffer_6803 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2732 \
    name buffer_6804 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6804 \
    op interface \
    ports { buffer_6804 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2733 \
    name buffer_6805 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6805 \
    op interface \
    ports { buffer_6805 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2734 \
    name buffer_6806 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6806 \
    op interface \
    ports { buffer_6806 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2735 \
    name buffer_6807 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6807 \
    op interface \
    ports { buffer_6807 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2736 \
    name buffer_6808 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6808 \
    op interface \
    ports { buffer_6808 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2737 \
    name buffer_6809 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6809 \
    op interface \
    ports { buffer_6809 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2738 \
    name buffer_6810 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6810 \
    op interface \
    ports { buffer_6810 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2739 \
    name buffer_6811 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6811 \
    op interface \
    ports { buffer_6811 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2740 \
    name buffer_6812 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6812 \
    op interface \
    ports { buffer_6812 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2741 \
    name buffer_6813 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6813 \
    op interface \
    ports { buffer_6813 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2742 \
    name buffer_6814 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6814 \
    op interface \
    ports { buffer_6814 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2743 \
    name buffer_6815 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6815 \
    op interface \
    ports { buffer_6815 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2744 \
    name buffer_6816 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6816 \
    op interface \
    ports { buffer_6816 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2745 \
    name buffer_6817 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6817 \
    op interface \
    ports { buffer_6817 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2746 \
    name buffer_6818 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6818 \
    op interface \
    ports { buffer_6818 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2747 \
    name buffer_6819 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6819 \
    op interface \
    ports { buffer_6819 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2748 \
    name buffer_6820 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6820 \
    op interface \
    ports { buffer_6820 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2749 \
    name buffer_6821 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6821 \
    op interface \
    ports { buffer_6821 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2750 \
    name buffer_6822 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6822 \
    op interface \
    ports { buffer_6822 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2751 \
    name buffer_6823 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6823 \
    op interface \
    ports { buffer_6823 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2752 \
    name buffer_6824 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6824 \
    op interface \
    ports { buffer_6824 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2753 \
    name buffer_6825 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6825 \
    op interface \
    ports { buffer_6825 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2754 \
    name buffer_6826 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6826 \
    op interface \
    ports { buffer_6826 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2755 \
    name buffer_6827 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6827 \
    op interface \
    ports { buffer_6827 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2756 \
    name buffer_6828 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6828 \
    op interface \
    ports { buffer_6828 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2757 \
    name buffer_6829 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6829 \
    op interface \
    ports { buffer_6829 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2758 \
    name buffer_6830 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6830 \
    op interface \
    ports { buffer_6830 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2759 \
    name buffer_6831 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6831 \
    op interface \
    ports { buffer_6831 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2760 \
    name buffer_6832 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6832 \
    op interface \
    ports { buffer_6832 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2761 \
    name buffer_6833 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6833 \
    op interface \
    ports { buffer_6833 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2762 \
    name buffer_6834 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6834 \
    op interface \
    ports { buffer_6834 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2763 \
    name buffer_6835 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6835 \
    op interface \
    ports { buffer_6835 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2764 \
    name buffer_6836 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6836 \
    op interface \
    ports { buffer_6836 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2765 \
    name buffer_6837 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6837 \
    op interface \
    ports { buffer_6837 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2766 \
    name buffer_6838 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6838 \
    op interface \
    ports { buffer_6838 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2767 \
    name buffer_6839 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6839 \
    op interface \
    ports { buffer_6839 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2768 \
    name buffer_6840 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6840 \
    op interface \
    ports { buffer_6840 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2769 \
    name buffer_6841 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6841 \
    op interface \
    ports { buffer_6841 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2770 \
    name buffer_6842 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6842 \
    op interface \
    ports { buffer_6842 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2771 \
    name buffer_6843 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6843 \
    op interface \
    ports { buffer_6843 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2772 \
    name buffer_6844 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6844 \
    op interface \
    ports { buffer_6844 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2773 \
    name buffer_6845 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6845 \
    op interface \
    ports { buffer_6845 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2774 \
    name buffer_6846 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6846 \
    op interface \
    ports { buffer_6846 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2775 \
    name buffer_6847 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6847 \
    op interface \
    ports { buffer_6847 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2776 \
    name buffer_6848 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6848 \
    op interface \
    ports { buffer_6848 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2777 \
    name buffer_6849 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6849 \
    op interface \
    ports { buffer_6849 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2778 \
    name buffer_6850 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6850 \
    op interface \
    ports { buffer_6850 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2779 \
    name buffer_6851 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6851 \
    op interface \
    ports { buffer_6851 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2780 \
    name buffer_6852 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6852 \
    op interface \
    ports { buffer_6852 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2781 \
    name buffer_6853 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6853 \
    op interface \
    ports { buffer_6853 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2782 \
    name buffer_6854 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6854 \
    op interface \
    ports { buffer_6854 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2783 \
    name buffer_6855 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6855 \
    op interface \
    ports { buffer_6855 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2784 \
    name buffer_6856 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6856 \
    op interface \
    ports { buffer_6856 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2785 \
    name buffer_6857 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6857 \
    op interface \
    ports { buffer_6857 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2786 \
    name buffer_6858 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6858 \
    op interface \
    ports { buffer_6858 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2787 \
    name buffer_6859 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6859 \
    op interface \
    ports { buffer_6859 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2788 \
    name buffer_6860 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6860 \
    op interface \
    ports { buffer_6860 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2789 \
    name buffer_6861 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6861 \
    op interface \
    ports { buffer_6861 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2790 \
    name buffer_6862 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6862 \
    op interface \
    ports { buffer_6862 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2791 \
    name buffer_6863 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6863 \
    op interface \
    ports { buffer_6863 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2792 \
    name buffer_6864 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6864 \
    op interface \
    ports { buffer_6864 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2793 \
    name buffer_6865 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6865 \
    op interface \
    ports { buffer_6865 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2794 \
    name buffer_6866 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6866 \
    op interface \
    ports { buffer_6866 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2795 \
    name buffer_6867 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6867 \
    op interface \
    ports { buffer_6867 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2796 \
    name buffer_6868 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6868 \
    op interface \
    ports { buffer_6868 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2797 \
    name buffer_6869 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6869 \
    op interface \
    ports { buffer_6869 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2798 \
    name buffer_6870 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6870 \
    op interface \
    ports { buffer_6870 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2799 \
    name buffer_6871 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6871 \
    op interface \
    ports { buffer_6871 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2800 \
    name buffer_6872 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6872 \
    op interface \
    ports { buffer_6872 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2801 \
    name buffer_6873 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6873 \
    op interface \
    ports { buffer_6873 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2802 \
    name buffer_6874 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6874 \
    op interface \
    ports { buffer_6874 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2803 \
    name buffer_6875 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6875 \
    op interface \
    ports { buffer_6875 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2804 \
    name buffer_6876 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6876 \
    op interface \
    ports { buffer_6876 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2805 \
    name buffer_6877 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6877 \
    op interface \
    ports { buffer_6877 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2806 \
    name buffer_6878 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6878 \
    op interface \
    ports { buffer_6878 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2807 \
    name buffer_6879 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6879 \
    op interface \
    ports { buffer_6879 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2808 \
    name buffer_6880 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6880 \
    op interface \
    ports { buffer_6880 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2809 \
    name buffer_6881 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6881 \
    op interface \
    ports { buffer_6881 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2810 \
    name buffer_6882 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6882 \
    op interface \
    ports { buffer_6882 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2811 \
    name buffer_6883 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6883 \
    op interface \
    ports { buffer_6883 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2812 \
    name buffer_6884 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6884 \
    op interface \
    ports { buffer_6884 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2813 \
    name buffer_6885 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6885 \
    op interface \
    ports { buffer_6885 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2814 \
    name buffer_6886 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6886 \
    op interface \
    ports { buffer_6886 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2815 \
    name buffer_6887 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6887 \
    op interface \
    ports { buffer_6887 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2816 \
    name buffer_6888 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6888 \
    op interface \
    ports { buffer_6888 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2817 \
    name buffer_6889 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6889 \
    op interface \
    ports { buffer_6889 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2818 \
    name buffer_6890 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6890 \
    op interface \
    ports { buffer_6890 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2819 \
    name buffer_6891 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6891 \
    op interface \
    ports { buffer_6891 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2820 \
    name buffer_6892 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6892 \
    op interface \
    ports { buffer_6892 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2821 \
    name buffer_6893 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6893 \
    op interface \
    ports { buffer_6893 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2822 \
    name buffer_6894 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6894 \
    op interface \
    ports { buffer_6894 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2823 \
    name buffer_6895 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6895 \
    op interface \
    ports { buffer_6895 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2824 \
    name buffer_6896 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6896 \
    op interface \
    ports { buffer_6896 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2825 \
    name buffer_6897 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6897 \
    op interface \
    ports { buffer_6897 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2826 \
    name buffer_6898 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6898 \
    op interface \
    ports { buffer_6898 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2827 \
    name buffer_6899 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6899 \
    op interface \
    ports { buffer_6899 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2828 \
    name buffer_6900 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6900 \
    op interface \
    ports { buffer_6900 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2829 \
    name buffer_6901 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6901 \
    op interface \
    ports { buffer_6901 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2830 \
    name buffer_6902 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6902 \
    op interface \
    ports { buffer_6902 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2831 \
    name buffer_6903 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6903 \
    op interface \
    ports { buffer_6903 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2832 \
    name buffer_6904 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6904 \
    op interface \
    ports { buffer_6904 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2833 \
    name buffer_6905 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6905 \
    op interface \
    ports { buffer_6905 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2834 \
    name buffer_6906 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6906 \
    op interface \
    ports { buffer_6906 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2835 \
    name buffer_6907 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6907 \
    op interface \
    ports { buffer_6907 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2836 \
    name buffer_6908 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6908 \
    op interface \
    ports { buffer_6908 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2837 \
    name buffer_6909 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6909 \
    op interface \
    ports { buffer_6909 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2838 \
    name buffer_6910 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6910 \
    op interface \
    ports { buffer_6910 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2839 \
    name buffer_6911 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6911 \
    op interface \
    ports { buffer_6911 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2840 \
    name buffer_6912 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6912 \
    op interface \
    ports { buffer_6912 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2841 \
    name buffer_6913 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6913 \
    op interface \
    ports { buffer_6913 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2842 \
    name buffer_6914 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6914 \
    op interface \
    ports { buffer_6914 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2843 \
    name buffer_6915 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6915 \
    op interface \
    ports { buffer_6915 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2844 \
    name buffer_6916 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6916 \
    op interface \
    ports { buffer_6916 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2845 \
    name buffer_6917 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6917 \
    op interface \
    ports { buffer_6917 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2846 \
    name buffer_6918 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6918 \
    op interface \
    ports { buffer_6918 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2847 \
    name buffer_6919 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6919 \
    op interface \
    ports { buffer_6919 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2848 \
    name buffer_6920 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6920 \
    op interface \
    ports { buffer_6920 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2849 \
    name buffer_6921 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6921 \
    op interface \
    ports { buffer_6921 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2850 \
    name buffer_6922 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6922 \
    op interface \
    ports { buffer_6922 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2851 \
    name buffer_6923 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6923 \
    op interface \
    ports { buffer_6923 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2852 \
    name buffer_6924 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6924 \
    op interface \
    ports { buffer_6924 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2853 \
    name buffer_6925 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6925 \
    op interface \
    ports { buffer_6925 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2854 \
    name buffer_6926 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6926 \
    op interface \
    ports { buffer_6926 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2855 \
    name buffer_6927 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6927 \
    op interface \
    ports { buffer_6927 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2856 \
    name buffer_6928 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6928 \
    op interface \
    ports { buffer_6928 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2857 \
    name buffer_6929 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6929 \
    op interface \
    ports { buffer_6929 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2858 \
    name buffer_6930 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6930 \
    op interface \
    ports { buffer_6930 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2859 \
    name buffer_6931 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6931 \
    op interface \
    ports { buffer_6931 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2860 \
    name buffer_6932 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6932 \
    op interface \
    ports { buffer_6932 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2861 \
    name buffer_6933 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6933 \
    op interface \
    ports { buffer_6933 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2862 \
    name buffer_6934 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6934 \
    op interface \
    ports { buffer_6934 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2863 \
    name buffer_6935 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6935 \
    op interface \
    ports { buffer_6935 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2864 \
    name buffer_6936 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6936 \
    op interface \
    ports { buffer_6936 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2865 \
    name buffer_6937 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6937 \
    op interface \
    ports { buffer_6937 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2866 \
    name buffer_6938 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6938 \
    op interface \
    ports { buffer_6938 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2867 \
    name buffer_6939 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6939 \
    op interface \
    ports { buffer_6939 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2868 \
    name buffer_6940 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6940 \
    op interface \
    ports { buffer_6940 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2869 \
    name buffer_6941 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6941 \
    op interface \
    ports { buffer_6941 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2870 \
    name buffer_6942 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6942 \
    op interface \
    ports { buffer_6942 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2871 \
    name buffer_6943 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6943 \
    op interface \
    ports { buffer_6943 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2872 \
    name buffer_6944 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6944 \
    op interface \
    ports { buffer_6944 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2873 \
    name buffer_6945 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6945 \
    op interface \
    ports { buffer_6945 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2874 \
    name buffer_6946 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6946 \
    op interface \
    ports { buffer_6946 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2875 \
    name buffer_6947 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6947 \
    op interface \
    ports { buffer_6947 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2876 \
    name buffer_6948 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6948 \
    op interface \
    ports { buffer_6948 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2877 \
    name buffer_6949 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6949 \
    op interface \
    ports { buffer_6949 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2878 \
    name buffer_6950 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6950 \
    op interface \
    ports { buffer_6950 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2879 \
    name buffer_6951 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6951 \
    op interface \
    ports { buffer_6951 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2880 \
    name buffer_6952 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6952 \
    op interface \
    ports { buffer_6952 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2881 \
    name buffer_6953 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6953 \
    op interface \
    ports { buffer_6953 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2882 \
    name buffer_6954 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6954 \
    op interface \
    ports { buffer_6954 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2883 \
    name buffer_6955 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6955 \
    op interface \
    ports { buffer_6955 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2884 \
    name buffer_6956 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6956 \
    op interface \
    ports { buffer_6956 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2885 \
    name buffer_6957 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6957 \
    op interface \
    ports { buffer_6957 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2886 \
    name buffer_6958 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6958 \
    op interface \
    ports { buffer_6958 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2887 \
    name buffer_6959 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6959 \
    op interface \
    ports { buffer_6959 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2888 \
    name buffer_6960 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6960 \
    op interface \
    ports { buffer_6960 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2889 \
    name buffer_6961 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6961 \
    op interface \
    ports { buffer_6961 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2890 \
    name buffer_6962 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6962 \
    op interface \
    ports { buffer_6962 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2891 \
    name buffer_6963 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6963 \
    op interface \
    ports { buffer_6963 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2892 \
    name buffer_6964 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6964 \
    op interface \
    ports { buffer_6964 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2893 \
    name buffer_6965 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6965 \
    op interface \
    ports { buffer_6965 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2894 \
    name buffer_6966 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6966 \
    op interface \
    ports { buffer_6966 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2895 \
    name buffer_6967 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6967 \
    op interface \
    ports { buffer_6967 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2896 \
    name buffer_6968 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6968 \
    op interface \
    ports { buffer_6968 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2897 \
    name buffer_6969 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6969 \
    op interface \
    ports { buffer_6969 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2898 \
    name buffer_6970 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6970 \
    op interface \
    ports { buffer_6970 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2899 \
    name buffer_6971 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6971 \
    op interface \
    ports { buffer_6971 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2900 \
    name buffer_6972 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6972 \
    op interface \
    ports { buffer_6972 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2901 \
    name buffer_6973 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6973 \
    op interface \
    ports { buffer_6973 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2902 \
    name buffer_6974 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6974 \
    op interface \
    ports { buffer_6974 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2903 \
    name buffer_6975 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6975 \
    op interface \
    ports { buffer_6975 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2904 \
    name buffer_6976 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6976 \
    op interface \
    ports { buffer_6976 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2905 \
    name buffer_6977 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6977 \
    op interface \
    ports { buffer_6977 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2906 \
    name buffer_6978 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6978 \
    op interface \
    ports { buffer_6978 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2907 \
    name buffer_6979 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6979 \
    op interface \
    ports { buffer_6979 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2908 \
    name buffer_6980 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6980 \
    op interface \
    ports { buffer_6980 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2909 \
    name buffer_6981 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6981 \
    op interface \
    ports { buffer_6981 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2910 \
    name buffer_6982 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6982 \
    op interface \
    ports { buffer_6982 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2911 \
    name buffer_6983 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6983 \
    op interface \
    ports { buffer_6983 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2912 \
    name buffer_6984 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6984 \
    op interface \
    ports { buffer_6984 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2913 \
    name buffer_6985 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6985 \
    op interface \
    ports { buffer_6985 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2914 \
    name buffer_6986 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6986 \
    op interface \
    ports { buffer_6986 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2915 \
    name buffer_6987 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6987 \
    op interface \
    ports { buffer_6987 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2916 \
    name buffer_6988 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6988 \
    op interface \
    ports { buffer_6988 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2917 \
    name buffer_6989 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6989 \
    op interface \
    ports { buffer_6989 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2918 \
    name buffer_6990 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6990 \
    op interface \
    ports { buffer_6990 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2919 \
    name buffer_6991 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6991 \
    op interface \
    ports { buffer_6991 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2920 \
    name buffer_6992 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6992 \
    op interface \
    ports { buffer_6992 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2921 \
    name buffer_6993 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6993 \
    op interface \
    ports { buffer_6993 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2922 \
    name buffer_6994 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6994 \
    op interface \
    ports { buffer_6994 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2923 \
    name buffer_6995 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6995 \
    op interface \
    ports { buffer_6995 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2924 \
    name buffer_6996 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6996 \
    op interface \
    ports { buffer_6996 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2925 \
    name buffer_6997 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6997 \
    op interface \
    ports { buffer_6997 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2926 \
    name buffer_6998 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6998 \
    op interface \
    ports { buffer_6998 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2927 \
    name buffer_6999 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_6999 \
    op interface \
    ports { buffer_6999 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2928 \
    name buffer_7000 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7000 \
    op interface \
    ports { buffer_7000 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2929 \
    name buffer_7001 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7001 \
    op interface \
    ports { buffer_7001 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2930 \
    name buffer_7002 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7002 \
    op interface \
    ports { buffer_7002 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2931 \
    name buffer_7003 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7003 \
    op interface \
    ports { buffer_7003 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2932 \
    name buffer_7004 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7004 \
    op interface \
    ports { buffer_7004 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2933 \
    name buffer_7005 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7005 \
    op interface \
    ports { buffer_7005 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2934 \
    name buffer_7006 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7006 \
    op interface \
    ports { buffer_7006 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2935 \
    name buffer_7007 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7007 \
    op interface \
    ports { buffer_7007 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2936 \
    name buffer_7008 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7008 \
    op interface \
    ports { buffer_7008 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2937 \
    name buffer_7009 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7009 \
    op interface \
    ports { buffer_7009 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2938 \
    name buffer_7010 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7010 \
    op interface \
    ports { buffer_7010 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2939 \
    name buffer_7011 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7011 \
    op interface \
    ports { buffer_7011 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2940 \
    name buffer_7012 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7012 \
    op interface \
    ports { buffer_7012 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2941 \
    name buffer_7013 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7013 \
    op interface \
    ports { buffer_7013 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2942 \
    name buffer_7014 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7014 \
    op interface \
    ports { buffer_7014 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2943 \
    name buffer_7015 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7015 \
    op interface \
    ports { buffer_7015 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2944 \
    name buffer_7016 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7016 \
    op interface \
    ports { buffer_7016 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2945 \
    name buffer_7017 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7017 \
    op interface \
    ports { buffer_7017 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2946 \
    name buffer_7018 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7018 \
    op interface \
    ports { buffer_7018 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2947 \
    name buffer_7019 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7019 \
    op interface \
    ports { buffer_7019 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2948 \
    name buffer_7020 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7020 \
    op interface \
    ports { buffer_7020 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2949 \
    name buffer_7021 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7021 \
    op interface \
    ports { buffer_7021 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2950 \
    name buffer_7022 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7022 \
    op interface \
    ports { buffer_7022 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2951 \
    name buffer_7023 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7023 \
    op interface \
    ports { buffer_7023 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2952 \
    name buffer_7024 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7024 \
    op interface \
    ports { buffer_7024 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2953 \
    name buffer_7025 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7025 \
    op interface \
    ports { buffer_7025 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2954 \
    name buffer_7026 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7026 \
    op interface \
    ports { buffer_7026 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2955 \
    name buffer_7027 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7027 \
    op interface \
    ports { buffer_7027 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2956 \
    name buffer_7028 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7028 \
    op interface \
    ports { buffer_7028 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2957 \
    name buffer_7029 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7029 \
    op interface \
    ports { buffer_7029 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2958 \
    name buffer_7030 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7030 \
    op interface \
    ports { buffer_7030 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2959 \
    name buffer_7031 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7031 \
    op interface \
    ports { buffer_7031 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2960 \
    name buffer_7032 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7032 \
    op interface \
    ports { buffer_7032 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2961 \
    name buffer_7033 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7033 \
    op interface \
    ports { buffer_7033 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2962 \
    name buffer_7034 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7034 \
    op interface \
    ports { buffer_7034 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2963 \
    name buffer_7035 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7035 \
    op interface \
    ports { buffer_7035 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2964 \
    name buffer_7036 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7036 \
    op interface \
    ports { buffer_7036 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2965 \
    name buffer_7037 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7037 \
    op interface \
    ports { buffer_7037 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2966 \
    name buffer_7038 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7038 \
    op interface \
    ports { buffer_7038 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2967 \
    name buffer_7039 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7039 \
    op interface \
    ports { buffer_7039 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2968 \
    name buffer_7040 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7040 \
    op interface \
    ports { buffer_7040 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2969 \
    name buffer_7041 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7041 \
    op interface \
    ports { buffer_7041 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2970 \
    name buffer_7042 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7042 \
    op interface \
    ports { buffer_7042 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2971 \
    name buffer_7043 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7043 \
    op interface \
    ports { buffer_7043 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2972 \
    name buffer_7044 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7044 \
    op interface \
    ports { buffer_7044 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2973 \
    name buffer_7045 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7045 \
    op interface \
    ports { buffer_7045 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2974 \
    name buffer_7046 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7046 \
    op interface \
    ports { buffer_7046 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2975 \
    name buffer_7047 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7047 \
    op interface \
    ports { buffer_7047 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2976 \
    name buffer_7048 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7048 \
    op interface \
    ports { buffer_7048 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2977 \
    name buffer_7049 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7049 \
    op interface \
    ports { buffer_7049 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2978 \
    name buffer_7050 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7050 \
    op interface \
    ports { buffer_7050 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2979 \
    name buffer_7051 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7051 \
    op interface \
    ports { buffer_7051 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2980 \
    name buffer_7052 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7052 \
    op interface \
    ports { buffer_7052 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2981 \
    name buffer_7053 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7053 \
    op interface \
    ports { buffer_7053 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2982 \
    name buffer_7054 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7054 \
    op interface \
    ports { buffer_7054 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2983 \
    name buffer_7055 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7055 \
    op interface \
    ports { buffer_7055 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2984 \
    name buffer_7056 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7056 \
    op interface \
    ports { buffer_7056 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2985 \
    name buffer_7057 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7057 \
    op interface \
    ports { buffer_7057 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2986 \
    name buffer_7058 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7058 \
    op interface \
    ports { buffer_7058 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2987 \
    name buffer_7059 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7059 \
    op interface \
    ports { buffer_7059 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2988 \
    name buffer_7060 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7060 \
    op interface \
    ports { buffer_7060 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2989 \
    name buffer_7061 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7061 \
    op interface \
    ports { buffer_7061 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2990 \
    name buffer_7062 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7062 \
    op interface \
    ports { buffer_7062 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2991 \
    name buffer_7063 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7063 \
    op interface \
    ports { buffer_7063 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2992 \
    name buffer_7064 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7064 \
    op interface \
    ports { buffer_7064 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2993 \
    name buffer_7065 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7065 \
    op interface \
    ports { buffer_7065 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2994 \
    name buffer_7066 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7066 \
    op interface \
    ports { buffer_7066 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2995 \
    name buffer_7067 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7067 \
    op interface \
    ports { buffer_7067 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2996 \
    name buffer_7068 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7068 \
    op interface \
    ports { buffer_7068 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2997 \
    name buffer_7069 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7069 \
    op interface \
    ports { buffer_7069 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2998 \
    name buffer_7070 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7070 \
    op interface \
    ports { buffer_7070 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2999 \
    name buffer_7071 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7071 \
    op interface \
    ports { buffer_7071 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3000 \
    name buffer_7072 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7072 \
    op interface \
    ports { buffer_7072 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3001 \
    name buffer_7073 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7073 \
    op interface \
    ports { buffer_7073 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3002 \
    name buffer_7074 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7074 \
    op interface \
    ports { buffer_7074 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3003 \
    name buffer_7075 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7075 \
    op interface \
    ports { buffer_7075 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3004 \
    name buffer_7076 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7076 \
    op interface \
    ports { buffer_7076 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3005 \
    name buffer_7077 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7077 \
    op interface \
    ports { buffer_7077 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3006 \
    name buffer_7078 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7078 \
    op interface \
    ports { buffer_7078 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3007 \
    name buffer_7079 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7079 \
    op interface \
    ports { buffer_7079 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3008 \
    name buffer_7080 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7080 \
    op interface \
    ports { buffer_7080 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3009 \
    name buffer_7081 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7081 \
    op interface \
    ports { buffer_7081 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3010 \
    name buffer_7082 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7082 \
    op interface \
    ports { buffer_7082 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3011 \
    name buffer_7083 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7083 \
    op interface \
    ports { buffer_7083 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3012 \
    name buffer_7084 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7084 \
    op interface \
    ports { buffer_7084 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3013 \
    name buffer_7085 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7085 \
    op interface \
    ports { buffer_7085 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3014 \
    name buffer_7086 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7086 \
    op interface \
    ports { buffer_7086 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3015 \
    name buffer_7087 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7087 \
    op interface \
    ports { buffer_7087 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3016 \
    name buffer_7088 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7088 \
    op interface \
    ports { buffer_7088 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3017 \
    name buffer_7089 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7089 \
    op interface \
    ports { buffer_7089 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3018 \
    name buffer_7090 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7090 \
    op interface \
    ports { buffer_7090 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3019 \
    name buffer_7091 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7091 \
    op interface \
    ports { buffer_7091 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3020 \
    name buffer_7092 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7092 \
    op interface \
    ports { buffer_7092 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3021 \
    name buffer_7093 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7093 \
    op interface \
    ports { buffer_7093 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3022 \
    name buffer_7094 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7094 \
    op interface \
    ports { buffer_7094 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3023 \
    name buffer_7095 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7095 \
    op interface \
    ports { buffer_7095 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3024 \
    name buffer_7096 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7096 \
    op interface \
    ports { buffer_7096 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3025 \
    name buffer_7097 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7097 \
    op interface \
    ports { buffer_7097 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3026 \
    name buffer_7098 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7098 \
    op interface \
    ports { buffer_7098 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3027 \
    name buffer_7099 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7099 \
    op interface \
    ports { buffer_7099 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3028 \
    name buffer_7100 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7100 \
    op interface \
    ports { buffer_7100 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3029 \
    name buffer_7101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7101 \
    op interface \
    ports { buffer_7101 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3030 \
    name buffer_7102 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7102 \
    op interface \
    ports { buffer_7102 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3031 \
    name buffer_7103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7103 \
    op interface \
    ports { buffer_7103 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3032 \
    name buffer_7104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7104 \
    op interface \
    ports { buffer_7104 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3033 \
    name buffer_7105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7105 \
    op interface \
    ports { buffer_7105 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3034 \
    name buffer_7106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7106 \
    op interface \
    ports { buffer_7106 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3035 \
    name buffer_7107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7107 \
    op interface \
    ports { buffer_7107 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3036 \
    name buffer_7108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7108 \
    op interface \
    ports { buffer_7108 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3037 \
    name buffer_7109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7109 \
    op interface \
    ports { buffer_7109 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3038 \
    name buffer_7110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7110 \
    op interface \
    ports { buffer_7110 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3039 \
    name buffer_7111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7111 \
    op interface \
    ports { buffer_7111 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3040 \
    name buffer_7112 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7112 \
    op interface \
    ports { buffer_7112 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3041 \
    name buffer_7113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7113 \
    op interface \
    ports { buffer_7113 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3042 \
    name buffer_7114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7114 \
    op interface \
    ports { buffer_7114 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3043 \
    name buffer_7115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7115 \
    op interface \
    ports { buffer_7115 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3044 \
    name buffer_7116 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7116 \
    op interface \
    ports { buffer_7116 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3045 \
    name buffer_7117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7117 \
    op interface \
    ports { buffer_7117 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3046 \
    name buffer_7118 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7118 \
    op interface \
    ports { buffer_7118 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3047 \
    name buffer_7119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7119 \
    op interface \
    ports { buffer_7119 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3048 \
    name buffer_7120 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7120 \
    op interface \
    ports { buffer_7120 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3049 \
    name buffer_7121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7121 \
    op interface \
    ports { buffer_7121 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3050 \
    name buffer_7122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7122 \
    op interface \
    ports { buffer_7122 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3051 \
    name buffer_7123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7123 \
    op interface \
    ports { buffer_7123 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3052 \
    name buffer_7124 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7124 \
    op interface \
    ports { buffer_7124 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3053 \
    name buffer_7125 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7125 \
    op interface \
    ports { buffer_7125 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3054 \
    name buffer_7126 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7126 \
    op interface \
    ports { buffer_7126 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3055 \
    name buffer_7127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7127 \
    op interface \
    ports { buffer_7127 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3056 \
    name buffer_7128 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7128 \
    op interface \
    ports { buffer_7128 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3057 \
    name buffer_7129 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7129 \
    op interface \
    ports { buffer_7129 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3058 \
    name buffer_7130 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7130 \
    op interface \
    ports { buffer_7130 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3059 \
    name buffer_7131 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7131 \
    op interface \
    ports { buffer_7131 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3060 \
    name buffer_7132 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7132 \
    op interface \
    ports { buffer_7132 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3061 \
    name buffer_7133 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7133 \
    op interface \
    ports { buffer_7133 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3062 \
    name buffer_7134 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7134 \
    op interface \
    ports { buffer_7134 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3063 \
    name buffer_7135 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7135 \
    op interface \
    ports { buffer_7135 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3064 \
    name buffer_7136 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7136 \
    op interface \
    ports { buffer_7136 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3065 \
    name buffer_7137 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7137 \
    op interface \
    ports { buffer_7137 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3066 \
    name buffer_7138 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7138 \
    op interface \
    ports { buffer_7138 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3067 \
    name buffer_7139 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7139 \
    op interface \
    ports { buffer_7139 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3068 \
    name buffer_7140 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7140 \
    op interface \
    ports { buffer_7140 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3069 \
    name buffer_7141 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7141 \
    op interface \
    ports { buffer_7141 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3070 \
    name buffer_7142 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7142 \
    op interface \
    ports { buffer_7142 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3071 \
    name buffer_7143 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7143 \
    op interface \
    ports { buffer_7143 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3072 \
    name buffer_7144 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7144 \
    op interface \
    ports { buffer_7144 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3073 \
    name buffer_7145 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7145 \
    op interface \
    ports { buffer_7145 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3074 \
    name buffer_7146 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7146 \
    op interface \
    ports { buffer_7146 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3075 \
    name buffer_7147 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7147 \
    op interface \
    ports { buffer_7147 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3076 \
    name buffer_7148 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7148 \
    op interface \
    ports { buffer_7148 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3077 \
    name buffer_7149 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7149 \
    op interface \
    ports { buffer_7149 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3078 \
    name buffer_7150 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7150 \
    op interface \
    ports { buffer_7150 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3079 \
    name buffer_7151 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7151 \
    op interface \
    ports { buffer_7151 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3080 \
    name buffer_7152 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7152 \
    op interface \
    ports { buffer_7152 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3081 \
    name buffer_7153 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7153 \
    op interface \
    ports { buffer_7153 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3082 \
    name buffer_7154 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7154 \
    op interface \
    ports { buffer_7154 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3083 \
    name buffer_7155 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7155 \
    op interface \
    ports { buffer_7155 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3084 \
    name buffer_7156 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7156 \
    op interface \
    ports { buffer_7156 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3085 \
    name buffer_7157 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7157 \
    op interface \
    ports { buffer_7157 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3086 \
    name buffer_7158 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7158 \
    op interface \
    ports { buffer_7158 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3087 \
    name buffer_7159 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7159 \
    op interface \
    ports { buffer_7159 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3088 \
    name buffer_7160 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7160 \
    op interface \
    ports { buffer_7160 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3089 \
    name buffer_7161 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7161 \
    op interface \
    ports { buffer_7161 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3090 \
    name buffer_7162 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7162 \
    op interface \
    ports { buffer_7162 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3091 \
    name buffer_7163 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7163 \
    op interface \
    ports { buffer_7163 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3092 \
    name buffer_7164 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7164 \
    op interface \
    ports { buffer_7164 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3093 \
    name buffer_7165 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7165 \
    op interface \
    ports { buffer_7165 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3094 \
    name buffer_7166 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7166 \
    op interface \
    ports { buffer_7166 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3095 \
    name buffer_7167 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7167 \
    op interface \
    ports { buffer_7167 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3096 \
    name buffer_7168 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7168 \
    op interface \
    ports { buffer_7168 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3097 \
    name buffer_7169 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_7169 \
    op interface \
    ports { buffer_7169 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3098 \
    name tmp_left \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_left \
    op interface \
    ports { tmp_left_din { O 8 vector } tmp_left_num_data_valid { I 3 vector } tmp_left_fifo_cap { I 3 vector } tmp_left_full_n { I 1 bit } tmp_left_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName merge_sort_flow_control_loop_pipe_sequential_init_U
set CompName merge_sort_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix merge_sort_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


