<profile>

<section name = "Vitis HLS Report for 'srcnn'" level="0">
<item name = "Date">Mon Oct 20 14:44:52 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.774 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3_fu_867">srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3, 92, 92, 0.920 us, 0.920 us, 92, 92, no</column>
<column name="grp_srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10_fu_878">srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10, 803, 803, 8.030 us, 8.030 us, 803, 803, no</column>
<column name="grp_dataflow_in_loop_VITIS_LOOP_400_12_fu_901">dataflow_in_loop_VITIS_LOOP_400_12, ?, ?, ?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_344_1">6720, 6720, 105, -, -, 64, no</column>
<column name="- VITIS_LOOP_356_4">22880, 22880, 715, -, -, 32, no</column>
<column name=" + VITIS_LOOP_359_5">704, 704, 11, -, -, 64, no</column>
<column name="- VITIS_LOOP_398_11">?, ?, ?, -, -, 16, no</column>
<column name=" + VITIS_LOOP_400_12">?, ?, ?, -, -, 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 439, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">62, 164, 43865, 47669, 0</column>
<column name="Memory">16, -, 32, 2592, -</column>
<column name="Multiplexer">-, -, -, 1082, -</column>
<column name="Register">-, -, 4371, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">27, 13, 20, 44, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="ctrl_s_axi_U">ctrl_s_axi, 0, 0, 596, 1064, 0</column>
<column name="grp_dataflow_in_loop_VITIS_LOOP_400_12_fu_901">dataflow_in_loop_VITIS_LOOP_400_12, 42, 164, 38784, 42416, 0</column>
<column name="gmem_in_m_axi_U">gmem_in_m_axi, 4, 0, 830, 694, 0</column>
<column name="gmem_out_m_axi_U">gmem_out_m_axi, 4, 0, 830, 694, 0</column>
<column name="gmem_w1_m_axi_U">gmem_w1_m_axi, 4, 0, 830, 694, 0</column>
<column name="gmem_w2_m_axi_U">gmem_w2_m_axi, 4, 0, 830, 694, 0</column>
<column name="gmem_w3_m_axi_U">gmem_w3_m_axi, 4, 0, 830, 694, 0</column>
<column name="grp_srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3_fu_867">srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3, 0, 0, 268, 458, 0</column>
<column name="grp_srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10_fu_878">srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10, 0, 0, 67, 261, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_U">srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_U">srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_U">srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_U">srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_U">srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_U">srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_U">srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_U">srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_U">srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 100, 32, 1, 3200</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_U">srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 100, 32, 1, 3200</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_U">srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 100, 32, 1, 3200</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_U">srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 100, 32, 1, 3200</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_U">srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 100, 32, 1, 3200</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_U">srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 100, 32, 1, 3200</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_U">srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 100, 32, 1, 3200</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_U">srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 100, 32, 1, 3200</column>
<column name="w1_loc_U">w1_loc_RAM_1P_LUTRAM_1R1W, 0, 32, 2592, 0, 5184, 32, 1, 165888</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln344_1_fu_1191_p2">+, 0, 0, 20, 13, 7</column>
<column name="add_ln344_fu_1203_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln345_fu_1213_p2">+, 0, 0, 70, 63, 63</column>
<column name="add_ln350_3_fu_1273_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln356_fu_1699_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln358_fu_1715_p2">+, 0, 0, 70, 63, 63</column>
<column name="add_ln359_fu_2003_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln364_1_fu_2018_p2">+, 0, 0, 70, 63, 63</column>
<column name="add_ln364_2_fu_1980_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln364_fu_2009_p2">+, 0, 0, 19, 12, 12</column>
<column name="h0_3_fu_2081_p2">+, 0, 0, 16, 9, 5</column>
<column name="w0_1_fu_2093_p2">+, 0, 0, 16, 9, 5</column>
<column name="ap_block_state46_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln344_fu_1197_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="icmp_ln356_fu_1693_p2">icmp, 0, 0, 14, 6, 7</column>
<column name="icmp_ln359_fu_1997_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="icmp_ln398_fu_2075_p2">icmp, 0, 0, 16, 9, 8</column>
<column name="icmp_ln400_fu_2087_p2">icmp, 0, 0, 16, 9, 8</column>
<column name="ap_sync_grp_dataflow_in_loop_VITIS_LOOP_400_12_fu_901_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_dataflow_in_loop_VITIS_LOOP_400_12_fu_901_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="phase_1_fu_2099_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">225, 50, 1, 50</column>
<column name="c1_fu_622">9, 2, 7, 14</column>
<column name="c2_fu_626">9, 2, 6, 12</column>
<column name="gmem_in_ARVALID">9, 2, 1, 2</column>
<column name="gmem_in_RREADY">9, 2, 1, 2</column>
<column name="gmem_out_AWVALID">9, 2, 1, 2</column>
<column name="gmem_out_BREADY">9, 2, 1, 2</column>
<column name="gmem_out_WVALID">9, 2, 1, 2</column>
<column name="gmem_w1_ARADDR">14, 3, 64, 192</column>
<column name="gmem_w1_ARLEN">14, 3, 32, 96</column>
<column name="gmem_w1_ARVALID">14, 3, 1, 3</column>
<column name="gmem_w1_RREADY">14, 3, 1, 3</column>
<column name="gmem_w1_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_w1_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_w2_ARADDR">14, 3, 64, 192</column>
<column name="gmem_w2_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_w2_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_w3_ARADDR">20, 4, 64, 256</column>
<column name="gmem_w3_ARLEN">20, 4, 32, 128</column>
<column name="gmem_w3_ARVALID">14, 3, 1, 3</column>
<column name="gmem_w3_RREADY">14, 3, 1, 3</column>
<column name="gmem_w3_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_w3_blk_n_R">9, 2, 1, 2</column>
<column name="h0_fu_630">9, 2, 9, 18</column>
<column name="i2_reg_833">9, 2, 7, 14</column>
<column name="phase_reg_844">9, 2, 1, 2</column>
<column name="phi_mul_fu_618">9, 2, 13, 26</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0">14, 3, 8, 24</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0">14, 3, 1, 3</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0">14, 3, 8, 24</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0">14, 3, 1, 3</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0">14, 3, 8, 24</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0">14, 3, 1, 3</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0">14, 3, 8, 24</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0">14, 3, 1, 3</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0">14, 3, 8, 24</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0">14, 3, 1, 3</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0">14, 3, 8, 24</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0">14, 3, 1, 3</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0">14, 3, 7, 21</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0">14, 3, 1, 3</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0">9, 2, 1, 2</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0">14, 3, 7, 21</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0">14, 3, 1, 3</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0">9, 2, 1, 2</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0">14, 3, 7, 21</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0">14, 3, 1, 3</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0">9, 2, 1, 2</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0">14, 3, 7, 21</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0">14, 3, 1, 3</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0">9, 2, 1, 2</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0">14, 3, 7, 21</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0">14, 3, 1, 3</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0">9, 2, 1, 2</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0">14, 3, 7, 21</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0">14, 3, 1, 3</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0">9, 2, 1, 2</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0">14, 3, 7, 21</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0">14, 3, 1, 3</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0">9, 2, 1, 2</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0">14, 3, 8, 24</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0">14, 3, 1, 3</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0">14, 3, 8, 24</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0">14, 3, 1, 3</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0">14, 3, 7, 21</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0">14, 3, 1, 3</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0">9, 2, 1, 2</column>
<column name="w0_reg_856">9, 2, 9, 18</column>
<column name="w1_loc_address0">14, 3, 13, 39</column>
<column name="w1_loc_ce0">14, 3, 1, 3</column>
<column name="w1_loc_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln344_1_reg_2180">13, 0, 13, 0</column>
<column name="add_ln344_reg_2188">7, 0, 7, 0</column>
<column name="add_ln350_3_reg_2216">11, 0, 11, 0</column>
<column name="add_ln356_reg_2236">6, 0, 6, 0</column>
<column name="add_ln359_reg_2317">7, 0, 7, 0</column>
<column name="ap_CS_fsm">49, 0, 49, 0</column>
<column name="ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_400_12_fu_901_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_dataflow_in_loop_VITIS_LOOP_400_12_fu_901_ap_ready">1, 0, 1, 0</column>
<column name="bitcast_ln364_reg_2328">32, 0, 32, 0</column>
<column name="c1_fu_622">7, 0, 7, 0</column>
<column name="c2_fu_626">6, 0, 6, 0</column>
<column name="conv2_biases_read_reg_2129">64, 0, 64, 0</column>
<column name="conv2_weights_read_reg_2134">64, 0, 64, 0</column>
<column name="conv3_biases_read_reg_2119">64, 0, 64, 0</column>
<column name="conv3_weights_read_reg_2124">64, 0, 64, 0</column>
<column name="gmem_w1_addr_reg_2193">64, 0, 64, 0</column>
<column name="gmem_w2_addr_1_reg_2322">64, 0, 64, 0</column>
<column name="gmem_w2_addr_reg_2246">64, 0, 64, 0</column>
<column name="gmem_w3_addr_reg_2252">64, 0, 64, 0</column>
<column name="grp_dataflow_in_loop_VITIS_LOOP_400_12_fu_901_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3_fu_867_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10_fu_878_ap_start_reg">1, 0, 1, 0</column>
<column name="h0_2_reg_2352">9, 0, 9, 0</column>
<column name="h0_3_reg_2360">9, 0, 9, 0</column>
<column name="h0_fu_630">9, 0, 9, 0</column>
<column name="i2_reg_833">7, 0, 7, 0</column>
<column name="input_ftmap_read_reg_2139">64, 0, 64, 0</column>
<column name="lshr_ln_reg_2241">2, 0, 2, 0</column>
<column name="output_ftmap_read_reg_2114">64, 0, 64, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_10">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_11">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_12">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_13">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_14">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_15">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_16">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_17">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_18">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_19">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_20">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_21">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_22">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_23">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_24">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_25">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_26">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_27">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_28">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_29">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_30">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_31">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_32">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_33">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_34">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_35">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_36">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_37">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_38">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_39">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_40">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_41">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_42">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_43">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_44">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_45">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_46">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_47">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_48">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_49">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_50">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_51">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_52">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_53">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_54">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_55">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_56">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_57">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_58">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_59">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_60">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_61">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_62">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_63">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_10">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_11">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_12">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_13">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_14">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_15">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_16">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_17">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_18">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_19">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_20">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_21">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_22">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_23">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_24">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_25">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_26">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_27">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_28">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_29">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_30">32, 0, 32, 0</column>
<column name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_31">32, 0, 32, 0</column>
<column name="phase_1_reg_2373">1, 0, 1, 0</column>
<column name="phase_reg_844">1, 0, 1, 0</column>
<column name="phi_mul_fu_618">13, 0, 13, 0</column>
<column name="phi_mul_load_reg_2172">13, 0, 13, 0</column>
<column name="sext_ln344_reg_2167">63, 0, 63, 0</column>
<column name="sext_ln356_1_reg_2211">63, 0, 63, 0</column>
<column name="sext_ln356_reg_2206">63, 0, 63, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16">32, 0, 32, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17">32, 0, 32, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18">32, 0, 32, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19">32, 0, 32, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20">32, 0, 32, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21">32, 0, 32, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22">32, 0, 32, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23">32, 0, 32, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24">32, 0, 32, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25">32, 0, 32, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26">32, 0, 32, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27">32, 0, 32, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28">32, 0, 32, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29">32, 0, 32, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30">32, 0, 32, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31">32, 0, 32, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32">32, 0, 32, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33">32, 0, 32, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34">32, 0, 32, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35">32, 0, 32, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36">32, 0, 32, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45_reg_2274">8, 0, 8, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46_reg_2279">8, 0, 8, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47_reg_2284">8, 0, 8, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48_reg_2289">8, 0, 8, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49_reg_2294">8, 0, 8, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50_reg_2299">8, 0, 8, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51_reg_2304">8, 0, 8, 0</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52_reg_2309">8, 0, 8, 0</column>
<column name="tmp_5_reg_2269">2, 0, 8, 6</column>
<column name="trunc_ln344_1_reg_2162">62, 0, 62, 0</column>
<column name="trunc_ln356_2_reg_2229">3, 0, 3, 0</column>
<column name="trunc_ln356_reg_2224">5, 0, 5, 0</column>
<column name="trunc_ln400_reg_2378">8, 0, 8, 0</column>
<column name="trunc_ln4_reg_2258">62, 0, 62, 0</column>
<column name="w0_1_reg_2368">9, 0, 9, 0</column>
<column name="w0_reg_856">9, 0, 9, 0</column>
<column name="weights_loaded">1, 0, 1, 0</column>
<column name="weights_loaded_load_reg_2144">1, 0, 1, 0</column>
<column name="zext_ln356_1_reg_2264">5, 0, 12, 7</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_ctrl_AWVALID">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_AWREADY">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_AWADDR">in, 7, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_WVALID">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_WREADY">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_WDATA">in, 32, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_WSTRB">in, 4, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_ARVALID">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_ARREADY">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_ARADDR">in, 7, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_RVALID">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_RREADY">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_RDATA">out, 32, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_RRESP">out, 2, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_BVALID">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_BREADY">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_BRESP">out, 2, s_axi, ctrl, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, srcnn, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, srcnn, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, srcnn, return value</column>
<column name="m_axi_gmem_in_AWVALID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWREADY">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWADDR">out, 64, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWLEN">out, 8, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWSIZE">out, 3, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWBURST">out, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWLOCK">out, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWCACHE">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWPROT">out, 3, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWQOS">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWREGION">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWUSER">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WVALID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WREADY">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WDATA">out, 32, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WSTRB">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WLAST">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WUSER">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARVALID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARREADY">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARADDR">out, 64, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARLEN">out, 8, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARSIZE">out, 3, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARBURST">out, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARLOCK">out, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARCACHE">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARPROT">out, 3, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARQOS">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARREGION">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARUSER">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RVALID">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RREADY">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RDATA">in, 32, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RLAST">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RID">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RUSER">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RRESP">in, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BVALID">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BREADY">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BRESP">in, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BID">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BUSER">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_w1_AWVALID">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWREADY">in, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWADDR">out, 64, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWID">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWLEN">out, 8, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWSIZE">out, 3, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWBURST">out, 2, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWLOCK">out, 2, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWCACHE">out, 4, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWPROT">out, 3, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWQOS">out, 4, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWREGION">out, 4, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWUSER">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_WVALID">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_WREADY">in, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_WDATA">out, 32, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_WSTRB">out, 4, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_WLAST">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_WID">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_WUSER">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARVALID">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARREADY">in, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARADDR">out, 64, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARID">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARLEN">out, 8, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARSIZE">out, 3, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARBURST">out, 2, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARLOCK">out, 2, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARCACHE">out, 4, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARPROT">out, 3, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARQOS">out, 4, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARREGION">out, 4, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARUSER">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_RVALID">in, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_RREADY">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_RDATA">in, 32, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_RLAST">in, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_RID">in, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_RUSER">in, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_RRESP">in, 2, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_BVALID">in, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_BREADY">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_BRESP">in, 2, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_BID">in, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_BUSER">in, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w2_AWVALID">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWREADY">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWADDR">out, 64, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWID">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWLEN">out, 8, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWSIZE">out, 3, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWBURST">out, 2, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWLOCK">out, 2, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWCACHE">out, 4, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWPROT">out, 3, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWQOS">out, 4, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWREGION">out, 4, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWUSER">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_WVALID">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_WREADY">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_WDATA">out, 32, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_WSTRB">out, 4, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_WLAST">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_WID">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_WUSER">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARVALID">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARREADY">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARADDR">out, 64, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARID">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARLEN">out, 8, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARSIZE">out, 3, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARBURST">out, 2, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARLOCK">out, 2, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARCACHE">out, 4, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARPROT">out, 3, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARQOS">out, 4, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARREGION">out, 4, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARUSER">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RVALID">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RREADY">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RDATA">in, 32, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RLAST">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RID">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RUSER">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RRESP">in, 2, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_BVALID">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_BREADY">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_BRESP">in, 2, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_BID">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_BUSER">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w3_AWVALID">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWREADY">in, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWADDR">out, 64, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWID">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWLEN">out, 8, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWSIZE">out, 3, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWBURST">out, 2, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWLOCK">out, 2, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWCACHE">out, 4, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWPROT">out, 3, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWQOS">out, 4, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWREGION">out, 4, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWUSER">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_WVALID">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_WREADY">in, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_WDATA">out, 32, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_WSTRB">out, 4, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_WLAST">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_WID">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_WUSER">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARVALID">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARREADY">in, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARADDR">out, 64, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARID">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARLEN">out, 8, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARSIZE">out, 3, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARBURST">out, 2, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARLOCK">out, 2, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARCACHE">out, 4, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARPROT">out, 3, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARQOS">out, 4, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARREGION">out, 4, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARUSER">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_RVALID">in, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_RREADY">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_RDATA">in, 32, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_RLAST">in, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_RID">in, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_RUSER">in, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_RRESP">in, 2, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_BVALID">in, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_BREADY">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_BRESP">in, 2, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_BID">in, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_BUSER">in, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_out_AWVALID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWREADY">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWADDR">out, 64, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWLEN">out, 8, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWSIZE">out, 3, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWBURST">out, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWLOCK">out, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWCACHE">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWPROT">out, 3, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWQOS">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWREGION">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWUSER">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WVALID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WREADY">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WDATA">out, 32, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WSTRB">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WLAST">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WUSER">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARVALID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARREADY">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARADDR">out, 64, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARLEN">out, 8, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARSIZE">out, 3, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARBURST">out, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARLOCK">out, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARCACHE">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARPROT">out, 3, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARQOS">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARREGION">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARUSER">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RVALID">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RREADY">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RDATA">in, 32, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RLAST">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RID">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RUSER">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RRESP">in, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_BVALID">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_BREADY">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_BRESP">in, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_BID">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_BUSER">in, 1, m_axi, gmem_out, pointer</column>
</table>
</item>
</section>
</profile>
