
## testbench.v :

module test;
reg a, b, c , en;
wire sum;
wire cout;

adder_via_decoder FA(a,b,c,en,sum,cout);
initial begin
  en =1;
  a = 0 ; b = 0 ;c = 0;
  #100 a = 1'b1; b = 1'b0; c =1'b1;
  #200 a = 1'b0 ; b = 1'b1;
  #200 a = 1'b1 ; b = 1'b1;
  #200 a = 1'b0 ; b = 1'b1; c = 1'b0;

end
endmodule
