

================================================================
== Synthesis Summary Report of 'spi_master_logic'
================================================================
+ General Information: 
    * Date:           Sun Feb  9 20:36:03 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        spi_master_logic
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sfvc784-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |       Modules      | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |         |          |     |
    |       & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF   |    LUT   | URAM|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |+ spi_master_logic  |     -|  7.51|        0|   0.000|         -|        1|     -|        no|     -|   -|  1 (~0%)|  27 (~0%)|    -|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+----------+--------+-----------+----------+
| Port     | Mode   | Direction | Bitwidth |
+----------+--------+-----------+----------+
| data_in  | ap_vld | in        | 32       |
| data_out | ap_vld | out       | 32       |
+----------+--------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+--------+
| Interface | Type         | Ports  |
+-----------+--------------+--------+
| ap_clk    | clock        | ap_clk |
| ap_rst    | reset        | ap_rst |
| ap_ctrl   | ap_ctrl_none |        |
+-----------+--------------+--------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------+
| Argument | Direction | Datatype          |
+----------+-----------+-------------------+
| data_out | out       | directio<int, 1>& |
| data_in  | in        | directio<int, 1>& |
+----------+-----------+-------------------+

* SW-to-HW Mapping
+----------+-----------------+---------+
| Argument | HW Interface    | HW Type |
+----------+-----------------+---------+
| data_out | data_out        | port    |
| data_out | data_out_ap_vld | port    |
| data_in  | data_in         | port    |
| data_in  | data_in_ap_vld  | port    |
+----------+-----------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------+--------------------------------------------------------+
| Type      | Options                       | Location                                               |
+-----------+-------------------------------+--------------------------------------------------------+
| interface | mode=ap_ctrl_none port=return | ../spi_master_logic.cpp:16 in spi_master_logic, return |
+-----------+-------------------------------+--------------------------------------------------------+


