 
set ::env(PROJECT_NAME) aes_128_192_256_enc
set ::env(DESIGN_TOP) aes_enc
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/Cores/crypto_core/aes_128_192_256/trunk/enc
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/crypto_core/aes_128_192_256/trunk/enc/aes_enc.vhdl
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design

