Oh no...

Cycle: 1
RARS instruction number: 2	Instruction: slti x6,x5,10
Expected:	Register Write to Reg: 0x06 Val: 0x00000001
Got     :	Register Write to Reg: 0x06 Val: 0xFFFFFFFB
Incorrect write

Cycle: 3
RARS instruction number: 4	Instruction: slti x8,x7,10
Expected:	Register Write to Reg: 0x08 Val: 0x00000000
Got     :	Register Write to Reg: 0x08 Val: 0x0000000A
Incorrect write

Cycle: 5
RARS instruction number: 6	Instruction: slti x10,x9,0
Expected:	Register Write to Reg: 0x0A Val: 0x00000001
Got     :	Register Write to Reg: 0x0A Val: 0xFFFFFFFB
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


