# -*- csr3 -*-
# You must run "csr3 rtl" after editing this file!
---
name: INTSN
attributes:
  dv_uvm_model_generation: "False"
enums:
  - name: INTSN_ALL_E
    title: Generated All-Chip Interrupt Source Enumeration
    attributes:
      width: "20"
    description: Master list of CIU interrupt sources
    values:
      - name: CIB_NONE
        value: 0x00000
        attributes:
          bit_name: ""
          bit_num: "-1"
          blk_enum_name: "CIU_INTSN_E"
          cib_rtl_module: "none"
          intsn_complex: "1"
          major_name: "CIB"
          major_val: "(0x0)"
          reg_addr: "0"
          reg_name: ""
        description: |
          INTERNAL: No interrupt.

      - name: CIB_CANCEL
        value: 0x00001
        attributes:
          bit_name: ""
          bit_num: "-1"
          blk_enum_name: "CIU_INTSN_E"
          cib_rtl_module: "none"
          intsn_complex: "1"
          major_name: "CIB"
          major_val: "(0x0)"
          reg_addr: "0"
          reg_name: ""
        description: |
          INTERNAL: Request not needed as interrupt already cleared.

      - name: CIU_ECC_ISC_SBE
        value: 0x01100
        attributes:
          bit_name: "ISC_SBE"
          bit_num: "0"
          blk_enum_name: "CIU_INTSN_E"
          major_name: "CIU"
          major_val: "(0x1)"
          reg_addr: "(0x1010000000280)"
          reg_name: "CIU3_INTR_RAM_ECC_ST"
        description: See CIU3_INTR_RAM_ECC_ST[ISC_SBE].

      - name: CIU_ECC_ISC_DBE
        value: 0x01101
        attributes:
          bit_name: "ISC_DBE"
          bit_num: "1"
          blk_enum_name: "CIU_INTSN_E"
          major_name: "CIU"
          major_val: "(0x1)"
          reg_addr: "(0x1010000000280)"
          reg_name: "CIU3_INTR_RAM_ECC_ST"
        description: See CIU3_INTR_RAM_ECC_ST[ISC_DBE].

      - name: CIU_ECC_IDT_SBE
        value: 0x01102
        attributes:
          bit_name: "IDT_SBE"
          bit_num: "2"
          blk_enum_name: "CIU_INTSN_E"
          major_name: "CIU"
          major_val: "(0x1)"
          reg_addr: "(0x1010000000280)"
          reg_name: "CIU3_INTR_RAM_ECC_ST"
        description: See CIU3_INTR_RAM_ECC_ST[IDT_SBE].

      - name: CIU_ECC_IDT_DBE
        value: 0x01103
        attributes:
          bit_name: "IDT_DBE"
          bit_num: "3"
          blk_enum_name: "CIU_INTSN_E"
          major_name: "CIU"
          major_val: "(0x1)"
          reg_addr: "(0x1010000000280)"
          reg_name: "CIU3_INTR_RAM_ECC_ST"
        description: See CIU3_INTR_RAM_ECC_ST[IDT_DBE].

      - name: CIU_ECC_SISC_SBE
        value: 0x01104
        attributes:
          bit_name: "SISC_SBE"
          bit_num: "4"
          blk_enum_name: "CIU_INTSN_E"
          major_name: "CIU"
          major_val: "(0x1)"
          reg_addr: "(0x1010000000280)"
          reg_name: "CIU3_INTR_RAM_ECC_ST"
        description: See CIU3_INTR_RAM_ECC_ST[SISC_SBE].

      - name: CIU_ECC_SISC_DBE
        value: 0x01105
        attributes:
          bit_name: "SISC_DBE"
          bit_num: "5"
          blk_enum_name: "CIU_INTSN_E"
          major_name: "CIU"
          major_val: "(0x1)"
          reg_addr: "(0x1010000000280)"
          reg_name: "CIU3_INTR_RAM_ECC_ST"
        description: See CIU3_INTR_RAM_ECC_ST[SISC_DBE].

      - name: CIU_WDOG(0..47)
        value: 0x01200 + a
        attributes:
          bit_name: ""
          bit_num: "-1"
          blk_enum_name: "CIU_INTSN_E"
          cib_rtl_module: "none"
          intsn_complex: "1"
          major_name: "CIU"
          major_val: "(0x1)"
          reg_addr: "0"
          reg_name: ""
        description: Watchdog interrupts, see CIU3_WDOG().

      - name: CIU_TIMER(0..9)_PP(0..47)
        value: 0x02000 + a*0x80 + b
        attributes:
          bit_name: ""
          bit_num: "-1"
          blk_enum_name: "CIU_INTSN_E"
          cib_rtl_module: "none"
          intsn_complex: "1"
          major_name: "CIU_TIMER"
          major_val: "(0x2)"
          reg_addr: "0"
          reg_name: ""
        description: General timer interrupts from the corresponding CIU timer expires, see CIU3_TIM().

      - name: GPIO_INTR(0..15)
        value: 0x03000 + a
        attributes:
          bit_name: "INTR"
          bit_num: "0"
          blk_enum_name: "GPIO_INTSN_E"
          intsn_level_sensitive: "True"
          intsn_lsb_mismatch: "True"
          major_name: "GPIO"
          major_val: "(0x3)"
          reg_addr: "(0x1070000000A00+a*0x8)"
          reg_name: "GPIO_INTR(0..15)"
        description: GPIO general interrupts; see GPIO_INTR(0..15)[INTR]. This interrupt is level-sensitive.

      - name: GPIO_MC_INTR(4..7)_PP(0..47)
        value: 0x03800 + (a-0x4)*0x100 + b
        attributes:
          bit_name: "INTR<b>"
          bit_num: "0+b"
          blk_enum_name: "GPIO_INTSN_E"
          exempt_equation_subtraction: "True"
          intsn_level_sensitive: "True"
          major_name: "GPIO"
          major_val: "(0x3)"
          reg_addr: "(0x1070000000C00+a*0x8)"
          reg_name: "GPIO_MC_INTR(4..7)"
        description: GPIO multicast interrupts; see GPIO_MC_INTR(4..7)[INTR<b>]. This interrupt is level-sensitive.

      - name: SW_MBOX(0..511)
        value: 0x04000 + a
        attributes:
          bit_name: ""
          bit_num: "-1"
          blk_enum_name: "CIU_INTSN_E"
          cib_rtl_module: "none"
          intsn_complex: "1"
          major_name: "SW"
          major_val: "(0x4)"
          reg_addr: "0"
          reg_name: ""
        description: Software mailbox interrupts. See Software Interrupts.

      - name: MPI_STS_INTR
        value: 0x05001
        attributes:
          bit_name: "MPI_INTR"
          bit_num: "1"
          blk_enum_name: "MPI_INTSN_E"
          major_name: "MPI"
          major_val: "(0x5)"
          reg_addr: "(0x1070000001008)"
          reg_name: "MPI_STS"
        description: See MPI_STS[MPI_INTR].

      - name: RST_INT_LINK(0..3)
        value: 0x06000 + a
        attributes:
          bit_name: "RST_LINK<a>"
          bit_num: "0+a"
          blk_enum_name: "RST_INTSN_E"
          major_name: "RST"
          major_val: "(0x6)"
          reg_addr: "(0x1180006001628)"
          reg_name: "RST_INT"
        description: See RST_INT[RST_LINK<a>].

      - name: RST_INT_PERST(0..3)
        value: 0x06008 + a
        attributes:
          bit_name: "PERST<a>"
          bit_num: "8+a"
          blk_enum_name: "RST_INTSN_E"
          major_name: "RST"
          major_val: "(0x6)"
          reg_addr: "(0x1180006001628)"
          reg_name: "RST_INT"
        description: See RST_INT[PERST<a>].

      - name: MIO_PTP_EVT_INT
        value: 0x07000
        attributes:
          bit_name: "EVT_INT"
          bit_num: "0"
          blk_enum_name: "MIO_PTP_INTSN_E"
          major_name: "MIO_PTP"
          major_val: "(0x7)"
          reg_addr: "(0x1070000000F70)"
          reg_name: "MIO_PTP_EVT_INT"
        description: See MIO_PTP_EVT_INT[EVT_INT].

      - name: MIO_PTP_DPLL_INT
        value: 0x07040
        attributes:
          bit_name: "DPLL_INT"
          bit_num: "0"
          blk_enum_name: "MIO_PTP_INTSN_E"
          major_name: "MIO_PTP"
          major_val: "(0x7)"
          reg_addr: "(0x1070000000F90)"
          reg_name: "MIO_PTP_DPLL_ERR_INT"
        description: See MIO_PTP_DPLL_ERR_INT[DPLL_INT].

      - name: MIO_UART(0..1)_IID
        value: 0x08000 + a*0x40
        attributes:
          bit_name: ""
          bit_num: "-1"
          blk_enum_name: "MIO_UART_INTSN_E"
          intsn_complex: "1"
          intsn_level_sensitive: "1"
          major_name: "MIO_UART"
          major_val: "(0x8)"
          reg_addr: "0"
          reg_name: ""
        description: |
          See MIO_UART(0..1)_IIR[IID]; note this interrupt is level sensitive and is not a simple
          R/W1C interrupt bit.

      - name: MIO_EMM_DMA_DONE
        value: 0x09000
        attributes:
          bit_name: "DONE"
          bit_num: "0"
          blk_enum_name: "MIO_EMM_INTSN_E"
          major_name: "MIO_EMM"
          major_val: "(0x9)"
          reg_addr: "(0x1180000000190)"
          reg_name: "MIO_EMM_DMA_INT"
        description: See MIO_EMM_DMA_INT[DONE].

      - name: MIO_EMM_DMA_FIFO
        value: 0x09001
        attributes:
          bit_name: "FIFO"
          bit_num: "1"
          blk_enum_name: "MIO_EMM_INTSN_E"
          major_name: "MIO_EMM"
          major_val: "(0x9)"
          reg_addr: "(0x1180000000190)"
          reg_name: "MIO_EMM_DMA_INT"
        description: |
          Reserved. INTERNAL: Reserved bit in HRM; see MIO_EMM_DMA_INT[FIFO].

      - name: MIO_EMM_INT_BUF_DONE
        value: 0x09040
        attributes:
          bit_name: "BUF_DONE"
          bit_num: "0"
          blk_enum_name: "MIO_EMM_INTSN_E"
          major_name: "MIO_EMM"
          major_val: "(0x9)"
          reg_addr: "(0x1180000002078)"
          reg_name: "MIO_EMM_INT"
        description: See MIO_EMM_INT[BUF_DONE].

      - name: MIO_EMM_INT_CMD_DONE
        value: 0x09041
        attributes:
          bit_name: "CMD_DONE"
          bit_num: "1"
          blk_enum_name: "MIO_EMM_INTSN_E"
          major_name: "MIO_EMM"
          major_val: "(0x9)"
          reg_addr: "(0x1180000002078)"
          reg_name: "MIO_EMM_INT"
        description: See MIO_EMM_INT[CMD_DONE].

      - name: MIO_EMM_INT_DMA_DONE
        value: 0x09042
        attributes:
          bit_name: "DMA_DONE"
          bit_num: "2"
          blk_enum_name: "MIO_EMM_INTSN_E"
          major_name: "MIO_EMM"
          major_val: "(0x9)"
          reg_addr: "(0x1180000002078)"
          reg_name: "MIO_EMM_INT"
        description: See MIO_EMM_INT[DMA_DONE].

      - name: MIO_EMM_INT_CMD_ERR
        value: 0x09043
        attributes:
          bit_name: "CMD_ERR"
          bit_num: "3"
          blk_enum_name: "MIO_EMM_INTSN_E"
          major_name: "MIO_EMM"
          major_val: "(0x9)"
          reg_addr: "(0x1180000002078)"
          reg_name: "MIO_EMM_INT"
        description: See MIO_EMM_INT[CMD_ERR].

      - name: MIO_EMM_INT_DMA_ERR
        value: 0x09044
        attributes:
          bit_name: "DMA_ERR"
          bit_num: "4"
          blk_enum_name: "MIO_EMM_INTSN_E"
          major_name: "MIO_EMM"
          major_val: "(0x9)"
          reg_addr: "(0x1180000002078)"
          reg_name: "MIO_EMM_INT"
        description: See MIO_EMM_INT[DMA_ERR].

      - name: MIO_EMM_INT_SWITCH_DONE
        value: 0x09045
        attributes:
          bit_name: "SWITCH_DONE"
          bit_num: "5"
          blk_enum_name: "MIO_EMM_INTSN_E"
          major_name: "MIO_EMM"
          major_val: "(0x9)"
          reg_addr: "(0x1180000002078)"
          reg_name: "MIO_EMM_INT"
        description: See MIO_EMM_INT[SWITCH_DONE].

      - name: MIO_EMM_INT_SWITCH_ERR
        value: 0x09046
        attributes:
          bit_name: "SWITCH_ERR"
          bit_num: "6"
          blk_enum_name: "MIO_EMM_INTSN_E"
          major_name: "MIO_EMM"
          major_val: "(0x9)"
          reg_addr: "(0x1180000002078)"
          reg_name: "MIO_EMM_INT"
        description: See MIO_EMM_INT[SWITCH_ERR].

      - name: MIO_BOOT_ERR_ADR_ERR
        value: 0x0A000
        attributes:
          bit_name: "ADR_ERR"
          bit_num: "0"
          blk_enum_name: "MIO_BOOT_INTSN_E"
          major_name: "MIO_BOOT"
          major_val: "(0xA)"
          reg_addr: "(0x11800000000A0)"
          reg_name: "MIO_BOOT_ERR"
        description: See MIO_BOOT_ERR[ADR_ERR].

      - name: MIO_BOOT_ERR_WAIT_ERR
        value: 0x0A001
        attributes:
          bit_name: "WAIT_ERR"
          bit_num: "1"
          blk_enum_name: "MIO_BOOT_INTSN_E"
          major_name: "MIO_BOOT"
          major_val: "(0xA)"
          reg_addr: "(0x11800000000A0)"
          reg_name: "MIO_BOOT_ERR"
        description: See MIO_BOOT_ERR[WAIT_ERR].

      - name: MIO_BOOT_DMA(0..1)_DONE
        value: 0x0A040 + a*0x40
        attributes:
          bit_name: "DONE"
          bit_num: "0"
          blk_enum_name: "MIO_BOOT_INTSN_E"
          exempt_natural_alignment: "a"
          major_name: "MIO_BOOT"
          major_val: "(0xA)"
          reg_addr: "(0x1180000000138+a*0x8)"
          reg_name: "MIO_BOOT_DMA_INT(0..1)"
        description: See MIO_BOOT_DMA_INT(0..1)[DONE].

      - name: MIO_BOOT_DMA(0..1)_DMARQ
        value: 0x0A081 + a*0x40
        attributes:
          bit_name: "DMARQ"
          bit_num: "1"
          blk_enum_name: "MIO_BOOT_INTSN_E"
          intsn_level_sensitive: "True"
          major_name: "MIO_BOOT"
          major_val: "(0xA)"
          reg_addr: "(0x1180000000138+a*0x8)"
          reg_name: "MIO_BOOT_DMA_INT(0..1)"
        description: See MIO_BOOT_DMA_INT(0..1)[DMARQ].

      - name: MIO_TWS(0..1)_INT_ST
        value: 0x0B000 + a*0x100
        attributes:
          bit_name: "ST_INT"
          bit_num: "0"
          blk_enum_name: "TWS_INTSN_E"
          major_name: "MIO_TWS"
          major_val: "(0xB)"
          reg_addr: "(0x1180000001010+a*0x200)"
          reg_name: "MIO_TWS(0..1)_INT"
        description: See MIO_TWS(0..1)_INT[ST_INT].

      - name: MIO_TWS(0..1)_INT_TS
        value: 0x0B001 + a*0x100
        attributes:
          bit_name: "TS_INT"
          bit_num: "1"
          blk_enum_name: "TWS_INTSN_E"
          major_name: "MIO_TWS"
          major_val: "(0xB)"
          reg_addr: "(0x1180000001010+a*0x200)"
          reg_name: "MIO_TWS(0..1)_INT"
        description: See MIO_TWS(0..1)_INT[TS_INT].

      - name: MIO_TWS(0..1)_INT_CORE
        value: 0x0B002 + a*0x100
        attributes:
          bit_name: "CORE_INT"
          bit_num: "2"
          blk_enum_name: "TWS_INTSN_E"
          major_name: "MIO_TWS"
          major_val: "(0xB)"
          reg_addr: "(0x1180000001010+a*0x200)"
          reg_name: "MIO_TWS(0..1)_INT"
        description: See MIO_TWS(0..1)_INT[CORE_INT].

      - name: LAP(0..1)_GEN_LABS_OUT
        value: 0x0C000 + a*0x1000
        attributes:
          bit_name: "LABS_OUT"
          bit_num: "0"
          blk_enum_name: "LAP_INTSN_E"
          major_name: "LAP(0..1)"
          major_val: "(0xC+a)"
          reg_addr: "(0x118000C010010|a<<24)"
          reg_name: "LAP(0..1)_GEN_INT"
        description: See LAP(0..1)_GEN_INT[LABS_OUT].

      - name: LAP(0..1)_GEN_LOST_EXC
        value: 0x0C001 + a*0x1000
        attributes:
          bit_name: "LOST_EXC"
          bit_num: "1"
          blk_enum_name: "LAP_INTSN_E"
          major_name: "LAP(0..1)"
          major_val: "(0xC+a)"
          reg_addr: "(0x118000C010010|a<<24)"
          reg_name: "LAP(0..1)_GEN_INT"
        description: See LAP(0..1)_GEN_INT[LOST_EXC].

      - name: LAP(0..1)_GEN_NEW_EXC
        value: 0x0C002 + a*0x1000
        attributes:
          bit_name: "NEW_EXC"
          bit_num: "2"
          blk_enum_name: "LAP_INTSN_E"
          major_name: "LAP(0..1)"
          major_val: "(0xC+a)"
          reg_addr: "(0x118000C010010|a<<24)"
          reg_name: "LAP(0..1)_GEN_INT"
        description: See LAP(0..1)_GEN_INT[NEW_EXC].

      - name: LAP(0..1)_GEN_TIMEOUT
        value: 0x0C003 + a*0x1000
        attributes:
          bit_name: "TIMEOUT"
          bit_num: "3"
          blk_enum_name: "LAP_INTSN_E"
          major_name: "LAP(0..1)"
          major_val: "(0xC+a)"
          reg_addr: "(0x118000C010010|a<<24)"
          reg_name: "LAP(0..1)_GEN_INT"
        description: See LAP(0..1)_GEN_INT[TIMEOUT].

      - name: LAP(0..1)_GEN_LAB_SBE
        value: 0x0C006 + a*0x1000
        attributes:
          bit_name: "LAB_SBE"
          bit_num: "6"
          blk_enum_name: "LAP_INTSN_E"
          major_name: "LAP(0..1)"
          major_val: "(0xC+a)"
          reg_addr: "(0x118000C010010|a<<24)"
          reg_name: "LAP(0..1)_GEN_INT"
        description: See LAP(0..1)_GEN_INT[LAB_SBE].

      - name: LAP(0..1)_GEN_LAB_DBE
        value: 0x0C007 + a*0x1000
        attributes:
          bit_name: "LAB_DBE"
          bit_num: "7"
          blk_enum_name: "LAP_INTSN_E"
          major_name: "LAP(0..1)"
          major_val: "(0xC+a)"
          reg_addr: "(0x118000C010010|a<<24)"
          reg_name: "LAP(0..1)_GEN_INT"
        description: See LAP(0..1)_GEN_INT[LAB_DBE].

      - name: LAP(0..1)_GEN_STA_SBE
        value: 0x0C008 + a*0x1000
        attributes:
          bit_name: "STA_SBE"
          bit_num: "8"
          blk_enum_name: "LAP_INTSN_E"
          major_name: "LAP(0..1)"
          major_val: "(0xC+a)"
          reg_addr: "(0x118000C010010|a<<24)"
          reg_name: "LAP(0..1)_GEN_INT"
        description: See LAP(0..1)_GEN_INT[STA_SBE].

      - name: LAP(0..1)_GEN_STA_DBE
        value: 0x0C009 + a*0x1000
        attributes:
          bit_name: "STA_DBE"
          bit_num: "9"
          blk_enum_name: "LAP_INTSN_E"
          major_name: "LAP(0..1)"
          major_val: "(0xC+a)"
          reg_addr: "(0x118000C010010|a<<24)"
          reg_name: "LAP(0..1)_GEN_INT"
        description: See LAP(0..1)_GEN_INT[STA_DBE].

      - name: LAP(0..1)_GEN_NXT_SBE
        value: 0x0C00A + a*0x1000
        attributes:
          bit_name: "NXT_SBE"
          bit_num: "10"
          blk_enum_name: "LAP_INTSN_E"
          major_name: "LAP(0..1)"
          major_val: "(0xC+a)"
          reg_addr: "(0x118000C010010|a<<24)"
          reg_name: "LAP(0..1)_GEN_INT"
        description: See LAP(0..1)_GEN_INT[NXT_SBE].

      - name: LAP(0..1)_GEN_NXT_DBE
        value: 0x0C00B + a*0x1000
        attributes:
          bit_name: "NXT_DBE"
          bit_num: "11"
          blk_enum_name: "LAP_INTSN_E"
          major_name: "LAP(0..1)"
          major_val: "(0xC+a)"
          reg_addr: "(0x118000C010010|a<<24)"
          reg_name: "LAP(0..1)_GEN_INT"
        description: See LAP(0..1)_GEN_INT[NXT_DBE].

      - name: LAP(0..1)_GEN_EMSK_SBE
        value: 0x0C00C + a*0x1000
        attributes:
          bit_name: "EMSK_SBE"
          bit_num: "12"
          blk_enum_name: "LAP_INTSN_E"
          major_name: "LAP(0..1)"
          major_val: "(0xC+a)"
          reg_addr: "(0x118000C010010|a<<24)"
          reg_name: "LAP(0..1)_GEN_INT"
        description: See LAP(0..1)_GEN_INT[EMSK_SBE].

      - name: LAP(0..1)_GEN_EMSK_DBE
        value: 0x0C00D + a*0x1000
        attributes:
          bit_name: "EMSK_DBE"
          bit_num: "13"
          blk_enum_name: "LAP_INTSN_E"
          major_name: "LAP(0..1)"
          major_val: "(0xC+a)"
          reg_addr: "(0x118000C010010|a<<24)"
          reg_name: "LAP(0..1)_GEN_INT"
        description: See LAP(0..1)_GEN_INT[EMSK_DBE].

      - name: LAP(0..1)_GEN_EDAT_SBE
        value: 0x0C00E + a*0x1000
        attributes:
          bit_name: "EDAT_SBE"
          bit_num: "14"
          blk_enum_name: "LAP_INTSN_E"
          major_name: "LAP(0..1)"
          major_val: "(0xC+a)"
          reg_addr: "(0x118000C010010|a<<24)"
          reg_name: "LAP(0..1)_GEN_INT"
        description: See LAP(0..1)_GEN_INT[EDAT_SBE].

      - name: LAP(0..1)_GEN_EDAT_DBE
        value: 0x0C00F + a*0x1000
        attributes:
          bit_name: "EDAT_DBE"
          bit_num: "15"
          blk_enum_name: "LAP_INTSN_E"
          major_name: "LAP(0..1)"
          major_val: "(0xC+a)"
          reg_addr: "(0x118000C010010|a<<24)"
          reg_name: "LAP(0..1)_GEN_INT"
        description: See LAP(0..1)_GEN_INT[EDAT_DBE].

      - name: LAP(0..1)_GEN_NBR_SBE
        value: 0x0C010 + a*0x1000
        attributes:
          bit_name: "NBR_SBE"
          bit_num: "16"
          blk_enum_name: "LAP_INTSN_E"
          major_name: "LAP(0..1)"
          major_val: "(0xC+a)"
          reg_addr: "(0x118000C010010|a<<24)"
          reg_name: "LAP(0..1)_GEN_INT"
        description: See LAP(0..1)_GEN_INT[NBR_SBE].

      - name: LAP(0..1)_GEN_NBR_DBE
        value: 0x0C011 + a*0x1000
        attributes:
          bit_name: "NBR_DBE"
          bit_num: "17"
          blk_enum_name: "LAP_INTSN_E"
          major_name: "LAP(0..1)"
          major_val: "(0xC+a)"
          reg_addr: "(0x118000C010010|a<<24)"
          reg_name: "LAP(0..1)_GEN_INT"
        description: See LAP(0..1)_GEN_INT[NBR_DBE].

      - name: LAP(0..1)_GEN_XID_BAD
        value: 0x0C012 + a*0x1000
        attributes:
          bit_name: "XID_BAD"
          bit_num: "18"
          blk_enum_name: "LAP_INTSN_E"
          major_name: "LAP(0..1)"
          major_val: "(0xC+a)"
          reg_addr: "(0x118000C010010|a<<24)"
          reg_name: "LAP(0..1)_GEN_INT"
        description: See LAP(0..1)_GEN_INT[XID_BAD].

      - name: MIX(0..1)_ODBLOVF
        value: 0x10000 + a*0x10
        attributes:
          bit_name: "ODBLOVF"
          bit_num: "0"
          blk_enum_name: "MIX_INTSN_E"
          cib_rtl_module: "mix"
          intsn_lsb_mismatch: "True"
          major_name: "MIX"
          major_val: "(0x10)"
          reg_addr: "(0x1070000100048+a*0x800)"
          reg_name: "MIX(0..1)_ISR"
        description: MIX ODBLOVF interrupt; see MIX(0..1)_ISR[ODBLOVF].

      - name: MIX(0..1)_IDBLOVF
        value: 0x10001 + a*0x10
        attributes:
          bit_name: "IDBLOVF"
          bit_num: "1"
          blk_enum_name: "MIX_INTSN_E"
          cib_rtl_module: "mix"
          intsn_lsb_mismatch: "True"
          major_name: "MIX"
          major_val: "(0x10)"
          reg_addr: "(0x1070000100048+a*0x800)"
          reg_name: "MIX(0..1)_ISR"
        description: MIX IDBLOVF interrupt; see MIX(0..1)_ISR[IDBLOVF].

      - name: MIX(0..1)_ORTHRESH
        value: 0x10002 + a*0x10
        attributes:
          bit_name: "ORTHRESH"
          bit_num: "2"
          blk_enum_name: "MIX_INTSN_E"
          cib_rtl_module: "mix"
          intsn_lsb_mismatch: "True"
          major_name: "MIX"
          major_val: "(0x10)"
          reg_addr: "(0x1070000100048+a*0x800)"
          reg_name: "MIX(0..1)_ISR"
        description: MIX ORTHRESH interrupt; see MIX(0..1)_ISR[ORTHRESH].

      - name: MIX(0..1)_IRTHRESH
        value: 0x10003 + a*0x10
        attributes:
          bit_name: "IRTHRESH"
          bit_num: "3"
          blk_enum_name: "MIX_INTSN_E"
          cib_rtl_module: "mix"
          intsn_lsb_mismatch: "True"
          major_name: "MIX"
          major_val: "(0x10)"
          reg_addr: "(0x1070000100048+a*0x800)"
          reg_name: "MIX(0..1)_ISR"
        description: MIX IRTHRESH interrupt; see MIX(0..1)_ISR[IRTHRESH].

      - name: MIX(0..1)_DATA_DRP
        value: 0x10004 + a*0x10
        attributes:
          bit_name: "DATA_DRP"
          bit_num: "4"
          blk_enum_name: "MIX_INTSN_E"
          cib_rtl_module: "mix"
          intsn_lsb_mismatch: "True"
          major_name: "MIX"
          major_val: "(0x10)"
          reg_addr: "(0x1070000100048+a*0x800)"
          reg_name: "MIX(0..1)_ISR"
        description: MIX DATA_DRP interrupt; see MIX(0..1)_ISR[DATA_DRP].

      - name: MIX(0..1)_IRUN
        value: 0x10005 + a*0x10
        attributes:
          bit_name: "IRUN"
          bit_num: "5"
          blk_enum_name: "MIX_INTSN_E"
          cib_rtl_module: "mix"
          intsn_lsb_mismatch: "True"
          major_name: "MIX"
          major_val: "(0x10)"
          reg_addr: "(0x1070000100048+a*0x800)"
          reg_name: "MIX(0..1)_ISR"
        description: MIX IRUN interrupt; see MIX(0..1)_ISR[IRUN].

      - name: MIX(0..1)_ORUN
        value: 0x10006 + a*0x10
        attributes:
          bit_name: "ORUN"
          bit_num: "6"
          blk_enum_name: "MIX_INTSN_E"
          cib_rtl_module: "mix"
          intsn_lsb_mismatch: "True"
          major_name: "MIX"
          major_val: "(0x10)"
          reg_addr: "(0x1070000100048+a*0x800)"
          reg_name: "MIX(0..1)_ISR"
        description: MIX ORUN interrupt; see MIX(0..1)_ISR[ORUN].

      - name: MIX(0..1)_TS
        value: 0x10007 + a*0x10
        attributes:
          bit_name: "TS"
          bit_num: "7"
          blk_enum_name: "MIX_INTSN_E"
          cib_rtl_module: "mix"
          intsn_lsb_mismatch: "True"
          major_name: "MIX"
          major_val: "(0x10)"
          reg_addr: "(0x1070000100048+a*0x800)"
          reg_name: "MIX(0..1)_ISR"
        description: MIX TS interrupt; see MIX(0..1)_ISR[TS].

      - name: OCX_COM_RX_LANE(0..23)
        value: 0x11000 + a*0x1
        attributes:
          bit_name: "RX_LANE<a>"
          bit_num: "0+a"
          blk_enum_name: "OCX_INTSN_E"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000100)"
          reg_name: "OCX_COM_INT"
        description: See OCX_COM_INT[RX_LANE<a>].

      - name: OCX_COM_WIN_RSP
        value: 0x11030
        attributes:
          bit_name: "WIN_RSP"
          bit_num: "48"
          blk_enum_name: "OCX_INTSN_E"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000100)"
          reg_name: "OCX_COM_INT"
        description: See OCX_COM_INT[WIN_RSP].

      - name: OCX_COM_WIN_REQ_XMIT
        value: 0x11031
        attributes:
          bit_name: "WIN_REQ_XMIT"
          bit_num: "49"
          blk_enum_name: "OCX_INTSN_E"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000100)"
          reg_name: "OCX_COM_INT"
        description: See OCX_COM_INT[WIN_REQ_XMIT].

      - name: OCX_COM_WIN_REQ_TOUT
        value: 0x11032
        attributes:
          bit_name: "WIN_REQ_TOUT"
          bit_num: "50"
          blk_enum_name: "OCX_INTSN_E"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000100)"
          reg_name: "OCX_COM_INT"
        description: See OCX_COM_INT[WIN_REQ_TOUT].

      - name: OCX_COM_WIN_REQ_BADID
        value: 0x11033
        attributes:
          bit_name: "WIN_REQ_BADID"
          bit_num: "51"
          blk_enum_name: "OCX_INTSN_E"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000100)"
          reg_name: "OCX_COM_INT"
        description: See OCX_COM_INT[WIN_REQ_BADID].

      - name: OCX_COM_COPR_BADID
        value: 0x11034
        attributes:
          bit_name: "COPR_BADID"
          bit_num: "52"
          blk_enum_name: "OCX_INTSN_E"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000100)"
          reg_name: "OCX_COM_INT"
        description: See OCX_COM_INT[COPR_BADID].

      - name: OCX_COM_MEM_BADID
        value: 0x11035
        attributes:
          bit_name: "MEM_BADID"
          bit_num: "53"
          blk_enum_name: "OCX_INTSN_E"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000100)"
          reg_name: "OCX_COM_INT"
        description: See OCX_COM_INT[MEM_BADID].

      - name: OCX_COM_IO_BADID
        value: 0x11036
        attributes:
          bit_name: "IO_BADID"
          bit_num: "54"
          blk_enum_name: "OCX_INTSN_E"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000100)"
          reg_name: "OCX_COM_INT"
        description: See OCX_COM_INT[IO_BADID].

      - name: OCX_LNK(0..2)_REPLAY_SBE
        value: 0x11100 + a*0x100
        attributes:
          bit_name: "REPLAY_SBE"
          bit_num: "0"
          blk_enum_name: "OCX_INTSN_E"
          exempt_natural_alignment: "a"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000120+a*0x8)"
          reg_name: "OCX_COM_LINK(0..2)_INT"
        description: See OCX_COM_LINK(0..2)_INT[REPLAY_SBE].

      - name: OCX_LNK(0..2)_REPLAY_DBE
        value: 0x11101 + a*0x100
        attributes:
          bit_name: "REPLAY_DBE"
          bit_num: "1"
          blk_enum_name: "OCX_INTSN_E"
          exempt_natural_alignment: "a"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000120+a*0x8)"
          reg_name: "OCX_COM_LINK(0..2)_INT"
        description: See OCX_COM_LINK(0..2)_INT[REPLAY_DBE].

      - name: OCX_LNK(0..2)_TXFIFO_SBE
        value: 0x11102 + a*0x100
        attributes:
          bit_name: "TXFIFO_SBE"
          bit_num: "2"
          blk_enum_name: "OCX_INTSN_E"
          exempt_natural_alignment: "a"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000120+a*0x8)"
          reg_name: "OCX_COM_LINK(0..2)_INT"
        description: See OCX_COM_LINK(0..2)_INT[TXFIFO_SBE].

      - name: OCX_LNK(0..2)_TXFIFO_DBE
        value: 0x11103 + a*0x100
        attributes:
          bit_name: "TXFIFO_DBE"
          bit_num: "3"
          blk_enum_name: "OCX_INTSN_E"
          exempt_natural_alignment: "a"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000120+a*0x8)"
          reg_name: "OCX_COM_LINK(0..2)_INT"
        description: See OCX_COM_LINK(0..2)_INT[TXFIFO_DBE].

      - name: OCX_LNK(0..2)_RXFIFO_SBE
        value: 0x11104 + a*0x100
        attributes:
          bit_name: "RXFIFO_SBE"
          bit_num: "4"
          blk_enum_name: "OCX_INTSN_E"
          exempt_natural_alignment: "a"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000120+a*0x8)"
          reg_name: "OCX_COM_LINK(0..2)_INT"
        description: See OCX_COM_LINK(0..2)_INT[RXFIFO_SBE].

      - name: OCX_LNK(0..2)_RXFIFO_DBE
        value: 0x11105 + a*0x100
        attributes:
          bit_name: "RXFIFO_DBE"
          bit_num: "5"
          blk_enum_name: "OCX_INTSN_E"
          exempt_natural_alignment: "a"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000120+a*0x8)"
          reg_name: "OCX_COM_LINK(0..2)_INT"
        description: See OCX_COM_LINK(0..2)_INT[RXFIFO_DBE].

      - name: OCX_LNK(0..2)_LNK_DATA
        value: 0x11106 + a*0x100
        attributes:
          bit_name: "LNK_DATA"
          bit_num: "6"
          blk_enum_name: "OCX_INTSN_E"
          exempt_natural_alignment: "a"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000120+a*0x8)"
          reg_name: "OCX_COM_LINK(0..2)_INT"
        description: See OCX_COM_LINK(0..2)_INT[LNK_DATA].

      - name: OCX_LNK(0..2)_REINIT
        value: 0x11107 + a*0x100
        attributes:
          bit_name: "REINIT"
          bit_num: "7"
          blk_enum_name: "OCX_INTSN_E"
          exempt_natural_alignment: "a"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000120+a*0x8)"
          reg_name: "OCX_COM_LINK(0..2)_INT"
        description: See OCX_COM_LINK(0..2)_INT[REINIT].

      - name: OCX_LNK(0..2)_BLK_ERR
        value: 0x11108 + a*0x100
        attributes:
          bit_name: "BLK_ERR"
          bit_num: "8"
          blk_enum_name: "OCX_INTSN_E"
          exempt_natural_alignment: "a"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000120+a*0x8)"
          reg_name: "OCX_COM_LINK(0..2)_INT"
        description: See OCX_COM_LINK(0..2)_INT[BLK_ERR].

      - name: OCX_LNK(0..2)_STOP
        value: 0x11109 + a*0x100
        attributes:
          bit_name: "STOP"
          bit_num: "9"
          blk_enum_name: "OCX_INTSN_E"
          exempt_natural_alignment: "a"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000120+a*0x8)"
          reg_name: "OCX_COM_LINK(0..2)_INT"
        description: See OCX_COM_LINK(0..2)_INT[STOP].

      - name: OCX_LNK(0..2)_UP
        value: 0x1110A + a*0x100
        attributes:
          bit_name: "UP"
          bit_num: "10"
          blk_enum_name: "OCX_INTSN_E"
          exempt_natural_alignment: "a"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000120+a*0x8)"
          reg_name: "OCX_COM_LINK(0..2)_INT"
        description: See OCX_COM_LINK(0..2)_INT[UP].

      - name: OCX_LNK(0..2)_ALIGN_DONE
        value: 0x1110B + a*0x100
        attributes:
          bit_name: "ALIGN_DONE"
          bit_num: "11"
          blk_enum_name: "OCX_INTSN_E"
          exempt_natural_alignment: "a"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000120+a*0x8)"
          reg_name: "OCX_COM_LINK(0..2)_INT"
        description: See OCX_COM_LINK(0..2)_INT[ALIGN_DONE].

      - name: OCX_LNK(0..2)_ALIGN_FAIL
        value: 0x1110C + a*0x100
        attributes:
          bit_name: "ALIGN_FAIL"
          bit_num: "12"
          blk_enum_name: "OCX_INTSN_E"
          exempt_natural_alignment: "a"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000120+a*0x8)"
          reg_name: "OCX_COM_LINK(0..2)_INT"
        description: See OCX_COM_LINK(0..2)_INT[ALIGN_FAIL].

      - name: OCX_LNK(0..2)_BAD_WORD
        value: 0x1110D + a*0x100
        attributes:
          bit_name: "BAD_WORD"
          bit_num: "13"
          blk_enum_name: "OCX_INTSN_E"
          exempt_natural_alignment: "a"
          major_name: "OCX"
          major_val: "(0x11)"
          reg_addr: "(0x1180011000120+a*0x8)"
          reg_name: "OCX_COM_LINK(0..2)_INT"
        description: See OCX_COM_LINK(0..2)_INT[BAD_WORD].

      - name: LBK_INT_DAT_SBE
        value: 0x12000
        attributes:
          bit_name: "DAT_SBE"
          bit_num: "0"
          blk_enum_name: "LBK_INTSN_E"
          major_name: "LBK"
          major_val: "(0x12)"
          reg_addr: "(0x1180012000040)"
          reg_name: "LBK_INT"
        description: See LBK_INT[DAT_SBE].

      - name: LBK_INT_DAT_DBE
        value: 0x12001
        attributes:
          bit_name: "DAT_DBE"
          bit_num: "1"
          blk_enum_name: "LBK_INTSN_E"
          major_name: "LBK"
          major_val: "(0x12)"
          reg_addr: "(0x1180012000040)"
          reg_name: "LBK_INT"
        description: See LBK_INT[DAT_DBE].

      - name: LBK_INT_DAT_UFLOW
        value: 0x12002
        attributes:
          bit_name: "DAT_UFLOW"
          bit_num: "2"
          blk_enum_name: "LBK_INTSN_E"
          major_name: "LBK"
          major_val: "(0x12)"
          reg_addr: "(0x1180012000040)"
          reg_name: "LBK_INT"
        description: See LBK_INT[DAT_UFLOW].

      - name: LBK_INT_DAT_OFLOW
        value: 0x12003
        attributes:
          bit_name: "DAT_OFLOW"
          bit_num: "3"
          blk_enum_name: "LBK_INTSN_E"
          major_name: "LBK"
          major_val: "(0x12)"
          reg_addr: "(0x1180012000040)"
          reg_name: "LBK_INT"
        description: See LBK_INT[DAT_OFLOW].

      - name: LBK_INT_CHAN_UFLOW
        value: 0x12004
        attributes:
          bit_name: "CHAN_UFLOW"
          bit_num: "4"
          blk_enum_name: "LBK_INTSN_E"
          major_name: "LBK"
          major_val: "(0x12)"
          reg_addr: "(0x1180012000040)"
          reg_name: "LBK_INT"
        description: See LBK_INT[CHAN_UFLOW].

      - name: LBK_INT_CHAN_OFLOW
        value: 0x12005
        attributes:
          bit_name: "CHAN_OFLOW"
          bit_num: "5"
          blk_enum_name: "LBK_INTSN_E"
          major_name: "LBK"
          major_val: "(0x12)"
          reg_addr: "(0x1180012000040)"
          reg_name: "LBK_INT"
        description: See LBK_INT[CHAN_OFLOW].

      - name: ILK_GBL_RXF_POP_EMPTY
        value: 0x14000
        attributes:
          bit_name: "RXF_POP_EMPTY"
          bit_num: "3"
          blk_enum_name: "ILK_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014000008)"
          reg_name: "ILK_GBL_INT"
        description: See ILK_GBL_INT[RXF_POP_EMPTY].

      - name: ILK_GBL_RXF_PUSH_FULL
        value: 0x14001
        attributes:
          bit_name: "RXF_PUSH_FULL"
          bit_num: "4"
          blk_enum_name: "ILK_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014000008)"
          reg_name: "ILK_GBL_INT"
        description: See ILK_GBL_INT[RXF_PUSH_FULL].

      - name: ILK_GBL_RXF_SBE
        value: 0x14002
        attributes:
          bit_name: "RXF_SBE"
          bit_num: "5"
          blk_enum_name: "ILK_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014000008)"
          reg_name: "ILK_GBL_INT"
        description: See ILK_GBL_INT[RXF_SBE].

      - name: ILK_GBL_RXF_DBE
        value: 0x14003
        attributes:
          bit_name: "RXF_DBE"
          bit_num: "6"
          blk_enum_name: "ILK_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014000008)"
          reg_name: "ILK_GBL_INT"
        description: See ILK_GBL_INT[RXF_DBE].

      - name: ILK_GBL_X2P_SBE
        value: 0x14004
        attributes:
          bit_name: "X2P_SBE"
          bit_num: "7"
          blk_enum_name: "ILK_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014000008)"
          reg_name: "ILK_GBL_INT"
        description: See ILK_GBL_INT[X2P_SBE].

      - name: ILK_GBL_X2P_DBE
        value: 0x14005
        attributes:
          bit_name: "X2P_DBE"
          bit_num: "8"
          blk_enum_name: "ILK_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014000008)"
          reg_name: "ILK_GBL_INT"
        description: See ILK_GBL_INT[X2P_DBE].

      - name: ILK_TX(0..1)_BAD_SEQ
        value: 0x14040 + a*0x100
        attributes:
          bit_name: "BAD_SEQ"
          bit_num: "1"
          blk_enum_name: "ILK_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014010078+a*0x4000)"
          reg_name: "ILK_TX(0..1)_INT"
        description: See ILK_TX(0..1)_INT[BAD_SEQ].

      - name: ILK_TX(0..1)_STAT_CNT_OVFL
        value: 0x14041 + a*0x100
        attributes:
          bit_name: "STAT_CNT_OVFL"
          bit_num: "3"
          blk_enum_name: "ILK_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014010078+a*0x4000)"
          reg_name: "ILK_TX(0..1)_INT"
        description: See ILK_TX(0..1)_INT[STAT_CNT_OVFL].

      - name: ILK_TX(0..1)_TXF_SBE
        value: 0x14042 + a*0x100
        attributes:
          bit_name: "TXF_SBE"
          bit_num: "4"
          blk_enum_name: "ILK_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014010078+a*0x4000)"
          reg_name: "ILK_TX(0..1)_INT"
        description: See ILK_TX(0..1)_INT[TXF_SBE].

      - name: ILK_TX(0..1)_TXF_DBE
        value: 0x14043 + a*0x100
        attributes:
          bit_name: "TXF_DBE"
          bit_num: "5"
          blk_enum_name: "ILK_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014010078+a*0x4000)"
          reg_name: "ILK_TX(0..1)_INT"
        description: See ILK_TX(0..1)_INT[TXF_DBE].

      - name: ILK_TX(0..1)_FWC_SBE
        value: 0x14044 + a*0x100
        attributes:
          bit_name: "FWC_SBE"
          bit_num: "6"
          blk_enum_name: "ILK_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014010078+a*0x4000)"
          reg_name: "ILK_TX(0..1)_INT"
        description: See ILK_TX(0..1)_INT[FWC_SBE].

      - name: ILK_TX(0..1)_FWC_DBE
        value: 0x14045 + a*0x100
        attributes:
          bit_name: "FWC_DBE"
          bit_num: "7"
          blk_enum_name: "ILK_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014010078+a*0x4000)"
          reg_name: "ILK_TX(0..1)_INT"
        description: See ILK_TX(0..1)_INT[FWC_DBE].

      - name: ILK_RX(0..1)_LANE_ALIGN_FAIL
        value: 0x14080 + a*0x100
        attributes:
          bit_name: "LANE_ALIGN_FAIL"
          bit_num: "0"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014020010+a*0x4000)"
          reg_name: "ILK_RX(0..1)_INT"
        description: See ILK_RX(0..1)_INT[LANE_ALIGN_FAIL].

      - name: ILK_RX(0..1)_CRC24_ERR
        value: 0x14081 + a*0x100
        attributes:
          bit_name: "CRC24_ERR"
          bit_num: "1"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014020010+a*0x4000)"
          reg_name: "ILK_RX(0..1)_INT"
        description: See ILK_RX(0..1)_INT[CRC24_ERR].

      - name: ILK_RX(0..1)_WORD_SYNC_DONE
        value: 0x14082 + a*0x100
        attributes:
          bit_name: "WORD_SYNC_DONE"
          bit_num: "2"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014020010+a*0x4000)"
          reg_name: "ILK_RX(0..1)_INT"
        description: See ILK_RX(0..1)_INT[WORD_SYNC_DONE].

      - name: ILK_RX(0..1)_LANE_ALIGN_DONE
        value: 0x14083 + a*0x100
        attributes:
          bit_name: "LANE_ALIGN_DONE"
          bit_num: "3"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014020010+a*0x4000)"
          reg_name: "ILK_RX(0..1)_INT"
        description: See ILK_RX(0..1)_INT[LANE_ALIGN_DONE].

      - name: ILK_RX(0..1)_STAT_CNT_OVFL
        value: 0x14084 + a*0x100
        attributes:
          bit_name: "STAT_CNT_OVFL"
          bit_num: "4"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014020010+a*0x4000)"
          reg_name: "ILK_RX(0..1)_INT"
        description: See ILK_RX(0..1)_INT[STAT_CNT_OVFL].

      - name: ILK_RX(0..1)_LANE_BAD_WORD
        value: 0x14085 + a*0x100
        attributes:
          bit_name: "LANE_BAD_WORD"
          bit_num: "5"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014020010+a*0x4000)"
          reg_name: "ILK_RX(0..1)_INT"
        description: See ILK_RX(0..1)_INT[LANE_BAD_WORD].

      - name: ILK_RX(0..1)_PKT_DROP_RXF
        value: 0x14086 + a*0x100
        attributes:
          bit_name: "PKT_DROP_RXF"
          bit_num: "6"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014020010+a*0x4000)"
          reg_name: "ILK_RX(0..1)_INT"
        description: See ILK_RX(0..1)_INT[PKT_DROP_RXF].

      - name: ILK_RX(0..1)_PKT_DROP_RID
        value: 0x14087 + a*0x100
        attributes:
          bit_name: "PKT_DROP_RID"
          bit_num: "7"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014020010+a*0x4000)"
          reg_name: "ILK_RX(0..1)_INT"
        description: See ILK_RX(0..1)_INT[PKT_DROP_RID].

      - name: ILK_RX(0..1)_PKT_DROP_SOP
        value: 0x14088 + a*0x100
        attributes:
          bit_name: "PKT_DROP_SOP"
          bit_num: "8"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014020010+a*0x4000)"
          reg_name: "ILK_RX(0..1)_INT"
        description: See ILK_RX(0..1)_INT[PKT_DROP_SOP].

      - name: ILK_RX(0..1)_FWC_SBE
        value: 0x14089 + a*0x100
        attributes:
          bit_name: "FWC_SBE"
          bit_num: "9"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014020010+a*0x4000)"
          reg_name: "ILK_RX(0..1)_INT"
        description: See ILK_RX(0..1)_INT[FWC_SBE].

      - name: ILK_RX(0..1)_FWC_DBE
        value: 0x1408A + a*0x100
        attributes:
          bit_name: "FWC_DBE"
          bit_num: "10"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014020010+a*0x4000)"
          reg_name: "ILK_RX(0..1)_INT"
        description: See ILK_RX(0..1)_INT[FWC_DBE].

      - name: ILK_RX(0..1)_PMAP_SBE
        value: 0x1408B + a*0x100
        attributes:
          bit_name: "PMAP_SBE"
          bit_num: "11"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014020010+a*0x4000)"
          reg_name: "ILK_RX(0..1)_INT"
        description: See ILK_RX(0..1)_INT[PMAP_SBE].

      - name: ILK_RX(0..1)_PMAP_DBE
        value: 0x1408C + a*0x100
        attributes:
          bit_name: "PMAP_DBE"
          bit_num: "12"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014020010+a*0x4000)"
          reg_name: "ILK_RX(0..1)_INT"
        description: See ILK_RX(0..1)_INT[PMAP_DBE].

      - name: ILK_RXLNE(0..15)_SERDES_LOCK_LOSS
        value: 0x140C0 + a*0x100
        attributes:
          bit_name: "SERDES_LOCK_LOSS"
          bit_num: "0"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014038008+a*0x400)"
          reg_name: "ILK_RX_LNE(0..15)_INT"
        description: See ILK_RX_LNE(0..15)_INT[SERDES_LOCK_LOSS].

      - name: ILK_RXLNE(0..15)_BDRY_SYNC_LOSS
        value: 0x140C1 + a*0x100
        attributes:
          bit_name: "BDRY_SYNC_LOSS"
          bit_num: "1"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014038008+a*0x400)"
          reg_name: "ILK_RX_LNE(0..15)_INT"
        description: See ILK_RX_LNE(0..15)_INT[BDRY_SYNC_LOSS].

      - name: ILK_RXLNE(0..15)_CRC32_ERR
        value: 0x140C2 + a*0x100
        attributes:
          bit_name: "CRC32_ERR"
          bit_num: "2"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014038008+a*0x400)"
          reg_name: "ILK_RX_LNE(0..15)_INT"
        description: See ILK_RX_LNE(0..15)_INT[CRC32_ERR].

      - name: ILK_RXLNE(0..15)_UKWN_CNTL_WORD
        value: 0x140C3 + a*0x100
        attributes:
          bit_name: "UKWN_CNTL_WORD"
          bit_num: "3"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014038008+a*0x400)"
          reg_name: "ILK_RX_LNE(0..15)_INT"
        description: See ILK_RX_LNE(0..15)_INT[UKWN_CNTL_WORD].

      - name: ILK_RXLNE(0..15)_SCRM_SYNC_LOSS
        value: 0x140C4 + a*0x100
        attributes:
          bit_name: "SCRM_SYNC_LOSS"
          bit_num: "4"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014038008+a*0x400)"
          reg_name: "ILK_RX_LNE(0..15)_INT"
        description: See ILK_RX_LNE(0..15)_INT[SCRM_SYNC_LOSS].

      - name: ILK_RXLNE(0..15)_DSKEW_FIFO_OVFL
        value: 0x140C5 + a*0x100
        attributes:
          bit_name: "DSKEW_FIFO_OVFL"
          bit_num: "5"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014038008+a*0x400)"
          reg_name: "ILK_RX_LNE(0..15)_INT"
        description: See ILK_RX_LNE(0..15)_INT[DSKEW_FIFO_OVFL].

      - name: ILK_RXLNE(0..15)_STAT_MSG
        value: 0x140C6 + a*0x100
        attributes:
          bit_name: "STAT_MSG"
          bit_num: "6"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014038008+a*0x400)"
          reg_name: "ILK_RX_LNE(0..15)_INT"
        description: See ILK_RX_LNE(0..15)_INT[STAT_MSG].

      - name: ILK_RXLNE(0..15)_STAT_CNT_OVFL
        value: 0x140C7 + a*0x100
        attributes:
          bit_name: "STAT_CNT_OVFL"
          bit_num: "7"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014038008+a*0x400)"
          reg_name: "ILK_RX_LNE(0..15)_INT"
        description: See ILK_RX_LNE(0..15)_INT[STAT_CNT_OVFL].

      - name: ILK_RXLNE(0..15)_BAD_64B67B
        value: 0x140C8 + a*0x100
        attributes:
          bit_name: "BAD_64B67B"
          bit_num: "8"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014038008+a*0x400)"
          reg_name: "ILK_RX_LNE(0..15)_INT"
        description: See ILK_RX_LNE(0..15)_INT[BAD_64B67B].

      - name: ILK_RXLNE(0..15)_DISP_ERR
        value: 0x140C9 + a*0x100
        attributes:
          bit_name: "DISP_ERR"
          bit_num: "9"
          blk_enum_name: "ILK_INTSN_E"
          major_name: "ILK"
          major_val: "(0x14)"
          reg_addr: "(0x1180014038008+a*0x400)"
          reg_name: "ILK_RX_LNE(0..15)_INT"
        description: See ILK_RX_LNE(0..15)_INT[DISP_ERR].

      - name: ILA_TX(0)_STAT_CNT_OVFL
        value: 0x17040 + a*0x100
        attributes:
          bit_name: "STAT_CNT_OVFL"
          bit_num: "3"
          blk_enum_name: "ILA_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "ILA"
          major_val: "(0x17)"
          reg_addr: "(0x1180017010098+a*0x4000)"
          reg_name: "ILA_TX(0)_INT"
        description: See ILA_TX(0)_INT[STAT_CNT_OVFL].

      - name: ILA_TX(0)_TXF_SBE
        value: 0x17041 + a*0x100
        attributes:
          bit_name: "TXF_SBE"
          bit_num: "4"
          blk_enum_name: "ILA_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "ILA"
          major_val: "(0x17)"
          reg_addr: "(0x1180017010098+a*0x4000)"
          reg_name: "ILA_TX(0)_INT"
        description: See ILA_TX(0)_INT[TXF_SBE].

      - name: ILA_TX(0)_TXF_DBE
        value: 0x17042 + a*0x100
        attributes:
          bit_name: "TXF_DBE"
          bit_num: "5"
          blk_enum_name: "ILA_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "ILA"
          major_val: "(0x17)"
          reg_addr: "(0x1180017010098+a*0x4000)"
          reg_name: "ILA_TX(0)_INT"
        description: See ILA_TX(0)_INT[TXF_DBE].

      - name: ILA_RX(0)_LANE_ALIGN_FAIL
        value: 0x17080 + a*0x100
        attributes:
          bit_name: "LANE_ALIGN_FAIL"
          bit_num: "0"
          blk_enum_name: "ILA_INTSN_E"
          major_name: "ILA"
          major_val: "(0x17)"
          reg_addr: "(0x1180017020010+a*0x4000)"
          reg_name: "ILA_RX(0)_INT"
        description: See ILA_RX(0)_INT[LANE_ALIGN_FAIL].

      - name: ILA_RX(0)_CRC24_ERR
        value: 0x17081 + a*0x100
        attributes:
          bit_name: "CRC24_ERR"
          bit_num: "1"
          blk_enum_name: "ILA_INTSN_E"
          major_name: "ILA"
          major_val: "(0x17)"
          reg_addr: "(0x1180017020010+a*0x4000)"
          reg_name: "ILA_RX(0)_INT"
        description: See ILA_RX(0)_INT[CRC24_ERR].

      - name: ILA_RX(0)_WORD_SYNC_DONE
        value: 0x17082 + a*0x100
        attributes:
          bit_name: "WORD_SYNC_DONE"
          bit_num: "2"
          blk_enum_name: "ILA_INTSN_E"
          major_name: "ILA"
          major_val: "(0x17)"
          reg_addr: "(0x1180017020010+a*0x4000)"
          reg_name: "ILA_RX(0)_INT"
        description: See ILA_RX(0)_INT[WORD_SYNC_DONE].

      - name: ILA_RX(0)_LANE_ALIGN_DONE
        value: 0x17083 + a*0x100
        attributes:
          bit_name: "LANE_ALIGN_DONE"
          bit_num: "3"
          blk_enum_name: "ILA_INTSN_E"
          major_name: "ILA"
          major_val: "(0x17)"
          reg_addr: "(0x1180017020010+a*0x4000)"
          reg_name: "ILA_RX(0)_INT"
        description: See ILA_RX(0)_INT[LANE_ALIGN_DONE].

      - name: ILA_RX(0)_STAT_CNT_OVFL
        value: 0x17084 + a*0x100
        attributes:
          bit_name: "STAT_CNT_OVFL"
          bit_num: "4"
          blk_enum_name: "ILA_INTSN_E"
          major_name: "ILA"
          major_val: "(0x17)"
          reg_addr: "(0x1180017020010+a*0x4000)"
          reg_name: "ILA_RX(0)_INT"
        description: See ILA_RX(0)_INT[STAT_CNT_OVFL].

      - name: ILA_RX(0)_LANE_BAD_WORD
        value: 0x17085 + a*0x100
        attributes:
          bit_name: "LANE_BAD_WORD"
          bit_num: "5"
          blk_enum_name: "ILA_INTSN_E"
          major_name: "ILA"
          major_val: "(0x17)"
          reg_addr: "(0x1180017020010+a*0x4000)"
          reg_name: "ILA_RX(0)_INT"
        description: See ILA_RX(0)_INT[LANE_BAD_WORD].

      - name: ILA_RXLNE(0..7)_SERDES_LOCK_LOSS
        value: 0x170C0 + a*0x100
        attributes:
          bit_name: "SERDES_LOCK_LOSS"
          bit_num: "0"
          blk_enum_name: "ILA_INTSN_E"
          major_name: "ILA"
          major_val: "(0x17)"
          reg_addr: "(0x1180017038008+a*0x400)"
          reg_name: "ILA_RX_LNE(0..7)_INT"
        description: See ILA_RX_LNE(0..7)_INT[SERDES_LOCK_LOSS].

      - name: ILA_RXLNE(0..7)_BDRY_SYNC_LOSS
        value: 0x170C1 + a*0x100
        attributes:
          bit_name: "BDRY_SYNC_LOSS"
          bit_num: "1"
          blk_enum_name: "ILA_INTSN_E"
          major_name: "ILA"
          major_val: "(0x17)"
          reg_addr: "(0x1180017038008+a*0x400)"
          reg_name: "ILA_RX_LNE(0..7)_INT"
        description: See ILA_RX_LNE(0..7)_INT[BDRY_SYNC_LOSS].

      - name: ILA_RXLNE(0..7)_CRC32_ERR
        value: 0x170C2 + a*0x100
        attributes:
          bit_name: "CRC32_ERR"
          bit_num: "2"
          blk_enum_name: "ILA_INTSN_E"
          major_name: "ILA"
          major_val: "(0x17)"
          reg_addr: "(0x1180017038008+a*0x400)"
          reg_name: "ILA_RX_LNE(0..7)_INT"
        description: See ILA_RX_LNE(0..7)_INT[CRC32_ERR].

      - name: ILA_RXLNE(0..7)_UKWN_CNTL_WORD
        value: 0x170C3 + a*0x100
        attributes:
          bit_name: "UKWN_CNTL_WORD"
          bit_num: "3"
          blk_enum_name: "ILA_INTSN_E"
          major_name: "ILA"
          major_val: "(0x17)"
          reg_addr: "(0x1180017038008+a*0x400)"
          reg_name: "ILA_RX_LNE(0..7)_INT"
        description: See ILA_RX_LNE(0..7)_INT[UKWN_CNTL_WORD].

      - name: ILA_RXLNE(0..7)_SCRM_SYNC_LOSS
        value: 0x170C4 + a*0x100
        attributes:
          bit_name: "SCRM_SYNC_LOSS"
          bit_num: "4"
          blk_enum_name: "ILA_INTSN_E"
          major_name: "ILA"
          major_val: "(0x17)"
          reg_addr: "(0x1180017038008+a*0x400)"
          reg_name: "ILA_RX_LNE(0..7)_INT"
        description: See ILA_RX_LNE(0..7)_INT[SCRM_SYNC_LOSS].

      - name: ILA_RXLNE(0..7)_DSKEW_FIFO_OVFL
        value: 0x170C5 + a*0x100
        attributes:
          bit_name: "DSKEW_FIFO_OVFL"
          bit_num: "5"
          blk_enum_name: "ILA_INTSN_E"
          major_name: "ILA"
          major_val: "(0x17)"
          reg_addr: "(0x1180017038008+a*0x400)"
          reg_name: "ILA_RX_LNE(0..7)_INT"
        description: See ILA_RX_LNE(0..7)_INT[DSKEW_FIFO_OVFL].

      - name: ILA_RXLNE(0..7)_STAT_MSG
        value: 0x170C6 + a*0x100
        attributes:
          bit_name: "STAT_MSG"
          bit_num: "6"
          blk_enum_name: "ILA_INTSN_E"
          major_name: "ILA"
          major_val: "(0x17)"
          reg_addr: "(0x1180017038008+a*0x400)"
          reg_name: "ILA_RX_LNE(0..7)_INT"
        description: See ILA_RX_LNE(0..7)_INT[STAT_MSG].

      - name: ILA_RXLNE(0..7)_STAT_CNT_OVFL
        value: 0x170C7 + a*0x100
        attributes:
          bit_name: "STAT_CNT_OVFL"
          bit_num: "7"
          blk_enum_name: "ILA_INTSN_E"
          major_name: "ILA"
          major_val: "(0x17)"
          reg_addr: "(0x1180017038008+a*0x400)"
          reg_name: "ILA_RX_LNE(0..7)_INT"
        description: See ILA_RX_LNE(0..7)_INT[STAT_CNT_OVFL].

      - name: ILA_RXLNE(0..7)_BAD_64B67B
        value: 0x170C8 + a*0x100
        attributes:
          bit_name: "BAD_64B67B"
          bit_num: "8"
          blk_enum_name: "ILA_INTSN_E"
          major_name: "ILA"
          major_val: "(0x17)"
          reg_addr: "(0x1180017038008+a*0x400)"
          reg_name: "ILA_RX_LNE(0..7)_INT"
        description: See ILA_RX_LNE(0..7)_INT[BAD_64B67B].

      - name: ILA_RXLNE(0..7)_DISP_ERR
        value: 0x170C9 + a*0x100
        attributes:
          bit_name: "DISP_ERR"
          bit_num: "9"
          blk_enum_name: "ILA_INTSN_E"
          major_name: "ILA"
          major_val: "(0x17)"
          reg_addr: "(0x1180017038008+a*0x400)"
          reg_name: "ILA_RX_LNE(0..7)_INT"
        description: See ILA_RX_LNE(0..7)_INT[DISP_ERR].

      - name: SLI_MSI_RCV0(0..63)
        value: 0x1E000 + a
        attributes:
          bit_name: "INTR<a>"
          bit_num: "0+a"
          blk_enum_name: "SLI_INTSN_E"
          cib_rtl_module: "sli_msi0"
          major_name: "SLI_MSI"
          major_val: "(0x1E)"
          reg_addr: "(0x11F0000013C10)"
          reg_name: "SLI_MSI_RCV0"
        description: MSI received interrupts. See SLI_MSI_RCV0[INTR<a>].

      - name: SLI_MSI_RCV1(0..63)
        value: 0x1E040 + a
        attributes:
          bit_name: "INTR<a>"
          bit_num: "0+a"
          blk_enum_name: "SLI_INTSN_E"
          cib_rtl_module: "sli_msi1"
          major_name: "SLI_MSI"
          major_val: "(0x1E)"
          reg_addr: "(0x11F0000013C20)"
          reg_name: "SLI_MSI_RCV1"
        description: MSI received interrupts. See SLI_MSI_RCV1[INTR<a>].

      - name: SLI_MSI_RCV2(0..63)
        value: 0x1E080 + a
        attributes:
          bit_name: "INTR<a>"
          bit_num: "0+a"
          blk_enum_name: "SLI_INTSN_E"
          cib_rtl_module: "sli_msi2"
          major_name: "SLI_MSI"
          major_val: "(0x1E)"
          reg_addr: "(0x11F0000013C30)"
          reg_name: "SLI_MSI_RCV2"
        description: MSI received interrupts. See SLI_MSI_RCV2[INTR<a>].

      - name: SLI_MSI_RCV3(0..63)
        value: 0x1E0C0 + a
        attributes:
          bit_name: "INTR<a>"
          bit_num: "0+a"
          blk_enum_name: "SLI_INTSN_E"
          cib_rtl_module: "sli_msi3"
          major_name: "SLI_MSI"
          major_val: "(0x1E)"
          reg_addr: "(0x11F0000013C40)"
          reg_name: "SLI_MSI_RCV3"
        description: MSI received interrupts. See SLI_MSI_RCV3[INTR<a>].

      - name: SLI_INT_RML_TO
        value: 0x1F000
        attributes:
          bit_name: "RML_TO"
          bit_num: "0"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[RML_TO].

      - name: SLI_INT_PCNT
        value: 0x1F004
        attributes:
          bit_name: "PCNT"
          bit_num: "4"
          blk_enum_name: "SLI_INTSN_E"
          intsn_level_sensitive: "1"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[PCNT]. This interrupt is level sensitive.

      - name: SLI_INT_PTIME
        value: 0x1F005
        attributes:
          bit_name: "PTIME"
          bit_num: "5"
          blk_enum_name: "SLI_INTSN_E"
          intsn_level_sensitive: "1"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[PTIME]. This interrupt is level sensitive.

      - name: SLI_INT_MIO_INT2
        value: 0x1F006
        attributes:
          bit_name: "MIO_INT2"
          bit_num: "6"
          blk_enum_name: "SLI_INTSN_E"
          intsn_level_sensitive: "1"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[MIO_INT2]. This interrupt is level sensitive.

      - name: SLI_INT_MIO_INT3
        value: 0x1F007
        attributes:
          bit_name: "MIO_INT3"
          bit_num: "7"
          blk_enum_name: "SLI_INTSN_E"
          intsn_level_sensitive: "1"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[MIO_INT3]. This interrupt is level sensitive.

      - name: SLI_INT_M0_UP_B0
        value: 0x1F008
        attributes:
          bit_name: "M0_UP_B0"
          bit_num: "8"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[M0_UP_B0].

      - name: SLI_INT_M0_UP_WI
        value: 0x1F009
        attributes:
          bit_name: "M0_UP_WI"
          bit_num: "9"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[M0_UP_WI].

      - name: SLI_INT_M0_UN_B0
        value: 0x1F00A
        attributes:
          bit_name: "M0_UN_B0"
          bit_num: "10"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[M0_UN_B0].

      - name: SLI_INT_M0_UN_WI
        value: 0x1F00B
        attributes:
          bit_name: "M0_UN_WI"
          bit_num: "11"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[M0_UN_WI].

      - name: SLI_INT_M1_UP_B0
        value: 0x1F00C
        attributes:
          bit_name: "M1_UP_B0"
          bit_num: "12"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[M1_UP_B0].

      - name: SLI_INT_M1_UP_WI
        value: 0x1F00D
        attributes:
          bit_name: "M1_UP_WI"
          bit_num: "13"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[M1_UP_WI].

      - name: SLI_INT_M1_UN_B0
        value: 0x1F00E
        attributes:
          bit_name: "M1_UN_B0"
          bit_num: "14"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[M1_UN_B0].

      - name: SLI_INT_M1_UN_WI
        value: 0x1F00F
        attributes:
          bit_name: "M1_UN_WI"
          bit_num: "15"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[M1_UN_WI].

      - name: SLI_INT_MIO_INT0
        value: 0x1F010
        attributes:
          bit_name: "MIO_INT0"
          bit_num: "16"
          blk_enum_name: "SLI_INTSN_E"
          intsn_level_sensitive: "1"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[MIO_INT0]. This interrupt is level sensitive.

      - name: SLI_INT_MIO_INT1
        value: 0x1F011
        attributes:
          bit_name: "MIO_INT1"
          bit_num: "17"
          blk_enum_name: "SLI_INTSN_E"
          intsn_level_sensitive: "1"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[MIO_INT1]. This interrupt is level sensitive.

      - name: SLI_INT_M2_UP_B0
        value: 0x1F014
        attributes:
          bit_name: "M2_UP_B0"
          bit_num: "20"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[M2_UP_B0].

      - name: SLI_INT_M2_UP_WI
        value: 0x1F015
        attributes:
          bit_name: "M2_UP_WI"
          bit_num: "21"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[M2_UP_WI].

      - name: SLI_INT_M2_UN_B0
        value: 0x1F016
        attributes:
          bit_name: "M2_UN_B0"
          bit_num: "22"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[M2_UN_B0].

      - name: SLI_INT_M2_UN_WI
        value: 0x1F017
        attributes:
          bit_name: "M2_UN_WI"
          bit_num: "23"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[M2_UN_WI].

      - name: SLI_INT_M3_UP_B0
        value: 0x1F018
        attributes:
          bit_name: "M3_UP_B0"
          bit_num: "24"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[M3_UP_B0].

      - name: SLI_INT_M3_UP_WI
        value: 0x1F019
        attributes:
          bit_name: "M3_UP_WI"
          bit_num: "25"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[M3_UP_WI].

      - name: SLI_INT_M3_UN_B0
        value: 0x1F01A
        attributes:
          bit_name: "M3_UN_B0"
          bit_num: "26"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[M3_UN_B0].

      - name: SLI_INT_M3_UN_WI
        value: 0x1F01B
        attributes:
          bit_name: "M3_UN_WI"
          bit_num: "27"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[M3_UN_WI].

      - name: SLI_INT_VF_ERR
        value: 0x1F01C
        attributes:
          bit_name: "VF_ERR"
          bit_num: "28"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[VF_ERR].

      - name: SLI_INT_DMAFI0
        value: 0x1F020
        attributes:
          bit_name: "DMAFI<0>"
          bit_num: "32+0"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[DMAFI<0>].

      - name: SLI_INT_DMAFI1
        value: 0x1F021
        attributes:
          bit_name: "DMAFI<1>"
          bit_num: "32+1"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[DMAFI<1>].

      - name: SLI_INT_DCNT0
        value: 0x1F022
        attributes:
          bit_name: "DCNT<0>"
          bit_num: "34+0"
          blk_enum_name: "SLI_INTSN_E"
          intsn_level_sensitive: "1"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[DCNT<0>]. This interrupt is level sensitive.

      - name: SLI_INT_DCNT1
        value: 0x1F023
        attributes:
          bit_name: "DCNT<1>"
          bit_num: "34+1"
          blk_enum_name: "SLI_INTSN_E"
          intsn_level_sensitive: "1"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[DCNT<1>]. This interrupt is level sensitive.

      - name: SLI_INT_DTIME0
        value: 0x1F024
        attributes:
          bit_name: "DTIME<0>"
          bit_num: "36+0"
          blk_enum_name: "SLI_INTSN_E"
          intsn_level_sensitive: "1"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[DTIME<0>]. This interrupt is level sensitive.

      - name: SLI_INT_DTIME1
        value: 0x1F025
        attributes:
          bit_name: "DTIME<1>"
          bit_num: "36+1"
          blk_enum_name: "SLI_INTSN_E"
          intsn_level_sensitive: "1"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[DTIME<1>]. This interrupt is level sensitive.

      - name: SLI_INT_PIDBOF
        value: 0x1F030
        attributes:
          bit_name: "PIDBOF"
          bit_num: "48"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[PIDBOF].

      - name: SLI_INT_PSLDBOF
        value: 0x1F031
        attributes:
          bit_name: "PSLDBOF"
          bit_num: "49"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[PSLDBOF].

      - name: SLI_INT_PGL_ERR
        value: 0x1F034
        attributes:
          bit_name: "PGL_ERR"
          bit_num: "52"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[PGL_ERR].

      - name: SLI_INT_PDI_ERR
        value: 0x1F035
        attributes:
          bit_name: "PDI_ERR"
          bit_num: "53"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[PDI_ERR].

      - name: SLI_INT_POP_ERR
        value: 0x1F036
        attributes:
          bit_name: "POP_ERR"
          bit_num: "54"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[POP_ERR].

      - name: SLI_INT_PINS_ERR
        value: 0x1F037
        attributes:
          bit_name: "PINS_ERR"
          bit_num: "55"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[PINS_ERR].

      - name: SLI_INT_SPRT0_ERR
        value: 0x1F038
        attributes:
          bit_name: "SPRT0_ERR"
          bit_num: "56"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[SPRT0_ERR].

      - name: SLI_INT_SPRT1_ERR
        value: 0x1F039
        attributes:
          bit_name: "SPRT1_ERR"
          bit_num: "57"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[SPRT1_ERR].

      - name: SLI_INT_SPRT2_ERR
        value: 0x1F03A
        attributes:
          bit_name: "SPRT2_ERR"
          bit_num: "58"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[SPRT2_ERR].

      - name: SLI_INT_SPRT3_ERR
        value: 0x1F03B
        attributes:
          bit_name: "SPRT3_ERR"
          bit_num: "59"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F0000010330)"
          reg_name: "SLI_INT_SUM"
        description: See SLI_INT_SUM[SPRT3_ERR].

      - name: SLI_MEM_INT_CPL0_SBE
        value: 0x1F040
        attributes:
          bit_name: "CPL0_SBE"
          bit_num: "0"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F00000105D0)"
          reg_name: "SLI_MEM_INT_SUM"
        description: See SLI_MEM_INT_SUM[CPL0_SBE].

      - name: SLI_MEM_INT_CPL0_DBE
        value: 0x1F041
        attributes:
          bit_name: "CPL0_DBE"
          bit_num: "1"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F00000105D0)"
          reg_name: "SLI_MEM_INT_SUM"
        description: See SLI_MEM_INT_SUM[CPL0_DBE].

      - name: SLI_MEM_INT_CPL1_SBE
        value: 0x1F042
        attributes:
          bit_name: "CPL1_SBE"
          bit_num: "2"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F00000105D0)"
          reg_name: "SLI_MEM_INT_SUM"
        description: See SLI_MEM_INT_SUM[CPL1_SBE].

      - name: SLI_MEM_INT_CPL1_DBE
        value: 0x1F043
        attributes:
          bit_name: "CPL1_DBE"
          bit_num: "3"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F00000105D0)"
          reg_name: "SLI_MEM_INT_SUM"
        description: See SLI_MEM_INT_SUM[CPL1_DBE].

      - name: SLI_MEM_INT_NPPR_SBE
        value: 0x1F044
        attributes:
          bit_name: "NPPR_SBE"
          bit_num: "4"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F00000105D0)"
          reg_name: "SLI_MEM_INT_SUM"
        description: See SLI_MEM_INT_SUM[NPPR_SBE].

      - name: SLI_MEM_INT_NPPR_DBE
        value: 0x1F045
        attributes:
          bit_name: "NPPR_DBE"
          bit_num: "5"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F00000105D0)"
          reg_name: "SLI_MEM_INT_SUM"
        description: See SLI_MEM_INT_SUM[NPPR_DBE].

      - name: SLI_MEM_INT_TLPC0_SBE
        value: 0x1F046
        attributes:
          bit_name: "TLPC0_SBE"
          bit_num: "6"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F00000105D0)"
          reg_name: "SLI_MEM_INT_SUM"
        description: See SLI_MEM_INT_SUM[TLPC0_SBE].

      - name: SLI_MEM_INT_TLPC0_DBE
        value: 0x1F047
        attributes:
          bit_name: "TLPC0_DBE"
          bit_num: "7"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F00000105D0)"
          reg_name: "SLI_MEM_INT_SUM"
        description: See SLI_MEM_INT_SUM[TLPC0_DBE].

      - name: SLI_MEM_INT_TLPP0_SBE
        value: 0x1F048
        attributes:
          bit_name: "TLPP0_SBE"
          bit_num: "8"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F00000105D0)"
          reg_name: "SLI_MEM_INT_SUM"
        description: See SLI_MEM_INT_SUM[TLPP0_SBE].

      - name: SLI_MEM_INT_TLPP0_DBE
        value: 0x1F049
        attributes:
          bit_name: "TLPP0_DBE"
          bit_num: "9"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F00000105D0)"
          reg_name: "SLI_MEM_INT_SUM"
        description: See SLI_MEM_INT_SUM[TLPP0_DBE].

      - name: SLI_MEM_INT_TLPN0_SBE
        value: 0x1F04A
        attributes:
          bit_name: "TLPN0_SBE"
          bit_num: "10"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F00000105D0)"
          reg_name: "SLI_MEM_INT_SUM"
        description: See SLI_MEM_INT_SUM[TLPN0_SBE].

      - name: SLI_MEM_INT_TLPN0_DBE
        value: 0x1F04B
        attributes:
          bit_name: "TLPN0_DBE"
          bit_num: "11"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F00000105D0)"
          reg_name: "SLI_MEM_INT_SUM"
        description: See SLI_MEM_INT_SUM[TLPN0_DBE].

      - name: SLI_MEM_INT_TLPC1_SBE
        value: 0x1F04C
        attributes:
          bit_name: "TLPC1_SBE"
          bit_num: "12"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F00000105D0)"
          reg_name: "SLI_MEM_INT_SUM"
        description: See SLI_MEM_INT_SUM[TLPC1_SBE].

      - name: SLI_MEM_INT_TLPC1_DBE
        value: 0x1F04D
        attributes:
          bit_name: "TLPC1_DBE"
          bit_num: "13"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F00000105D0)"
          reg_name: "SLI_MEM_INT_SUM"
        description: See SLI_MEM_INT_SUM[TLPC1_DBE].

      - name: SLI_MEM_INT_TLPP1_SBE
        value: 0x1F04E
        attributes:
          bit_name: "TLPP1_SBE"
          bit_num: "14"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F00000105D0)"
          reg_name: "SLI_MEM_INT_SUM"
        description: See SLI_MEM_INT_SUM[TLPP1_SBE].

      - name: SLI_MEM_INT_TLPP1_DBE
        value: 0x1F04F
        attributes:
          bit_name: "TLPP1_DBE"
          bit_num: "15"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F00000105D0)"
          reg_name: "SLI_MEM_INT_SUM"
        description: See SLI_MEM_INT_SUM[TLPP1_DBE].

      - name: SLI_MEM_INT_TLPN1_SBE
        value: 0x1F050
        attributes:
          bit_name: "TLPN1_SBE"
          bit_num: "16"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F00000105D0)"
          reg_name: "SLI_MEM_INT_SUM"
        description: See SLI_MEM_INT_SUM[TLPN1_SBE].

      - name: SLI_MEM_INT_TLPN1_DBE
        value: 0x1F051
        attributes:
          bit_name: "TLPN1_DBE"
          bit_num: "17"
          blk_enum_name: "SLI_INTSN_E"
          major_name: "SLI"
          major_val: "(0x1F)"
          reg_addr: "(0x11F00000105D0)"
          reg_name: "SLI_MEM_INT_SUM"
        description: See SLI_MEM_INT_SUM[TLPN1_DBE].

      - name: KEY_ECC_KED0_SBE
        value: 0x20000
        attributes:
          bit_name: "KED0_SBE"
          bit_num: "0"
          blk_enum_name: "KEY_INTSN_E"
          major_name: "KEY"
          major_val: "(0x20)"
          reg_addr: "(0x1180020000000)"
          reg_name: "KEY_INT_SUM"
        description: See KEY_INT_SUM[KED0_SBE].

      - name: KEY_ECC_KED0_DBE
        value: 0x20001
        attributes:
          bit_name: "KED0_DBE"
          bit_num: "1"
          blk_enum_name: "KEY_INTSN_E"
          major_name: "KEY"
          major_val: "(0x20)"
          reg_addr: "(0x1180020000000)"
          reg_name: "KEY_INT_SUM"
        description: See KEY_INT_SUM[KED0_DBE].

      - name: FPA_ERR_CNT_ADD
        value: 0x28000
        attributes:
          bit_name: "CNT_ADD"
          bit_num: "0"
          blk_enum_name: "FPA_INTSN_E"
          major_name: "FPA"
          major_val: "(0x28)"
          reg_addr: "(0x1280000000040)"
          reg_name: "FPA_ERR_INT"
        description: See FPA_ERR_INT[CNT_ADD].

      - name: FPA_ERR_CNT_SUB
        value: 0x28001
        attributes:
          bit_name: "CNT_SUB"
          bit_num: "1"
          blk_enum_name: "FPA_INTSN_E"
          major_name: "FPA"
          major_val: "(0x28)"
          reg_addr: "(0x1280000000040)"
          reg_name: "FPA_ERR_INT"
        description: See FPA_ERR_INT[CNT_SUB].

      - name: FPA_ERR_HW_ADD
        value: 0x28002
        attributes:
          bit_name: "HW_ADD"
          bit_num: "2"
          blk_enum_name: "FPA_INTSN_E"
          major_name: "FPA"
          major_val: "(0x28)"
          reg_addr: "(0x1280000000040)"
          reg_name: "FPA_ERR_INT"
        description: See FPA_ERR_INT[HW_ADD].

      - name: FPA_ERR_HW_SUB
        value: 0x28003
        attributes:
          bit_name: "HW_SUB"
          bit_num: "3"
          blk_enum_name: "FPA_INTSN_E"
          major_name: "FPA"
          major_val: "(0x28)"
          reg_addr: "(0x1280000000040)"
          reg_name: "FPA_ERR_INT"
        description: See FPA_ERR_INT[HW_SUB].

      - name: FPA_ERR_RAM_SBE(0..19)
        value: 0x28040 + a
        attributes:
          bit_name: "RAM_SBE<a>"
          bit_num: "0+a"
          blk_enum_name: "FPA_INTSN_E"
          major_name: "FPA"
          major_val: "(0x28)"
          reg_addr: "(0x1280000000068)"
          reg_name: "FPA_ECC_INT"
        description: See FPA_ECC_INT[RAM_SBE<a>].

      - name: FPA_ERR_RAM_DBE(0..19)
        value: 0x28060 + a
        attributes:
          bit_name: "RAM_DBE<a>"
          bit_num: "32+a"
          blk_enum_name: "FPA_INTSN_E"
          major_name: "FPA"
          major_val: "(0x28)"
          reg_addr: "(0x1280000000068)"
          reg_name: "FPA_ECC_INT"
        description: See FPA_ECC_INT[RAM_DBE<a>].

      - name: FPA_POOL(0..63)_OVFLS
        value: 0x28800 + a
        attributes:
          bit_name: "OVFLS"
          bit_num: "0"
          blk_enum_name: "FPA_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "FPA"
          major_val: "(0x28)"
          reg_addr: "(0x1280010A00000|a<<3)"
          reg_name: "FPA_POOL(0..63)_INT"
        description: See FPA_POOL(0..63)_INT[OVFLS].

      - name: FPA_POOL(0..63)_CRCERR
        value: 0x28840 + a
        attributes:
          bit_name: "CRCERR"
          bit_num: "1"
          blk_enum_name: "FPA_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "FPA"
          major_val: "(0x28)"
          reg_addr: "(0x1280010A00000|a<<3)"
          reg_name: "FPA_POOL(0..63)_INT"
        description: See FPA_POOL(0..63)_INT[CRCERR].

      - name: FPA_POOL(0..63)_RANGE
        value: 0x28880 + a
        attributes:
          bit_name: "RANGE"
          bit_num: "2"
          blk_enum_name: "FPA_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "FPA"
          major_val: "(0x28)"
          reg_addr: "(0x1280010A00000|a<<3)"
          reg_name: "FPA_POOL(0..63)_INT"
        description: See FPA_POOL(0..63)_INT[RANGE].

      - name: FPA_POOL(0..63)_THRESH
        value: 0x288C0 + a
        attributes:
          bit_name: "THRESH"
          bit_num: "3"
          blk_enum_name: "FPA_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "FPA"
          major_val: "(0x28)"
          reg_addr: "(0x1280010A00000|a<<3)"
          reg_name: "FPA_POOL(0..63)_INT"
        description: See FPA_POOL(0..63)_INT[THRESH].

      - name: FPA_AURA(0..1023)_THRESH
        value: 0x29000 + a
        attributes:
          bit_name: "THRESH"
          bit_num: "0"
          blk_enum_name: "FPA_INTSN_E"
          cib_rtl_module: "none"
          intsn_lsb_mismatch: "True"
          major_name: "FPA_AURA"
          major_val: "(0x29)"
          reg_addr: "(0x1280020600000|a<<3)"
          reg_name: "FPA_AURA(0..1023)_INT"
        description: See FPA_AURA(0..1023)_INT[THRESH].

      - name: DFA_ERROR_DBLOVF
        value: 0x37000
        attributes:
          bit_name: "DBLOVF"
          bit_num: "0"
          blk_enum_name: "DFA_INTSN_E"
          cib_rtl_module: "dfa"
          major_name: "DFA"
          major_val: "(0x37)"
          reg_addr: "(0x1180037000028)"
          reg_name: "DFA_ERROR"
        description: See DFA_ERROR[DBLOVF].

      - name: DFA_ERROR_DC0PERR(0..2)
        value: 0x37001 + a
        attributes:
          bit_name: "DC0PERR<a>"
          bit_num: "1+a"
          blk_enum_name: "DFA_INTSN_E"
          cib_rtl_module: "dfa"
          exempt_natural_alignment: "a"
          major_name: "DFA"
          major_val: "(0x37)"
          reg_addr: "(0x1180037000028)"
          reg_name: "DFA_ERROR"
        description: See DFA_ERROR[DC0PERR<a>].

      - name: DFA_ERROR_DC1PERR(0..2)
        value: 0x37004 + a
        attributes:
          bit_name: "DC1PERR<a>"
          bit_num: "4+a"
          blk_enum_name: "DFA_INTSN_E"
          cib_rtl_module: "dfa"
          major_name: "DFA"
          major_val: "(0x37)"
          reg_addr: "(0x1180037000028)"
          reg_name: "DFA_ERROR"
        description: See DFA_ERROR[DC1PERR<a>].

      - name: DFA_ERROR_DC2PERR(0..2)
        value: 0x37007 + a
        attributes:
          bit_name: "DC2PERR<a>"
          bit_num: "7+a"
          blk_enum_name: "DFA_INTSN_E"
          cib_rtl_module: "dfa"
          exempt_natural_alignment: "a"
          major_name: "DFA"
          major_val: "(0x37)"
          reg_addr: "(0x1180037000028)"
          reg_name: "DFA_ERROR"
        description: See DFA_ERROR[DC2PERR<a>].

      - name: DFA_ERROR_DC3PERR(0..2)
        value: 0x3700A + a
        attributes:
          bit_name: "DC3PERR<a>"
          bit_num: "10+a"
          blk_enum_name: "DFA_INTSN_E"
          cib_rtl_module: "dfa"
          exempt_natural_alignment: "a"
          major_name: "DFA"
          major_val: "(0x37)"
          reg_addr: "(0x1180037000028)"
          reg_name: "DFA_ERROR"
        description: See DFA_ERROR[DC3PERR<a>].

      - name: DFA_ERROR_DLC0_OVFERR
        value: 0x3700D
        attributes:
          bit_name: "DLC0_OVFERR"
          bit_num: "13"
          blk_enum_name: "DFA_INTSN_E"
          cib_rtl_module: "dfa"
          major_name: "DFA"
          major_val: "(0x37)"
          reg_addr: "(0x1180037000028)"
          reg_name: "DFA_ERROR"
        description: See DFA_ERROR[DLC0_OVFERR].

      - name: DFA_ERROR_DLC1_OVFERR
        value: 0x3700E
        attributes:
          bit_name: "DLC1_OVFERR"
          bit_num: "14"
          blk_enum_name: "DFA_INTSN_E"
          cib_rtl_module: "dfa"
          major_name: "DFA"
          major_val: "(0x37)"
          reg_addr: "(0x1180037000028)"
          reg_name: "DFA_ERROR"
        description: See DFA_ERROR[DLC1_OVFERR].

      - name: DFA_ERROR_DFANXM
        value: 0x37011
        attributes:
          bit_name: "DFANXM"
          bit_num: "17"
          blk_enum_name: "DFA_INTSN_E"
          cib_rtl_module: "dfa"
          major_name: "DFA"
          major_val: "(0x37)"
          reg_addr: "(0x1180037000028)"
          reg_name: "DFA_ERROR"
        description: See DFA_ERROR[DFANXM].

      - name: DFA_ERROR_REPLERR
        value: 0x37012
        attributes:
          bit_name: "REPLERR"
          bit_num: "18"
          blk_enum_name: "DFA_INTSN_E"
          cib_rtl_module: "dfa"
          major_name: "DFA"
          major_val: "(0x37)"
          reg_addr: "(0x1180037000028)"
          reg_name: "DFA_ERROR"
        description: See DFA_ERROR[REPLERR].

      - name: DFA_ERROR_OSMERR
        value: 0x37013
        attributes:
          bit_name: "OSMERR"
          bit_num: "19"
          blk_enum_name: "DFA_INTSN_E"
          cib_rtl_module: "dfa"
          major_name: "DFA"
          major_val: "(0x37)"
          reg_addr: "(0x1180037000028)"
          reg_name: "DFA_ERROR"
        description: See DFA_ERROR[OSMERR].

      - name: ZIP_ECCE_IQF_SBE
        value: 0x38000
        attributes:
          bit_name: "IQF_SBE"
          bit_num: "0"
          blk_enum_name: "ZIP_INTSN_E"
          cib_rtl_module: "zip"
          major_name: "ZIP"
          major_val: "(0x38)"
          reg_addr: "(0x1180038000578)"
          reg_name: "ZIP_ECCE_INT"
        description: See ZIP_ECCE_INT[IQF_SBE].

      - name: ZIP_ECCE_IQF_DBE
        value: 0x38001
        attributes:
          bit_name: "IQF_DBE"
          bit_num: "1"
          blk_enum_name: "ZIP_INTSN_E"
          cib_rtl_module: "zip"
          major_name: "ZIP"
          major_val: "(0x38)"
          reg_addr: "(0x1180038000578)"
          reg_name: "ZIP_ECCE_INT"
        description: See ZIP_ECCE_INT[IQF_DBE].

      - name: ZIP_ECCE_IDF_SBE
        value: 0x38002
        attributes:
          bit_name: "IDF_SBE"
          bit_num: "2"
          blk_enum_name: "ZIP_INTSN_E"
          cib_rtl_module: "zip"
          major_name: "ZIP"
          major_val: "(0x38)"
          reg_addr: "(0x1180038000578)"
          reg_name: "ZIP_ECCE_INT"
        description: See ZIP_ECCE_INT[IDF_SBE].

      - name: ZIP_ECCE_IDF_DBE
        value: 0x38003
        attributes:
          bit_name: "IDF_DBE"
          bit_num: "3"
          blk_enum_name: "ZIP_INTSN_E"
          cib_rtl_module: "zip"
          major_name: "ZIP"
          major_val: "(0x38)"
          reg_addr: "(0x1180038000578)"
          reg_name: "ZIP_ECCE_INT"
        description: See ZIP_ECCE_INT[IDF_DBE].

      - name: ZIP_ECCE_GPF_SBE
        value: 0x38004
        attributes:
          bit_name: "GPF_SBE"
          bit_num: "4"
          blk_enum_name: "ZIP_INTSN_E"
          cib_rtl_module: "zip"
          major_name: "ZIP"
          major_val: "(0x38)"
          reg_addr: "(0x1180038000578)"
          reg_name: "ZIP_ECCE_INT"
        description: See ZIP_ECCE_INT[GPF_SBE].

      - name: ZIP_ECCE_GPF_DBE
        value: 0x38005
        attributes:
          bit_name: "GPF_DBE"
          bit_num: "5"
          blk_enum_name: "ZIP_INTSN_E"
          cib_rtl_module: "zip"
          major_name: "ZIP"
          major_val: "(0x38)"
          reg_addr: "(0x1180038000578)"
          reg_name: "ZIP_ECCE_INT"
        description: See ZIP_ECCE_INT[GPF_DBE].

      - name: ZIP_FIFE_ASSERTS(0..53)
        value: 0x38040 + a
        attributes:
          bit_name: "ASSERTS<a>"
          bit_num: "0+a"
          blk_enum_name: "ZIP_INTSN_E"
          cib_rtl_module: "zip"
          major_name: "ZIP"
          major_val: "(0x38)"
          reg_addr: "(0x1180038000078)"
          reg_name: "ZIP_FIFE_INT"
        description: See ZIP_FIFE_INT[ASSERTS<a>].

      - name: ZIP_QUE(0..7)_DBL_OVF
        value: 0x38080 + a
        attributes:
          bit_name: "DBL_OVF"
          bit_num: "0"
          blk_enum_name: "ZIP_INTSN_E"
          cib_rtl_module: "zip"
          intsn_lsb_mismatch: "True"
          major_name: "ZIP"
          major_val: "(0x38)"
          reg_addr: "(0x1180038001600+a*0x8)"
          reg_name: "ZIP_QUE(0..7)_ERR_INT"
        description: See ZIP_QUE(0..7)_ERR_INT[DBL_OVF].

      - name: ZIP_QUE(0..7)_ECC_DBE
        value: 0x380C0 + a
        attributes:
          bit_name: "ECC_DBE"
          bit_num: "1"
          blk_enum_name: "ZIP_INTSN_E"
          cib_rtl_module: "zip"
          intsn_lsb_mismatch: "True"
          major_name: "ZIP"
          major_val: "(0x38)"
          reg_addr: "(0x1180038001600+a*0x8)"
          reg_name: "ZIP_QUE(0..7)_ERR_INT"
        description: See ZIP_QUE(0..7)_ERR_INT[ECC_DBE].

      - name: PKI_GEN_PKTDRP
        value: 0x44000
        attributes:
          bit_name: "PKTDRP"
          bit_num: "0"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000020)"
          reg_name: "PKI_GEN_INT"
        description: See PKI_GEN_INT[PKTDRP].

      - name: PKI_GEN_CRCERR
        value: 0x44001
        attributes:
          bit_name: "CRCERR"
          bit_num: "1"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000020)"
          reg_name: "PKI_GEN_INT"
        description: See PKI_GEN_INT[CRCERR].

      - name: PKI_GEN_BCKPRS
        value: 0x44002
        attributes:
          bit_name: "BCKPRS"
          bit_num: "2"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000020)"
          reg_name: "PKI_GEN_INT"
        description: See PKI_GEN_INT[BCKPRS].

      - name: PKI_GEN_SOP
        value: 0x44003
        attributes:
          bit_name: "SOP"
          bit_num: "3"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000020)"
          reg_name: "PKI_GEN_INT"
        description: See PKI_GEN_INT[SOP].

      - name: PKI_GEN_EOP
        value: 0x44004
        attributes:
          bit_name: "EOP"
          bit_num: "4"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000020)"
          reg_name: "PKI_GEN_INT"
        description: See PKI_GEN_INT[EOP].

      - name: PKI_GEN_DAT
        value: 0x44005
        attributes:
          bit_name: "DAT"
          bit_num: "5"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000020)"
          reg_name: "PKI_GEN_INT"
        description: See PKI_GEN_INT[DAT].

      - name: PKI_GEN_DRP_NOAVAIL
        value: 0x44006
        attributes:
          bit_name: "DRP_NOAVAIL"
          bit_num: "6"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000020)"
          reg_name: "PKI_GEN_INT"
        description: See PKI_GEN_INT[DRP_NOAVAIL].

      - name: PKI_GEN_X2P_REQ_OFL
        value: 0x44007
        attributes:
          bit_name: "X2P_REQ_OFL"
          bit_num: "7"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000020)"
          reg_name: "PKI_GEN_INT"
        description: See PKI_GEN_INT[X2P_REQ_OFL].

      - name: PKI_GEN_MEMOUT_ERR
        value: 0x44008
        attributes:
          bit_name: "MEMOUT_ERR"
          bit_num: "8"
          blk_enum_name: "PKI_INTSN_E"
          chip_pass: "o78>=2.0"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000020)"
          reg_name: "PKI_GEN_INT"
        description: See PKI_GEN_INT[MEMOUT_ERR].

      - name: PKI_ECC0_ASM_SBE
        value: 0x44040
        attributes:
          bit_name: "ASM_SBE"
          bit_num: "0"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000040)"
          reg_name: "PKI_ECC_INT0"
        description: See PKI_ECC_INT0[ASM_SBE].

      - name: PKI_ECC0_ASM_DBE
        value: 0x44041
        attributes:
          bit_name: "ASM_DBE"
          bit_num: "1"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000040)"
          reg_name: "PKI_ECC_INT0"
        description: See PKI_ECC_INT0[ASM_DBE].

      - name: PKI_ECC0_KMEM_SBE
        value: 0x44042
        attributes:
          bit_name: "KMEM_SBE"
          bit_num: "2"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000040)"
          reg_name: "PKI_ECC_INT0"
        description: See PKI_ECC_INT0[KMEM_SBE].

      - name: PKI_ECC0_KMEM_DBE
        value: 0x44043
        attributes:
          bit_name: "KMEM_DBE"
          bit_num: "3"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000040)"
          reg_name: "PKI_ECC_INT0"
        description: See PKI_ECC_INT0[KMEM_DBE].

      - name: PKI_ECC0_NXTBLK_SBE
        value: 0x44044
        attributes:
          bit_name: "NXTBLK_SBE"
          bit_num: "4"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000040)"
          reg_name: "PKI_ECC_INT0"
        description: See PKI_ECC_INT0[NXTBLK_SBE].

      - name: PKI_ECC0_NXTBLK_DBE
        value: 0x44045
        attributes:
          bit_name: "NXTBLK_DBE"
          bit_num: "5"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000040)"
          reg_name: "PKI_ECC_INT0"
        description: See PKI_ECC_INT0[NXTBLK_DBE].

      - name: PKI_ECC0_CURPTAG_SBE
        value: 0x44046
        attributes:
          bit_name: "CURPTAG_SBE"
          bit_num: "6"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000040)"
          reg_name: "PKI_ECC_INT0"
        description: See PKI_ECC_INT0[CURPTAG_SBE].

      - name: PKI_ECC0_CURPTAG_DBE
        value: 0x44047
        attributes:
          bit_name: "CURPTAG_DBE"
          bit_num: "7"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000040)"
          reg_name: "PKI_ECC_INT0"
        description: See PKI_ECC_INT0[CURPTAG_DBE].

      - name: PKI_ECC0_NXTPTAG_SBE
        value: 0x44048
        attributes:
          bit_name: "NXTPTAG_SBE"
          bit_num: "8"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000040)"
          reg_name: "PKI_ECC_INT0"
        description: See PKI_ECC_INT0[NXTPTAG_SBE].

      - name: PKI_ECC0_NXTPTAG_DBE
        value: 0x44049
        attributes:
          bit_name: "NXTPTAG_DBE"
          bit_num: "9"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000040)"
          reg_name: "PKI_ECC_INT0"
        description: See PKI_ECC_INT0[NXTPTAG_DBE].

      - name: PKI_ECC0_WADR_SBE
        value: 0x4404A
        attributes:
          bit_name: "WADR_SBE"
          bit_num: "10"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000040)"
          reg_name: "PKI_ECC_INT0"
        description: See PKI_ECC_INT0[WADR_SBE].

      - name: PKI_ECC0_WADR_DBE
        value: 0x4404B
        attributes:
          bit_name: "WADR_DBE"
          bit_num: "11"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000040)"
          reg_name: "PKI_ECC_INT0"
        description: See PKI_ECC_INT0[WADR_DBE].

      - name: PKI_ECC0_PBE_SBE
        value: 0x4404C
        attributes:
          bit_name: "PBE_SBE"
          bit_num: "12"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000040)"
          reg_name: "PKI_ECC_INT0"
        description: See PKI_ECC_INT0[PBE_SBE].

      - name: PKI_ECC0_PBE_DBE
        value: 0x4404D
        attributes:
          bit_name: "PBE_DBE"
          bit_num: "13"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000040)"
          reg_name: "PKI_ECC_INT0"
        description: See PKI_ECC_INT0[PBE_DBE].

      - name: PKI_ECC0_LDFIF_SBE
        value: 0x4404E
        attributes:
          bit_name: "LDFIF_SBE"
          bit_num: "14"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000040)"
          reg_name: "PKI_ECC_INT0"
        description: See PKI_ECC_INT0[LDFIF_SBE].

      - name: PKI_ECC0_LDFIF_DBE
        value: 0x4404F
        attributes:
          bit_name: "LDFIF_DBE"
          bit_num: "15"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pfe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000040)"
          reg_name: "PKI_ECC_INT0"
        description: See PKI_ECC_INT0[LDFIF_DBE].

      - name: PKI_ECC1_QPG_SBE
        value: 0x44100
        attributes:
          bit_name: "QPG_SBE"
          bit_num: "0"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[QPG_SBE].

      - name: PKI_ECC1_QPG_DBE
        value: 0x44101
        attributes:
          bit_name: "QPG_DBE"
          bit_num: "1"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[QPG_DBE].

      - name: PKI_ECC1_STYLEWQ_SBE
        value: 0x44102
        attributes:
          bit_name: "STYLEWQ_SBE"
          bit_num: "2"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[STYLEWQ_SBE].

      - name: PKI_ECC1_STYLEWQ_DBE
        value: 0x44103
        attributes:
          bit_name: "STYLEWQ_DBE"
          bit_num: "3"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[STYLEWQ_DBE].

      - name: PKI_ECC1_PBTAG_SBE
        value: 0x44104
        attributes:
          bit_name: "PBTAG_SBE"
          bit_num: "4"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[PBTAG_SBE].

      - name: PKI_ECC1_PBTAG_DBE
        value: 0x44105
        attributes:
          bit_name: "PBTAG_DBE"
          bit_num: "5"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[PBTAG_DBE].

      - name: PKI_ECC1_CHAN_SBE
        value: 0x44106
        attributes:
          bit_name: "CHAN_SBE"
          bit_num: "6"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[CHAN_SBE].

      - name: PKI_ECC1_CHAN_DBE
        value: 0x44107
        attributes:
          bit_name: "CHAN_DBE"
          bit_num: "7"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[CHAN_DBE].

      - name: PKI_ECC1_AURA_SBE
        value: 0x44108
        attributes:
          bit_name: "AURA_SBE"
          bit_num: "8"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[AURA_SBE].

      - name: PKI_ECC1_AURA_DBE
        value: 0x44109
        attributes:
          bit_name: "AURA_DBE"
          bit_num: "9"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[AURA_DBE].

      - name: PKI_ECC1_TAG_SBE
        value: 0x4410A
        attributes:
          bit_name: "TAG_SBE"
          bit_num: "10"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[TAG_SBE].

      - name: PKI_ECC1_TAG_DBE
        value: 0x4410B
        attributes:
          bit_name: "TAG_DBE"
          bit_num: "11"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[TAG_DBE].

      - name: PKI_ECC1_PKTWQ_SBE
        value: 0x44110
        attributes:
          bit_name: "PKTWQ_SBE"
          bit_num: "16"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[PKTWQ_SBE].

      - name: PKI_ECC1_PKTWQ_DBE
        value: 0x44111
        attributes:
          bit_name: "PKTWQ_DBE"
          bit_num: "17"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[PKTWQ_DBE].

      - name: PKI_ECC1_PLC_SBE
        value: 0x44112
        attributes:
          bit_name: "PLC_SBE"
          bit_num: "18"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[PLC_SBE].

      - name: PKI_ECC1_PLC_DBE
        value: 0x44113
        attributes:
          bit_name: "PLC_DBE"
          bit_num: "19"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[PLC_DBE].

      - name: PKI_ECC1_BPID_SBE
        value: 0x4411A
        attributes:
          bit_name: "BPID_SBE"
          bit_num: "26"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[BPID_SBE].

      - name: PKI_ECC1_BPID_DBE
        value: 0x4411B
        attributes:
          bit_name: "BPID_DBE"
          bit_num: "27"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[BPID_DBE].

      - name: PKI_ECC1_DOA_SBE
        value: 0x4411C
        attributes:
          bit_name: "DOA_SBE"
          bit_num: "28"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[DOA_SBE].

      - name: PKI_ECC1_DOA_DBE
        value: 0x4411D
        attributes:
          bit_name: "DOA_DBE"
          bit_num: "29"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[DOA_DBE].

      - name: PKI_ECC1_WQEOUT_SBE
        value: 0x4411E
        attributes:
          bit_name: "WQEOUT_SBE"
          bit_num: "30"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[WQEOUT_SBE].

      - name: PKI_ECC1_WQEOUT_DBE
        value: 0x4411F
        attributes:
          bit_name: "WQEOUT_DBE"
          bit_num: "31"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[WQEOUT_DBE].

      - name: PKI_ECC1_SWS_SBE
        value: 0x44120
        attributes:
          bit_name: "SWS_SBE"
          bit_num: "32"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[SWS_SBE].

      - name: PKI_ECC1_SWS_DBE
        value: 0x44121
        attributes:
          bit_name: "SWS_DBE"
          bit_num: "33"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pbe"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000048)"
          reg_name: "PKI_ECC_INT1"
        description: See PKI_ECC_INT1[SWS_DBE].

      - name: PKI_ECC2_IMEM_SBE
        value: 0x44200
        attributes:
          bit_name: "IMEM_SBE"
          bit_num: "0"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pix"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000050)"
          reg_name: "PKI_ECC_INT2"
        description: See PKI_ECC_INT2[IMEM_SBE].

      - name: PKI_ECC2_IMEM_DBE
        value: 0x44201
        attributes:
          bit_name: "IMEM_DBE"
          bit_num: "1"
          blk_enum_name: "PKI_INTSN_E"
          cib_rtl_module: "pki_pix"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x1180044000050)"
          reg_name: "PKI_ECC_INT2"
        description: See PKI_ECC_INT2[IMEM_DBE].

      - name: PKI_CL(0..3)_INT_PCAM_CONF(0..1)
        value: 0x44800 | a<<8 | b
        attributes:
          bit_name: "PCAM_CONF<b>"
          bit_num: "0+b"
          blk_enum_name: "PKI_INTSN_E"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x118004400C000|a<<16)"
          reg_name: "PKI_CL(0..3)_INT"
        description: See PKI_CL(0..3)_INT[PCAM_CONF<b>].

      - name: PKI_CL(0..3)_INT_SCHED_CONF
        value: 0x44802 | a<<8
        attributes:
          bit_name: "SCHED_CONF"
          bit_num: "2"
          blk_enum_name: "PKI_INTSN_E"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x118004400C000|a<<16)"
          reg_name: "PKI_CL(0..3)_INT"
        description: See PKI_CL(0..3)_INT[SCHED_CONF].

      - name: PKI_CL(0..3)_INT_IPTINT
        value: 0x44803 | a<<8
        attributes:
          bit_name: "IPTINT"
          bit_num: "3"
          blk_enum_name: "PKI_INTSN_E"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x118004400C000|a<<16)"
          reg_name: "PKI_CL(0..3)_INT"
        description: See PKI_CL(0..3)_INT[IPTINT].

      - name: PKI_CL(0..3)_INT_TRAPZ
        value: 0x44804 | a<<8
        attributes:
          bit_name: "TRAPZ"
          bit_num: "4"
          blk_enum_name: "PKI_INTSN_E"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x118004400C000|a<<16)"
          reg_name: "PKI_CL(0..3)_INT"
        description: |
          Reserved. INTERNAL: Deprecated. See PKI_CL(0..3)_INT[TRAPZ].

      - name: PKI_CL(0..3)_ECC_RF_PERR
        value: 0x44840 | a<<8
        attributes:
          bit_name: "RF_PERR"
          bit_num: "0"
          blk_enum_name: "PKI_INTSN_E"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x118004400C010|a<<16)"
          reg_name: "PKI_CL(0..3)_ECC_INT"
        description: See PKI_CL(0..3)_ECC_INT[RF_PERR].

      - name: PKI_CL(0..3)_ECC_DMEM_PERR
        value: 0x44841 | a<<8
        attributes:
          bit_name: "DMEM_PERR"
          bit_num: "1"
          blk_enum_name: "PKI_INTSN_E"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x118004400C010|a<<16)"
          reg_name: "PKI_CL(0..3)_ECC_INT"
        description: See PKI_CL(0..3)_ECC_INT[DMEM_PERR].

      - name: PKI_CL(0..3)_ECC_SMEM_SBE
        value: 0x44842 | a<<8
        attributes:
          bit_name: "SMEM_SBE"
          bit_num: "2"
          blk_enum_name: "PKI_INTSN_E"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x118004400C010|a<<16)"
          reg_name: "PKI_CL(0..3)_ECC_INT"
        description: See PKI_CL(0..3)_ECC_INT[SMEM_SBE].

      - name: PKI_CL(0..3)_ECC_SMEM_DBE
        value: 0x44843 | a<<8
        attributes:
          bit_name: "SMEM_DBE"
          bit_num: "3"
          blk_enum_name: "PKI_INTSN_E"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x118004400C010|a<<16)"
          reg_name: "PKI_CL(0..3)_ECC_INT"
        description: See PKI_CL(0..3)_ECC_INT[SMEM_DBE].

      - name: PKI_CL(0..3)_ECC_PCAM0_SBE
        value: 0x44844 | a<<8
        attributes:
          bit_name: "PCAM0_SBE"
          bit_num: "4"
          blk_enum_name: "PKI_INTSN_E"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x118004400C010|a<<16)"
          reg_name: "PKI_CL(0..3)_ECC_INT"
        description: See PKI_CL(0..3)_ECC_INT[PCAM0_SBE].

      - name: PKI_CL(0..3)_ECC_PCAM0_DBE
        value: 0x44845 | a<<8
        attributes:
          bit_name: "PCAM0_DBE"
          bit_num: "5"
          blk_enum_name: "PKI_INTSN_E"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x118004400C010|a<<16)"
          reg_name: "PKI_CL(0..3)_ECC_INT"
        description: See PKI_CL(0..3)_ECC_INT[PCAM0_DBE].

      - name: PKI_CL(0..3)_ECC_PCAM1_SBE
        value: 0x44846 | a<<8
        attributes:
          bit_name: "PCAM1_SBE"
          bit_num: "6"
          blk_enum_name: "PKI_INTSN_E"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x118004400C010|a<<16)"
          reg_name: "PKI_CL(0..3)_ECC_INT"
        description: See PKI_CL(0..3)_ECC_INT[PCAM1_SBE].

      - name: PKI_CL(0..3)_ECC_PCAM1_DBE
        value: 0x44847 | a<<8
        attributes:
          bit_name: "PCAM1_DBE"
          bit_num: "7"
          blk_enum_name: "PKI_INTSN_E"
          major_name: "PKI"
          major_val: "(0x44)"
          reg_addr: "(0x118004400C010|a<<16)"
          reg_name: "PKI_CL(0..3)_ECC_INT"
        description: See PKI_CL(0..3)_ECC_INT[PCAM1_DBE].

      - name: HNA_ERROR_DBLOVF
        value: 0x47000
        attributes:
          bit_name: "DBLOVF"
          bit_num: "0"
          blk_enum_name: "HNA_INTSN_E"
          cib_rtl_module: "hna"
          major_name: "HNA"
          major_val: "(0x47)"
          reg_addr: "(0x1180047000028)"
          reg_name: "HNA_ERROR"
        description: See HNA_ERROR[DBLOVF].

      - name: HNA_ERROR_SVSTCK_SBE
        value: 0x47001
        attributes:
          bit_name: "HPU_SVSTCK_SBE"
          bit_num: "1"
          blk_enum_name: "HNA_INTSN_E"
          cib_rtl_module: "hna"
          major_name: "HNA"
          major_val: "(0x47)"
          reg_addr: "(0x1180047000028)"
          reg_name: "HNA_ERROR"
        description: See HNA_ERROR[HPU_SVSTCK_SBE].

      - name: HNA_ERROR_SVSTCK_DBE
        value: 0x47002
        attributes:
          bit_name: "HPU_SVSTCK_DBE"
          bit_num: "2"
          blk_enum_name: "HNA_INTSN_E"
          cib_rtl_module: "hna"
          major_name: "HNA"
          major_val: "(0x47)"
          reg_addr: "(0x1180047000028)"
          reg_name: "HNA_ERROR"
        description: See HNA_ERROR[HPU_SVSTCK_DBE].

      - name: HNA_ERROR_RNSTCK_SBE
        value: 0x47003
        attributes:
          bit_name: "HPU_RNSTCK_SBE"
          bit_num: "3"
          blk_enum_name: "HNA_INTSN_E"
          cib_rtl_module: "hna"
          major_name: "HNA"
          major_val: "(0x47)"
          reg_addr: "(0x1180047000028)"
          reg_name: "HNA_ERROR"
        description: See HNA_ERROR[HPU_RNSTCK_SBE].

      - name: HNA_ERROR_RNSTCK_DBE
        value: 0x47004
        attributes:
          bit_name: "HPU_RNSTCK_DBE"
          bit_num: "4"
          blk_enum_name: "HNA_INTSN_E"
          cib_rtl_module: "hna"
          major_name: "HNA"
          major_val: "(0x47)"
          reg_addr: "(0x1180047000028)"
          reg_name: "HNA_ERROR"
        description: See HNA_ERROR[HPU_RNSTCK_DBE].

      - name: HNA_ERROR_PDB_PAR_ERR
        value: 0x47005
        attributes:
          bit_name: "HPU_PDB_PAR_ERR"
          bit_num: "5"
          blk_enum_name: "HNA_INTSN_E"
          cib_rtl_module: "hna"
          major_name: "HNA"
          major_val: "(0x47)"
          reg_addr: "(0x1180047000028)"
          reg_name: "HNA_ERROR"
        description: See HNA_ERROR[HPU_PDB_PAR_ERR].

      - name: HNA_ERROR_INST_ERR
        value: 0x4700B
        attributes:
          bit_name: "HNA_INST_ERR"
          bit_num: "11"
          blk_enum_name: "HNA_INTSN_E"
          cib_rtl_module: "hna"
          major_name: "HNA"
          major_val: "(0x47)"
          reg_addr: "(0x1180047000028)"
          reg_name: "HNA_ERROR"
        description: See HNA_ERROR[HNA_INST_ERR].

      - name: HNA_ERROR_HNC_OVFERR
        value: 0x4700C
        attributes:
          bit_name: "HNC_OVFERR"
          bit_num: "12"
          blk_enum_name: "HNA_INTSN_E"
          cib_rtl_module: "hna"
          major_name: "HNA"
          major_val: "(0x47)"
          reg_addr: "(0x1180047000028)"
          reg_name: "HNA_ERROR"
        description: See HNA_ERROR[HNC_OVFERR].

      - name: HNA_ERROR_DLC0_OVFERR
        value: 0x4700D
        attributes:
          bit_name: "DLC0_OVFERR"
          bit_num: "13"
          blk_enum_name: "HNA_INTSN_E"
          cib_rtl_module: "hna"
          major_name: "HNA"
          major_val: "(0x47)"
          reg_addr: "(0x1180047000028)"
          reg_name: "HNA_ERROR"
        description: See HNA_ERROR[DLC0_OVFERR].

      - name: HNA_ERROR_DLC1_OVFERR
        value: 0x4700E
        attributes:
          bit_name: "DLC1_OVFERR"
          bit_num: "14"
          blk_enum_name: "HNA_INTSN_E"
          cib_rtl_module: "hna"
          major_name: "HNA"
          major_val: "(0x47)"
          reg_addr: "(0x1180047000028)"
          reg_name: "HNA_ERROR"
        description: See HNA_ERROR[DLC1_OVFERR].

      - name: HNA_ERROR_DLC0_DBE
        value: 0x4700F
        attributes:
          bit_name: "DLC0_DBE"
          bit_num: "15"
          blk_enum_name: "HNA_INTSN_E"
          cib_rtl_module: "hna"
          major_name: "HNA"
          major_val: "(0x47)"
          reg_addr: "(0x1180047000028)"
          reg_name: "HNA_ERROR"
        description: See HNA_ERROR[DLC0_DBE].

      - name: HNA_ERROR_DLC1_DBE
        value: 0x47010
        attributes:
          bit_name: "DLC1_DBE"
          bit_num: "16"
          blk_enum_name: "HNA_INTSN_E"
          cib_rtl_module: "hna"
          major_name: "HNA"
          major_val: "(0x47)"
          reg_addr: "(0x1180047000028)"
          reg_name: "HNA_ERROR"
        description: See HNA_ERROR[DLC1_DBE].

      - name: HNA_ERROR_HNANXM
        value: 0x47011
        attributes:
          bit_name: "HNANXM"
          bit_num: "17"
          blk_enum_name: "HNA_INTSN_E"
          cib_rtl_module: "hna"
          major_name: "HNA"
          major_val: "(0x47)"
          reg_addr: "(0x1180047000028)"
          reg_name: "HNA_ERROR"
        description: See HNA_ERROR[HNANXM].

      - name: HNA_ERROR_REPLERR
        value: 0x47012
        attributes:
          bit_name: "REPLERR"
          bit_num: "18"
          blk_enum_name: "HNA_INTSN_E"
          cib_rtl_module: "hna"
          major_name: "HNA"
          major_val: "(0x47)"
          reg_addr: "(0x1180047000028)"
          reg_name: "HNA_ERROR"
        description: See HNA_ERROR[REPLERR].

      - name: HNA_ERROR_OSMERR
        value: 0x47013
        attributes:
          bit_name: "OSMERR"
          bit_num: "19"
          blk_enum_name: "HNA_INTSN_E"
          cib_rtl_module: "hna"
          major_name: "HNA"
          major_val: "(0x47)"
          reg_addr: "(0x1180047000028)"
          reg_name: "HNA_ERROR"
        description: See HNA_ERROR[OSMERR].

      - name: HNA_ERROR_HNC_PARERR
        value: 0x47014
        attributes:
          bit_name: "HNC_PARERR"
          bit_num: "20"
          blk_enum_name: "HNA_INTSN_E"
          cib_rtl_module: "hna"
          major_name: "HNA"
          major_val: "(0x47)"
          reg_addr: "(0x1180047000028)"
          reg_name: "HNA_ERROR"
        description: See HNA_ERROR[HNC_PARERR].

      - name: PKO_LUT_SBE_CMB0
        value: 0x50000
        attributes:
          bit_name: "LUT_SBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_lut"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x1540000BFFFE8)"
          reg_name: "PKO_LUT_ECC_SBE_STS_CMB0"
        description: See PKO_LUT_ECC_SBE_STS_CMB0[LUT_SBE_CMB0].

      - name: PKO_LUT_DBE_CMB0
        value: 0x50001
        attributes:
          bit_name: "LUT_DBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_lut"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x1540000BFFFD8)"
          reg_name: "PKO_LUT_ECC_DBE_STS_CMB0"
        description: See PKO_LUT_ECC_DBE_STS_CMB0[LUT_DBE_CMB0].

      - name: PKO_PSE_DQ_SBE_CMB0
        value: 0x50002
        attributes:
          bit_name: "PSE_DQ_SBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pse_dq"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x1540000300110)"
          reg_name: "PKO_PSE_DQ_ECC_SBE_STS_CMB0"
        description: See PKO_PSE_DQ_ECC_SBE_STS_CMB0[PSE_DQ_SBE_CMB0].

      - name: PKO_PSE_DQ_DBE_CMB0
        value: 0x50003
        attributes:
          bit_name: "PSE_DQ_DBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pse_dq"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x1540000300120)"
          reg_name: "PKO_PSE_DQ_ECC_DBE_STS_CMB0"
        description: See PKO_PSE_DQ_ECC_DBE_STS_CMB0[PSE_DQ_DBE_CMB0].

      - name: PKO_PSE_SQ2_SBE_CMB0
        value: 0x50004
        attributes:
          bit_name: "PSE_SQ2_SBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pse_sq2"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x1540000100110)"
          reg_name: "PKO_PSE_SQ2_ECC_SBE_STS_CMB0"
        description: See PKO_PSE_SQ2_ECC_SBE_STS_CMB0[PSE_SQ2_SBE_CMB0].

      - name: PKO_PSE_SQ2_DBE_CMB0
        value: 0x50005
        attributes:
          bit_name: "PSE_SQ2_DBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pse_sq2"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x1540000100120)"
          reg_name: "PKO_PSE_SQ2_ECC_DBE_STS_CMB0"
        description: See PKO_PSE_SQ2_ECC_DBE_STS_CMB0[PSE_SQ2_DBE_CMB0].

      - name: PKO_PSE_SQ3_SBE_CMB0
        value: 0x50006
        attributes:
          bit_name: "PSE_SQ3_SBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pse_sq3"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x1540000180110)"
          reg_name: "PKO_PSE_SQ3_ECC_SBE_STS_CMB0"
        description: See PKO_PSE_SQ3_ECC_SBE_STS_CMB0[PSE_SQ3_SBE_CMB0].

      - name: PKO_PSE_SQ3_DBE_CMB0
        value: 0x50007
        attributes:
          bit_name: "PSE_SQ3_DBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pse_sq3"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x1540000180120)"
          reg_name: "PKO_PSE_SQ3_ECC_DBE_STS_CMB0"
        description: See PKO_PSE_SQ3_ECC_DBE_STS_CMB0[PSE_SQ3_DBE_CMB0].

      - name: PKO_PDM_SBE_CMB0
        value: 0x50008
        attributes:
          bit_name: "PDM_SBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x15400008FFFE8)"
          reg_name: "PKO_PDM_ECC_SBE_STS_CMB0"
        description: See PKO_PDM_ECC_SBE_STS_CMB0[PDM_SBE_CMB0].

      - name: PKO_PDM_DBE_CMB0
        value: 0x50009
        attributes:
          bit_name: "PDM_DBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x15400008FFFE0)"
          reg_name: "PKO_PDM_ECC_DBE_STS_CMB0"
        description: See PKO_PDM_ECC_DBE_STS_CMB0[PDM_DBE_CMB0].

      - name: PKO_PSE_SQ1_SBE_CMB0
        value: 0x5000A
        attributes:
          bit_name: "PSE_SQ1_SBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pse_sq1"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x1540000080110)"
          reg_name: "PKO_PSE_SQ1_ECC_SBE_STS_CMB0"
        description: See PKO_PSE_SQ1_ECC_SBE_STS_CMB0[PSE_SQ1_SBE_CMB0].

      - name: PKO_PSE_SQ1_DBE_CMB0
        value: 0x5000B
        attributes:
          bit_name: "PSE_SQ1_DBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pse_sq1"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x1540000080120)"
          reg_name: "PKO_PSE_SQ1_ECC_DBE_STS_CMB0"
        description: See PKO_PSE_SQ1_ECC_DBE_STS_CMB0[PSE_SQ1_DBE_CMB0].

      - name: PKO_PSE_PQ_SBE_CMB0
        value: 0x5000C
        attributes:
          bit_name: "PSE_PQ_SBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pse_pq"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x1540000000110)"
          reg_name: "PKO_PSE_PQ_ECC_SBE_STS_CMB0"
        description: See PKO_PSE_PQ_ECC_SBE_STS_CMB0[PSE_PQ_SBE_CMB0].

      - name: PKO_PSE_PQ_DBE_CMB0
        value: 0x5000D
        attributes:
          bit_name: "PSE_PQ_DBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pse_pq"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x1540000000120)"
          reg_name: "PKO_PSE_PQ_ECC_DBE_STS_CMB0"
        description: See PKO_PSE_PQ_ECC_DBE_STS_CMB0[PSE_PQ_DBE_CMB0].

      - name: PKO_PSE_SQ4_SBE_CMB0
        value: 0x5000E
        attributes:
          bit_name: "PSE_SQ4_SBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pse_sq4"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x1540000200110)"
          reg_name: "PKO_PSE_SQ4_ECC_SBE_STS_CMB0"
        description: See PKO_PSE_SQ4_ECC_SBE_STS_CMB0[PSE_SQ4_SBE_CMB0].

      - name: PKO_PSE_SQ4_DBE_CMB0
        value: 0x5000F
        attributes:
          bit_name: "PSE_SQ4_DBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pse_sq4"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x1540000200120)"
          reg_name: "PKO_PSE_SQ4_ECC_DBE_STS_CMB0"
        description: See PKO_PSE_SQ4_ECC_DBE_STS_CMB0[PSE_SQ4_DBE_CMB0].

      - name: PKO_PSE_SQ5_SBE_CMB0
        value: 0x50010
        attributes:
          bit_name: "PSE_SQ5_SBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pse_sq5"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x1540000280110)"
          reg_name: "PKO_PSE_SQ5_ECC_SBE_STS_CMB0"
        description: See PKO_PSE_SQ5_ECC_SBE_STS_CMB0[PSE_SQ5_SBE_CMB0].

      - name: PKO_PSE_SQ5_DBE_CMB0
        value: 0x50011
        attributes:
          bit_name: "PSE_SQ5_DBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pse_sq5"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x1540000280120)"
          reg_name: "PKO_PSE_SQ5_ECC_DBE_STS_CMB0"
        description: See PKO_PSE_SQ5_ECC_DBE_STS_CMB0[PSE_SQ5_DBE_CMB0].

      - name: PKO_NCB_SBE_CMB0
        value: 0x50012
        attributes:
          bit_name: "NCB_SBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_ncb"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x1540000EFFFE8)"
          reg_name: "PKO_NCB_ECC_SBE_STS_CMB0"
        description: See PKO_NCB_ECC_SBE_STS_CMB0[NCB_SBE_CMB0].

      - name: PKO_NCB_DBE_CMB0
        value: 0x50013
        attributes:
          bit_name: "NCB_DBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_ncb"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x1540000EFFFD8)"
          reg_name: "PKO_NCB_ECC_DBE_STS_CMB0"
        description: See PKO_NCB_ECC_DBE_STS_CMB0[NCB_DBE_CMB0].

      - name: PKO_PEB_SBE_CMB0
        value: 0x50014
        attributes:
          bit_name: "PEB_SBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x15400009FFFE8)"
          reg_name: "PKO_PEB_ECC_SBE_STS_CMB0"
        description: See PKO_PEB_ECC_SBE_STS_CMB0[PEB_SBE_CMB0].

      - name: PKO_PEB_DBE_CMB0
        value: 0x50015
        attributes:
          bit_name: "PEB_DBE_CMB0"
          bit_num: "63"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          mem_to_csr: "True"
          reg_addr: "(0x15400009FFFD8)"
          reg_name: "PKO_PEB_ECC_DBE_STS_CMB0"
        description: See PKO_PEB_ECC_DBE_STS_CMB0[PEB_DBE_CMB0].

      - name: PKO_PEB_EXT_HDR_DEF_ERR
        value: 0x50030
        attributes:
          bit_name: "PEB_EXT_HDR_DEF_ERR"
          bit_num: "0"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000900C00)"
          reg_name: "PKO_PEB_ERR_INT"
        description: See PKO_PEB_ERR_INT[PEB_EXT_HDR_DEF_ERR].

      - name: PKO_PEB_JUMP_DEF_ERR
        value: 0x50031
        attributes:
          bit_name: "PEB_JUMP_DEF_ERR"
          bit_num: "1"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000900C00)"
          reg_name: "PKO_PEB_ERR_INT"
        description: See PKO_PEB_ERR_INT[PEB_JUMP_DEF_ERR].

      - name: PKO_PEB_FCS_SOP_ERR
        value: 0x50032
        attributes:
          bit_name: "PEB_FCS_SOP_ERR"
          bit_num: "2"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000900C00)"
          reg_name: "PKO_PEB_ERR_INT"
        description: See PKO_PEB_ERR_INT[PEB_FCS_SOP_ERR].

      - name: PKO_PEB_PSE_FIFO_ERR
        value: 0x50033
        attributes:
          bit_name: "PEB_PSE_FIFO_ERR"
          bit_num: "3"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000900C00)"
          reg_name: "PKO_PEB_ERR_INT"
        description: See PKO_PEB_ERR_INT[PEB_PSE_FIFO_ERR].

      - name: PKO_PEB_PAD_ERR
        value: 0x50034
        attributes:
          bit_name: "PEB_PAD_ERR"
          bit_num: "4"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000900C00)"
          reg_name: "PKO_PEB_ERR_INT"
        description: See PKO_PEB_ERR_INT[PEB_PAD_ERR].

      - name: PKO_PEB_TRUNC_ERR
        value: 0x50035
        attributes:
          bit_name: "PEB_TRUNC_ERR"
          bit_num: "5"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000900C00)"
          reg_name: "PKO_PEB_ERR_INT"
        description: See PKO_PEB_ERR_INT[PEB_TRUNC_ERR].

      - name: PKO_PEB_SUBD_ADDR_ERR
        value: 0x50036
        attributes:
          bit_name: "PEB_SUBD_ADDR_ERR"
          bit_num: "6"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000900C00)"
          reg_name: "PKO_PEB_ERR_INT"
        description: See PKO_PEB_ERR_INT[PEB_SUBD_ADDR_ERR].

      - name: PKO_PEB_SUBD_SIZE_ERR
        value: 0x50037
        attributes:
          bit_name: "PEB_SUBD_SIZE_ERR"
          bit_num: "7"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000900C00)"
          reg_name: "PKO_PEB_ERR_INT"
        description: See PKO_PEB_ERR_INT[PEB_SUBD_SIZE_ERR].

      - name: PKO_PEB_MAX_LINK_ERR
        value: 0x50038
        attributes:
          bit_name: "PEB_MAX_LINK_ERR"
          bit_num: "8"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000900C00)"
          reg_name: "PKO_PEB_ERR_INT"
        description: See PKO_PEB_ERR_INT[PEB_MAX_LINK_ERR].

      - name: PKO_PEB_MACX_CFG_WR_ERR
        value: 0x50039
        attributes:
          bit_name: "PEB_MACX_CFG_WR_ERR"
          bit_num: "9"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_peb"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000900C00)"
          reg_name: "PKO_PEB_ERR_INT"
        description: See PKO_PEB_ERR_INT[PEB_MACX_CFG_WR_ERR].

      - name: PKO_PSE_PQ_DRAIN
        value: 0x50040
        attributes:
          bit_name: "INTR"
          bit_num: "0"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pse_pq"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000000140)"
          reg_name: "PKO_DRAIN_IRQ"
        description: See PKO_DRAIN_IRQ[INTR].

      - name: PKO_QCMD_IOBX_ERR
        value: 0x50078
        attributes:
          bit_name: "QCMD_IOBX_ERR"
          bit_num: "25"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000800008)"
          reg_name: "PKO_PDM_STS"
        description: See PKO_PDM_STS[QCMD_IOBX_ERR].

      - name: PKO_MWPBUF_DATA_VAL_ERR
        value: 0x500F5
        attributes:
          bit_name: "MWPBUF_DATA_VAL_ERR"
          bit_num: "34"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000800008)"
          reg_name: "PKO_PDM_STS"
        description: See PKO_PDM_STS[MWPBUF_DATA_VAL_ERR].

      - name: PKO_DWPBUF_DATA_VAL_ERR
        value: 0x500F6
        attributes:
          bit_name: "DWPBUF_DATA_VAL_ERR"
          bit_num: "32"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000800008)"
          reg_name: "PKO_PDM_STS"
        description: See PKO_PDM_STS[DWPBUF_DATA_VAL_ERR].

      - name: PKO_DRPBUF_DATA_VAL_ERR
        value: 0x500F7
        attributes:
          bit_name: "DRPBUF_DATA_VAL_ERR"
          bit_num: "33"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000800008)"
          reg_name: "PKO_PDM_STS"
        description: See PKO_PDM_STS[DRPBUF_DATA_VAL_ERR].

      - name: PKO_SENDPKT_LMTDMA_ERR
        value: 0x500F8
        attributes:
          bit_name: "SENDPKT_LMTDMA_ERR"
          bit_num: "20"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000800008)"
          reg_name: "PKO_PDM_STS"
        description: See PKO_PDM_STS[SENDPKT_LMTDMA_ERR].

      - name: PKO_SENDPKT_LMTST_ERR
        value: 0x500F9
        attributes:
          bit_name: "SENDPKT_LMTST_ERR"
          bit_num: "15"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000800008)"
          reg_name: "PKO_PDM_STS"
        description: See PKO_PDM_STS[SENDPKT_LMTST_ERR].

      - name: PKO_FPA_NO_PTRS
        value: 0x500FA
        attributes:
          bit_name: "FPA_NO_PTRS"
          bit_num: "14"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000800008)"
          reg_name: "PKO_PDM_STS"
        description: See PKO_PDM_STS[FPA_NO_PTRS].

      - name: PKO_NCB_TX_ERR
        value: 0x500FB
        attributes:
          bit_name: "NCB_TX_ERROR"
          bit_num: "0"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_ncb"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000E00010)"
          reg_name: "PKO_NCB_INT"
        description: See PKO_NCB_INT[NCB_TX_ERROR].

      - name: PKO_CP_SENDPKT_ERR_DROP
        value: 0x500FC
        attributes:
          bit_name: "CP_SENDPKT_ERR_DROP"
          bit_num: "3"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000800008)"
          reg_name: "PKO_PDM_STS"
        description: See PKO_PDM_STS[CP_SENDPKT_ERR_DROP].

      - name: PKO_CP_SENDPKT_ERR_NO_DRP
        value: 0x500FD
        attributes:
          bit_name: "CP_SENDPKT_ERR_NO_DRP"
          bit_num: "9"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000800008)"
          reg_name: "PKO_PDM_STS"
        description: See PKO_PDM_STS[CP_SENDPKT_ERR_NO_DRP].

      - name: PKO_DESC_CRC_ERR
        value: 0x500FF
        attributes:
          bit_name: "DESC_CRC_ERR"
          bit_num: "0"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "pko_pdm"
          intsn_lsb_mismatch: "True"
          major_name: "PKO"
          major_val: "(0x50)"
          reg_addr: "(0x1540000800008)"
          reg_name: "PKO_PDM_STS"
        description: See PKO_PDM_STS[DESC_CRC_ERR].

      - name: PKO_DQ(0..1023)_WM
        value: 0x52000 + a
        attributes:
          bit_name: "INTR"
          bit_num: "48"
          blk_enum_name: "PKO_INTSN_E"
          cib_rtl_module: "none"
          intsn_lsb_mismatch: "True"
          major_name: "PKO_Q"
          major_val: "(0x52)"
          reg_addr: "(0x1540000000048+a*0x200)"
          reg_name: "PKO_DQ(0..1023)_WM_CTL_W1C"
        description: See PKO_DQ(0..1023)_WM_CTL_W1C[INTR].

      - name: TIM_ECCERR_SBE
        value: 0x58040
        attributes:
          bit_name: "SBE"
          bit_num: "0"
          blk_enum_name: "TIM_INTSN_E"
          cib_rtl_module: "tim"
          major_name: "TIM"
          major_val: "(0x58)"
          reg_addr: "(0x1180058000060)"
          reg_name: "TIM_INT_ECCERR"
        description: See TIM_INT_ECCERR[SBE].

      - name: TIM_ECCERR_DBE
        value: 0x58041
        attributes:
          bit_name: "DBE"
          bit_num: "1"
          blk_enum_name: "TIM_INTSN_E"
          cib_rtl_module: "tim"
          major_name: "TIM"
          major_val: "(0x58)"
          reg_addr: "(0x1180058000060)"
          reg_name: "TIM_INT_ECCERR"
        description: See TIM_INT_ECCERR[DBE].

      - name: TIM_ECCERR_CTL_SBE
        value: 0x58042
        attributes:
          bit_name: "CTL_SBE"
          bit_num: "2"
          blk_enum_name: "TIM_INTSN_E"
          cib_rtl_module: "tim"
          major_name: "TIM"
          major_val: "(0x58)"
          reg_addr: "(0x1180058000060)"
          reg_name: "TIM_INT_ECCERR"
        description: See TIM_INT_ECCERR[CTL_SBE].

      - name: TIM_ECCERR_CTL_DBE
        value: 0x58043
        attributes:
          bit_name: "CTL_DBE"
          bit_num: "3"
          blk_enum_name: "TIM_INTSN_E"
          cib_rtl_module: "tim"
          major_name: "TIM"
          major_val: "(0x58)"
          reg_addr: "(0x1180058000060)"
          reg_name: "TIM_INT_ECCERR"
        description: See TIM_INT_ECCERR[CTL_DBE].

      - name: TIM_RING(0..63)_SLOW
        value: 0x58080 + a
        attributes:
          bit_name: "INT0<a>"
          bit_num: "0+a"
          blk_enum_name: "TIM_INTSN_E"
          cib_rtl_module: "tim"
          major_name: "TIM"
          major_val: "(0x58)"
          reg_addr: "(0x1180058000030)"
          reg_name: "TIM_INT0"
        description: See TIM_INT0[INT0<a>].

      - name: SSO_GRP(0..255)_AQ
        value: 0x60000 + a
        attributes:
          bit_name: "AQ_INT"
          bit_num: "0"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_gw_aqgrp"
          intsn_lsb_mismatch: "True"
          major_name: "SSO_TGQ"
          major_val: "(0x60)"
          reg_addr: "(0x1670020000400+a*0x10000)"
          reg_name: "SSO_GRP(0..255)_INT"
        description: See SSO_GRP(0..255)_INT[AQ_INT].

      - name: SSO_GRP(0..255)_EXE
        value: 0x61000 + a
        attributes:
          bit_name: "EXE_INT"
          bit_num: "1"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_gw_exegrp"
          intsn_lsb_mismatch: "True"
          major_name: "SSO_EXE"
          major_val: "(0x61)"
          reg_addr: "(0x1670020000400+a*0x10000)"
          reg_name: "SSO_GRP(0..255)_INT"
        description: See SSO_GRP(0..255)_INT[EXE_INT].

      - name: SSO_ERR0_FPE
        value: 0x67000
        attributes:
          bit_name: "FPE"
          bit_num: "0"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[FPE].

      - name: SSO_ERR0_AWE
        value: 0x67001
        attributes:
          bit_name: "AWE"
          bit_num: "1"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[AWE].

      - name: SSO_ERR0_BFP
        value: 0x67002
        attributes:
          bit_name: "BFP"
          bit_num: "2"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[BFP].

      - name: SSO_ERR0_GRPDIS
        value: 0x67003
        attributes:
          bit_name: "GRPDIS"
          bit_num: "3"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[GRPDIS].

      - name: SSO_ERR0_AWEMPTY
        value: 0x67004
        attributes:
          bit_name: "AWEMPTY"
          bit_num: "4"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[AWEMPTY].

      - name: SSO_ERR0_ADDWQ_DROPPED
        value: 0x67005
        attributes:
          bit_name: "ADDWQ_DROPPED"
          bit_num: "5"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[ADDWQ_DROPPED].

      - name: SSO_ERR0_WES_SBE
        value: 0x67020
        attributes:
          bit_name: "WES_SBE"
          bit_num: "32"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[WES_SBE].

      - name: SSO_ERR0_WES_DBE
        value: 0x67021
        attributes:
          bit_name: "WES_DBE"
          bit_num: "33"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[WES_DBE].

      - name: SSO_ERR0_FFF_SBE
        value: 0x67022
        attributes:
          bit_name: "FFF_SBE"
          bit_num: "34"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[FFF_SBE].

      - name: SSO_ERR0_FFF_DBE
        value: 0x67023
        attributes:
          bit_name: "FFF_DBE"
          bit_num: "35"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[FFF_DBE].

      - name: SSO_ERR0_XAQ_SBE
        value: 0x67024
        attributes:
          bit_name: "XAQ_SBE"
          bit_num: "36"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[XAQ_SBE].

      - name: SSO_ERR0_XAQ_DBE
        value: 0x67025
        attributes:
          bit_name: "XAQ_DBE"
          bit_num: "37"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[XAQ_DBE].

      - name: SSO_ERR0_QTC_SBE
        value: 0x67026
        attributes:
          bit_name: "QTC_SBE"
          bit_num: "38"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[QTC_SBE].

      - name: SSO_ERR0_QTC_DBE
        value: 0x67027
        attributes:
          bit_name: "QTC_DBE"
          bit_num: "39"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[QTC_DBE].

      - name: SSO_ERR0_INP_SBE
        value: 0x67028
        attributes:
          bit_name: "INP_SBE"
          bit_num: "40"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[INP_SBE].

      - name: SSO_ERR0_INP_DBE
        value: 0x67029
        attributes:
          bit_name: "INP_DBE"
          bit_num: "41"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[INP_DBE].

      - name: SSO_ERR0_LLM_SBE
        value: 0x6702A
        attributes:
          bit_name: "LLM_SBE"
          bit_num: "42"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[LLM_SBE].

      - name: SSO_ERR0_LLM_DBE
        value: 0x6702B
        attributes:
          bit_name: "LLM_DBE"
          bit_num: "43"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[LLM_DBE].

      - name: SSO_ERR0_TIAQH_SBE
        value: 0x6702C
        attributes:
          bit_name: "TIAQH_SBE"
          bit_num: "44"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[TIAQH_SBE].

      - name: SSO_ERR0_TIAQH_DBE
        value: 0x6702D
        attributes:
          bit_name: "TIAQH_DBE"
          bit_num: "45"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[TIAQH_DBE].

      - name: SSO_ERR0_TIAQT_SBE
        value: 0x6702E
        attributes:
          bit_name: "TIAQT_SBE"
          bit_num: "46"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[TIAQT_SBE].

      - name: SSO_ERR0_TIAQT_DBE
        value: 0x6702F
        attributes:
          bit_name: "TIAQT_DBE"
          bit_num: "47"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[TIAQT_DBE].

      - name: SSO_ERR0_TOAQH_SBE
        value: 0x67030
        attributes:
          bit_name: "TOAQH_SBE"
          bit_num: "48"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[TOAQH_SBE].

      - name: SSO_ERR0_TOAQH_DBE
        value: 0x67031
        attributes:
          bit_name: "TOAQH_DBE"
          bit_num: "49"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[TOAQH_DBE].

      - name: SSO_ERR0_TOAQT_SBE
        value: 0x67032
        attributes:
          bit_name: "TOAQT_SBE"
          bit_num: "50"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[TOAQT_SBE].

      - name: SSO_ERR0_TOAQT_DBE
        value: 0x67033
        attributes:
          bit_name: "TOAQT_DBE"
          bit_num: "51"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_aw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001240)"
          reg_name: "SSO_ERR0"
        description: See SSO_ERR0[TOAQT_DBE].

      - name: SSO_ERR1_CNTR_SBE
        value: 0x67100
        attributes:
          bit_name: "CNTR_SBE"
          bit_num: "0"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_gw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001248)"
          reg_name: "SSO_ERR1"
        description: See SSO_ERR1[CNTR_SBE].

      - name: SSO_ERR1_CNTR_DBE
        value: 0x67101
        attributes:
          bit_name: "CNTR_DBE"
          bit_num: "1"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_gw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001248)"
          reg_name: "SSO_ERR1"
        description: See SSO_ERR1[CNTR_DBE].

      - name: SSO_ERR1_HPTR_SBE
        value: 0x67102
        attributes:
          bit_name: "HPTR_SBE"
          bit_num: "2"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_gw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001248)"
          reg_name: "SSO_ERR1"
        description: See SSO_ERR1[HPTR_SBE].

      - name: SSO_ERR1_HPTR_DBE
        value: 0x67103
        attributes:
          bit_name: "HPTR_DBE"
          bit_num: "3"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_gw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001248)"
          reg_name: "SSO_ERR1"
        description: See SSO_ERR1[HPTR_DBE].

      - name: SSO_ERR1_TPTR_SBE
        value: 0x67104
        attributes:
          bit_name: "TPTR_SBE"
          bit_num: "4"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_gw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001248)"
          reg_name: "SSO_ERR1"
        description: See SSO_ERR1[TPTR_SBE].

      - name: SSO_ERR1_TPTR_DBE
        value: 0x67105
        attributes:
          bit_name: "TPTR_DBE"
          bit_num: "5"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_gw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001248)"
          reg_name: "SSO_ERR1"
        description: See SSO_ERR1[TPTR_DBE].

      - name: SSO_ERR1_QIDX_SBE
        value: 0x67106
        attributes:
          bit_name: "QIDX_SBE"
          bit_num: "6"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_gw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001248)"
          reg_name: "SSO_ERR1"
        description: See SSO_ERR1[QIDX_SBE].

      - name: SSO_ERR1_QIDX_DBE
        value: 0x67107
        attributes:
          bit_name: "QIDX_DBE"
          bit_num: "7"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_gw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001248)"
          reg_name: "SSO_ERR1"
        description: See SSO_ERR1[QIDX_DBE].

      - name: SSO_ERR1_GDW_SBE
        value: 0x67108
        attributes:
          bit_name: "GDW_SBE"
          bit_num: "8"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_gw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001248)"
          reg_name: "SSO_ERR1"
        description: See SSO_ERR1[GDW_SBE].

      - name: SSO_ERR1_GDW_DBE
        value: 0x67109
        attributes:
          bit_name: "GDW_DBE"
          bit_num: "9"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_gw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001248)"
          reg_name: "SSO_ERR1"
        description: See SSO_ERR1[GDW_DBE].

      - name: SSO_ERR1_MASK_SBE
        value: 0x6710A
        attributes:
          bit_name: "MASK_SBE"
          bit_num: "10"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_gw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001248)"
          reg_name: "SSO_ERR1"
        description: See SSO_ERR1[MASK_SBE].

      - name: SSO_ERR1_MASK_DBE
        value: 0x6710B
        attributes:
          bit_name: "MASK_DBE"
          bit_num: "11"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_gw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001248)"
          reg_name: "SSO_ERR1"
        description: See SSO_ERR1[MASK_DBE].

      - name: SSO_ERR1_THRINT_SBE
        value: 0x6710C
        attributes:
          bit_name: "THRINT_SBE"
          bit_num: "12"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_gw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001248)"
          reg_name: "SSO_ERR1"
        description: See SSO_ERR1[THRINT_SBE].

      - name: SSO_ERR1_THRINT_DBE
        value: 0x6710D
        attributes:
          bit_name: "THRINT_DBE"
          bit_num: "13"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_gw"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001248)"
          reg_name: "SSO_ERR1"
        description: See SSO_ERR1[THRINT_DBE].

      - name: SSO_ERR2_IOP(0..12)
        value: 0x67200 + a
        attributes:
          bit_name: "IOP<a>"
          bit_num: "0+a"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_ws"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001250)"
          reg_name: "SSO_ERR2"
        description: See SSO_ERR2[IOP<a>].

      - name: SSO_ERR2_PIDX_SBE
        value: 0x67220
        attributes:
          bit_name: "PIDX_SBE"
          bit_num: "32"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_ws"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001250)"
          reg_name: "SSO_ERR2"
        description: See SSO_ERR2[PIDX_SBE].

      - name: SSO_ERR2_PIDX_DBE
        value: 0x67221
        attributes:
          bit_name: "PIDX_DBE"
          bit_num: "33"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_ws"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001250)"
          reg_name: "SSO_ERR2"
        description: See SSO_ERR2[PIDX_DBE].

      - name: SSO_ERR2_NIDX_SBE
        value: 0x67222
        attributes:
          bit_name: "NIDX_SBE"
          bit_num: "34"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_ws"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001250)"
          reg_name: "SSO_ERR2"
        description: See SSO_ERR2[NIDX_SBE].

      - name: SSO_ERR2_NIDX_DBE
        value: 0x67223
        attributes:
          bit_name: "NIDX_DBE"
          bit_num: "35"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_ws"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001250)"
          reg_name: "SSO_ERR2"
        description: See SSO_ERR2[NIDX_DBE].

      - name: SSO_ERR2_OTH_SBE
        value: 0x67224
        attributes:
          bit_name: "OTH_SBE"
          bit_num: "36"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_ws"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001250)"
          reg_name: "SSO_ERR2"
        description: See SSO_ERR2[OTH_SBE].

      - name: SSO_ERR2_OTH_DBE
        value: 0x67225
        attributes:
          bit_name: "OTH_DBE"
          bit_num: "37"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_ws"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001250)"
          reg_name: "SSO_ERR2"
        description: See SSO_ERR2[OTH_DBE].

      - name: SSO_ERR2_PND_SBE
        value: 0x67226
        attributes:
          bit_name: "PND_SBE"
          bit_num: "38"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_ws"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001250)"
          reg_name: "SSO_ERR2"
        description: See SSO_ERR2[PND_SBE].

      - name: SSO_ERR2_PND_DBE
        value: 0x67227
        attributes:
          bit_name: "PND_DBE"
          bit_num: "39"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_ws"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001250)"
          reg_name: "SSO_ERR2"
        description: See SSO_ERR2[PND_DBE].

      - name: SSO_ERR2_NCBO_SBE
        value: 0x67228
        attributes:
          bit_name: "NCBO_SBE"
          bit_num: "40"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_ws"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001250)"
          reg_name: "SSO_ERR2"
        description: See SSO_ERR2[NCBO_SBE].

      - name: SSO_ERR2_NCBO_DBE
        value: 0x67229
        attributes:
          bit_name: "NCBO_DBE"
          bit_num: "41"
          blk_enum_name: "SSO_INTSN_E"
          cib_rtl_module: "sso_ws"
          major_name: "SSO"
          major_val: "(0x67)"
          reg_addr: "(0x1670000001250)"
          reg_name: "SSO_ERR2"
        description: See SSO_ERR2[NCBO_DBE].

      - name: UCTL(0)_INTSTAT_XS_NCB_OOB
        value: 0x68001 + a*0x1000
        attributes:
          bit_name: "XS_NCB_OOB"
          bit_num: "1"
          blk_enum_name: "UCTL_INTSN_E"
          cib_rtl_module: "usbh"
          major_name: "UCTL(0)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1180068000030+a*0x1000000)"
          reg_name: "UCTL(0)_INTSTAT"
        description: See UCTL(0)_INTSTAT[XS_NCB_OOB].

      - name: UCTL(0)_INTSTAT_XM_BAD_DMA
        value: 0x68002 + a*0x1000
        attributes:
          bit_name: "XM_BAD_DMA"
          bit_num: "2"
          blk_enum_name: "UCTL_INTSN_E"
          cib_rtl_module: "usbh"
          major_name: "UCTL(0)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1180068000030+a*0x1000000)"
          reg_name: "UCTL(0)_INTSTAT"
        description: See UCTL(0)_INTSTAT[XM_BAD_DMA].

      - name: UCTL(0)_INTSTAT_RAM0_SBE
        value: 0x68010 + a*0x1000
        attributes:
          bit_name: "RAM0_SBE"
          bit_num: "16"
          blk_enum_name: "UCTL_INTSN_E"
          cib_rtl_module: "usbh"
          major_name: "UCTL(0)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1180068000030+a*0x1000000)"
          reg_name: "UCTL(0)_INTSTAT"
        description: See UCTL(0)_INTSTAT[RAM0_SBE].

      - name: UCTL(0)_INTSTAT_RAM0_DBE
        value: 0x68011 + a*0x1000
        attributes:
          bit_name: "RAM0_DBE"
          bit_num: "17"
          blk_enum_name: "UCTL_INTSN_E"
          cib_rtl_module: "usbh"
          major_name: "UCTL(0)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1180068000030+a*0x1000000)"
          reg_name: "UCTL(0)_INTSTAT"
        description: See UCTL(0)_INTSTAT[RAM0_DBE].

      - name: UCTL(0)_INTSTAT_RAM1_SBE
        value: 0x68012 + a*0x1000
        attributes:
          bit_name: "RAM1_SBE"
          bit_num: "18"
          blk_enum_name: "UCTL_INTSN_E"
          cib_rtl_module: "usbh"
          major_name: "UCTL(0)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1180068000030+a*0x1000000)"
          reg_name: "UCTL(0)_INTSTAT"
        description: See UCTL(0)_INTSTAT[RAM1_SBE].

      - name: UCTL(0)_INTSTAT_RAM1_DBE
        value: 0x68013 + a*0x1000
        attributes:
          bit_name: "RAM1_DBE"
          bit_num: "19"
          blk_enum_name: "UCTL_INTSN_E"
          cib_rtl_module: "usbh"
          major_name: "UCTL(0)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1180068000030+a*0x1000000)"
          reg_name: "UCTL(0)_INTSTAT"
        description: See UCTL(0)_INTSTAT[RAM1_DBE].

      - name: UCTL(0)_INTSTAT_RAM2_SBE
        value: 0x68014 + a*0x1000
        attributes:
          bit_name: "RAM2_SBE"
          bit_num: "20"
          blk_enum_name: "UCTL_INTSN_E"
          cib_rtl_module: "usbh"
          major_name: "UCTL(0)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1180068000030+a*0x1000000)"
          reg_name: "UCTL(0)_INTSTAT"
        description: See UCTL(0)_INTSTAT[RAM2_SBE].

      - name: UCTL(0)_INTSTAT_RAM2_DBE
        value: 0x68015 + a*0x1000
        attributes:
          bit_name: "RAM2_DBE"
          bit_num: "21"
          blk_enum_name: "UCTL_INTSN_E"
          cib_rtl_module: "usbh"
          major_name: "UCTL(0)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1180068000030+a*0x1000000)"
          reg_name: "UCTL(0)_INTSTAT"
        description: See UCTL(0)_INTSTAT[RAM2_DBE].

      - name: UCTL(0)_INTSTAT_XM_W_SBE
        value: 0x6801A + a*0x1000
        attributes:
          bit_name: "XM_W_SBE"
          bit_num: "26"
          blk_enum_name: "UCTL_INTSN_E"
          cib_rtl_module: "usbh"
          major_name: "UCTL(0)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1180068000030+a*0x1000000)"
          reg_name: "UCTL(0)_INTSTAT"
        description: See UCTL(0)_INTSTAT[XM_W_SBE].

      - name: UCTL(0)_INTSTAT_XM_W_DBE
        value: 0x6801B + a*0x1000
        attributes:
          bit_name: "XM_W_DBE"
          bit_num: "27"
          blk_enum_name: "UCTL_INTSN_E"
          cib_rtl_module: "usbh"
          major_name: "UCTL(0)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1180068000030+a*0x1000000)"
          reg_name: "UCTL(0)_INTSTAT"
        description: See UCTL(0)_INTSTAT[XM_W_DBE].

      - name: UCTL(0)_INTSTAT_XM_R_SBE
        value: 0x6801C + a*0x1000
        attributes:
          bit_name: "XM_R_SBE"
          bit_num: "28"
          blk_enum_name: "UCTL_INTSN_E"
          cib_rtl_module: "usbh"
          major_name: "UCTL(0)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1180068000030+a*0x1000000)"
          reg_name: "UCTL(0)_INTSTAT"
        description: See UCTL(0)_INTSTAT[XM_R_SBE].

      - name: UCTL(0)_INTSTAT_XM_R_DBE
        value: 0x6801D + a*0x1000
        attributes:
          bit_name: "XM_R_DBE"
          bit_num: "29"
          blk_enum_name: "UCTL_INTSN_E"
          cib_rtl_module: "usbh"
          major_name: "UCTL(0)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1180068000030+a*0x1000000)"
          reg_name: "UCTL(0)_INTSTAT"
        description: See UCTL(0)_INTSTAT[XM_R_DBE].

      - name: UCTL(0)_UAHC_USBSTS_HSE
        value: 0x68042 + a*0x1000
        attributes:
          bit_name: "HSE"
          bit_num: "2"
          blk_enum_name: "UCTL_INTSN_E"
          cib_rtl_module: "usbh"
          intsn_level_sensitive: "1"
          major_name: "UCTL(0)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1680000000024+a*0x10000000000)"
          reg_name: "UAHC(0)_USBSTS"
        description: See UAHC(0)_USBSTS[HSE].

      - name: UCTL(0)_UAHC_IMAN(0)_IP
        value: 0x68080 + a*0x1000 + b
        attributes:
          bit_name: "IP"
          bit_num: "0"
          blk_enum_name: "UCTL_INTSN_E"
          cib_rtl_module: "usbh"
          intsn_level_sensitive: "1"
          major_name: "UCTL(0)"
          major_val: "(0x68+a)"
          reg_addr: "(0x1680000000460+a*0x10000000000+b*0x20)"
          reg_name: "UAHC(0)_IMAN(0)"
        description: See UAHC(0)_IMAN(0)[IP].

      - name: RAD_FIFO(0)_DOORBELL
        value: 0x70100 + a
        attributes:
          bit_name: "DOORBELL"
          bit_num: "0"
          blk_enum_name: "RAD_INTSN_E"
          major_name: "RAD"
          major_val: "(0x70)"
          reg_addr: "(0x1180070000088)"
          reg_name: "RAD_REG_ERROR"
        description: See RAD_REG_ERROR[DOORBELL].

      - name: L2C_TAD(0..7)_INT_L2DSBE
        value: 0x80000 | a<<8
        attributes:
          bit_name: "L2DSBE"
          bit_num: "0"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..7)_INT"
        description: See L2C_TAD(0..7)_INT[L2DSBE].

      - name: L2C_TAD(0..7)_INT_L2DDBE
        value: 0x80001 | a<<8
        attributes:
          bit_name: "L2DDBE"
          bit_num: "1"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..7)_INT"
        description: See L2C_TAD(0..7)_INT[L2DDBE].

      - name: L2C_TAD(0..7)_INT_SBFSBE
        value: 0x80002 | a<<8
        attributes:
          bit_name: "SBFSBE"
          bit_num: "2"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..7)_INT"
        description: See L2C_TAD(0..7)_INT[SBFSBE].

      - name: L2C_TAD(0..7)_INT_SBFDBE
        value: 0x80003 | a<<8
        attributes:
          bit_name: "SBFDBE"
          bit_num: "3"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..7)_INT"
        description: See L2C_TAD(0..7)_INT[SBFDBE].

      - name: L2C_TAD(0..7)_INT_FBFSBE
        value: 0x80004 | a<<8
        attributes:
          bit_name: "FBFSBE"
          bit_num: "4"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..7)_INT"
        description: See L2C_TAD(0..7)_INT[FBFSBE].

      - name: L2C_TAD(0..7)_INT_FBFDBE
        value: 0x80005 | a<<8
        attributes:
          bit_name: "FBFDBE"
          bit_num: "5"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..7)_INT"
        description: See L2C_TAD(0..7)_INT[FBFDBE].

      - name: L2C_TAD(0..7)_INT_TAGSBE
        value: 0x80006 | a<<8
        attributes:
          bit_name: "TAGSBE"
          bit_num: "8"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..7)_INT"
        description: See L2C_TAD(0..7)_INT[TAGSBE].

      - name: L2C_TAD(0..7)_INT_TAGDBE
        value: 0x80007 | a<<8
        attributes:
          bit_name: "TAGDBE"
          bit_num: "9"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..7)_INT"
        description: See L2C_TAD(0..7)_INT[TAGDBE].

      - name: L2C_TAD(0..7)_INT_NOWAY
        value: 0x80008 | a<<8
        attributes:
          bit_name: "NOWAY"
          bit_num: "10"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..7)_INT"
        description: See L2C_TAD(0..7)_INT[NOWAY].

      - name: L2C_TAD(0..7)_INT_BIGWR
        value: 0x8000B | a<<8
        attributes:
          bit_name: "BIGWR"
          bit_num: "13"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..7)_INT"
        description: See L2C_TAD(0..7)_INT[BIGWR].

      - name: L2C_TAD(0..7)_INT_BIGRD
        value: 0x8000C | a<<8
        attributes:
          bit_name: "BIGRD"
          bit_num: "14"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..7)_INT"
        description: See L2C_TAD(0..7)_INT[BIGRD].

      - name: L2C_TAD(0..7)_INT_WRDISLMC
        value: 0x8000D | a<<8
        attributes:
          bit_name: "WRDISLMC"
          bit_num: "16"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..7)_INT"
        description: See L2C_TAD(0..7)_INT[WRDISLMC].

      - name: L2C_TAD(0..7)_INT_RDDISLMC
        value: 0x8000E | a<<8
        attributes:
          bit_name: "RDDISLMC"
          bit_num: "15"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..7)_INT"
        description: See L2C_TAD(0..7)_INT[RDDISLMC].

      - name: L2C_TAD(0..7)_INT_RTGSBE
        value: 0x8000F | a<<8
        attributes:
          bit_name: "RTGSBE"
          bit_num: "32"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..7)_INT"
        description: See L2C_TAD(0..7)_INT[RTGSBE].

      - name: L2C_TAD(0..7)_INT_RTGDBE
        value: 0x80010 | a<<8
        attributes:
          bit_name: "RTGDBE"
          bit_num: "33"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..7)_INT"
        description: See L2C_TAD(0..7)_INT[RTGDBE].

      - name: L2C_TAD(0..7)_INT_WRDISOCI
        value: 0x80011 | a<<8
        attributes:
          bit_name: "WRDISOCI"
          bit_num: "35"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..7)_INT"
        description: See L2C_TAD(0..7)_INT[WRDISOCI].

      - name: L2C_TAD(0..7)_INT_RDDISOCI
        value: 0x80012 | a<<8
        attributes:
          bit_name: "RDDISOCI"
          bit_num: "34"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..7)_INT"
        description: See L2C_TAD(0..7)_INT[RDDISOCI].

      - name: L2C_TAD(0..7)_INT_LFBTO
        value: 0x80013 | a<<8
        attributes:
          bit_name: "LFBTO"
          bit_num: "17"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080A00028+a*0x40000)"
          reg_name: "L2C_TAD(0..7)_INT"
        description: See L2C_TAD(0..7)_INT[LFBTO].

      - name: L2C_MCI(0..3)_INT_VBFSBE
        value: 0x80800 | a<<8
        attributes:
          bit_name: "VBFSBE"
          bit_num: "0"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080C00028+a*0x40000)"
          reg_name: "L2C_MCI(0..3)_INT"
        description: See L2C_MCI(0..3)_INT[VBFSBE].

      - name: L2C_MCI(0..3)_INT_VBFDBE
        value: 0x80801 | a<<8
        attributes:
          bit_name: "VBFDBE"
          bit_num: "1"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080C00028+a*0x40000)"
          reg_name: "L2C_MCI(0..3)_INT"
        description: See L2C_MCI(0..3)_INT[VBFDBE].

      - name: L2C_CBC(0..3)_INT_RSDSBE
        value: 0x80C00 | a<<8
        attributes:
          bit_name: "RSDSBE"
          bit_num: "0"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080E00028+a*0x40000)"
          reg_name: "L2C_CBC(0..3)_INT"
        description: See L2C_CBC(0..3)_INT[RSDSBE].

      - name: L2C_CBC(0..3)_INT_RSDDBE
        value: 0x80C01 | a<<8
        attributes:
          bit_name: "RSDDBE"
          bit_num: "1"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080E00028+a*0x40000)"
          reg_name: "L2C_CBC(0..3)_INT"
        description: See L2C_CBC(0..3)_INT[RSDDBE].

      - name: L2C_CBC(0..3)_INT_MIBSBE
        value: 0x80C04 | a<<8
        attributes:
          bit_name: "MIBSBE"
          bit_num: "4"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080E00028+a*0x40000)"
          reg_name: "L2C_CBC(0..3)_INT"
        description: See L2C_CBC(0..3)_INT[MIBSBE].

      - name: L2C_CBC(0..3)_INT_MIBDBE
        value: 0x80C05 | a<<8
        attributes:
          bit_name: "MIBDBE"
          bit_num: "5"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080E00028+a*0x40000)"
          reg_name: "L2C_CBC(0..3)_INT"
        description: See L2C_CBC(0..3)_INT[MIBDBE].

      - name: L2C_CBC(0..3)_INT_IOWRDISOCI
        value: 0x80C06 | a<<8
        attributes:
          bit_name: "IOWRDISOCI"
          bit_num: "7"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080E00028+a*0x40000)"
          reg_name: "L2C_CBC(0..3)_INT"
        description: See L2C_CBC(0..3)_INT[IOWRDISOCI].

      - name: L2C_CBC(0..3)_INT_IORDDISOCI
        value: 0x80C07 | a<<8
        attributes:
          bit_name: "IORDDISOCI"
          bit_num: "6"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080E00028+a*0x40000)"
          reg_name: "L2C_CBC(0..3)_INT"
        description: See L2C_CBC(0..3)_INT[IORDDISOCI].

      - name: L2C_CBC(0..3)_INT_HOLEWR
        value: 0x80C08 | a<<8
        attributes:
          bit_name: "HOLEWR"
          bit_num: "8"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080E00028+a*0x40000)"
          reg_name: "L2C_CBC(0..3)_INT"
        description: See L2C_CBC(0..3)_INT[HOLEWR].

      - name: L2C_CBC(0..3)_INT_HOLERD
        value: 0x80C09 | a<<8
        attributes:
          bit_name: "HOLERD"
          bit_num: "9"
          blk_enum_name: "L2C_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "L2C"
          major_val: "(0x80)"
          reg_addr: "(0x1180080E00028+a*0x40000)"
          reg_name: "L2C_CBC(0..3)_INT"
        description: See L2C_CBC(0..3)_INT[HOLERD].

      - name: LMC(0..3)_INT_NXM_WR_ERR
        value: 0x88000 + a*0x1000
        attributes:
          bit_name: "NXM_WR_ERR"
          bit_num: "0"
          blk_enum_name: "LMC_INTSN_E"
          major_name: "LMC(0..3)"
          major_val: "(0x88+a)"
          reg_addr: "(0x11800880001F0|a<<24)"
          reg_name: "LMC(0..3)_INT"
        description: See LMC(0..3)_INT[NXM_WR_ERR].

      - name: LMC(0..3)_INT_SEC_ERR(0..3)
        value: 0x88001 + a*0x1000 + b
        attributes:
          bit_name: "SEC_ERR<b>"
          bit_num: "1+b"
          blk_enum_name: "LMC_INTSN_E"
          exempt_natural_alignment: "b"
          major_name: "LMC(0..3)"
          major_val: "(0x88+a)"
          reg_addr: "(0x11800880001F0|a<<24)"
          reg_name: "LMC(0..3)_INT"
        description: See LMC(0..3)_INT[SEC_ERR<b>].

      - name: LMC(0..3)_INT_DED_ERR(0..3)
        value: 0x88005 + a*0x1000 + b
        attributes:
          bit_name: "DED_ERR<b>"
          bit_num: "5+b"
          blk_enum_name: "LMC_INTSN_E"
          exempt_natural_alignment: "b"
          major_name: "LMC(0..3)"
          major_val: "(0x88+a)"
          reg_addr: "(0x11800880001F0|a<<24)"
          reg_name: "LMC(0..3)_INT"
        description: See LMC(0..3)_INT[DED_ERR<b>].

      - name: LMC(0..3)_INT_DLC_SEC
        value: 0x88009 + a*0x1000
        attributes:
          bit_name: "DLCRAM_SEC_ERR"
          bit_num: "9"
          blk_enum_name: "LMC_INTSN_E"
          major_name: "LMC(0..3)"
          major_val: "(0x88+a)"
          reg_addr: "(0x11800880001F0|a<<24)"
          reg_name: "LMC(0..3)_INT"
        description: See LMC(0..3)_INT[DLCRAM_SEC_ERR].

      - name: LMC(0..3)_INT_DLC_DED
        value: 0x8800A + a*0x1000
        attributes:
          bit_name: "DLCRAM_DED_ERR"
          bit_num: "10"
          blk_enum_name: "LMC_INTSN_E"
          major_name: "LMC(0..3)"
          major_val: "(0x88+a)"
          reg_addr: "(0x11800880001F0|a<<24)"
          reg_name: "LMC(0..3)_INT"
        description: See LMC(0..3)_INT[DLCRAM_DED_ERR].

      - name: LMC(0..3)_INT_DDR_ERR
        value: 0x8800B + a*0x1000
        attributes:
          bit_name: "DDR_ERR"
          bit_num: "11"
          blk_enum_name: "LMC_INTSN_E"
          major_name: "LMC(0..3)"
          major_val: "(0x88+a)"
          reg_addr: "(0x11800880001F0|a<<24)"
          reg_name: "LMC(0..3)_INT"
        description: See LMC(0..3)_INT[DDR_ERR].

      - name: OCLA(0..4)_STATE_OVFL(0..3)
        value: 0xA8000 + a*0x1000 + b
        attributes:
          bit_name: "OVFL<b>"
          bit_num: "0+b"
          blk_enum_name: "OCLA_INTSN_E"
          major_name: "OCLA(0..5)"
          major_val: "(0xA8+a)"
          reg_addr: "(0x11800A8000080|a<<24)"
          reg_name: "OCLA(0..4)_STATE_INT"
        description: See OCLA(0..4)_STATE_INT[OVFL<b>].

      - name: OCLA(0..4)_STATE_TRIG
        value: 0xA8008 + a*0x1000
        attributes:
          bit_name: "TRIG"
          bit_num: "8"
          blk_enum_name: "OCLA_INTSN_E"
          major_name: "OCLA(0..5)"
          major_val: "(0xA8+a)"
          reg_addr: "(0x11800A8000080|a<<24)"
          reg_name: "OCLA(0..4)_STATE_INT"
        description: See OCLA(0..4)_STATE_INT[TRIG].

      - name: OCLA(0..4)_STATE_MCD(0..2)
        value: 0xA8009 + a*0x1000 + b
        attributes:
          bit_name: "MCD<b>"
          bit_num: "9+b"
          blk_enum_name: "OCLA_INTSN_E"
          exempt_natural_alignment: "b"
          major_name: "OCLA(0..5)"
          major_val: "(0xA8+a)"
          reg_addr: "(0x11800A8000080|a<<24)"
          reg_name: "OCLA(0..4)_STATE_INT"
        description: See OCLA(0..4)_STATE_INT[MCD<b>].

      - name: OCLA(0..4)_STATE_FSM0_INT
        value: 0xA800C + a*0x1000
        attributes:
          bit_name: "FSM0_INT"
          bit_num: "12"
          blk_enum_name: "OCLA_INTSN_E"
          major_name: "OCLA(0..5)"
          major_val: "(0xA8+a)"
          reg_addr: "(0x11800A8000080|a<<24)"
          reg_name: "OCLA(0..4)_STATE_INT"
        description: See OCLA(0..4)_STATE_INT[FSM0_INT].

      - name: OCLA(0..4)_STATE_FSM1_INT
        value: 0xA800D + a*0x1000
        attributes:
          bit_name: "FSM1_INT"
          bit_num: "13"
          blk_enum_name: "OCLA_INTSN_E"
          major_name: "OCLA(0..5)"
          major_val: "(0xA8+a)"
          reg_addr: "(0x11800A8000080|a<<24)"
          reg_name: "OCLA(0..4)_STATE_INT"
        description: See OCLA(0..4)_STATE_INT[FSM1_INT].

      - name: OCLA(0..4)_STATE_CAPTURED
        value: 0xA800E + a*0x1000
        attributes:
          bit_name: "CAPTURED"
          bit_num: "14"
          blk_enum_name: "OCLA_INTSN_E"
          major_name: "OCLA(0..5)"
          major_val: "(0xA8+a)"
          reg_addr: "(0x11800A8000080|a<<24)"
          reg_name: "OCLA(0..4)_STATE_INT"
        description: See OCLA(0..4)_STATE_INT[CAPTURED].

      - name: OCLA(0..4)_STATE_TRIGFULL
        value: 0xA800F + a*0x1000
        attributes:
          bit_name: "TRIGFULL"
          bit_num: "15"
          blk_enum_name: "OCLA_INTSN_E"
          major_name: "OCLA(0..5)"
          major_val: "(0xA8+a)"
          reg_addr: "(0x11800A8000080|a<<24)"
          reg_name: "OCLA(0..4)_STATE_INT"
        description: See OCLA(0..4)_STATE_INT[TRIGFULL].

      - name: OCLA(0..4)_STATE_OVERFULL
        value: 0xA8010 + a*0x1000
        attributes:
          bit_name: "OVERFULL"
          bit_num: "16"
          blk_enum_name: "OCLA_INTSN_E"
          major_name: "OCLA(0..5)"
          major_val: "(0xA8+a)"
          reg_addr: "(0x11800A8000080|a<<24)"
          reg_name: "OCLA(0..4)_STATE_INT"
        description: See OCLA(0..4)_STATE_INT[OVERFULL].

      - name: OCLA(0..4)_STATE_WMARK
        value: 0xA8011 + a*0x1000
        attributes:
          bit_name: "WMARK"
          bit_num: "17"
          blk_enum_name: "OCLA_INTSN_E"
          major_name: "OCLA(0..5)"
          major_val: "(0xA8+a)"
          reg_addr: "(0x11800A8000080|a<<24)"
          reg_name: "OCLA(0..4)_STATE_INT"
        description: See OCLA(0..4)_STATE_INT[WMARK].

      - name: OCLA(0..4)_STATE_DDRFULL
        value: 0xA8012 + a*0x1000
        attributes:
          bit_name: "DDRFULL"
          bit_num: "18"
          blk_enum_name: "OCLA_INTSN_E"
          major_name: "OCLA(0..5)"
          major_val: "(0xA8+a)"
          reg_addr: "(0x11800A8000080|a<<24)"
          reg_name: "OCLA(0..4)_STATE_INT"
        description: See OCLA(0..4)_STATE_INT[DDRFULL].

      - name: PEM(0..3)_ERROR_AERI
        value: 0xC0000 + a*0x1000
        attributes:
          bit_name: "AERI"
          bit_num: "0"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int0"
          intsn_level_sensitive: "1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C0000428|a<<24)"
          reg_name: "PEM(0..3)_INT_SUM"
        description: See PEM(0..3)_INT_SUM[AERI].

      - name: PEM(0..3)_ERROR_SE
        value: 0xC0001 + a*0x1000
        attributes:
          bit_name: "SE"
          bit_num: "1"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int0"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C0000428|a<<24)"
          reg_name: "PEM(0..3)_INT_SUM"
        description: See PEM(0..3)_INT_SUM[SE].

      - name: PEM(0..3)_ERROR_PMEI
        value: 0xC0002 + a*0x1000
        attributes:
          bit_name: "PMEI"
          bit_num: "2"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int0"
          intsn_level_sensitive: "1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C0000428|a<<24)"
          reg_name: "PEM(0..3)_INT_SUM"
        description: See PEM(0..3)_INT_SUM[PMEI].

      - name: PEM(0..3)_ERROR_UP_B1
        value: 0xC0004 + a*0x1000
        attributes:
          bit_name: "UP_B1"
          bit_num: "4"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int0"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C0000428|a<<24)"
          reg_name: "PEM(0..3)_INT_SUM"
        description: See PEM(0..3)_INT_SUM[UP_B1].

      - name: PEM(0..3)_ERROR_UP_B2
        value: 0xC0005 + a*0x1000
        attributes:
          bit_name: "UP_B2"
          bit_num: "5"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int0"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C0000428|a<<24)"
          reg_name: "PEM(0..3)_INT_SUM"
        description: See PEM(0..3)_INT_SUM[UP_B2].

      - name: PEM(0..3)_ERROR_UP_BX
        value: 0xC0006 + a*0x1000
        attributes:
          bit_name: "UP_BX"
          bit_num: "6"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int0"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C0000428|a<<24)"
          reg_name: "PEM(0..3)_INT_SUM"
        description: See PEM(0..3)_INT_SUM[UP_BX].

      - name: PEM(0..3)_ERROR_UN_B1
        value: 0xC0007 + a*0x1000
        attributes:
          bit_name: "UN_B1"
          bit_num: "7"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int0"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C0000428|a<<24)"
          reg_name: "PEM(0..3)_INT_SUM"
        description: See PEM(0..3)_INT_SUM[UN_B1].

      - name: PEM(0..3)_ERROR_UN_B2
        value: 0xC0008 + a*0x1000
        attributes:
          bit_name: "UN_B2"
          bit_num: "8"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int0"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C0000428|a<<24)"
          reg_name: "PEM(0..3)_INT_SUM"
        description: See PEM(0..3)_INT_SUM[UN_B2].

      - name: PEM(0..3)_ERROR_UN_BX
        value: 0xC0009 + a*0x1000
        attributes:
          bit_name: "UN_BX"
          bit_num: "9"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int0"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C0000428|a<<24)"
          reg_name: "PEM(0..3)_INT_SUM"
        description: See PEM(0..3)_INT_SUM[UN_BX].

      - name: PEM(0..3)_ERROR_RDLK
        value: 0xC000B + a*0x1000
        attributes:
          bit_name: "RDLK"
          bit_num: "11"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int0"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C0000428|a<<24)"
          reg_name: "PEM(0..3)_INT_SUM"
        description: See PEM(0..3)_INT_SUM[RDLK].

      - name: PEM(0..3)_ERROR_CRS_ER
        value: 0xC000C + a*0x1000
        attributes:
          bit_name: "CRS_ER"
          bit_num: "12"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int0"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C0000428|a<<24)"
          reg_name: "PEM(0..3)_INT_SUM"
        description: See PEM(0..3)_INT_SUM[CRS_ER].

      - name: PEM(0..3)_ERROR_CRS_DR
        value: 0xC000D + a*0x1000
        attributes:
          bit_name: "CRS_DR"
          bit_num: "13"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int0"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C0000428|a<<24)"
          reg_name: "PEM(0..3)_INT_SUM"
        description: See PEM(0..3)_INT_SUM[CRS_DR].

      - name: PEM(0..3)_ERROR_INTA
        value: 0xC003C + a*0x1000
        attributes:
          bit_name: "INTA"
          bit_num: "60"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int0"
          intsn_level_sensitive: "1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C0000428|a<<24)"
          reg_name: "PEM(0..3)_INT_SUM"
        description: |
          See PEM(0..3)_INT_SUM[INTA].
          Level sensitive added in pass 2.

      - name: PEM(0..3)_ERROR_INTB
        value: 0xC003D + a*0x1000
        attributes:
          bit_name: "INTB"
          bit_num: "61"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int0"
          intsn_level_sensitive: "1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C0000428|a<<24)"
          reg_name: "PEM(0..3)_INT_SUM"
        description: |
          See PEM(0..3)_INT_SUM[INTB].
          Level sensitive added in pass 2.

      - name: PEM(0..3)_ERROR_INTC
        value: 0xC003E + a*0x1000
        attributes:
          bit_name: "INTC"
          bit_num: "62"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int0"
          intsn_level_sensitive: "1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C0000428|a<<24)"
          reg_name: "PEM(0..3)_INT_SUM"
        description: |
          See PEM(0..3)_INT_SUM[INTC].
          Level sensitive added in pass 2.

      - name: PEM(0..3)_ERROR_INTD
        value: 0xC003F + a*0x1000
        attributes:
          bit_name: "INTD"
          bit_num: "63"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int0"
          intsn_level_sensitive: "1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C0000428|a<<24)"
          reg_name: "PEM(0..3)_INT_SUM"
        description: |
          See PEM(0..3)_INT_SUM[INTD].
          Level sensitive added in pass 2.

      - name: PEM(0..3)_ERROR_SPOISON
        value: 0xC0040 + a*0x1000
        attributes:
          bit_name: "SPOISON"
          bit_num: "0"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[SPOISON].

      - name: PEM(0..3)_ERROR_RTLPMAL
        value: 0xC0041 + a*0x1000
        attributes:
          bit_name: "RTLPMAL"
          bit_num: "1"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RTLPMAL].

      - name: PEM(0..3)_ERROR_RTLPLLE
        value: 0xC0042 + a*0x1000
        attributes:
          bit_name: "RTLPLLE"
          bit_num: "2"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RTLPLLE].

      - name: PEM(0..3)_ERROR_RECRCE
        value: 0xC0043 + a*0x1000
        attributes:
          bit_name: "RECRCE"
          bit_num: "3"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RECRCE].

      - name: PEM(0..3)_ERROR_RPOISON
        value: 0xC0044 + a*0x1000
        attributes:
          bit_name: "RPOISON"
          bit_num: "4"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RPOISON].

      - name: PEM(0..3)_ERROR_RCEMRC
        value: 0xC0045 + a*0x1000
        attributes:
          bit_name: "RCEMRC"
          bit_num: "5"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RCEMRC].

      - name: PEM(0..3)_ERROR_RNFEMRC
        value: 0xC0046 + a*0x1000
        attributes:
          bit_name: "RNFEMRC"
          bit_num: "6"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RNFEMRC].

      - name: PEM(0..3)_ERROR_RFEMRC
        value: 0xC0047 + a*0x1000
        attributes:
          bit_name: "RFEMRC"
          bit_num: "7"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RFEMRC].

      - name: PEM(0..3)_ERROR_RPMERC
        value: 0xC0048 + a*0x1000
        attributes:
          bit_name: "RPMERC"
          bit_num: "8"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RPMERC].

      - name: PEM(0..3)_ERROR_RPTAMRC
        value: 0xC0049 + a*0x1000
        attributes:
          bit_name: "RPTAMRC"
          bit_num: "9"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RPTAMRC].

      - name: PEM(0..3)_ERROR_RUMEP
        value: 0xC004A + a*0x1000
        attributes:
          bit_name: "RUMEP"
          bit_num: "10"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RUMEP].

      - name: PEM(0..3)_ERROR_RVDM
        value: 0xC004B + a*0x1000
        attributes:
          bit_name: "RVDM"
          bit_num: "11"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RVDM].

      - name: PEM(0..3)_ERROR_ACTO
        value: 0xC004C + a*0x1000
        attributes:
          bit_name: "ACTO"
          bit_num: "12"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[ACTO].

      - name: PEM(0..3)_ERROR_RTE
        value: 0xC004D + a*0x1000
        attributes:
          bit_name: "RTE"
          bit_num: "13"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RTE].

      - name: PEM(0..3)_ERROR_MRE
        value: 0xC004E + a*0x1000
        attributes:
          bit_name: "MRE"
          bit_num: "14"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[MRE].

      - name: PEM(0..3)_ERROR_RDWDLE
        value: 0xC004F + a*0x1000
        attributes:
          bit_name: "RDWDLE"
          bit_num: "15"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RDWDLE].

      - name: PEM(0..3)_ERROR_RTWDLE
        value: 0xC0050 + a*0x1000
        attributes:
          bit_name: "RTWDLE"
          bit_num: "16"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RTWDLE].

      - name: PEM(0..3)_ERROR_DPEOOSD
        value: 0xC0051 + a*0x1000
        attributes:
          bit_name: "DPEOOSD"
          bit_num: "17"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[DPEOOSD].

      - name: PEM(0..3)_ERROR_FCPVWT
        value: 0xC0052 + a*0x1000
        attributes:
          bit_name: "FCPVWT"
          bit_num: "18"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[FCPVWT].

      - name: PEM(0..3)_ERROR_RPE
        value: 0xC0053 + a*0x1000
        attributes:
          bit_name: "RPE"
          bit_num: "19"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RPE].

      - name: PEM(0..3)_ERROR_FCUV
        value: 0xC0054 + a*0x1000
        attributes:
          bit_name: "FCUV"
          bit_num: "20"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[FCUV].

      - name: PEM(0..3)_ERROR_RQO
        value: 0xC0055 + a*0x1000
        attributes:
          bit_name: "RQO"
          bit_num: "21"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RQO].

      - name: PEM(0..3)_ERROR_RAUC
        value: 0xC0056 + a*0x1000
        attributes:
          bit_name: "RAUC"
          bit_num: "22"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RAUC].

      - name: PEM(0..3)_ERROR_RACUR
        value: 0xC0057 + a*0x1000
        attributes:
          bit_name: "RACUR"
          bit_num: "23"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RACUR].

      - name: PEM(0..3)_ERROR_RACCA
        value: 0xC0058 + a*0x1000
        attributes:
          bit_name: "RACCA"
          bit_num: "24"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RACCA].

      - name: PEM(0..3)_ERROR_CAAR
        value: 0xC0059 + a*0x1000
        attributes:
          bit_name: "CAAR"
          bit_num: "25"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[CAAR].

      - name: PEM(0..3)_ERROR_RARWDNS
        value: 0xC005A + a*0x1000
        attributes:
          bit_name: "RARWDNS"
          bit_num: "26"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RARWDNS].

      - name: PEM(0..3)_ERROR_RAMTLP
        value: 0xC005B + a*0x1000
        attributes:
          bit_name: "RAMTLP"
          bit_num: "27"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RAMTLP].

      - name: PEM(0..3)_ERROR_RACPP
        value: 0xC005C + a*0x1000
        attributes:
          bit_name: "RACPP"
          bit_num: "28"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RACPP].

      - name: PEM(0..3)_ERROR_RAWWPP
        value: 0xC005D + a*0x1000
        attributes:
          bit_name: "RAWWPP"
          bit_num: "29"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RAWWPP].

      - name: PEM(0..3)_ERROR_ECRC_E
        value: 0xC005E + a*0x1000
        attributes:
          bit_name: "ECRC_E"
          bit_num: "30"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[ECRC_E].

      - name: PEM(0..3)_ERROR_LOFP
        value: 0xC005F + a*0x1000
        attributes:
          bit_name: "LOFP"
          bit_num: "31"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[LOFP].

      - name: PEM(0..3)_ERROR_DATQ_PE
        value: 0xC0061 + a*0x1000
        attributes:
          bit_name: "DATQ_PE"
          bit_num: "33"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[DATQ_PE].

      - name: PEM(0..3)_ERROR_P_D0_SBE
        value: 0xC0062 + a*0x1000
        attributes:
          bit_name: "P_D0_SBE"
          bit_num: "34"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[P_D0_SBE].

      - name: PEM(0..3)_ERROR_P_D0_DBE
        value: 0xC0063 + a*0x1000
        attributes:
          bit_name: "P_D0_DBE"
          bit_num: "35"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[P_D0_DBE].

      - name: PEM(0..3)_ERROR_P_D1_SBE
        value: 0xC0064 + a*0x1000
        attributes:
          bit_name: "P_D1_SBE"
          bit_num: "36"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[P_D1_SBE].

      - name: PEM(0..3)_ERROR_P_D1_DBE
        value: 0xC0065 + a*0x1000
        attributes:
          bit_name: "P_D1_DBE"
          bit_num: "37"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[P_D1_DBE].

      - name: PEM(0..3)_ERROR_P_C_SBE
        value: 0xC0066 + a*0x1000
        attributes:
          bit_name: "P_C_SBE"
          bit_num: "38"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[P_C_SBE].

      - name: PEM(0..3)_ERROR_P_C_DBE
        value: 0xC0067 + a*0x1000
        attributes:
          bit_name: "P_C_DBE"
          bit_num: "39"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[P_C_DBE].

      - name: PEM(0..3)_ERROR_N_D0_SBE
        value: 0xC0068 + a*0x1000
        attributes:
          bit_name: "N_D0_SBE"
          bit_num: "40"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[N_D0_SBE].

      - name: PEM(0..3)_ERROR_N_D0_DBE
        value: 0xC0069 + a*0x1000
        attributes:
          bit_name: "N_D0_DBE"
          bit_num: "41"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[N_D0_DBE].

      - name: PEM(0..3)_ERROR_N_D1_SBE
        value: 0xC006A + a*0x1000
        attributes:
          bit_name: "N_D1_SBE"
          bit_num: "42"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[N_D1_SBE].

      - name: PEM(0..3)_ERROR_N_D1_DBE
        value: 0xC006B + a*0x1000
        attributes:
          bit_name: "N_D1_DBE"
          bit_num: "43"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[N_D1_DBE].

      - name: PEM(0..3)_ERROR_N_C_SBE
        value: 0xC006C + a*0x1000
        attributes:
          bit_name: "N_C_SBE"
          bit_num: "44"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[N_C_SBE].

      - name: PEM(0..3)_ERROR_N_C_DBE
        value: 0xC006D + a*0x1000
        attributes:
          bit_name: "N_C_DBE"
          bit_num: "45"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[N_C_DBE].

      - name: PEM(0..3)_ERROR_C_D0_SBE
        value: 0xC006E + a*0x1000
        attributes:
          bit_name: "C_D0_SBE"
          bit_num: "46"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[C_D0_SBE].

      - name: PEM(0..3)_ERROR_C_D0_DBE
        value: 0xC006F + a*0x1000
        attributes:
          bit_name: "C_D0_DBE"
          bit_num: "47"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[C_D0_DBE].

      - name: PEM(0..3)_ERROR_C_D1_SBE
        value: 0xC0070 + a*0x1000
        attributes:
          bit_name: "C_D1_SBE"
          bit_num: "48"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[C_D1_SBE].

      - name: PEM(0..3)_ERROR_C_D1_DBE
        value: 0xC0071 + a*0x1000
        attributes:
          bit_name: "C_D1_DBE"
          bit_num: "49"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[C_D1_DBE].

      - name: PEM(0..3)_ERROR_C_C_SBE
        value: 0xC0072 + a*0x1000
        attributes:
          bit_name: "C_C_SBE"
          bit_num: "50"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[C_C_SBE].

      - name: PEM(0..3)_ERROR_C_C_DBE
        value: 0xC0073 + a*0x1000
        attributes:
          bit_name: "C_C_DBE"
          bit_num: "51"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[C_C_DBE].

      - name: PEM(0..3)_ERROR_RTRY_SBE
        value: 0xC0074 + a*0x1000
        attributes:
          bit_name: "RTRY_SBE"
          bit_num: "52"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RTRY_SBE].

      - name: PEM(0..3)_ERROR_RTRY_DBE
        value: 0xC0075 + a*0x1000
        attributes:
          bit_name: "RTRY_DBE"
          bit_num: "53"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[RTRY_DBE].

      - name: PEM(0..3)_ERROR_QHDR_B0_SBE
        value: 0xC0076 + a*0x1000
        attributes:
          bit_name: "QHDR_B0_SBE"
          bit_num: "54"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[QHDR_B0_SBE].

      - name: PEM(0..3)_ERROR_QHDR_B0_DBE
        value: 0xC0077 + a*0x1000
        attributes:
          bit_name: "QHDR_B0_DBE"
          bit_num: "55"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[QHDR_B0_DBE].

      - name: PEM(0..3)_ERROR_QHDR_B1_SBE
        value: 0xC0078 + a*0x1000
        attributes:
          bit_name: "QHDR_B1_SBE"
          bit_num: "56"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[QHDR_B1_SBE].

      - name: PEM(0..3)_ERROR_QHDR_B1_DBE
        value: 0xC0079 + a*0x1000
        attributes:
          bit_name: "QHDR_B1_DBE"
          bit_num: "57"
          blk_enum_name: "PEM_INTSN_E"
          cib_rtl_module: "pem_int1"
          major_name: "PEM(0..3)"
          major_val: "(0xC0+a)"
          reg_addr: "(0x11800C00000D0|a<<24)"
          reg_name: "PEM(0..3)_DBG_INFO"
        description: See PEM(0..3)_DBG_INFO[QHDR_B1_DBE].

      - name: OSM_INT_STAT_DFA_DBE
        value: 0xDC000
        attributes:
          bit_name: "DFA_DBE"
          bit_num: "0"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[DFA_DBE].

      - name: OSM_INT_STAT_DFA_SBE
        value: 0xDC001
        attributes:
          bit_name: "DFA_SBE"
          bit_num: "1"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[DFA_SBE].

      - name: OSM_INT_STAT_HNA_DBE
        value: 0xDC002
        attributes:
          bit_name: "HNA_DBE"
          bit_num: "2"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[HNA_DBE].

      - name: OSM_INT_STAT_HNA_SBE
        value: 0xDC003
        attributes:
          bit_name: "HNA_SBE"
          bit_num: "3"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[HNA_SBE].

      - name: OSM_INT_STAT_TWC_DBE
        value: 0xDC004
        attributes:
          bit_name: "TWC_DBE"
          bit_num: "4"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[TWC_DBE].

      - name: OSM_INT_STAT_TWC_SBE
        value: 0xDC005
        attributes:
          bit_name: "TWC_SBE"
          bit_num: "5"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[TWC_SBE].

      - name: OSM_INT_STAT_BWC_DBE
        value: 0xDC006
        attributes:
          bit_name: "BWC_DBE"
          bit_num: "6"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[BWC_DBE].

      - name: OSM_INT_STAT_BWC_SBE
        value: 0xDC007
        attributes:
          bit_name: "BWC_SBE"
          bit_num: "7"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[BWC_SBE].

      - name: OSM_INT_STAT_RWC1_DBE
        value: 0xDC008
        attributes:
          bit_name: "RWC1_DBE"
          bit_num: "8"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[RWC1_DBE].

      - name: OSM_INT_STAT_RWC1_SBE
        value: 0xDC009
        attributes:
          bit_name: "RWC1_SBE"
          bit_num: "9"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[RWC1_SBE].

      - name: OSM_INT_STAT_RWC2_DBE
        value: 0xDC00A
        attributes:
          bit_name: "RWC2_DBE"
          bit_num: "10"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[RWC2_DBE].

      - name: OSM_INT_STAT_RWC2_SBE
        value: 0xDC00B
        attributes:
          bit_name: "RWC2_SBE"
          bit_num: "11"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[RWC2_SBE].

      - name: OSM_INT_STAT_RWC3_DBE
        value: 0xDC00C
        attributes:
          bit_name: "RWC3_DBE"
          bit_num: "12"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[RWC3_DBE].

      - name: OSM_INT_STAT_RWC3_SBE
        value: 0xDC00D
        attributes:
          bit_name: "RWC3_SBE"
          bit_num: "13"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[RWC3_SBE].

      - name: OSM_INT_STAT_HOST_DBE
        value: 0xDC00E
        attributes:
          bit_name: "HOST_DBE"
          bit_num: "14"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[HOST_DBE].

      - name: OSM_INT_STAT_HOST_SBE
        value: 0xDC00F
        attributes:
          bit_name: "HOST_SBE"
          bit_num: "15"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[HOST_SBE].

      - name: OSM_INT_STAT_DFA_ADDR_ERR
        value: 0xDC010
        attributes:
          bit_name: "DFA_ADDR_ERR"
          bit_num: "16"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[DFA_ADDR_ERR].

      - name: OSM_INT_STAT_HNA_ADDR_ERR
        value: 0xDC011
        attributes:
          bit_name: "HNA_ADDR_ERR"
          bit_num: "17"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[HNA_ADDR_ERR].

      - name: OSM_INT_STAT_TWC_ADDR_ERR
        value: 0xDC012
        attributes:
          bit_name: "TWC_ADDR_ERR"
          bit_num: "18"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[TWC_ADDR_ERR].

      - name: OSM_INT_STAT_BWC_ADDR_ERR
        value: 0xDC013
        attributes:
          bit_name: "BWC_ADDR_ERR"
          bit_num: "19"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[BWC_ADDR_ERR].

      - name: OSM_INT_STAT_RWC1_ADDR_ERR
        value: 0xDC014
        attributes:
          bit_name: "RWC1_ADDR_ERR"
          bit_num: "20"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[RWC1_ADDR_ERR].

      - name: OSM_INT_STAT_RWC2_ADDR_ERR
        value: 0xDC015
        attributes:
          bit_name: "RWC2_ADDR_ERR"
          bit_num: "21"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[RWC2_ADDR_ERR].

      - name: OSM_INT_STAT_RWC3_ADDR_ERR
        value: 0xDC016
        attributes:
          bit_name: "RWC3_ADDR_ERR"
          bit_num: "22"
          blk_enum_name: "OSM_INTSN_E"
          cib_rtl_module: "osm"
          major_name: "OSM"
          major_val: "(0xDC)"
          reg_addr: "(0x11800DC000008)"
          reg_name: "OSM_INT_STAT"
        description: See OSM_INT_STAT[RWC3_ADDR_ERR].

      - name: ASE_LIP_ISF_DROP_FULL
        value: 0xDD000
        attributes:
          bit_name: "LIP_ISF_DROP_FULL"
          bit_num: "0"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000020)"
          reg_name: "ASE_GEN_INT"
        description: See ASE_GEN_INT[LIP_ISF_DROP_FULL].

      - name: ASE_LIP_OBF_DROP_CMD_DBE
        value: 0xDD001
        attributes:
          bit_name: "LIP_OBF_DROP_CMD_DBE"
          bit_num: "1"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000020)"
          reg_name: "ASE_GEN_INT"
        description: See ASE_GEN_INT[LIP_OBF_DROP_CMD_DBE].

      - name: ASE_LIP_OBF_DROP_MALFORMED
        value: 0xDD002
        attributes:
          bit_name: "LIP_OBF_DROP_MALFORMED"
          bit_num: "2"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000020)"
          reg_name: "ASE_GEN_INT"
        description: See ASE_GEN_INT[LIP_OBF_DROP_MALFORMED].

      - name: ASE_LIP_OBF_DROP_UNKN_CMD
        value: 0xDD003
        attributes:
          bit_name: "LIP_OBF_DROP_UNKN_CMD"
          bit_num: "3"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000020)"
          reg_name: "ASE_GEN_INT"
        description: See ASE_GEN_INT[LIP_OBF_DROP_UNKN_CMD].

      - name: ASE_LIP_OBF_EARLY_EOP
        value: 0xDD004
        attributes:
          bit_name: "LIP_OBF_EARLY_EOP"
          bit_num: "4"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000020)"
          reg_name: "ASE_GEN_INT"
        description: See ASE_GEN_INT[LIP_OBF_EARLY_EOP].

      - name: ASE_LIP_OBF_MISSING_EOP
        value: 0xDD005
        attributes:
          bit_name: "LIP_OBF_MISSING_EOP"
          bit_num: "5"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000020)"
          reg_name: "ASE_GEN_INT"
        description: See ASE_GEN_INT[LIP_OBF_MISSING_EOP].

      - name: ASE_LIP_TBF_EARLY_EOP
        value: 0xDD006
        attributes:
          bit_name: "LIP_TBF_EARLY_EOP"
          bit_num: "6"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000020)"
          reg_name: "ASE_GEN_INT"
        description: See ASE_GEN_INT[LIP_TBF_EARLY_EOP].

      - name: ASE_LIP_TBF_MISSING_EOP
        value: 0xDD007
        attributes:
          bit_name: "LIP_TBF_MISSING_EOP"
          bit_num: "7"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000020)"
          reg_name: "ASE_GEN_INT"
        description: See ASE_GEN_INT[LIP_TBF_MISSING_EOP].

      - name: ASE_LUE_TIC_MISS
        value: 0xDD020
        attributes:
          bit_name: "LUE_TIC_MISS"
          bit_num: "32"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000020)"
          reg_name: "ASE_GEN_INT"
        description: See ASE_GEN_INT[LUE_TIC_MISS].

      - name: ASE_LUE_TIC_MULTI_HIT
        value: 0xDD021
        attributes:
          bit_name: "LUE_TIC_MULTI_HIT"
          bit_num: "33"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000020)"
          reg_name: "ASE_GEN_INT"
        description: See ASE_GEN_INT[LUE_TIC_MULTI_HIT].

      - name: ASE_LUE_TIC_BAD_WRITE
        value: 0xDD022
        attributes:
          bit_name: "LUE_TIC_BAD_WRITE"
          bit_num: "34"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000020)"
          reg_name: "ASE_GEN_INT"
        description: See ASE_GEN_INT[LUE_TIC_BAD_WRITE].

      - name: ASE_LUE_HR_ERR_LOG
        value: 0xDD025
        attributes:
          bit_name: "LUE_HR_ERR_LOG"
          bit_num: "37"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000020)"
          reg_name: "ASE_GEN_INT"
        description: See ASE_GEN_INT[LUE_HR_ERR_LOG].

      - name: ASE_LUE_INVALID_REQ
        value: 0xDD026
        attributes:
          bit_name: "LUE_INVALID_REQ"
          bit_num: "38"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000020)"
          reg_name: "ASE_GEN_INT"
        description: See ASE_GEN_INT[LUE_INVALID_REQ].

      - name: ASE_LUE_RME_FATAL
        value: 0xDD027
        attributes:
          bit_name: "LUE_RME_FATAL"
          bit_num: "39"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000020)"
          reg_name: "ASE_GEN_INT"
        description: See ASE_GEN_INT[LUE_RME_FATAL].

      - name: ASE_ECC_LIP_ISF_SBE
        value: 0xDD040
        attributes:
          bit_name: "LIP_ISF_SBE"
          bit_num: "0"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000028)"
          reg_name: "ASE_ECC_INT"
        description: See ASE_ECC_INT[LIP_ISF_SBE].

      - name: ASE_ECC_LIP_ISF_DBE
        value: 0xDD041
        attributes:
          bit_name: "LIP_ISF_DBE"
          bit_num: "1"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000028)"
          reg_name: "ASE_ECC_INT"
        description: See ASE_ECC_INT[LIP_ISF_DBE].

      - name: ASE_ECC_LIP_GDT_SBE
        value: 0xDD042
        attributes:
          bit_name: "LIP_GDT_SBE"
          bit_num: "2"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000028)"
          reg_name: "ASE_ECC_INT"
        description: See ASE_ECC_INT[LIP_GDT_SBE].

      - name: ASE_ECC_LIP_GDT_DBE
        value: 0xDD043
        attributes:
          bit_name: "LIP_GDT_DBE"
          bit_num: "3"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000028)"
          reg_name: "ASE_ECC_INT"
        description: See ASE_ECC_INT[LIP_GDT_DBE].

      - name: ASE_ECC_LIP_PHT_SBE
        value: 0xDD044
        attributes:
          bit_name: "LIP_PHT_SBE"
          bit_num: "4"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000028)"
          reg_name: "ASE_ECC_INT"
        description: See ASE_ECC_INT[LIP_PHT_SBE].

      - name: ASE_ECC_LIP_PHT_DBE
        value: 0xDD045
        attributes:
          bit_name: "LIP_PHT_DBE"
          bit_num: "5"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000028)"
          reg_name: "ASE_ECC_INT"
        description: See ASE_ECC_INT[LIP_PHT_DBE].

      - name: ASE_ECC_LIP_NEWQ_SBE
        value: 0xDD046
        attributes:
          bit_name: "LIP_NEWQ_SBE"
          bit_num: "6"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000028)"
          reg_name: "ASE_ECC_INT"
        description: See ASE_ECC_INT[LIP_NEWQ_SBE].

      - name: ASE_ECC_LIP_NEWQ_DBE
        value: 0xDD047
        attributes:
          bit_name: "LIP_NEWQ_DBE"
          bit_num: "7"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000028)"
          reg_name: "ASE_ECC_INT"
        description: See ASE_ECC_INT[LIP_NEWQ_DBE].

      - name: ASE_ECC_LOP_TXB_SBE
        value: 0xDD050
        attributes:
          bit_name: "LOP_TXB_SBE"
          bit_num: "16"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000028)"
          reg_name: "ASE_ECC_INT"
        description: See ASE_ECC_INT[LOP_TXB_SBE].

      - name: ASE_ECC_LOP_TXB_DBE
        value: 0xDD051
        attributes:
          bit_name: "LOP_TXB_DBE"
          bit_num: "17"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000028)"
          reg_name: "ASE_ECC_INT"
        description: See ASE_ECC_INT[LOP_TXB_DBE].

      - name: ASE_ECC_LUE_KDB_SBE
        value: 0xDD060
        attributes:
          bit_name: "LUE_KDB_SBE"
          bit_num: "32"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000028)"
          reg_name: "ASE_ECC_INT"
        description: See ASE_ECC_INT[LUE_KDB_SBE].

      - name: ASE_ECC_LUE_KDB_DBE
        value: 0xDD061
        attributes:
          bit_name: "LUE_KDB_DBE"
          bit_num: "33"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000028)"
          reg_name: "ASE_ECC_INT"
        description: See ASE_ECC_INT[LUE_KDB_DBE].

      - name: ASE_ECC_LUE_TAT_SBE
        value: 0xDD062
        attributes:
          bit_name: "LUE_TAT_SBE"
          bit_num: "34"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000028)"
          reg_name: "ASE_ECC_INT"
        description: See ASE_ECC_INT[LUE_TAT_SBE].

      - name: ASE_ECC_LUE_TAT_DBE
        value: 0xDD063
        attributes:
          bit_name: "LUE_TAT_DBE"
          bit_num: "35"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000028)"
          reg_name: "ASE_ECC_INT"
        description: See ASE_ECC_INT[LUE_TAT_DBE].

      - name: ASE_ECC_LUE_RFT_SBE
        value: 0xDD064
        attributes:
          bit_name: "LUE_RFT_SBE"
          bit_num: "36"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000028)"
          reg_name: "ASE_ECC_INT"
        description: See ASE_ECC_INT[LUE_RFT_SBE].

      - name: ASE_ECC_LUE_RFT_DBE
        value: 0xDD065
        attributes:
          bit_name: "LUE_RFT_DBE"
          bit_num: "37"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000028)"
          reg_name: "ASE_ECC_INT"
        description: See ASE_ECC_INT[LUE_RFT_DBE].

      - name: ASE_ECC_LUE_RUL_SBE
        value: 0xDD068
        attributes:
          bit_name: "LUE_RUL_SBE"
          bit_num: "40"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000028)"
          reg_name: "ASE_ECC_INT"
        description: See ASE_ECC_INT[LUE_RUL_SBE].

      - name: ASE_ECC_LUE_RUL_DBE
        value: 0xDD069
        attributes:
          bit_name: "LUE_RUL_DBE"
          bit_num: "41"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000028)"
          reg_name: "ASE_ECC_INT"
        description: See ASE_ECC_INT[LUE_RUL_DBE].

      - name: ASE_ECC_LUE_KDT_SBE
        value: 0xDD06A
        attributes:
          bit_name: "LUE_KDT_SBE"
          bit_num: "42"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000028)"
          reg_name: "ASE_ECC_INT"
        description: See ASE_ECC_INT[LUE_KDT_SBE].

      - name: ASE_ECC_LUE_KDT_DBE
        value: 0xDD06B
        attributes:
          bit_name: "LUE_KDT_DBE"
          bit_num: "43"
          blk_enum_name: "ASE_INTSN_E"
          cib_rtl_module: "ase"
          major_name: "ASE"
          major_val: "(0xDD)"
          reg_addr: "(0x11800DD000028)"
          reg_name: "ASE_ECC_INT"
        description: See ASE_ECC_INT[LUE_KDT_DBE].

      - name: DPI_INT_NDERR
        value: 0xDF000
        attributes:
          bit_name: "NDERR"
          bit_num: "0"
          blk_enum_name: "DPI_INTSN_E"
          major_name: "DPI"
          major_val: "(0xDF)"
          reg_addr: "(0x1DF0000000008)"
          reg_name: "DPI_INT_REG"
        description: See DPI_INT_REG[NDERR].

      - name: DPI_INT_NFOVR
        value: 0xDF001
        attributes:
          bit_name: "NFOVR"
          bit_num: "1"
          blk_enum_name: "DPI_INTSN_E"
          major_name: "DPI"
          major_val: "(0xDF)"
          reg_addr: "(0x1DF0000000008)"
          reg_name: "DPI_INT_REG"
        description: See DPI_INT_REG[NFOVR].

      - name: DPI_INT_DMADBO(0..7)
        value: 0xDF008 + a
        attributes:
          bit_name: "DMADBO<a>"
          bit_num: "8+a"
          blk_enum_name: "DPI_INTSN_E"
          exempt_natural_alignment: "a"
          intsn_lsb_mismatch: "True"
          major_name: "DPI"
          major_val: "(0xDF)"
          reg_addr: "(0x1DF0000000008)"
          reg_name: "DPI_INT_REG"
        description: See DPI_INT_REG[DMADBO<a>].

      - name: DPI_INT_REQ_BADADR
        value: 0xDF010
        attributes:
          bit_name: "REQ_BADADR"
          bit_num: "16"
          blk_enum_name: "DPI_INTSN_E"
          major_name: "DPI"
          major_val: "(0xDF)"
          reg_addr: "(0x1DF0000000008)"
          reg_name: "DPI_INT_REG"
        description: See DPI_INT_REG[REQ_BADADR].

      - name: DPI_INT_REQ_BADLEN
        value: 0xDF011
        attributes:
          bit_name: "REQ_BADLEN"
          bit_num: "17"
          blk_enum_name: "DPI_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "DPI"
          major_val: "(0xDF)"
          reg_addr: "(0x1DF0000000008)"
          reg_name: "DPI_INT_REG"
        description: See DPI_INT_REG[REQ_BADLEN].

      - name: DPI_INT_REQ_OVRFLW
        value: 0xDF012
        attributes:
          bit_name: "REQ_OVRFLW"
          bit_num: "18"
          blk_enum_name: "DPI_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "DPI"
          major_val: "(0xDF)"
          reg_addr: "(0x1DF0000000008)"
          reg_name: "DPI_INT_REG"
        description: See DPI_INT_REG[REQ_OVRFLW].

      - name: DPI_INT_REQ_UNDFLW
        value: 0xDF013
        attributes:
          bit_name: "REQ_UNDFLW"
          bit_num: "19"
          blk_enum_name: "DPI_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "DPI"
          major_val: "(0xDF)"
          reg_addr: "(0x1DF0000000008)"
          reg_name: "DPI_INT_REG"
        description: See DPI_INT_REG[REQ_UNDFLW].

      - name: DPI_INT_REQ_ANULL
        value: 0xDF014
        attributes:
          bit_name: "REQ_ANULL"
          bit_num: "20"
          blk_enum_name: "DPI_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "DPI"
          major_val: "(0xDF)"
          reg_addr: "(0x1DF0000000008)"
          reg_name: "DPI_INT_REG"
        description: See DPI_INT_REG[REQ_ANULL].

      - name: DPI_INT_REQ_INULL
        value: 0xDF015
        attributes:
          bit_name: "REQ_INULL"
          bit_num: "21"
          blk_enum_name: "DPI_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "DPI"
          major_val: "(0xDF)"
          reg_addr: "(0x1DF0000000008)"
          reg_name: "DPI_INT_REG"
        description: See DPI_INT_REG[REQ_INULL].

      - name: DPI_INT_REQ_BADFIL
        value: 0xDF016
        attributes:
          bit_name: "REQ_BADFIL"
          bit_num: "22"
          blk_enum_name: "DPI_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "DPI"
          major_val: "(0xDF)"
          reg_addr: "(0x1DF0000000008)"
          reg_name: "DPI_INT_REG"
        description: See DPI_INT_REG[REQ_BADFIL].

      - name: DPI_INT_SPRT0_RST
        value: 0xDF018
        attributes:
          bit_name: "SPRT0_RST"
          bit_num: "24"
          blk_enum_name: "DPI_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "DPI"
          major_val: "(0xDF)"
          reg_addr: "(0x1DF0000000008)"
          reg_name: "DPI_INT_REG"
        description: See DPI_INT_REG[SPRT0_RST].

      - name: DPI_INT_SPRT1_RST
        value: 0xDF019
        attributes:
          bit_name: "SPRT1_RST"
          bit_num: "25"
          blk_enum_name: "DPI_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "DPI"
          major_val: "(0xDF)"
          reg_addr: "(0x1DF0000000008)"
          reg_name: "DPI_INT_REG"
        description: See DPI_INT_REG[SPRT1_RST].

      - name: DPI_INT_SPRT2_RST
        value: 0xDF01A
        attributes:
          bit_name: "SPRT2_RST"
          bit_num: "26"
          blk_enum_name: "DPI_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "DPI"
          major_val: "(0xDF)"
          reg_addr: "(0x1DF0000000008)"
          reg_name: "DPI_INT_REG"
        description: See DPI_INT_REG[SPRT2_RST].

      - name: DPI_INT_SPRT3_RST
        value: 0xDF01B
        attributes:
          bit_name: "SPRT3_RST"
          bit_num: "27"
          blk_enum_name: "DPI_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "DPI"
          major_val: "(0xDF)"
          reg_addr: "(0x1DF0000000008)"
          reg_name: "DPI_INT_REG"
        description: See DPI_INT_REG[SPRT3_RST].

      - name: DPI_DMA_PP(0..47)_INT
        value: 0xDF040 + a
        attributes:
          bit_name: "COMPLETE<a>"
          bit_num: "0+a"
          blk_enum_name: "DPI_INTSN_E"
          intsn_level_sensitive: "1"
          intsn_lsb_mismatch: "True"
          major_name: "DPI"
          major_val: "(0xDF)"
          reg_addr: "(0x1DF0000000038)"
          reg_name: "DPI_DMA_PP_INT"
        description: See DPI_DMA_PP_INT[COMPLETE<a>].

      - name: DPI_ERR_RAM_DBE(0..14)
        value: 0xDF080 + a
        attributes:
          bit_name: "RAM_DBE<a>"
          bit_num: "0+a"
          blk_enum_name: "DPI_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "DPI"
          major_val: "(0xDF)"
          reg_addr: "(0x1DF0000000020)"
          reg_name: "DPI_ECC_INT"
        description: See DPI_ECC_INT[RAM_DBE<a>].

      - name: DPI_ERR_RAM_SBE(0..14)
        value: 0xDF0A0 + a
        attributes:
          bit_name: "RAM_SBE<a>"
          bit_num: "32+a"
          blk_enum_name: "DPI_INTSN_E"
          intsn_lsb_mismatch: "True"
          major_name: "DPI"
          major_val: "(0xDF)"
          reg_addr: "(0x1DF0000000020)"
          reg_name: "DPI_ECC_INT"
        description: See DPI_ECC_INT[RAM_SBE<a>].

      - name: BGX(0..5)_CMR(0..3)_INT_PAUSE_DRP
        value: 0xE0000 + a*0x1000 + b*0x40
        attributes:
          bit_name: "PAUSE_DRP"
          bit_num: "0"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_cmr"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0000020+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_CMR(0..3)_INT"
        description: See BGX(0..5)_CMR(0..3)_INT[PAUSE_DRP].

      - name: BGX(0..5)_CMR(0..3)_INT_OVERFLW
        value: 0xE0001 + a*0x1000 + b*0x40
        attributes:
          bit_name: "OVERFLW"
          bit_num: "1"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_cmr"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0000020+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_CMR(0..3)_INT"
        description: See BGX(0..5)_CMR(0..3)_INT[OVERFLW].

      - name: BGX(0..5)_CMR(0..3)_INT_PKO_NXC
        value: 0xE0002 + a*0x1000 + b*0x40
        attributes:
          bit_name: "PKO_NXC"
          bit_num: "2"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_cmr"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0000020+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_CMR(0..3)_INT"
        description: See BGX(0..5)_CMR(0..3)_INT[PKO_NXC].

      - name: BGX(0..5)_CMR_INT_SMU_IN_OVERFL
        value: 0xE0018 + a*0x1000
        attributes:
          bit_name: "SMU_IN_OVERFL"
          bit_num: "17"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_cmr"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0000010+a*0x1000000)"
          reg_name: "BGX(0..5)_CMR_MEM_INT"
        description: See BGX(0..5)_CMR_MEM_INT[SMU_IN_OVERFL].

      - name: BGX(0..5)_CMR_INT_GMP_IN_OVERFL
        value: 0xE0019 + a*0x1000
        attributes:
          bit_name: "GMP_IN_OVERFL"
          bit_num: "16"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_cmr"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0000010+a*0x1000000)"
          reg_name: "BGX(0..5)_CMR_MEM_INT"
        description: See BGX(0..5)_CMR_MEM_INT[GMP_IN_OVERFL].

      - name: BGX(0..5)_CMR_INT_RXB_FIF_BK0_DBE0
        value: 0xE0020 + a*0x1000
        attributes:
          bit_name: "RXB_FIF_BK0_DBE0"
          bit_num: "0"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_cmr"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0000010+a*0x1000000)"
          reg_name: "BGX(0..5)_CMR_MEM_INT"
        description: See BGX(0..5)_CMR_MEM_INT[RXB_FIF_BK0_DBE0].

      - name: BGX(0..5)_CMR_INT_RXB_FIF_BK0_SBE0
        value: 0xE0021 + a*0x1000
        attributes:
          bit_name: "RXB_FIF_BK0_SBE0"
          bit_num: "1"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_cmr"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0000010+a*0x1000000)"
          reg_name: "BGX(0..5)_CMR_MEM_INT"
        description: See BGX(0..5)_CMR_MEM_INT[RXB_FIF_BK0_SBE0].

      - name: BGX(0..5)_CMR_INT_RXB_FIF_BK0_DBE1
        value: 0xE0022 + a*0x1000
        attributes:
          bit_name: "RXB_FIF_BK0_DBE1"
          bit_num: "2"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_cmr"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0000010+a*0x1000000)"
          reg_name: "BGX(0..5)_CMR_MEM_INT"
        description: See BGX(0..5)_CMR_MEM_INT[RXB_FIF_BK0_DBE1].

      - name: BGX(0..5)_CMR_INT_RXB_FIF_BK0_SBE1
        value: 0xE0023 + a*0x1000
        attributes:
          bit_name: "RXB_FIF_BK0_SBE1"
          bit_num: "3"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_cmr"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0000010+a*0x1000000)"
          reg_name: "BGX(0..5)_CMR_MEM_INT"
        description: See BGX(0..5)_CMR_MEM_INT[RXB_FIF_BK0_SBE1].

      - name: BGX(0..5)_CMR_INT_RXB_FIF_BK1_DBE0
        value: 0xE0024 + a*0x1000
        attributes:
          bit_name: "RXB_FIF_BK1_DBE0"
          bit_num: "4"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_cmr"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0000010+a*0x1000000)"
          reg_name: "BGX(0..5)_CMR_MEM_INT"
        description: See BGX(0..5)_CMR_MEM_INT[RXB_FIF_BK1_DBE0].

      - name: BGX(0..5)_CMR_INT_RXB_FIF_BK1_SBE0
        value: 0xE0025 + a*0x1000
        attributes:
          bit_name: "RXB_FIF_BK1_SBE0"
          bit_num: "5"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_cmr"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0000010+a*0x1000000)"
          reg_name: "BGX(0..5)_CMR_MEM_INT"
        description: See BGX(0..5)_CMR_MEM_INT[RXB_FIF_BK1_SBE0].

      - name: BGX(0..5)_CMR_INT_RXB_FIF_BK1_DBE1
        value: 0xE0026 + a*0x1000
        attributes:
          bit_name: "RXB_FIF_BK1_DBE1"
          bit_num: "6"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_cmr"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0000010+a*0x1000000)"
          reg_name: "BGX(0..5)_CMR_MEM_INT"
        description: See BGX(0..5)_CMR_MEM_INT[RXB_FIF_BK1_DBE1].

      - name: BGX(0..5)_CMR_INT_RXB_FIF_BK1_SBE1
        value: 0xE0027 + a*0x1000
        attributes:
          bit_name: "RXB_FIF_BK1_SBE1"
          bit_num: "7"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_cmr"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0000010+a*0x1000000)"
          reg_name: "BGX(0..5)_CMR_MEM_INT"
        description: See BGX(0..5)_CMR_MEM_INT[RXB_FIF_BK1_SBE1].

      - name: BGX(0..5)_CMR_INT_RXB_SKID_DBE
        value: 0xE0028 + a*0x1000
        attributes:
          bit_name: "RXB_SKID_DBE"
          bit_num: "8"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_cmr"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0000010+a*0x1000000)"
          reg_name: "BGX(0..5)_CMR_MEM_INT"
        description: See BGX(0..5)_CMR_MEM_INT[RXB_SKID_DBE].

      - name: BGX(0..5)_CMR_INT_RXB_SKID_SBE
        value: 0xE0029 + a*0x1000
        attributes:
          bit_name: "RXB_SKID_SBE"
          bit_num: "9"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_cmr"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0000010+a*0x1000000)"
          reg_name: "BGX(0..5)_CMR_MEM_INT"
        description: See BGX(0..5)_CMR_MEM_INT[RXB_SKID_SBE].

      - name: BGX(0..5)_CMR_INT_TXB_FIF_BK0_DBE
        value: 0xE002A + a*0x1000
        attributes:
          bit_name: "TXB_FIF_BK0_DBE"
          bit_num: "10"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_cmr"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0000010+a*0x1000000)"
          reg_name: "BGX(0..5)_CMR_MEM_INT"
        description: See BGX(0..5)_CMR_MEM_INT[TXB_FIF_BK0_DBE].

      - name: BGX(0..5)_CMR_INT_TXB_FIF_BK0_SBE
        value: 0xE002B + a*0x1000
        attributes:
          bit_name: "TXB_FIF_BK0_SBE"
          bit_num: "11"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_cmr"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0000010+a*0x1000000)"
          reg_name: "BGX(0..5)_CMR_MEM_INT"
        description: See BGX(0..5)_CMR_MEM_INT[TXB_FIF_BK0_SBE].

      - name: BGX(0..5)_CMR_INT_TXB_FIF_BK1_DBE
        value: 0xE002C + a*0x1000
        attributes:
          bit_name: "TXB_FIF_BK1_DBE"
          bit_num: "12"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_cmr"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0000010+a*0x1000000)"
          reg_name: "BGX(0..5)_CMR_MEM_INT"
        description: See BGX(0..5)_CMR_MEM_INT[TXB_FIF_BK1_DBE].

      - name: BGX(0..5)_CMR_INT_TXB_FIF_BK1_SBE
        value: 0xE002D + a*0x1000
        attributes:
          bit_name: "TXB_FIF_BK1_SBE"
          bit_num: "13"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_cmr"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0000010+a*0x1000000)"
          reg_name: "BGX(0..5)_CMR_MEM_INT"
        description: See BGX(0..5)_CMR_MEM_INT[TXB_FIF_BK1_SBE].

      - name: BGX(0..5)_CMR_INT_TXB_SKID_DBE
        value: 0xE002E + a*0x1000
        attributes:
          bit_name: "TXB_SKID_DBE"
          bit_num: "14"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_cmr"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0000010+a*0x1000000)"
          reg_name: "BGX(0..5)_CMR_MEM_INT"
        description: See BGX(0..5)_CMR_MEM_INT[TXB_SKID_DBE].

      - name: BGX(0..5)_CMR_INT_TXB_SKID_SBE
        value: 0xE002F + a*0x1000
        attributes:
          bit_name: "TXB_SKID_SBE"
          bit_num: "15"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_cmr"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0000010+a*0x1000000)"
          reg_name: "BGX(0..5)_CMR_MEM_INT"
        description: See BGX(0..5)_CMR_MEM_INT[TXB_SKID_SBE].

      - name: BGX(0..5)_SPU(0..3)_INT_RX_LINK_UP
        value: 0xE0100 + a*0x1000 + b*0x40
        attributes:
          bit_name: "RX_LINK_UP"
          bit_num: "0"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_spu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0010220+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SPU(0..3)_INT"
        description: See BGX(0..5)_SPU(0..3)_INT[RX_LINK_UP].

      - name: BGX(0..5)_SPU(0..3)_INT_RX_LINK_DOWN
        value: 0xE0101 + a*0x1000 + b*0x40
        attributes:
          bit_name: "RX_LINK_DOWN"
          bit_num: "1"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_spu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0010220+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SPU(0..3)_INT"
        description: See BGX(0..5)_SPU(0..3)_INT[RX_LINK_DOWN].

      - name: BGX(0..5)_SPU(0..3)_INT_ERR_BLK
        value: 0xE0102 + a*0x1000 + b*0x40
        attributes:
          bit_name: "ERR_BLK"
          bit_num: "2"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_spu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0010220+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SPU(0..3)_INT"
        description: See BGX(0..5)_SPU(0..3)_INT[ERR_BLK].

      - name: BGX(0..5)_SPU(0..3)_INT_BITLCKLS
        value: 0xE0103 + a*0x1000 + b*0x40
        attributes:
          bit_name: "BITLCKLS"
          bit_num: "3"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_spu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0010220+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SPU(0..3)_INT"
        description: See BGX(0..5)_SPU(0..3)_INT[BITLCKLS].

      - name: BGX(0..5)_SPU(0..3)_INT_SYNLOS
        value: 0xE0104 + a*0x1000 + b*0x40
        attributes:
          bit_name: "SYNLOS"
          bit_num: "4"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_spu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0010220+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SPU(0..3)_INT"
        description: See BGX(0..5)_SPU(0..3)_INT[SYNLOS].

      - name: BGX(0..5)_SPU(0..3)_INT_ALGNLOS
        value: 0xE0105 + a*0x1000 + b*0x40
        attributes:
          bit_name: "ALGNLOS"
          bit_num: "5"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_spu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0010220+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SPU(0..3)_INT"
        description: See BGX(0..5)_SPU(0..3)_INT[ALGNLOS].

      - name: BGX(0..5)_SPU(0..3)_INT_DBG_SYNC
        value: 0xE0106 + a*0x1000 + b*0x40
        attributes:
          bit_name: "DBG_SYNC"
          bit_num: "6"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_spu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0010220+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SPU(0..3)_INT"
        description: See BGX(0..5)_SPU(0..3)_INT[DBG_SYNC].

      - name: BGX(0..5)_SPU(0..3)_INT_BIP_ERR
        value: 0xE0107 + a*0x1000 + b*0x40
        attributes:
          bit_name: "BIP_ERR"
          bit_num: "7"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_spu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0010220+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SPU(0..3)_INT"
        description: See BGX(0..5)_SPU(0..3)_INT[BIP_ERR].

      - name: BGX(0..5)_SPU(0..3)_INT_FEC_CORR
        value: 0xE0108 + a*0x1000 + b*0x40
        attributes:
          bit_name: "FEC_CORR"
          bit_num: "8"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_spu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0010220+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SPU(0..3)_INT"
        description: See BGX(0..5)_SPU(0..3)_INT[FEC_CORR].

      - name: BGX(0..5)_SPU(0..3)_INT_FEC_UNCORR
        value: 0xE0109 + a*0x1000 + b*0x40
        attributes:
          bit_name: "FEC_UNCORR"
          bit_num: "9"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_spu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0010220+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SPU(0..3)_INT"
        description: See BGX(0..5)_SPU(0..3)_INT[FEC_UNCORR].

      - name: BGX(0..5)_SPU(0..3)_INT_AN_PAGE_RX
        value: 0xE010A + a*0x1000 + b*0x40
        attributes:
          bit_name: "AN_PAGE_RX"
          bit_num: "10"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_spu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0010220+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SPU(0..3)_INT"
        description: See BGX(0..5)_SPU(0..3)_INT[AN_PAGE_RX].

      - name: BGX(0..5)_SPU(0..3)_INT_AN_LINK_GOOD
        value: 0xE010B + a*0x1000 + b*0x40
        attributes:
          bit_name: "AN_LINK_GOOD"
          bit_num: "11"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_spu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0010220+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SPU(0..3)_INT"
        description: See BGX(0..5)_SPU(0..3)_INT[AN_LINK_GOOD].

      - name: BGX(0..5)_SPU(0..3)_INT_AN_COMPLETE
        value: 0xE010C + a*0x1000 + b*0x40
        attributes:
          bit_name: "AN_COMPLETE"
          bit_num: "12"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_spu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0010220+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SPU(0..3)_INT"
        description: See BGX(0..5)_SPU(0..3)_INT[AN_COMPLETE].

      - name: BGX(0..5)_SPU(0..3)_INT_TRAINING_DONE
        value: 0xE010D + a*0x1000 + b*0x40
        attributes:
          bit_name: "TRAINING_DONE"
          bit_num: "13"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_spu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0010220+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SPU(0..3)_INT"
        description: See BGX(0..5)_SPU(0..3)_INT[TRAINING_DONE].

      - name: BGX(0..5)_SPU(0..3)_INT_TRAINING_FAILURE
        value: 0xE010E + a*0x1000 + b*0x40
        attributes:
          bit_name: "TRAINING_FAILURE"
          bit_num: "14"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_spu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0010220+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SPU(0..3)_INT"
        description: See BGX(0..5)_SPU(0..3)_INT[TRAINING_FAILURE].

      - name: BGX(0..5)_SPU_INT_RX_BUF_DBE(0..3)
        value: 0xE0120 + a*0x1000 + b
        attributes:
          bit_name: "RX_BUF_DBE<b>"
          bit_num: "0+b"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_spu"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0010310+a*0x1000000)"
          reg_name: "BGX(0..5)_SPU_MEM_INT"
        description: See BGX(0..5)_SPU_MEM_INT[RX_BUF_DBE<b>].

      - name: BGX(0..5)_SPU_INT_RX_BUF_SBE(0..3)
        value: 0xE0124 + a*0x1000 + b
        attributes:
          bit_name: "RX_BUF_SBE<b>"
          bit_num: "4+b"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_spu"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0010310+a*0x1000000)"
          reg_name: "BGX(0..5)_SPU_MEM_INT"
        description: See BGX(0..5)_SPU_MEM_INT[RX_BUF_SBE<b>].

      - name: BGX(0..5)_SMU(0..3)_INT_JABBER
        value: 0xE0200 + a*0x1000 + b*0x40
        attributes:
          bit_name: "JABBER"
          bit_num: "0"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_smu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0020000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SMU(0..3)_RX_INT"
        description: See BGX(0..5)_SMU(0..3)_RX_INT[JABBER].

      - name: BGX(0..5)_SMU(0..3)_INT_FCSERR
        value: 0xE0201 + a*0x1000 + b*0x40
        attributes:
          bit_name: "FCSERR"
          bit_num: "1"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_smu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0020000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SMU(0..3)_RX_INT"
        description: See BGX(0..5)_SMU(0..3)_RX_INT[FCSERR].

      - name: BGX(0..5)_SMU(0..3)_INT_RCVERR
        value: 0xE0202 + a*0x1000 + b*0x40
        attributes:
          bit_name: "RCVERR"
          bit_num: "2"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_smu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0020000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SMU(0..3)_RX_INT"
        description: See BGX(0..5)_SMU(0..3)_RX_INT[RCVERR].

      - name: BGX(0..5)_SMU(0..3)_INT_SKPERR
        value: 0xE0203 + a*0x1000 + b*0x40
        attributes:
          bit_name: "SKPERR"
          bit_num: "3"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_smu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0020000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SMU(0..3)_RX_INT"
        description: See BGX(0..5)_SMU(0..3)_RX_INT[SKPERR].

      - name: BGX(0..5)_SMU(0..3)_INT_PCTERR
        value: 0xE0204 + a*0x1000 + b*0x40
        attributes:
          bit_name: "PCTERR"
          bit_num: "4"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_smu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0020000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SMU(0..3)_RX_INT"
        description: See BGX(0..5)_SMU(0..3)_RX_INT[PCTERR].

      - name: BGX(0..5)_SMU(0..3)_INT_RSVERR
        value: 0xE0205 + a*0x1000 + b*0x40
        attributes:
          bit_name: "RSVERR"
          bit_num: "5"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_smu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0020000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SMU(0..3)_RX_INT"
        description: See BGX(0..5)_SMU(0..3)_RX_INT[RSVERR].

      - name: BGX(0..5)_SMU(0..3)_INT_LOC_FAULT
        value: 0xE0206 + a*0x1000 + b*0x40
        attributes:
          bit_name: "LOC_FAULT"
          bit_num: "6"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_smu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0020000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SMU(0..3)_RX_INT"
        description: See BGX(0..5)_SMU(0..3)_RX_INT[LOC_FAULT].

      - name: BGX(0..5)_SMU(0..3)_INT_REM_FAULT
        value: 0xE0207 + a*0x1000 + b*0x40
        attributes:
          bit_name: "REM_FAULT"
          bit_num: "7"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_smu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0020000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SMU(0..3)_RX_INT"
        description: See BGX(0..5)_SMU(0..3)_RX_INT[REM_FAULT].

      - name: BGX(0..5)_SMU(0..3)_INT_BAD_SEQ
        value: 0xE0208 + a*0x1000 + b*0x40
        attributes:
          bit_name: "BAD_SEQ"
          bit_num: "8"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_smu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0020000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SMU(0..3)_RX_INT"
        description: See BGX(0..5)_SMU(0..3)_RX_INT[BAD_SEQ].

      - name: BGX(0..5)_SMU(0..3)_INT_BAD_TERM
        value: 0xE0209 + a*0x1000 + b*0x40
        attributes:
          bit_name: "BAD_TERM"
          bit_num: "9"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_smu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0020000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SMU(0..3)_RX_INT"
        description: See BGX(0..5)_SMU(0..3)_RX_INT[BAD_TERM].

      - name: BGX(0..5)_SMU(0..3)_INT_HG2FLD
        value: 0xE020A + a*0x1000 + b*0x40
        attributes:
          bit_name: "HG2FLD"
          bit_num: "10"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_smu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0020000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SMU(0..3)_RX_INT"
        description: See BGX(0..5)_SMU(0..3)_RX_INT[HG2FLD].

      - name: BGX(0..5)_SMU(0..3)_INT_HG2CC
        value: 0xE020B + a*0x1000 + b*0x40
        attributes:
          bit_name: "HG2CC"
          bit_num: "11"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_smu"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0020000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SMU(0..3)_RX_INT"
        description: See BGX(0..5)_SMU(0..3)_RX_INT[HG2CC].

      - name: BGX(0..5)_SMU(0..3)_INT_UNDFLW
        value: 0xE0220 + a*0x1000 + b*0x40
        attributes:
          bit_name: "UNDFLW"
          bit_num: "0"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_smu"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0020140+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SMU(0..3)_TX_INT"
        description: See BGX(0..5)_SMU(0..3)_TX_INT[UNDFLW].

      - name: BGX(0..5)_SMU(0..3)_INT_XCHANGE
        value: 0xE0221 + a*0x1000 + b*0x40
        attributes:
          bit_name: "XCHANGE"
          bit_num: "1"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_smu"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0020140+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SMU(0..3)_TX_INT"
        description: See BGX(0..5)_SMU(0..3)_TX_INT[XCHANGE].

      - name: BGX(0..5)_SMU(0..3)_INT_FAKE_COMMIT
        value: 0xE0222 + a*0x1000 + b*0x40
        attributes:
          bit_name: "FAKE_COMMIT"
          bit_num: "2"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_smu"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0020140+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SMU(0..3)_TX_INT"
        description: See BGX(0..5)_SMU(0..3)_TX_INT[FAKE_COMMIT].

      - name: BGX(0..5)_SMU(0..3)_INT_LB_UNDFLW
        value: 0xE0223 + a*0x1000 + b*0x40
        attributes:
          bit_name: "LB_UNDFLW"
          bit_num: "3"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_smu"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0020140+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SMU(0..3)_TX_INT"
        description: See BGX(0..5)_SMU(0..3)_TX_INT[LB_UNDFLW].

      - name: BGX(0..5)_SMU(0..3)_INT_LB_OVRFLW
        value: 0xE0224 + a*0x1000 + b*0x40
        attributes:
          bit_name: "LB_OVRFLW"
          bit_num: "4"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_smu"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0020140+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_SMU(0..3)_TX_INT"
        description: See BGX(0..5)_SMU(0..3)_TX_INT[LB_OVRFLW].

      - name: BGX(0..5)_GMP(0..3)_INT_LNKSPD
        value: 0xE0300 + a*0x1000 + b*0x40
        attributes:
          bit_name: "LNKSPD"
          bit_num: "0"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0030080+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_PCS_INT(0..3)"
        description: See BGX(0..5)_GMP_PCS_INT(0..3)[LNKSPD].

      - name: BGX(0..5)_GMP(0..3)_INT_XMIT
        value: 0xE0301 + a*0x1000 + b*0x40
        attributes:
          bit_name: "XMIT"
          bit_num: "1"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0030080+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_PCS_INT(0..3)"
        description: See BGX(0..5)_GMP_PCS_INT(0..3)[XMIT].

      - name: BGX(0..5)_GMP(0..3)_INT_AN_ERR
        value: 0xE0302 + a*0x1000 + b*0x40
        attributes:
          bit_name: "AN_ERR"
          bit_num: "2"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0030080+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_PCS_INT(0..3)"
        description: See BGX(0..5)_GMP_PCS_INT(0..3)[AN_ERR].

      - name: BGX(0..5)_GMP(0..3)_INT_TXFIFU
        value: 0xE0303 + a*0x1000 + b*0x40
        attributes:
          bit_name: "TXFIFU"
          bit_num: "3"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0030080+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_PCS_INT(0..3)"
        description: See BGX(0..5)_GMP_PCS_INT(0..3)[TXFIFU].

      - name: BGX(0..5)_GMP(0..3)_INT_TXFIFO
        value: 0xE0304 + a*0x1000 + b*0x40
        attributes:
          bit_name: "TXFIFO"
          bit_num: "4"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0030080+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_PCS_INT(0..3)"
        description: See BGX(0..5)_GMP_PCS_INT(0..3)[TXFIFO].

      - name: BGX(0..5)_GMP(0..3)_INT_TXBAD
        value: 0xE0305 + a*0x1000 + b*0x40
        attributes:
          bit_name: "TXBAD"
          bit_num: "5"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0030080+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_PCS_INT(0..3)"
        description: See BGX(0..5)_GMP_PCS_INT(0..3)[TXBAD].

      - name: BGX(0..5)_GMP(0..3)_INT_RXERR
        value: 0xE0306 + a*0x1000 + b*0x40
        attributes:
          bit_name: "RXERR"
          bit_num: "6"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0030080+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_PCS_INT(0..3)"
        description: See BGX(0..5)_GMP_PCS_INT(0..3)[RXERR].

      - name: BGX(0..5)_GMP(0..3)_INT_RXBAD
        value: 0xE0307 + a*0x1000 + b*0x40
        attributes:
          bit_name: "RXBAD"
          bit_num: "7"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0030080+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_PCS_INT(0..3)"
        description: See BGX(0..5)_GMP_PCS_INT(0..3)[RXBAD].

      - name: BGX(0..5)_GMP(0..3)_INT_RXLOCK
        value: 0xE0308 + a*0x1000 + b*0x40
        attributes:
          bit_name: "RXLOCK"
          bit_num: "8"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0030080+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_PCS_INT(0..3)"
        description: See BGX(0..5)_GMP_PCS_INT(0..3)[RXLOCK].

      - name: BGX(0..5)_GMP(0..3)_INT_AN_BAD
        value: 0xE0309 + a*0x1000 + b*0x40
        attributes:
          bit_name: "AN_BAD"
          bit_num: "9"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0030080+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_PCS_INT(0..3)"
        description: See BGX(0..5)_GMP_PCS_INT(0..3)[AN_BAD].

      - name: BGX(0..5)_GMP(0..3)_INT_SYNC_BAD
        value: 0xE030A + a*0x1000 + b*0x40
        attributes:
          bit_name: "SYNC_BAD"
          bit_num: "10"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0030080+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_PCS_INT(0..3)"
        description: See BGX(0..5)_GMP_PCS_INT(0..3)[SYNC_BAD].

      - name: BGX(0..5)_GMP(0..3)_INT_DUP
        value: 0xE030B + a*0x1000 + b*0x40
        attributes:
          bit_name: "DUP"
          bit_num: "11"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0030080+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_PCS_INT(0..3)"
        description: See BGX(0..5)_GMP_PCS_INT(0..3)[DUP].

      - name: BGX(0..5)_GMP(0..3)_INT_DBG_SYNC
        value: 0xE030C + a*0x1000 + b*0x40
        attributes:
          bit_name: "DBG_SYNC"
          bit_num: "12"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0030080+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_PCS_INT(0..3)"
        description: See BGX(0..5)_GMP_PCS_INT(0..3)[DBG_SYNC].

      - name: BGX(0..5)_GMP(0..3)_INT_MINERR
        value: 0xE0320 + a*0x1000 + b*0x40
        attributes:
          bit_name: "MINERR"
          bit_num: "0"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0038000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_GMI_RX(0..3)_INT"
        description: See BGX(0..5)_GMP_GMI_RX(0..3)_INT[MINERR].

      - name: BGX(0..5)_GMP(0..3)_INT_CAREXT
        value: 0xE0321 + a*0x1000 + b*0x40
        attributes:
          bit_name: "CAREXT"
          bit_num: "1"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0038000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_GMI_RX(0..3)_INT"
        description: See BGX(0..5)_GMP_GMI_RX(0..3)_INT[CAREXT].

      - name: BGX(0..5)_GMP(0..3)_INT_JABBER
        value: 0xE0322 + a*0x1000 + b*0x40
        attributes:
          bit_name: "JABBER"
          bit_num: "2"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0038000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_GMI_RX(0..3)_INT"
        description: See BGX(0..5)_GMP_GMI_RX(0..3)_INT[JABBER].

      - name: BGX(0..5)_GMP(0..3)_INT_FCSERR
        value: 0xE0323 + a*0x1000 + b*0x40
        attributes:
          bit_name: "FCSERR"
          bit_num: "3"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0038000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_GMI_RX(0..3)_INT"
        description: See BGX(0..5)_GMP_GMI_RX(0..3)_INT[FCSERR].

      - name: BGX(0..5)_GMP(0..3)_INT_RCVERR
        value: 0xE0324 + a*0x1000 + b*0x40
        attributes:
          bit_name: "RCVERR"
          bit_num: "4"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0038000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_GMI_RX(0..3)_INT"
        description: See BGX(0..5)_GMP_GMI_RX(0..3)_INT[RCVERR].

      - name: BGX(0..5)_GMP(0..3)_INT_SKPERR
        value: 0xE0325 + a*0x1000 + b*0x40
        attributes:
          bit_name: "SKPERR"
          bit_num: "5"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0038000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_GMI_RX(0..3)_INT"
        description: See BGX(0..5)_GMP_GMI_RX(0..3)_INT[SKPERR].

      - name: BGX(0..5)_GMP(0..3)_INT_OVRERR
        value: 0xE0326 + a*0x1000 + b*0x40
        attributes:
          bit_name: "OVRERR"
          bit_num: "6"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0038000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_GMI_RX(0..3)_INT"
        description: See BGX(0..5)_GMP_GMI_RX(0..3)_INT[OVRERR].

      - name: BGX(0..5)_GMP(0..3)_INT_PCTERR
        value: 0xE0327 + a*0x1000 + b*0x40
        attributes:
          bit_name: "PCTERR"
          bit_num: "7"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0038000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_GMI_RX(0..3)_INT"
        description: See BGX(0..5)_GMP_GMI_RX(0..3)_INT[PCTERR].

      - name: BGX(0..5)_GMP(0..3)_INT_RSVERR
        value: 0xE0328 + a*0x1000 + b*0x40
        attributes:
          bit_name: "RSVERR"
          bit_num: "8"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0038000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_GMI_RX(0..3)_INT"
        description: See BGX(0..5)_GMP_GMI_RX(0..3)_INT[RSVERR].

      - name: BGX(0..5)_GMP(0..3)_INT_FALERR
        value: 0xE0329 + a*0x1000 + b*0x40
        attributes:
          bit_name: "FALERR"
          bit_num: "9"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0038000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_GMI_RX(0..3)_INT"
        description: See BGX(0..5)_GMP_GMI_RX(0..3)_INT[FALERR].

      - name: BGX(0..5)_GMP(0..3)_INT_COLDET
        value: 0xE032A + a*0x1000 + b*0x40
        attributes:
          bit_name: "COLDET"
          bit_num: "10"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0038000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_GMI_RX(0..3)_INT"
        description: See BGX(0..5)_GMP_GMI_RX(0..3)_INT[COLDET].

      - name: BGX(0..5)_GMP(0..3)_INT_IFGERR
        value: 0xE032B + a*0x1000 + b*0x40
        attributes:
          bit_name: "IFGERR"
          bit_num: "11"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0038000+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_GMI_RX(0..3)_INT"
        description: See BGX(0..5)_GMP_GMI_RX(0..3)_INT[IFGERR].

      - name: BGX(0..5)_GMP(0..3)_INT_UNDFLW
        value: 0xE0330 + a*0x1000 + b*0x40
        attributes:
          bit_name: "UNDFLW"
          bit_num: "0"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0038500+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_GMI_TX(0..3)_INT"
        description: See BGX(0..5)_GMP_GMI_TX(0..3)_INT[UNDFLW].

      - name: BGX(0..5)_GMP(0..3)_INT_XSCOL
        value: 0xE0331 + a*0x1000 + b*0x40
        attributes:
          bit_name: "XSCOL"
          bit_num: "1"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0038500+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_GMI_TX(0..3)_INT"
        description: See BGX(0..5)_GMP_GMI_TX(0..3)_INT[XSCOL].

      - name: BGX(0..5)_GMP(0..3)_INT_XSDEF
        value: 0xE0332 + a*0x1000 + b*0x40
        attributes:
          bit_name: "XSDEF"
          bit_num: "2"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0038500+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_GMI_TX(0..3)_INT"
        description: See BGX(0..5)_GMP_GMI_TX(0..3)_INT[XSDEF].

      - name: BGX(0..5)_GMP(0..3)_INT_LATE_COL
        value: 0xE0333 + a*0x1000 + b*0x40
        attributes:
          bit_name: "LATE_COL"
          bit_num: "3"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0038500+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_GMI_TX(0..3)_INT"
        description: See BGX(0..5)_GMP_GMI_TX(0..3)_INT[LATE_COL].

      - name: BGX(0..5)_GMP(0..3)_INT_PTP_LOST
        value: 0xE0334 + a*0x1000 + b*0x40
        attributes:
          bit_name: "PTP_LOST"
          bit_num: "4"
          blk_enum_name: "BGX_INTSN_E"
          cib_rtl_module: "bgx_gmp"
          intsn_lsb_mismatch: "True"
          major_name: "BGX(0..5)"
          major_val: "(0xE0+a)"
          reg_addr: "(0x11800E0038500+a*0x1000000+b*0x100000)"
          reg_name: "BGX(0..5)_GMP_GMI_TX(0..3)_INT"
        description: See BGX(0..5)_GMP_GMI_TX(0..3)_INT[PTP_LOST].

      - name: IOBN_INT_SUM_RSD0_SBE
        value: 0xF0000
        attributes:
          bit_name: "RSD0_SBE"
          bit_num: "0"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[RSD0_SBE].

      - name: IOBN_INT_SUM_RSD0_DBE
        value: 0xF0001
        attributes:
          bit_name: "RSD0_DBE"
          bit_num: "1"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[RSD0_DBE].

      - name: IOBN_INT_SUM_RSD1_SBE
        value: 0xF0002
        attributes:
          bit_name: "RSD1_SBE"
          bit_num: "2"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[RSD1_SBE].

      - name: IOBN_INT_SUM_RSD1_DBE
        value: 0xF0003
        attributes:
          bit_name: "RSD1_DBE"
          bit_num: "3"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[RSD1_DBE].

      - name: IOBN_INT_SUM_RSD2_SBE
        value: 0xF0004
        attributes:
          bit_name: "RSD2_SBE"
          bit_num: "4"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[RSD2_SBE].

      - name: IOBN_INT_SUM_RSD2_DBE
        value: 0xF0005
        attributes:
          bit_name: "RSD2_DBE"
          bit_num: "5"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[RSD2_DBE].

      - name: IOBN_INT_SUM_RSD3_SBE
        value: 0xF0006
        attributes:
          bit_name: "RSD3_SBE"
          bit_num: "6"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[RSD3_SBE].

      - name: IOBN_INT_SUM_RSD3_DBE
        value: 0xF0007
        attributes:
          bit_name: "RSD3_DBE"
          bit_num: "7"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[RSD3_DBE].

      - name: IOBN_INT_SUM_IOR0_SBE
        value: 0xF0008
        attributes:
          bit_name: "IOR0_SBE"
          bit_num: "8"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[IOR0_SBE].

      - name: IOBN_INT_SUM_IOR0_DBE
        value: 0xF0009
        attributes:
          bit_name: "IOR0_DBE"
          bit_num: "9"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[IOR0_DBE].

      - name: IOBN_INT_SUM_IOR1_SBE
        value: 0xF000A
        attributes:
          bit_name: "IOR1_SBE"
          bit_num: "10"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[IOR1_SBE].

      - name: IOBN_INT_SUM_IOR1_DBE
        value: 0xF000B
        attributes:
          bit_name: "IOR1_DBE"
          bit_num: "11"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[IOR1_DBE].

      - name: IOBN_INT_SUM_IOR2_SBE
        value: 0xF000C
        attributes:
          bit_name: "IOR2_SBE"
          bit_num: "12"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[IOR2_SBE].

      - name: IOBN_INT_SUM_IOR2_DBE
        value: 0xF000D
        attributes:
          bit_name: "IOR2_DBE"
          bit_num: "13"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[IOR2_DBE].

      - name: IOBN_INT_SUM_IOR3_SBE
        value: 0xF000E
        attributes:
          bit_name: "IOR3_SBE"
          bit_num: "14"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[IOR3_SBE].

      - name: IOBN_INT_SUM_IOR3_DBE
        value: 0xF000F
        attributes:
          bit_name: "IOR3_DBE"
          bit_num: "15"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[IOR3_DBE].

      - name: IOBN_INT_SUM_IOC0_SBE
        value: 0xF0010
        attributes:
          bit_name: "IOC0_SBE"
          bit_num: "16"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[IOC0_SBE].

      - name: IOBN_INT_SUM_IOC0_DBE
        value: 0xF0011
        attributes:
          bit_name: "IOC0_DBE"
          bit_num: "17"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[IOC0_DBE].

      - name: IOBN_INT_SUM_IOC1_SBE
        value: 0xF0012
        attributes:
          bit_name: "IOC1_SBE"
          bit_num: "18"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[IOC1_SBE].

      - name: IOBN_INT_SUM_IOC1_DBE
        value: 0xF0013
        attributes:
          bit_name: "IOC1_DBE"
          bit_num: "19"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[IOC1_DBE].

      - name: IOBN_INT_SUM_IOC2_SBE
        value: 0xF0014
        attributes:
          bit_name: "IOC2_SBE"
          bit_num: "20"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[IOC2_SBE].

      - name: IOBN_INT_SUM_IOC2_DBE
        value: 0xF0015
        attributes:
          bit_name: "IOC2_DBE"
          bit_num: "21"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[IOC2_DBE].

      - name: IOBN_INT_SUM_IOC3_SBE
        value: 0xF0016
        attributes:
          bit_name: "IOC3_SBE"
          bit_num: "22"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[IOC3_SBE].

      - name: IOBN_INT_SUM_IOC3_DBE
        value: 0xF0017
        attributes:
          bit_name: "IOC3_DBE"
          bit_num: "23"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[IOC3_DBE].

      - name: IOBN_INT_SUM_XMDA0_SBE
        value: 0xF0018
        attributes:
          bit_name: "XMDA0_SBE"
          bit_num: "24"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[XMDA0_SBE].

      - name: IOBN_INT_SUM_XMDA0_DBE
        value: 0xF0019
        attributes:
          bit_name: "XMDA0_DBE"
          bit_num: "25"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[XMDA0_DBE].

      - name: IOBN_INT_SUM_XMDA1_SBE
        value: 0xF001A
        attributes:
          bit_name: "XMDA1_SBE"
          bit_num: "26"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[XMDA1_SBE].

      - name: IOBN_INT_SUM_XMDA1_DBE
        value: 0xF001B
        attributes:
          bit_name: "XMDA1_DBE"
          bit_num: "27"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[XMDA1_DBE].

      - name: IOBN_INT_SUM_XMDA2_SBE
        value: 0xF001C
        attributes:
          bit_name: "XMDA2_SBE"
          bit_num: "28"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[XMDA2_SBE].

      - name: IOBN_INT_SUM_XMDA2_DBE
        value: 0xF001D
        attributes:
          bit_name: "XMDA2_DBE"
          bit_num: "29"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[XMDA2_DBE].

      - name: IOBN_INT_SUM_XMDA3_SBE
        value: 0xF001E
        attributes:
          bit_name: "XMDA3_SBE"
          bit_num: "30"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[XMDA3_SBE].

      - name: IOBN_INT_SUM_XMDA3_DBE
        value: 0xF001F
        attributes:
          bit_name: "XMDA3_DBE"
          bit_num: "31"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[XMDA3_DBE].

      - name: IOBN_INT_SUM_XMDB0_SBE
        value: 0xF0020
        attributes:
          bit_name: "XMDB0_SBE"
          bit_num: "32"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[XMDB0_SBE].

      - name: IOBN_INT_SUM_XMDB0_DBE
        value: 0xF0021
        attributes:
          bit_name: "XMDB0_DBE"
          bit_num: "33"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[XMDB0_DBE].

      - name: IOBN_INT_SUM_XMDB1_SBE
        value: 0xF0022
        attributes:
          bit_name: "XMDB1_SBE"
          bit_num: "34"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[XMDB1_SBE].

      - name: IOBN_INT_SUM_XMDB1_DBE
        value: 0xF0023
        attributes:
          bit_name: "XMDB1_DBE"
          bit_num: "35"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[XMDB1_DBE].

      - name: IOBN_INT_SUM_XMDB2_SBE
        value: 0xF0024
        attributes:
          bit_name: "XMDB2_SBE"
          bit_num: "36"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[XMDB2_SBE].

      - name: IOBN_INT_SUM_XMDB2_DBE
        value: 0xF0025
        attributes:
          bit_name: "XMDB2_DBE"
          bit_num: "37"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[XMDB2_DBE].

      - name: IOBN_INT_SUM_XMDB3_SBE
        value: 0xF0026
        attributes:
          bit_name: "XMDB3_SBE"
          bit_num: "38"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[XMDB3_SBE].

      - name: IOBN_INT_SUM_XMDB3_DBE
        value: 0xF0027
        attributes:
          bit_name: "XMDB3_DBE"
          bit_num: "39"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[XMDB3_DBE].

      - name: IOBN_INT_SUM_XMC_SBE
        value: 0xF0028
        attributes:
          bit_name: "XMC_SBE"
          bit_num: "40"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[XMC_SBE].

      - name: IOBN_INT_SUM_XMC_DBE
        value: 0xF0029
        attributes:
          bit_name: "XMC_DBE"
          bit_num: "41"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[XMC_DBE].

      - name: IOBN_INT_SUM_IDE_SBE
        value: 0xF002A
        attributes:
          bit_name: "IDE_SBE"
          bit_num: "42"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[IDE_SBE].

      - name: IOBN_INT_SUM_IDE_DBE
        value: 0xF002B
        attributes:
          bit_name: "IDE_DBE"
          bit_num: "43"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[IDE_DBE].

      - name: IOBN_INT_SUM_ICC0_SBE
        value: 0xF002C
        attributes:
          bit_name: "ICC0_SBE"
          bit_num: "44"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[ICC0_SBE].

      - name: IOBN_INT_SUM_ICC0_DBE
        value: 0xF002D
        attributes:
          bit_name: "ICC0_DBE"
          bit_num: "45"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[ICC0_DBE].

      - name: IOBN_INT_SUM_ICC1_SBE
        value: 0xF002E
        attributes:
          bit_name: "ICC1_SBE"
          bit_num: "46"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[ICC1_SBE].

      - name: IOBN_INT_SUM_ICC1_DBE
        value: 0xF002F
        attributes:
          bit_name: "ICC1_DBE"
          bit_num: "47"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[ICC1_DBE].

      - name: IOBN_INT_SUM_ICC2_SBE
        value: 0xF0030
        attributes:
          bit_name: "ICC2_SBE"
          bit_num: "48"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[ICC2_SBE].

      - name: IOBN_INT_SUM_ICC2_DBE
        value: 0xF0031
        attributes:
          bit_name: "ICC2_DBE"
          bit_num: "49"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[ICC2_DBE].

      - name: IOBN_INT_SUM_ICC3_SBE
        value: 0xF0032
        attributes:
          bit_name: "ICC3_SBE"
          bit_num: "50"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[ICC3_SBE].

      - name: IOBN_INT_SUM_ICC3_DBE
        value: 0xF0033
        attributes:
          bit_name: "ICC3_DBE"
          bit_num: "51"
          blk_enum_name: "IOBN_INTSN_E"
          major_name: "IOBN"
          major_val: "(0xF0)"
          reg_addr: "(0x11800F0000020)"
          reg_name: "IOBN_INT_SUM"
        description: See IOBN_INT_SUM[ICC3_DBE].

      - name: IOBP_INT_SUM_RSD0_SBE
        value: 0xF1000
        attributes:
          bit_name: "RSD0_SBE"
          bit_num: "0"
          blk_enum_name: "IOBP_INTSN_E"
          major_name: "IOBP"
          major_val: "(0xF1)"
          reg_addr: "(0x11800F0010020)"
          reg_name: "IOBP_INT_SUM"
        description: See IOBP_INT_SUM[RSD0_SBE].

      - name: IOBP_INT_SUM_RSD0_DBE
        value: 0xF1001
        attributes:
          bit_name: "RSD0_DBE"
          bit_num: "1"
          blk_enum_name: "IOBP_INTSN_E"
          major_name: "IOBP"
          major_val: "(0xF1)"
          reg_addr: "(0x11800F0010020)"
          reg_name: "IOBP_INT_SUM"
        description: See IOBP_INT_SUM[RSD0_DBE].

      - name: IOBP_INT_SUM_RSD1_SBE
        value: 0xF1002
        attributes:
          bit_name: "RSD1_SBE"
          bit_num: "2"
          blk_enum_name: "IOBP_INTSN_E"
          major_name: "IOBP"
          major_val: "(0xF1)"
          reg_addr: "(0x11800F0010020)"
          reg_name: "IOBP_INT_SUM"
        description: See IOBP_INT_SUM[RSD1_SBE].

      - name: IOBP_INT_SUM_RSD1_DBE
        value: 0xF1003
        attributes:
          bit_name: "RSD1_DBE"
          bit_num: "3"
          blk_enum_name: "IOBP_INTSN_E"
          major_name: "IOBP"
          major_val: "(0xF1)"
          reg_addr: "(0x11800F0010020)"
          reg_name: "IOBP_INT_SUM"
        description: See IOBP_INT_SUM[RSD1_DBE].

      - name: IOBP_INT_SUM_XMDA2_SBE
        value: 0xF1016
        attributes:
          bit_name: "XMDA2_SBE"
          bit_num: "22"
          blk_enum_name: "IOBP_INTSN_E"
          major_name: "IOBP"
          major_val: "(0xF1)"
          reg_addr: "(0x11800F0010020)"
          reg_name: "IOBP_INT_SUM"
        description: See IOBP_INT_SUM[XMDA2_SBE].

      - name: IOBP_INT_SUM_XMDA2_DBE
        value: 0xF1017
        attributes:
          bit_name: "XMDA2_DBE"
          bit_num: "23"
          blk_enum_name: "IOBP_INTSN_E"
          major_name: "IOBP"
          major_val: "(0xF1)"
          reg_addr: "(0x11800F0010020)"
          reg_name: "IOBP_INT_SUM"
        description: See IOBP_INT_SUM[XMDA2_DBE].

      - name: IOBP_INT_SUM_XMDA3_SBE
        value: 0xF1018
        attributes:
          bit_name: "XMDA3_SBE"
          bit_num: "24"
          blk_enum_name: "IOBP_INTSN_E"
          major_name: "IOBP"
          major_val: "(0xF1)"
          reg_addr: "(0x11800F0010020)"
          reg_name: "IOBP_INT_SUM"
        description: See IOBP_INT_SUM[XMDA3_SBE].

      - name: IOBP_INT_SUM_XMDA3_DBE
        value: 0xF1019
        attributes:
          bit_name: "XMDA3_DBE"
          bit_num: "25"
          blk_enum_name: "IOBP_INTSN_E"
          major_name: "IOBP"
          major_val: "(0xF1)"
          reg_addr: "(0x11800F0010020)"
          reg_name: "IOBP_INT_SUM"
        description: See IOBP_INT_SUM[XMDA3_DBE].

      - name: IOBP_INT_SUM_XMDB2_SBE
        value: 0xF101E
        attributes:
          bit_name: "XMDB2_SBE"
          bit_num: "30"
          blk_enum_name: "IOBP_INTSN_E"
          major_name: "IOBP"
          major_val: "(0xF1)"
          reg_addr: "(0x11800F0010020)"
          reg_name: "IOBP_INT_SUM"
        description: See IOBP_INT_SUM[XMDB2_SBE].

      - name: IOBP_INT_SUM_XMDB2_DBE
        value: 0xF101F
        attributes:
          bit_name: "XMDB2_DBE"
          bit_num: "31"
          blk_enum_name: "IOBP_INTSN_E"
          major_name: "IOBP"
          major_val: "(0xF1)"
          reg_addr: "(0x11800F0010020)"
          reg_name: "IOBP_INT_SUM"
        description: See IOBP_INT_SUM[XMDB2_DBE].

      - name: IOBP_INT_SUM_XMDB3_SBE
        value: 0xF1020
        attributes:
          bit_name: "XMDB3_SBE"
          bit_num: "32"
          blk_enum_name: "IOBP_INTSN_E"
          major_name: "IOBP"
          major_val: "(0xF1)"
          reg_addr: "(0x11800F0010020)"
          reg_name: "IOBP_INT_SUM"
        description: See IOBP_INT_SUM[XMDB3_SBE].

      - name: IOBP_INT_SUM_XMDB3_DBE
        value: 0xF1021
        attributes:
          bit_name: "XMDB3_DBE"
          bit_num: "33"
          blk_enum_name: "IOBP_INTSN_E"
          major_name: "IOBP"
          major_val: "(0xF1)"
          reg_addr: "(0x11800F0010020)"
          reg_name: "IOBP_INT_SUM"
        description: See IOBP_INT_SUM[XMDB3_DBE].

      - name: IOBP_INT_SUM_ICC0_SBE
        value: 0xF1026
        attributes:
          bit_name: "ICC0_SBE"
          bit_num: "38"
          blk_enum_name: "IOBP_INTSN_E"
          major_name: "IOBP"
          major_val: "(0xF1)"
          reg_addr: "(0x11800F0010020)"
          reg_name: "IOBP_INT_SUM"
        description: See IOBP_INT_SUM[ICC0_SBE].

      - name: IOBP_INT_SUM_ICC0_DBE
        value: 0xF1027
        attributes:
          bit_name: "ICC0_DBE"
          bit_num: "39"
          blk_enum_name: "IOBP_INTSN_E"
          major_name: "IOBP"
          major_val: "(0xF1)"
          reg_addr: "(0x11800F0010020)"
          reg_name: "IOBP_INT_SUM"
        description: See IOBP_INT_SUM[ICC0_DBE].

      - name: IOBP_INT_SUM_ICC1_SBE
        value: 0xF1028
        attributes:
          bit_name: "ICC1_SBE"
          bit_num: "40"
          blk_enum_name: "IOBP_INTSN_E"
          major_name: "IOBP"
          major_val: "(0xF1)"
          reg_addr: "(0x11800F0010020)"
          reg_name: "IOBP_INT_SUM"
        description: See IOBP_INT_SUM[ICC1_SBE].

      - name: IOBP_INT_SUM_ICC1_DBE
        value: 0xF1029
        attributes:
          bit_name: "ICC1_DBE"
          bit_num: "41"
          blk_enum_name: "IOBP_INTSN_E"
          major_name: "IOBP"
          major_val: "(0xF1)"
          reg_addr: "(0x11800F0010020)"
          reg_name: "IOBP_INT_SUM"
        description: See IOBP_INT_SUM[ICC1_DBE].

      - name: IOBP_INT_SUM_ICC2_SBE
        value: 0xF102A
        attributes:
          bit_name: "ICC2_SBE"
          bit_num: "42"
          blk_enum_name: "IOBP_INTSN_E"
          major_name: "IOBP"
          major_val: "(0xF1)"
          reg_addr: "(0x11800F0010020)"
          reg_name: "IOBP_INT_SUM"
        description: See IOBP_INT_SUM[ICC2_SBE].

      - name: IOBP_INT_SUM_ICC2_DBE
        value: 0xF102B
        attributes:
          bit_name: "ICC2_DBE"
          bit_num: "43"
          blk_enum_name: "IOBP_INTSN_E"
          major_name: "IOBP"
          major_val: "(0xF1)"
          reg_addr: "(0x11800F0010020)"
          reg_name: "IOBP_INT_SUM"
        description: See IOBP_INT_SUM[ICC2_DBE].

      - name: IOBP_INT_SUM_ICC3_SBE
        value: 0xF102C
        attributes:
          bit_name: "ICC3_SBE"
          bit_num: "44"
          blk_enum_name: "IOBP_INTSN_E"
          major_name: "IOBP"
          major_val: "(0xF1)"
          reg_addr: "(0x11800F0010020)"
          reg_name: "IOBP_INT_SUM"
        description: See IOBP_INT_SUM[ICC3_SBE].

      - name: IOBP_INT_SUM_ICC3_DBE
        value: 0xF102D
        attributes:
          bit_name: "ICC3_DBE"
          bit_num: "45"
          blk_enum_name: "IOBP_INTSN_E"
          major_name: "IOBP"
          major_val: "(0xF1)"
          reg_addr: "(0x11800F0010020)"
          reg_name: "IOBP_INT_SUM"
        description: See IOBP_INT_SUM[ICC3_DBE].



