// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Sat Apr 22 02:23:29 2023
// Host        : LAPTOP-73BI56TU running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ rgb2ycbcr_0_sim_netlist.v
// Design      : rgb2ycbcr_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb2ycbcr
   (de_out,
    h_sync_out,
    v_sync_out,
    clk,
    de_in,
    h_sync_in,
    v_sync_in);
  output de_out;
  output h_sync_out;
  output v_sync_out;
  input clk;
  input de_in;
  input h_sync_in;
  input v_sync_in;

  wire clk;
  wire de_in;
  wire de_out;
  wire h_sync_in;
  wire h_sync_out;
  wire v_sync_in;
  wire v_sync_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_internal_svlib_delay_line__parameterized0 d
       (.clk(clk),
        .de_in(de_in),
        .de_out(de_out),
        .h_sync_in(h_sync_in),
        .h_sync_out(h_sync_out),
        .v_sync_in(v_sync_in),
        .v_sync_out(v_sync_out));
endmodule

(* CHECK_LICENSE_TYPE = "rgb2ycbcr_0,rgb2ycbcr,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "rgb2ycbcr,Vivado 2022.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk,
    de_in,
    h_sync_in,
    v_sync_in,
    pixel_in,
    de_out,
    h_sync_out,
    v_sync_out,
    pixel_out);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input clk;
  input de_in;
  input h_sync_in;
  input v_sync_in;
  input [23:0]pixel_in;
  output de_out;
  output h_sync_out;
  output v_sync_out;
  output [23:0]pixel_out;

  wire \<const0> ;
  wire clk;
  wire de_in;
  wire de_out;
  wire h_sync_in;
  wire h_sync_out;
  wire v_sync_in;
  wire v_sync_out;

  assign pixel_out[23] = \<const0> ;
  assign pixel_out[22] = \<const0> ;
  assign pixel_out[21] = \<const0> ;
  assign pixel_out[20] = \<const0> ;
  assign pixel_out[19] = \<const0> ;
  assign pixel_out[18] = \<const0> ;
  assign pixel_out[17] = \<const0> ;
  assign pixel_out[16] = \<const0> ;
  assign pixel_out[15] = \<const0> ;
  assign pixel_out[14] = \<const0> ;
  assign pixel_out[13] = \<const0> ;
  assign pixel_out[12] = \<const0> ;
  assign pixel_out[11] = \<const0> ;
  assign pixel_out[10] = \<const0> ;
  assign pixel_out[9] = \<const0> ;
  assign pixel_out[8] = \<const0> ;
  assign pixel_out[7] = \<const0> ;
  assign pixel_out[6] = \<const0> ;
  assign pixel_out[5] = \<const0> ;
  assign pixel_out[4] = \<const0> ;
  assign pixel_out[3] = \<const0> ;
  assign pixel_out[2] = \<const0> ;
  assign pixel_out[1] = \<const0> ;
  assign pixel_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb2ycbcr inst
       (.clk(clk),
        .de_in(de_in),
        .de_out(de_out),
        .h_sync_in(h_sync_in),
        .h_sync_out(h_sync_out),
        .v_sync_in(v_sync_in),
        .v_sync_out(v_sync_out));
endmodule

(* ORIG_REF_NAME = "single_register" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_register__parameterized0
   (\val_reg[2]_0 ,
    \val_reg[1]_0 ,
    \val_reg[0]_0 ,
    de_in,
    clk,
    h_sync_in,
    v_sync_in);
  output \val_reg[2]_0 ;
  output \val_reg[1]_0 ;
  output \val_reg[0]_0 ;
  input de_in;
  input clk;
  input h_sync_in;
  input v_sync_in;

  wire clk;
  wire de_in;
  wire h_sync_in;
  wire v_sync_in;
  wire \val_reg[0]_0 ;
  wire \val_reg[1]_0 ;
  wire \val_reg[2]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(v_sync_in),
        .Q(\val_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(h_sync_in),
        .Q(\val_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(de_in),
        .Q(\val_reg[2]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_register" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_register__parameterized0_0
   (\val_reg[2] ,
    \val_reg[1] ,
    \val_reg[0] ,
    \val_reg[2]_0 ,
    clk,
    \val_reg[1]_0 ,
    \val_reg[0]_0 );
  output \val_reg[2] ;
  output \val_reg[1] ;
  output \val_reg[0] ;
  input \val_reg[2]_0 ;
  input clk;
  input \val_reg[1]_0 ;
  input \val_reg[0]_0 ;

  wire clk;
  wire \val_reg[0] ;
  wire \val_reg[0]_0 ;
  wire \val_reg[1] ;
  wire \val_reg[1]_0 ;
  wire \val_reg[2] ;
  wire \val_reg[2]_0 ;

  (* srl_bus_name = "\inst/d/genblk1[3].one/val_reg " *) 
  (* srl_name = "\inst/d/genblk1[3].one/val_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\val_reg[0]_0 ),
        .Q(\val_reg[0] ));
  (* srl_bus_name = "\inst/d/genblk1[3].one/val_reg " *) 
  (* srl_name = "\inst/d/genblk1[3].one/val_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\val_reg[1]_0 ),
        .Q(\val_reg[1] ));
  (* srl_bus_name = "\inst/d/genblk1[3].one/val_reg " *) 
  (* srl_name = "\inst/d/genblk1[3].one/val_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\val_reg[2]_0 ),
        .Q(\val_reg[2] ));
endmodule

(* ORIG_REF_NAME = "single_register" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_register__parameterized0_1
   (de_out,
    h_sync_out,
    v_sync_out,
    \val_reg[2]_0 ,
    clk,
    \val_reg[1]_0 ,
    \val_reg[0]_0 );
  output de_out;
  output h_sync_out;
  output v_sync_out;
  input \val_reg[2]_0 ;
  input clk;
  input \val_reg[1]_0 ;
  input \val_reg[0]_0 ;

  wire clk;
  wire de_out;
  wire h_sync_out;
  wire v_sync_out;
  wire \val_reg[0]_0 ;
  wire \val_reg[1]_0 ;
  wire \val_reg[2]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_0 ),
        .Q(v_sync_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[1]_0 ),
        .Q(h_sync_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[2]_0 ),
        .Q(de_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_internal_svlib_delay_line__parameterized0
   (de_out,
    h_sync_out,
    v_sync_out,
    clk,
    de_in,
    h_sync_in,
    v_sync_in);
  output de_out;
  output h_sync_out;
  output v_sync_out;
  input clk;
  input de_in;
  input h_sync_in;
  input v_sync_in;

  wire clk;
  wire de_in;
  wire de_out;
  wire \genblk1[0].one_n_0 ;
  wire \genblk1[0].one_n_1 ;
  wire \genblk1[0].one_n_2 ;
  wire \genblk1[3].one_n_0 ;
  wire \genblk1[3].one_n_1 ;
  wire \genblk1[3].one_n_2 ;
  wire h_sync_in;
  wire h_sync_out;
  wire v_sync_in;
  wire v_sync_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_register__parameterized0 \genblk1[0].one 
       (.clk(clk),
        .de_in(de_in),
        .h_sync_in(h_sync_in),
        .v_sync_in(v_sync_in),
        .\val_reg[0]_0 (\genblk1[0].one_n_2 ),
        .\val_reg[1]_0 (\genblk1[0].one_n_1 ),
        .\val_reg[2]_0 (\genblk1[0].one_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_register__parameterized0_0 \genblk1[3].one 
       (.clk(clk),
        .\val_reg[0] (\genblk1[3].one_n_2 ),
        .\val_reg[0]_0 (\genblk1[0].one_n_2 ),
        .\val_reg[1] (\genblk1[3].one_n_1 ),
        .\val_reg[1]_0 (\genblk1[0].one_n_1 ),
        .\val_reg[2] (\genblk1[3].one_n_0 ),
        .\val_reg[2]_0 (\genblk1[0].one_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_register__parameterized0_1 \genblk1[4].one 
       (.clk(clk),
        .de_out(de_out),
        .h_sync_out(h_sync_out),
        .v_sync_out(v_sync_out),
        .\val_reg[0]_0 (\genblk1[3].one_n_2 ),
        .\val_reg[1]_0 (\genblk1[3].one_n_1 ),
        .\val_reg[2]_0 (\genblk1[3].one_n_0 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
