Analysis & Synthesis report for lab15_5_2
Thu Nov 26 01:36:59 2020
Version 5.0 Build 148 04/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Analysis & Synthesis Equations
  9. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Nov 26 01:36:59 2020    ;
; Quartus II Version          ; 5.0 Build 148 04/26/2005 SJ Full Version ;
; Revision Name               ; lab15_5_2                                ;
; Top-level Entity Name       ; lab15_5_2                                ;
; Family                      ; Stratix                                  ;
; Total logic elements        ; 3                                        ;
; Total pins                  ; 19                                       ;
; Total virtual pins          ; 0                                        ;
; Total memory bits           ; 0                                        ;
; DSP block 9-bit elements    ; 0                                        ;
; Total PLLs                  ; 0                                        ;
; Total DLLs                  ; 0                                        ;
+-----------------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                     ;
+--------------------------------------------------------------------+--------------+---------------+
; Option                                                             ; Setting      ; Default Value ;
+--------------------------------------------------------------------+--------------+---------------+
; Top-level entity name                                              ; lab15_5_2    ; lab15_5_2     ;
; Family name                                                        ; Stratix      ; Stratix       ;
; Use smart compilation                                              ; Off          ; Off           ;
; Restructure Multiplexers                                           ; Auto         ; Auto          ;
; Create Debugging Nodes for IP Cores                                ; off          ; off           ;
; Preserve fewer node names                                          ; On           ; On            ;
; Disable OpenCore Plus hardware evaluation                          ; Off          ; Off           ;
; Verilog Version                                                    ; Verilog_2001 ; Verilog_2001  ;
; VHDL Version                                                       ; VHDL93       ; VHDL93        ;
; State Machine Processing                                           ; Auto         ; Auto          ;
; Extract Verilog State Machines                                     ; On           ; On            ;
; Extract VHDL State Machines                                        ; On           ; On            ;
; Add Pass-Through Logic to Inferred RAMs                            ; On           ; On            ;
; DSP Block Balancing                                                ; Auto         ; Auto          ;
; Maximum DSP Block Usage                                            ; -1           ; -1            ;
; NOT Gate Push-Back                                                 ; On           ; On            ;
; Power-Up Don't Care                                                ; On           ; On            ;
; Remove Redundant Logic Cells                                       ; Off          ; Off           ;
; Remove Duplicate Registers                                         ; On           ; On            ;
; Ignore CARRY Buffers                                               ; Off          ; Off           ;
; Ignore CASCADE Buffers                                             ; Off          ; Off           ;
; Ignore GLOBAL Buffers                                              ; Off          ; Off           ;
; Ignore ROW GLOBAL Buffers                                          ; Off          ; Off           ;
; Ignore LCELL Buffers                                               ; Off          ; Off           ;
; Ignore SOFT Buffers                                                ; On           ; On            ;
; Limit AHDL Integers to 32 Bits                                     ; Off          ; Off           ;
; Optimization Technique -- Stratix/Stratix GX                       ; Balanced     ; Balanced      ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70           ; 70            ;
; Auto Carry Chains                                                  ; On           ; On            ;
; Auto Open-Drain Pins                                               ; On           ; On            ;
; Remove Duplicate Logic                                             ; On           ; On            ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off          ; Off           ;
; Perform gate-level register retiming                               ; Off          ; Off           ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On           ; On            ;
; Auto ROM Replacement                                               ; On           ; On            ;
; Auto RAM Replacement                                               ; On           ; On            ;
; Auto DSP Block Replacement                                         ; On           ; On            ;
; Auto Shift Register Replacement                                    ; On           ; On            ;
; Auto Clock Enable Replacement                                      ; On           ; On            ;
; Allows Synchronous Control Signal Usage in Normal Mode Logic Cells ; On           ; On            ;
; Auto RAM Block Balancing                                           ; On           ; On            ;
; Auto Resource Sharing                                              ; Off          ; Off           ;
; Allow Any RAM Size For Recognition                                 ; Off          ; Off           ;
; Allow Any ROM Size For Recognition                                 ; Off          ; Off           ;
; Allow Any Shift Register Size For Recognition                      ; Off          ; Off           ;
; Maximum Number of M512 Memory Blocks                               ; -1           ; -1            ;
; Maximum Number of M4K Memory Blocks                                ; -1           ; -1            ;
; Maximum Number of M-RAM Memory Blocks                              ; -1           ; -1            ;
; Ignore translate_off and translate_on Synthesis Directives         ; Off          ; Off           ;
; Show Parameter Settings Tables in Synthesis Report                 ; On           ; On            ;
+--------------------------------------------------------------------+--------------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                ;
+----------------------------------+-----------------+-----------------+--------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path   ;
+----------------------------------+-----------------+-----------------+--------------------------------+
; lab15_5_3.vhd                    ; yes             ; User VHDL File  ; Z:/lab15/Quartus/lab15_5_3.vhd ;
; lab15_5.vhd                      ; yes             ; User VHDL File  ; Z:/lab15/Quartus/lab15_5.vhd   ;
; lab15_5_2.vhd                    ; yes             ; User VHDL File  ; Z:/lab15/Quartus/lab15_5_2.vhd ;
+----------------------------------+-----------------+-----------------+--------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------+--------------------+
; Resource                        ; Usage              ;
+---------------------------------+--------------------+
; Total logic elements            ; 3                  ;
; Total combinational functions   ; 3                  ;
;     -- Total 4-input functions  ; 2                  ;
;     -- Total 3-input functions  ; 1                  ;
;     -- Total 2-input functions  ; 0                  ;
;     -- Total 1-input functions  ; 0                  ;
;     -- Total 0-input functions  ; 0                  ;
; Combinational cells for routing ; 0                  ;
; Total registers                 ; 0                  ;
; I/O pins                        ; 19                 ;
; Maximum fan-out node            ; lab15_5:c2|even~58 ;
; Maximum fan-out                 ; 2                  ;
; Total fan-out                   ; 13                 ;
; Average fan-out                 ; 0.59               ;
+---------------------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                          ;
+----------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+-----------------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Full Hierarchy Name   ;
+----------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+-----------------------+
; |lab15_5_2                 ; 3 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 19   ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |lab15_5_2            ;
;    |lab15_5:c2|            ; 3 (3)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |lab15_5_2|lab15_5:c2 ;
+----------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+-----------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in Z:/lab15/Quartus/lab15_5_2.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 5.0 Build 148 04/26/2005 SJ Full Version
    Info: Processing started: Thu Nov 26 01:36:58 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab15_5_2 -c lab15_5_2
Info: Found 2 design units, including 1 entities, in source file lab15_5_3.vhd
    Info: Found design unit 1: lab15_5_3-behav
    Info: Found entity 1: lab15_5_3
Info: Found 2 design units, including 1 entities, in source file lab15_5.vhd
    Info: Found design unit 1: lab15_5-behav
    Info: Found entity 1: lab15_5
Info: Found 2 design units, including 1 entities, in source file lab15_5_2.vhd
    Info: Found design unit 1: lab15_5_2-behav
    Info: Found entity 1: lab15_5_2
Info: Elaborating entity "lab15_5_2" for the top level hierarchy
Info: Elaborating entity "lab15_5" for hierarchy "lab15_5:c1"
Info: Elaborating entity "lab15_5_3" for hierarchy "lab15_5_3:d1"
Info: (10035) Verilog HDL or VHDL information at lab15_5_3.vhd(15): object "sint" declared but not used
Warning: VHDL Process Statement warning at lab15_5_3.vhd(22): signal "d" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Info: One or more bidirs are fed by always enabled tri-state buffers
    Info: Fanout of permanently enabled tri-state buffer feeding bidir "even" is moved to its source
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "even~1"
    Warning: Node "odd~1"
Warning: Design contains 8 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "X[7]"
    Warning: No output dependent on input pin "X[6]"
    Warning: No output dependent on input pin "X[5]"
    Warning: No output dependent on input pin "X[4]"
    Warning: No output dependent on input pin "X[3]"
    Warning: No output dependent on input pin "X[2]"
    Warning: No output dependent on input pin "X[1]"
    Warning: No output dependent on input pin "X[0]"
Info: Implemented 22 device resources after synthesis - the final resource count might be different
    Info: Implemented 17 input pins
    Info: Implemented 0 output pins
    Info: Implemented 2 bidirectional pins
    Info: Implemented 3 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Processing ended: Thu Nov 26 01:36:59 2020
    Info: Elapsed time: 00:00:01


