// Seed: 2945594400
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input uwire id_2,
    input uwire id_3
    , id_15,
    output wor id_4,
    output wor id_5,
    output wire id_6,
    input tri id_7,
    input tri0 id_8,
    output supply1 id_9,
    input wor id_10,
    input wire id_11,
    output tri0 id_12,
    input wire id_13
);
  integer id_16;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output tri0 id_2,
    input uwire id_3,
    input supply0 id_4,
    output tri1 id_5,
    output logic id_6
);
  wire id_8;
  always @(posedge id_0 or posedge id_0) begin
    id_6 <= -id_0#(
        .id_1(1),
        .id_0(1),
        .id_4(1)
    );
  end
  module_0(
      id_1, id_0, id_4, id_0, id_2, id_5, id_5, id_3, id_3, id_5, id_0, id_0, id_5, id_3
  );
endmodule
