/**
 * @file    pic16f87xa_sim.c
 * @brief   Host simulation backend for the PIC16F87XA HAL.
 *
 * @details
 *   Implements the SFR register file (`pic16f87xa_sim_sfr`) that the
 *   pre-processor SFR macros dereference when PIC16F87XA_USE_SIMULATOR
 *   is defined. Also models the peripherals the test rig actually exercises:
 *
 *     - PORTA..PORTE + their TRISx latches, including read-modify-write
 *       semantics (DS39582B §4.x — every port is "read the pin, write the
 *       latch").
 *     - Timer0 8-bit up-counter with prescaler.
 *     - A/D conversion timing (simplified).
 *
 *   Everything not modelled here (USART, MSSP, etc.) is fully observable
 *   via direct SFR reads in tests — their behavior is whatever the code
 *   under test wrote to the registers.
 */

#include "pic16f87xa_sim.h"
#include "pic16f87xa_sfr.h"
#include <string.h>

/* ───────────────────────── register file ────────────────────────── */

/** SFR backing store. Indices match the datasheet register map (Bank 0
 *  occupies 0x00..0x1F, Bank 1 0x80..0x9F, etc.).
 *
 *  Defined as `extern` in pic16f87xa.h and provided here. The total size
 *  covers the EEPROM bank (Bank 2 = 0x100..0x11F) plus Bank 3 reserved.
 */
uint8_t pic16f87xa_sim_sfr[0x200];

/** Pin latch overrides driven by the test rig (per pin). */
static uint8_t sim_input_override[5] = {0};   /* ports A..E, bits = override mask. */
static uint8_t sim_input_value   [5] = {0};

/* Optional ISR hook. */
static pic16f87xa_sim_irq_cb_t sim_irq_cb = 0;

/* Forward declarations for the per-timer step helpers. */
static void sim_step_timer0(void);
static void sim_step_timer1(void);
static void sim_step_timer2(void);
static void sim_step_usart(void);

/* ───────────────────────── GPIO model ───────────────────────────── */

/* Helper: read the latched value of port `port` (0=A..4=E) honoring
 * read-modify-write: writes only update the latch, reads return the pin
 * state if the pin is configured as input, else the latch. */
static uint8_t port_latch(char port)
{
    switch (port) {
        case 'A': case 'a': return pic16f87xa_sim_sfr[PIC_REG_PORTA];
        case 'B': case 'b': return pic16f87xa_sim_sfr[PIC_REG_PORTB];
        case 'C': case 'c': return pic16f87xa_sim_sfr[PIC_REG_PORTC];
        case 'D': case 'd': return pic16f87xa_sim_sfr[PIC_REG_PORTD];
        case 'E': case 'e': return pic16f87xa_sim_sfr[PIC_REG_PORTE];
        default:             return 0xFFU;
    }
}

static uint8_t tris_reg(char port)
{
    switch (port) {
        case 'A': case 'a': return pic16f87xa_sim_sfr[PIC_REG_TRISA];
        case 'B': case 'b': return pic16f87xa_sim_sfr[PIC_REG_TRISB];
        case 'C': case 'c': return pic16f87xa_sim_sfr[PIC_REG_TRISC];
        case 'D': case 'd': return pic16f87xa_sim_sfr[PIC_REG_TRISD];
        case 'E': case 'e': return pic16f87xa_sim_sfr[PIC_REG_TRISE];
        default:             return 0xFFU;
    }
}

static uint8_t port_index(char port)
{
    switch (port) {
        case 'A': case 'a': return 0;
        case 'B': case 'b': return 1;
        case 'C': case 'c': return 2;
        case 'D': case 'd': return 3;
        case 'E': case 'e': return 4;
        default:             return 0;
    }
}

/* ───────────────────────── public API ───────────────────────────── */

void pic16f87xa_sim_reset(void)
{
    memset(pic16f87xa_sim_sfr, 0, sizeof pic16f87xa_sim_sfr);

    /* Power-on reset values from DS39582B Table 14-6. */
    pic16f87xa_sim_sfr[PIC_REG_STATUS]   = PIC_STATUS_POR_VALUE;
    pic16f87xa_sim_sfr[PIC_REG_PCON]     = PIC_PCON_POR_VALUE;
    pic16f87xa_sim_sfr[PIC_REG_INTCON]   = PIC_INTCON_POR_VALUE;
    pic16f87xa_sim_sfr[PIC_REG_PIR1]     = PIC_PIR1_POR_VALUE;
    pic16f87xa_sim_sfr[PIC_REG_PIR2]     = PIC_PIR2_POR_VALUE;
    /* PIR1 <TXIF> resets to 1 (TXREG empty after POR — §10.2.1).
     * PIR1 = 0x0C, TXIF is bit 4. */
    pic16f87xa_sim_sfr[0x0CU] |= 0x10U;

    /* PIE1 / PIE2 reset to 0 — same addresses as PIR1/PIR2 in bank 1. */
    pic16f87xa_sim_sfr[0x8CU]            = PIC_PIE1_POR_VALUE;
    pic16f87xa_sim_sfr[0x8DU]            = PIC_PIE2_POR_VALUE;
    pic16f87xa_sim_sfr[PIC_REG_T1CON]    = PIC_T1CON_POR_VALUE;
    pic16f87xa_sim_sfr[PIC_REG_T2CON]    = PIC_T2CON_POR_VALUE;
    pic16f87xa_sim_sfr[PIC_REG_ADCON0]   = PIC_ADCON0_POR_VALUE;
    pic16f87xa_sim_sfr[PIC_REG_ADCON1]   = PIC_ADCON1_POR_VALUE;

    /* PORTA on POR reads as analog input '0' (DS39582B §4.1). */
    pic16f87xa_sim_sfr[PIC_REG_PORTA]    = 0x00U;
    pic16f87xa_sim_sfr[PIC_REG_PORTE]    = 0x00U;

    /* TRIS defaults: 1 = input, so PORTA:6 and others = 1. */
    pic16f87xa_sim_sfr[PIC_REG_TRISA]    = 0x3FU;     /* 6-bit wide. */
    pic16f87xa_sim_sfr[PIC_REG_TRISB]    = 0xFFU;
    pic16f87xa_sim_sfr[PIC_REG_TRISC]    = 0xFFU;
    pic16f87xa_sim_sfr[PIC_REG_TRISD]    = 0xFFU;
    pic16f87xa_sim_sfr[PIC_REG_TRISE]    = 0x07U;

    memset(sim_input_override, 0, sizeof sim_input_override);
    memset(sim_input_value,    0, sizeof sim_input_value);
}

void pic16f87xa_sim_step(uint32_t ticks)
{
    for (uint32_t i = 0; i < ticks; i++) {
        sim_step_timer0();
        sim_step_timer1();
        sim_step_timer2();
        sim_step_usart();
    }
}

/* ───────────────────────── Timer0 step ──────────────────────────── */

static void sim_step_timer0(void)
{
    /* Read the active Timer0 prescaler.
     * T0PS<2:0> live in OPTION_REG, bits 0..2. */
    uint8_t option = pic16f87xa_sim_sfr[PIC_REG_OPTION];
    uint8_t ps     = option & 0x07U;                  /* PS2:PS1:PS0 */
    uint8_t psa    = (option >> 3) & 0x01U;           /* PSA */

    static uint16_t t0_prescaler = 0U;
    /* Prescaler assignment to WDT (psa=1) means Timer0 is stopped
     * (T0CS=0 with no prescaler) or free-running from T0CKI (T0CS=1).
     * For sim simplicity we treat psa=1 as "no prescaler — TMR0 ticks
     * every cycle". */
    (void)psa;

    /* OPTION_REG<PS2:PS0> prescaler mapping (DS39582B §5.0, Table 5-1). */
    static const uint8_t ps_idx[8] = {2, 4, 8, 16, 32, 64, 128, 255};
    uint32_t rate = ps_idx[ps];

    t0_prescaler++;
    if (t0_prescaler < rate) return;
    t0_prescaler = 0U;

    uint8_t t0 = pic16f87xa_sim_sfr[PIC_REG_TMR0];
    t0++;
    if (t0 == 0x00U) {
        pic16f87xa_sim_sfr[PIC_REG_INTCON] |= PIC_INTCON_TMR0IF;
        if (sim_irq_cb) sim_irq_cb();
    }
    pic16f87xa_sim_sfr[PIC_REG_TMR0] = t0;
}

/* ───────────────────────── Timer1 step ──────────────────────────── */

static void sim_step_timer1(void)
{
    /* T1CON layout (DS39582B Register 6-1):
     *   bit 0  TMR1ON
     *   bit 1  TMR1CS
     *   bit 2  T1SYNC
     *   bit 3  T1OSCEN
     *   bit 4  T1CKPS0
     *   bit 5  T1CKPS1
     */
    uint8_t t1con = pic16f87xa_sim_sfr[PIC_REG_T1CON];
    if (!(t1con & 0x01U)) return;     /* TMR1ON = 0 → stopped. */
    if (t1con & 0x02U)   return;     /* TMR1CS = 1 → external clock, not modeled. */

    static const uint8_t ps_idx[4] = {1, 2, 4, 8};
    uint32_t rate = ps_idx[(t1con >> 4) & 0x3U];

    static uint8_t t1_prescaler = 0U;
    t1_prescaler++;
    if (t1_prescaler < rate) return;
    t1_prescaler = 0U;

    /* 16-bit increment, big-endian in registers. */
    uint8_t lo = pic16f87xa_sim_sfr[PIC_REG_TMR1L];
    uint8_t hi = pic16f87xa_sim_sfr[PIC_REG_TMR1H];
    uint16_t full = (uint16_t)(((uint16_t)hi << 8) | lo);
    full++;
    pic16f87xa_sim_sfr[PIC_REG_TMR1L] = (uint8_t)(full & 0xFFU);
    pic16f87xa_sim_sfr[PIC_REG_TMR1H] = (uint8_t)(full >> 8);
    if (full == 0U) {
        /* PIR1 is at 0x0C (DS39582B Table 3-1 / Figure 2-3). */
        pic16f87xa_sim_sfr[0x0CU] |= 0x01U;   /* TMR1IF. */
        if (sim_irq_cb) sim_irq_cb();
    }
}

/* ───────────────────────── Timer2 step ──────────────────────────── */

static void sim_step_timer2(void)
{
    /* T2CON layout (DS39582B Register 7-1):
     *   bit 0  T2CKPS0
     *   bit 1  T2CKPS1
     *   bit 2  TMR2ON
     *   bit 3..6 TOUTPS0..TOUTPS3
     */
    uint8_t t2con = pic16f87xa_sim_sfr[PIC_REG_T2CON];
    if (!(t2con & 0x04U)) return;     /* TMR2ON = 0 → stopped. */

    /* T2CKPS1:T2CKPS0 → 1:1, 1:4, 1:16, 1:16 (DS39582B Register 7-1). */
    static const uint8_t pre_idx[4] = {1, 4, 16, 16};
    uint32_t pre = pre_idx[t2con & 0x3U];
    /* TOUTPS3:TOUTPS0 → 1:(N+1). */
    uint8_t  post = (uint8_t)(((t2con >> 3) & 0xFU) + 1U);

    /* Read PR2 (Bank 1, address 0x92 per DS39582B §7.0). */
    uint8_t pr2 = pic16f87xa_sim_sfr[0x92U];

    static uint16_t t2_prescaler = 0U;
    static uint8_t  t2_post      = 0U;

    t2_prescaler++;
    if (t2_prescaler < pre) return;
    t2_prescaler = 0U;

    /* Increment TMR2. DS39582B §7.0: TMR2 increments until it matches
     * PR2; on the next cycle it resets. TMR2IF fires once per period
     * of (PR2+1) cycles. */
    uint8_t t2 = pic16f87xa_sim_sfr[PIC_REG_TMR2];
    t2++;
    if (t2 > pr2) {
        /* Period complete: TMR2IF (after postscaler) fires here. */
        t2 = 0U;
        t2_post++;
        if (t2_post >= post) {
            t2_post = 0U;
            pic16f87xa_sim_sfr[0x0CU] |= 0x02U;   /* PIR1<TMR2IF>. */
            if (sim_irq_cb) sim_irq_cb();
        }
    }
    pic16f87xa_sim_sfr[PIC_REG_TMR2] = t2;
}

/* ───────────────────────── USART step ───────────────────────────── */

static void sim_step_usart(void)
{
    /* USART sim model (DS39582B §10.2.1, simplified):
     *   - TXIF stays 1 once the (instantaneous) "transmit" completes.
     *   - RCIF is set by the test rig via pic16f87xa_sim_drive_usart_rx;
     *     reading RCREG clears it.
     *   - The sim does not actually shift bits onto the TX pin. The
     *     test rig observes TXREG / RCREG / flags directly.
     *
     * The sim simply re-asserts TXIF every cycle (when TXEN is on)
     * because the cycle-accurate BRG + TSR model is out of scope. */
    uint8_t txsta = PIC16F87XA_REG8(PIC_REG_TXSTA);
    if (txsta & PIC_TXSTA_TXEN) {
        PIC16F87XA_REG8(0x0CU) |= 0x10U;     /* PIR1<TXIF> */
    }
}

void pic16f87xa_sim_drive_input(char port, uint8_t pin, uint8_t level)
{
    if (pin > 7U) return;
    uint8_t idx = port_index(port);
    uint8_t mask = (uint8_t)(1U << pin);
    sim_input_override[idx] |= mask;
    if (level) sim_input_value[idx] |= mask;
    else       sim_input_value[idx] &= (uint8_t)~mask;
}

uint8_t pic16f87xa_sim_read_output(char port, uint8_t pin)
{
    if (pin > 7U) return 0U;
    uint8_t idx  = port_index(port);
    uint8_t mask = (uint8_t)(1U << pin);
    uint8_t tris = tris_reg(port);

    if (tris & mask) {
        /* Pin configured as input: return the externally driven level. */
        return (sim_input_override[idx] & mask) ?
               ((sim_input_value[idx] & mask) ? 1U : 0U) :
               /* No override — floating, simulate as 0. */
               0U;
    }
    /* Pin configured as output: return the latch bit. */
    return (port_latch(port) & mask) ? 1U : 0U;
}

void pic16f87xa_sim_set_irq_callback(pic16f87xa_sim_irq_cb_t cb)
{
    sim_irq_cb = cb;
}

void pic16f87xa_sim_drive_usart_rx(uint8_t data)
{
    /* Place the byte in RCREG (0x1A — DS39582B §10.x). */
    pic16f87xa_sim_sfr[PIC_REG_RCREG] = data;
    /* Set PIR1<RCIF> (bit 5). */
    pic16f87xa_sim_sfr[0x0CU] |= 0x20U;
    if (sim_irq_cb) sim_irq_cb();
}

void pic16f87xa_sim_drive_ssp_rx(uint8_t data)
{
    /* Place byte in SSPBUF (0x13 — DS39582B §9.x). */
    pic16f87xa_sim_sfr[PIC_REG_SSPBUF] = data;
    /* Set SSPSTAT<BF> (Bank 1, addr 0x94, bit 0). */
    {
        uint8_t prev = (pic16f87xa_sim_sfr[PIC_REG_STATUS] >> 5) & 0x03U;
        pic16f87xa_sim_sfr[PIC_REG_STATUS] =
            (uint8_t)((pic16f87xa_sim_sfr[PIC_REG_STATUS] & 0x1FU) | (1U << 5));
        pic16f87xa_sim_sfr[0x94U] |= 0x01U;
        pic16f87xa_sim_sfr[PIC_REG_STATUS] =
            (uint8_t)((pic16f87xa_sim_sfr[PIC_REG_STATUS] & 0x1FU) | (prev << 5));
    }
    /* Set PIR1<SSPIF> (bit 3). */
    pic16f87xa_sim_sfr[0x0CU] |= 0x08U;
    if (sim_irq_cb) sim_irq_cb();
}