block/RCC:
  items:
  - name: CR
    description: CR register.
    byte_offset: 0
    fieldset: CR
  - name: CFGR
    description: CFGR register.
    byte_offset: 8
    fieldset: CFGR
  - name: CIER
    description: CIER register.
    byte_offset: 24
    fieldset: CIER
  - name: CIFR
    description: CIFR register.
    byte_offset: 28
    fieldset: CIFR
  - name: CSCMDR
    description: CSCMDR register.
    byte_offset: 32
    fieldset: CSCMDR
  - name: AHBRSTR
    description: AHBRSTR register.
    byte_offset: 48
    fieldset: AHBRSTR
  - name: APB0RSTR
    description: APB0RSTR register.
    byte_offset: 52
    fieldset: APB0RSTR
  - name: APB1RSTR
    description: APB1RSTR register.
    byte_offset: 56
    fieldset: APB1RSTR
  - name: APB2RSTR
    description: APB2RSTR register.
    byte_offset: 64
    fieldset: APB2RSTR
  - name: AHBENR
    description: AHBENR register.
    byte_offset: 80
    fieldset: AHBENR
  - name: APB0ENR
    description: APB0ENR register.
    byte_offset: 84
    fieldset: APB0ENR
  - name: APB1ENR
    description: APB1ENR register.
    byte_offset: 88
    fieldset: APB1ENR
  - name: APB2ENR
    description: APB2ENR register.
    byte_offset: 96
    fieldset: APB2ENR
  - name: CSR
    description: CSR register.
    byte_offset: 148
    fieldset: CSR
  - name: RFSWHSECR
    description: RFSWHSECR register.
    byte_offset: 152
    fieldset: RFSWHSECR
  - name: RFHSECR
    description: RFHSECR register.
    byte_offset: 156
    access: Read
    fieldset: RFHSECR
fieldset/AHBENR:
  description: AHBENR register.
  fields:
  - name: DMAEN
    description: DMA and DMAMUX enable Set and enable by software.
    bit_offset: 0
    bit_size: 1
  - name: GPIOAEN
    description: GPIOA enable. It must be enabled by default.
    bit_offset: 2
    bit_size: 1
  - name: GPIOBEN
    description: GPIOB enable. It must be enabled by default.
    bit_offset: 3
    bit_size: 1
  - name: CRCEN
    description: CRC enable Set and enable by software.
    bit_offset: 12
    bit_size: 1
  - name: PKAEN
    description: PKA clock enable Set and enable by software.
    bit_offset: 16
    bit_size: 1
  - name: RNGEN
    description: RNG clock enable Set and enable by software.
    bit_offset: 18
    bit_size: 1
fieldset/AHBRSTR:
  description: AHBRSTR register.
  fields:
  - name: DMARST
    description: DMA and DMAMUX reset Set and reset by software.
    bit_offset: 0
    bit_size: 1
  - name: GPIOARST
    description: GPIOA reset Set and reset by software.
    bit_offset: 2
    bit_size: 1
  - name: GPIOBRST
    description: GPIOB reset Set and reset by software.
    bit_offset: 3
    bit_size: 1
  - name: CRCRST
    description: CRC reset Set and reset by software.
    bit_offset: 12
    bit_size: 1
  - name: PKARST
    description: PKA reset Set and reset by software.
    bit_offset: 16
    bit_size: 1
  - name: RNGRST
    description: RNG reset Set and reset by software.
    bit_offset: 18
    bit_size: 1
fieldset/APB0ENR:
  description: APB0ENR register.
  fields:
  - name: TIM2EN
    description: 'TIM2: Advanced Timer clock enable Set and enable by software.'
    bit_offset: 0
    bit_size: 1
  - name: TIM1EN
    description: TIM1 enable.
    bit_offset: 0
    bit_size: 1
  - name: TIM16EN
    description: TIM16 enable.
    bit_offset: 1
    bit_size: 1
  - name: TIM17EN
    description: TIM17 enable.
    bit_offset: 2
    bit_size: 1
  - name: SYSCFGEN
    description: SYSTEM CONFIG enable Set and enable by software.
    bit_offset: 8
    bit_size: 1
  - name: RTCEN
    description: 'RTC clock enable Set and enable by software. Reset source only for this field: PORESETn.'
    bit_offset: 12
    bit_size: 1
  - name: WDGEN
    description: Watchdog clock enable. Set and enable by software.
    bit_offset: 14
    bit_size: 1
fieldset/APB0RSTR:
  description: APB0RSTR register.
  fields:
  - name: TIM1RST
    description: 'TIM1: Advanced Timer reset Set and reset by software.'
    bit_offset: 0
    bit_size: 1
  - name: TIM16RST
    description: TIM16 reset.
    bit_offset: 1
    bit_size: 1
  - name: TIM17RST
    description: TIM17 reset.
    bit_offset: 2
    bit_size: 1
  - name: SYSCFGRST
    description: SYSTEM CONFIG reset Set and reset by software.
    bit_offset: 8
    bit_size: 1
  - name: RTCRST
    description: RTC reset Set and reset by software.
    bit_offset: 12
    bit_size: 1
  - name: WDRST
    description: WATCHDOG reset Set and reset by software.
    bit_offset: 14
    bit_size: 1
  - name: WDGRST
    description: WATCHDOG reset Set and reset by software.
    bit_offset: 14
    bit_size: 1
fieldset/APB1ENR:
  description: APB1ENR register.
  fields:
  - name: SPI1EN
    description: SPI1 enable.
    bit_offset: 0
    bit_size: 1
  - name: ADCDIGEN
    description: AUXADC clock enable for Aux-ADC digital clock Set and enable by software.
    bit_offset: 4
    bit_size: 1
  - name: ADCANAEN
    description: ADC clock enable for Aux-ADC analog clock Set and enable by software.
    bit_offset: 5
    bit_size: 1
  - name: LPUARTEN
    description: LPUART clock enable Set and enable by software.
    bit_offset: 8
    bit_size: 1
  - name: USART1EN
    description: USART clock enable Set and enable by software.
    bit_offset: 10
    bit_size: 1
  - name: SPI2EN
    description: SPI2 enable.
    bit_offset: 12
    bit_size: 1
  - name: SPI3EN
    description: SPI3 clock enable Set and enable by software.
    bit_offset: 14
    bit_size: 1
  - name: I2C1EN
    description: I2C1 clock enable Set and enable by software.
    bit_offset: 21
    bit_size: 1
  - name: I2C2EN
    description: I2C2 enable.
    bit_offset: 23
    bit_size: 1
fieldset/APB1RSTR:
  description: APB1RSTR register.
  fields:
  - name: SPI1RST
    description: SPI1 reset.
    bit_offset: 0
    bit_size: 1
  - name: AUXADCRST
    description: AUXADC reset for Aux-ADC digital clock Set and reset by software.
    bit_offset: 4
    bit_size: 1
  - name: ADCRST
    description: ADC reset.
    bit_offset: 4
    bit_size: 1
  - name: LPUARTRST
    description: LPUART reset Set and reset by software.
    bit_offset: 8
    bit_size: 1
  - name: USARTRST
    description: USART reset Set and reset by software.
    bit_offset: 10
    bit_size: 1
  - name: SPI2RST
    description: SPI2 reset.
    bit_offset: 12
    bit_size: 1
  - name: SPI3RST
    description: SPI3 reset Set and reset by software.
    bit_offset: 14
    bit_size: 1
  - name: I2C21RST
    description: I2C1 reset Set and reset by software.
    bit_offset: 21
    bit_size: 1
  - name: I2C1RST
    description: I2C1 reset Set and reset by software.
    bit_offset: 21
    bit_size: 1
  - name: I2C2RST
    description: 2C2 reset.
    bit_offset: 23
    bit_size: 1
fieldset/APB2ENR:
  description: APB2ENR register.
  fields:
  - name: MRBLEEN
    description: MR_BLE enable.
    bit_offset: 0
    bit_size: 1
  - name: CLKBLEDIV
    description: MR_BLE clock frequency selection when RCC_APB2ENR.MRBLEEN=1.
    bit_offset: 2
    bit_size: 1
    enum: CLKBLEDIV
fieldset/APB2RSTR:
  description: APB2RSTR register.
  fields:
  - name: BLERST
    description: BLE reset.
    bit_offset: 0
    bit_size: 1
  - name: MRBLERST
    description: MR_BLE (Bluetooth radio) reset.
    bit_offset: 0
    bit_size: 1
fieldset/CFGR:
  description: CFGR register.
  fields:
  - name: SMPSINV
    description: bit to control inversion of the SMPS clock.
    bit_offset: 0
    bit_size: 1
    enum: SMPSINV
  - name: HSESEL
    description: Clock source selection request:.
    bit_offset: 1
    bit_size: 1
    enum: HSESEL
  - name: STOPHSI
    description: Stop HSI clock source request.
    bit_offset: 2
    bit_size: 1
    enum: STOPHSI
  - name: HSESEL_STATUS
    description: Clock source selection Status.
    bit_offset: 3
    bit_size: 1
    enum: HSESEL_STATUS
  - name: CLKSYSDIV
    description: 'CLKSYSDIV: system clock divided factor from HSI_64M. 000: system clock frequency is 64 MHz (not available when HSESEL=1) 001: system clock frequency is 32 MHz 010: system clock frequency is 16 MHz 011: system clock frequency is 8 MHz * 100: system clock frequency is 4 MHz * 101: system clock frequency is 2 MHz * 110: system clock frequency is 1 MHz * 111: not used. *: If RCC_APB2ENR.MRBLEEN bit is set, writing in CLKSYSDIV one of those values is replaced by a 010b = 16 MHz writing at hardware level. Warning: if the software programs the 64 MHz frequency target while the RCC_CFGR.HSESEL=1, the hardware will switch the system clock tree on HSI64MPLL again (and restart HSIPLL64M analog block if RCC_CFGR.STOPHSI=1) To switch the system frequency between 64 / 32 / 16 MHz without risk when the MR_BLE is used, prefer the RCC_CSCMDR register to change the system frequency. the MR_BLE frequency must always be equal or less than the CPU/system clock to have functional radio.'
    bit_offset: 5
    bit_size: 3
  - name: CLKSYSDIV_STATUS
    description: 'CLKSYSDIV_STATUS: system clock frequency status Set and cleared by hardware to indicate the actual system clock frequency. This register must be read to be sure that the new frequency, selected by CLKSYSDIV, has been applied. 000: system clock frequency is 64 MHz 001: system clock frequency is 32 MHz 010: system clock frequency is 16 MHz 011: system clock frequency is 8 MHz 100: system clock frequency is 4 MHz 101: system clock frequency is 2 MHz 110: system clock frequency is 1 MHz 111: not used. The actual clock frequency switching can be delayed of up to 128 system clock cycles, depending on the RCC internal counter status at the moment the new CLKSYSDIV is applied.'
    bit_offset: 8
    bit_size: 3
  - name: SMPSDIV
    description: SMPS clock prescaling factor to generate 4MHz or 8MHz.
    bit_offset: 12
    bit_size: 1
    enum: SMPSDIV
  - name: LPUCLKSEL
    description: Selection of LPUART clock:.
    bit_offset: 13
    bit_size: 1
    enum: LPUCLKSEL
  - name: CLKSLOWSEL
    description: 'slow clock source selection Set by software to select the clock source. This is no glitch free mechanism Reset source only for this field: PORESETn.'
    bit_offset: 15
    bit_size: 2
    enum: CLKSLOWSEL
  - name: IOBOOSTEN
    description: IO BOOSTER enable Set and reset by software.
    bit_offset: 17
    bit_size: 1
  - name: IOBOOSTCLKEXTEN
    description: IO BOOSTER clock enable as external clock Set and reset by software.
    bit_offset: 18
    bit_size: 1
  - name: LCOEN
    description: LCO output enable.
    bit_offset: 19
    bit_size: 1
  - name: SPI3I2SCLKSEL
    description: 'Selection of I2S1 clock: 1x:64MHz peripheral clock.'
    bit_offset: 22
    bit_size: 2
    enum: SPIISCLKSEL
  - name: SPI2I2SCLKSEL
    description: 'Selection of I2S clock: 1x:64MHz peripheral clock.'
    bit_offset: 23
    bit_size: 1
  - name: LCOSEL
    description: 'Low speed Configurable Clock Output Selection. Set and reset by software. Glitches propagation possible. Reset source only for this field: PORESETn.'
    bit_offset: 24
    bit_size: 2
    enum: LCOSEL
  - name: MCOSEL
    description: Main Configurable Clock Output Selection. Set and reset by software. Glitches propagation possible.
    bit_offset: 26
    bit_size: 3
    enum: MCOSEL
  - name: CCOPRE
    description: 'Configurable Clock Output Prescaler. Set and reset by software. Glitches propagation if CCOPRE is modified after CCO output is enabled. Others: not used.'
    bit_offset: 29
    bit_size: 3
    enum: CCOPRE
fieldset/CIER:
  description: CIER register.
  fields:
  - name: LSIRDYIE
    description: LSI Ready Interrupt Enable. Set and reset by software to enable/disable interrupt caused by internal RC 32 kHz oscillator stabilization.
    bit_offset: 0
    bit_size: 1
    enum: LSIRDYIE
  - name: LSERDYIE
    description: LSE Ready Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the external 32 kHz oscillator stabilization.
    bit_offset: 1
    bit_size: 1
    enum: LSERDYIE
  - name: HSIRDYIE
    description: HSI Ready Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the internal RC 64MHz oscillator stabilization.
    bit_offset: 3
    bit_size: 1
    enum: HSIRDYIE
  - name: HSERDYIE
    description: HSE Ready Interrupt Enable Set and reset by software to enable/disable interrupt caused by the external HSE oscillator stabilization.
    bit_offset: 4
    bit_size: 1
    enum: HSERDYIE
  - name: HSIPLLRDYIE
    description: HSI PLL Ready Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the HSI 64MHz PLL locked on HSE.
    bit_offset: 5
    bit_size: 1
    enum: HSIPLLRDYIE
  - name: HSIPLLUNLOCKDETIE
    description: 'HSIPLLUNLOCKDETIE: HSI PLL unlock detection Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the HSI 64MHz PLL unlock.'
    bit_offset: 6
    bit_size: 1
    enum: HSIPLLUNLOCKDETIE
  - name: RTCRSTIE
    description: 'RTCRSTIE: RTC reset end Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the RTC reset end.'
    bit_offset: 7
    bit_size: 1
    enum: RTCRSTIE
  - name: WDGRSTIE
    description: 'WDGRSTIE: Watchdog reset end Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the watchdog reset end.'
    bit_offset: 8
    bit_size: 1
    enum: WDGRSTIE
  - name: LPURSTIE
    description: 'LPURSTIE: LPUART reset release interrupt enable.'
    bit_offset: 9
    bit_size: 1
    enum: LPURSTIE
fieldset/CIFR:
  description: CIFR register.
  fields:
  - name: LSIRDYIF
    description: LSI Ready Interrupt flag Set by hardware when LSI clock becomes stable.
    bit_offset: 0
    bit_size: 1
    enum: LSIRDYIF
  - name: LSERDYIF
    description: LSE Ready Interrupt Flag. Set by hardware when LSE clock becomes stable.
    bit_offset: 1
    bit_size: 1
    enum: LSERDYIF
  - name: HSIRDYIF
    description: HSI Ready Interrupt Flag. Set by hardware when HSI becomes stable.
    bit_offset: 3
    bit_size: 1
    enum: HSIRDYIF
  - name: HSERDYIF
    description: HSE Ready Interrupt Flag. Set by hardware when HSE becomes stable.
    bit_offset: 4
    bit_size: 1
    enum: HSERDYIF
  - name: HSIPLLRDYIF
    description: HSI PLL Ready Interrupt Flag. Set by hardware when HSI PLL 64MHz becomes stable.
    bit_offset: 5
    bit_size: 1
    enum: HSIPLLRDYIF
  - name: HSIPLLUNLOCKDETIF
    description: 'HSIPLLUNLOCKDETIF: HSI PLL unlock detection Interrupt Flag.'
    bit_offset: 6
    bit_size: 1
  - name: RTCRSTIF
    description: RTC reset end Interrupt Flag. Raised when reset is released on 32kHz clock.
    bit_offset: 7
    bit_size: 1
  - name: WDGRSTIF
    description: WDG reset end Interrupt Flag. Raised when reset is released on 32kHz clock.
    bit_offset: 8
    bit_size: 1
  - name: LPURSTF
    description: LPUART reset release flag.
    bit_offset: 9
    bit_size: 1
    enum: LPURSTF
fieldset/CR:
  description: CR register.
  fields:
  - name: LSION
    description: 'Internal Low Speed oscillator enable Set and reset by software. Reset source only for this field: PORESETn.'
    bit_offset: 2
    bit_size: 1
  - name: LSIRDY
    description: 'Internal Low Speed oscillator Ready Set and reset by hardware to indicate when the Low Speed Internal RC oscillator is stable. Reset source only for this field: PORESETn.'
    bit_offset: 3
    bit_size: 1
    enum: LSIRDY
  - name: LSEON
    description: 'External Low Speed Clock enable. Set and reset by software. Reset source only for this field: PORESETn.'
    bit_offset: 4
    bit_size: 1
  - name: LSERDY
    description: External Low Speed Clock ready flag. Set by hardware to indicate that LSE oscillator is stable.
    bit_offset: 5
    bit_size: 1
    enum: LSERDY
  - name: LSEBYP
    description: 'External Low Speed Clock bypass. Set and reset by software. Reset source only for this field: PORESETn.'
    bit_offset: 6
    bit_size: 1
    enum: LSEBYP
  - name: LOCKDET_NSTOP
    description: Lock detector Nstop value When start_stop signal is high; a counter is incremented every 16 MHz clock cycle. When the counter reaches (NSTOP+1) x 64 value, the lock_det signal is set high indicating that the PLL is locked. As soon as the start_stop signal is low the counter is reset to 0.
    bit_offset: 7
    bit_size: 3
  - name: HSIRDY
    description: Internal High Speed clock ready flag. Set by hardware to indicate that internal RC 64MHz oscillator is stable. This bit is activated only if the RC is enabled by HSION (it is not activated if the RC is enabled by an IP request).
    bit_offset: 10
    bit_size: 1
    enum: HSIRDY
  - name: HSEPLLBUFON
    description: External High Speed Clock Buffer for PLL RF2G4 enable. Set and reset by software.
    bit_offset: 12
    bit_size: 1
  - name: HSIPLLON
    description: Internal High Speed Clock PLL enable.
    bit_offset: 13
    bit_size: 1
  - name: HSIPLLRDY
    description: Internal High Speed Clock PLL ready flag.
    bit_offset: 14
    bit_size: 1
    enum: HSIPLLRDY
  - name: FMRAT
    description: Force MR_BLE active transmission status (for debug purpose).
    bit_offset: 15
    bit_size: 1
    enum: FMRAT
  - name: HSEON
    description: External High Speed Clock enable. Set and reset by software. in low power mode, HSE is turned off.
    bit_offset: 16
    bit_size: 1
  - name: HSERDY
    description: External High Speed Clock ready flag. Set by hardware to indicate that HSE oscillator is stable.
    bit_offset: 17
    bit_size: 1
    enum: HSERDY
fieldset/CSCMDR:
  description: CSCMDR register.
  fields:
  - name: REQUEST
    description: Request for system clock switching Cleared by hardware when system clock frequency switch is done.
    bit_offset: 0
    bit_size: 1
    enum: REQUEST
  - name: CLKSYSDIV_REQ
    description: 'system clock dividing factor from HSI_64M requested Note: behavior depends on BLEEN in APB2ENR register.'
    bit_offset: 1
    bit_size: 3
    enum: CLKSYSDIV_REQ
  - name: STATUS
    description: Status of clock switch sequence.
    bit_offset: 4
    bit_size: 2
    enum: STATUS
  - name: EOFSEQ_IE
    description: End of sequence Interrupt Enable. Set and reset by software to enable/disable interrupt caused by the clock system switch.
    bit_offset: 6
    bit_size: 1
    enum: EOFSEQ_IE
  - name: EOFSEQ_IRQ
    description: End of Sequence flag Set by hardware when clock system swtich is ended.
    bit_offset: 7
    bit_size: 1
    enum: EOFSEQ_IRQ
fieldset/CSR:
  description: CSR register.
  fields:
  - name: RMVF
    description: Remove reset flag Set by software to clear the value of the reset flags. It auto clears by HW after clearing reason flags.
    bit_offset: 23
    bit_size: 1
    enum: RMVF
  - name: PADRSTF
    description: SYSTEM reset flag Reset by software by writing the RMVF bit. Set by hardware when a reset from pad occurs.
    bit_offset: 26
    bit_size: 1
    enum: PADRSTF
  - name: PORRSTF
    description: POWER reset flag Reset by software by writing the RMVF bit. Set by hardware when a power reset occurs from LPMURESET block.
    bit_offset: 27
    bit_size: 1
    enum: PORRSTF
  - name: SFTRSTF
    description: Software reset flag Reset by software by writing the RMVF bit. Set by hardware when a software reset occurs.
    bit_offset: 28
    bit_size: 1
    enum: SFTRSTF
  - name: WDGRSTF
    description: Watchdog reset flag Reset by software by writing the RMVF bit. Set by hardware when a watchdog reset from V33 domain occurs.
    bit_offset: 29
    bit_size: 1
    enum: WDGRSTF
  - name: LOCKUPRSTF
    description: LOCK UP reset flag from CM0 Reset by software by writing the RMVF bit. Set by hardware from unrecoverable exception CPU. It reset V12i domain, FLASH controller and peripherals.
    bit_offset: 30
    bit_size: 1
    enum: LOCKUPRSTF
fieldset/RFHSECR:
  description: RFHSECR register.
  fields:
  - name: XOTUNE
    description: RF-HSE capacitor bank tuning Set by option byte loading soon after Power On Reset.
    bit_offset: 0
    bit_size: 6
fieldset/RFSWHSECR:
  description: RFSWHSECR register.
  fields:
  - name: SATRG
    description: Sense Amplifier threshold Set by software.
    bit_offset: 3
    bit_size: 1
    enum: SATRG
  - name: GMC
    description: High Speed External XO current control Set by software.
    bit_offset: 4
    bit_size: 3
    enum: GMC
  - name: SWXOTUNEEN
    description: RF-HSE capacitor bank tuning by SW enable Set by software.
    bit_offset: 7
    bit_size: 1
  - name: SWXOTUNE
    description: RF-HSE capacitor bank tuning value by SW Set by software.
    bit_offset: 8
    bit_size: 6
enum/CCOPRE:
  bit_size: 3
  variants:
  - name: B_0x0
    description: CCO clock is divided by 1.
    value: 0
  - name: B_0x1
    description: CCO clock is divided by 2.
    value: 1
  - name: B_0x2
    description: CCO clock is divided by 4.
    value: 2
  - name: B_0x3
    description: CCO clock is divided by 8.
    value: 3
  - name: B_0x4
    description: CCO clock is divided by 16.
    value: 4
enum/CLKBLEDIV:
  bit_size: 1
  variants:
  - name: B_0x0
    description: 32MHz.
    value: 0
  - name: B_0x1
    description: 16MHz.
    value: 1
enum/CLKSLOWSEL:
  bit_size: 2
  variants:
  - name: B_0x0
    description: LSILMPU oscillator clock (default).
    value: 0
  - name: B_0x1
    description: LSE oscillator clock used as slow clock.
    value: 1
  - name: B_0x2
    description: LSI oscillator clock used as slow clock.
    value: 2
  - name: B_0x3
    description: HSI_64M divided by 2048 used as slow clock.
    value: 3
enum/CLKSYSDIV_REQ:
  bit_size: 3
  variants:
  - name: B_0x0
    description: div 1 (sys clock 64M).
    value: 0
  - name: B_0x1
    description: div 2 (sys clock 32M).
    value: 1
  - name: B_0x2
    description: div 4 (sys clock 16M).
    value: 2
  - name: B_0x3
    description: div 8 (sys clock 8M).
    value: 3
  - name: B_0x4
    description: div 16 (sys clock 4M).
    value: 4
  - name: B_0x5
    description: div 32 (sys clock 2M).
    value: 5
  - name: B_0x6
    description: div 64 (sys clock 1M).
    value: 6
enum/EOFSEQ_IE:
  bit_size: 1
  variants:
  - name: B_0x0
    description: End of sequence interrupt disabled.
    value: 0
  - name: B_0x1
    description: End of sequence interrupt enabled.
    value: 1
enum/EOFSEQ_IRQ:
  bit_size: 1
  variants:
  - name: B_0x0
    description: No end of sequence event occured.
    value: 0
  - name: B_0x1
    description: End of sequece event occured.
    value: 1
enum/FMRAT:
  bit_size: 1
  variants:
  - name: B_0x0
    description: no effect.
    value: 0
  - name: B_0x1
    description: active_transmission is force to '1' whatever the HSIPLLRDY status.
    value: 1
enum/GMC:
  bit_size: 3
  variants:
  - name: B_0x0
    description: 'max 0.0 001: max 0.57 mA/V.'
    value: 0
  - name: B_0x2
    description: max 0.78 mA/V.
    value: 2
  - name: B_0x3
    description: max 1.13 mA/V (Default).
    value: 3
  - name: B_0x4
    description: max 0.61 mA/V.
    value: 4
  - name: B_0x5
    description: max 1.65 mA/V.
    value: 5
  - name: B_0x6
    description: max 2.12 mA/V.
    value: 6
  - name: B_0x7
    description: max 2.84 mA/V.
    value: 7
enum/HSERDY:
  bit_size: 1
  variants:
  - name: B_0x0
    description: HSE oscillator not ready.
    value: 0
  - name: B_0x1
    description: HSE oscillator ready.
    value: 1
enum/HSERDYIE:
  bit_size: 1
  variants:
  - name: B_0x0
    description: HSE ready interrupt disabled.
    value: 0
  - name: B_0x1
    description: HSE ready interrupt enabled.
    value: 1
enum/HSERDYIF:
  bit_size: 1
  variants:
  - name: B_0x0
    description: No clock ready interrupt caused by the HSE oscillator.
    value: 0
  - name: B_0x1
    description: Clock ready interrupt caused by the HSE oscillator.
    value: 1
enum/HSESEL:
  bit_size: 1
  variants:
  - name: B_0x0
    description: HSI clock source is requested (default).
    value: 0
  - name: B_0x1
    description: HSE clock source is requested.
    value: 1
enum/HSESEL_STATUS:
  bit_size: 1
  variants:
  - name: B_0x0
    description: HSI clock source is requested (default).
    value: 0
  - name: B_0x1
    description: HSE clock source is requested.
    value: 1
enum/HSIPLLRDY:
  bit_size: 1
  variants:
  - name: B_0x0
    description: PLL is unlocked.
    value: 0
  - name: B_0x1
    description: PLL is locked.
    value: 1
enum/HSIPLLRDYIE:
  bit_size: 1
  variants:
  - name: B_0x0
    description: HSI PLL ready interrupt disabled.
    value: 0
  - name: B_0x1
    description: HSI PLL ready interrupt enabled.
    value: 1
enum/HSIPLLRDYIF:
  bit_size: 1
  variants:
  - name: B_0x0
    description: No clock ready interrupt caused by the HSI PLL64 MHz oscillator.
    value: 0
  - name: B_0x1
    description: Clock ready interrupt caused by the HSI PLL64 MHz oscillator.
    value: 1
enum/HSIPLLUNLOCKDETIE:
  bit_size: 1
  variants:
  - name: B_0x0
    description: HSI PLL unlock detection interrupt disabled.
    value: 0
  - name: B_0x1
    description: HSI PLL unlock detection interrupt enabled.
    value: 1
enum/HSIRDY:
  bit_size: 1
  variants:
  - name: B_0x0
    description: internal RC 64 MHz oscillator not ready.
    value: 0
  - name: B_0x1
    description: internal RC 64 MHz oscillator ready.
    value: 1
enum/HSIRDYIE:
  bit_size: 1
  variants:
  - name: B_0x0
    description: HSI ready interrupt disabled.
    value: 0
  - name: B_0x1
    description: HSI ready interrupt enabled.
    value: 1
enum/HSIRDYIF:
  bit_size: 1
  variants:
  - name: B_0x0
    description: No clock ready interrupt caused by the HSI oscillator.
    value: 0
  - name: B_0x1
    description: Clock ready interrupt caused by the HSI oscillator.
    value: 1
enum/LCOSEL:
  bit_size: 2
  variants:
  - name: B_0x0
    description: LCO output disabled, no clock on LCO.
    value: 0
  - name: B_0x1
    description: internal 32 KHz (LSI_LPMU) oscillator clock selected.
    value: 1
  - name: B_0x2
    description: internal 32 KHz (LSI) oscillator clock selected.
    value: 2
  - name: B_0x3
    description: external 32 KHz (LSE) oscillator clock selected.
    value: 3
enum/LOCKUPRSTF:
  bit_size: 1
  variants:
  - name: B_0x0
    description: No lockup reset occurred.
    value: 0
  - name: B_0x1
    description: lockup reset occurred.
    value: 1
enum/LPUCLKSEL:
  bit_size: 1
  variants:
  - name: B_0x0
    description: 16MHz peripheral clock (default).
    value: 0
  - name: B_0x1
    description: LSE clock.
    value: 1
enum/LPURSTF:
  bit_size: 1
  variants:
  - name: B_0x0
    description: no LPUART reset release event occurred.
    value: 0
  - name: B_0x1
    description: LPUART reset release event occurred.
    value: 1
enum/LPURSTIE:
  bit_size: 1
  variants:
  - name: B_0x0
    description: LPUART reset release interrupt is disabled.
    value: 0
  - name: B_0x1
    description: LPUART reset release interrupt is enabled.
    value: 1
enum/LSEBYP:
  bit_size: 1
  variants:
  - name: B_0x0
    description: LSE oscillator bypass OFF.
    value: 0
  - name: B_0x1
    description: LSE oscillator bypass ON.
    value: 1
enum/LSERDY:
  bit_size: 1
  variants:
  - name: B_0x0
    description: LSE oscillator not ready.
    value: 0
  - name: B_0x1
    description: LSE oscillator ready.
    value: 1
enum/LSERDYIE:
  bit_size: 1
  variants:
  - name: B_0x0
    description: LSE ready interrupt disabled.
    value: 0
  - name: B_0x1
    description: LSE ready interrupt enabled.
    value: 1
enum/LSERDYIF:
  bit_size: 1
  variants:
  - name: B_0x0
    description: No clock ready interrupt caused by the LSE oscillator.
    value: 0
  - name: B_0x1
    description: Clock ready interrupt caused by the LSE oscillator.
    value: 1
enum/LSIRDY:
  bit_size: 1
  variants:
  - name: B_0x0
    description: LSI RC oscillator not ready.
    value: 0
  - name: B_0x1
    description: LSI RC oscillator ready.
    value: 1
enum/LSIRDYIE:
  bit_size: 1
  variants:
  - name: B_0x0
    description: LSI ready interrupt disabled.
    value: 0
  - name: B_0x1
    description: LSI ready interrupt enabled.
    value: 1
enum/LSIRDYIF:
  bit_size: 1
  variants:
  - name: B_0x0
    description: No clock ready interrupt caused by the internal RC 32 KHz oscillator.
    value: 0
  - name: B_0x1
    description: Clock ready interrupt caused by the internal RC 32 kHz oscillator.
    value: 1
enum/MCOSEL:
  bit_size: 3
  variants:
  - name: B_0x0
    description: MCO output disabled, no clock on MCO.
    value: 0
  - name: B_0x1
    description: system clock selected.
    value: 1
  - name: B_0x2
    description: na.
    value: 2
  - name: B_0x3
    description: internal RC 64 MHz (HSI) oscillator clock selected.
    value: 3
  - name: B_0x4
    description: external oscillator (HSE) clock selected.
    value: 4
  - name: B_0x5
    description: internal RC 64 MHz (HSI) oscillator divided by 2048 and used as slow clock selected.
    value: 5
  - name: B_0x6
    description: SMPS clock selected.
    value: 6
  - name: B_0x7
    description: AUX ADC ANA clock selected.
    value: 7
enum/PADRSTF:
  bit_size: 1
  variants:
  - name: B_0x0
    description: No reset from pad occurred.
    value: 0
  - name: B_0x1
    description: Reset from pad occurred.
    value: 1
enum/PORRSTF:
  bit_size: 1
  variants:
  - name: B_0x0
    description: No POWER reset occurred.
    value: 0
  - name: B_0x1
    description: POWER reset occurred.
    value: 1
enum/REQUEST:
  bit_size: 1
  variants:
  - name: B_0x0
    description: To cancel an ongiong request - still possible until IRQ assertion.
    value: 0
  - name: B_0x1
    description: To update the system clock frequency.
    value: 1
enum/RMVF:
  bit_size: 1
  variants:
  - name: B_0x0
    description: Nothing done.
    value: 0
  - name: B_0x1
    description: Reset the value of the reset flags.
    value: 1
enum/RTCRSTIE:
  bit_size: 1
  variants:
  - name: B_0x0
    description: HSI PLL unlock detection interrupt disabled.
    value: 0
  - name: B_0x1
    description: HSI PLL unlock detection interrupt enabled.
    value: 1
enum/SATRG:
  bit_size: 1
  variants:
  - name: B_0x0
    description: the bias current is confronted to a reference current with a ratio of 1/2.
    value: 0
  - name: B_0x1
    description: the bias current is confronted to a reference current with a ratio of 3/4.
    value: 1
enum/SFTRSTF:
  bit_size: 1
  variants:
  - name: B_0x0
    description: No software reset occurred.
    value: 0
  - name: B_0x1
    description: Software reset occurred.
    value: 1
enum/SMPSDIV:
  bit_size: 1
  variants:
  - name: B_0x0
    description: div 2 when ANADIV=2 or 4 (default ).
    value: 0
  - name: B_0x1
    description: div 4 when ANADIV=1 or 2.
    value: 1
enum/SMPSINV:
  bit_size: 1
  variants:
  - name: B_0x0
    description: SMPS clock not inverted (default value).
    value: 0
  - name: B_0x1
    description: SMPS clock inverted (for debug).
    value: 1
enum/SPIISCLKSEL:
  bit_size: 2
  variants:
  - name: B_0x0
    description: 16MHz peripheral clock (default).
    value: 0
  - name: B_0x1
    description: 32MHz peripheral clock.
    value: 1
enum/STATUS:
  bit_size: 2
  variants:
  - name: B_0x0
    description: IDLE no switch requested.
    value: 0
  - name: B_0x1
    description: ONGOING clock frequency switch is ongoing.
    value: 1
  - name: B_0x2
    description: DONE clock frequency switch done.
    value: 2
enum/STOPHSI:
  bit_size: 1
  variants:
  - name: B_0x0
    description: HSI is enabled (default).
    value: 0
  - name: B_0x1
    description: disable HSI is requested.
    value: 1
enum/WDGRSTF:
  bit_size: 1
  variants:
  - name: B_0x0
    description: No watchdog reset occurred.
    value: 0
  - name: B_0x1
    description: Watchdog reset occurred.
    value: 1
enum/WDGRSTIE:
  bit_size: 1
  variants:
  - name: B_0x0
    description: interrupt disabled.
    value: 0
  - name: B_0x1
    description: interrupt enabled.
    value: 1
