#!/usr/local/bin/wish

set cpu  $tcl_platform(machine)

switch $cpu {
 intel -
 i*86* {
     set cpu ix86
 }
 x86_64 {
     if {$tcl_platform(wordSize) == 4} {
     set cpu ix86
     }
 }
}

switch $tcl_platform(platform) {
    windows {
        set Para(os_platform) windows
   if {$cpu == "amd64"} {
     # Do not check wordSize, win32-x64 is an IL32P64 platform.
     set cpu x86_64
     }
    }
    unix {
        if {$tcl_platform(os) == "Linux"}  {
            set Para(os_platform) linux
        } else  {
            set Para(os_platform) unix
        }
    }
}

if {$cpu == "x86_64"} {
 set NTPATH nt64
 set LINPATH lin64
} else {
 set NTPATH nt
 set LINPATH lin
}

if {$Para(os_platform) == "linux" } {
    set os $LINPATH
} else {
    set os $NTPATH
}
set Para(ProjectPath) [file dirname [info script]]
set Para(install_dir) $env(TOOLRTF)
set Para(design) "verilog"
set Para(Bin) "[file join $Para(install_dir) bin $os]"
set Para(FPGAPath) "[file join $Para(install_dir) ispfpga bin $os]"
lappend auto_path "$Para(install_dir)/tcltk/lib/ipwidgets/ispipbuilder/../runproc"
package require runcmd

set Para(ModuleName) "rcosfilter_m"
set Para(Family) "sa5p00g"
set Para(tech) ecp5um5g
set Para(caelib) ecp5um5g
set Para(PartType) "LFE5UM5G-85F"
set Para(PartName) "LFE5UM5G-85F-8BG756C"
set Para(SpeedGrade) "8"
set synpwrap_cmd "$Para(Bin)/synpwrap"
	file mkdir syn_tmp
	file copy -force C:/Users/SNA/Documents/FPGA_code/lattice_sdr_code/FIRfilter/rcosfilter_m/fir_eval/rcosfilter_m/src/params/params.v ./syn_tmp/
	if [catch {open $Para(ModuleName).cmd w} rspFile] {
				puts stderr "Cannot create response file $Para(ModuleName).cmd: $rspFile"
				return -1
	} else {
				puts $rspFile "PROJECT: $Para(ModuleName)"
				puts $rspFile "working_path: \"syn_tmp\""
				puts $rspFile "module: $Para(ModuleName)"
				puts $rspFile "verilog_file_list: \"$Para(install_dir)/cae_library/synthesis/verilog/$Para(caelib).v\""
				puts $rspFile "verilog_file_list: \"../$Para(ModuleName).v\""
				puts $rspFile "verilog_file_list: \"../$Para(ModuleName)_core_bb.v\""
				puts $rspFile "resource_sharing: false"
				puts $rspFile "write_verilog: true"
				puts $rspFile "write_vhdl: false"
				puts $rspFile "suffix_name: edi"
				puts $rspFile "output_file_name: $Para(ModuleName)"
				puts $rspFile "write_prf: false"
				puts $rspFile "vlog_std_v2001: true"
				puts $rspFile "disable_io_insertion: true"
				puts $rspFile "force_gsr: false"
				puts $rspFile "speed_grade: $Para(SpeedGrade)"
				puts $rspFile "frequency: 125.000"
				puts $rspFile "fanout_limit: 100"
				puts $rspFile "retiming: false"
				puts $rspFile "pipe: false"
				puts $rspFile "fixgatedclocks: 0"
				puts $rspFile "fixgeneratedclocks: 0"
				close $rspFile
	}

	if [runCmd "\"$synpwrap_cmd\" -rem -e $Para(ModuleName) -target $Para(tech)"] {
				return
	} else {
				vwait done
				if [checkResult $done] {
					return
				}
	}

	if [runCmd "\"$Para(FPGAPath)/edif2ngd\" -l $Para(tech) -d $Para(PartType) -nopropwarn \"syn_tmp/$Para(ModuleName).edi\" \"$Para(ModuleName).ngo\""] {
				return
	} else {
				vwait done
				if [checkResult $done] {
					return
				}
	}

	if [runCmd "\"$Para(FPGAPath)/ngdbuild\" -dt -a $Para(tech) -d $Para(PartType) -p \"$Para(install_dir)/ispfpga/$Para(Family)/data\" -p \"syn_tmp\" \"$Para(ModuleName).ngo\" \"$Para(ModuleName).ngd\""] {
				return
	} else {
				vwait done
				if [checkResult $done] {
					return
				}
	}

