static void\r\nF_1 ( void * V_1 , int V_2 )\r\n{\r\nstruct V_3 * V_4 = V_1 ;\r\nif ( V_4 -> type == 0 ) {\r\nT_1 V_5 = F_2 ( V_4 -> V_6 , 0 , V_4 -> V_7 ) ;\r\nif ( V_2 ) V_5 |= 0x20 ;\r\nelse V_5 &= 0xdf ;\r\nF_3 ( V_4 -> V_6 , 0 , V_4 -> V_7 , V_5 | 0x01 ) ;\r\n} else\r\nif ( V_4 -> type == 4 ) {\r\nF_4 ( V_4 -> V_6 , V_4 -> V_7 , 0x2f , V_2 ? 0x21 : 0x01 ) ;\r\n} else\r\nif ( V_4 -> type == 5 ) {\r\nif ( V_2 ) V_4 -> V_2 |= 0x01 ;\r\nelse V_4 -> V_2 &= 0xfe ;\r\nF_5 ( V_4 -> V_6 , V_4 -> V_7 , 4 | V_4 -> V_2 ) ;\r\n}\r\n}\r\nstatic void\r\nF_6 ( void * V_1 , int V_2 )\r\n{\r\nstruct V_3 * V_4 = V_1 ;\r\nif ( V_4 -> type == 0 ) {\r\nT_1 V_5 = F_2 ( V_4 -> V_6 , 0 , V_4 -> V_7 ) ;\r\nif ( V_2 ) V_5 |= 0x10 ;\r\nelse V_5 &= 0xef ;\r\nF_3 ( V_4 -> V_6 , 0 , V_4 -> V_7 , V_5 | 0x01 ) ;\r\n} else\r\nif ( V_4 -> type == 4 ) {\r\nF_4 ( V_4 -> V_6 , V_4 -> V_7 , 0x1f , V_2 ? 0x11 : 0x01 ) ;\r\n} else\r\nif ( V_4 -> type == 5 ) {\r\nif ( V_2 ) V_4 -> V_2 |= 0x02 ;\r\nelse V_4 -> V_2 &= 0xfd ;\r\nF_5 ( V_4 -> V_6 , V_4 -> V_7 , 4 | V_4 -> V_2 ) ;\r\n}\r\n}\r\nstatic int\r\nF_7 ( void * V_1 )\r\n{\r\nstruct V_3 * V_4 = V_1 ;\r\nstruct V_8 * V_9 = V_4 -> V_6 -> V_10 ;\r\nif ( V_4 -> type == 0 ) {\r\nreturn ! ! ( F_2 ( V_4 -> V_6 , 0 , V_4 -> V_11 ) & 0x04 ) ;\r\n} else\r\nif ( V_4 -> type == 4 ) {\r\nreturn ! ! ( F_8 ( V_4 -> V_6 , V_4 -> V_11 ) & 0x00040000 ) ;\r\n} else\r\nif ( V_4 -> type == 5 ) {\r\nif ( V_9 -> V_12 < V_13 )\r\nreturn ! ! ( F_8 ( V_4 -> V_6 , V_4 -> V_11 ) & 0x01 ) ;\r\nelse\r\nreturn ! ! ( F_8 ( V_4 -> V_6 , V_4 -> V_11 ) & 0x10 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_9 ( void * V_1 )\r\n{\r\nstruct V_3 * V_4 = V_1 ;\r\nstruct V_8 * V_9 = V_4 -> V_6 -> V_10 ;\r\nif ( V_4 -> type == 0 ) {\r\nreturn ! ! ( F_2 ( V_4 -> V_6 , 0 , V_4 -> V_11 ) & 0x08 ) ;\r\n} else\r\nif ( V_4 -> type == 4 ) {\r\nreturn ! ! ( F_8 ( V_4 -> V_6 , V_4 -> V_11 ) & 0x00080000 ) ;\r\n} else\r\nif ( V_4 -> type == 5 ) {\r\nif ( V_9 -> V_12 < V_13 )\r\nreturn ! ! ( F_8 ( V_4 -> V_6 , V_4 -> V_11 ) & 0x02 ) ;\r\nelse\r\nreturn ! ! ( F_8 ( V_4 -> V_6 , V_4 -> V_11 ) & 0x20 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic T_1 *\r\nF_10 ( struct V_14 * V_6 , T_1 * V_15 )\r\n{\r\nT_1 * V_16 = F_11 ( V_6 ) , * V_17 = NULL ;\r\nif ( V_16 ) {\r\nif ( V_16 [ 0 ] >= 0x15 )\r\nV_17 = F_12 ( V_6 , V_16 [ 2 ] ) ;\r\nif ( V_16 [ 0 ] >= 0x30 )\r\nV_17 = F_12 ( V_6 , V_16 [ 4 ] ) ;\r\n}\r\nif ( V_17 ) {\r\n* V_15 = V_16 [ 0 ] ;\r\nif ( * V_15 >= 0x30 )\r\n* V_15 = V_17 [ 0 ] ;\r\n}\r\nreturn V_17 ;\r\n}\r\nint\r\nF_13 ( struct V_14 * V_6 )\r\n{\r\nstruct V_8 * V_9 = V_6 -> V_10 ;\r\nstruct V_18 * V_19 = & V_9 -> V_20 ;\r\nstruct V_3 * V_4 ;\r\nT_1 V_15 = 0x00 , V_21 , V_22 ;\r\nT_1 * V_17 , * V_23 , V_24 [ 2 ] [ 4 ] = {} ;\r\nint V_25 , V_26 ;\r\nF_14 ( & V_9 -> V_27 ) ;\r\nV_17 = F_10 ( V_6 , & V_15 ) ;\r\nif ( ! V_17 ) {\r\nT_1 * V_28 = & V_19 -> V_1 [ V_19 -> V_29 ] ;\r\nif ( V_19 -> type != V_30 )\r\nreturn - V_31 ;\r\nV_24 [ 0 ] [ 0 ] = V_32 ;\r\nV_24 [ 0 ] [ 1 ] = V_33 ;\r\nV_24 [ 1 ] [ 0 ] = V_34 ;\r\nV_24 [ 1 ] [ 1 ] = V_35 ;\r\nif ( V_28 [ 5 ] < 4 )\r\nV_17 = & V_19 -> V_1 [ 0x48 ] ;\r\nelse\r\nV_17 = & V_28 [ 0x36 ] ;\r\nif ( V_17 [ 4 ] ) V_24 [ 0 ] [ 0 ] = V_17 [ 4 ] ;\r\nif ( V_17 [ 5 ] ) V_24 [ 0 ] [ 1 ] = V_17 [ 5 ] ;\r\nif ( V_17 [ 6 ] ) V_24 [ 1 ] [ 0 ] = V_17 [ 6 ] ;\r\nif ( V_17 [ 7 ] ) V_24 [ 1 ] [ 1 ] = V_17 [ 7 ] ;\r\n}\r\nif ( V_15 >= 0x30 ) {\r\nV_23 = V_17 [ 1 ] + V_17 ;\r\nV_21 = V_17 [ 2 ] ;\r\nV_22 = V_17 [ 3 ] ;\r\n} else\r\nif ( V_15 ) {\r\nV_23 = V_17 ;\r\nV_21 = 16 ;\r\nV_22 = 4 ;\r\n} else {\r\nV_23 = V_24 [ 0 ] ;\r\nV_21 = 2 ;\r\nV_22 = 4 ;\r\n}\r\nfor ( V_26 = 0 ; V_26 < V_21 ; V_26 ++ , V_23 += V_22 ) {\r\nV_4 = F_15 ( sizeof( * V_4 ) , V_36 ) ;\r\nif ( V_4 == NULL ) {\r\nF_16 ( V_6 ) ;\r\nreturn - V_37 ;\r\n}\r\nV_4 -> type = V_23 [ 3 ] ;\r\nif ( V_15 < 0x30 ) {\r\nV_4 -> type &= 0x07 ;\r\nif ( V_4 -> type == 0x07 )\r\nV_4 -> type = 0xff ;\r\n}\r\nif ( V_4 -> type == 0xff ) {\r\nF_17 ( V_4 ) ;\r\ncontinue;\r\n}\r\nswitch ( V_4 -> type ) {\r\ncase 0 :\r\nV_4 -> V_7 = V_23 [ 0 ] ;\r\nV_4 -> V_11 = V_23 [ 1 ] ;\r\nbreak;\r\ncase 4 :\r\nV_4 -> V_7 = 0x600800 + V_23 [ 1 ] ;\r\nV_4 -> V_11 = V_4 -> V_7 ;\r\nbreak;\r\ncase 5 :\r\nV_4 -> V_7 = V_23 [ 0 ] & 0x0f ;\r\nif ( V_9 -> V_12 < V_13 ) {\r\nif ( V_4 -> V_7 >= F_18 ( V_38 ) )\r\nbreak;\r\nV_4 -> V_7 = V_38 [ V_4 -> V_7 ] ;\r\nV_4 -> V_11 = V_4 -> V_7 ;\r\n} else {\r\nV_4 -> V_7 = 0x00d014 + ( V_4 -> V_7 * 0x20 ) ;\r\nV_4 -> V_11 = V_4 -> V_7 ;\r\n}\r\nbreak;\r\ncase 6 :\r\nV_4 -> V_7 = V_23 [ 0 ] ;\r\nV_4 -> V_11 = V_4 -> V_7 ;\r\nV_4 -> V_39 . V_40 = & V_41 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( ! V_4 -> V_39 . V_40 && ! V_4 -> V_7 ) {\r\nF_19 ( V_6 , L_1 ,\r\nV_26 , V_4 -> type , V_4 -> V_7 , V_4 -> V_11 ) ;\r\nF_17 ( V_4 ) ;\r\ncontinue;\r\n}\r\nsnprintf ( V_4 -> V_39 . V_42 , sizeof( V_4 -> V_39 . V_42 ) ,\r\nL_2 , F_20 ( V_6 -> V_43 ) , V_26 ) ;\r\nV_4 -> V_39 . V_44 = V_45 ;\r\nV_4 -> V_39 . V_6 . V_46 = & V_6 -> V_43 -> V_6 ;\r\nV_4 -> V_6 = V_6 ;\r\nV_4 -> V_47 = V_26 ;\r\nV_4 -> V_16 = F_21 ( V_23 [ 0 ] ) ;\r\nF_22 ( & V_4 -> V_39 , V_17 ) ;\r\nif ( V_4 -> V_39 . V_40 != & V_41 ) {\r\nV_4 -> V_39 . V_48 = & V_4 -> V_49 ;\r\nV_4 -> V_49 . V_50 = 10 ;\r\nV_4 -> V_49 . V_51 = F_23 ( 2200 ) ;\r\nV_4 -> V_49 . V_1 = V_4 ;\r\nV_4 -> V_49 . V_52 = F_6 ;\r\nV_4 -> V_49 . V_53 = F_1 ;\r\nV_4 -> V_49 . V_54 = F_9 ;\r\nV_4 -> V_49 . V_55 = F_7 ;\r\nF_1 ( V_4 , 0 ) ;\r\nF_6 ( V_4 , 1 ) ;\r\nF_1 ( V_4 , 1 ) ;\r\nV_25 = F_24 ( & V_4 -> V_39 ) ;\r\n} else {\r\nV_4 -> V_39 . V_40 = & V_41 ;\r\nV_25 = F_25 ( & V_4 -> V_39 ) ;\r\n}\r\nif ( V_25 ) {\r\nF_19 ( V_6 , L_3 , V_26 , V_25 ) ;\r\nF_17 ( V_4 ) ;\r\ncontinue;\r\n}\r\nF_26 ( & V_4 -> V_56 , & V_9 -> V_27 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_16 ( struct V_14 * V_6 )\r\n{\r\nstruct V_8 * V_9 = V_6 -> V_10 ;\r\nstruct V_3 * V_4 , * V_57 ;\r\nF_27 (port, tmp, &dev_priv->i2c_ports, head) {\r\nF_28 ( & V_4 -> V_39 ) ;\r\nF_17 ( V_4 ) ;\r\n}\r\n}\r\nstruct V_3 *\r\nF_29 ( struct V_14 * V_6 , T_1 V_47 )\r\n{\r\nstruct V_8 * V_9 = V_6 -> V_10 ;\r\nstruct V_3 * V_4 ;\r\nif ( V_47 == F_30 ( 0 ) ||\r\nV_47 == F_30 ( 1 ) ) {\r\nT_1 V_15 , * V_17 = F_10 ( V_6 , & V_15 ) ;\r\nif ( V_17 && V_15 >= 0x30 ) {\r\nif ( V_47 == F_30 ( 0 ) )\r\nV_47 = ( V_17 [ 4 ] & 0x0f ) ;\r\nelse\r\nV_47 = ( V_17 [ 4 ] & 0xf0 ) >> 4 ;\r\n} else {\r\nV_47 = 2 ;\r\n}\r\n}\r\nF_31 (port, &dev_priv->i2c_ports, head) {\r\nif ( V_4 -> V_47 == V_47 )\r\nbreak;\r\n}\r\nif ( & V_4 -> V_56 == & V_9 -> V_27 )\r\nreturn NULL ;\r\nif ( V_9 -> V_12 >= V_58 && ( V_4 -> V_16 & 0x00000100 ) ) {\r\nT_2 V_59 = 0x00e500 , V_5 ;\r\nif ( V_4 -> type == 6 ) {\r\nV_59 += V_4 -> V_7 * 0x50 ;\r\nV_5 = 0x2002 ;\r\n} else {\r\nV_59 += ( ( V_4 -> V_16 & 0x1e00 ) >> 9 ) * 0x50 ;\r\nV_5 = 0xe001 ;\r\n}\r\nF_4 ( V_6 , V_59 + 0x0c , 0x00000001 , 0x00000000 ) ;\r\nF_4 ( V_6 , V_59 + 0x00 , 0x0000f003 , V_5 ) ;\r\n}\r\nreturn V_4 ;\r\n}\r\nbool\r\nF_32 ( struct V_3 * V_17 , int V_60 )\r\n{\r\nT_3 V_61 [] = { 0 } ;\r\nstruct V_62 V_63 [] = {\r\n{\r\n. V_60 = V_60 ,\r\n. V_64 = 0 ,\r\n. V_65 = 1 ,\r\n. V_61 = V_61 ,\r\n} ,\r\n{\r\n. V_60 = V_60 ,\r\n. V_64 = V_66 ,\r\n. V_65 = 1 ,\r\n. V_61 = V_61 ,\r\n}\r\n} ;\r\nreturn F_33 ( & V_17 -> V_39 , V_63 , 2 ) == 2 ;\r\n}\r\nint\r\nF_34 ( struct V_14 * V_6 , const char * V_67 ,\r\nstruct V_68 * V_69 ,\r\nbool (* F_35)( struct V_3 * ,\r\nstruct V_68 * ) ,\r\nint V_47 )\r\n{\r\nstruct V_3 * V_17 = F_29 ( V_6 , V_47 ) ;\r\nint V_26 ;\r\nif ( ! V_17 ) {\r\nF_36 ( V_6 , L_4 , V_67 , V_47 ) ;\r\nreturn - V_31 ;\r\n}\r\nF_36 ( V_6 , L_5 , V_67 , V_17 -> V_47 ) ;\r\nfor ( V_26 = 0 ; V_69 [ V_26 ] . V_60 ; V_26 ++ ) {\r\nif ( F_32 ( V_17 , V_69 [ V_26 ] . V_60 ) &&\r\n( ! F_35 || F_35 ( V_17 , & V_69 [ V_26 ] ) ) ) {\r\nF_37 ( V_6 , L_6 , V_67 , V_69 [ V_26 ] . type ) ;\r\nreturn V_26 ;\r\n}\r\n}\r\nF_36 ( V_6 , L_7 ) ;\r\nreturn - V_31 ;\r\n}
