-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity system_top is
port (
    data_in_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    data_in_empty_n : IN STD_LOGIC;
    data_in_read : OUT STD_LOGIC;
    corrected_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    corrected_out_full_n : IN STD_LOGIC;
    corrected_out_write : OUT STD_LOGIC;
    coarseFreqOff_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    coarseFreqOff_out_full_n : IN STD_LOGIC;
    coarseFreqOff_out_write : OUT STD_LOGIC;
    fineFreqOff_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fineFreqOff_out_full_n : IN STD_LOGIC;
    fineFreqOff_out_write : OUT STD_LOGIC;
    num_samples : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of system_top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "system_top_system_top,hls_ip_2024_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.510000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=36,HLS_SYN_DSP=0,HLS_SYN_FF=16628,HLS_SYN_LUT=18301,HLS_VERSION=2024_2_2}";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal Block_entry_proc_U0_ap_start : STD_LOGIC;
    signal Block_entry_proc_U0_ap_done : STD_LOGIC;
    signal Block_entry_proc_U0_ap_continue : STD_LOGIC;
    signal Block_entry_proc_U0_ap_idle : STD_LOGIC;
    signal Block_entry_proc_U0_ap_ready : STD_LOGIC;
    signal Block_entry_proc_U0_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal add_loc_c2_channel_full_n : STD_LOGIC;
    signal module0_prefilter_U0_ap_start : STD_LOGIC;
    signal module0_prefilter_U0_ap_done : STD_LOGIC;
    signal module0_prefilter_U0_ap_continue : STD_LOGIC;
    signal module0_prefilter_U0_ap_idle : STD_LOGIC;
    signal module0_prefilter_U0_ap_ready : STD_LOGIC;
    signal module0_prefilter_U0_start_out : STD_LOGIC;
    signal module0_prefilter_U0_start_write : STD_LOGIC;
    signal module0_prefilter_U0_data_in_read : STD_LOGIC;
    signal module0_prefilter_U0_m0_to_m1_data_din : STD_LOGIC_VECTOR (31 downto 0);
    signal module0_prefilter_U0_m0_to_m1_data_write : STD_LOGIC;
    signal module0_prefilter_U0_m0_filteredLen_din : STD_LOGIC_VECTOR (15 downto 0);
    signal module0_prefilter_U0_m0_filteredLen_write : STD_LOGIC;
    signal consume_filteredLen_U0_ap_start : STD_LOGIC;
    signal consume_filteredLen_U0_ap_done : STD_LOGIC;
    signal consume_filteredLen_U0_ap_continue : STD_LOGIC;
    signal consume_filteredLen_U0_ap_idle : STD_LOGIC;
    signal consume_filteredLen_U0_ap_ready : STD_LOGIC;
    signal consume_filteredLen_U0_m0_filteredLen_read : STD_LOGIC;
    signal module1_packet_detect_U0_ap_start : STD_LOGIC;
    signal module1_packet_detect_U0_ap_done : STD_LOGIC;
    signal module1_packet_detect_U0_ap_continue : STD_LOGIC;
    signal module1_packet_detect_U0_ap_idle : STD_LOGIC;
    signal module1_packet_detect_U0_ap_ready : STD_LOGIC;
    signal module1_packet_detect_U0_start_out : STD_LOGIC;
    signal module1_packet_detect_U0_start_write : STD_LOGIC;
    signal module1_packet_detect_U0_m0_to_m1_data_read : STD_LOGIC;
    signal module1_packet_detect_U0_m1_to_m2_data_din : STD_LOGIC_VECTOR (31 downto 0);
    signal module1_packet_detect_U0_m1_to_m2_data_write : STD_LOGIC;
    signal module1_packet_detect_U0_m1_to_m2_data_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal module1_packet_detect_U0_m1_to_m2_data_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal module1_packet_detect_U0_m1_startOffset_din : STD_LOGIC_VECTOR (15 downto 0);
    signal module1_packet_detect_U0_m1_startOffset_write : STD_LOGIC;
    signal module1_packet_detect_U0_m1_startOffset_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal module1_packet_detect_U0_m1_startOffset_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal module1_packet_detect_U0_add_loc_c1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal module1_packet_detect_U0_add_loc_c1_write : STD_LOGIC;
    signal module2_coarse_cfo_U0_ap_start : STD_LOGIC;
    signal module2_coarse_cfo_U0_start_full_n : STD_LOGIC;
    signal module2_coarse_cfo_U0_ap_done : STD_LOGIC;
    signal module2_coarse_cfo_U0_ap_continue : STD_LOGIC;
    signal module2_coarse_cfo_U0_ap_idle : STD_LOGIC;
    signal module2_coarse_cfo_U0_ap_ready : STD_LOGIC;
    signal module2_coarse_cfo_U0_start_out : STD_LOGIC;
    signal module2_coarse_cfo_U0_start_write : STD_LOGIC;
    signal module2_coarse_cfo_U0_m1_to_m2_data_read : STD_LOGIC;
    signal module2_coarse_cfo_U0_m1_startOffset_read : STD_LOGIC;
    signal module2_coarse_cfo_U0_m2_search_buffer_din : STD_LOGIC_VECTOR (31 downto 0);
    signal module2_coarse_cfo_U0_m2_search_buffer_write : STD_LOGIC;
    signal module2_coarse_cfo_U0_m2_coarseFreqOff_din : STD_LOGIC_VECTOR (31 downto 0);
    signal module2_coarse_cfo_U0_m2_coarseFreqOff_write : STD_LOGIC;
    signal module2_coarse_cfo_U0_m2_searchBufferLen_din : STD_LOGIC_VECTOR (15 downto 0);
    signal module2_coarse_cfo_U0_m2_searchBufferLen_write : STD_LOGIC;
    signal module2_coarse_cfo_U0_m2_to_m4_data_din : STD_LOGIC_VECTOR (31 downto 0);
    signal module2_coarse_cfo_U0_m2_to_m4_data_write : STD_LOGIC;
    signal module2_coarse_cfo_U0_m2_to_m4_startOffset_din : STD_LOGIC_VECTOR (15 downto 0);
    signal module2_coarse_cfo_U0_m2_to_m4_startOffset_write : STD_LOGIC;
    signal module2_coarse_cfo_U0_add_loc_read : STD_LOGIC;
    signal module2_coarse_cfo_U0_add_loc_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal module2_coarse_cfo_U0_add_loc_c_write : STD_LOGIC;
    signal consume_searchBufferLen_U0_ap_start : STD_LOGIC;
    signal consume_searchBufferLen_U0_ap_done : STD_LOGIC;
    signal consume_searchBufferLen_U0_ap_continue : STD_LOGIC;
    signal consume_searchBufferLen_U0_ap_idle : STD_LOGIC;
    signal consume_searchBufferLen_U0_ap_ready : STD_LOGIC;
    signal consume_searchBufferLen_U0_m2_searchBufferLen_read : STD_LOGIC;
    signal module3_fine_sync_U0_m2_search_buffer_read : STD_LOGIC;
    signal module3_fine_sync_U0_m3_fineOffset_din : STD_LOGIC_VECTOR (15 downto 0);
    signal module3_fine_sync_U0_m3_fineOffset_write : STD_LOGIC;
    signal module3_fine_sync_U0_ap_start : STD_LOGIC;
    signal module3_fine_sync_U0_ap_done : STD_LOGIC;
    signal module3_fine_sync_U0_ap_ready : STD_LOGIC;
    signal module3_fine_sync_U0_ap_idle : STD_LOGIC;
    signal module3_fine_sync_U0_ap_continue : STD_LOGIC;
    signal module4_fine_cfo_apply_U0_ap_start : STD_LOGIC;
    signal module4_fine_cfo_apply_U0_ap_done : STD_LOGIC;
    signal module4_fine_cfo_apply_U0_ap_continue : STD_LOGIC;
    signal module4_fine_cfo_apply_U0_ap_idle : STD_LOGIC;
    signal module4_fine_cfo_apply_U0_ap_ready : STD_LOGIC;
    signal module4_fine_cfo_apply_U0_m2_to_m4_data_read : STD_LOGIC;
    signal module4_fine_cfo_apply_U0_m2_to_m4_startOffset_read : STD_LOGIC;
    signal module4_fine_cfo_apply_U0_m3_fineOffset_read : STD_LOGIC;
    signal module4_fine_cfo_apply_U0_corrected_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal module4_fine_cfo_apply_U0_corrected_out_write : STD_LOGIC;
    signal module4_fine_cfo_apply_U0_fineFreqOff_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal module4_fine_cfo_apply_U0_fineFreqOff_out_write : STD_LOGIC;
    signal module4_fine_cfo_apply_U0_add_loc_read : STD_LOGIC;
    signal forward_coarseFreqOff_U0_ap_start : STD_LOGIC;
    signal forward_coarseFreqOff_U0_ap_done : STD_LOGIC;
    signal forward_coarseFreqOff_U0_ap_continue : STD_LOGIC;
    signal forward_coarseFreqOff_U0_ap_idle : STD_LOGIC;
    signal forward_coarseFreqOff_U0_ap_ready : STD_LOGIC;
    signal forward_coarseFreqOff_U0_m2_coarseFreqOff_read : STD_LOGIC;
    signal forward_coarseFreqOff_U0_coarseFreqOff_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal forward_coarseFreqOff_U0_coarseFreqOff_out_write : STD_LOGIC;
    signal add_loc_c2_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal add_loc_c2_channel_empty_n : STD_LOGIC;
    signal add_loc_c2_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal add_loc_c2_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal m0_to_m1_data_full_n : STD_LOGIC;
    signal m0_to_m1_data_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal m0_to_m1_data_empty_n : STD_LOGIC;
    signal m0_to_m1_data_num_data_valid : STD_LOGIC_VECTOR (6 downto 0);
    signal m0_to_m1_data_fifo_cap : STD_LOGIC_VECTOR (6 downto 0);
    signal m0_filteredLen_full_n : STD_LOGIC;
    signal m0_filteredLen_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal m0_filteredLen_empty_n : STD_LOGIC;
    signal m0_filteredLen_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal m0_filteredLen_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal m1_to_m2_data_full_n : STD_LOGIC;
    signal m1_to_m2_data_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_to_m2_data_empty_n : STD_LOGIC;
    signal m1_to_m2_data_num_data_valid : STD_LOGIC_VECTOR (6 downto 0);
    signal m1_to_m2_data_fifo_cap : STD_LOGIC_VECTOR (6 downto 0);
    signal m1_startOffset_full_n : STD_LOGIC;
    signal m1_startOffset_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal m1_startOffset_empty_n : STD_LOGIC;
    signal m1_startOffset_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal m1_startOffset_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal add_loc_c1_full_n : STD_LOGIC;
    signal add_loc_c1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal add_loc_c1_empty_n : STD_LOGIC;
    signal add_loc_c1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal add_loc_c1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal m2_search_buffer_full_n : STD_LOGIC;
    signal m2_search_buffer_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal m2_search_buffer_empty_n : STD_LOGIC;
    signal m2_search_buffer_num_data_valid : STD_LOGIC_VECTOR (10 downto 0);
    signal m2_search_buffer_fifo_cap : STD_LOGIC_VECTOR (10 downto 0);
    signal m2_coarseFreqOff_full_n : STD_LOGIC;
    signal m2_coarseFreqOff_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal m2_coarseFreqOff_empty_n : STD_LOGIC;
    signal m2_coarseFreqOff_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal m2_coarseFreqOff_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal m2_searchBufferLen_full_n : STD_LOGIC;
    signal m2_searchBufferLen_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal m2_searchBufferLen_empty_n : STD_LOGIC;
    signal m2_searchBufferLen_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal m2_searchBufferLen_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal m2_to_m4_data_full_n : STD_LOGIC;
    signal m2_to_m4_data_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal m2_to_m4_data_empty_n : STD_LOGIC;
    signal m2_to_m4_data_num_data_valid : STD_LOGIC_VECTOR (11 downto 0);
    signal m2_to_m4_data_fifo_cap : STD_LOGIC_VECTOR (11 downto 0);
    signal m2_to_m4_startOffset_full_n : STD_LOGIC;
    signal m2_to_m4_startOffset_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal m2_to_m4_startOffset_empty_n : STD_LOGIC;
    signal m2_to_m4_startOffset_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal m2_to_m4_startOffset_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal add_loc_c_full_n : STD_LOGIC;
    signal add_loc_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal add_loc_c_empty_n : STD_LOGIC;
    signal add_loc_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal add_loc_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal m3_fineOffset_full_n : STD_LOGIC;
    signal m3_fineOffset_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal m3_fineOffset_empty_n : STD_LOGIC;
    signal m3_fineOffset_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal m3_fineOffset_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_Block_entry_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_entry_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_module0_prefilter_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_module0_prefilter_U0_ap_ready : STD_LOGIC;
    signal start_for_consume_filteredLen_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_consume_filteredLen_U0_full_n : STD_LOGIC;
    signal start_for_consume_filteredLen_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_consume_filteredLen_U0_empty_n : STD_LOGIC;
    signal start_for_module2_coarse_cfo_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_module2_coarse_cfo_U0_full_n : STD_LOGIC;
    signal start_for_module2_coarse_cfo_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_module2_coarse_cfo_U0_empty_n : STD_LOGIC;
    signal start_for_consume_searchBufferLen_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_consume_searchBufferLen_U0_full_n : STD_LOGIC;
    signal start_for_consume_searchBufferLen_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_consume_searchBufferLen_U0_empty_n : STD_LOGIC;
    signal start_for_module3_fine_sync_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_module3_fine_sync_U0_full_n : STD_LOGIC;
    signal start_for_module3_fine_sync_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_module3_fine_sync_U0_empty_n : STD_LOGIC;
    signal start_for_module4_fine_cfo_apply_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_module4_fine_cfo_apply_U0_full_n : STD_LOGIC;
    signal start_for_module4_fine_cfo_apply_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_module4_fine_cfo_apply_U0_empty_n : STD_LOGIC;
    signal start_for_forward_coarseFreqOff_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_forward_coarseFreqOff_U0_full_n : STD_LOGIC;
    signal start_for_forward_coarseFreqOff_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_forward_coarseFreqOff_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component system_top_Block_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_samples : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component system_top_module0_prefilter IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_in_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        data_in_empty_n : IN STD_LOGIC;
        data_in_read : OUT STD_LOGIC;
        m0_to_m1_data_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        m0_to_m1_data_full_n : IN STD_LOGIC;
        m0_to_m1_data_write : OUT STD_LOGIC;
        m0_to_m1_data_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        m0_to_m1_data_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        m0_filteredLen_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        m0_filteredLen_full_n : IN STD_LOGIC;
        m0_filteredLen_write : OUT STD_LOGIC;
        m0_filteredLen_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        m0_filteredLen_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        num_samples : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component system_top_consume_filteredLen IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m0_filteredLen_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        m0_filteredLen_empty_n : IN STD_LOGIC;
        m0_filteredLen_read : OUT STD_LOGIC;
        m0_filteredLen_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        m0_filteredLen_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component system_top_module1_packet_detect IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        m0_to_m1_data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        m0_to_m1_data_empty_n : IN STD_LOGIC;
        m0_to_m1_data_read : OUT STD_LOGIC;
        m0_to_m1_data_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        m0_to_m1_data_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        m1_to_m2_data_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        m1_to_m2_data_full_n : IN STD_LOGIC;
        m1_to_m2_data_write : OUT STD_LOGIC;
        m1_to_m2_data_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        m1_to_m2_data_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        m1_startOffset_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        m1_startOffset_full_n : IN STD_LOGIC;
        m1_startOffset_write : OUT STD_LOGIC;
        m1_startOffset_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        m1_startOffset_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        add_loc_c1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_loc_c1_full_n : IN STD_LOGIC;
        add_loc_c1_write : OUT STD_LOGIC;
        add_loc_c1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        add_loc_c1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component system_top_module2_coarse_cfo IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        m1_to_m2_data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        m1_to_m2_data_empty_n : IN STD_LOGIC;
        m1_to_m2_data_read : OUT STD_LOGIC;
        m1_to_m2_data_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        m1_to_m2_data_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        m1_startOffset_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        m1_startOffset_empty_n : IN STD_LOGIC;
        m1_startOffset_read : OUT STD_LOGIC;
        m1_startOffset_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        m1_startOffset_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        m2_search_buffer_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        m2_search_buffer_full_n : IN STD_LOGIC;
        m2_search_buffer_write : OUT STD_LOGIC;
        m2_search_buffer_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        m2_search_buffer_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        m2_coarseFreqOff_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        m2_coarseFreqOff_full_n : IN STD_LOGIC;
        m2_coarseFreqOff_write : OUT STD_LOGIC;
        m2_coarseFreqOff_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        m2_coarseFreqOff_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        m2_searchBufferLen_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        m2_searchBufferLen_full_n : IN STD_LOGIC;
        m2_searchBufferLen_write : OUT STD_LOGIC;
        m2_searchBufferLen_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        m2_searchBufferLen_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        m2_to_m4_data_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        m2_to_m4_data_full_n : IN STD_LOGIC;
        m2_to_m4_data_write : OUT STD_LOGIC;
        m2_to_m4_data_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
        m2_to_m4_data_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
        m2_to_m4_startOffset_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        m2_to_m4_startOffset_full_n : IN STD_LOGIC;
        m2_to_m4_startOffset_write : OUT STD_LOGIC;
        m2_to_m4_startOffset_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        m2_to_m4_startOffset_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        add_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        add_loc_empty_n : IN STD_LOGIC;
        add_loc_read : OUT STD_LOGIC;
        add_loc_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        add_loc_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        add_loc_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_loc_c_full_n : IN STD_LOGIC;
        add_loc_c_write : OUT STD_LOGIC;
        add_loc_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        add_loc_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component system_top_consume_searchBufferLen IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m2_searchBufferLen_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        m2_searchBufferLen_empty_n : IN STD_LOGIC;
        m2_searchBufferLen_read : OUT STD_LOGIC;
        m2_searchBufferLen_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        m2_searchBufferLen_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component system_top_module3_fine_sync IS
    port (
        m2_search_buffer_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        m2_search_buffer_empty_n : IN STD_LOGIC;
        m2_search_buffer_read : OUT STD_LOGIC;
        m3_fineOffset_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        m3_fineOffset_full_n : IN STD_LOGIC;
        m3_fineOffset_write : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component system_top_module4_fine_cfo_apply IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m2_to_m4_data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        m2_to_m4_data_empty_n : IN STD_LOGIC;
        m2_to_m4_data_read : OUT STD_LOGIC;
        m2_to_m4_data_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
        m2_to_m4_data_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
        m2_to_m4_startOffset_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        m2_to_m4_startOffset_empty_n : IN STD_LOGIC;
        m2_to_m4_startOffset_read : OUT STD_LOGIC;
        m2_to_m4_startOffset_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        m2_to_m4_startOffset_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        m3_fineOffset_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        m3_fineOffset_empty_n : IN STD_LOGIC;
        m3_fineOffset_read : OUT STD_LOGIC;
        m3_fineOffset_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        m3_fineOffset_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        corrected_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        corrected_out_full_n : IN STD_LOGIC;
        corrected_out_write : OUT STD_LOGIC;
        fineFreqOff_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fineFreqOff_out_full_n : IN STD_LOGIC;
        fineFreqOff_out_write : OUT STD_LOGIC;
        add_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        add_loc_empty_n : IN STD_LOGIC;
        add_loc_read : OUT STD_LOGIC;
        add_loc_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        add_loc_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component system_top_forward_coarseFreqOff IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m2_coarseFreqOff_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        m2_coarseFreqOff_empty_n : IN STD_LOGIC;
        m2_coarseFreqOff_read : OUT STD_LOGIC;
        m2_coarseFreqOff_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        m2_coarseFreqOff_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        coarseFreqOff_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        coarseFreqOff_out_full_n : IN STD_LOGIC;
        coarseFreqOff_out_write : OUT STD_LOGIC );
    end component;


    component system_top_fifo_w32_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component system_top_fifo_w32_d64_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (6 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component system_top_fifo_w16_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component system_top_fifo_w32_d1024_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (10 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component system_top_fifo_w32_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component system_top_fifo_w32_d2048_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component system_top_fifo_w32_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component system_top_start_for_consume_filteredLen_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component system_top_start_for_module2_coarse_cfo_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component system_top_start_for_consume_searchBufferLen_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component system_top_start_for_module3_fine_sync_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component system_top_start_for_module4_fine_cfo_apply_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component system_top_start_for_forward_coarseFreqOff_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    Block_entry_proc_U0 : component system_top_Block_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Block_entry_proc_U0_ap_start,
        ap_done => Block_entry_proc_U0_ap_done,
        ap_continue => Block_entry_proc_U0_ap_continue,
        ap_idle => Block_entry_proc_U0_ap_idle,
        ap_ready => Block_entry_proc_U0_ap_ready,
        num_samples => num_samples,
        ap_return => Block_entry_proc_U0_ap_return);

    module0_prefilter_U0 : component system_top_module0_prefilter
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => module0_prefilter_U0_ap_start,
        start_full_n => start_for_consume_filteredLen_U0_full_n,
        ap_done => module0_prefilter_U0_ap_done,
        ap_continue => module0_prefilter_U0_ap_continue,
        ap_idle => module0_prefilter_U0_ap_idle,
        ap_ready => module0_prefilter_U0_ap_ready,
        start_out => module0_prefilter_U0_start_out,
        start_write => module0_prefilter_U0_start_write,
        data_in_dout => data_in_dout,
        data_in_empty_n => data_in_empty_n,
        data_in_read => module0_prefilter_U0_data_in_read,
        m0_to_m1_data_din => module0_prefilter_U0_m0_to_m1_data_din,
        m0_to_m1_data_full_n => m0_to_m1_data_full_n,
        m0_to_m1_data_write => module0_prefilter_U0_m0_to_m1_data_write,
        m0_to_m1_data_num_data_valid => m0_to_m1_data_num_data_valid,
        m0_to_m1_data_fifo_cap => m0_to_m1_data_fifo_cap,
        m0_filteredLen_din => module0_prefilter_U0_m0_filteredLen_din,
        m0_filteredLen_full_n => m0_filteredLen_full_n,
        m0_filteredLen_write => module0_prefilter_U0_m0_filteredLen_write,
        m0_filteredLen_num_data_valid => m0_filteredLen_num_data_valid,
        m0_filteredLen_fifo_cap => m0_filteredLen_fifo_cap,
        num_samples => num_samples);

    consume_filteredLen_U0 : component system_top_consume_filteredLen
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => consume_filteredLen_U0_ap_start,
        ap_done => consume_filteredLen_U0_ap_done,
        ap_continue => consume_filteredLen_U0_ap_continue,
        ap_idle => consume_filteredLen_U0_ap_idle,
        ap_ready => consume_filteredLen_U0_ap_ready,
        m0_filteredLen_dout => m0_filteredLen_dout,
        m0_filteredLen_empty_n => m0_filteredLen_empty_n,
        m0_filteredLen_read => consume_filteredLen_U0_m0_filteredLen_read,
        m0_filteredLen_num_data_valid => m0_filteredLen_num_data_valid,
        m0_filteredLen_fifo_cap => m0_filteredLen_fifo_cap);

    module1_packet_detect_U0 : component system_top_module1_packet_detect
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => module1_packet_detect_U0_ap_start,
        start_full_n => start_for_module2_coarse_cfo_U0_full_n,
        ap_done => module1_packet_detect_U0_ap_done,
        ap_continue => module1_packet_detect_U0_ap_continue,
        ap_idle => module1_packet_detect_U0_ap_idle,
        ap_ready => module1_packet_detect_U0_ap_ready,
        start_out => module1_packet_detect_U0_start_out,
        start_write => module1_packet_detect_U0_start_write,
        m0_to_m1_data_dout => m0_to_m1_data_dout,
        m0_to_m1_data_empty_n => m0_to_m1_data_empty_n,
        m0_to_m1_data_read => module1_packet_detect_U0_m0_to_m1_data_read,
        m0_to_m1_data_num_data_valid => m0_to_m1_data_num_data_valid,
        m0_to_m1_data_fifo_cap => m0_to_m1_data_fifo_cap,
        m1_to_m2_data_din => module1_packet_detect_U0_m1_to_m2_data_din,
        m1_to_m2_data_full_n => m1_to_m2_data_full_n,
        m1_to_m2_data_write => module1_packet_detect_U0_m1_to_m2_data_write,
        m1_to_m2_data_num_data_valid => module1_packet_detect_U0_m1_to_m2_data_num_data_valid,
        m1_to_m2_data_fifo_cap => module1_packet_detect_U0_m1_to_m2_data_fifo_cap,
        m1_startOffset_din => module1_packet_detect_U0_m1_startOffset_din,
        m1_startOffset_full_n => m1_startOffset_full_n,
        m1_startOffset_write => module1_packet_detect_U0_m1_startOffset_write,
        m1_startOffset_num_data_valid => module1_packet_detect_U0_m1_startOffset_num_data_valid,
        m1_startOffset_fifo_cap => module1_packet_detect_U0_m1_startOffset_fifo_cap,
        p_read => add_loc_c2_channel_dout,
        add_loc_c1_din => module1_packet_detect_U0_add_loc_c1_din,
        add_loc_c1_full_n => add_loc_c1_full_n,
        add_loc_c1_write => module1_packet_detect_U0_add_loc_c1_write,
        add_loc_c1_num_data_valid => add_loc_c1_num_data_valid,
        add_loc_c1_fifo_cap => add_loc_c1_fifo_cap);

    module2_coarse_cfo_U0 : component system_top_module2_coarse_cfo
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => module2_coarse_cfo_U0_ap_start,
        start_full_n => module2_coarse_cfo_U0_start_full_n,
        ap_done => module2_coarse_cfo_U0_ap_done,
        ap_continue => module2_coarse_cfo_U0_ap_continue,
        ap_idle => module2_coarse_cfo_U0_ap_idle,
        ap_ready => module2_coarse_cfo_U0_ap_ready,
        start_out => module2_coarse_cfo_U0_start_out,
        start_write => module2_coarse_cfo_U0_start_write,
        m1_to_m2_data_dout => m1_to_m2_data_dout,
        m1_to_m2_data_empty_n => m1_to_m2_data_empty_n,
        m1_to_m2_data_read => module2_coarse_cfo_U0_m1_to_m2_data_read,
        m1_to_m2_data_num_data_valid => m1_to_m2_data_num_data_valid,
        m1_to_m2_data_fifo_cap => m1_to_m2_data_fifo_cap,
        m1_startOffset_dout => m1_startOffset_dout,
        m1_startOffset_empty_n => m1_startOffset_empty_n,
        m1_startOffset_read => module2_coarse_cfo_U0_m1_startOffset_read,
        m1_startOffset_num_data_valid => m1_startOffset_num_data_valid,
        m1_startOffset_fifo_cap => m1_startOffset_fifo_cap,
        m2_search_buffer_din => module2_coarse_cfo_U0_m2_search_buffer_din,
        m2_search_buffer_full_n => m2_search_buffer_full_n,
        m2_search_buffer_write => module2_coarse_cfo_U0_m2_search_buffer_write,
        m2_search_buffer_num_data_valid => m2_search_buffer_num_data_valid,
        m2_search_buffer_fifo_cap => m2_search_buffer_fifo_cap,
        m2_coarseFreqOff_din => module2_coarse_cfo_U0_m2_coarseFreqOff_din,
        m2_coarseFreqOff_full_n => m2_coarseFreqOff_full_n,
        m2_coarseFreqOff_write => module2_coarse_cfo_U0_m2_coarseFreqOff_write,
        m2_coarseFreqOff_num_data_valid => m2_coarseFreqOff_num_data_valid,
        m2_coarseFreqOff_fifo_cap => m2_coarseFreqOff_fifo_cap,
        m2_searchBufferLen_din => module2_coarse_cfo_U0_m2_searchBufferLen_din,
        m2_searchBufferLen_full_n => m2_searchBufferLen_full_n,
        m2_searchBufferLen_write => module2_coarse_cfo_U0_m2_searchBufferLen_write,
        m2_searchBufferLen_num_data_valid => m2_searchBufferLen_num_data_valid,
        m2_searchBufferLen_fifo_cap => m2_searchBufferLen_fifo_cap,
        m2_to_m4_data_din => module2_coarse_cfo_U0_m2_to_m4_data_din,
        m2_to_m4_data_full_n => m2_to_m4_data_full_n,
        m2_to_m4_data_write => module2_coarse_cfo_U0_m2_to_m4_data_write,
        m2_to_m4_data_num_data_valid => m2_to_m4_data_num_data_valid,
        m2_to_m4_data_fifo_cap => m2_to_m4_data_fifo_cap,
        m2_to_m4_startOffset_din => module2_coarse_cfo_U0_m2_to_m4_startOffset_din,
        m2_to_m4_startOffset_full_n => m2_to_m4_startOffset_full_n,
        m2_to_m4_startOffset_write => module2_coarse_cfo_U0_m2_to_m4_startOffset_write,
        m2_to_m4_startOffset_num_data_valid => m2_to_m4_startOffset_num_data_valid,
        m2_to_m4_startOffset_fifo_cap => m2_to_m4_startOffset_fifo_cap,
        add_loc_dout => add_loc_c1_dout,
        add_loc_empty_n => add_loc_c1_empty_n,
        add_loc_read => module2_coarse_cfo_U0_add_loc_read,
        add_loc_num_data_valid => add_loc_c1_num_data_valid,
        add_loc_fifo_cap => add_loc_c1_fifo_cap,
        add_loc_c_din => module2_coarse_cfo_U0_add_loc_c_din,
        add_loc_c_full_n => add_loc_c_full_n,
        add_loc_c_write => module2_coarse_cfo_U0_add_loc_c_write,
        add_loc_c_num_data_valid => add_loc_c_num_data_valid,
        add_loc_c_fifo_cap => add_loc_c_fifo_cap);

    consume_searchBufferLen_U0 : component system_top_consume_searchBufferLen
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => consume_searchBufferLen_U0_ap_start,
        ap_done => consume_searchBufferLen_U0_ap_done,
        ap_continue => consume_searchBufferLen_U0_ap_continue,
        ap_idle => consume_searchBufferLen_U0_ap_idle,
        ap_ready => consume_searchBufferLen_U0_ap_ready,
        m2_searchBufferLen_dout => m2_searchBufferLen_dout,
        m2_searchBufferLen_empty_n => m2_searchBufferLen_empty_n,
        m2_searchBufferLen_read => consume_searchBufferLen_U0_m2_searchBufferLen_read,
        m2_searchBufferLen_num_data_valid => m2_searchBufferLen_num_data_valid,
        m2_searchBufferLen_fifo_cap => m2_searchBufferLen_fifo_cap);

    module3_fine_sync_U0 : component system_top_module3_fine_sync
    port map (
        m2_search_buffer_dout => m2_search_buffer_dout,
        m2_search_buffer_empty_n => m2_search_buffer_empty_n,
        m2_search_buffer_read => module3_fine_sync_U0_m2_search_buffer_read,
        m3_fineOffset_din => module3_fine_sync_U0_m3_fineOffset_din,
        m3_fineOffset_full_n => m3_fineOffset_full_n,
        m3_fineOffset_write => module3_fine_sync_U0_m3_fineOffset_write,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => module3_fine_sync_U0_ap_start,
        ap_done => module3_fine_sync_U0_ap_done,
        ap_ready => module3_fine_sync_U0_ap_ready,
        ap_idle => module3_fine_sync_U0_ap_idle,
        ap_continue => module3_fine_sync_U0_ap_continue);

    module4_fine_cfo_apply_U0 : component system_top_module4_fine_cfo_apply
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => module4_fine_cfo_apply_U0_ap_start,
        ap_done => module4_fine_cfo_apply_U0_ap_done,
        ap_continue => module4_fine_cfo_apply_U0_ap_continue,
        ap_idle => module4_fine_cfo_apply_U0_ap_idle,
        ap_ready => module4_fine_cfo_apply_U0_ap_ready,
        m2_to_m4_data_dout => m2_to_m4_data_dout,
        m2_to_m4_data_empty_n => m2_to_m4_data_empty_n,
        m2_to_m4_data_read => module4_fine_cfo_apply_U0_m2_to_m4_data_read,
        m2_to_m4_data_num_data_valid => m2_to_m4_data_num_data_valid,
        m2_to_m4_data_fifo_cap => m2_to_m4_data_fifo_cap,
        m2_to_m4_startOffset_dout => m2_to_m4_startOffset_dout,
        m2_to_m4_startOffset_empty_n => m2_to_m4_startOffset_empty_n,
        m2_to_m4_startOffset_read => module4_fine_cfo_apply_U0_m2_to_m4_startOffset_read,
        m2_to_m4_startOffset_num_data_valid => m2_to_m4_startOffset_num_data_valid,
        m2_to_m4_startOffset_fifo_cap => m2_to_m4_startOffset_fifo_cap,
        m3_fineOffset_dout => m3_fineOffset_dout,
        m3_fineOffset_empty_n => m3_fineOffset_empty_n,
        m3_fineOffset_read => module4_fine_cfo_apply_U0_m3_fineOffset_read,
        m3_fineOffset_num_data_valid => m3_fineOffset_num_data_valid,
        m3_fineOffset_fifo_cap => m3_fineOffset_fifo_cap,
        corrected_out_din => module4_fine_cfo_apply_U0_corrected_out_din,
        corrected_out_full_n => corrected_out_full_n,
        corrected_out_write => module4_fine_cfo_apply_U0_corrected_out_write,
        fineFreqOff_out_din => module4_fine_cfo_apply_U0_fineFreqOff_out_din,
        fineFreqOff_out_full_n => fineFreqOff_out_full_n,
        fineFreqOff_out_write => module4_fine_cfo_apply_U0_fineFreqOff_out_write,
        add_loc_dout => add_loc_c_dout,
        add_loc_empty_n => add_loc_c_empty_n,
        add_loc_read => module4_fine_cfo_apply_U0_add_loc_read,
        add_loc_num_data_valid => add_loc_c_num_data_valid,
        add_loc_fifo_cap => add_loc_c_fifo_cap);

    forward_coarseFreqOff_U0 : component system_top_forward_coarseFreqOff
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => forward_coarseFreqOff_U0_ap_start,
        ap_done => forward_coarseFreqOff_U0_ap_done,
        ap_continue => forward_coarseFreqOff_U0_ap_continue,
        ap_idle => forward_coarseFreqOff_U0_ap_idle,
        ap_ready => forward_coarseFreqOff_U0_ap_ready,
        m2_coarseFreqOff_dout => m2_coarseFreqOff_dout,
        m2_coarseFreqOff_empty_n => m2_coarseFreqOff_empty_n,
        m2_coarseFreqOff_read => forward_coarseFreqOff_U0_m2_coarseFreqOff_read,
        m2_coarseFreqOff_num_data_valid => m2_coarseFreqOff_num_data_valid,
        m2_coarseFreqOff_fifo_cap => m2_coarseFreqOff_fifo_cap,
        coarseFreqOff_out_din => forward_coarseFreqOff_U0_coarseFreqOff_out_din,
        coarseFreqOff_out_full_n => coarseFreqOff_out_full_n,
        coarseFreqOff_out_write => forward_coarseFreqOff_U0_coarseFreqOff_out_write);

    add_loc_c2_channel_U : component system_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_proc_U0_ap_return,
        if_full_n => add_loc_c2_channel_full_n,
        if_write => Block_entry_proc_U0_ap_done,
        if_dout => add_loc_c2_channel_dout,
        if_empty_n => add_loc_c2_channel_empty_n,
        if_read => module1_packet_detect_U0_ap_ready,
        if_num_data_valid => add_loc_c2_channel_num_data_valid,
        if_fifo_cap => add_loc_c2_channel_fifo_cap);

    m0_to_m1_data_U : component system_top_fifo_w32_d64_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => module0_prefilter_U0_m0_to_m1_data_din,
        if_full_n => m0_to_m1_data_full_n,
        if_write => module0_prefilter_U0_m0_to_m1_data_write,
        if_dout => m0_to_m1_data_dout,
        if_empty_n => m0_to_m1_data_empty_n,
        if_read => module1_packet_detect_U0_m0_to_m1_data_read,
        if_num_data_valid => m0_to_m1_data_num_data_valid,
        if_fifo_cap => m0_to_m1_data_fifo_cap);

    m0_filteredLen_U : component system_top_fifo_w16_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => module0_prefilter_U0_m0_filteredLen_din,
        if_full_n => m0_filteredLen_full_n,
        if_write => module0_prefilter_U0_m0_filteredLen_write,
        if_dout => m0_filteredLen_dout,
        if_empty_n => m0_filteredLen_empty_n,
        if_read => consume_filteredLen_U0_m0_filteredLen_read,
        if_num_data_valid => m0_filteredLen_num_data_valid,
        if_fifo_cap => m0_filteredLen_fifo_cap);

    m1_to_m2_data_U : component system_top_fifo_w32_d64_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => module1_packet_detect_U0_m1_to_m2_data_din,
        if_full_n => m1_to_m2_data_full_n,
        if_write => module1_packet_detect_U0_m1_to_m2_data_write,
        if_dout => m1_to_m2_data_dout,
        if_empty_n => m1_to_m2_data_empty_n,
        if_read => module2_coarse_cfo_U0_m1_to_m2_data_read,
        if_num_data_valid => m1_to_m2_data_num_data_valid,
        if_fifo_cap => m1_to_m2_data_fifo_cap);

    m1_startOffset_U : component system_top_fifo_w16_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => module1_packet_detect_U0_m1_startOffset_din,
        if_full_n => m1_startOffset_full_n,
        if_write => module1_packet_detect_U0_m1_startOffset_write,
        if_dout => m1_startOffset_dout,
        if_empty_n => m1_startOffset_empty_n,
        if_read => module2_coarse_cfo_U0_m1_startOffset_read,
        if_num_data_valid => m1_startOffset_num_data_valid,
        if_fifo_cap => m1_startOffset_fifo_cap);

    add_loc_c1_U : component system_top_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => module1_packet_detect_U0_add_loc_c1_din,
        if_full_n => add_loc_c1_full_n,
        if_write => module1_packet_detect_U0_add_loc_c1_write,
        if_dout => add_loc_c1_dout,
        if_empty_n => add_loc_c1_empty_n,
        if_read => module2_coarse_cfo_U0_add_loc_read,
        if_num_data_valid => add_loc_c1_num_data_valid,
        if_fifo_cap => add_loc_c1_fifo_cap);

    m2_search_buffer_U : component system_top_fifo_w32_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => module2_coarse_cfo_U0_m2_search_buffer_din,
        if_full_n => m2_search_buffer_full_n,
        if_write => module2_coarse_cfo_U0_m2_search_buffer_write,
        if_dout => m2_search_buffer_dout,
        if_empty_n => m2_search_buffer_empty_n,
        if_read => module3_fine_sync_U0_m2_search_buffer_read,
        if_num_data_valid => m2_search_buffer_num_data_valid,
        if_fifo_cap => m2_search_buffer_fifo_cap);

    m2_coarseFreqOff_U : component system_top_fifo_w32_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => module2_coarse_cfo_U0_m2_coarseFreqOff_din,
        if_full_n => m2_coarseFreqOff_full_n,
        if_write => module2_coarse_cfo_U0_m2_coarseFreqOff_write,
        if_dout => m2_coarseFreqOff_dout,
        if_empty_n => m2_coarseFreqOff_empty_n,
        if_read => forward_coarseFreqOff_U0_m2_coarseFreqOff_read,
        if_num_data_valid => m2_coarseFreqOff_num_data_valid,
        if_fifo_cap => m2_coarseFreqOff_fifo_cap);

    m2_searchBufferLen_U : component system_top_fifo_w16_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => module2_coarse_cfo_U0_m2_searchBufferLen_din,
        if_full_n => m2_searchBufferLen_full_n,
        if_write => module2_coarse_cfo_U0_m2_searchBufferLen_write,
        if_dout => m2_searchBufferLen_dout,
        if_empty_n => m2_searchBufferLen_empty_n,
        if_read => consume_searchBufferLen_U0_m2_searchBufferLen_read,
        if_num_data_valid => m2_searchBufferLen_num_data_valid,
        if_fifo_cap => m2_searchBufferLen_fifo_cap);

    m2_to_m4_data_U : component system_top_fifo_w32_d2048_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => module2_coarse_cfo_U0_m2_to_m4_data_din,
        if_full_n => m2_to_m4_data_full_n,
        if_write => module2_coarse_cfo_U0_m2_to_m4_data_write,
        if_dout => m2_to_m4_data_dout,
        if_empty_n => m2_to_m4_data_empty_n,
        if_read => module4_fine_cfo_apply_U0_m2_to_m4_data_read,
        if_num_data_valid => m2_to_m4_data_num_data_valid,
        if_fifo_cap => m2_to_m4_data_fifo_cap);

    m2_to_m4_startOffset_U : component system_top_fifo_w16_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => module2_coarse_cfo_U0_m2_to_m4_startOffset_din,
        if_full_n => m2_to_m4_startOffset_full_n,
        if_write => module2_coarse_cfo_U0_m2_to_m4_startOffset_write,
        if_dout => m2_to_m4_startOffset_dout,
        if_empty_n => m2_to_m4_startOffset_empty_n,
        if_read => module4_fine_cfo_apply_U0_m2_to_m4_startOffset_read,
        if_num_data_valid => m2_to_m4_startOffset_num_data_valid,
        if_fifo_cap => m2_to_m4_startOffset_fifo_cap);

    add_loc_c_U : component system_top_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => module2_coarse_cfo_U0_add_loc_c_din,
        if_full_n => add_loc_c_full_n,
        if_write => module2_coarse_cfo_U0_add_loc_c_write,
        if_dout => add_loc_c_dout,
        if_empty_n => add_loc_c_empty_n,
        if_read => module4_fine_cfo_apply_U0_add_loc_read,
        if_num_data_valid => add_loc_c_num_data_valid,
        if_fifo_cap => add_loc_c_fifo_cap);

    m3_fineOffset_U : component system_top_fifo_w16_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => module3_fine_sync_U0_m3_fineOffset_din,
        if_full_n => m3_fineOffset_full_n,
        if_write => module3_fine_sync_U0_m3_fineOffset_write,
        if_dout => m3_fineOffset_dout,
        if_empty_n => m3_fineOffset_empty_n,
        if_read => module4_fine_cfo_apply_U0_m3_fineOffset_read,
        if_num_data_valid => m3_fineOffset_num_data_valid,
        if_fifo_cap => m3_fineOffset_fifo_cap);

    start_for_consume_filteredLen_U0_U : component system_top_start_for_consume_filteredLen_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_consume_filteredLen_U0_din,
        if_full_n => start_for_consume_filteredLen_U0_full_n,
        if_write => module0_prefilter_U0_start_write,
        if_dout => start_for_consume_filteredLen_U0_dout,
        if_empty_n => start_for_consume_filteredLen_U0_empty_n,
        if_read => consume_filteredLen_U0_ap_ready);

    start_for_module2_coarse_cfo_U0_U : component system_top_start_for_module2_coarse_cfo_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_module2_coarse_cfo_U0_din,
        if_full_n => start_for_module2_coarse_cfo_U0_full_n,
        if_write => module1_packet_detect_U0_start_write,
        if_dout => start_for_module2_coarse_cfo_U0_dout,
        if_empty_n => start_for_module2_coarse_cfo_U0_empty_n,
        if_read => module2_coarse_cfo_U0_ap_ready);

    start_for_consume_searchBufferLen_U0_U : component system_top_start_for_consume_searchBufferLen_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_consume_searchBufferLen_U0_din,
        if_full_n => start_for_consume_searchBufferLen_U0_full_n,
        if_write => module2_coarse_cfo_U0_start_write,
        if_dout => start_for_consume_searchBufferLen_U0_dout,
        if_empty_n => start_for_consume_searchBufferLen_U0_empty_n,
        if_read => consume_searchBufferLen_U0_ap_ready);

    start_for_module3_fine_sync_U0_U : component system_top_start_for_module3_fine_sync_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_module3_fine_sync_U0_din,
        if_full_n => start_for_module3_fine_sync_U0_full_n,
        if_write => module2_coarse_cfo_U0_start_write,
        if_dout => start_for_module3_fine_sync_U0_dout,
        if_empty_n => start_for_module3_fine_sync_U0_empty_n,
        if_read => module3_fine_sync_U0_ap_ready);

    start_for_module4_fine_cfo_apply_U0_U : component system_top_start_for_module4_fine_cfo_apply_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_module4_fine_cfo_apply_U0_din,
        if_full_n => start_for_module4_fine_cfo_apply_U0_full_n,
        if_write => module2_coarse_cfo_U0_start_write,
        if_dout => start_for_module4_fine_cfo_apply_U0_dout,
        if_empty_n => start_for_module4_fine_cfo_apply_U0_empty_n,
        if_read => module4_fine_cfo_apply_U0_ap_ready);

    start_for_forward_coarseFreqOff_U0_U : component system_top_start_for_forward_coarseFreqOff_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_forward_coarseFreqOff_U0_din,
        if_full_n => start_for_forward_coarseFreqOff_U0_full_n,
        if_write => module2_coarse_cfo_U0_start_write,
        if_dout => start_for_forward_coarseFreqOff_U0_dout,
        if_empty_n => start_for_forward_coarseFreqOff_U0_empty_n,
        if_read => forward_coarseFreqOff_U0_ap_ready);





    ap_sync_reg_Block_entry_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Block_entry_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Block_entry_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_entry_proc_U0_ap_ready <= ap_sync_Block_entry_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_module0_prefilter_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_module0_prefilter_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_module0_prefilter_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_module0_prefilter_U0_ap_ready <= ap_sync_module0_prefilter_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    Block_entry_proc_U0_ap_continue <= add_loc_c2_channel_full_n;
    Block_entry_proc_U0_ap_start <= ((ap_sync_reg_Block_entry_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    ap_done <= ap_sync_done;
    ap_idle <= (module4_fine_cfo_apply_U0_ap_idle and module3_fine_sync_U0_ap_idle and module2_coarse_cfo_U0_ap_idle and module1_packet_detect_U0_ap_idle and module0_prefilter_U0_ap_idle and forward_coarseFreqOff_U0_ap_idle and (ap_const_logic_1 xor add_loc_c2_channel_empty_n) and consume_searchBufferLen_U0_ap_idle and consume_filteredLen_U0_ap_idle and Block_entry_proc_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_Block_entry_proc_U0_ap_ready <= (ap_sync_reg_Block_entry_proc_U0_ap_ready or Block_entry_proc_U0_ap_ready);
    ap_sync_done <= (module4_fine_cfo_apply_U0_ap_done and forward_coarseFreqOff_U0_ap_done and consume_searchBufferLen_U0_ap_done and consume_filteredLen_U0_ap_done);
    ap_sync_module0_prefilter_U0_ap_ready <= (module0_prefilter_U0_ap_ready or ap_sync_reg_module0_prefilter_U0_ap_ready);
    ap_sync_ready <= (ap_sync_module0_prefilter_U0_ap_ready and ap_sync_Block_entry_proc_U0_ap_ready);
    coarseFreqOff_out_din <= forward_coarseFreqOff_U0_coarseFreqOff_out_din;
    coarseFreqOff_out_write <= forward_coarseFreqOff_U0_coarseFreqOff_out_write;
    consume_filteredLen_U0_ap_continue <= ap_sync_done;
    consume_filteredLen_U0_ap_start <= start_for_consume_filteredLen_U0_empty_n;
    consume_searchBufferLen_U0_ap_continue <= ap_sync_done;
    consume_searchBufferLen_U0_ap_start <= start_for_consume_searchBufferLen_U0_empty_n;
    corrected_out_din <= module4_fine_cfo_apply_U0_corrected_out_din;
    corrected_out_write <= module4_fine_cfo_apply_U0_corrected_out_write;
    data_in_read <= module0_prefilter_U0_data_in_read;
    fineFreqOff_out_din <= module4_fine_cfo_apply_U0_fineFreqOff_out_din;
    fineFreqOff_out_write <= module4_fine_cfo_apply_U0_fineFreqOff_out_write;
    forward_coarseFreqOff_U0_ap_continue <= ap_sync_done;
    forward_coarseFreqOff_U0_ap_start <= start_for_forward_coarseFreqOff_U0_empty_n;
    module0_prefilter_U0_ap_continue <= ap_const_logic_1;
    module0_prefilter_U0_ap_start <= ((ap_sync_reg_module0_prefilter_U0_ap_ready xor ap_const_logic_1) and ap_start);
    module1_packet_detect_U0_ap_continue <= ap_const_logic_1;
    module1_packet_detect_U0_ap_start <= add_loc_c2_channel_empty_n;
    module1_packet_detect_U0_m1_startOffset_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(m1_startOffset_fifo_cap),3))),32));
    module1_packet_detect_U0_m1_startOffset_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(m1_startOffset_num_data_valid),3))),32));
    module1_packet_detect_U0_m1_to_m2_data_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(m1_to_m2_data_fifo_cap),7))),32));
    module1_packet_detect_U0_m1_to_m2_data_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(m1_to_m2_data_num_data_valid),7))),32));
    module2_coarse_cfo_U0_ap_continue <= ap_const_logic_1;
    module2_coarse_cfo_U0_ap_start <= start_for_module2_coarse_cfo_U0_empty_n;
    module2_coarse_cfo_U0_start_full_n <= (start_for_module4_fine_cfo_apply_U0_full_n and start_for_module3_fine_sync_U0_full_n and start_for_forward_coarseFreqOff_U0_full_n and start_for_consume_searchBufferLen_U0_full_n);
    module3_fine_sync_U0_ap_continue <= ap_const_logic_1;
    module3_fine_sync_U0_ap_start <= start_for_module3_fine_sync_U0_empty_n;
    module4_fine_cfo_apply_U0_ap_continue <= ap_sync_done;
    module4_fine_cfo_apply_U0_ap_start <= start_for_module4_fine_cfo_apply_U0_empty_n;
    start_for_consume_filteredLen_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_consume_searchBufferLen_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_forward_coarseFreqOff_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_module2_coarse_cfo_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_module3_fine_sync_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_module4_fine_cfo_apply_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
