

================================================================
== Vivado HLS Report for 'computeS2'
================================================================
* Date:           Wed Apr 26 22:20:46 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+---------+---------+----------+
    |       Latency       |      Interval     | Pipeline |
    |    min   |    max   |   min   |   max   |   Type   |
    +----------+----------+---------+---------+----------+
    |  25442976|  25442976|  8388741|  8388741| dataflow |
    +----------+----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +---------------------------+------------------------+---------+---------+---------+---------+---------+
        |                           |                        |      Latency      |      Interval     | Pipeline|
        |          Instance         |         Module         |   min   |   max   |   min   |   max   |   Type  |
        +---------------------------+------------------------+---------+---------+---------+---------+---------+
        |grouperPE_U0               |grouperPE               |   438278|   438278|   438278|   438278|   none  |
        |Conv1DMac_new403_U0        |Conv1DMac_new403        |   524293|   524293|   524293|   524293|   none  |
        |Conv1DMac_new399_U0        |Conv1DMac_new399        |  8388613|  8388613|  8388613|  8388613|   none  |
        |Conv1DMac_new_U0           |Conv1DMac_new           |  8388613|  8388613|  8388613|  8388613|   none  |
        |Conv1DMac_new395_U0        |Conv1DMac_new395        |  8388613|  8388613|  8388613|  8388613|   none  |
        |Conv1DMac_new_1_U0         |Conv1DMac_new_1         |   524293|   524293|   524293|   524293|   none  |
        |Conv1DBuffer_new394_U0     |Conv1DBuffer_new394     |  8388740|  8388740|  8388740|  8388740|   none  |
        |Conv1DBuffer_new398_U0     |Conv1DBuffer_new398     |  8388740|  8388740|  8388740|  8388740|   none  |
        |Conv1DBuffer_new_U0        |Conv1DBuffer_new        |  8388740|  8388740|  8388740|  8388740|   none  |
        |Conv1DBuffer_new402_U0     |Conv1DBuffer_new402     |   524420|   524420|   524420|   524420|   none  |
        |Conv1DBuffer_new_1_U0      |Conv1DBuffer_new_1      |   524420|   524420|   524420|   524420|   none  |
        |StreamingDataWidthCo_1_U0  |StreamingDataWidthCo_1  |   262146|   262146|   262146|   262146|   none  |
        |StreamingDataWidthCo_U0    |StreamingDataWidthCo    |   262146|   262146|   262146|   262146|   none  |
        |StreamingDataWidthCo_2_U0  |StreamingDataWidthCo_2  |   262146|   262146|   262146|   262146|   none  |
        |StreamingDataWidthCo_3_U0  |StreamingDataWidthCo_3  |    16386|    16386|    16386|    16386|   none  |
        |StreamingDataWidthCo_4_U0  |StreamingDataWidthCo_4  |    16386|    16386|    16386|    16386|   none  |
        |StreamingMaxPool_Pre_U0    |StreamingMaxPool_Pre    |   279299|   279299|   279299|   279299|   none  |
        |ResizeStream_U0            |ResizeStream            |    32769|    32769|    32769|    32769|   none  |
        |ResizeStream_1_U0          |ResizeStream_1          |     3073|     3073|     3073|     3073|   none  |
        |Relu1D396_U0               |Relu1D396               |    65538|    65538|    65538|    65538|   none  |
        |Relu1D400_U0               |Relu1D400               |    65538|    65538|    65538|    65538|   none  |
        |Relu1D_U0                  |Relu1D                  |    65538|    65538|    65538|    65538|   none  |
        |Relu1D404_U0               |Relu1D404               |     4098|     4098|     4098|     4098|   none  |
        |Relu1D_1_U0                |Relu1D_1                |     4098|     4098|     4098|     4098|   none  |
        |ResizeStream_2_U0          |ResizeStream_2          |    32769|    32769|    32769|    32769|   none  |
        |CloneStream_U0             |CloneStream             |     1538|     1538|     1538|     1538|   none  |
        |ResizeStream_3_U0          |ResizeStream_3          |     3073|     3073|     3073|     3073|   none  |
        +---------------------------+------------------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      34|
|FIFO             |        0|      -|     130|     760|
|Instance         |      124|      0|    6436|   20012|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      36|
|Register         |        -|      -|       6|       -|
+-----------------+---------+-------+--------+--------+
|Total            |      124|      0|    6572|   20842|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       11|      0|       1|       9|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+-------+------+------+
    |          Instance         |         Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------+------------------------+---------+-------+------+------+
    |CloneStream_U0             |CloneStream             |        0|      0|    19|   131|
    |Conv1DBuffer_new_U0        |Conv1DBuffer_new        |        1|      0|   101|   478|
    |Conv1DBuffer_new394_U0     |Conv1DBuffer_new394     |        1|      0|   101|   478|
    |Conv1DBuffer_new398_U0     |Conv1DBuffer_new398     |        1|      0|   101|   478|
    |Conv1DBuffer_new402_U0     |Conv1DBuffer_new402     |        1|      0|    93|   462|
    |Conv1DBuffer_new_1_U0      |Conv1DBuffer_new_1      |        1|      0|    93|   462|
    |Conv1DMac_new_U0           |Conv1DMac_new           |        8|      0|   377|  1413|
    |Conv1DMac_new395_U0        |Conv1DMac_new395        |        8|      0|   376|  1413|
    |Conv1DMac_new399_U0        |Conv1DMac_new399        |        8|      0|   377|  1413|
    |Conv1DMac_new403_U0        |Conv1DMac_new403        |        4|      0|   349|  1465|
    |Conv1DMac_new_1_U0         |Conv1DMac_new_1         |        8|      0|   373|  1409|
    |Relu1D_U0                  |Relu1D                  |        0|      0|    25|   164|
    |Relu1D396_U0               |Relu1D396               |        0|      0|    25|   164|
    |Relu1D400_U0               |Relu1D400               |        0|      0|    25|   164|
    |Relu1D404_U0               |Relu1D404               |        0|      0|    21|   155|
    |Relu1D_1_U0                |Relu1D_1                |        0|      0|    21|   155|
    |ResizeStream_U0            |ResizeStream            |        0|      0|   166|   134|
    |ResizeStream_1_U0          |ResizeStream_1          |        0|      0|   158|   130|
    |ResizeStream_2_U0          |ResizeStream_2          |        0|      0|   167|   141|
    |ResizeStream_3_U0          |ResizeStream_3          |        0|      0|   159|   137|
    |StreamingDataWidthCo_U0    |StreamingDataWidthCo    |        0|      0|    84|   279|
    |StreamingDataWidthCo_1_U0  |StreamingDataWidthCo_1  |        0|      0|    84|   279|
    |StreamingDataWidthCo_2_U0  |StreamingDataWidthCo_2  |        0|      0|    84|   279|
    |StreamingDataWidthCo_3_U0  |StreamingDataWidthCo_3  |        0|      0|    80|   270|
    |StreamingDataWidthCo_4_U0  |StreamingDataWidthCo_4  |        0|      0|    80|   270|
    |StreamingMaxPool_Pre_U0    |StreamingMaxPool_Pre    |        1|      0|    82|   372|
    |grouperPE_U0               |grouperPE               |       82|      0|  2815|  7317|
    +---------------------------+------------------------+---------+-------+------+------+
    |Total                      |                        |      124|      0|  6436| 20012|
    +---------------------------+------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+---+----+------+-----+---------+
    |       Name      | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------+---------+---+----+------+-----+---------+
    |cnv_26_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_27_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_28_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_29PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_30PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_31_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_32_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_33PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_34PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_35_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_36_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_37PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_38PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_39_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_40_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_41_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_42PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_43PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_44_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_45_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_46PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_47PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_48_V_V_U     |        0|  5|  20|     2|    8|       16|
    |inStr_V_V_U      |        0|  5|  20|     2|    8|       16|
    |in_1_V_V_U       |        0|  5|  20|     2|    8|       16|
    |in_2_V_V_U       |        0|  5|  20|     2|    8|       16|
    +-----------------+---------+---+----+------+-----+---------+
    |Total            |        0|130| 760|    52|  448|      896|
    +-----------------+---------+---+----+------+-----+---------+

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |ResizeStream_2_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |ResizeStream_3_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |ResizeStream_2_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ResizeStream_3_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                        |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                       |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ResizeStream_2_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_ResizeStream_3_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|  34|          11|           9|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ResizeStream_2_U0_ap_ready_count        |   9|          2|    2|          4|
    |ResizeStream_3_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_ResizeStream_2_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_ResizeStream_3_U0_ap_ready  |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  36|          8|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ResizeStream_2_U0_ap_ready_count        |  2|   0|    2|          0|
    |ResizeStream_3_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_ResizeStream_2_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_ResizeStream_3_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  6|   0|    6|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|input1_V_V_TDATA      |  in |   64|    axis    |   input1_V_V  |    pointer   |
|input1_V_V_TVALID     |  in |    1|    axis    |   input1_V_V  |    pointer   |
|input1_V_V_TREADY     | out |    1|    axis    |   input1_V_V  |    pointer   |
|inputGrp_V_V_TDATA    |  in |   64|    axis    |  inputGrp_V_V |    pointer   |
|inputGrp_V_V_TVALID   |  in |    1|    axis    |  inputGrp_V_V |    pointer   |
|inputGrp_V_V_TREADY   | out |    1|    axis    |  inputGrp_V_V |    pointer   |
|outputGrp_V_V_TDATA   | out |   64|    axis    | outputGrp_V_V |    pointer   |
|outputGrp_V_V_TVALID  | out |    1|    axis    | outputGrp_V_V |    pointer   |
|outputGrp_V_V_TREADY  |  in |    1|    axis    | outputGrp_V_V |    pointer   |
|s2_out_V_V_TDATA      | out |   64|    axis    |   s2_out_V_V  |    pointer   |
|s2_out_V_V_TVALID     | out |    1|    axis    |   s2_out_V_V  |    pointer   |
|s2_out_V_V_TREADY     |  in |    1|    axis    |   s2_out_V_V  |    pointer   |
|ap_clk                |  in |    1| ap_ctrl_hs |   computeS2   | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |   computeS2   | return value |
|ap_done               | out |    1| ap_ctrl_hs |   computeS2   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   computeS2   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   computeS2   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   computeS2   | return value |
+----------------------+-----+-----+------------+---------------+--------------+

