# Reading pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi Pro vmap 2023.1 Lib Mapping Utility 2023.01 Jan 24 2023
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vmap 2023.1 Lib Mapping Utility 2023.01 Jan 24 2023
# vmap PolarFire C:/Microchip/Libero_SoC_v2023.2/Designer/lib/modelsimpro/precompiled/vlog/polarfire 
# Modifying modelsim.ini
# INFO: Simulation library COREFIFO_LIB already exists
# Model Technology ModelSim Microsemi Pro vmap 2023.1 Lib Mapping Utility 2023.01 Jan 24 2023
# vmap COREFIFO_LIB COREFIFO_LIB 
# Modifying modelsim.ini
# INFO: Simulation library COREAXI4SRAM_LIB already exists
# Model Technology ModelSim Microsemi Pro vmap 2023.1 Lib Mapping Utility 2023.01 Jan 24 2023
# vmap COREAXI4SRAM_LIB COREAXI4SRAM_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:57:45 on Mar 11,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/hdl/combine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity combine
# -- Compiling architecture rtl of combine
# End time: 13:57:45 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:57:45 on Mar 11,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/hdl/turn_on_writer_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity turn_on_writer_block
# -- Compiling architecture rtl of turn_on_writer_block
# End time: 13:57:45 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:57:45 on Mar 11,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/hdl/enable_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity write_en
# -- Compiling architecture rtl of write_en
# End time: 13:57:45 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:57:45 on Mar 11,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/component/work/tow_AND_entop/tow_AND_entop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tow_AND_entop
# -- Compiling architecture RTL of tow_AND_entop
# End time: 13:57:45 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:57:45 on Mar 11,2024
# vcom -reportprogress 300 -2008 -explicit -work COREFIFO_LIB C:/Users/YanGao/Desktop/Yan/Test_ram_write/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vhdl/core/fifo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package fifo_pkg
# -- Compiling package body fifo_pkg
# -- Loading package fifo_pkg
# End time: 13:57:46 on Mar 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:57:46 on Mar 11,2024
# vcom -reportprogress 300 -2008 -explicit -work COREAXI4SRAM_LIB C:/Users/YanGao/Desktop/Yan/Test_ram_write/component/work/COREAXI4SRAM_C2/COREAXI4SRAM_C2_0/rtl/vhdl/core/misc_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package misc_pkg
# -- Compiling package body misc_pkg
# -- Loading package misc_pkg
# End time: 13:57:46 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:57:46 on Mar 11,2024
# vcom -reportprogress 300 -2008 -explicit -work COREAXI4SRAM_LIB C:/Users/YanGao/Desktop/Yan/Test_ram_write/component/work/COREAXI4SRAM_C2/COREAXI4SRAM_C2_0/rtl/vhdl/core/XHDL_misc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package xhdl_misc
# -- Compiling package body xhdl_misc
# -- Loading package xhdl_misc
# End time: 13:57:46 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:57:46 on Mar 11,2024
# vcom -reportprogress 300 -2008 -explicit -work COREAXI4SRAM_LIB C:/Users/YanGao/Desktop/Yan/Test_ram_write/component/work/COREAXI4SRAM_C2/COREAXI4SRAM_C2_0/rtl/vhdl/core/XHDL_std_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package xhdl_std_logic
# -- Compiling package body xhdl_std_logic
# -- Loading package xhdl_std_logic
# End time: 13:57:46 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:57:46 on Mar 11,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity CLK_GEN
# -- Compiling architecture behave of CLK_GEN
# End time: 13:57:46 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:57:46 on Mar 11,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/component/work/CLK_GEN_C0/CLK_GEN_C0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CLK_GEN_C0
# -- Compiling architecture RTL of CLK_GEN_C0
# End time: 13:57:46 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:57:46 on Mar 11,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/component/work/CLK_GEN_C1/CLK_GEN_C1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CLK_GEN_C1
# -- Compiling architecture RTL of CLK_GEN_C1
# End time: 13:57:46 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:57:46 on Mar 11,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/component/Actel/Simulation/PULSE_GEN/1.0.1/PULSE_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity PULSE_GEN
# -- Compiling architecture behavior of PULSE_GEN
# End time: 13:57:46 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:57:46 on Mar 11,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/component/work/PULSE_GEN_C0/PULSE_GEN_C0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PULSE_GEN_C0
# -- Compiling architecture RTL of PULSE_GEN_C0
# End time: 13:57:46 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:57:46 on Mar 11,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/component/work/PULSE_GEN_C1/PULSE_GEN_C1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PULSE_GEN_C1
# -- Compiling architecture RTL of PULSE_GEN_C1
# End time: 13:57:47 on Mar 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:57:47 on Mar 11,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/component/work/PULSE_GEN_C2/PULSE_GEN_C2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PULSE_GEN_C2
# -- Compiling architecture RTL of PULSE_GEN_C2
# End time: 13:57:47 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 13:57:47 on Mar 11,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/YanGao/Desktop/Yan/Test_ram_write/component/work/tb_tow_AND_entop/tb_tow_AND_entop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_tow_AND_entop
# -- Compiling architecture RTL of tb_tow_AND_entop
# End time: 13:57:47 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L PolarFire -L presynth -L COREFIFO_LIB -L COREAXI4SRAM_LIB -t 1ps -pli "C:/Microchip/Libero_SoC_v2023.2/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll" presynth.tb_tow_AND_entop 
# Start time: 13:57:47 on Mar 11,2024
# //  ModelSim Microsemi Pro 2023.1 Jan 24 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.tb_tow_and_entop(rtl)
# Loading presynth.clk_gen_c0(rtl)
# Loading ieee.std_logic_arith(body)
# Loading presynth.clk_gen(behave)
# Loading presynth.clk_gen_c1(rtl)
# Loading presynth.pulse_gen_c0(rtl)
# Loading presynth.pulse_gen(behavior)
# Loading presynth.pulse_gen_c1(rtl)
# Loading presynth.pulse_gen_c2(rtl)
# Loading presynth.tow_and_entop(rtl)
# Loading ieee.numeric_std(body)
# Loading presynth.combine(rtl)
# Loading presynth.turn_on_writer_block(rtl)
# Loading presynth.write_en(rtl)
# Loading C:/Microchip/Libero_SoC_v2023.2/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
add wave -position end  sim:/tb_tow_and_entop/tow_AND_entop_0/clk
add wave -position end  sim:/tb_tow_and_entop/tow_AND_entop_0/frame_start
add wave -position end  sim:/tb_tow_and_entop/tow_AND_entop_0/line_start
add wave -position end  sim:/tb_tow_and_entop/tow_AND_entop_0/line_valid
add wave -position end  sim:/tb_tow_and_entop/tow_AND_entop_0/line_end
add wave -position end  sim:/tb_tow_and_entop/tow_AND_entop_0/frame_end
add wave -position end  sim:/tb_tow_and_entop/tow_AND_entop_0/t_o_w_SC
add wave -position end  sim:/tb_tow_and_entop/tow_AND_entop_0/combined_EN
restart
# Loading C:/Microchip/Libero_SoC_v2023.2/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
run
run
run
run
run
run
run
run
run
run
run
run
restart
# Loading C:/Microchip/Libero_SoC_v2023.2/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
run
run
run
run
run
force -freeze sim:/tb_tow_and_entop/tow_AND_entop_0/line_valid 1 0 -cancel 1000ns
# ** Warning: (vsim-8780) Forcing /tb_tow_and_entop/CLK_GEN_C1_0_CLK as root of /tb_tow_and_entop/tow_AND_entop_0/line_valid specified in the force.
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading C:/Microchip/Libero_SoC_v2023.2/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
force -freeze sim:/tb_tow_and_entop/tow_AND_entop_0/line_valid 0 0 -cancel 3000ns
# ** Warning: (vsim-8780) Forcing /tb_tow_and_entop/CLK_GEN_C1_0_CLK as root of /tb_tow_and_entop/tow_AND_entop_0/line_valid specified in the force.
run
run
run
force -freeze sim:/tb_tow_and_entop/tow_AND_entop_0/line_valid 1 0 -cancel 1000ns
# ** Warning: (vsim-8780) Forcing /tb_tow_and_entop/CLK_GEN_C1_0_CLK as root of /tb_tow_and_entop/tow_AND_entop_0/line_valid specified in the force.
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading C:/Microchip/Libero_SoC_v2023.2/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
force -freeze sim:/tb_tow_and_entop/tow_AND_entop_0/line_valid 0 0 -cancel 3000ns
# ** Warning: (vsim-8780) Forcing /tb_tow_and_entop/CLK_GEN_C1_0_CLK as root of /tb_tow_and_entop/tow_AND_entop_0/line_valid specified in the force.
run
run
run
force -freeze sim:/tb_tow_and_entop/tow_AND_entop_0/line_valid 1 0 -cancel 2000ns
# ** Warning: (vsim-8780) Forcing /tb_tow_and_entop/CLK_GEN_C1_0_CLK as root of /tb_tow_and_entop/tow_AND_entop_0/line_valid specified in the force.
run
run
force -freeze sim:/tb_tow_and_entop/tow_AND_entop_0/line_valid 0 0 -cancel 2000ns
# ** Warning: (vsim-8780) Forcing /tb_tow_and_entop/CLK_GEN_C1_0_CLK as root of /tb_tow_and_entop/tow_AND_entop_0/line_valid specified in the force.
run
run
# End time: 15:59:51 on Mar 11,2024, Elapsed time: 2:02:04
# Errors: 0, Warnings: 3
