<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.06.13.19:02:30"
 outputDirectory="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEMA4U23C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AVMM_1_RW_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AVMM_1_RW_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="A" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <port name="A" direction="input" role="data" width="64" />
  </interface>
  <interface name="B" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <port name="B" direction="input" role="data" width="64" />
  </interface>
  <interface name="C" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <port name="C" direction="input" role="data" width="64" />
  </interface>
  <interface name="D" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <port name="D" direction="input" role="data" width="64" />
  </interface>
  <interface name="E" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <port name="E" direction="input" role="data" width="64" />
  </interface>
  <interface name="F" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <port name="F" direction="input" role="data" width="64" />
  </interface>
  <interface name="G" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <port name="G" direction="input" role="data" width="64" />
  </interface>
  <interface name="avmm_1_rw" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="readLatency" value="1" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="writeWaitTime" value="0" />
   <port name="avmm_1_rw_address" direction="output" role="address" width="32" />
   <port
       name="avmm_1_rw_byteenable"
       direction="output"
       role="byteenable"
       width="4" />
   <port name="avmm_1_rw_read" direction="output" role="read" width="1" />
   <port
       name="avmm_1_rw_readdata"
       direction="input"
       role="readdata"
       width="32" />
   <port name="avmm_1_rw_write" direction="output" role="write" width="1" />
   <port
       name="avmm_1_rw_writedata"
       direction="output"
       role="writedata"
       width="32" />
  </interface>
  <interface name="call" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <port name="start" direction="input" role="valid" width="1" />
   <port name="busy" direction="output" role="stall" width="1" />
  </interface>
  <interface name="clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clock" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clock" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="resetn" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="return" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <port name="done" direction="output" role="valid" width="1" />
   <port name="stall" direction="input" role="stall" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="kernel_3mm:1.0:AUTO_AVMM_1_RW_ADDRESS_MAP=,AUTO_AVMM_1_RW_ADDRESS_WIDTH=AddressWidth = -1,AUTO_CLOCK_CLOCK_DOMAIN=-1,AUTO_CLOCK_CLOCK_RATE=-1,AUTO_CLOCK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSEMA4U23C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1686675743,AUTO_UNIQUE_ID=(kernel_3mm_internal:1.0:)"
   instancePathKey="kernel_3mm"
   kind="kernel_3mm"
   version="1.0"
   name="kernel_3mm">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_AVMM_1_RW_ADDRESS_MAP" value="" />
  <parameter name="AUTO_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1686675743" />
  <parameter name="AUTO_DEVICE" value="5CSEMA4U23C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_AVMM_1_RW_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/kernel_3mm.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/dspba_library_ver.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ecc_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_data_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_altera_syncram_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_scfifo_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ecc_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ecc_encoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ll_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ll_ram_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_valid_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_dspba_valid_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_staging_reg.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_mid_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_latency_one_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_latency_zero_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_fifo_zero_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_high_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_low_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_zero_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_fanout_pipeline.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_tessellated_incr_decr_threshold.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_tessellated_incr_lookahead.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_reset_handler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_lfsr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_mlab_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_parameter_assert.svh"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_pop.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_push.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_token_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_pipeline.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_dspba_buffer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_enable_sink.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_memory_depth_quantization_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_iord.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_iord_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_iord_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_shift_register_no_reset.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ffwdsrc.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_full_detector.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_tessellated_incr_decr_decr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ffwddst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_top.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_permute_address.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_pipelined.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_enabled.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_basic_coalescer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_simple.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_streaming.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_burst_host.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_bursting_load_stores.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_non_aligned_write.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_read_cache.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_atomic.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_prefetch_block.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_wide_wrapper.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_streaming_prefetch.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_aligned_burst_coalesced_lsu.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_toggle_detect.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_debug_mem.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_burst_coalesced_pipelined_write.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_burst_coalesced_pipelined_read.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_fifo_stall_valid_lookahead.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_global_load_store.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_lsu.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_lsu_burst_coalescer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_lsu_coalescer_dynamic_timeout.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_lsu_data_aligner.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_lsu_read_cache.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_lsu_read_data_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_lsu_unaligned_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_lsu_word_coalescer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_lsu_write_data_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_lsu_write_kernel_downstream.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_iowr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_iowr_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_iowr_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_loop_profiler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_sim_latency_tracker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_loop_limiter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_reset_wire.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_function_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B10_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B11_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B12_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B13_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B14_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B15_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B16_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B17_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B18_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B19_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B2_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B3_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B4_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B5_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B6_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B7_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B8_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B9_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B0_runOnce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B0_runOnce_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B0_runOnce_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B0_runOnce_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B0_runOnce_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B10_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c0_in_for_body36_s_c0_enter37936_kernel_3mm1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000_exit412_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0005ernel_3mm1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0005l_3mm1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c0_in_for_body30000ter37936_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast15918155_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast16118256_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going73_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_exitcond22162_pop77_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_exitcond25141_pop72_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi4_pop40164_pop79_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi5_pop27145_pop74_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_notcmp85163_pop78_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_notcmp90143_pop73_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i2_cleanups76_pop70_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i2_initerations71_pop69_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_j_1151_pop39160_pop75_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_k_1149_pop68_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_mul31_add40139_pop71_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i5_fpga_indvars_iv17_pop66_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_p1025i32_mptr0000_index174161_pop76_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_exitcond22162_push77_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_exitcond25141_push72_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_lastiniteration75_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi4_pop40164_push79_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi5_pop27145_push74_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notcmp85163_push78_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notcmp90143_push73_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notexitcond83_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i2_cleanups76_push70_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i2_initerations71_push69_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_j_1151_pop39160_push75_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_k_1149_push68_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_mul31_add40139_push71_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i5_fpga_indvars_iv17_push66_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_p1025i32_mpt0000index174161_push76_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c1_in_for_body36_s_c1_enter435_kernel_3mm6.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c1_out0000_exit442_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c1_in_for_body30000enter435_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_tmp30_0150_pop67_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_tmp30_0150_push67_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B10_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_unnamed_26_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_readdata_reg_unnamed_26_kernel_3mm4.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_unnamed_27_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_readdata_reg_unnamed_27_kernel_3mm5.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B10_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B10_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B11.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B11_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_memdep_3_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi4_push40_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi4_push40_1_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B11_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B11_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B12.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B12_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi5_push27_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi5_push27_0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B12_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B12_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B13.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B13_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025s_0000hc_mm_hosts_g19751_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000named_28_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B13_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B13_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B14.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B14_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c0_in_for_cond60_preh0000ter44531_kernel_3mm1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000_exit451_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0006ernel_3mm1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0006l_3mm1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c0_in_for_cond60000ter44531_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going66_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_i_2148_pop29_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i5_fpga_indvars_iv32_pop28_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notexitcond67_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_i_2148_push29_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i5_fpga_indvars_iv32_push28_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B14_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi9_pop30_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi9_pop30_3_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B14_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B14_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B15.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B15_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c0_in_for_body62_s_c0_enter46134_kernel_3mm1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000_exit480_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0007ernel_3mm1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0007l_3mm1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c0_in_for_body60000ter46134_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast17718958_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going61_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_exitcond34149_pop49_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi9_pop30153_pop51_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_notcmp64151_pop50_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_j_2147_pop46_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_mul64_add44147_pop48_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i5_fpga_indvars_iv29_pop45_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_exitcond34149_push49_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi9_pop30153_push51_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notcmp64151_push50_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notexitcond62_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_j_2147_push46_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_mul64_add44147_push48_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i5_fpga_indvars_iv29_push45_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B15_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_unnamed_29_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_readdata_reg_unnamed_29_kernel_3mm6.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi8_pop47_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi8_pop47_3_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B15_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B15_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B16.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B16_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c0_in_for_body69_s_c0_enter50937_kernel_3mm1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000_exit542_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0008ernel_3mm1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0008l_3mm1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c0_in_for_body60000ter50937_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast16718354_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast17318657_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_exitcond31167_pop91_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_exitcond34150_pop86_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi8_pop47169_pop93_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi9_pop30154_pop88_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_notcmp59168_pop92_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_notcmp64152_pop87_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i2_cleanups_pop84_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i2_initerations_pop83_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_j_2147_pop46165_pop89_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_k_2145_pop82_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_mul64_add44148_pop85_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i5_fpga_indvars_iv26_pop80_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_p1025i32_mptr0000_index178166_pop90_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_exitcond31167_push91_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_exitcond34150_push86_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_lastiniteration_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi8_pop47169_push93_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi9_pop30154_push88_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notcmp59168_push92_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notcmp64152_push87_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notexitcond_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i2_cleanups_push84_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i2_initerations_push83_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_j_2147_pop46165_push89_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_k_2145_push82_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_mul64_add44148_push85_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i5_fpga_indvars_iv26_push80_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_p1025i32_mpt0000index178166_push90_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c1_in_for_body69_s_c1_enter565_kernel_3mm6.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c1_out0000_exit572_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c1_in_for_body60000enter565_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_tmp63_0146_pop81_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_tmp63_0146_push81_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B16_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_unnamed_34_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_readdata_reg_unnamed_34_kernel_3mm7.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_unnamed_35_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_readdata_reg_unnamed_35_kernel_3mm8.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B16_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B16_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B17.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B17_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_memdep_7_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi8_push47_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi8_push47_1_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B17_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B17_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B18.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B18_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi9_push30_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi9_push30_0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B18_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B18_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B19.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B19_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_iowr_bl_return_unnamed_kernel_3mm36_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B19_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B19_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B1_start.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B1_start_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_iord_bl_call_unnamed_kernel_3mm2_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c0_in_wt_entry_s_c0_enter28_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter28_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going122_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notexitcond123_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000nnamed_8_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000nnamed_9_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000nnamed_3_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000nnamed_4_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000nnamed_5_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000nnamed_6_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000nnamed_7_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B1_start_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B1_start_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B1_start_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B2_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c0_in_for_cond1_prehe0000ter26029_kernel_3mm1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000_exit262_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000ernel_3mm1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000l_3mm1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c0_in_for_cond10000ter26029_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going118_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_i_0156_pop23_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i5_fpga_indvars_iv14_pop22_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notexitcond119_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_i_0156_push23_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i5_fpga_indvars_iv14_push22_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B2_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi1_pop24_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi1_pop24_3_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B2_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B2_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B3_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c0_in_for_body3_s_c0_enter26532_kernel_3mm1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000_exit271_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0001ernel_3mm1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0001l_3mm1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c0_in_for_body30000ter26532_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025s_0000hc_mm_hosts_e19549_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000named_12_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going113_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_exitcond16131_pop35_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi1_pop24135_pop37_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_notcmp116133_pop36_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_j_0155_pop32_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_mul_add36129_pop34_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i5_fpga_indvars_iv11_pop31_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_exitcond16131_push35_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi1_pop24135_push37_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notcmp116133_push36_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notexitcond114_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_j_0155_push32_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_mul_add36129_push34_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i5_fpga_indvars_iv11_push31_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B3_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_unnamed_10_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_readdata_reg_unnamed_10_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi_pop33_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi_pop33_3_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B3_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B3_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B4.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B4_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c0_in_for_body6_s_c0_enter28135_kernel_3mm1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000_exit300_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0002ernel_3mm1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0002l_3mm1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c0_in_for_body60000ter28135_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast15718053_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast17952_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going99_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_exitcond13157_pop63_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_exitcond16132_pop58_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi1_pop24136_pop60_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi_pop33159_pop65_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_notcmp111158_pop64_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_notcmp116134_pop59_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i2_cleanups102_pop56_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i2_initerations97_pop55_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_j_0155_pop32155_pop61_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_k_0153_pop54_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_mul_add36130_pop57_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i5_fpga_indvars_iv_pop52_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_p1025i32_mptr0000_index168156_pop62_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_exitcond13157_push63_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_exitcond16132_push58_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_lastiniteration101_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi1_pop24136_push60_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi_pop33159_push65_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notcmp111158_push64_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notcmp116134_push59_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notexitcond109_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i2_cleanups102_push56_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i2_initerations97_push55_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_j_0155_pop32155_push61_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_k_0153_push54_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_mul_add36130_push57_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i5_fpga_indvars_iv_push52_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_p1025i32_mpt0000index168156_push62_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c1_in_for_body6_s_c1_enter_kernel_3mm6.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c1_in_for_body6_s_c1_enter_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_tmp_0154_pop53_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_tmp_0154_push53_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B4_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_unnamed_16_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_readdata_reg_unnamed_16_kernel_3mm1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_unnamed_17_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_readdata_reg_unnamed_17_kernel_3mm2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B4_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B4_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B5.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B5_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_memdep_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi_push33_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi_push33_1_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B5_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B5_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B6.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B6_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi1_push24_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi1_push24_0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B6_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B6_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B7.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B7_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025s_0000hc_mm_hosts_c19347_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025s_0000hc_mm_hosts_d19448_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000named_18_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000named_19_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B7_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B7_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B8.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B8_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c0_in_for_cond27_preh0000ter31530_kernel_3mm1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000_exit321_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0003ernel_3mm1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0003l_3mm1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c0_in_for_cond20000ter31530_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going92_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_i_1152_pop26_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i5_fpga_indvars_iv23_pop25_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notexitcond93_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_i_1152_push26_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i5_fpga_indvars_iv23_push25_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B8_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi5_pop27_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi5_pop27_3_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B8_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B8_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B9.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B9_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c0_in_for_body29_s_c0_enter33133_kernel_3mm1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000_exit350_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0004ernel_3mm1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0004l_3mm1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c0_in_for_body20000ter33133_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025s_0000hc_mm_hosts_f19650_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000named_22_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going87_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_exitcond25140_pop42_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi5_pop27144_pop44_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_notcmp90142_pop43_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_j_1151_pop39_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_mul31_add40138_pop41_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i5_fpga_indvars_iv20_pop38_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_exitcond25140_push42_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi5_pop27144_push44_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notcmp90142_push43_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notexitcond88_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_j_1151_push39_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_mul31_add40138_push41_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i5_fpga_indvars_iv20_push38_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B9_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_unnamed_20_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_readdata_reg_unnamed_20_kernel_3mm3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi4_pop40_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi4_pop40_3_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B9_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B9_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going113_2_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going113_2_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going118_2_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going118_2_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going122_1_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going122_1_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going61_2_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going61_2_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going66_2_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going66_2_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going73_6_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going73_6_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going87_2_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going87_2_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going92_2_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going92_2_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going99_6_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going99_6_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going_6_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_loop_limiter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_loop_limiter_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_loop_limiter_2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_loop_limiter_3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_loop_limiter_4.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_loop_limiter_5.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_loop_limiter_6.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_loop_limiter_7.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_loop_limiter_8.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_avm_to_ic.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ic_host_endpoint.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_arb_intf.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ic_intf.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ic_agent_endpoint.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ic_agent_rrp.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ic_agent_wrp.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_arb2.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ic_to_avm.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_internal.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/components/kernel_3mm/kernel_3mm.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/components/kernel_3mm/kernel_3mm_internal_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="kernel_3mm">queue size: 0 starting:kernel_3mm "kernel_3mm"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="kernel_3mm"><![CDATA["<b>kernel_3mm</b>" reuses <b>kernel_3mm_internal</b> "<b>submodules/kernel_3mm_internal</b>"]]></message>
   <message level="Debug" culprit="kernel_3mm">queue size: 0 starting:kernel_3mm_internal "submodules/kernel_3mm_internal"</message>
   <message level="Info" culprit="kernel_3mm_internal_inst"><![CDATA["<b>kernel_3mm</b>" instantiated <b>kernel_3mm_internal</b> "<b>kernel_3mm_internal_inst</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="kernel_3mm_internal:1.0:"
   instancePathKey="kernel_3mm:.:kernel_3mm_internal_inst"
   kind="kernel_3mm_internal"
   version="1.0"
   name="kernel_3mm_internal">
  <generatedFiles>
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/dspba_library_ver.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ecc_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_data_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_altera_syncram_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_scfifo_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ecc_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ecc_encoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ll_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ll_ram_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_valid_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_dspba_valid_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_staging_reg.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_mid_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_latency_one_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_latency_zero_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_fifo_zero_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_high_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_low_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_zero_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_fanout_pipeline.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_tessellated_incr_decr_threshold.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_tessellated_incr_lookahead.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_reset_handler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_lfsr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_mlab_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_parameter_assert.svh"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_pop.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_push.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_token_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_pipeline.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_dspba_buffer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_enable_sink.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_memory_depth_quantization_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_iord.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_iord_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_iord_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_shift_register_no_reset.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ffwdsrc.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_full_detector.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_tessellated_incr_decr_decr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ffwddst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_top.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_permute_address.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_pipelined.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_enabled.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_basic_coalescer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_simple.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_streaming.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_burst_host.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_bursting_load_stores.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_non_aligned_write.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_read_cache.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_atomic.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_prefetch_block.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_wide_wrapper.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_streaming_prefetch.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_aligned_burst_coalesced_lsu.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_toggle_detect.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_debug_mem.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_burst_coalesced_pipelined_write.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/lsu_burst_coalesced_pipelined_read.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_fifo_stall_valid_lookahead.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_global_load_store.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_lsu.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_lsu_burst_coalescer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_lsu_coalescer_dynamic_timeout.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_lsu_data_aligner.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_lsu_read_cache.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_lsu_read_data_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_lsu_unaligned_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_lsu_word_coalescer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_lsu_write_data_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_lsu_write_kernel_downstream.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_iowr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_iowr_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_iowr_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_loop_profiler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/hld_sim_latency_tracker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_loop_limiter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_reset_wire.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_function_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B10_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B11_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B12_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B13_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B14_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B15_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B16_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B17_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B18_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B19_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B2_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B3_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B4_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B5_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B6_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B7_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B8_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B9_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B0_runOnce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B0_runOnce_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B0_runOnce_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B0_runOnce_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B0_runOnce_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B10_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c0_in_for_body36_s_c0_enter37936_kernel_3mm1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000_exit412_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0005ernel_3mm1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0005l_3mm1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c0_in_for_body30000ter37936_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast15918155_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast16118256_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going73_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_exitcond22162_pop77_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_exitcond25141_pop72_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi4_pop40164_pop79_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi5_pop27145_pop74_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_notcmp85163_pop78_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_notcmp90143_pop73_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i2_cleanups76_pop70_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i2_initerations71_pop69_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_j_1151_pop39160_pop75_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_k_1149_pop68_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_mul31_add40139_pop71_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i5_fpga_indvars_iv17_pop66_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_p1025i32_mptr0000_index174161_pop76_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_exitcond22162_push77_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_exitcond25141_push72_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_lastiniteration75_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi4_pop40164_push79_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi5_pop27145_push74_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notcmp85163_push78_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notcmp90143_push73_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notexitcond83_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i2_cleanups76_push70_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i2_initerations71_push69_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_j_1151_pop39160_push75_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_k_1149_push68_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_mul31_add40139_push71_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i5_fpga_indvars_iv17_push66_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_p1025i32_mpt0000index174161_push76_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c1_in_for_body36_s_c1_enter435_kernel_3mm6.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c1_out0000_exit442_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c1_in_for_body30000enter435_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_tmp30_0150_pop67_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_tmp30_0150_push67_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B10_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_unnamed_26_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_readdata_reg_unnamed_26_kernel_3mm4.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_unnamed_27_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_readdata_reg_unnamed_27_kernel_3mm5.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B10_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B10_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B11.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B11_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_memdep_3_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi4_push40_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi4_push40_1_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B11_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B11_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B12.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B12_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi5_push27_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi5_push27_0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B12_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B12_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B13.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B13_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025s_0000hc_mm_hosts_g19751_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000named_28_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B13_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B13_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B14.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B14_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c0_in_for_cond60_preh0000ter44531_kernel_3mm1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000_exit451_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0006ernel_3mm1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0006l_3mm1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c0_in_for_cond60000ter44531_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going66_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_i_2148_pop29_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i5_fpga_indvars_iv32_pop28_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notexitcond67_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_i_2148_push29_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i5_fpga_indvars_iv32_push28_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B14_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi9_pop30_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi9_pop30_3_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B14_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B14_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B15.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B15_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c0_in_for_body62_s_c0_enter46134_kernel_3mm1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000_exit480_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0007ernel_3mm1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0007l_3mm1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c0_in_for_body60000ter46134_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast17718958_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going61_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_exitcond34149_pop49_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi9_pop30153_pop51_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_notcmp64151_pop50_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_j_2147_pop46_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_mul64_add44147_pop48_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i5_fpga_indvars_iv29_pop45_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_exitcond34149_push49_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi9_pop30153_push51_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notcmp64151_push50_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notexitcond62_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_j_2147_push46_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_mul64_add44147_push48_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i5_fpga_indvars_iv29_push45_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B15_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_unnamed_29_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_readdata_reg_unnamed_29_kernel_3mm6.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi8_pop47_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi8_pop47_3_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B15_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B15_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B16.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B16_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c0_in_for_body69_s_c0_enter50937_kernel_3mm1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000_exit542_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0008ernel_3mm1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0008l_3mm1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c0_in_for_body60000ter50937_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast16718354_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast17318657_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_exitcond31167_pop91_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_exitcond34150_pop86_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi8_pop47169_pop93_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi9_pop30154_pop88_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_notcmp59168_pop92_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_notcmp64152_pop87_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i2_cleanups_pop84_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i2_initerations_pop83_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_j_2147_pop46165_pop89_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_k_2145_pop82_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_mul64_add44148_pop85_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i5_fpga_indvars_iv26_pop80_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_p1025i32_mptr0000_index178166_pop90_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_exitcond31167_push91_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_exitcond34150_push86_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_lastiniteration_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi8_pop47169_push93_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi9_pop30154_push88_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notcmp59168_push92_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notcmp64152_push87_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notexitcond_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i2_cleanups_push84_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i2_initerations_push83_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_j_2147_pop46165_push89_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_k_2145_push82_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_mul64_add44148_push85_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i5_fpga_indvars_iv26_push80_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_p1025i32_mpt0000index178166_push90_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c1_in_for_body69_s_c1_enter565_kernel_3mm6.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c1_out0000_exit572_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c1_in_for_body60000enter565_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_tmp63_0146_pop81_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_tmp63_0146_push81_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B16_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_unnamed_34_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_readdata_reg_unnamed_34_kernel_3mm7.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_unnamed_35_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_readdata_reg_unnamed_35_kernel_3mm8.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B16_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B16_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B17.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B17_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_memdep_7_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi8_push47_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi8_push47_1_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B17_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B17_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B18.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B18_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi9_push30_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi9_push30_0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B18_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B18_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B19.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B19_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_iowr_bl_return_unnamed_kernel_3mm36_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B19_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B19_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B1_start.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B1_start_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_iord_bl_call_unnamed_kernel_3mm2_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c0_in_wt_entry_s_c0_enter28_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter28_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going122_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notexitcond123_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000nnamed_8_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000nnamed_9_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000nnamed_3_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000nnamed_4_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000nnamed_5_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000nnamed_6_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000nnamed_7_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B1_start_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B1_start_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B1_start_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B2_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c0_in_for_cond1_prehe0000ter26029_kernel_3mm1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000_exit262_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000ernel_3mm1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000l_3mm1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c0_in_for_cond10000ter26029_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going118_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_i_0156_pop23_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i5_fpga_indvars_iv14_pop22_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notexitcond119_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_i_0156_push23_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i5_fpga_indvars_iv14_push22_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B2_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi1_pop24_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi1_pop24_3_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B2_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B2_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B3_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c0_in_for_body3_s_c0_enter26532_kernel_3mm1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000_exit271_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0001ernel_3mm1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0001l_3mm1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c0_in_for_body30000ter26532_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025s_0000hc_mm_hosts_e19549_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000named_12_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going113_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_exitcond16131_pop35_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi1_pop24135_pop37_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_notcmp116133_pop36_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_j_0155_pop32_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_mul_add36129_pop34_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i5_fpga_indvars_iv11_pop31_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_exitcond16131_push35_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi1_pop24135_push37_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notcmp116133_push36_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notexitcond114_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_j_0155_push32_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_mul_add36129_push34_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i5_fpga_indvars_iv11_push31_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B3_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_unnamed_10_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_readdata_reg_unnamed_10_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi_pop33_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi_pop33_3_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B3_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B3_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B4.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B4_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c0_in_for_body6_s_c0_enter28135_kernel_3mm1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000_exit300_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0002ernel_3mm1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0002l_3mm1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c0_in_for_body60000ter28135_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast15718053_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast17952_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going99_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_exitcond13157_pop63_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_exitcond16132_pop58_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi1_pop24136_pop60_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi_pop33159_pop65_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_notcmp111158_pop64_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_notcmp116134_pop59_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i2_cleanups102_pop56_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i2_initerations97_pop55_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_j_0155_pop32155_pop61_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_k_0153_pop54_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_mul_add36130_pop57_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i5_fpga_indvars_iv_pop52_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_p1025i32_mptr0000_index168156_pop62_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_exitcond13157_push63_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_exitcond16132_push58_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_lastiniteration101_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi1_pop24136_push60_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi_pop33159_push65_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notcmp111158_push64_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notcmp116134_push59_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notexitcond109_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i2_cleanups102_push56_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i2_initerations97_push55_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_j_0155_pop32155_push61_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_k_0153_push54_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_mul_add36130_push57_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i5_fpga_indvars_iv_push52_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_p1025i32_mpt0000index168156_push62_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c1_in_for_body6_s_c1_enter_kernel_3mm6.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c1_in_for_body6_s_c1_enter_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_tmp_0154_pop53_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_tmp_0154_push53_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B4_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_unnamed_16_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_readdata_reg_unnamed_16_kernel_3mm1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_unnamed_17_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_readdata_reg_unnamed_17_kernel_3mm2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B4_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B4_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B5.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B5_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_memdep_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi_push33_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi_push33_1_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B5_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B5_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B6.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B6_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi1_push24_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi1_push24_0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B6_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B6_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B7.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B7_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025s_0000hc_mm_hosts_c19347_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025s_0000hc_mm_hosts_d19448_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000named_18_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000named_19_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B7_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B7_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B8.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B8_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c0_in_for_cond27_preh0000ter31530_kernel_3mm1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000_exit321_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0003ernel_3mm1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0003l_3mm1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c0_in_for_cond20000ter31530_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going92_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_i_1152_pop26_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i5_fpga_indvars_iv23_pop25_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notexitcond93_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_i_1152_push26_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i5_fpga_indvars_iv23_push25_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B8_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi5_pop27_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi5_pop27_3_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B8_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B8_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B9.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_bb_B9_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_s_c0_in_for_body29_s_c0_enter33133_kernel_3mm1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0000_exit350_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0004ernel_3mm1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_sfc_exit_s_c0_out0004l_3mm1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_sfc_logic_s_c0_in_for_body20000ter33133_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_dest_p1025s_0000hc_mm_hosts_f19650_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_ffwd_source_p10250000named_22_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going87_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_exitcond25140_pop42_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi5_pop27144_pop44_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_notcmp90142_pop43_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_j_1151_pop39_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i32_mul31_add40138_pop41_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i5_fpga_indvars_iv20_pop38_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_exitcond25140_push42_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_memdep_phi5_pop27144_push44_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notcmp90142_push43_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i1_notexitcond88_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_j_1151_push39_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i32_mul31_add40138_push41_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_push_i5_fpga_indvars_iv20_push38_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B9_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_mem_unnamed_20_kernel_3mm0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_readdata_reg_unnamed_20_kernel_3mm3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi4_pop40_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pop_i1_memdep_phi4_pop40_3_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B9_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_B9_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going113_2_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going113_2_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going118_2_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going118_2_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going122_1_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going122_1_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going61_2_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going61_2_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going66_2_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going66_2_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going73_6_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going73_6_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going87_2_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going87_2_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going92_2_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going92_2_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going99_6_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going99_6_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going_6_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_loop_limiter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_loop_limiter_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_loop_limiter_2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_loop_limiter_3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_loop_limiter_4.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_loop_limiter_5.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_loop_limiter_6.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_loop_limiter_7.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_loop_limiter_8.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_avm_to_ic.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ic_host_endpoint.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_arb_intf.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ic_intf.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ic_agent_endpoint.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ic_agent_rrp.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ic_agent_wrp.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_arb2.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/acl_ic_to_avm.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/quartus/db/ip/kernel_3mm/submodules/kernel_3mm_internal.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/3mm/test-fpga.prj/components/kernel_3mm/kernel_3mm_internal_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="kernel_3mm" as="kernel_3mm_internal_inst" />
  <messages>
   <message level="Debug" culprit="kernel_3mm">queue size: 0 starting:kernel_3mm_internal "submodules/kernel_3mm_internal"</message>
   <message level="Info" culprit="kernel_3mm_internal_inst"><![CDATA["<b>kernel_3mm</b>" instantiated <b>kernel_3mm_internal</b> "<b>kernel_3mm_internal_inst</b>"]]></message>
  </messages>
 </entity>
</deploy>
