
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000229                       # Number of seconds simulated
sim_ticks                                   229006000                       # Number of ticks simulated
final_tick                                  229006000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  80419                       # Simulator instruction rate (inst/s)
host_op_rate                                   146547                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              102916260                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448988                       # Number of bytes of host memory used
host_seconds                                     2.23                       # Real time elapsed on the host
sim_insts                                      178945                       # Number of instructions simulated
sim_ops                                        326091                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    229006000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          96256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         204288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             300544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        96256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           38272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          598                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                598                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         420320865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         892063963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1312384828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    420320865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        420320865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      167122259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            167122259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      167122259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        420320865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        892063963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1479507087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000080790750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           97                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           97                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10472                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1468                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4697                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1589                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4697                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1589                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 297344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  100160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  300608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               101696                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     51                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     229004000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4697                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1589                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    321.982070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   199.321190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.670032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          378     30.81%     30.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          319     26.00%     56.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          147     11.98%     68.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           97      7.91%     76.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           60      4.89%     81.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           45      3.67%     85.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           20      1.63%     86.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      1.79%     88.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          139     11.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1227                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           97                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.876289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.393677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     74.589049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             55     56.70%     56.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            29     29.90%     86.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             8      8.25%     94.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      1.03%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      2.06%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      2.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            97                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           97                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.134021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.127071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.492207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               90     92.78%     92.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.03%     93.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6      6.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            97                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        93696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       203648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       100160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 409142118.547112286091                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 889269276.787507772446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 437368453.228299677372                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1589                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56177250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    117512500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5456827500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37327.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36814.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3434126.81                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     86577250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               173689750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   23230000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18634.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37384.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1298.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       437.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1312.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    444.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3739                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1234                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.95                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      36430.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6311760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3335805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21434280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5778540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         17824560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             39870360                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               370560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        63614280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          422880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              158963025                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            694.143494                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            140572250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       139000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       7540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      1099250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      80754750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    139473000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2527560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1320660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                11731020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2390760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         17824560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             38826120                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1251840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        57763230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         5348160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              138983910                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            606.900736                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            140583250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2115500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       7540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     13928250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      78767250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    126655000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    229006000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   84055                       # Number of BP lookups
system.cpu.branchPred.condPredicted             84055                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7239                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                42579                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1769                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           42579                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              32303                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10276                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1701                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    229006000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       70152                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       18768                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           594                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           114                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    229006000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    229006000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       47236                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           372                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       229006000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           458013                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              88121                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         395505                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       84055                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              34072                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        278907                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   14846                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  147                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1940                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          106                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          200                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     46976                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2864                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             376844                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.964773                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.185603                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   258449     68.58%     68.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4236      1.12%     69.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     6682      1.77%     71.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    13920      3.69%     75.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     6172      1.64%     76.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    10693      2.84%     79.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3951      1.05%     80.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2734      0.73%     81.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    70007     18.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               376844                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.183521                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.863524                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    72335                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                199810                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     84275                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 13001                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7423                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 674599                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   7423                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    79449                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  142014                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5195                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     88476                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 54287                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 643345                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3289                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  12529                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    593                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  37466                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              807133                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1642542                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           970591                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             30419                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                408324                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   398809                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                161                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            117                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     54190                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                80801                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               22994                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1437                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              469                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     593506                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 300                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    503864                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1839                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          267714                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       398965                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            236                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        376844                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.337063                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.185095                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              244278     64.82%     64.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               23494      6.23%     71.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               17988      4.77%     75.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               20847      5.53%     81.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               21174      5.62%     86.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               18410      4.89%     91.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               15424      4.09%     95.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                9269      2.46%     98.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                5960      1.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          376844                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    8067     82.29%     82.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    39      0.40%     82.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.16%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.13%     82.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.02%     83.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     83.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                46      0.47%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult               56      0.57%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    883      9.01%     93.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   587      5.99%     99.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                39      0.40%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               55      0.56%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              4742      0.94%      0.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                394097     78.21%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  201      0.04%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1963      0.39%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2996      0.59%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  78      0.02%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  613      0.12%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1621      0.32%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1506      0.30%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 850      0.17%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                680      0.13%     81.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             990      0.20%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             134      0.03%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            888      0.18%     81.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                68915     13.68%     95.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               18279      3.63%     98.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            4067      0.81%     99.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1244      0.25%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 503864                       # Type of FU issued
system.cpu.iq.rate                           1.100109                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        9803                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019456                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1362122                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            833773                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       461915                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               34092                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              27812                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        15768                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 491832                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   17093                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             4050                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        35935                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8282                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           37                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           648                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7423                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   97965                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4009                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              593806                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               416                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 80801                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                22994                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                172                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    781                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2806                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             70                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2148                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6828                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 8976                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                489125                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 70089                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             14739                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        88842                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    46855                       # Number of branches executed
system.cpu.iew.exec_stores                      18753                       # Number of stores executed
system.cpu.iew.exec_rate                     1.067928                       # Inst execution rate
system.cpu.iew.wb_sent                         481152                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        477683                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    373395                       # num instructions producing a value
system.cpu.iew.wb_consumers                    612412                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.042946                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.609712                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          267749                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7369                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       335858                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.970919                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.166781                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       252658     75.23%     75.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        22393      6.67%     81.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         9993      2.98%     84.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16183      4.82%     89.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5693      1.70%     91.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3987      1.19%     92.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2539      0.76%     93.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2074      0.62%     93.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        20338      6.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       335858                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               178945                       # Number of instructions committed
system.cpu.commit.committedOps                 326091                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          59578                       # Number of memory references committed
system.cpu.commit.loads                         44866                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      36104                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      12346                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    315901                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1208                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1953      0.60%      0.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           255191     78.26%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             179      0.05%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.45%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2242      0.69%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.02%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.14%     80.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             925      0.28%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.33%     80.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            724      0.22%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.09%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          972      0.30%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          108      0.03%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          864      0.26%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           42224     12.95%     94.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13726      4.21%     98.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2642      0.81%     99.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          986      0.30%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            326091                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 20338                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       909360                       # The number of ROB reads
system.cpu.rob.rob_writes                     1229130                       # The number of ROB writes
system.cpu.timesIdled                             808                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81169                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      178945                       # Number of Instructions Simulated
system.cpu.committedOps                        326091                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.559518                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.559518                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.390699                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.390699                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   678104                       # number of integer regfile reads
system.cpu.int_regfile_writes                  401707                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     21202                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    13997                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    246129                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   170800                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  196687                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    229006000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           456.311394                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               51473                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2680                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.206343                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   456.311394                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.891233                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.891233                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          444                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            162450                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           162450                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    229006000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        50673                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           50673                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data        14128                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          14128                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        64801                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            64801                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        64801                       # number of overall hits
system.cpu.dcache.overall_hits::total           64801                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14240                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14240                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          588                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          588                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        14828                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14828                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14828                       # number of overall misses
system.cpu.dcache.overall_misses::total         14828                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    793398000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    793398000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     40058499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40058499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    833456499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    833456499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    833456499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    833456499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        64913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        64913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data        14716                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        14716                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data        79629                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        79629                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        79629                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        79629                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.219371                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.219371                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039957                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.186214                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.186214                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.186214                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.186214                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55716.151685                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55716.151685                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68126.698980                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68126.698980                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56208.288306                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56208.288306                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56208.288306                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56208.288306                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        18554                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          105                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               223                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    83.201794                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    17.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          598                       # number of writebacks
system.cpu.dcache.writebacks::total               598                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11627                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11627                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11635                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11635                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2613                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2613                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          580                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          580                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3193                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3193                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3193                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3193                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    180001500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    180001500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     38953499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     38953499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    218954999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    218954999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    218954999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    218954999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.040254                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040254                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.039413                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039413                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.040098                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.040098                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.040098                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.040098                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68886.911596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68886.911596                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67161.205172                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67161.205172                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68573.441591                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68573.441591                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68573.441591                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68573.441591                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2680                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    229006000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           460.422738                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               33636                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               993                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             33.873112                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   460.422738                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.899263                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.899263                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             95453                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            95453                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    229006000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        44878                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           44878                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        44878                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            44878                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        44878                       # number of overall hits
system.cpu.icache.overall_hits::total           44878                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2096                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2096                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2096                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2096                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2096                       # number of overall misses
system.cpu.icache.overall_misses::total          2096                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    135669998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135669998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    135669998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135669998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    135669998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135669998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        46974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        46974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        46974                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        46974                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        46974                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        46974                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.044620                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.044620                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.044620                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.044620                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.044620                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.044620                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64728.052481                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64728.052481                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64728.052481                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64728.052481                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64728.052481                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64728.052481                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1734                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.793103                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          992                       # number of writebacks
system.cpu.icache.writebacks::total               992                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          590                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          590                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          590                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          590                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          590                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          590                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1506                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1506                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1506                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1506                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1506                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1506                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    104498498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    104498498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    104498498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    104498498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    104498498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    104498498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.032060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.032060                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032060                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.032060                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032060                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69388.112882                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69388.112882                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69388.112882                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69388.112882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69388.112882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69388.112882                       # average overall mshr miss latency
system.cpu.icache.replacements                    992                       # number of replacements
system.membus.snoop_filter.tot_requests          8371                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3673                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    229006000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4118                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          598                       # Transaction distribution
system.membus.trans_dist::WritebackClean          992                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2082                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq               579                       # Transaction distribution
system.membus.trans_dist::ReadExResp              579                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1506                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2613                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         9065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13067                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       159744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       159744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       242560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       242560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  402304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4699                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002767                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052531                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4686     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4699                       # Request fanout histogram
system.membus.reqLayer2.occupancy            15633500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7975247                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy           16881500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
