#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Tue Mar 15 11:36:14 2016
# Process ID: 9488
# Log file: /home/INTRA/guyild/workspace/lab3/vivado.log
# Journal file: /home/INTRA/guyild/workspace/lab3/vivado.jou
#-----------------------------------------------------------
start_gui
create_project lab3 /home/INTRA/guyild/workspace/lab3/vivado -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
create_peripheral user.org user MYMULTIPLIER 1.0 -dir /home/INTRA/guyild/workspace/lab3/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:MYMULTIPLIER:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:MYMULTIPLIER:1.0]
write_peripheral [ipx::find_open_core user.org:user:MYMULTIPLIER:1.0]
set_property  ip_repo_paths  /home/INTRA/guyild/workspace/lab3/ip_repo/MYMULTIPLIER_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_MYMULTIPLIER_v1_0 -directory /home/INTRA/guyild/workspace/lab3/ip_repo /home/INTRA/guyild/workspace/lab3/ip_repo/MYMULTIPLIER_1.0/component.xml
update_compile_order -fileset sim_1
close [ open /home/INTRA/guyild/workspace/lab3/ip_repo/MYMULTIPLIER_1.0/hdl/multiplier.vhd w ]
add_files /home/INTRA/guyild/workspace/lab3/ip_repo/MYMULTIPLIER_1.0/hdl/multiplier.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property value_validation_type range_long [ipx::get_user_parameters size_of_multiplier_input -of_objects [ipx::current_core]]
set_property value_validation_range_minimum 2 [ipx::get_user_parameters size_of_multiplier_input -of_objects [ipx::current_core]]
set_property value_validation_range_maximum 16 [ipx::get_user_parameters size_of_multiplier_input -of_objects [ipx::current_core]]
ipgui::add_param -name {size_of_multiplier_input} -component [ipx::current_core] -display_name {Size Of Multiplier Input} -show_label {true} -show_range {true} -widget {textEdit}
ipx::infer_bus_interface multiplier_rdy_irq_out xilinx.com:signal:interrupt_rtl:1.0 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/INTRA/guyild/workspace/lab3/ip_repo/MYMULTIPLIER_1.0
create_bd_design "Lab3"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
startgroup
create_bd_cell -type ip -vlnv user.org:user:MYMULTIPLIER:1.0 MYMULTIPLIER_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins MYMULTIPLIER_0/S00_AXI]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins MYMULTIPLIER_0/multiplier_rdy_irq_out]
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files /home/INTRA/guyild/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3/Lab3.bd] -top
add_files -norecurse /home/INTRA/guyild/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3/hdl/Lab3_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
