{
  "doc_id": "ISL81401_ISL81401A",
  "source_file": "backend\\uploads\\ISL81401_ISL81401A\\ISL81401_ISL81401A.pdf",
  "num_pages": 47,
  "assets_dir": "backend\\uploads\\ISL81401_ISL81401A\\assets",
  "pages": [
    {
      "page_number": 1,
      "raw_text": "FN9310 Rev.1.01\nPage 1 of 46\nJan 27, 2022\n© 2018 Renesas Electronics\nFN9310\nRev.1.01\nJan 27, 2022\nISL81401, ISL81401A\n40V 4-Switch Synchronous Buck-Boost Controller\n DATASHEET\nThe ISL81401 and ISL81401A are 4-switch synchronous \nbuck-boost controller with peak and average current \nsensing and monitoring at both ends. The ISL81401 is a \nbidirectional device that can conduct current in both \ndirections while the ISL81401A is an unidirectional \ndevice. \nThe ISL81401 and ISL81401A use the proprietary \nbuck-boost control algorithm with valley current \nmodulation for Boost mode and peak current modulation \nfor Buck mode control. \nThe ISL81401 and ISL81401A have four independent \ncontrol loops for input and output voltages and currents. \nInherent peak current sensing at both ends and \ncycle-by-cycle current limit of this family of products \nensures high operational reliability by providing instant \ncurrent limit in fast transient conditions at either ends and \nin both directions. It also has two current monitoring pins \nat both input and output to facilitate Constant Current \n(CC) limit and other system management functions. CC \noperation down to low voltages avoids any runaway \ncondition at over load or short-circuit conditions. In \naddition to multilayer overcurrent protection, it also \nprovides full protection features such as OVP, UVP, OTP, \nand average and peak current limit on both input and \noutput to ensure high reliability in both unidirectional \nand bidirectional operation. \nThe IC is packaged in a space conscious 32 Ld \n5mmx5mm QFN package to improve thermal dissipation \nand noise immunity. The unique DE/Burst mode at \nlight-load dramatically lowers standby power \nconsumption with consistent output ripple over different \nload levels.\nFeatures\n• Single inductor 4-switch buck-boost controller\n• On-the-fly bidirectional operation with independent \ncontrol of voltage and current on both ends\n• Proprietary algorithm for smoothest mode transition\n• MOSFET drivers with adaptive shoot-through \nprotection\n• Wide input voltage range: 4.5V to 40V\n• Wide output voltage range: 0.8V to 40V\n• Supports pre-biased output with SR soft-start\n• Programmable frequency: 100kHz to 600kHz\n• Supports parallel operation current sharing with \ncascade phase interleaving\n• External sync with clock out or frequency dithering\n• External bias for higher efficiency supports 5V - 36V \ninput\n• Output and input current monitor\n• Selectable PWM mode operation between \nPWM/DE/Burst modes\n• Accurate EN/UVLO and PGOOD indicator\n• Low shut down current: 2.7µA\n• Complete protection: OCP, SCP, OVP, OTP, and UVP\n• Dual-level OCP protection with average current \nand pulse-by-pulse peak current limit\n• Selectable OCP response with either hiccup or \nconstant current mode\n• Negative pulse-by-pulse peak current limit\nApplications\n• Battery backup\n• Type-C power supply and chargers\n• Battery powered industrial applications\n• Aftermarket automotive\n• Redundant power supplies\n• Robot and drones \n• Medical equipment \n• Security surveillance \nFigure 1. Buck-Boost Power Train Topology\nQ1\nQ3\nVIN\nVOUT\nQ2\nQ4\nRs_in\nRs_out\nL\nUG1\nLG1\nUG2\nLG2\nPH1\nPH2\n",
      "images": [],
      "tables": [],
      "figure_references": [
        "Figure 1. Buck-Boost Power Train Topology"
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 2,
      "raw_text": "FN9310 Rev.1.01\nPage 2 of 46\nJan 27, 2022\nISL81401, ISL81401A\n \nFigure 2. Typical Application Diagram\nFigure 3. Efficiency (VOUT = 12V, CCM)\n,6/\u001b\u0014\u0017\u0013\u0014\u00034)1\n(;7%,$6\n9''\n66\u001275.\n57\u00126<1&\n)%B287\n3*1'\n9,1\n02'(\n(1\u001289/2\n6*1'\n9&&\u00189\n&203\n,6(1\u0010\n,6(1\u000e\n&6\u0010\n&6\u000e\n3+$6(\u0015\n/*\u0014\n3+$6(\u0014\n8*\u0014\n%227\u0014\n8*\u0015\n%227\u0015\n/*\u0015\u0012\n2&B02'(\n9''\n9''\n3//B&203\n9,1\n9287\n)%B,1\n&/.287\u0012\n',7+(5\n,021B,1\n,021B287\n3*22'\n82\n84\n86\n88\n90\n92\n94\n96\n98\n100\n0\n1\n2\n3\n4\n5\n6\n7\n8\n9\nEfficiency (%)\nIOUT(A)\nVIN = 6V\nVIN = 9V\nVIN = 12V\nVIN = 24V\nVIN = 36V\n",
      "images": [],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p2_table1",
          "page_number": 2,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p2_table1.csv",
          "rows": 6,
          "cols": 3,
          "flavor": "lattice",
          "global_index": 0
        },
        {
          "table_id": "ISL81401_ISL81401A_p2_table2",
          "page_number": 2,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p2_table2.csv",
          "rows": 7,
          "cols": 5,
          "flavor": "lattice",
          "global_index": 1
        },
        {
          "table_id": "ISL81401_ISL81401A_p2_table3",
          "page_number": 2,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p2_table3.csv",
          "rows": 8,
          "cols": 6,
          "flavor": "lattice",
          "global_index": 2
        },
        {
          "table_id": "ISL81401_ISL81401A_p2_table4",
          "page_number": 2,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p2_table4.csv",
          "rows": 12,
          "cols": 5,
          "flavor": "lattice",
          "global_index": 3
        }
      ],
      "figure_references": [
        "Figure 2. Typical Application Diagram",
        "Figure 3. Efficiency (VOUT = 12V, CCM)"
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 3,
      "raw_text": "FN9310 Rev.1.01\nPage 3 of 46\nJan 27, 2022\nISL81401, ISL81401A\n \nContents\n1.\nOverview. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  5\n1.1\nTypical Application Schematics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  5\n1.2\nBlock Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  6\n1.3\nOrdering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  7\n2.\nPin Information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  8\n2.1\nPin Assignments  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  8\n2.2\nPin Descriptions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  9\n3.\nSpecifications. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  12\n3.1\nAbsolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  12\n3.2\nThermal Information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  12\n3.3\nRecommended Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  13\n3.4\nElectrical Specifications. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  13\n4.\nTypical Performance Curves. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  19\n5.\nFunctional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25\n5.1\nGeneral Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25\n5.2\nInternal 5.3V Linear Regulator (VDD), External Bias Supply (EXTBIAS), and 5V \nLinear Regulator (VCC5V). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25\n5.3\nEnable (EN/UVLO) and Soft-Start Operation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25\n5.4\nTracking Operation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27\n5.5\nControl Loops  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27\n5.6\nBuck-Boost Conversion Topology and Control Algorithm  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30\n5.7\nLight-Load Efficiency Enhancement  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33\n5.8\nPrebiased Power-Up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  34\n5.9\nFrequency Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  34\n5.10\nPhase Lock Loop (PLL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  34\n5.11\nFrequency Synchronization and Dithering. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35\n5.12\nGate Drivers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  36\n5.13\nPower-Good Indicator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37\n6.\nProtection Circuits. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38\n6.1\nInput Undervoltage Lockout. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38\n6.2\nVCC5V Power-On Reset (POR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38\n6.3\nOvercurrent Protection (OCP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38\n6.4\nOvervoltage Protection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39\n6.5\nOver-Temperature Protection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39\n7.\nLayout Guidelines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40\n7.1\nLayout Considerations. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40\n7.2\nGeneral EPAD Design Considerations  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  41\n",
      "images": [],
      "tables": [],
      "figure_references": [],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 4,
      "raw_text": "FN9310 Rev.1.01\nPage 4 of 46\nJan 27, 2022\nISL81401, ISL81401A\n \n8.\nComponent Selection Guideline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42\n8.1\nMOSFET Considerations. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42\n8.2\nInductor Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43\n8.3\nOutput Capacitor Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43\n8.4\nInput Capacitor Selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44\n9.\nRevision History. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45\n10.\nPackage Outline Drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  46\n",
      "images": [],
      "tables": [],
      "figure_references": [],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 5,
      "raw_text": "FN9310 Rev.1.01\nPage 5 of 46\nJan 27, 2022\nISL81401, ISL81401A\n1. Overview\n1.\nOverview\n1.1\nTypical Application Schematics\nFigure 4. ISL81401EVAL1Z (VIN = 6V to 40V, VOUT = 12V, IOUT = 8A) Evaluation Board Schematic\n9,1\n9287\n9287\n(1\n&\u001a \u0014\u0013X\n&\u0014\u0017\n\u0015\u0015\u0013S\n&\u0014\u001b\n\u0014\u0013Q\n4\u0015\n1026\n4\u0017\n1026\n&\u0017\n\u0015\u0015\u0013\u0013X\u0012\u0014\u0019Y\n4\u0016\n1026\n5\u001b\n\u0014\u0019\u001cN\n5\u001c\n\u0015\u0011\u001aN\n5\u0014\u0015\n\u0016\u0011\u0017\u001bN\n'\u0017\n&\u001c\n\u001b\u0015\u0013S\n5\u0018\n\u0015\u0016\u0011\u001aN\n&\u0014\n\u0015\u0015\u0013X\n'\u0015\n\u0019\u0013Y\n'\u0016\n\u00179\u001a\n&\u0014\u0016\n\u0014Q\n&\u0014\u0019\n\u0017\u001aQ\n8\u0014\n,6/\u001b\u0014\u0017\u0013\u0014\n1&\n\u0014\n)%B,1\n\u0015\n9&&\u00189\n\u0016\n1&\n\u0017\n57\u00126<1&\n\u0018\n3//B&203\n\u0019\n&/.287\u0012',7+(5\n\u001a\n66\u001275.\n\u001b\n&203\n\u001c\n)%B287\n\u0014\u0013\n,021B287\n\u0014\u0014\n02'(\n\u0014\u0015\n,6(1\u0010\n\u0014\u0016\n,6(1\u000e\n\u0014\u0017\n3*22'\n\u0014\u0018\n8*\u0015\n\u0014\u0019\n3+$6(\u0015\n\u0014\u001a\n%227\u0015\n\u0014\u001b\n/*\u0015\u00122&B02'(\n\u0014\u001c\n9''\n\u0015\u0013\n3*1'\n\u0015\u0014\n/*\u0014\n\u0015\u0015\n%227\u0014\n\u0015\u0016\n3+$6(\u0014\n\u0015\u0017\n8*\u0014\n\u0015\u0018\n(;7%,$6\n\u0015\u0019\n9,1\n\u0015\u001a\n&6\u000e\n\u0015\u001b\n&6\u0010\n\u0015\u001c\n(1B89/2\n\u0016\u0013\n,021B,1\n\u0016\u0014\n1&\n\u0016\u0015\n(3$'B6*1'\n\u0016\u0016\n5\u0014\u0014\n\u0014\u0013N\n5\u0015\u0014\n\u0014\u0013\n5\u0017\n\u0016\u001a\u0011\u0017.\n'\u0014\n\u0019\u0013Y\n&\u0014\u0015\n\u0015\u0015Q\n5\u0014\u001a\n\u0014\n&\u0014\u001a\n\u0014\u0013Q\n&\u0015\u0014\n\u0014\u0013Q\n/\u0014\n\u0017\u0011\u001aX+\n5\u0014\u0016\n\u0017\u001b\u0011\u001aN\n&\u001b\n\u0014\u0013Q\n&\u0015\u0013\n\u0014\u0013Q\n&\u0014\u0013\n\u0016\u0016Q\n5\u001a\n\u0015\u0013N\n&\u0014\u0014\n\u0013\u0011\u0017\u001aX\n&\u0014\u001c\n\u0014\u0013X\n5\u0014\u001c\n\u0014\n5\u0016\n\u0014\u0018\u0017N\n&\u0019\n\u0014\u0013X\n5\u0014\u0013\n\u0017\u0016\u0011\u0015N\n5\u0014\u0018\n\u0018\u0011\u0014N\n&\u0015\u0015\n\u0017\u001aQ\n5\u0014\u001b\n\u0014\n&\u0015\u0016\n\u0013\u0011\u0014X\n5\u0015\u0013\n\u0018\u0011\u0014N\n&\u0015\n\u0014Q\n5\u0014\u0017\n\u0014N\n5\u0014\n\u0016P\n&\u0014\u0018\n\u0015\u0015\u0013S\n5\u0014\u0019\n\u0014\n&\u0018\n\u0013\u0011\u0017\u001aX\n5\u0015\n\u0017P\n4\u0014\n1026\n",
      "images": [],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p5_table1",
          "page_number": 5,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p5_table1.csv",
          "rows": 5,
          "cols": 5,
          "flavor": "lattice",
          "global_index": 4
        },
        {
          "table_id": "ISL81401_ISL81401A_p5_table2",
          "page_number": 5,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p5_table2.csv",
          "rows": 10,
          "cols": 7,
          "flavor": "lattice",
          "global_index": 5
        },
        {
          "table_id": "ISL81401_ISL81401A_p5_table3",
          "page_number": 5,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p5_table3.csv",
          "rows": 7,
          "cols": 7,
          "flavor": "lattice",
          "global_index": 6
        },
        {
          "table_id": "ISL81401_ISL81401A_p5_table4",
          "page_number": 5,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p5_table4.csv",
          "rows": 9,
          "cols": 11,
          "flavor": "lattice",
          "global_index": 7
        },
        {
          "table_id": "ISL81401_ISL81401A_p5_table5",
          "page_number": 5,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p5_table5.csv",
          "rows": 9,
          "cols": 7,
          "flavor": "lattice",
          "global_index": 8
        }
      ],
      "figure_references": [
        "Figure 4. ISL81401EVAL1Z (VIN = 6V to 40V, VOUT = 12V, IOUT = 8A) Evaluation Board Schematic"
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 6,
      "raw_text": "FN9310 Rev.1.01\nPage 6 of 46\nJan 27, 2022\nISL81401, ISL81401A\n1. Overview\n1.2\nBlock Diagram\nFigure 5. Block Diagram\nOVP\nHICCUPOCP\nFB_OUT\nPGOOD EN/UVLO\nVIN\nVDD\nEXTBIAS\nFB_OUT\nSS/TRK\nCS+\n2µA\nSS/TRK\nSS/TRK\n+\n_\n+\n_ 0.8V\nREF\nSlope-Comp Ramp\nGenerator Clock\nRT\nSYNC\nEPAD\nPWM\nVOUT\nVIN\nIMON_OUT\nVCC5V\nLDO\nLDO\nLDO\nVDD\nBOOT1\nUG1\nPHASE1\nLG1\nPGND\nAdaptive Dead Time\nBoot Refresh\nLogic\nVDD\nBOOT2\nUG2\nPHASE2\nLG2\nOC_MODE\nPGND\nAdaptive Dead Time\nBoot Refresh\nLogic\nGM1\nCOMP\nCS-\nA1\nSlope\nCompensation\nBuck-Boost Logic\nPWM Logic\nDEM Burst Logic\nPWM\nComparator\n+\n_\nCOMP\nCOMP\nISEN+\nISEN-\nA2\n+\n_\nVOUT\nPulse-by-Pulse Peak Current\nLimit \n+\n_\nPWM\nBuck\nPWM\nBoost\nFB_IN\nCLKOUT\nDITHER\n+\n_\n+\n_ 0.8V\nREF\nGM2\n1.2V\nGM3\nGM4\nIMON_IN\nPLL_COMP\nSGND\nMODE\nMODE\nPulse-by-Pulse Negative Peak \nCurrent Limit\nPGND\n+\n_\nEnable POR\nBias Supplies\nReference\nFault Latch\n",
      "images": [],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p6_table1",
          "page_number": 6,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p6_table1.csv",
          "rows": 2,
          "cols": 2,
          "flavor": "lattice",
          "global_index": 9
        }
      ],
      "figure_references": [
        "Figure 5. Block Diagram"
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 7,
      "raw_text": "FN9310 Rev.1.01\nPage 7 of 46\nJan 27, 2022\nISL81401, ISL81401A\n1. Overview\n1.3\nOrdering Information\nPart Number\n(Notes 2, 3)\nPart Marking\nCarrier Type \n(Note 1)\nPackage Description\n(RoHS Compliant)\nPkg. Dwg. #\nTemp. Range\nISL81401FRZ\n81401\nFRZ\nTube\n32 Ld 5x5 QFN\nL32.5x5B\n-40 to +125°C\nISL81401FRZ-T \nReel, 6k\nISL81401FRZ-T7A \nReel, 250\nISL81401AFRZ\n81401A\nFRZ\nTube\nISL81401AFRZ-T \nReel, 6k\nISL81401AFRZ-T7A \nReel, 250\nISL81401EVAL1Z\nISL81401 Evaluation Board \nISL81401AEVAL1Z\nISL81401A Evaluation Board \nNotes:\n1. See TB347 for details about reel specifications.\n2. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and \n100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free \nsoldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free \nrequirements of IPC/JEDEC J STD-020.\n3. For Moisture Sensitivity Level (MSL), refer to the ISL81401 and ISL81401A product information pages. For more information \nabout MSL, see TB363.\nTable 1. Summary of Key Differences \nDevice\nVIN \nOp/Maximum \n(V)\nVDD (V)\nCurrent \nDirection\nParallelable\nDithering\nRemoved Pins\nPin 12\nISL81401\n40/45\n5.3\nBidirectional\nYes\nYes\nBSTEN, CLKEN\nMODE\nISL81401A\n40/45\n5.3\nUnidirectional\nNo\nNo\nBSTEN, CLKEN, \nFB_IN, CLKOUT\nMODE\nISL81601\n60/70\n8\nBidirectional\nYes\nYes\nNone\nOV\n",
      "images": [],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p7_table1",
          "page_number": 7,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p7_table1.csv",
          "rows": 9,
          "cols": 6,
          "flavor": "lattice",
          "global_index": 10
        },
        {
          "table_id": "ISL81401_ISL81401A_p7_table2",
          "page_number": 7,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p7_table2.csv",
          "rows": 4,
          "cols": 8,
          "flavor": "lattice",
          "global_index": 11
        }
      ],
      "figure_references": [],
      "table_references": [
        "Table 1. Summary of Key Differences "
      ],
      "references": []
    },
    {
      "page_number": 8,
      "raw_text": "FN9310 Rev.1.01\nPage 8 of 46\nJan 27, 2022\nISL81401, ISL81401A\n2. Pin Information\n2.\nPin Information\n2.1\nPin Assignments\nISL81401\n32 Ld 5x5 QFN\nTop View\nEXTBIAS\nVDD\nRT/SYNC\nFB_OUT\nPGOOD\nPHASE2\nPGND\nLG1\nPHASE1\nUG1\nBOOT1\nVIN\nCOMP\nEPAD\nVCC5V\nPLL_COMP\nISEN-\nISEN+\nCS+\nCS-\nUG2\nBOOT2\nLG2/OC_MODE\n\u0015\u001b\n\u0015\u001a\n\u0015\u0019\n\u0015\u0018\n24\n22\n23\n15\n16\n17\n18\n19\n20\n21\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\nFB_IN\nIMON_OUT\nCLKOUT/DITHER\nEN/UVLO\nIMON_IN\n29\n30\n31\n32\nSS/TRK\nNC\nSGND\nMODE\nNC\nNC\n",
      "images": [],
      "tables": [],
      "figure_references": [],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 9,
      "raw_text": "FN9310 Rev.1.01\nPage 9 of 46\nJan 27, 2022\nISL81401, ISL81401A\n2. Pin Information\n2.2\nPin Descriptions\nISL81401A\n32 Ld 5x5 QFN\nTop View\nPin \nNumber\nPin Name\n(ISL81401)\nPin Name\n(ISL81401A)\nFunction\n1\nNC\nNC\nNo connection pin.\n2\nFB_IN\nNC\nInput voltage feedback pin for reverse direction operation. Use a resistor divider to feed the \ninput voltage back to this pin. When the input voltage drops to the pin voltage below 0.8V, the \ninternal control loop reduces the duty cycle to sink in current from output to input to keep the pin \nvoltage regulated at 0.8V.\nKeep the pin voltage below 0.3V to disable the reverse direction operation.\nWhen the reverse operation function is not used, tie this pin to VCC5V or SGND to set up the \nphase shift for the interleaving parallel operation.\n3\nVCC5V\nVCC5V\nOutput of the internal 5V linear regulator. This output supplies bias for the IC. The VCC5V pin \nmust always be decoupled to SGND with a minimum of 4.7µF ceramic capacitor placed very \nclose to the pin.\n4\nNC\nNC\nNo connection pin.\nEXTBIAS\nVDD\nRT/SYNC\nFB_OUT\nPGOOD\nPHASE2\nPGND\nLG1\nPHASE1\nUG1\nBOOT1\nVIN\nCOMP\nEPAD\nVCC5V\nPLL_COMP\nISEN-\nISEN+\nCS+\nCS-\nUG2\nBOOT2\nLG2/OC_MODE\n\u0015\u001b\n\u0015\u001a\n\u0015\u0019\n\u0015\u0018\n24\n22\n23\n15\n16\n17\n18\n19\n20\n21\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\nNC\nIMON_OUT\nNC\nEN/UVLO\nIMON_IN\n\u0015\u001c\n\u0016\u0013\n\u0016\u0014\n32\nSS/TRK\nNC\nSGND\nMODE\nNC\nNC\n",
      "images": [],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p9_table1",
          "page_number": 9,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p9_table1.csv",
          "rows": 5,
          "cols": 4,
          "flavor": "lattice",
          "global_index": 12
        }
      ],
      "figure_references": [],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 10,
      "raw_text": "FN9310 Rev.1.01\nPage 10 of 46\nJan 27, 2022\nISL81401, ISL81401A\n2. Pin Information\n5\nRT/SYNC\nRT/SYNC\nA resistor from this pin to ground adjusts the default switching frequency from 100kHz to \n600kHz. The default switching frequency of the PWM controller is determined by the resistor RT \nas shown in Equation 1.\nwhere fSW is the switching frequency in MHz.\nWhen this pin is open or tied to VCC5V, the fSW is set to 100kHz. When this pin is tied to GND, \nthe fSW is set to 550kHz. \nWhen an external clock signal is applied to this pin, the internal frequency is synchronized to the \nexternal clock frequency.\n6\nPLL_COMP\nPLL_COMP\nCompensation pin for the internal PLL circuit. A compensation network shown in the “Typical \nApplication Diagram” on page 2 is required. RPLL(2.7kΩ), CPLL1 (10nF), and CPLL2 (820pF) are \nrecommended.\n7\nCLKOUT/\nDITHER\nNC\nDual function pin. When a capacitor is not connected to this pin, it provides a clock signal to \nsynchronize the other ISL81401. The phase shift of the clock signal is set by the FB_IN and \nIMON_IN pin voltages.\nWhen a capacitor is connected to this pin, the clock out function is disabled and the frequency \ndither function is enabled before the soft-start. The capacitor is charged and discharged by \ninternal current sources. As the voltage on the pin ramps up and down, the oscillator frequency \nis modulated between –15% and +15% of the nominal frequency set by the RT resistor. The \nfrequency dither function is disabled in the external Sync mode or if the RT pin is open or \nshorted.\n8\nSS/TRK\nSS/TRK\nDual function pin. When used for soft-starting control, a soft-start capacitor is connected from \nthis pin to ground. A regulated 2µA soft-starting current charges up the soft-start capacitor and \nramps up the pin voltage. The pin voltage sets the reference of the output voltage control loop \nduring soft-start. The value of the soft-start capacitor sets the output voltage ramp up slope.\nWhen used for tracking control, an external supply rail is configured as the master and the \noutput voltage of the master supply is applied to this pin using a resistor divider. The output \nvoltage tracks the master supply voltage.\n9\nCOMP\nCOMP\nVoltage error GM amplifier output. It sets the reference of the inner current loop. The feedback \ncompensation network is connected between the COMP and SGND pins. When the COMP pin \nis pulled below 1V, the PWM duty cycle reduces to 0%.\n10\nFB_OUT\nFB_OUT\nOutput voltage feedback input. Connect FB_OUT to a resistive voltage divider between the \noutput and SGND to adjust the output voltage. The FB_OUT pin voltage is regulated to the \ninternal 0.8V reference.\n11\nIMON_OUT\nIMON_OUT\nOutput current monitor. The current from this pin is proportional to the differential voltage \nbetween the ISEN+ and ISEN- pins. Connect a resistor and capacitor network between the pin \nand SGND to make the pin voltage proportional to the average output current. When the pin \nvoltage reaches 1.2V, the internal average current limit loop reduces the output voltage to keep \nthe output current constant when constant current OCP mode is set or the converter shuts down \nwhen hiccup OCP mode is set.\nIn DEM Burst mode, when this pin voltage is less than 840mV, the controller runs in Burst mode. \nWhen this pin voltage is higher than 880mV, the controller exits Burst mode. When a higher \nresistance on this pin is used to set its voltage higher than 880mV at no load condition, the \ncontroller runs in DEM mode with no burst operation.\n12\nMODE\nMODE\nInput pin. Forces CCM when low or floating and allows DEM when high.\n13\nISEN-\nISEN-\nOutput current sense signal negative input pin.\n14\nISEN+\nISEN+\nOutput current sense signal positive input pin.\n15\nPGOOD\nPGOOD\nOpen-drain logic output used to indicate the status of output voltage. This pin is pulled low when \nthe output is not within ±10% of the nominal voltage or the EN pin is pulled low.\n16\nUG2\nUG2\nHigh-side MOSFET gate driver output controlled by the boost PWM signal.\n17\nPHASE2\nPHASE2\nPhase node connection of the boost converter. This pin is connected to the junction of the upper \nMOSFET’s source, filter inductor, and lower MOSFET’s drain of the boost converter.\nPin \nNumber\nPin Name\n(ISL81401)\nPin Name\n(ISL81401A)\nFunction\nRT\n34.7\nfSW\n-----------\n4.78\n–\n\n\n\n\nk\n\n=\n(EQ. 1)\n",
      "images": [],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p10_table1",
          "page_number": 10,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p10_table1.csv",
          "rows": 14,
          "cols": 4,
          "flavor": "lattice",
          "global_index": 13
        }
      ],
      "figure_references": [],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 11,
      "raw_text": "FN9310 Rev.1.01\nPage 11 of 46\nJan 27, 2022\nISL81401, ISL81401A\n2. Pin Information\n18\nBOOT2\nBOOT2\nBootstrap pin to provide bias for the boost high-side driver. The positive terminal of the \nbootstrap capacitor connects to this pin. Connect a bootstrap diode between this pin and VDD \nto create the bias for the high-side driver. The BOOT2 to PHASE2 voltage is monitored \ninternally. When the voltage drops to 3.9V at no switching condition, a minimum off-time pulse is \nissued to turn off UG2 and turn on LG2 to refresh the bootstrap capacitor and maintain the \nhigh-side driver bias voltage.\n19\nLG2/\nOC_MODE\nLG2/\nOC_MODE\nLow-side MOSFET gate driver output controlled by the boost PWM signal and OCP mode set \npin. The OCP mode is set by a resistor connected between the pin and ground during the \ninitiation stage before soft-start. During the initiation stage, the pin sources out 10µA current to \nset the voltage on the pin. If the pin voltage is less than 0.3V, the OCP is set to constant current \nmode. If the pin voltage is higher than 0.3V, the OCP is set to Hiccup mode.\n20\nVDD\nVDD\nOutput of the internal 5.3V linear regulator supplied by either VIN or EXTBIAS. This output \nsupplies bias for the IC low-side drivers and the boot circuitries for the high-side drivers. The \nVDD pin must always be decoupled to the PGND pin with a minimum 4.7µF ceramic capacitor \nplaced very close to the pin.\n21\nPGND\nPGND\nPower ground connection. This pin should be connected to the sources of the lower MOSFETs \nand the (-) terminals of the VDD decoupling capacitors.\n22\nLG1\nLG1\nLow-side MOSFET gate driver output controlled by the PWM Buck signal.\n23\nBOOT1\nBOOT1\nBootstrap pin to provide bias for the buck high-side driver. The positive terminal of the bootstrap \ncapacitor connects to this pin. Connect a bootstrap diode between this pin and VDD to create \nthe bias for the high-side driver. The BOOT1 to PHASE1 voltage is monitored internally. When \nthe voltage drops to 3.9V at no switching condition, a minimum off-time pulse is issued to turn \noff UG1 and turn on LG1 to refresh the bootstrap capacitor and maintain the high-side driver \nbias voltage.\n24\nPHASE1\nPHASE1\nPhase node connection of the buck converter. This pin is connected to the junction of the upper \nMOSFET’s source, filter inductor, and lower MOSFET’s drain of the buck converter.\n25\nUG1\nUG1\nHigh-side MOSFET gate driver output controlled by the buck PWM signal.\n26\nEXTBIAS\nEXTBIAS\nExternal bias input for the optional VDD LDO. There is an internal switch to disconnect the VIN \nLDO when EXTBIAS voltage is higher than typical 4.8V. Decouple this pin to ground with a \n10µF ceramic capacitor when it is in use, otherwise tie this pin to ground. DO NOT float this pin.\n27\nVIN\nVIN\nTie this pin to the input rail using a 5Ω to 10Ω resistor. It provides power to the internal LDO for \nVDD. Decouple this pin with a small ceramic capacitor (10nF to 1µF) to ground. \n28\nCS+\nCS+\nInput current sense signal positive input pin.\n29\nCS-\nCS-\nInput current sense signal negative input pin.\n30\nEN/\nUVLO\nEN/\nUVLO\nThis pin provides enable/disable and accurate UVLO functions. The output is disabled when the \npin is pulled to ground. When the voltage on the pin reaches 1.3V, the VDD and VCC5V LDOs \nbecome active. When the voltage on the pin reaches 1.8V, the PWM modulator is enabled. \nWhen the pin is floating, it is enabled in default by internal pull-up.\n31\nIMON_IN\nIMON_IN\nInput current monitor. The current from this pin is proportional to the differential voltage between \nthe CS+ and CS- pins. Connect a resistor and capacitor network between the pin and SGND to \nmake the pin voltage proportional to the average input current. When the pin voltage reaches \n1.2V, the internal average current limit loop reduces the output voltage to keep the input current \nconstant when constant current OCP mode is set or the converter shuts down when hiccup \nOCP mode is set.\nWhen the input current monitor function is not used, tie this pin to VCC5V or SGND to set up the \nphase shift for interleaving parallel operation.\n32\nNC\nNC\nNo connection pin.\n-\nSGND\nEPAD\nSGND\nEPAD\nSmall-signal ground common to all control circuitry. Route this pin separately from the high \ncurrent ground (PGND). SGND and PGND can be tied together if there is one solid ground \nplane with no noisy currents around the chip. All voltage levels are measured with respect to this \npin. \nEPAD at ground potential. EPAD is connected to SGND internally. However, it is highly \nrecommended to solder it directly to the ground plane for better thermal performance and noise \nimmunity.\nPin \nNumber\nPin Name\n(ISL81401)\nPin Name\n(ISL81401A)\nFunction\n",
      "images": [],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p11_table1",
          "page_number": 11,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p11_table1.csv",
          "rows": 17,
          "cols": 4,
          "flavor": "lattice",
          "global_index": 14
        }
      ],
      "figure_references": [],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 12,
      "raw_text": "FN9310 Rev.1.01\nPage 12 of 46\nJan 27, 2022\nISL81401, ISL81401A\n3. Specifications\n3.\nSpecifications\n3.1\nAbsolute Maximum Ratings\nCAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can\nadversely impact product reliability and result in failures not covered by warranty.\n3.2\nThermal Information\nNotes:\n4. JA is measured in free air with the component mounted on a high-effective thermal conductivity test board with direct attach \nfeatures. See TB379.\n5. For JC, the case temperature location is the center of the exposed metal pad on the package underside.\nParameter\nMinimum\nMaximum\nUnit\nVCC5V, EN/UVLO, FB_IN to GND\n-0.3\n+5.9\nV\nVDD to GND\n-0.3\n+9\nV\nEXTBIAS to GND\n-0.3 \n+40\nV\nVIN, CS+, CS-, ISEN+, ISEN- to GND\n-0.3\n +45\nV\nBOOT1, 2/UG1, 2 to PHASE1, 2\n-0.3\nVDD + 0.3\nV\nPHASE1, 2 to GND\n-5 (<20ns)/\n-0.3 (DC) \n+45 \nV\nMODE, FB_OUT, SS/TRK, COMP, RT/SYNC, PLL_COMP, \nCLKOUT/DITHER, PGOOD, IMON_IN, IMON_OUT to GND\n-0.3\nVCC5V + 0.3\nV\nLG1, LG2/OC_MODE to GND\n-0.3\nVDD + 0.3\nV\nCS+ to CS- and ISEN+ to ISEN-\n-0.3\n+0.3\nV\nVCC5V, VDD Short-Circuit to GND Duration\n1\ns\nESD Ratings\nValue\nUnit\nHuman Body Model (Tested per JS-001-2017)\n2\nkV\nMachine Model (Tested per JESD22-A115C)\n150\nV\nCharge Device Model (Tested per JS-002-2014)\n1.5\nkV\nLatch-Up (Tested per JESD78E; Class II, Level A, +125°C (TJ))\n100\nmA\nThermal Resistance (Typical)\nJA (°C/W)\nJC (°C/W)\n32 Ld QFN Package (Notes 4, 5)\n29\n1.2\nParameter\nMinimum\nMaximum\nUnit\nJunction Temperature\n-55\n+150\n°C\nOperating Temperature\n-40\n+125\n°C\nStorage Temperature Range\n-65\n+150\n°C\nPb-Free Reflow Profile\nsee TB493\n",
      "images": [],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p12_table1",
          "page_number": 12,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p12_table1.csv",
          "rows": 16,
          "cols": 4,
          "flavor": "lattice",
          "global_index": 15
        },
        {
          "table_id": "ISL81401_ISL81401A_p12_table2",
          "page_number": 12,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p12_table2.csv",
          "rows": 5,
          "cols": 2,
          "flavor": "lattice",
          "global_index": 16
        }
      ],
      "figure_references": [],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 13,
      "raw_text": "FN9310 Rev.1.01\nPage 13 of 46\nJan 27, 2022\nISL81401, ISL81401A\n3. Specifications\n3.3\nRecommended Operating Conditions\n3.4\nElectrical Specifications\nParameter\nMinimum\nMaximum\nUnit\nTemperature\n-40\n+125\n°C\nVIN to GND\n4.5\n40\nV\nVCC5V, EN/UVLO, FB_IN to GND\n0\n5.25\nV\nVDD to GND\n0\n5.6\nV\nEXTBIAS to GND\n0\n36\nV\nRecommended operating conditions unless otherwise noted. Refer to “Block Diagram” on page 6 and “Typical Application Schematics” \non page 5. VIN = 4.5V to 40V, or VDD = 5.3V ±10%, C_VCC5V = 4.7µF, TA = -40°C to +125°C, Typical values are at TA = +25°C, unless \notherwise specified. Boldface limits apply across the operating temperature range, -40°C to +125°C. \nParameter\nSymbol\nTest Conditions\nMin\n(Note 6)\nTyp\nMax\n(Note 6)\nUnit\nVIN Supply\nInput Voltage Range\nVIN\n4.5 \n40.0\nV\nVIN Supply Current \nShutdown Current (Note 7)\nIVINQ\nEN = 0V, PGOOD is floating\n2.7\n6.0\nµA\nOperating Current (Note 8)\nIVINOP\nPGOOD is floating\n4.7\n6.0\nmA\nVCC5V Supply\nInternal LDO Output Voltage\nVCC5V\nVIN = 8V, IL = 0mA \n4.70\n5.10\n5.25\nV\nVIN = 40V, IL = 0mA \n4.70\n5.10\n5.25\nV\nVIN = 4.5V, IL = 5mA\n4.00\n4.25\nV\nVIN > 5.6V, IL = 10mA\n4.65\n5.00\nV \nMaximum Supply Current of \nInternal LDO \nIVCC_MAX\nVVCC5V = 0V, VIN = 8V\n120\nmA \nVDD Supply\nInternal LDO Output Voltage \nVDD\nVIN = 12V, EXTBIAS = 0V, IL = 0mA \n5\n5.3\n5.6\nV\nVIN = 40V, EXTBIAS = 0V, IL = 0mA \n5\n5.3\n5.6\nV\nVIN = 4.5V, EXTBIAS = 12V, IL = 0mA \n5\n5.3\n5.6\nV\nVIN = 40V, EXTBIAS = 12V, IL = 0mA \n5\n5.3\n5.6\nV\nVIN = 4.5V, EXTBIAS = 0V, IL = 30mA\n3.9\n4.3\nV\nVIN = 4.5V, EXTBIAS = 7.8V, IL = 30mA\n4.8\n5.2\nV\nVIN > 8.6V, EXTBIAS = 0V, IL = 75mA\n4.8\n5.2\nV \nVIN = 4.5V, EXTBIAS > 9.0V, IL = 75mA\n4.8\n5.2\nV \nMaximum Supply Current of \nInternal LDO \nIVDD_MAX\nVVDD = 0V, EXTBIAS = 0V, VIN = 12V\n120\nmA \nVVDD = 4.5V, EXTBIAS = 12V, VIN = 4.5V\n160\nmA \nEXTBIAS Supply\nSwitch Over Threshold Voltage, \nRising\nVEXT_THR\nEXTBIAS voltage\n4.5\n4.8\n5\nV\nSwitch Over Threshold Voltage, \nFalling\nVEXT_THF\nEXTBIAS voltage\n4.25\n4.45\n4.7\nV\n",
      "images": [],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p13_table1",
          "page_number": 13,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p13_table1.csv",
          "rows": 6,
          "cols": 4,
          "flavor": "lattice",
          "global_index": 17
        },
        {
          "table_id": "ISL81401_ISL81401A_p13_table2",
          "page_number": 13,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p13_table2.csv",
          "rows": 26,
          "cols": 7,
          "flavor": "lattice",
          "global_index": 18
        }
      ],
      "figure_references": [],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 14,
      "raw_text": "FN9310 Rev.1.01\nPage 14 of 46\nJan 27, 2022\nISL81401, ISL81401A\n3. Specifications\nVIN UVLO\nVIN Rising UVLO Threshold (Note 10)\nVUVLOTHR\nVIN voltage, 0mA on VCC5V and VDD\n3.20\n3.50\n3.85\nV\nVIN Falling UVLO Threshold\nVUVLOTHF\nVIN voltage, 0mA on VCC5V and VDD\n3.0\n3.2\n3.4\nV\nVCC5V Power-On Reset\nVCC5V Rising POR Threshold\nVPORTHR\nVCC5V voltage, 0mA on VCC5V and VDD\n3.7\n4.0\n4.3\nV\nVCC5V Falling POR Threshold\nVPORTHF\nVCC5V voltage, 0mA on VCC5V and VDD\n3.30\n3.55\n3.75\nV\nEN/UVLO Threshold\nEN Rise Threshold\nVENSS_THR\nVIN > 5.6V\n0.75\n1.05\n1.30\nV\nEN Fall Threshold\nVENSS_THF\nVIN > 5.6V\n0.60\n0.90\n1.10\nV\nEN Hysteresis\nVENSS_HYST\nVIN > 5.6V\n70\n150\n300\nmV\nUVLO Rise Threshold\nVUVLO_THR\nVIN > 5.6V\n1.77\n1.80\n1.83\nV\nUVLO Hysteresis Current\nIUVLO_HYST\nVIN = 12V, EN/UVLO = 1.815V\n2.5\n4.2\n5.5\nµA\nSoft-Start Current\nSS/TRK Soft-Start Charge Current\nISS\nSS/TRK = 0V\n2.00\nµA\nDefault Internal Minimum Soft-Starting\nDefault Internal Output Ramping Time\ntSS_MIN\nSS/TRK open\n1.7\nms\nPower-Good Monitors\nPGOOD Upper Threshold\nVPGOV\n107\n109\n112\n%\nPGOOD Lower Threshold\nVPGUV\n87\n90\n92\n%\nPGOOD Low Level Voltage\nVPGLOW\nI_SINK = 2mA\n0.35\nV\nPGOOD Leakage Current\nIPGLKG\nPGOOD = 5V\n0\n150\nnA\nPGOOD Timing\nVOUT Rising Threshold to PGOOD \nRising (Note 9)\ntPGR\n1.1\n5\nms\nVOUT Falling Threshold to PGOOD \nFalling\ntPGF\n80\nµs\nReference Section\nInternal Voltage Loop Reference \nVoltage\nVREFV\n0.800\nV\nReference Voltage Accuracy\nTA = 0°C to +85°C\n-0.75\n+0.75\n%\nTA = -40°C to +125°C\n-1.00\n+1.00\n%\nInternal Current Loop Reference \nVoltage\nVREFI\n1.200\nV\nReference Voltage Accuracy\nTA = 0°C to +85°C\n-0.75\n+0.75\n%\nTA = -40°C to +125°C\n-1.00\n+1.00\n%\nPWM Controller Error Amplifiers\nFB_OUT Pin Bias Current\nIFBOUTLKG\n-50\n0\n+50\nnA\nFB_OUT Error Amp GM\nGm1\n1.75\nmS\nFB_OUT Error Amp Voltage Gain\nAV1\n82\ndB\nFB_OUT Error Amp Gain-BW Product\nGBW1\n8\nMHz\nRecommended operating conditions unless otherwise noted. Refer to “Block Diagram” on page 6 and “Typical Application Schematics” \non page 5. VIN = 4.5V to 40V, or VDD = 5.3V ±10%, C_VCC5V = 4.7µF, TA = -40°C to +125°C, Typical values are at TA = +25°C, unless \notherwise specified. Boldface limits apply across the operating temperature range, -40°C to +125°C.  (Continued)\nParameter\nSymbol\nTest Conditions\nMin\n(Note 6)\nTyp\nMax\n(Note 6)\nUnit\n",
      "images": [],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p14_table1",
          "page_number": 14,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p14_table1.csv",
          "rows": 37,
          "cols": 7,
          "flavor": "lattice",
          "global_index": 19
        }
      ],
      "figure_references": [],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 15,
      "raw_text": "FN9310 Rev.1.01\nPage 15 of 46\nJan 27, 2022\nISL81401, ISL81401A\n3. Specifications\nFB_OUT Error Amp Output Current \nCapability\n±310\nµA\nCOMP Max High Voltage\nVCOMP_HIGH\nFB_OUT = 0V\n3.8\nV\nCOMP Min Low Voltage\nVCOMP_LOW\nFB_OUT = 1V\n0.01\nV\nFB_IN Pin Bias Current\nIFBINLKG\n-50\n0\n+50\nnA\nFB_IN Error Amp GM\nGm2\n12 \nµS\nFB_IN Error Amp Voltage Gain\nAV2\n72\ndB\nFB_IN Error Amp Gain-BW Product\nGBW2\n5\nMHz\nFB_IN Active Range (Note 10)\nVFB_IN_ACT\nVCC5V = 5V\n0\n4.3\nV\nFB_IN Logic Low Threshold (Note 10)\nVFB_IN_L\n0.2\nV\nFB_IN Logic High Threshold (Note 10)\nVFB_IN_H\nVCC5V = 5V\n4.7\nV\nPWM Regulator\nBuck Mode Minimum Off-Time\ntOFF_MIN1\n220\nns \nBuck Mode Minimum On-Time\ntON_MIN1\n100\nns\nBoost Mode Minimum Off-Time\ntOFF_MIN2\n180\nns \nBoost Mode Minimum On-Time\ntON_MIN2\n140\nns\nBuck Mode Peak-to-Peak Sawtooth \nAmplitude\nDVRAMP1\nVIN = VOUT = 12V, fSW = 300kHz\n1.0\nV\nBoost Mode Peak-to-Peak Sawtooth \nAmplitude\nDVRAMP2\nVIN = VOUT = 12V, fSW = 300kHz\n0.93\nV\nBuck Mode Ramp Offset\nVROFFSET1\n0.88\n0.95\n1.11\nV\nBoost Mode Ramp Offset\nVROFFSET2\n2.84\n3.15\n3.7\nV\nCurrent Sense, Current Monitors, and Average Current Loop\nInput Current Sense Differential \nVoltage Range\nVCS+ - VCS-\n-80\n+150\nmV\nInput Current Sense Common-Mode \nVoltage Range\nCMIRCS\n0\n40\nV\nIMON_IN Offset Current\nICSOFFSET\nCS+ = CS- = 12V\n17.5\n20\n22\nµA\nInput Current Sense Voltage to \nIMON_IN Current Source Gain\nGmCS\n12V common-mode voltage applied to \nCS+/- pins, 0 to 40mV differential voltage\n170\n200\n220\nµS\nIMON_IN Error Amp GM\nGm3\n12 \nµS\nIMON_IN Error Amp Voltage Gain\nAV3\n72\ndB\nIMON_IN Active Range (Note 10)\nVIMON_IN_ACT\nVCC5V = 5V\n0\n4.3\nV\nIMON_IN Logic High Threshold \n(Note 10)\nVIMON_IN_H\nVCC5V = 5V\n4.7\nV\nIMON_IN Error Amp Gain-BW \nProduct\nGBW3\n5\nMHz\nOutput Current Sense Differential \nVoltage Range\nVISEN+- VISEN-\n-80\n+150\nmV\nOutput Current Sense \nCommon-Mode Voltage Range\nCMIRISEN\n0\n40\nV\nIMON_OUT Offset Current\nIISENOFFSET\nISEN+ = ISEN- = 12V\n17.5\n20\n22\nµA\nRecommended operating conditions unless otherwise noted. Refer to “Block Diagram” on page 6 and “Typical Application Schematics” \non page 5. VIN = 4.5V to 40V, or VDD = 5.3V ±10%, C_VCC5V = 4.7µF, TA = -40°C to +125°C, Typical values are at TA = +25°C, unless \notherwise specified. Boldface limits apply across the operating temperature range, -40°C to +125°C.  (Continued)\nParameter\nSymbol\nTest Conditions\nMin\n(Note 6)\nTyp\nMax\n(Note 6)\nUnit\n",
      "images": [],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p15_table1",
          "page_number": 15,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p15_table1.csv",
          "rows": 33,
          "cols": 7,
          "flavor": "lattice",
          "global_index": 20
        }
      ],
      "figure_references": [],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 16,
      "raw_text": "FN9310 Rev.1.01\nPage 16 of 46\nJan 27, 2022\nISL81401, ISL81401A\n3. Specifications\nIMON_OUT Current\nISEN+ = 12V. ISEN- = 11.96V\n25.5\n27.6\n29\nµA\nOutput Current Sense Voltage to \nIMON_OUT Current Source Gain\nGmISEN\n12V common-mode voltage applied to \nISEN+/- pins, 0mV to 40mV differential \nvoltage\n170\n200\n220\nµS\nIMON_OUT Error Amp GM\nGm4\n12 \nµS\nIMON_OUT Error Amp Voltage Gain\nAV4\n72\ndB\nIMON_OUT Error Amp Gain-BW \nProduct\nGBW4\n5\nMHz\nSwitching Frequency and Synchronization\nSwitching Frequency\nfSW\nRT = 144kΩ\n220\n245\n265\nkHz\nRT = 72kΩ\n420\n450\n485\nkHz\nRT Open or to VCC5V\n90\n120\n145\nkHz\nRT = 0V\n470\n575\n650\nkHz\nRT Voltage\nVRT\nRT = 72kΩ\n580\nmV\nSYNC Synchronization Range\nfSYNC\n140\n600\nkHz\nSYNC Input Logic High\nVSYNCH\n3.2\nV\nSYNC Input Logic Low\nVSYNCL\n0.5\nV\nClock Output and Frequency Dither\nCLKOUT Output High\nVCLKH\nISOURCE = 1mA, VCC5V = 5V\n4.55\nV\nCLKOUT Output Low\nVCLKL\nISINK = 1mA\n0.3\nV\nCLKOUT Frequency\nfCLK\nRT = 72kΩ\n420\n450\n485\nkHz\nDither Mode Setting Current Source\nIDITHER_MODE_SO\n10\nµA\nDither Mode Setting Threshold Low\nVDITHER_MODE_L\n0.26\nV\nDither Mode Setting Threshold High\nVDITHER_MODE_H\n0.34\nV\nDither Source Current\nIDITHERSO\n8\nµA\nDither Sink Current\nIDITHERSI\n10\nµA\nDither High Threshold Voltage\nVDITHERH\n2.2\nV\nDither Low Threshold Voltage\nVDITHERL\n1.05\nV\nDiode Emulation Mode Detection \nMODE Input Logic High\n3.2\nV\nMODE Input Logic High\n1\nV\nBuck Mode Diode Emulation Phase \nThreshold (Note 11)\nVCROSS1\nVIN = 12V\n2\nmV\nBoost Mode Diode Emulation Shunt \nThreshold (Note 12)\nVCROSS2\nVIN = 12V\n-2\nmV\nDiode Emulation Burst Mode\nBurst Mode Enter Threshold\nVIMONOUTBSTEN\nIMON_OUT pin voltage\n0.815\n0.84\n0.855\nV\nBurst Mode Exit Threshold\nVMONOUTBSTEX\nIMON_OUT pin voltage\n0.86\n0.88\n0.89\nV\nBurst Mode Peak Current Limit Input \nShunt Set Point\nVBST-CS\nVCS+ - VCS-, 12V common-mode voltage \napplied to CS+/- pins\n16\n27\n39\nmV\nRecommended operating conditions unless otherwise noted. Refer to “Block Diagram” on page 6 and “Typical Application Schematics” \non page 5. VIN = 4.5V to 40V, or VDD = 5.3V ±10%, C_VCC5V = 4.7µF, TA = -40°C to +125°C, Typical values are at TA = +25°C, unless \notherwise specified. Boldface limits apply across the operating temperature range, -40°C to +125°C.  (Continued)\nParameter\nSymbol\nTest Conditions\nMin\n(Note 6)\nTyp\nMax\n(Note 6)\nUnit\n",
      "images": [],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p16_table1",
          "page_number": 16,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p16_table1.csv",
          "rows": 35,
          "cols": 7,
          "flavor": "lattice",
          "global_index": 21
        }
      ],
      "figure_references": [],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 17,
      "raw_text": "FN9310 Rev.1.01\nPage 17 of 46\nJan 27, 2022\nISL81401, ISL81401A\n3. Specifications\nBurst Mode Peak FB Voltage Limit \nSet Point\nVBST-VFB-UTH\n0.82\nV\nBurst Mode Exit FB Voltage Set Point\nVBST-VFB-LTH\n0.78\nV\nPWM Gate Drivers \nDriver 1, 2 BOOT Refresh Trip \nVoltage\nVBOOTRF1,2\nBOOT voltage - PHASE voltage\n3.45\n3.9\n4.35\nV\nDriver 1, 2 Source and Upper Sink \nCurrent \nIGSRC1,2\n2000\nmA\nDriver 1, 2 Lower Sink Current \nIGSNK1,2\n3000\nmA\nDriver 1, 2 Upper Drive Pull-Up \nRUG_UP1,2\n2.2\nΩ\nDriver 1, 2 Upper Drive Pull-Down \nRUG_DN1,2\n1.7\nΩ\nDriver 1, 2 Lower Drive Pull-Up \nRLG_UP1,2\n3\nΩ\nDriver 1, 2 Lower Drive Pull-Down\nRLG_DN\n2\nΩ\nDriver 1, 2 Upper Drive Rise Time \ntGR_UP\nCOUT = 1000pF\n10\nns \nDriver 1, 2 Upper Drive Fall Time \ntGF_UP\nCOUT = 1000pF\n10\nns \nDriver 1, 2 Lower Drive Rise Time \ntGR_DN\nCOUT = 1000pF\n10\nns \nDriver 1, 2 Lower Drive Fall Time \ntGF_DN\nCOUT = 1000pF\n10\nns \nOvervoltage Protection\nOutput OVP Threshold\nVOVTH_OUT\n112\n114\n116\n%\nOvercurrent Protection\nLG2/OC_MODE Current Source\nIMODELG2\n7.5\n10\n12.5\nµA\nLG2/OC_MODE Threshold Low\nVMODETHLOC\n0.26\nV\nLG2/OC_MODE Threshold High\nVMODETHHOC\n0.34\nV\nPulse-by-Pulse Peak Current Limit \nInput Shunt Set Point\nVOCSET-CS\nVCS+ - VCS-, 12V common-mode voltage \napplied to CS+/- pins\n73\n83\n93\nmV\nHiccup Peak Current Limit Input \nShunt Set Point\nVOCSET-CS-HIC\nVCS+ - VCS-\n100\nmV\nPulse-by-Pulse Negative Peak \nCurrent Limit Output Shunt Set Point\nVOCSET-ISEN\nVISEN+ - VISEN-, 12V common-mode \nvoltage applied to ISEN+/- pins\n-70\n-59\n-48\nmV\nHiccup and Current Input Constant \nLimit Set Point\nVIMONINCC\nIMON_IN Pin Voltage\n1.185\n1.2\n1.215\nV\nInput Constant and Hiccup Current \nLimit Set Point at CS+/- Input\nVAVOCP_CS\nVCS+ - VCS-, 12V common-mode applied \nto CS+/- pins, RIMON_IN = 40.2k, \nTJ = -40°C to +125°C\n44\n51\n64\nmV\nVCS+ - VCS-, 12V common-mode applied \nto CS+/- pins, RIMON_IN = 40.2k, \nTJ = -40°C to +85°C\n44\n51\n60\nmV\nOutput Constant and Hiccup Current \nLimit Set Point\nVIMONOUTCC\nIMON_OUT Pin Voltage\n1.185\n1.2\n1.215\nV\nRecommended operating conditions unless otherwise noted. Refer to “Block Diagram” on page 6 and “Typical Application Schematics” \non page 5. VIN = 4.5V to 40V, or VDD = 5.3V ±10%, C_VCC5V = 4.7µF, TA = -40°C to +125°C, Typical values are at TA = +25°C, unless \notherwise specified. Boldface limits apply across the operating temperature range, -40°C to +125°C.  (Continued)\nParameter\nSymbol\nTest Conditions\nMin\n(Note 6)\nTyp\nMax\n(Note 6)\nUnit\n",
      "images": [],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p17_table1",
          "page_number": 17,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p17_table1.csv",
          "rows": 28,
          "cols": 7,
          "flavor": "lattice",
          "global_index": 22
        }
      ],
      "figure_references": [],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 18,
      "raw_text": "FN9310 Rev.1.01\nPage 18 of 46\nJan 27, 2022\nISL81401, ISL81401A\n3. Specifications\nOutput Constant and Hiccup Current \nLimit Set Point at ISEN+/- Input\nVAVOCP_ISEN\nVISEN+ - VISEN-, 12V common-mode\napplied to ISEN+/- pins,\nRIMON_OUT = 40.2k, TJ = -40°C to +125°C\n44\n51\n64\nmV\nVISEN+ - VISEN-, 12V common-mode \napplied to ISEN+/- pins, \nRIMON_OUT = 40.2k, TJ = -40°C to +85°C\n44\n51\n60\nmV\nHiccup OCP Off-Time\ntHICC_OFF\n50\nms\nOver-Temperature\nOver-Temperature Shutdown\nTOT-TH\n160\n°C\nOver-Temperature Hysteresis\nTOT-HYS\n15\n°C\nNotes:\n6. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by \ncharacterization and are not production tested.\n7. This is the total shutdown current with VIN = 5.6V and 40V.\n8. Operating current is the supply current consumed when the device is active but not switching. It does not include gate drive \ncurrent.\n9. When soft-start time is less than 4.5ms, tPGR increases. With internal soft-start (the fastest soft-start time), tPGR increases close \nto its max limit 5ms.\n10. Compliance to datasheet limits is assured by one or more methods: production test, characterization, and/or design.\n11. Threshold voltage at the PHASE1 pin for turning off the buck bottom MOSFET during DE mode.\n12. Threshold voltage between the ISEN+ and ISEN- pins for turning off the boost top MOSFET during DE mode.\nRecommended operating conditions unless otherwise noted. Refer to “Block Diagram” on page 6 and “Typical Application Schematics” \non page 5. VIN = 4.5V to 40V, or VDD = 5.3V ±10%, C_VCC5V = 4.7µF, TA = -40°C to +125°C, Typical values are at TA = +25°C, unless \notherwise specified. Boldface limits apply across the operating temperature range, -40°C to +125°C.  (Continued)\nParameter\nSymbol\nTest Conditions\nMin\n(Note 6)\nTyp\nMax\n(Note 6)\nUnit\n",
      "images": [],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p18_table1",
          "page_number": 18,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p18_table1.csv",
          "rows": 7,
          "cols": 7,
          "flavor": "lattice",
          "global_index": 23
        }
      ],
      "figure_references": [],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 19,
      "raw_text": "FN9310 Rev.1.01\nPage 19 of 46\nJan 27, 2022\nISL81401, ISL81401A\n4. Typical Performance Curves\n4.\nTypical Performance Curves\nOscilloscope plots are taken using the ISL81401EVAL1Z evaluation board, VIN = 9V to 40V, VOUT = 12V, IOUT = 10A, unless otherwise \nnoted. \nFigure 6. Shutdown Current vs Temperature\nFigure 7. Quiescent Current vs Temperature \nFigure 8. VDD Load Regulation at 12V Input\nFigure 9. VDD Line Regulation at 20mA Load\nFigure 10. VCC5V Load Regulation at 12VIN\nFigure 11. VCC5V Line Regulation at 20mA Load\n0.0\n0.5\n1.0\n1.5\n2.0\n2.5\n3.0\n3.5\n4.0\n4.5\n5.0\n-60\n-40\n-20\n0\n20\n40\n60\n80\n100\n120\n140\nShutdown Current (μA)\nTemperature (°C)\nVin = 12V\nVin = 40V\nVin = 4.5V\nVin = 5.6V\n4.0\n4.1\n4.2\n4.3\n4.4\n4.5\n4.6\n4.7\n-60\n-40\n-20\n0\n20\n40\n60\n80\n100\n120\n140\nQuiescent Current (mA)\nTemperature (°V)\nVin = 12V\nVin = 40V\nVin = 4.5V\nVin = 5.6V\n0\n1\n2\n3\n4\n5\n6\n0\n20\n40\n60\n80\n100\n120\n140\nVDD (V)\nLoad Current (mA)\nVIN = 12V, Vextbias = 0\nVIN = 4.5V, Vextbias = 12V\n4.0\n4.2\n4.4\n4.6\n4.8\n5.0\n5.2\n5.4\n0\n10\n20\n30\n40\n50\nVDD (V)\nVIN, Vextbias (V)\nVDD vs VIN\nVDD Vs Vextbias\n0\n1\n2\n3\n4\n5\n6\n0\n20\n40\n60\n80\n100\n120\nVCC5V (V)\nLoad Current (mA)\n4.4\n4.5\n4.6\n4.7\n4.8\n4.9\n5.0\n5.1\n4.4\n4.6\n4.8\n5.0\n5.2\n5.4\n5.6\nVCC5V (V)\nVDD (V)\n",
      "images": [],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p19_table1",
          "page_number": 19,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p19_table1.csv",
          "rows": 6,
          "cols": 3,
          "flavor": "lattice",
          "global_index": 24
        },
        {
          "table_id": "ISL81401_ISL81401A_p19_table2",
          "page_number": 19,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p19_table2.csv",
          "rows": 13,
          "cols": 9,
          "flavor": "lattice",
          "global_index": 25
        },
        {
          "table_id": "ISL81401_ISL81401A_p19_table3",
          "page_number": 19,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p19_table3.csv",
          "rows": 8,
          "cols": 5,
          "flavor": "lattice",
          "global_index": 26
        },
        {
          "table_id": "ISL81401_ISL81401A_p19_table4",
          "page_number": 19,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p19_table4.csv",
          "rows": 8,
          "cols": 8,
          "flavor": "lattice",
          "global_index": 27
        },
        {
          "table_id": "ISL81401_ISL81401A_p19_table5",
          "page_number": 19,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p19_table5.csv",
          "rows": 7,
          "cols": 6,
          "flavor": "lattice",
          "global_index": 28
        },
        {
          "table_id": "ISL81401_ISL81401A_p19_table6",
          "page_number": 19,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p19_table6.csv",
          "rows": 6,
          "cols": 7,
          "flavor": "lattice",
          "global_index": 29
        }
      ],
      "figure_references": [
        "Figure 6. Shutdown Current vs Temperature",
        "Figure 7. Quiescent Current vs Temperature ",
        "Figure 8. VDD Load Regulation at 12V Input",
        "Figure 9. VDD Line Regulation at 20mA Load",
        "Figure 10. VCC5V Load Regulation at 12VIN",
        "Figure 11. VCC5V Line Regulation at 20mA Load"
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 20,
      "raw_text": "FN9310 Rev.1.01\nPage 20 of 46\nJan 27, 2022\nISL81401, ISL81401A\n4. Typical Performance Curves\nFigure 12. Switching Frequency vs Temperature\nFigure 13. Switching Frequency vs VIN, RT = 144k\nFigure 14. 0.8V Reference Voltage vs Temperature\nFigure 15. 1.2V Reference Voltage vs Temperature\nFigure 16. Normalized Output Voltage vs Voltage on \nSoft-Start Pin\nFigure 17. Input Current IIN (DC) vs IMON_IN Pin Voltage,\nRS_IN = 3mΩ, RIM_IN = 37.4k\nOscilloscope plots are taken using the ISL81401EVAL1Z evaluation board, VIN = 9V to 40V, VOUT = 12V, IOUT = 10A, unless otherwise \nnoted.  (Continued)\n200\n250\n300\n350\n400\n450\n500\n-50\n0\n50\n100\n150\nSwitching Frequency (kHz)\nTemperature (°C)\nRT= 72kΩ\nRT= 144kΩ\n231\n232\n233\n234\n235\n236\n237\n238\n239\n240\n241\n0\n10\n20\n30\n40\n50\nfSW (kHz)\nVIN (V)\n0.792\n0.794\n0.796\n0.798\n0.800\n0.802\n0.804\n0.806\n0.808\n-50\n0\n50\n100\n150\n0.8V Reference Voltage (V)\nTemperature (°C)\n1.195\n1.196\n1.197\n1.198\n1.199\n1.200\n1.201\n1.202\n1.203\n1.204\n1.205\n-50\n0\n50\n100\n150\n1.2V Reference Voltage (V)\nTemperature (°C)\n0\n20\n40\n60\n80\n100\n120\n0.0\n0.5\n1.0\n1.5\n2.0\n2.5\n3.0\n3.5\nNormalized Output Voltate (% )\nSoft-Start Pin Voltage (V)\n0.60\n0.65\n0.70\n0.75\n0.80\n0.85\n0.90\n0.95\n1.00\n0\n2\n4\n6\n8\n10\nV_IMON_IN (V)\nIIN 㸦A)\nTA = +25°C\nTA = +125°C\nTA = -40°C\n",
      "images": [],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p20_table1",
          "page_number": 20,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p20_table1.csv",
          "rows": 10,
          "cols": 6,
          "flavor": "lattice",
          "global_index": 30
        },
        {
          "table_id": "ISL81401_ISL81401A_p20_table2",
          "page_number": 20,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p20_table2.csv",
          "rows": 7,
          "cols": 4,
          "flavor": "lattice",
          "global_index": 31
        },
        {
          "table_id": "ISL81401_ISL81401A_p20_table3",
          "page_number": 20,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p20_table3.csv",
          "rows": 10,
          "cols": 4,
          "flavor": "lattice",
          "global_index": 32
        },
        {
          "table_id": "ISL81401_ISL81401A_p20_table4",
          "page_number": 20,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p20_table4.csv",
          "rows": 8,
          "cols": 4,
          "flavor": "lattice",
          "global_index": 33
        },
        {
          "table_id": "ISL81401_ISL81401A_p20_table5",
          "page_number": 20,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p20_table5.csv",
          "rows": 7,
          "cols": 5,
          "flavor": "lattice",
          "global_index": 34
        },
        {
          "table_id": "ISL81401_ISL81401A_p20_table6",
          "page_number": 20,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p20_table6.csv",
          "rows": 6,
          "cols": 7,
          "flavor": "lattice",
          "global_index": 35
        }
      ],
      "figure_references": [
        "Figure 12. Switching Frequency vs Temperature",
        "Figure 13. Switching Frequency vs VIN, RT = 144k",
        "Figure 14. 0.8V Reference Voltage vs Temperature",
        "Figure 15. 1.2V Reference Voltage vs Temperature",
        "Figure 16. Normalized Output Voltage vs Voltage on ",
        "Figure 17. Input Current IIN (DC) vs IMON_IN Pin Voltage,"
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 21,
      "raw_text": "FN9310 Rev.1.01\nPage 21 of 46\nJan 27, 2022\nISL81401, ISL81401A\n4. Typical Performance Curves\nFigure 18. Output Current IOUT (DC) vs IMON_OUT \nPin Voltage, RS_OUT = 4mΩ, RIM_OUT = 43.2k\nFigure 19. CCM Mode Efficiency\nFigure 20. DEM Mode Efficiency\nFigure 21. CCM Load Regulation at +25°C\nFigure 22. CCM Line Regulation at 10A Load +25°C\nFigure 23. Boost Mode Waveforms, VIN = 6V, IOUT = 8A, \nCCM Mode\nOscilloscope plots are taken using the ISL81401EVAL1Z evaluation board, VIN = 9V to 40V, VOUT = 12V, IOUT = 10A, unless otherwise \nnoted.  (Continued)\n0.6\n0.7\n0.8\n0.9\n1.0\n1.1\n1.2\n1.3\n0\n2\n4\n6\n8\n10\nV_IMON_OUT (V)\nIOUT(A)\nTA = +25°C\nTA = +125°C\nTA = -40°C\n70\n75\n80\n85\n90\n95\n100\n0.0\n1.6\n3.2\n4.8\n6.4\n8.0\nEfficiency (%)\nIOUT (A)\nVIN = 6V\nVIN = 9V\nVIN = 12V\nVIN = 24V\nVIN = 36V\n70\n75\n80\n85\n90\n95\n100\n0\n1\n2\n3\n4\n5\n6\n7\n8\nEfficiency (%)\nIOUT (A)\nVIN = 6V\nVIN = 9V\nVIN = 12V\nVIN = 24V\nVIN = 36V\n11.80\n11.85\n11.90\n11.95\n12.00\n12.05\n12.10\n12.15\n12.20\n0\n1\n2\n3\n4\n5\n6\n7\n8\nVOUT (V)\nIOUT (A)\nVIN = 6V\nVIN = 9V\nVIN = 12V\nVIN = 24V\nVIN = 36V\n11.90\n11.91\n11.92\n11.93\n11.94\n11.95\n11.96\n11.97\n11.98\n11.99\n12.00\n5\n10\n15\n20\n25\n30\n35\nVOUT (V)\nVIN (V)\n4µs/Div\nPHASE1 5V/Div\nPHASE2 10V/Div\nVOUT 200mV/Div\nIL 10A/Div\n",
      "images": [
        {
          "image_id": "ISL81401_ISL81401A_p21_img1",
          "page_number": 21,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\images\\ISL81401_ISL81401A_p21_img1.png",
          "width": 1024,
          "height": 655,
          "ext": "png",
          "type": "unknown",
          "title": null
        }
      ],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p21_table1",
          "page_number": 21,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p21_table1.csv",
          "rows": 10,
          "cols": 5,
          "flavor": "lattice",
          "global_index": 36
        },
        {
          "table_id": "ISL81401_ISL81401A_p21_table2",
          "page_number": 21,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p21_table2.csv",
          "rows": 8,
          "cols": 4,
          "flavor": "lattice",
          "global_index": 37
        },
        {
          "table_id": "ISL81401_ISL81401A_p21_table3",
          "page_number": 21,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p21_table3.csv",
          "rows": 10,
          "cols": 2,
          "flavor": "lattice",
          "global_index": 38
        },
        {
          "table_id": "ISL81401_ISL81401A_p21_table4",
          "page_number": 21,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p21_table4.csv",
          "rows": 10,
          "cols": 8,
          "flavor": "lattice",
          "global_index": 39
        },
        {
          "table_id": "ISL81401_ISL81401A_p21_table5",
          "page_number": 21,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p21_table5.csv",
          "rows": 11,
          "cols": 7,
          "flavor": "lattice",
          "global_index": 40
        }
      ],
      "figure_references": [
        "Figure 18. Output Current IOUT (DC) vs IMON_OUT ",
        "Figure 19. CCM Mode Efficiency",
        "Figure 20. DEM Mode Efficiency",
        "Figure 21. CCM Load Regulation at +25°C",
        "Figure 22. CCM Line Regulation at 10A Load +25°C",
        "Figure 23. Boost Mode Waveforms, VIN = 6V, IOUT = 8A, "
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 22,
      "raw_text": "FN9310 Rev.1.01\nPage 22 of 46\nJan 27, 2022\nISL81401, ISL81401A\n4. Typical Performance Curves\nFigure 24. Buck-Boost Mode Waveforms,\nVIN = 12V, IOUT = 8A, CCM Mode\nFigure 25. Buck Mode Waveforms, VIN = 40V, IOUT = 8A,\nCCM Mode\nFigure 26. DEM Mode Waveforms, VIN = 6V, IOUT = 0.01A\nFigure 27. Burst Mode Waveforms, VIN = 6V, IOUT = 0.1A\nFigure 28. Burst Mode Waveforms, VIN = 12V, IOUT = 0.1A\nFigure 29. Burst Mode Waveforms, VIN = 40V, IOUT = 0.1A\nOscilloscope plots are taken using the ISL81401EVAL1Z evaluation board, VIN = 9V to 40V, VOUT = 12V, IOUT = 10A, unless otherwise \nnoted.  (Continued)\n4µs/Div\nPHASE1 10V/Div\nPHASE2 10V/Div\nVOUT 200mV/Div\nIL 10A/Div\n4µs/Div\nPHASE1 50V/Div\nPHASE2 10V/Div\nVOUT 200mV/Div\nIL 10A/Div\n4µs/Div\nPHASE1 5V/Div\nVOUT 50mV/Div\nIL 1A/Div\nPHASE2 10V/Div\n2ms/Div\nPHASE1 5V/Div\nVOUT 200mV/Div\nIL 10A/Div\nPHASE2 10V/Div\n2ms/Div\nPHASE1 10V/Div\nVOUT 200mV/Div\nIL 10A/Div\nPHASE2 10V/Div\nPHASE1 50V/Div\nVOUT 200mV/Div\nIL 10A/Div\nPHASE2 10V/Div\n2ms/Div\n",
      "images": [
        {
          "image_id": "ISL81401_ISL81401A_p22_img1",
          "page_number": 22,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\images\\ISL81401_ISL81401A_p22_img1.png",
          "width": 1024,
          "height": 655,
          "ext": "png",
          "type": "unknown",
          "title": null
        },
        {
          "image_id": "ISL81401_ISL81401A_p22_img2",
          "page_number": 22,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\images\\ISL81401_ISL81401A_p22_img2.png",
          "width": 1024,
          "height": 654,
          "ext": "png",
          "type": "unknown",
          "title": null
        },
        {
          "image_id": "ISL81401_ISL81401A_p22_img3",
          "page_number": 22,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\images\\ISL81401_ISL81401A_p22_img3.png",
          "width": 1024,
          "height": 654,
          "ext": "png",
          "type": "unknown",
          "title": null
        },
        {
          "image_id": "ISL81401_ISL81401A_p22_img4",
          "page_number": 22,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\images\\ISL81401_ISL81401A_p22_img4.png",
          "width": 1024,
          "height": 654,
          "ext": "png",
          "type": "unknown",
          "title": null
        },
        {
          "image_id": "ISL81401_ISL81401A_p22_img5",
          "page_number": 22,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\images\\ISL81401_ISL81401A_p22_img5.png",
          "width": 1024,
          "height": 653,
          "ext": "png",
          "type": "unknown",
          "title": null
        },
        {
          "image_id": "ISL81401_ISL81401A_p22_img6",
          "page_number": 22,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\images\\ISL81401_ISL81401A_p22_img6.png",
          "width": 1024,
          "height": 653,
          "ext": "png",
          "type": "unknown",
          "title": null
        }
      ],
      "tables": [],
      "figure_references": [
        "Figure 24. Buck-Boost Mode Waveforms,",
        "Figure 25. Buck Mode Waveforms, VIN = 40V, IOUT = 8A,",
        "Figure 26. DEM Mode Waveforms, VIN = 6V, IOUT = 0.01A",
        "Figure 27. Burst Mode Waveforms, VIN = 6V, IOUT = 0.1A",
        "Figure 28. Burst Mode Waveforms, VIN = 12V, IOUT = 0.1A",
        "Figure 29. Burst Mode Waveforms, VIN = 40V, IOUT = 0.1A"
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 23,
      "raw_text": "FN9310 Rev.1.01\nPage 23 of 46\nJan 27, 2022\nISL81401, ISL81401A\n4. Typical Performance Curves\nFigure 30. Load Transient, VIN = 6V, IOUT = 0A to 8A, \n2.5A/µs, CCM\nFigure 31. Load Transient, VIN = 12V, IOUT = 0A to 8A, \n2.5A/µs, CCM\nFigure 32. Load Transient, VIN = 40V IOUT = 0A to 8A, \n2.5A/µs, CCM\nFigure 33. Line Transient, VIN = 6V to 40V, 1V/ms, \nIOUT = 0A\nFigure 34. Line Transient, VIN = 40V to 6V, 0.5V/ms, \nIOUT = 0A\nFigure 35. Start-Up Waveform, VIN = 6V IO = 8A, CCM\nOscilloscope plots are taken using the ISL81401EVAL1Z evaluation board, VIN = 9V to 40V, VOUT = 12V, IOUT = 10A, unless otherwise \nnoted.  (Continued)\nVOUT 200mV/Div\nIOUT 5A/Div\n2ms/Div\nVOUT 200mV/Div\nIOUT 5A/Div\n2ms/Div\n2ms/Div\nVOUT 200mV/Div\nIL 5A/Div\nVOUT 200mV/Div\nIL 10A/Div\nVIN 20V/Div\n10ms/Div\nVOUT 200mV/Div\nIL 10A/Div\nVIN 20V/Div\n20ms/Div\n4ms/Div\nPHASE1 5V/Div\nPHASE2 10V/Div\nVOUT 5V/Div\nIL 10A/Div\n",
      "images": [
        {
          "image_id": "ISL81401_ISL81401A_p23_img1",
          "page_number": 23,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\images\\ISL81401_ISL81401A_p23_img1.png",
          "width": 1024,
          "height": 654,
          "ext": "png",
          "type": "unknown",
          "title": null
        },
        {
          "image_id": "ISL81401_ISL81401A_p23_img2",
          "page_number": 23,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\images\\ISL81401_ISL81401A_p23_img2.png",
          "width": 1024,
          "height": 653,
          "ext": "png",
          "type": "unknown",
          "title": null
        },
        {
          "image_id": "ISL81401_ISL81401A_p23_img3",
          "page_number": 23,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\images\\ISL81401_ISL81401A_p23_img3.png",
          "width": 1024,
          "height": 652,
          "ext": "png",
          "type": "unknown",
          "title": null
        },
        {
          "image_id": "ISL81401_ISL81401A_p23_img4",
          "page_number": 23,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\images\\ISL81401_ISL81401A_p23_img4.png",
          "width": 1024,
          "height": 653,
          "ext": "png",
          "type": "unknown",
          "title": null
        },
        {
          "image_id": "ISL81401_ISL81401A_p23_img5",
          "page_number": 23,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\images\\ISL81401_ISL81401A_p23_img5.png",
          "width": 1024,
          "height": 653,
          "ext": "png",
          "type": "unknown",
          "title": null
        },
        {
          "image_id": "ISL81401_ISL81401A_p23_img6",
          "page_number": 23,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\images\\ISL81401_ISL81401A_p23_img6.png",
          "width": 1024,
          "height": 653,
          "ext": "png",
          "type": "unknown",
          "title": null
        }
      ],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p23_table1",
          "page_number": 23,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p23_table1.csv",
          "rows": 6,
          "cols": 1,
          "flavor": "lattice",
          "global_index": 41
        }
      ],
      "figure_references": [
        "Figure 30. Load Transient, VIN = 6V, IOUT = 0A to 8A, ",
        "Figure 31. Load Transient, VIN = 12V, IOUT = 0A to 8A, ",
        "Figure 32. Load Transient, VIN = 40V IOUT = 0A to 8A, ",
        "Figure 33. Line Transient, VIN = 6V to 40V, 1V/ms, ",
        "Figure 34. Line Transient, VIN = 40V to 6V, 0.5V/ms, ",
        "Figure 35. Start-Up Waveform, VIN = 6V IO = 8A, CCM"
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 24,
      "raw_text": "FN9310 Rev.1.01\nPage 24 of 46\nJan 27, 2022\nISL81401, ISL81401A\n4. Typical Performance Curves\nFigure 36. Start-Up Waveform, VIN = 12V IO = 8A, CCM\nFigure 37. Start-Up Waveform, VIN = 40V IO = 8A, CCM\nFigure 38. OCP Response, Output Short-Circuited from \nNo Load to Ground and Released, CCM Mode, VIN = 12V\nFigure 39. Constant Voltage (CV) and\nConstant Current (CC) Operation\nFigure 40. Bi-Directional Operation\nVIN = 18V, VIN Regulation at 6V, Remove VIN DC Source with 1A Load Applied on Input Terminals\nOscilloscope plots are taken using the ISL81401EVAL1Z evaluation board, VIN = 9V to 40V, VOUT = 12V, IOUT = 10A, unless otherwise \nnoted.  (Continued)\n4ms/Div\nPHASE1 10V/Div\nPHASE2 10V/Div\nVOUT 5V/Div\nIL 10A/Div\n4ms/Div\nPHASE1 50V/Div\nPHASE2 10V/Div\nVOUT 5V/Div\nIL 10A/Div\n40ms/Div\nPHASE1 10V/Div\nPHASE2 10V/Div\nVOUT 5V/Div\nIL 20A/Div\n0\n2\n4\n6\n8\n10\n12\n14\n0\n2\n4\n6\n8\n10\n12\nVOUT (V)\nIOUT (A)\nVIN = 6V\nVIN = 12V\nVIN = 40V\nVIN 5V/Div\nVOUT 10V/Div\n4ms/Div\nIL 20A/Div\n",
      "images": [
        {
          "image_id": "ISL81401_ISL81401A_p24_img1",
          "page_number": 24,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\images\\ISL81401_ISL81401A_p24_img1.png",
          "width": 1024,
          "height": 653,
          "ext": "png",
          "type": "unknown",
          "title": null
        },
        {
          "image_id": "ISL81401_ISL81401A_p24_img2",
          "page_number": 24,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\images\\ISL81401_ISL81401A_p24_img2.png",
          "width": 1024,
          "height": 654,
          "ext": "png",
          "type": "unknown",
          "title": null
        },
        {
          "image_id": "ISL81401_ISL81401A_p24_img3",
          "page_number": 24,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\images\\ISL81401_ISL81401A_p24_img3.png",
          "width": 1024,
          "height": 654,
          "ext": "png",
          "type": "unknown",
          "title": null
        },
        {
          "image_id": "ISL81401_ISL81401A_p24_img4",
          "page_number": 24,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\images\\ISL81401_ISL81401A_p24_img4.png",
          "width": 1024,
          "height": 654,
          "ext": "png",
          "type": "unknown",
          "title": null
        }
      ],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p24_table1",
          "page_number": 24,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p24_table1.csv",
          "rows": 8,
          "cols": 1,
          "flavor": "lattice",
          "global_index": 42
        },
        {
          "table_id": "ISL81401_ISL81401A_p24_table2",
          "page_number": 24,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p24_table2.csv",
          "rows": 7,
          "cols": 1,
          "flavor": "lattice",
          "global_index": 43
        },
        {
          "table_id": "ISL81401_ISL81401A_p24_table3",
          "page_number": 24,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p24_table3.csv",
          "rows": 7,
          "cols": 6,
          "flavor": "lattice",
          "global_index": 44
        }
      ],
      "figure_references": [
        "Figure 36. Start-Up Waveform, VIN = 12V IO = 8A, CCM",
        "Figure 37. Start-Up Waveform, VIN = 40V IO = 8A, CCM",
        "Figure 38. OCP Response, Output Short-Circuited from ",
        "Figure 39. Constant Voltage (CV) and",
        "Figure 40. Bi-Directional Operation"
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 25,
      "raw_text": "FN9310 Rev.1.01\nPage 25 of 46\nJan 27, 2022\nISL81401, ISL81401A\n5. Functional Description\n5.\nFunctional Description\n5.1\nGeneral Description\nThe ISL81401 and ISL81401A implement a complete buck-boost switching control with a PWM controller, \ninternal drivers, references, protection circuitry, current and voltage control inputs, and monitor outputs. Refer to \nFigure 5 on page 6. \nThe ISL81401 and ISL81401A are current-mode controllers. They use a proprietary control algorithm to \nautomatically switch between Buck and Boost modes as necessary to maintain a steady output voltage with \nchanging input voltages and dynamic external loads. The controllers integrate four control loops to regulate not \nonly VOUT, but also average IOUT and IIN for constant current control and VIN for reverse direction control.\nThe driver and protection circuits are also integrated to simplify the end design.\nThe part has an independent enable/disable control line, which provides a flexible power-up sequencing and a \nsimple VIN UVP implementation. The soft-start time is programmable by adjusting the soft-start capacitor \nconnected from SS/TRK.\n5.2\nInternal 5.3V Linear Regulator (VDD), External Bias Supply (EXTBIAS), and \n5V Linear Regulator (VCC5V)\nThe ISL81401 and ISL81401A provide two input pins, VIN and EXTBIAS, and two internal LDOs for VDD gate \ndriver supply. A third LDO generates VCC5V from VDD. VCC5V provides power to all internal functional \ncircuits other than the gate drivers. Bypass the linear regulator’s outputs (VDD) with a 10µF capacitor to the power \nground. Also bypass the third linear regulator output (VCC5V) with a 10µF capacitor to the signal ground. VCC5V \nis monitored by a power-on-reset circuit, which disables all regulators when VCC5V falls below 3.5V.\nBoth LDOs from VIN and EXTBIAS can source over 75mA for VDD to power the buck and boost gate drivers. \nWhen driving large FETs at high switching frequency, little or no regulator current may be available for external \nloads. The LDO from VDD to VCC5V can also source over 75mA to supply the IC internal circuit. Although the \ncurrent consumed by the internal circuit is low, the current supplied by VCC5V to the external loads is limited by \nVDD. For example, a single large FET with 15nC total gate charge requires 15nC x 300kHz = 4.5mA \n(15nC x 600kHz = 9mA). \nAlso, at higher input voltages with larger FETs, the power dissipation across the internal 5.3V LDO increases. \nExcessive power dissipation across this regulator must be avoided to prevent junction temperature rise. Thermal \nprotection may be triggered if die temperature increases above +150°C due to excessive power dissipation. \nWhen large MOSFETs are used, an external 5V bias voltage can be applied to the EXTBIAS pin to alleviate \nexcessive power dissipation. When the voltage at the EXTBIAS pin is higher than typical 4.8V, the LDO from \nEXTBIAS activates and the LDO from VIN is disconnected. The recommended maximum voltage at the \nEXTBIAS pin is 36V. For applications with VOUT significantly lower than VIN, EXTBIAS is usually back biased \nby VOUT to reduce the LDO power loss. EXTBIAS is allowed to activate only after soft-start is finished to avoid \nearly activation during the VOUT rising stage. An external UVLO circuit might be necessary to ensure smooth \nsoft-starting. Renesas recommends adding a 10µF capacitor on the EXTBIAS pin and using a diode to connect the \nEXTBIAS pin to VOUT to avoid the EXTBIAS pin voltage being pulled low at the VOUT short-circuit condition.\nThe two VDD LDOs have an overcurrent limit for short-circuit protection. The VIN to VDD LDO current limit is \nset to typical 120mA. The EXTBIAS to VDD LDO current limit is set to typical 160mA.\n5.3\nEnable (EN/UVLO) and Soft-Start Operation\nPulling the EN/UVLO pin high or low can enable or disable the controller. When the EN/UVLO pin voltage is \nhigher than 1.3V, the three LDOs are enabled. After the VCC5V reaches the POR threshold, the controller is \npowered up to initialize its internal circuit. When EN/UVLO is higher than the 1.8V accurate UVLO threshold, the \nISL81401 and ISL81401A soft-start circuitry becomes active. The internal 2µA charge current begins charging up \nthe soft-start capacitor connected from the SS/TRK pin to GND. The voltage error amplifier reference voltage is \n",
      "images": [],
      "tables": [],
      "figure_references": [
        "Figure 5 on page 6. "
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 26,
      "raw_text": "FN9310 Rev.1.01\nPage 26 of 46\nJan 27, 2022\nISL81401, ISL81401A\n5. Functional Description\nclamped to the voltage on the SS/TRK pin. The output voltage thus rises from 0V to regulation as SS/TRK rises \nfrom 0V to 0.8V. Charging of the soft-start capacitor continues until the voltage on the SS/TRK pin reaches 3V.\nTypical applications for the ISL81401 and ISL81401A use programmable analog soft-start or the SS/TRK pin for \ntracking. The soft-start time can be set by the value of the soft-start capacitor connected from SS/TRK to GND. \nInrush current during start-up can be alleviated by adjusting the soft-starting time.\nThe typical soft-start time is set according to Equation 2:\nWhen the soft-starting time set by external CSS or tracking is less than 1.5ms, an internal soft-start circuit of 1.5ms \ntakes over the soft-start.\nPGOOD toggles to high when the output voltage is in regulation.\nPulling the EN/UVLO lower than the EN threshold of 1.3V disables the PWM output and internal LDOs to achieve \nlow standby current. The SS/TRK pin is also discharged to GND by an internal MOSFET with 70Ω rDS(ON). For \napplications with a larger than 1µF capacitor on the SS/TRK pin, Renesas recommends adding a 100Ω to 1kΩ \nresistor in series with the capacitor to share the power loss at the discharge.\nWith use of the accurate UVLO threshold, an accurate VIN Undervoltage Protection (UVP) feature can be \nimplemented by feeding the VIN into the EN/UVLO pin using a voltage divider, RUV1 and RUV2, shown in \nFigure 41. \nThe VIN UVP rising threshold can be calculated by Equation 3. \nwhere VUVLO_THR is the EN/UVLO pin UVLO rising threshold, typically 1.8V.\nThe VIN UVP falling threshold can be calculated by Equation 4.\nwhere IUVLO_HYST is the UVLO hysteresis current, typically 4.2µA.\nFigure 41. VIN Undervoltage Protection\ntSS\n0.8V\nCSS\n2A\n-----------\n\n\n\n\n=\n(EQ. 2)\nEN/UVLO\nVIN\nRUV1\nRUV2\nISL81401/\nISL81041A\nVUVRISE\nVUVLO_THR RUV1\nRUV2\n+\n\n\n1.1x10 6\n–\n–\n\n\n–\nRUV1RUV2\nRUV2\n--------------------------------------------------------------------------------------------------------------------------------------------------\n=\n(EQ. 3)\nVUVFALL\nVUVLO_THR RUV1\nRUV2\n+\n\n\nIUVLO_HYST\n\n\n–\nRUV1RUV2\nRUV2\n----------------------------------------------------------------------------------------------------------------------------------------------------------\n=\n(EQ. 4)\n",
      "images": [],
      "tables": [],
      "figure_references": [
        "Figure 41. ",
        "Figure 41. VIN Undervoltage Protection"
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 27,
      "raw_text": "FN9310 Rev.1.01\nPage 27 of 46\nJan 27, 2022\nISL81401, ISL81401A\n5. Functional Description\n5.4\nTracking Operation\nThe ISL81401 and ISL81401A can track an external supply. To implement tracking, connect a resistive divider \nbetween the external supply output and ground. Connect the center point of the divider to the SS/TRK pin of the \nISL81401 and ISL81401A. The resistive divider ratio sets the ramping ratio between the two voltage rails. To \nimplement coincident tracking, set the tracking resistive divider ratio exactly the same as the ISL81401 and \nISL81401A output resistive divider given by Equation 5 on page 27. Make sure that the voltage at SS/TRK is \ngreater than 0.8V when the master rail reaches regulation.\nTo minimize the impact of the 2µA soft-start current on the tracking function, Renesas recommends using resistors \nless than 10kΩ for the tracking resistive divider.\nWhen the SS/TRK pin voltage is pulled down to less than 0.3V by the external tracking source, the prebias startup \nDEM function is enabled again. The output voltage may not be able to be pull down if the load current is not \nhighenough.\nWhen Overcurrent Protection (OCP) is triggered, the internal minimum soft-start circuit determines the 50ms OCP \nsoft-start hiccup off-time.\n5.5\nControl Loops\nThe ISL81401 and ISL81401A are current-mode controllers that can provide an output voltage above, equal to, or \nbelow the input voltage. Referring to Figure 2 on page 2 (Typical Application circuit) and Figure 5 on page 6 \n(Block Diagram), the Renesas proprietary control architecture uses a current sense resistor in series with the buck \nupper FET to sense the inductor current in Buck or Boost mode. The inductor current is controlled by the voltage \non the COMP pin, which is the lowest output of the error amplifiers Gm1 - Gm4. As the simplest example, when \nthe output is regulated to a constant voltage, the FB_OUT pin receives the output feedback signal, which is \ncompared to the internal reference by Gm1. Lower output voltage creates higher COMP voltage, which leads to \nhigher PWM duty cycle to push more current to the output. Conversely, higher output voltage creates lower COMP \nvoltage, which leads to lower PWM duty cycle to reduce the current to the output.\nThe ISL81401 and ISL81401A have four error amplifiers (Gm1-4) which can control output voltage (Gm1), input \nvoltage (Gm2), input current (Gm3), and output current (Gm4). In a typical application, the output voltage is \nregulated by Gm1, and the remaining error amplifiers are monitoring for excessive input or output current or an \ninput undervoltage condition. In other applications, such as a battery charger, the output current regulator (Gm4) \nimplements constant current charging until a predetermined voltage is reached, at which point the output voltage \nregulator (Gm1) takes control.\n5.5.1\nOutput Voltage Regulation Loop\nThe ISL81401 and ISL81401A provide a precision 0.8V internal reference voltage to set the output voltage. \nBased on this internal reference, the output voltage can be set from 0.8V up to a level determined by the \nfeedback voltage divider, as shown in Figure 42 on page 28.\nA resistive divider from the output to ground sets the output voltage. Connect the center point of the divider to \nthe FB_OUT pin. The output voltage value is determined by Equation 5.\nwhere RFBO1 is the top resistor of the feedback divider network and RFBO2 is the bottom resistor connected \nfrom FB_OUT to ground, shown in Figure 42.\nVOUT\n0.8V\nRFBO1\nRFBO2\n+\nRFBO2\n--------------------------------------------\n\n\n\n\n\n\n=\n(EQ. 5)\n",
      "images": [],
      "tables": [],
      "figure_references": [
        "Figure 2 on page 2 (Typical Application circuit) and Figure 5 on page 6 ",
        "Figure 42 on page 28.",
        "Figure 42."
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 28,
      "raw_text": "FN9310 Rev.1.01\nPage 28 of 46\nJan 27, 2022\nISL81401, ISL81401A\n5. Functional Description\nAs shown in Figure 42, the RCOMP, CCOMP1, and CCOMP2 network connected on the Gm1 regulator output COMP \npin is needed to compensate the loop for stable operation. The loop stability can be affected by many different \nfactors such as VIN, VOUT, load current, switching frequency, inductor value, output capacitance, and the \ncompensation network on COMP pin. For most applications, 22nF is a good value for CCOMP1. A larger CCOMP1 \nmakes the loop more stable by giving a larger phase margin, but the loop bandwidth is lower. CCOMP2 is typically \n1/10th to 1/30th of CCOMP1 to filter high frequency noise. A good starting value for RCOMP is 10k. Lower RCOMP \nimproves stability but slows the loop response. Optimize the final compensation network with a bench test.\n5.5.2\nInput Voltage Regulation Loop\nAs shown in Figure 43, the input voltage VIN can be sensed by the FB_IN pin using a resistor divider \nRFBIN1/RFBIN2 and regulated by Gm2. When the FB_IN pin voltage falls below the 0.8V reference voltage, the \nCOMP pin voltage is pulled low to reduce the PWM duty cycle and the input current. For applications with a \nhigh input source impedance, such as a solar panel, the input voltage regulation loop can prevent the input \nvoltage from being pulled too low in high output load conditions. For applications with a low input source \nimpedance, such as batteries, the VIN feedback loop can prevent the battery from being over-discharged. For \napplications with loads on the VIN supply, such as a DC back up system, the input voltage regulation loop can \nreduce the input current to negative area to reverse power conversion direction to discharge the backup battery \nor supper capacitor to supply a regulated VIN for the loads. The regulated input voltage value is determined by \nEquation 6.\nFB_IN is a dual-function pin. It also sets the phase angle of the clock output signal on the CLKOUT/DITHER \npin, shown in Table 2 on page 35. The VIN feedback loop is disabled when the FB_IN pin voltage is below 0.3V \nor above 4.7V. The VIN feedback loop is also disabled in DEM mode and during soft-start.\nFigure 42. Output Voltage Regulator\nFigure 43. VIN Feedback Loop\nCOMP\nFB_OUT\n+\n_\n+\n_ 0.8V\nREF\nGM1\nVOUT\nRFBO1\nRFBO2\nRCOMP\nCCOMP1\nCCOMP2\nVIN\n0.8V\nRFBIN1\nRFBIN2\n+\nRFBIN2\n-----------------------------------------------\n\n\n\n\n\n\n=\n(EQ. 6)\nCOMP\nFB_IN\n+\n_\n+\n_ 0.8V\nREF\nGM2\nVIN\nRFBIN1\nRFBIN2\n",
      "images": [],
      "tables": [],
      "figure_references": [
        "Figure 42, the RCOMP, CCOMP1, and CCOMP2 network connected on the Gm1 regulator output COMP ",
        "Figure 43, the input voltage VIN can be sensed by the FB_IN pin using a resistor divider ",
        "Figure 42. Output Voltage Regulator",
        "Figure 43. VIN Feedback Loop"
      ],
      "table_references": [
        "Table 2 on page 35. The VIN feedback loop is disabled when the FB_IN pin voltage is below 0.3V "
      ],
      "references": []
    },
    {
      "page_number": 29,
      "raw_text": "FN9310 Rev.1.01\nPage 29 of 46\nJan 27, 2022\nISL81401, ISL81401A\n5. Functional Description\n5.5.3\nInput and Output Average Current Monitoring and Regulation Loops\nAs shown in Figure 44, the ISL81401 and ISL81401A have two current sense operational amplifiers (op amps), \nA1 and A2, which monitor both input and output current. The voltage signals on the input and output current \nsense resistor RS_IN and RS_OUT are sent to the differential inputs of CS+/CS- and ISEN+/ISEN-, respectively, \nafter the RC filters RS_IN1/CS_IN1, RS_IN2/CS_IN2, RS_OUT1/CS_OUT1, and RS_OUT2/CS_OUT2. Renesas \nrecommends using a 1Ω value for RS_IN1, RS_IN2, RS_OUT1, and RS_OUT2, and a 10nF value for CS_IN1, CS_IN2, \nCS_OUT1, and CS_OUT2 to effectively damp the switching noise without delaying the current signal too much \nintroducing too much error by the op amp bias current. The Gm op amps A1 and A2 then transfer the current \nsense voltage signals to current signals ICS and IISEN.\nwhere \n• IIN is the input current in Q1 drain\n• VCSOFFSET is the A1 input offset voltage\n• GmCS is the gain of A1\n• VCSOFFSET GmCS = ICSOFFSET. \nThe typical value of ICSOFFSET is 20µA\nwhere\n• IOUT is the output current in Q4 drain\n• VISENOFFSET is the A2 input offset voltage\n• GmISEN is the gain of A2\n• VISENOFFSET GmISEN = IISENOFFSET. \nThe typical value of IISENOFFSET is 20µA\nFigure 44. Input and Output Average Current Monitoring and Regulation Loops\nICS\nIIN\n\nRS_IN\nVCSOFFSET\n+\n\nGmCS\n=\n(EQ. 7)\nIISEN\nIOUT\n\nRS_OUT\nVISENOFFSET\n+\n\nGmISEN\n=\n(EQ. 8)\nCS+\nIMON_OUT\nCS-\nA1\n+\n_\nCOMP\nISEN+\nISEN-\n+\n_\n1.2V\nGm3\nGm4\nIMON_IN\nQ1\nQ3\nVIN\nVOUT\nQ2\nQ4\nRS_IN\nRS_OUT\nL\nUG1\nLG1\nUG2\nLG2\nPH1\nPH2\nA2\n1.2V\nRIM_IN\nRIM_OUT\nRIM_IN1\nCIM_IN1\nCIM_IN2\nCIM_OUT2\nCIM_OUT1\nRIM_OUT1\nRS_IN1\nRS_IN2\nCS_IN1\nCS_IN2\nCS_OUT1\nCS_OUT2\nRS_OUT1\nRS_OUT2\nVCS_OFFSET\nVISEN_OFFSET\nIcs\nIISEN\n",
      "images": [],
      "tables": [],
      "figure_references": [
        "Figure 44, the ISL81401 and ISL81401A have two current sense operational amplifiers (op amps), ",
        "Figure 44. Input and Output Average Current Monitoring and Regulation Loops"
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 30,
      "raw_text": "FN9310 Rev.1.01\nPage 30 of 46\nJan 27, 2022\nISL81401, ISL81401A\n5. Functional Description\nBy connecting resistor RIM_IN and RIM_OUT on the IMON_IN and IMON_OUT pins, the ICS and IISEN current \nsignals are transferred to voltage signals. The RC networks on the IMON_IN and IMON_OUT pins \nRIM_IN1/CIM_IN1/CIM_IN2 and RIM_OUT1/CIM_OUT1/CIM_OUT2 are needed to remove the AC content in the ICS \nand IISEN signals and ensure stable loop operation. The average voltages at the IMON_IN and IMON_OUT \npins are regulated to 1.2V by Gm3 and Gm4 for constant input and output current control.\nThe input constant current loop set point IINCC is calculated by Equation 9.\nwhere RIMIN is the resistance of RIM_IN.\nThe output constant current loop set point IOUTCC is calculated by Equation 10.\nwhere RIMOUT is the resistance of RIM_OUT.\nSimilar to the voltage control loops, the loop stability can be affected by many different factors such as VIN, \nVOUT, switching frequency, inductor value, output and input capacitance, and the RC network on the IMON_IN \nor IMON_OUT pin. Due to the high AC content in ICS and IISEN, large CIM_IN1 and CIM_OUT1 are needed. \nLarger CIM_IN1 and CIM_OUT1 can also make the loop more stable by giving a larger phase margin, but the loop \nbandwidth is lower. For most applications, 47nF is a good value for CIM_IN1 and CIM_OUT1. CIM_IN2 and \nCIM_OUT2 are typically 1/10th to 1/30th of CIM_IN1 and CIM_OUT1 to filter high frequency noise. RIM_IN1 and \nRIM_OUT1 are needed to boost the phase margin. A good starting value for RIM_IN1 and RIM_OUT1 is 5k. \nOptimize the final compensation network with iSim simulation and bench testing.\n5.6\nBuck-Boost Conversion Topology and Control Algorithm\nThe ISL81401 and ISL81401A use the Renesas proprietary buck-boost control algorithm to achieve optimized \npower conversion performance. The buck-boost topology is shown in Figure 45. The ISL81401 and ISL81401A \ncontrol the four power switches Q1, Q2, Q3, and Q4 to work in either Buck or Boost mode. When VIN is far lower \nthan VOUT, the converter works in Boost mode. When VIN is far higher than VOUT, the converter works in Buck \nmode. When VIN is equal or close to VOUT, the converter alternates between Buck and Boost mode as necessary to \nprovide a regulated output voltage, which is called Buck-Boost mode. Figure 46 shows the relationship between \nthe operation modes and VOUT - VIN.\nRS_IN is a current sense resistor to sense the inductor current during Q1 on-time. As shown in the “Block Diagram” \non page 6, the sensed signal is fed into the CS+ and CS- pins and used for peak or valley current-mode control, \nDEM control, input average current monitor, constant current control, and protections.\nRS_OUT is a current sense resistor to sense the inductor current during Q4 on-time. As shown in the Block Diagram, \nthe sensed signal is fed into the ISEN+ and ISEN- pins and used for negative peak inductor current limit, output \naverage current monitor, constant current control, and protections.\nFigure 45. Buck-Boost Topology\nFigure 46. Operation Modes vs VOUT - VIN\nIINCC\n1.2 ICSOFFSET\n–\nxRIMIN\nRIMINxRS_INxGmCS\n-------------------------------------------------------------------\n=\n(EQ. 9)\nIOUTCC\n1.2 IISENOFFSET\n–\nxRIMOUT\nRIMOUTxRS_OUTxGmISEN\n-------------------------------------------------------------------------------\n=\n(EQ. 10)\nQ1\nQ3\nVIN\nVOUT\nQ2\nQ4\nRS_IN\nRS_OUT\nL\nUG1\nLG1\nUG2\nLG2\nPH1\nPH2\n0\nBoost Mode\nBuck/Boost Mode\nBuck Mode\nVOUT - VIN\nQ1 On, Q2 Off\nQ3, Q4 PWM Switching\nQ4 On, Q3 Off\nQ1, Q2 PWM Switching\n4-Switch PWM\nQ3 Max Duty\nQ3 Min Duty\nQ2 Min Duty\nQ2 Max Duty\n",
      "images": [],
      "tables": [],
      "figure_references": [
        "Figure 45. The ISL81401 and ISL81401A ",
        "Figure 46 shows the relationship between ",
        "Figure 45. Buck-Boost Topology",
        "Figure 46. Operation Modes vs VOUT - VIN"
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 31,
      "raw_text": "FN9310 Rev.1.01\nPage 31 of 46\nJan 27, 2022\nISL81401, ISL81401A\n5. Functional Description\n5.6.1\nBuck Mode Operation (VIN >> VOUT)\nIn Buck mode, Q4 is always on and Q3 is always off unless boot refresh or inductor negative peak current limit \nis tripped. Q1 and Q2 runs in a normal peak current controlled sync buck operation mode. Q1 turns on by the \nclock. During Q1 on-time, op amp A1 senses the inductor current by the voltage on RS_IN. Q1 turns off when \nthe sensed signal combined with the slope compensation ramp is higher than the COMP pin voltage, which is \nthe error signal from the upper voltage or current regulator. The equivalent circuit and operation waveforms are \nshown in Figure 47.\nIn Buck mode, the Q1 duty cycle is given by:\nDQ1 = VOUT / VIN x 100%\nAs VIN decreases close to VOUT, DQ1 increases close to its maximum value decided by its minimum off-time. \nWhen DQ1 reaches its maximum value, the converter moves to Buck-Boost mode. \nWhen VIN is much higher than VOUT, DQ1 decreases to close to its minimum duty cycle decided by its \nminimum on-time. To allow stable loop operation and avoid duty cycle jitter, Renesas recommends keeping the \nQ1 on-time always two to three times higher than the minimum on-time.\n5.6.2\nBoost Mode Operation (VIN << VOUT)\nIn Boost mode, the converter Q1 is always on and Q2 is always off unless boot refresh or inductor negative \npeak current limit is tripped. Q3 and Q4 run in a normal valley current controlled sync boost operation mode. \nQ3 turns off by the clock. During Q3 off-time, op amp A1 senses the inductor current by the voltage on RS_IN. \nQ3 turns on when the sensed signal combined with the slope compensation ramp is lower than the COMP pin \nvoltage which is the error signal from the upper voltage or current regulator. The equivalent circuit and \noperation waveforms are shown in Figure 48 on page 32.\nFigure 47. Buck Mode Equivalent Circuit and Operation Waveforms\nCLOCK\nQ1 \nUG1\nQ2 \nLG1\nQ3 \nLG2\nQ4 \nUG2\nIL\n0V\n5V\nQ1\nVIN\nVOUT\nQ2\nRS_IN\nRS_OUT\nL\nUG1\nLG1\nPH1\nPH2\n",
      "images": [],
      "tables": [],
      "figure_references": [
        "Figure 47.",
        "Figure 48 on page 32.",
        "Figure 47. Buck Mode Equivalent Circuit and Operation Waveforms"
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 32,
      "raw_text": "FN9310 Rev.1.01\nPage 32 of 46\nJan 27, 2022\nISL81401, ISL81401A\n5. Functional Description\nIn Boost mode, the Q3 duty cycle is given by:\nDQ3 = (1 - VIN / VOUT) x 100%\nAs VIN increases close to VOUT, DQ3 decreases close to its minimum value decided by its minimum on-time. \nWhen DQ3 reaches its minimum value, the converter moves to Buck-Boost mode. \nWhen VIN is much lower than VOUT, DQ3 increases close to its maximum duty cycle decided by its minimum \noff-time. To allow stable loop operation and avoid duty cycle jitter, Renesas recommends keeping the Q3 \noff-time always two to three times higher than the minimum off-time.\n5.6.3\nBuck-Boost Mode Operation (VIN >=< VOUT)\nIn Buck-Boost mode, the converter runs in one cycle of Buck mode followed by one cycle of Boost mode \noperation mode. It takes two clock cycles to finish a full buck-boost period. \nWhen VIN is higher than VOUT, Q3 runs in minimum duty in the Boost mode cycle. Q1 duty cycle DQ1 is \nmodulated in the buck cycle to keep VOUT in regulation. As VIN increases, DQ1 decreases. When DQ1 decreases \nto less than 66.7% of the clock period, the converter moves to Buck mode.\nWhen VIN is lower than VOUT, Q1 runs in maximum duty in the Buck mode cycle. Q3 duty cycle DQ3 is \nmodulated in the Boost mode cycle to keep VOUT in regulation. As VIN decreases, DQ3 increases. When DQ3 \nincreases to more than 33.3% of the clock period, the converter moves to Boost mode.\nFigure 48. Boost Mode Equivalent Circuit and Operation Waveforms\nQ3\nVIN\nVOUT\nQ4\nRS_IN\nRS_OUT\nL\nUG2\nLG2\nPH1\nPH2\nCLOCK\nQ1 \nUG1\nQ2 \nLG1\nQ3 \nLG2\nQ4 \nUG2\nIL\n0V\n5V\n",
      "images": [],
      "tables": [],
      "figure_references": [
        "Figure 48. Boost Mode Equivalent Circuit and Operation Waveforms"
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 33,
      "raw_text": "FN9310 Rev.1.01\nPage 33 of 46\nJan 27, 2022\nISL81401, ISL81401A\n5. Functional Description\n5.7\nLight-Load Efficiency Enhancement\nThe ISL81401 and ISL81401A can be set to DEM and Burst mode to improve light-load efficiency by connecting \nthe MODE pin to VCC5V. \nWhen DEM mode is set, the buck sync FET driven by LG1 and the boost sync FET driven by UG2 are all running \nin DEM mode. The inductor current is not allowed to reverse (discontinuous operation) depending on the zero \ncross detection reference level VCROSS1 for buck sync FET and VCROSS2 for boost sync FET. At light load \ncondition, the converter goes into diode emulation. When the load current is less than the level set by \nVIMONOUTBSTEN typical 0.84V on the IMON_OUT pin, the part enters Burst mode. Equation 11 sets the Burst \nmode operation enter condition.\nwhere (refer to Figure 44 on page 29):\nRIMOUT is the resistance of RIM_OUT\nISENOFFSET is the output current sense op amp internal offset current, typical 20µA\nGmISEN is the output current sense op amp Gm, typical 195µS.\nThe part exits Burst mode when the output current increases to higher than the level set by VIMONOUTBSTEX \ntypical 0.88V on the IMON_OUT pin. Equation 12 sets the Burst mode operation exit condition.\nIn Burst mode, an internal window comparator takes control of the output voltage. The comparator monitors the \nFB_OUT pin voltage. When the FB_OUT pin voltage is higher than 0.82V, the controller enters Low Power Off \nmode. Some of the unnecessary internal circuitries are powered off. When the FB_OUT pin voltage drops to 0.8V, \nthe controller wakes up and runs in a fixed level peak current controlled D/(1-D) Buck-Boost mode when \nVIN - VOUT < 2V and Buck mode when VIN -VOUT > 2V. In the D/(1-D) Buck-Boost mode, Q1 and Q3 conduct in \nD*T period, where D is the duty cycle and T is the switching period. Q2 and Q4 complimentarily conduct in \n(1-D)*T period. Q1 and Q3 are turned on by the clock signal and turned off when inductor current rises to the level \nthat the input current sense op amp input voltage reaches VBST-CS, typical 27mV. After Q1 and Q3 are turned off, \nQ2 and Q4 are turned on to pass the energy stored in the inductor to the output until next cycle begins. The output \nvoltage increases in the wake up period. When the output reaches 0.82V again, the controller enters into Low \nPower Off mode again. When the load current increases, the Low Power Off mode period decreases. When the off \nFigure 49. Buck-Boost Mode Equivalent Circuit and Operation Waveforms\nCLOCK\nQ1 \nUG1\nQ2 \nLG1\nQ3 \nLG2\nQ4 \nUG2\nIL\nQ1\nQ3\nVIN\nVOUT\nQ2\nQ4\nRS_IN\nRS_OUT\nL\nUG1\nLG1\nUG2\nLG2\nPH1\nPH2\nRIMOUTx ISENOFFSET\nIOUTxRS_OUTxGmISEN\n+\n\n\n0.84V\n\n(EQ. 11)\nRIMOUTx ISENOFFSET\nIOUTxRS_OUTxGmISEN\n+\n\n\n0.88V\n\n(EQ. 12)\n",
      "images": [],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p33_table1",
          "page_number": 33,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p33_table1.csv",
          "rows": 4,
          "cols": 3,
          "flavor": "lattice",
          "global_index": 45
        }
      ],
      "figure_references": [
        "Figure 44 on page 29):",
        "Figure 49. Buck-Boost Mode Equivalent Circuit and Operation Waveforms"
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 34,
      "raw_text": "FN9310 Rev.1.01\nPage 34 of 46\nJan 27, 2022\nISL81401, ISL81401A\n5. Functional Description\nmode period disappears and the load current further increases but still does not meet the Equation 12 exit condition, \nthe output voltage drops. When the FB_OUT pin voltage drops to 0.78V, the controller exits Burst mode and runs \nin normal DEM PWM mode. The voltage error amplifier takes control of the output voltage regulation. \nBecause the VOUT is controlled by a window comparator in Burst mode, higher than normal low frequency voltage \nripples appear on the VOUT, which can generate audible noise if the inductor and output capacitors are not chosen \nproperly. Also, the efficiency in D/(1-D) Buck-Boost mode is low. To avoid these drawbacks, the Burst mode can be \ndisabled by choosing a bigger RIMOUT to set the IMON_OUT pin voltage higher than 0.88V at no load condition, \nshown in Equation 13. The part runs in DEM mode only. Pulse Skipping mode can also be implemented to lower the \nlight load power loss with much lower output voltage ripple as the VOUT is always controlled by the regulator Gm1.\n5.8\nPrebiased Power-Up\nThe ISL81401 and ISL81401A have the ability to soft-start with a prebiased output by running in forced DEM \nmode during soft-start. The output voltage is not pulled down during prebiased start-up. PWM mode is not active \nuntil the soft-start ramp reaches 90% of the output voltage times the resistive divider ratio. Forced DEM mode is \nset again when the SS/TRK pin voltage is pulled to less than 0.3V by either internal or external circuit.\nThe overvoltage protection function is still alive during soft-start of the DEM operation. \n5.9\nFrequency Selection \nSwitching frequency selection is a trade-off between efficiency and component size. Low switching frequency \nimproves efficiency by reducing MOSFET switching loss. To meet the output ripple and load transient \nrequirements, operation at a low switching frequency would require larger inductance and output capacitance. The \nswitching frequency of the ISL81401 and ISL81401A is set by a resistor connected from the RT/SYNC pin to GND \naccording to Equation 1 on page 10.\nThe frequency setting curve shown in Figure 50 assists in selecting the correct value for RT.\n5.10\nPhase Lock Loop (PLL)\nThe ISL81401 and ISL81401A integrate a high performance PLL. The PLL ensures the wide range of accurate \nclock frequency and phase setting. It also easily synchronizes the internal clock to an external clock with the \nfrequency either lower or higher than the internal setting.\nAs shown in Figure 51, an external compensation network of RPLL, CPLL1, and CPLL2 is needed to connect to the \nPLL_COMP pin to ensure PLL stable operation. Renesas recommends choosing 2.7kΩ for RPLL, 10nF for CPLL1, \nand 820pF for CPLL2. With the recommended compensation network, the PLL stability is ensured in the full clock \nfrequency range of 100kHz to 600kHz.\nFigure 50. RT vs Switching Frequency fSW\nRIMOUTxISENOFFSET\n0.88V\n\n(EQ. 13)\n0\n500\n1,000\n1,500\n2,000\n2,500\n3,000\n0\n50\n100\n150\n200\n250\nfSW (kHz)\nRT (k\u0002)\n",
      "images": [],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p34_table1",
          "page_number": 34,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p34_table1.csv",
          "rows": 7,
          "cols": 5,
          "flavor": "lattice",
          "global_index": 46
        }
      ],
      "figure_references": [
        "Figure 50 assists in selecting the correct value for RT.",
        "Figure 51, an external compensation network of RPLL, CPLL1, and CPLL2 is needed to connect to the ",
        "Figure 50. RT vs Switching Frequency fSW"
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 35,
      "raw_text": "FN9310 Rev.1.01\nPage 35 of 46\nJan 27, 2022\nISL81401, ISL81401A\n5. Functional Description\n5.11\nFrequency Synchronization and Dithering\nThe RT/SYNC pin can synchronize the ISL81401 and ISL81401A to an external clock or the CLKOUT/DITHER \npin of another ISL81401. When the RT/SYNC pin is connected to the CLKOUT/DITHER pin of another \nISL81401, the two controllers operate in cascade synchronization with phase interleaving.\nWhen the RT/SYNC pin is connected to an external clock, the ISL81401 and ISL81401A synchronizes to this \nexternal clock frequency. The frequency set by the RT resistor can be either lower or higher than, or equal to the \nexternal clock frequency.\nThe CLKOUT/DITHER pin outputs a clock signal with approximately 300ns pulse width. The signal frequency is \nthe same as the frequency set by the resistor from the RT pin to ground or the external sync clock. The signal rising \nedge phase angle to the rising edge of the internal clock or the external clock to the RT/SYNC pin can be set by the \nvoltage applied to the FB_IN and IMON_IN pins. The phase interleaving can be implemented by the cascade \nconnecting of the upper chip CLKOUT/DITHER pin to the lower chip RT/SYNC pin in a parallel system. Table 2 \nshows the CLKOUT/DITHER phase settings with different FB_IN and IMON_IN pin voltages.\nWhen FB_IN is connected to 4.5V, the VIN feedback control loop is disabled. When IMON_IN is connected to 4.5V, \nthe average input current control loop and input current hiccup OCP are disabled.\nIn multi-chip cascade parallel operation, the CLKOUT pin of the upstream chip is connected to the RT/SYNC pin of \nthe downstream chip. Renesas recommends leaving the RT/SYNC pin open for all the slave chips. The FB_IN, \nSS/TRK, COMP, FB_OUT, IMON_OUT, EN/UVLO, IMON_IN, and MODE pins of all the paralleled chips should \nbe tied together. Refer to ISL81601 datasheet for the current sharing approach in parallel operation.\nThe CLKOUT/DITHER pin provides a dual function option. When a capacitor CDITHER is connected on the \nCLKOUT/DITHER pin, the internal circuit disables the CLKOUT function and enables the DITHER function. \nWhen the CLKOUT/DITHER pin voltage is lower than 1.05V, a typical 8µA current source IDITHERSO charges the \ncapacitor on the pin. When the capacitor voltage is charged to more than 2.2V, a typical 10µA current source \nIDITHERSI discharges the capacitor on the pin. A sawtooth voltage waveform shown in Figure 52 is generated on \nthe CLKOUT/DITHER pin. The internal clock frequency is modulated by the sawtooth voltage on the \nCLKOUT/DITHER pin. The clock frequency dither range is set to typically ±15% of the frequency set by the \nresistor on the RT/SYNC pin. The dither function is lost when the chip is synchronized to an external clock.\nFigure 51. PLL Compensation Network\nTable 2. CLKOUT Phase Shift vs FB_IN and IMON_IN Voltage\nCLKOUT Phase Shift\n120°\n90°\n60°\n180° \nFB_IN Voltage\nActive\n1\n1\nActive\nIMON_IN Voltage\n1\nActive\n1\nActive\nNote: “1” means logic high 4.7V to 5V. “Active” means logic low 0V to 4.3V.\nPLL_COMP\nCPLL1\nRPLL\nCPLL2\nISL81401/ISL81401A\n",
      "images": [],
      "tables": [],
      "figure_references": [
        "Figure 52 is generated on ",
        "Figure 51. PLL Compensation Network"
      ],
      "table_references": [
        "Table 2 ",
        "Table 2. CLKOUT Phase Shift vs FB_IN and IMON_IN Voltage"
      ],
      "references": []
    },
    {
      "page_number": 36,
      "raw_text": "FN9310 Rev.1.01\nPage 36 of 46\nJan 27, 2022\nISL81401, ISL81401A\n5. Functional Description\nThe dither frequency FDITHER can be calculated by Equation 14. Renesas recommends setting CDITHER between \n10nF and 1µF. With a too low CDITHER the part may not be able to set to Dither mode. With a higher CDITHER, the \ndischarge power loss at disable or power off is higher, leading to a higher thermal stress to the internal discharge \ncircuit.\n5.12\nGate Drivers\nThe ISL81401 and ISL81401A integrate two almost identical high voltage driver pairs to drive both buck and boost \nMOSFET pairs. Each driver pair consists of a gate control logic circuit, a low side driver, a level shifter, and a high \nside driver.\nThe ISL81401 and ISL81401A incorporate an adaptive dead time algorithm that optimizes operation with varying \nMOSFET conditions. This algorithm provides approximately 16ns dead time between the switching of the upper and \nlower MOSFETs. This dead time is adaptive and allows operation with different MOSFETs without having to \nexternally adjust the dead time using a resistor or capacitor. During turn-off of the lower MOSFET, the LGATE \nvoltage is monitored until it reaches a threshold of 1V, at which time the UGATE is released to rise. Adaptive dead \ntime circuitry monitors the upper MOSFET gate voltage during UGATE turn-off. When the upper MOSFET \ngate-to-source voltage drops below a threshold of 1V, the LGATE is allowed to rise. Renesas recommends not using a \nresistor between the driver outputs and the respective MOSFET gates, because it can interfere with the dead time \ncircuitry.\nThe low-side gate driver is supplied from VDD and provides a 3A peak sink and 2A peak source current. The \nhigh-side gate driver can also deliver the same currents as the low-side gate driver. Gate-drive voltage for the upper \nN-channel MOSFET is generated by a flying capacitor boot circuit. A boot capacitor connected from the BOOT \npin to the PHASE node provides power to the high-side MOSFET driver. As shown in Figure 53 on page 37, the \nboot capacitor is charged up to VDD by an external Schottky diode during low-side MOSFET on-time (phase node \nlow). To limit the peak current in the Schottky diode, an external resistor can be placed between the BOOT pin and \nthe boot capacitor. This small series resistor also damps any oscillations caused by the resonant tank of the parasitic \ninductances in the traces of the board and the FET’s input capacitance.\nFigure 52. Frequency Dithering Operation\nCLKOUT/\nDITHER\nCDITHER\nISL81401\nFDITHER\n1\n2.2V\n1.05V\na. Frequency Dithering Operation\nb. CLKOUT/DITHER Pin Voltage Waveform in Dither Operation\nFDITHER\n3.865x10e\n6\n–\n\n\nCDITHER\n----------------------------------------\n=\n(EQ. 14)\n",
      "images": [],
      "tables": [],
      "figure_references": [
        "Figure 53 on page 37, the ",
        "Figure 52. Frequency Dithering Operation"
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 37,
      "raw_text": "FN9310 Rev.1.01\nPage 37 of 46\nJan 27, 2022\nISL81401, ISL81401A\n5. Functional Description\nAt start-up, the low-side MOSFET turns on first and forces PHASE to ground to charge the BOOT capacitor to \n5.3V if the diode voltage drop is ignored. After the low-side MOSFET turns off, the high-side MOSFET is turned \non by closing an internal switch between BOOT and UGATE. This provides the necessary gate-to-source voltage to \nturn on the upper MOSFET, an action that boosts the 5.3V gate drive signal above VIN. The current required to \ndrive the upper MOSFET is drawn from the internal 5.3V regulator supplied from either VIN or EXTBIAS pin.\nThe BOOT to PHASE voltage is monitored internally. When the voltage drops to 3.9V at no switching condition, a \nminimum off-time pulse is issued to turn off the upper MOSFET and turn on the low-side MOSFET to refresh the \nbootstrap capacitor and maintain the upper driver bias voltage.\nTo optimize EMI performance or reduce phase node ringing, a small resistor can be placed between the BOOT pin \nto the positive terminal of the bootstrap capacitor.\n5.13\nPower-Good Indicator\nThe power-good pin can monitor the status of the output voltage. PGOOD is true (open drain) 1.1ms after the \nFB_OUT pin is within ±10% of the reference voltage.\nThere is no extra delay when the PGOOD pin is pulled low.\nFigure 53. Upper Gate Driver Circuit\nBOOT\nUGATE\nPHASE\nVDD\nVIN\nISL81401/ISL81401A\nCB\nRBOOT\nExternal\nSchottky\n",
      "images": [],
      "tables": [],
      "figure_references": [
        "Figure 53. Upper Gate Driver Circuit"
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 38,
      "raw_text": "FN9310 Rev.1.01\nPage 38 of 46\nJan 27, 2022\nISL81401, ISL81401A\n6. Protection Circuits\n6.\nProtection Circuits\nThe converter output and input are monitored and protected against overload, overvoltage, and undervoltage conditions. \n6.1\nInput Undervoltage Lockout \nThe ISL81401 and ISL81401A include input UVLO protection, which keeps the devices in a reset condition until a \nproper operating voltage is applied. UVLO protection shuts down the ISL81401 and ISL81401A if the input \nvoltage drops below 3.2V. The controller is disabled when UVLO is asserted. When UVLO is asserted, PGOOD is \nvalid and is deasserted. If the input voltage rises above 4V, UVLO is deasserted to allow the start-up operation. \n6.2\nVCC5V Power-On Reset (POR)\nThe ISL81401 and ISL81401A set their VCC5V POR rising threshold at 4V and falling threshold at 3.5V when \nsupplied by VIN. EXTBIAS can activate only after VCC5V reaches its POR rising threshold.\n6.3\nOvercurrent Protection (OCP)\n6.3.1\nInput and Output Average Overcurrent Protection\nAs described in “Input and Output Average Current Monitoring and Regulation Loops” on page 29, the \nISL81401 and ISL81401A can regulate both input and output currents with close loop control. This provides a \nconstant current type of overcurrent protection for both input and output average current. It can be set to a \nhiccup type of protection by selecting a different value of the resistor connected between LG2/OC_MODE and \nGND.\nThe input and output constant or hiccup average OCP set points IINCC and IOUTCC can be calculated by \nEquations 9 and 10 in Input and Output Average Current Monitoring and Regulation Loops.\nThe average OCP mode is set by a resistor connected from the LG2/OC_MODE pin to ground during the \ninitiation stage before soft-start. During the initiation stage, the LG2/OC_MODE pin sources out a typical \n10µA current IMODELG2 to set the voltage on the pin. If the pin voltage is less than 0.3V, the OCP is set to \nConstant Current-mode. Otherwise, the OCP is set to hiccup mode.\nIn hiccup OCP mode, after the average current is higher than the set point for 32 consecutive switching cycles \nthe converter turns off for 50ms before a restart-up is issued.\n6.3.2\nFirst Level Pulse-by-Pulse Peak Current Limit\nAs shown in Figure 44 on page 29 in Input and Output Average Current Monitoring and Regulation Loops, the \ninductor peak current is sensed by the shunt resistor RS_IN and op amp A1. When the voltage drop on RS_IN \nreaches the set point VOCSET-CS typical 83mV, Q1 is turned off in Buck mode or Q3 is turned off in Boost \nmode. The first level peak current limit set point IOCPP1 can be calculated by Equation 15.\nIOCPP1\nVOCSET CS\n–\nRS_IN\n----------------------------------\n=\n(EQ. 15)\n",
      "images": [],
      "tables": [],
      "figure_references": [
        "Figure 44 on page 29 in Input and Output Average Current Monitoring and Regulation Loops, the "
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 39,
      "raw_text": "FN9310 Rev.1.01\nPage 39 of 46\nJan 27, 2022\nISL81401, ISL81401A\n6. Protection Circuits\n6.3.3\nSecond Level Hiccup Peak Current Protection\nTo avoid any false trip in peak current-mode operation, a minimum on or blanking time is set to the PWM \nsignal. The first level pulse-by-pulse current limit circuit cannot further reduce the PWM duty cycle in the \nminimum on-time. In output dead short conditions, especially at high VIN, the inductor current runs away with \nthe minimum on PWM duty. The ISL81401 and ISL81401A integrate a second level hiccup type of peak \ncurrent protection. When the voltage drop on RS_IN reaches the set point VOCSET-CS-HIC (typical 100mV), the \nconverter turns off by turning off all four switches Q1, Q2, Q3, and Q4 for 50ms before a restart is issued. The \nsecond level peak current protection set point IOCPP2 can be calculated by Equation 16.\n6.3.4\nPulse-by-Pulse Negative Peak Current Limit\nIn cases of reverse direction operation and OVP protection, the inductor current goes to negative. The negative \ncurrent is sensed by the shunt resistor RS_OUT and op amp A2 shown in Figure 44. When the voltage drop on \nRS_IN reaches the set point VOCSET-ISEN (typical -59mV), Q2 and Q4 are turned off and Q1 and Q3 are turned \non. The negative peak current limit set point IOCPPN can be calculated by Equation 17.\nThe device can be damaged in negative peak current limit conditions. In these conditions, the energy flows from \noutput to input. If the impedance of the input source or devices is not low enough, the VIN voltage increases. \nWhen VIN increases to higher than its maximum limit, the IC can be damaged. \n6.4\nOvervoltage Protection\nThe overvoltage set point is set at 114% of the nominal output voltage set by the feedback resistors. In the case of \nan overvoltage event, the IC attempts to bring the output voltage back into regulation by keeping Q1 and Q3 turned \noff and Q2 and Q4 turned on. If the OV condition continues, the inductor current goes negative to trip the negative \npeak current limit. The converter reverses direction to transfer energy from the output end to the input end. Input \nvoltage is pushed high if the input source impedance is not low enough. The IC may be damaged if the input \nvoltage goes to higher than its maximum limit. If the overvoltage condition is corrected and the output voltage \ndrops to the nominal voltage, the controller resumes work in normal PWM switching.\n6.5\nOver-Temperature Protection\nThe ISL81401 and ISL81401A incorporate an over-temperature protection circuit that shuts the IC down when a \ndie temperature of +160°C is reached. Normal operation resumes when the die temperature drops below +145°C \nthrough the initiation of a full soft-start cycle. During OTP shutdown, the IC consumes only 100µA current. When \nthe controller is disabled, thermal protection is inactive. This helps achieve a very low shutdown current of 5µA.\nIOCPP2\nVOCSET-CS-HIC\nRS_IN\n-------------------------------------------\n=\n(EQ. 16)\nIOCPPN\nVOCSET-ISEN\nRISEN\n-------------------------------------\n=\n(EQ. 17)\n",
      "images": [],
      "tables": [],
      "figure_references": [
        "Figure 44. When the voltage drop on "
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 40,
      "raw_text": "FN9310 Rev.1.01\nPage 40 of 46\nJan 27, 2022\nISL81401, ISL81401A\n7. Layout Guidelines\n7.\nLayout Guidelines\nCareful attention to layout requirements is necessary for successful implementation of ISL81401 and ISL81401A \nbased DC/DC converters. The ISL81401 and ISL81401A switch at a very high frequency, so the switching times are \nvery short. At these switching frequencies, even the shortest trace has significant impedance. Also, the peak gate drive \ncurrent rises significantly in an extremely short time. Transition speed of the current from one device to another causes \nvoltage spikes across the interconnecting impedances and parasitic circuit elements. These voltage spikes can degrade \nefficiency, generate EMI, and increase device voltage stress and ringing. Careful component selection and proper \nPrinted Circuit Board (PCB) layout minimize the magnitude of these voltage spikes.\nThe three sets of critical components in a DC/DC converter using the ISL81401 and ISL81401A are the following:\n• the controller\n• the switching power components\n• the small signal components\nThe switching power components are the most critical from a layout point of view because they switch a large amount \nof energy, which tends to generate a large amount of noise. The critical small signal components are those connected to \nsensitive nodes or those supplying critical bias currents. A multilayer PCB is recommended.\n7.1\nLayout Considerations\n(1)\nPlace the input capacitors, buck FETs, inductor, boost FETs, and output capacitor first. Isolate these power \ncomponents on dedicated areas of the board with their ground terminals adjacent to one another. Place the \ninput and output high frequency decoupling ceramic capacitors very close to the MOSFETs. \n(2)\nIf signal components and the IC are placed in a separate area to the power train, use full ground planes in the \ninternal layers with shared SGND and PGND to simplify the layout design. Otherwise, use separate ground \nplanes for the power ground and the small signal ground. Connect the SGND and PGND together close to the \nIC. DO NOT connect them together anywhere else.\n(3)\nKeep the loop formed by the input capacitor, the buck top FET, and the buck bottom FET as small as possible. \nKeep the loop formed by the output capacitor, the boost top FET, and the boost bottom FET as small as \npossible.\n(4)\nEnsure the current paths from the input capacitor to the buck FETs, the power inductor, the boost FETs, and \nthe output capacitor are as short as possible with maximum allowable trace widths.\n(5)\nPlace the PWM controller IC close to the lower FETs. The low side FETs gate drive connections should be \nshort and wide. Place the IC over a quiet ground area. Avoid switching ground loop currents in this area.\n(6)\nPlace the VDD bypass capacitor very close to the VDD pin of the IC and connect its ground end to the PGND \npin. Connect the PGND pin to the ground plane by a via. Do not directly connect the PGND pin to the SGND \nEPAD.\n(7)\nPlace the gate drive components (BOOT diodes and BOOT capacitors) together near the controller IC.\n(8)\nPlace the output capacitors as close to the load as possible. Use short, wide copper regions to connect output \ncapacitors to load to avoid inductance and resistances.\n(9)\nUse copper filled polygons or wide short traces to connect the junction of the buck or boost upper FET, buck \nor boost lower FET, and output inductor. Also keep the buck and boost PHASE nodes connection to the IC \nshort. DO NOT oversize the copper islands for the PHASE nodes. Because the phase nodes are subjected to \nvery high dv/dt voltages, the stray capacitor formed between these islands and the surrounding circuitry tends \nto couple switching noise. \n(10) Route all high speed switching nodes away from the control circuitry.\n(11) Create a separate small analog ground plane near the IC. Connect the SGND pin to this plane. All small signal \ngrounding paths including feedback resistors, current monitoring resistors and capacitors, soft-starting \ncapacitors, loop compensation capacitors and resistors, and EN pull-down resistors should be connected to \nthis SGND plane.\n",
      "images": [],
      "tables": [],
      "figure_references": [],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 41,
      "raw_text": "FN9310 Rev.1.01\nPage 41 of 46\nJan 27, 2022\nISL81401, ISL81401A\n7. Layout Guidelines\n(12) Use a pair of traces with minimum loop for the input or output current sensing connection.\n(13) Ensure the feedback connection to the output capacitor is short and direct.\n7.2\nGeneral EPAD Design Considerations\nFigure 54 illustrates how to use vias to remove heat from the IC.\nFill the thermal pad area with vias. A typical via array fills the thermal pad footprint so that their centers are three \ntimes the radius apart from each other. Keep the vias small but not so small that their inside diameter prevents \nsolder wicking through during reflow.\nConnect all vias to the ground plane. The vias must have a low thermal resistance for efficient heat transfer. Ensure \na complete connection of the plated through hole to each plane.\nFigure 54. PCB Via Pattern\n",
      "images": [],
      "tables": [],
      "figure_references": [
        "Figure 54 illustrates how to use vias to remove heat from the IC.",
        "Figure 54. PCB Via Pattern"
      ],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 42,
      "raw_text": "FN9310 Rev.1.01\nPage 42 of 46\nJan 27, 2022\nISL81401, ISL81401A\n8. Component Selection Guideline\n8.\nComponent Selection Guideline\n8.1\nMOSFET Considerations\nThe MOSFETs are chosen for optimum efficiency given the potentially wide input voltage range and output power \nrequirement. Select these MOSFETs based upon rDS(ON), gate supply requirements, and thermal management \nconsiderations.\nThe buck MOSFETs’ maximum operation voltage is decided by the maximum VIN voltage, and the boost \nMOSFETs’ maximum operation voltage is decided by the maximum VOUT voltage. Choose the buck or boost \nMOSFETs based on their maximum operation voltage with sufficient margin for safe operation.\nThe MOSFETs’ power dissipation is based on conduction loss and switching loss. In Buck mode, the power loss \nof the buck upper and lower MOSFETs are calculated by Equations 18 and 19. The conduction losses are the main \nsource of power dissipation for the lower MOSFET. Only the upper MOSFET has significant switching losses, \nbecause the lower device turns on and off into near zero voltage. The equations assume linear voltage current \ntransitions and do not model power loss due to the reverse recovery of the lower MOSFET’s body diode.\nIn Boost mode, there is only conduction loss on the buck upper MOSFET calculated by Equation 20.\nIn Boost mode, the boost upper and lower MOSFETs power loss are calculated by Equations 21 and 22. The \nconduction losses are the main component of power dissipation for the upper MOSFET. Only the lower MOSFET \nhas significant switching losses, because the upper device turns on and off into near zero voltage. The equations \nassume linear voltage current transitions and do not model power loss due to the reverse recovery of the upper \nMOSFET’s body diode.\nIn Buck mode, the conduction loss exists on the boost upper MOSFET calculated by Equation 23.\nA large gate-charge increases the switching time, tSW, which increases the switching losses of the buck upper and \nboost lower MOSFETs. Ensure that all four MOSFETs are within their maximum junction temperature at high \nambient temperature by calculating the temperature rise according to package thermal resistance specifications.\nPUPPERBUCK\nIOUT\n2\n\nrDS ON\n\n\n\nVOUT\n\n\nVIN\n----------------------------------------------------------------------\nIOUT\n\nVIN\n\ntSW\n\nfSW\n\n\n2\n-----------------------------------------------------------------\n+\n=\n(EQ. 18)\nPLOWERBUCK\nIOUT\n2\n\nrDS ON\n\n\n\nVIN\nVOUT\n–\n\n\nVIN\n--------------------------------------------------------------------------------------\n=\n(EQ. 19)\nPUPPERBUCK\nIOUT\n2\n\nVOUT\n2\n\n\nVIN\n2\n\n\n---------------------------------------------\nrDS ON\n\n\n\n\n=\n(EQ. 20)\nPLOWERBOOST\nIOUT\n2\n\nVOUT\n2\n\n\nVIN\n2\n\n\n---------------------------------------------\nVOUT\nVIN\n–\n\nrDS ON\n\n\n\n\nVOUT\n----------------------------------------------------------------\nIOUT\n\nVOUT\n2\n\ntSW\n\nfSW\n\n\n2 VIN\n\n\n--------------------------------------------------------------------------\n+\n=\n(EQ. 21)\nPUPPERBOOST\nIOUT\n2\n\nrDS ON\n\n\n\nVOUT\n\n\nVIN\n----------------------------------------------------------------------\n=\n(EQ. 22)\nPUPPERBOOST\nIOUT\n2\n\nrDS ON\n\n\n\n\n=\n(EQ. 23)\n",
      "images": [],
      "tables": [],
      "figure_references": [],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 43,
      "raw_text": "FN9310 Rev.1.01\nPage 43 of 46\nJan 27, 2022\nISL81401, ISL81401A\n8. Component Selection Guideline\n8.2\nInductor Selection\nThe inductor is selected to meet the output voltage ripple requirements. The inductor value determines the \nconverter’s ripple current, and the ripple voltage is a function of the ripple current and the output capacitor(s) ESR. \nThe ripple voltage expression is given in the capacitor selection section and the ripple current is approximated by \nEquation 24 for Buck mode and Equation 25 for Boost mode. \nThe ripple current ratio is usually 30% to 70% of the inductor average current at the full output load condition. \n8.3\nOutput Capacitor Selection\nIn general, select the output capacitors to meet the dynamic regulation requirements including ripple voltage and \nload transients. Selection of output capacitors is also dependent on the inductor, so some inductor analysis is \nrequired to select the output capacitors.\nOne of the parameters limiting the converter’s response to a load transient is the time required for the inductor \ncurrent to slew to its new level. The ISL81401 and ISL81401A provide either 0% or maximum duty cycle in \nresponse to a load transient. \nThe response time is the time interval required to slew the inductor current from an initial current value to the load \ncurrent level. During this interval, the difference between the inductor current and the transient current level must \nbe supplied by the output capacitor(s). Minimizing the response time can minimize the output capacitance required. \nAlso, if the load transient rise time is slower than the inductor response time, as in a hard drive or CD drive, it \nreduces the requirement on the output capacitor.\nThe minimum capacitor value required to provide the full, rising step, transient load current during the response \ntime of the inductor is shown in Equation 26 for Buck mode and Equation 27 for Boost mode:\nwhere COUT is the output capacitor(s) required, L is the inductor, ITRAN is the transient load current step, VIN is the \ninput voltage, VOUT is output voltage, and DVOUT is the drop in output voltage allowed during the load transient.\nHigh frequency capacitors initially supply the transient current and slow the load rate of change seen by the bulk \ncapacitors. The bulk filter capacitor values are generally determined by the Equivalent Series Resistance (ESR) and \nvoltage rating requirements as well as actual capacitance requirements.\nIn Buck mode, the output voltage ripple is due to the inductor ripple current and the ESR of the output capacitors as \ndefined by Equation 28:\nwhere ILBuck is calculated in Equation 24.\nILBuck\nVIN\nVOUT\n–\n\nVOUT\n\n\nfSW\n\nL\nVIN\n\n\n---------------------------------------------------------\n=\n(EQ. 24)\nILBoost\nVOUT\nVIN\n–\n\nVIN\n\n\nfSW\n\nL\nVOUT\n\n\n---------------------------------------------------\n=\n(EQ. 25)\nCOUTBuck\nL\nITRAN\n\n2\n2 VIN\nVOUT\n–\n\nDVOUT\n\n\n------------------------------------------------------------------\n=\n(EQ. 26)\nCOUTBoost\nL\nVOUT\n\nITRAN\n\n2\n2 VIN\n2\n\nDVOUT\n\n\n------------------------------------------------------\n=\n(EQ. 27)\nVRIPPLE\nILBuck ESR\n\n\n=\n(EQ. 28)\n",
      "images": [],
      "tables": [],
      "figure_references": [],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 44,
      "raw_text": "FN9310 Rev.1.01\nPage 44 of 46\nJan 27, 2022\nISL81401, ISL81401A\n8. Component Selection Guideline\nIn Boost mode, the current to the output capacitor is not continuous. The output voltage ripple is much higher as \ndefined by Equation 29:\nwhere ILBoost is calculated in Equation 25 on page 43.\nPlace high frequency decoupling capacitors as close to the power pins of the load as physically possible. Be careful \nnot to add inductance in the circuit board wiring that could cancel the usefulness of these low inductance \ncomponents. Consult with the manufacturer of the load circuitry for specific decoupling requirements. \nUse only specialized low-ESR capacitors intended for switching regulator applications for the bulk capacitors. In most \ncases, multiple small case electrolytic capacitors perform better than a single large case capacitor.\nThe stability requirement on the selection of the output capacitor is that the ESR zero (fZ) is between 2kHz and \n60kHz. The ESR zero can help increase phase margin of the control loop.\nThis requirement is shown in Equation 30:\nIn conclusion, the output capacitors must meet the following criteria: \n• They must have sufficient bulk capacitance to sustain the output voltage during a load transient while the output \ninductor current is slewing to the value of the load transient. \n• The ESR must be sufficiently low to meet the desired output voltage ripple due to the supplied ripple current. \n• The ESR zero should be placed in a large range to provide additional phase margin.\n8.4\nInput Capacitor Selection \nThe important parameters for the input capacitor(s) are the voltage rating and the RMS current rating. For reliable \noperation, select input capacitors with voltage and current ratings above the maximum input voltage and largest \nRMS current required by the circuit. The capacitor voltage rating should be at least 1.25 times greater than the \nmaximum input voltage and 1.5 times is a conservative guideline. In Buck mode the AC RMS input current varies \nwith the load giving in Equation 31:\nwhere DC is duty cycle.\nThe maximum RMS current supplied by the input capacitance occurs at VIN = 2 X VOUT, DC = 50% as shown in \nEquation 32:\nIn Boost mode, the input current is continuous. The RMS current supplied by the input capacitance is much \nsmaller.\nUse a mix of input bypass capacitors to control the voltage ripple across the MOSFETs. Use ceramic capacitors for \nthe high frequency decoupling and bulk capacitors to supply the RMS current. Small ceramic capacitors can be \nplaced very close to the MOSFETs to suppress the voltage induced in the parasitic circuit impedances. \nSolid tantalum capacitors can be used, but use caution with regard to the capacitor surge current rating. These \ncapacitors must be capable of handling the surge current at power-up.\nVRIPPLE\nIOUT\n\nVOUT\n\n\nVIN\n---------------------------------------\nILBoost\n2\n-----------------------\n+\n\n\n\n\n\nESR\n\n\n=\n(EQ. 29)\nCOUT\n1\n2ESR\n\nfZ\n\n\n-----------------------------------\n=\n(EQ. 30)\nIRMS\nDC\nDC2\n–\nIOUT\n\n=\n(EQ. 31)\nIRMS\n1\n2--\nIOUT\n\n=\n(EQ. 32)\n",
      "images": [],
      "tables": [],
      "figure_references": [],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 45,
      "raw_text": "FN9310 Rev.1.01\nPage 45 of 46\nJan 27, 2022\nISL81401, ISL81401A\n9. Revision History\n9.\nRevision History\nRev.\nDate\nDescription\n1.01\nJan 27, 2022\nUpdated Table 1.\nUpdated Light-Load Efficiency Enhancement section.\nUpdated Output Capacitor Selection section.\n1.00\nMay 28, 2021\nUpdated links throughout.\nUpdated Figure 5.\nUpdated Ordering information table.\n0.00\nSep 11, 2018\nInitial release \n",
      "images": [],
      "tables": [
        {
          "table_id": "ISL81401_ISL81401A_p45_table1",
          "page_number": 45,
          "path": "backend\\uploads\\ISL81401_ISL81401A\\assets\\tables\\ISL81401_ISL81401A_p45_table1.csv",
          "rows": 4,
          "cols": 3,
          "flavor": "lattice",
          "global_index": 47
        }
      ],
      "figure_references": [
        "Figure 5."
      ],
      "table_references": [
        "Table 1."
      ],
      "references": []
    },
    {
      "page_number": 46,
      "raw_text": "FN9310 Rev.1.01\nPage 46 of 46\nJan 27, 2022\nISL81401, ISL81401A\n10. Package Outline Drawing\n10. Package Outline Drawing\nFor the most recent package outline drawing, see L32.5x5B.\nL32.5x5B\n32 Lead Quad Flat No-lead Plastic Package\nRev 3, 5/10\nlocated within the zone indicated. The pin #1 identifier may be\nUnless otherwise specified, tolerance :  Decimal ± 0.05\nTiebar shown (if present) is a non-functional feature.\nThe configuration of the pin #1 identifier is optional, but must be\nbetween 0.15mm and 0.30mm from the terminal tip.\nDimension applies to the metallized terminal and is measured \nDimensions in  (    )  for Reference Only.\nDimensioning and tolerancing conform to AMSE Y14.5m-1994.\n6.\neither a mold or mark feature.\n3.\n5.\n4.\n2.\nDimensions are in millimeters.\n1.\nNOTES:\nBOTTOM VIEW\nDETAIL \"X\"\nSIDE VIEW\nTYPICAL RECOMMENDED LAND PATTERN\nTOP VIEW\n5.00\nA\n5.00\nB\nINDEX AREA\nPIN 1\n6\n(4X)\n0.15\n32X  0.40 ± 0.10\n4\nA\n32X  0.23\nM\n0.10\nC\nB\n16\n9\n4X \n0.50\n28X\n3.5\n6\nPIN #1 INDEX AREA\n3 .30 ± 0 . 15\n0 . 90 ± 0.1\nBASE PLANE\nSEE DETAIL \"X\"\nSEATING PLANE\n0.10 C\nC\n0.08 C\n0 . 2 REF\nC\n0 . 05 MAX.\n0 . 00 MIN.\n5\n(    3. 30 )\n( 4. 80 TYP )\n( 28X  0 . 5 )\n(32X  0 . 23 )\n( 32X  0 . 60)\n+  0.07\n- 0.05\n17\n25\n24\n8\n1\n32\n",
      "images": [],
      "tables": [],
      "figure_references": [],
      "table_references": [],
      "references": []
    },
    {
      "page_number": 47,
      "raw_text": "Corporate Headquarters\nTOYOSU FORESIA, 3-2-24 Toyosu,\nKoto-ku, Tokyo 135-0061, Japan\nwww.renesas.com\nContact Information\nFor further information on a product, technology, the most \nup-to-date version of a document, or your nearest sales \noffice, please visit:\nwww.renesas.com/contact/\nTrademarks\nRenesas and the Renesas logo are trademarks of Renesas \nElectronics Corporation. All trademarks and registered \ntrademarks are the property  of their respective owners.\nIMPORTANT NOTICE AND DISCLAIMER\nRENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL \nSPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING \nREFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND \nOTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, \nINCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A \nPARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible \nfor (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) \nensuring your application meets applicable standards, and any other safety, security, or other requirements. These \nresources are subject to change without notice. Renesas grants you permission to use these resources only for \ndevelopment of an application that uses Renesas products. Other reproduction or use of these resources is strictly \nprohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. \nRenesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, \ndamages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject \nto Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources \nexpands or otherwise alters any applicable warranties or warranty disclaimers for these products. \n(Rev.1.0 Mar 2020)\n",
      "images": [],
      "tables": [],
      "figure_references": [],
      "table_references": [],
      "references": []
    }
  ]
}