# ğŸ§© UART (Verilog + ZedBoard)

## ğŸ“˜ Overview
A Verilog-based **Universal Asynchronous Receiver and Transmitter (UART)** implemented and tested on the **ZedBoard (Zynq-7000)**.  
Includes simulation and hardware results demonstrating serial communication between TX and RX modules.

---

## âš™ï¸ Features
- UART Transmitter & Receiver in Verilog  
- Baud rate generator  
- Testbench simulation (Vivado)  
- FPGA implementation on ZedBoard 
- Verified via serial terminal output  

---

## ğŸ“ Structure
```

UART/  
â”œâ”€â”€ src/        # Verilog source files  
â”œâ”€â”€ sim/        # Testbench & simulation results  
â”œâ”€â”€ zedboard/   # Bitstream & terminal outputs  
â”œâ”€â”€ docs/       # Images & diagrams  
â””â”€â”€ README.md  

````

---

## ğŸ§© Working
- **TX** sends 8-bit data serially  
- **RX** receives and reconstructs data  
- Frame: `Start bit | 8 Data bits | Stop bit`  
- Baud Rate Example: **115200 bps**

---

ğŸ“¸ *Example:*
[Simulation Result](d[ocs/simulation_result.png](https://drive.google.com/file/d/1IuUURbPu7UZskYqP_-DoMlwvmX3PHMPN/view?usp=sharing))

---

## ğŸ’» ZedBoard Test

1. Program FPGA with bitstream
2. Connect USB-UART & open terminal (115200 8N1)
3. Observe transmitted data on serial monitor


## ğŸ§° Tools

* Verilog HDL
* Xilinx Vivado / Xilinx Vitis
* ZedBoard (Zynq-7000)
* Serial Terminal (TeraTerm)

---

## ğŸ‘¤ Author

**Aashraye Saraf**
[GitHub](https://github.com/AashrayeSaraf)  

**Aishani Sinha**
[GitHub](https://github.com/AISHANI817) 

---

