// Seed: 848410730
module module_0 #(
    parameter id_1 = 32'd29,
    parameter id_3 = 32'd36
) (
    _id_1,
    id_2
);
  input logic [7:0] id_2;
  input wire _id_1;
  tri1  _id_3 = id_1 == id_2[1==id_3], id_4 = 1;
  logic id_5;
endmodule
module module_1 #(
    parameter id_10 = 32'd9,
    parameter id_11 = 32'd22,
    parameter id_14 = 32'd48,
    parameter id_6  = 32'd18,
    parameter id_9  = 32'd55
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  inout logic [7:0] id_8;
  output wire id_7;
  input wire _id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_9 = -1;
  wire _id_10;
  wire [-1 : 1 'b0] _id_11;
  module_0 modCall_1 (
      id_9,
      id_8
  );
  wire id_12;
  assign id_8[id_9!=?1|id_6] = 1 == id_1;
  wire id_13;
  wire _id_14;
  wire [-1 : id_11] id_15;
  logic id_16 = id_16;
  logic [1 : id_14  ==  id_10] id_17;
  wire id_18;
endmodule
