
BleExtension.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005308  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  08005498  08005498  00015498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005644  08005644  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08005644  08005644  00015644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800564c  0800564c  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800564c  0800564c  0001564c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005650  08005650  00015650  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08005654  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000358  20000068  080056bc  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003c0  080056bc  000203c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d0b8  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000021c1  00000000  00000000  0002d193  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ab8  00000000  00000000  0002f358  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000824  00000000  00000000  0002fe10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026e17  00000000  00000000  00030634  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d832  00000000  00000000  0005744b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e98ec  00000000  00000000  00064c7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003300  00000000  00000000  0014e56c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0015186c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005480 	.word	0x08005480

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08005480 	.word	0x08005480

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000570:	f000 fc30 	bl	8000dd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000574:	f000 f80b 	bl	800058e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000578:	f000 f8ba 	bl	80006f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800057c:	f000 f888 	bl	8000690 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000580:	f000 f856 	bl	8000630 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  RN4020_Init();
 8000584:	f000 f936 	bl	80007f4 <RN4020_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    RN4020_Process();
 8000588:	f000 f9a4 	bl	80008d4 <RN4020_Process>
 800058c:	e7fc      	b.n	8000588 <main+0x1c>

0800058e <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800058e:	b580      	push	{r7, lr}
 8000590:	b096      	sub	sp, #88	; 0x58
 8000592:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000594:	f107 0314 	add.w	r3, r7, #20
 8000598:	2244      	movs	r2, #68	; 0x44
 800059a:	2100      	movs	r1, #0
 800059c:	4618      	mov	r0, r3
 800059e:	f004 f971 	bl	8004884 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80005a2:	463b      	mov	r3, r7
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	605a      	str	r2, [r3, #4]
 80005aa:	609a      	str	r2, [r3, #8]
 80005ac:	60da      	str	r2, [r3, #12]
 80005ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK) {
 80005b0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80005b4:	f000 ffea 	bl	800158c <HAL_PWREx_ControlVoltageScaling>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <SystemClock_Config+0x34>
    Error_Handler();
 80005be:	f000 f913 	bl	80007e8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005c2:	2302      	movs	r3, #2
 80005c4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80005ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005cc:	2310      	movs	r3, #16
 80005ce:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005d0:	2302      	movs	r3, #2
 80005d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005d4:	2302      	movs	r3, #2
 80005d6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80005d8:	2301      	movs	r3, #1
 80005da:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80005dc:	230a      	movs	r3, #10
 80005de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80005e0:	2307      	movs	r3, #7
 80005e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005e4:	2302      	movs	r3, #2
 80005e6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005e8:	2302      	movs	r3, #2
 80005ea:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80005ec:	f107 0314 	add.w	r3, r7, #20
 80005f0:	4618      	mov	r0, r3
 80005f2:	f001 f821 	bl	8001638 <HAL_RCC_OscConfig>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d001      	beq.n	8000600 <SystemClock_Config+0x72>
    Error_Handler();
 80005fc:	f000 f8f4 	bl	80007e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000600:	230f      	movs	r3, #15
 8000602:	603b      	str	r3, [r7, #0]
      | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000604:	2303      	movs	r3, #3
 8000606:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000608:	2300      	movs	r3, #0
 800060a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800060c:	2300      	movs	r3, #0
 800060e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000610:	2300      	movs	r3, #0
 8000612:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8000614:	463b      	mov	r3, r7
 8000616:	2104      	movs	r1, #4
 8000618:	4618      	mov	r0, r3
 800061a:	f001 fbe9 	bl	8001df0 <HAL_RCC_ClockConfig>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d001      	beq.n	8000628 <SystemClock_Config+0x9a>
    Error_Handler();
 8000624:	f000 f8e0 	bl	80007e8 <Error_Handler>
  }
}
 8000628:	bf00      	nop
 800062a:	3758      	adds	r7, #88	; 0x58
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}

08000630 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000634:	4b14      	ldr	r3, [pc, #80]	; (8000688 <MX_USART1_UART_Init+0x58>)
 8000636:	4a15      	ldr	r2, [pc, #84]	; (800068c <MX_USART1_UART_Init+0x5c>)
 8000638:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800063a:	4b13      	ldr	r3, [pc, #76]	; (8000688 <MX_USART1_UART_Init+0x58>)
 800063c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000640:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000642:	4b11      	ldr	r3, [pc, #68]	; (8000688 <MX_USART1_UART_Init+0x58>)
 8000644:	2200      	movs	r2, #0
 8000646:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000648:	4b0f      	ldr	r3, [pc, #60]	; (8000688 <MX_USART1_UART_Init+0x58>)
 800064a:	2200      	movs	r2, #0
 800064c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800064e:	4b0e      	ldr	r3, [pc, #56]	; (8000688 <MX_USART1_UART_Init+0x58>)
 8000650:	2200      	movs	r2, #0
 8000652:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000654:	4b0c      	ldr	r3, [pc, #48]	; (8000688 <MX_USART1_UART_Init+0x58>)
 8000656:	220c      	movs	r2, #12
 8000658:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800065a:	4b0b      	ldr	r3, [pc, #44]	; (8000688 <MX_USART1_UART_Init+0x58>)
 800065c:	2200      	movs	r2, #0
 800065e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000660:	4b09      	ldr	r3, [pc, #36]	; (8000688 <MX_USART1_UART_Init+0x58>)
 8000662:	2200      	movs	r2, #0
 8000664:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000666:	4b08      	ldr	r3, [pc, #32]	; (8000688 <MX_USART1_UART_Init+0x58>)
 8000668:	2200      	movs	r2, #0
 800066a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800066c:	4b06      	ldr	r3, [pc, #24]	; (8000688 <MX_USART1_UART_Init+0x58>)
 800066e:	2200      	movs	r2, #0
 8000670:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK) {
 8000672:	4805      	ldr	r0, [pc, #20]	; (8000688 <MX_USART1_UART_Init+0x58>)
 8000674:	f002 fa9c 	bl	8002bb0 <HAL_UART_Init>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <MX_USART1_UART_Init+0x52>
    Error_Handler();
 800067e:	f000 f8b3 	bl	80007e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000682:	bf00      	nop
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	20000084 	.word	0x20000084
 800068c:	40013800 	.word	0x40013800

08000690 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000694:	4b14      	ldr	r3, [pc, #80]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 8000696:	4a15      	ldr	r2, [pc, #84]	; (80006ec <MX_USART2_UART_Init+0x5c>)
 8000698:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800069a:	4b13      	ldr	r3, [pc, #76]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 800069c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006a2:	4b11      	ldr	r3, [pc, #68]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006a8:	4b0f      	ldr	r3, [pc, #60]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006ae:	4b0e      	ldr	r3, [pc, #56]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006b4:	4b0c      	ldr	r3, [pc, #48]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 80006b6:	220c      	movs	r2, #12
 80006b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006ba:	4b0b      	ldr	r3, [pc, #44]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 80006bc:	2200      	movs	r2, #0
 80006be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006c0:	4b09      	ldr	r3, [pc, #36]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006c6:	4b08      	ldr	r3, [pc, #32]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006cc:	4b06      	ldr	r3, [pc, #24]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK) {
 80006d2:	4805      	ldr	r0, [pc, #20]	; (80006e8 <MX_USART2_UART_Init+0x58>)
 80006d4:	f002 fa6c 	bl	8002bb0 <HAL_UART_Init>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <MX_USART2_UART_Init+0x52>
    Error_Handler();
 80006de:	f000 f883 	bl	80007e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006e2:	bf00      	nop
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	2000010c 	.word	0x2000010c
 80006ec:	40004400 	.word	0x40004400

080006f0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b08a      	sub	sp, #40	; 0x28
 80006f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80006f6:	f107 0314 	add.w	r3, r7, #20
 80006fa:	2200      	movs	r2, #0
 80006fc:	601a      	str	r2, [r3, #0]
 80006fe:	605a      	str	r2, [r3, #4]
 8000700:	609a      	str	r2, [r3, #8]
 8000702:	60da      	str	r2, [r3, #12]
 8000704:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000706:	4b2b      	ldr	r3, [pc, #172]	; (80007b4 <MX_GPIO_Init+0xc4>)
 8000708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800070a:	4a2a      	ldr	r2, [pc, #168]	; (80007b4 <MX_GPIO_Init+0xc4>)
 800070c:	f043 0304 	orr.w	r3, r3, #4
 8000710:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000712:	4b28      	ldr	r3, [pc, #160]	; (80007b4 <MX_GPIO_Init+0xc4>)
 8000714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000716:	f003 0304 	and.w	r3, r3, #4
 800071a:	613b      	str	r3, [r7, #16]
 800071c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800071e:	4b25      	ldr	r3, [pc, #148]	; (80007b4 <MX_GPIO_Init+0xc4>)
 8000720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000722:	4a24      	ldr	r2, [pc, #144]	; (80007b4 <MX_GPIO_Init+0xc4>)
 8000724:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000728:	64d3      	str	r3, [r2, #76]	; 0x4c
 800072a:	4b22      	ldr	r3, [pc, #136]	; (80007b4 <MX_GPIO_Init+0xc4>)
 800072c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800072e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000732:	60fb      	str	r3, [r7, #12]
 8000734:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000736:	4b1f      	ldr	r3, [pc, #124]	; (80007b4 <MX_GPIO_Init+0xc4>)
 8000738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800073a:	4a1e      	ldr	r2, [pc, #120]	; (80007b4 <MX_GPIO_Init+0xc4>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000742:	4b1c      	ldr	r3, [pc, #112]	; (80007b4 <MX_GPIO_Init+0xc4>)
 8000744:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	60bb      	str	r3, [r7, #8]
 800074c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800074e:	4b19      	ldr	r3, [pc, #100]	; (80007b4 <MX_GPIO_Init+0xc4>)
 8000750:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000752:	4a18      	ldr	r2, [pc, #96]	; (80007b4 <MX_GPIO_Init+0xc4>)
 8000754:	f043 0302 	orr.w	r3, r3, #2
 8000758:	64d3      	str	r3, [r2, #76]	; 0x4c
 800075a:	4b16      	ldr	r3, [pc, #88]	; (80007b4 <MX_GPIO_Init+0xc4>)
 800075c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800075e:	f003 0302 	and.w	r3, r3, #2
 8000762:	607b      	str	r3, [r7, #4]
 8000764:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000766:	2200      	movs	r2, #0
 8000768:	2120      	movs	r1, #32
 800076a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800076e:	f000 fee7 	bl	8001540 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000772:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000776:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000778:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800077c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077e:	2300      	movs	r3, #0
 8000780:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000782:	f107 0314 	add.w	r3, r7, #20
 8000786:	4619      	mov	r1, r3
 8000788:	480b      	ldr	r0, [pc, #44]	; (80007b8 <MX_GPIO_Init+0xc8>)
 800078a:	f000 fd2f 	bl	80011ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800078e:	2320      	movs	r3, #32
 8000790:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000792:	2301      	movs	r3, #1
 8000794:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000796:	2300      	movs	r3, #0
 8000798:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800079a:	2300      	movs	r3, #0
 800079c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800079e:	f107 0314 	add.w	r3, r7, #20
 80007a2:	4619      	mov	r1, r3
 80007a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007a8:	f000 fd20 	bl	80011ec <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80007ac:	bf00      	nop
 80007ae:	3728      	adds	r7, #40	; 0x28
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	40021000 	.word	0x40021000
 80007b8:	48000800 	.word	0x48000800

080007bc <_write>:
/* USER CODE BEGIN 4 */

/*
 * Override _write function.
 */
int _write(int file, char *ptr, int len) {
 80007bc:	b580      	push	{r7, lr}
 80007be:	b084      	sub	sp, #16
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	60f8      	str	r0, [r7, #12]
 80007c4:	60b9      	str	r1, [r7, #8]
 80007c6:	607a      	str	r2, [r7, #4]
  //HAL_UART_Transmit(&huart1, (uint8_t *) ptr, (uint16_t) len, 0xFFFFFFFF);
  HAL_UART_Transmit(&huart2, (uint8_t *) ptr, (uint16_t) len, 0xFFFFFFFF);
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	b29a      	uxth	r2, r3
 80007cc:	f04f 33ff 	mov.w	r3, #4294967295
 80007d0:	68b9      	ldr	r1, [r7, #8]
 80007d2:	4804      	ldr	r0, [pc, #16]	; (80007e4 <_write+0x28>)
 80007d4:	f002 fa3a 	bl	8002c4c <HAL_UART_Transmit>
  return len;
 80007d8:	687b      	ldr	r3, [r7, #4]
}
 80007da:	4618      	mov	r0, r3
 80007dc:	3710      	adds	r7, #16
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	2000010c 	.word	0x2000010c

080007e8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007ec:	b672      	cpsid	i
}
 80007ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 80007f0:	e7fe      	b.n	80007f0 <Error_Handler+0x8>
	...

080007f4 <RN4020_Init>:
extern UART_HandleTypeDef huart1;

/**
 * Initialize interface to RN4020
 */
void RN4020_Init(void) {
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  HAL_UART_Receive_IT(&huart1, &uart_rx_data, 1);
 80007f8:	2201      	movs	r2, #1
 80007fa:	4903      	ldr	r1, [pc, #12]	; (8000808 <RN4020_Init+0x14>)
 80007fc:	4803      	ldr	r0, [pc, #12]	; (800080c <RN4020_Init+0x18>)
 80007fe:	f002 faaf 	bl	8002d60 <HAL_UART_Receive_IT>
}
 8000802:	bf00      	nop
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	20000194 	.word	0x20000194
 800080c:	20000084 	.word	0x20000084

08000810 <receiveData>:
/**
 * Receive data from a BLE central via RN4020 module.
 *
 * Note: the maximum length is 20 bytes.
 */
static void receiveData(uint8_t *data, int len) {
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
 8000818:	6039      	str	r1, [r7, #0]
  // Note: the following is only for a debugging purpose.
  data[len] = '\0';
 800081a:	683b      	ldr	r3, [r7, #0]
 800081c:	687a      	ldr	r2, [r7, #4]
 800081e:	4413      	add	r3, r2
 8000820:	2200      	movs	r2, #0
 8000822:	701a      	strb	r2, [r3, #0]
  printf("%s\n", data);
 8000824:	6878      	ldr	r0, [r7, #4]
 8000826:	f003 ff2d 	bl	8004684 <puts>
}
 800082a:	bf00      	nop
 800082c:	3708      	adds	r7, #8
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
	...

08000834 <sendData>:

/**
 * Send byte array (max. 20 bytes) to a BLE central via RN4020 module
 */
void sendData(uint8_t *data, int len) {
 8000834:	b5b0      	push	{r4, r5, r7, lr}
 8000836:	b084      	sub	sp, #16
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
 800083c:	6039      	str	r1, [r7, #0]
  char ascii_hex_buf[3];

  strcpy(send_buf, NOTIFY_COMMAND);
 800083e:	4a21      	ldr	r2, [pc, #132]	; (80008c4 <sendData+0x90>)
 8000840:	4b21      	ldr	r3, [pc, #132]	; (80008c8 <sendData+0x94>)
 8000842:	4614      	mov	r4, r2
 8000844:	461d      	mov	r5, r3
 8000846:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000848:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800084a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800084c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800084e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000852:	6020      	str	r0, [r4, #0]
 8000854:	3404      	adds	r4, #4
 8000856:	8021      	strh	r1, [r4, #0]
  for (int i = 0; i < len; i++) {
 8000858:	2300      	movs	r3, #0
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	e019      	b.n	8000892 <sendData+0x5e>
    sprintf(ascii_hex_buf, "%02x", data[i]);
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	687a      	ldr	r2, [r7, #4]
 8000862:	4413      	add	r3, r2
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	461a      	mov	r2, r3
 8000868:	f107 0308 	add.w	r3, r7, #8
 800086c:	4917      	ldr	r1, [pc, #92]	; (80008cc <sendData+0x98>)
 800086e:	4618      	mov	r0, r3
 8000870:	f003 ff10 	bl	8004694 <siprintf>
    send_buf[37 + i * 2] = ascii_hex_buf[0];
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	005b      	lsls	r3, r3, #1
 8000878:	3325      	adds	r3, #37	; 0x25
 800087a:	7a39      	ldrb	r1, [r7, #8]
 800087c:	4a11      	ldr	r2, [pc, #68]	; (80008c4 <sendData+0x90>)
 800087e:	54d1      	strb	r1, [r2, r3]
    send_buf[37 + i * 2 + 1] = ascii_hex_buf[1];
 8000880:	68fb      	ldr	r3, [r7, #12]
 8000882:	3313      	adds	r3, #19
 8000884:	005b      	lsls	r3, r3, #1
 8000886:	7a79      	ldrb	r1, [r7, #9]
 8000888:	4a0e      	ldr	r2, [pc, #56]	; (80008c4 <sendData+0x90>)
 800088a:	54d1      	strb	r1, [r2, r3]
  for (int i = 0; i < len; i++) {
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	3301      	adds	r3, #1
 8000890:	60fb      	str	r3, [r7, #12]
 8000892:	68fa      	ldr	r2, [r7, #12]
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	429a      	cmp	r2, r3
 8000898:	dbe1      	blt.n	800085e <sendData+0x2a>
  }
  send_buf[37 + len * 2] = '\n';
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	005b      	lsls	r3, r3, #1
 800089e:	3325      	adds	r3, #37	; 0x25
 80008a0:	4a08      	ldr	r2, [pc, #32]	; (80008c4 <sendData+0x90>)
 80008a2:	210a      	movs	r1, #10
 80008a4:	54d1      	strb	r1, [r2, r3]

  HAL_UART_Transmit(&huart1, (uint8_t*) send_buf, 37 + len * 2 + 1, 0xffff);
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	3313      	adds	r3, #19
 80008aa:	b29b      	uxth	r3, r3
 80008ac:	005b      	lsls	r3, r3, #1
 80008ae:	b29a      	uxth	r2, r3
 80008b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008b4:	4903      	ldr	r1, [pc, #12]	; (80008c4 <sendData+0x90>)
 80008b6:	4806      	ldr	r0, [pc, #24]	; (80008d0 <sendData+0x9c>)
 80008b8:	f002 f9c8 	bl	8002c4c <HAL_UART_Transmit>
}
 80008bc:	bf00      	nop
 80008be:	3710      	adds	r7, #16
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bdb0      	pop	{r4, r5, r7, pc}
 80008c4:	200001c4 	.word	0x200001c4
 80008c8:	08005498 	.word	0x08005498
 80008cc:	080054c0 	.word	0x080054c0
 80008d0:	20000084 	.word	0x20000084

080008d4 <RN4020_Process>:

/**
 * Include this process in the infinite loop of main.c.
 */
void RN4020_Process(void) {
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b086      	sub	sp, #24
 80008d8:	af00      	add	r7, sp, #0
  uint8_t data[20] = { 0 };
 80008da:	2300      	movs	r3, #0
 80008dc:	607b      	str	r3, [r7, #4]
 80008de:	f107 0308 	add.w	r3, r7, #8
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
 80008e6:	605a      	str	r2, [r3, #4]
 80008e8:	609a      	str	r2, [r3, #8]
 80008ea:	60da      	str	r2, [r3, #12]
  if (command_received) {
 80008ec:	4b0e      	ldr	r3, [pc, #56]	; (8000928 <RN4020_Process+0x54>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	b2db      	uxtb	r3, r3
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d014      	beq.n	8000920 <RN4020_Process+0x4c>
    /* ADD CODE HERE START */
    receiveData(data_buf, data_len);
 80008f6:	4b0d      	ldr	r3, [pc, #52]	; (800092c <RN4020_Process+0x58>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	4619      	mov	r1, r3
 80008fc:	480c      	ldr	r0, [pc, #48]	; (8000930 <RN4020_Process+0x5c>)
 80008fe:	f7ff ff87 	bl	8000810 <receiveData>
    data[0] = cnt++;
 8000902:	4b0c      	ldr	r3, [pc, #48]	; (8000934 <RN4020_Process+0x60>)
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	1c5a      	adds	r2, r3, #1
 8000908:	b2d1      	uxtb	r1, r2
 800090a:	4a0a      	ldr	r2, [pc, #40]	; (8000934 <RN4020_Process+0x60>)
 800090c:	7011      	strb	r1, [r2, #0]
 800090e:	713b      	strb	r3, [r7, #4]
    sendData(data, 1);
 8000910:	1d3b      	adds	r3, r7, #4
 8000912:	2101      	movs	r1, #1
 8000914:	4618      	mov	r0, r3
 8000916:	f7ff ff8d 	bl	8000834 <sendData>
    /* ADD CODE HERE END */
    command_received = false;
 800091a:	4b03      	ldr	r3, [pc, #12]	; (8000928 <RN4020_Process+0x54>)
 800091c:	2200      	movs	r2, #0
 800091e:	701a      	strb	r2, [r3, #0]
  }
}
 8000920:	bf00      	nop
 8000922:	3718      	adds	r7, #24
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	200001b8 	.word	0x200001b8
 800092c:	200001bc 	.word	0x200001bc
 8000930:	20000198 	.word	0x20000198
 8000934:	200001c0 	.word	0x200001c0

08000938 <HAL_UART_RxCpltCallback>:

/**
 * Receive data from RN4020 via usart1.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle) {
 8000938:	b580      	push	{r7, lr}
 800093a:	b084      	sub	sp, #16
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  static int idx = 0;
  static uint8_t uart_rx_buf[BUFSIZE];
  char ascii_hex_buf[3];
  if (!command_received) {
 8000940:	4b3a      	ldr	r3, [pc, #232]	; (8000a2c <HAL_UART_RxCpltCallback+0xf4>)
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	b2db      	uxtb	r3, r3
 8000946:	f083 0301 	eor.w	r3, r3, #1
 800094a:	b2db      	uxtb	r3, r3
 800094c:	2b00      	cmp	r3, #0
 800094e:	d064      	beq.n	8000a1a <HAL_UART_RxCpltCallback+0xe2>
    if (uart_rx_data == '\n') {
 8000950:	4b37      	ldr	r3, [pc, #220]	; (8000a30 <HAL_UART_RxCpltCallback+0xf8>)
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	2b0a      	cmp	r3, #10
 8000956:	d150      	bne.n	80009fa <HAL_UART_RxCpltCallback+0xc2>
      uart_rx_buf[idx] = '\0';
 8000958:	4b36      	ldr	r3, [pc, #216]	; (8000a34 <HAL_UART_RxCpltCallback+0xfc>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	4a36      	ldr	r2, [pc, #216]	; (8000a38 <HAL_UART_RxCpltCallback+0x100>)
 800095e:	2100      	movs	r1, #0
 8000960:	54d1      	strb	r1, [r2, r3]
      //printf("uart_rx_buf: %s\n", uart_rx_buf);
      // Receive NOTIFY in the form of "WV,XXXX,DDDD." from RN4020.
      if (uart_rx_buf[0] == 'W' && uart_rx_buf[1] == 'V'
 8000962:	4b35      	ldr	r3, [pc, #212]	; (8000a38 <HAL_UART_RxCpltCallback+0x100>)
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	2b57      	cmp	r3, #87	; 0x57
 8000968:	d143      	bne.n	80009f2 <HAL_UART_RxCpltCallback+0xba>
 800096a:	4b33      	ldr	r3, [pc, #204]	; (8000a38 <HAL_UART_RxCpltCallback+0x100>)
 800096c:	785b      	ldrb	r3, [r3, #1]
 800096e:	2b56      	cmp	r3, #86	; 0x56
 8000970:	d13f      	bne.n	80009f2 <HAL_UART_RxCpltCallback+0xba>
          && uart_rx_buf[2] == ',') {
 8000972:	4b31      	ldr	r3, [pc, #196]	; (8000a38 <HAL_UART_RxCpltCallback+0x100>)
 8000974:	789b      	ldrb	r3, [r3, #2]
 8000976:	2b2c      	cmp	r3, #44	; 0x2c
 8000978:	d13b      	bne.n	80009f2 <HAL_UART_RxCpltCallback+0xba>
        data_len = idx - 10;
 800097a:	4b2e      	ldr	r3, [pc, #184]	; (8000a34 <HAL_UART_RxCpltCallback+0xfc>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	3b0a      	subs	r3, #10
 8000980:	4a2e      	ldr	r2, [pc, #184]	; (8000a3c <HAL_UART_RxCpltCallback+0x104>)
 8000982:	6013      	str	r3, [r2, #0]
        // Convert ASCII HEX (XX) to uint8_t
        for (int i = 0; i < data_len / 2; i++) {
 8000984:	2300      	movs	r3, #0
 8000986:	60fb      	str	r3, [r7, #12]
 8000988:	e01f      	b.n	80009ca <HAL_UART_RxCpltCallback+0x92>
          ascii_hex_buf[0] = uart_rx_buf[8 + i * 2];
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	3304      	adds	r3, #4
 800098e:	005b      	lsls	r3, r3, #1
 8000990:	4a29      	ldr	r2, [pc, #164]	; (8000a38 <HAL_UART_RxCpltCallback+0x100>)
 8000992:	5cd3      	ldrb	r3, [r2, r3]
 8000994:	723b      	strb	r3, [r7, #8]
          ascii_hex_buf[1] = uart_rx_buf[8 + i * 2 + 1];
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	3304      	adds	r3, #4
 800099a:	005b      	lsls	r3, r3, #1
 800099c:	3301      	adds	r3, #1
 800099e:	4a26      	ldr	r2, [pc, #152]	; (8000a38 <HAL_UART_RxCpltCallback+0x100>)
 80009a0:	5cd3      	ldrb	r3, [r2, r3]
 80009a2:	727b      	strb	r3, [r7, #9]
          ascii_hex_buf[2] = '\0';
 80009a4:	2300      	movs	r3, #0
 80009a6:	72bb      	strb	r3, [r7, #10]
          data_buf[i] = (uint8_t) strtol(ascii_hex_buf, NULL, 16);
 80009a8:	f107 0308 	add.w	r3, r7, #8
 80009ac:	2210      	movs	r2, #16
 80009ae:	2100      	movs	r1, #0
 80009b0:	4618      	mov	r0, r3
 80009b2:	f003 fd47 	bl	8004444 <strtol>
 80009b6:	4603      	mov	r3, r0
 80009b8:	b2d9      	uxtb	r1, r3
 80009ba:	4a21      	ldr	r2, [pc, #132]	; (8000a40 <HAL_UART_RxCpltCallback+0x108>)
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	4413      	add	r3, r2
 80009c0:	460a      	mov	r2, r1
 80009c2:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < data_len / 2; i++) {
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	3301      	adds	r3, #1
 80009c8:	60fb      	str	r3, [r7, #12]
 80009ca:	4b1c      	ldr	r3, [pc, #112]	; (8000a3c <HAL_UART_RxCpltCallback+0x104>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	0fda      	lsrs	r2, r3, #31
 80009d0:	4413      	add	r3, r2
 80009d2:	105b      	asrs	r3, r3, #1
 80009d4:	461a      	mov	r2, r3
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	4293      	cmp	r3, r2
 80009da:	dbd6      	blt.n	800098a <HAL_UART_RxCpltCallback+0x52>
        }
        data_len = data_len / 2;
 80009dc:	4b17      	ldr	r3, [pc, #92]	; (8000a3c <HAL_UART_RxCpltCallback+0x104>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	0fda      	lsrs	r2, r3, #31
 80009e2:	4413      	add	r3, r2
 80009e4:	105b      	asrs	r3, r3, #1
 80009e6:	461a      	mov	r2, r3
 80009e8:	4b14      	ldr	r3, [pc, #80]	; (8000a3c <HAL_UART_RxCpltCallback+0x104>)
 80009ea:	601a      	str	r2, [r3, #0]
        command_received = true;
 80009ec:	4b0f      	ldr	r3, [pc, #60]	; (8000a2c <HAL_UART_RxCpltCallback+0xf4>)
 80009ee:	2201      	movs	r2, #1
 80009f0:	701a      	strb	r2, [r3, #0]
      }
      idx = 0;
 80009f2:	4b10      	ldr	r3, [pc, #64]	; (8000a34 <HAL_UART_RxCpltCallback+0xfc>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	601a      	str	r2, [r3, #0]
 80009f8:	e008      	b.n	8000a0c <HAL_UART_RxCpltCallback+0xd4>
    } else {
      uart_rx_buf[idx++] = uart_rx_data;
 80009fa:	4b0e      	ldr	r3, [pc, #56]	; (8000a34 <HAL_UART_RxCpltCallback+0xfc>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	1c5a      	adds	r2, r3, #1
 8000a00:	490c      	ldr	r1, [pc, #48]	; (8000a34 <HAL_UART_RxCpltCallback+0xfc>)
 8000a02:	600a      	str	r2, [r1, #0]
 8000a04:	4a0a      	ldr	r2, [pc, #40]	; (8000a30 <HAL_UART_RxCpltCallback+0xf8>)
 8000a06:	7811      	ldrb	r1, [r2, #0]
 8000a08:	4a0b      	ldr	r2, [pc, #44]	; (8000a38 <HAL_UART_RxCpltCallback+0x100>)
 8000a0a:	54d1      	strb	r1, [r2, r3]
    }
    if (idx >= BUFSIZE)
 8000a0c:	4b09      	ldr	r3, [pc, #36]	; (8000a34 <HAL_UART_RxCpltCallback+0xfc>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	2b3f      	cmp	r3, #63	; 0x3f
 8000a12:	d902      	bls.n	8000a1a <HAL_UART_RxCpltCallback+0xe2>
      idx = 0;
 8000a14:	4b07      	ldr	r3, [pc, #28]	; (8000a34 <HAL_UART_RxCpltCallback+0xfc>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	601a      	str	r2, [r3, #0]
  }
  HAL_UART_Receive_IT(&huart1, &uart_rx_data, 1);
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	4904      	ldr	r1, [pc, #16]	; (8000a30 <HAL_UART_RxCpltCallback+0xf8>)
 8000a1e:	4809      	ldr	r0, [pc, #36]	; (8000a44 <HAL_UART_RxCpltCallback+0x10c>)
 8000a20:	f002 f99e 	bl	8002d60 <HAL_UART_Receive_IT>
}
 8000a24:	bf00      	nop
 8000a26:	3710      	adds	r7, #16
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	200001b8 	.word	0x200001b8
 8000a30:	20000194 	.word	0x20000194
 8000a34:	20000228 	.word	0x20000228
 8000a38:	2000022c 	.word	0x2000022c
 8000a3c:	200001bc 	.word	0x200001bc
 8000a40:	20000198 	.word	0x20000198
 8000a44:	20000084 	.word	0x20000084

08000a48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b083      	sub	sp, #12
 8000a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a4e:	4b0f      	ldr	r3, [pc, #60]	; (8000a8c <HAL_MspInit+0x44>)
 8000a50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a52:	4a0e      	ldr	r2, [pc, #56]	; (8000a8c <HAL_MspInit+0x44>)
 8000a54:	f043 0301 	orr.w	r3, r3, #1
 8000a58:	6613      	str	r3, [r2, #96]	; 0x60
 8000a5a:	4b0c      	ldr	r3, [pc, #48]	; (8000a8c <HAL_MspInit+0x44>)
 8000a5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a5e:	f003 0301 	and.w	r3, r3, #1
 8000a62:	607b      	str	r3, [r7, #4]
 8000a64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a66:	4b09      	ldr	r3, [pc, #36]	; (8000a8c <HAL_MspInit+0x44>)
 8000a68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a6a:	4a08      	ldr	r2, [pc, #32]	; (8000a8c <HAL_MspInit+0x44>)
 8000a6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a70:	6593      	str	r3, [r2, #88]	; 0x58
 8000a72:	4b06      	ldr	r3, [pc, #24]	; (8000a8c <HAL_MspInit+0x44>)
 8000a74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a7a:	603b      	str	r3, [r7, #0]
 8000a7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a7e:	bf00      	nop
 8000a80:	370c      	adds	r7, #12
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	40021000 	.word	0x40021000

08000a90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b0ae      	sub	sp, #184	; 0xb8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a98:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
 8000aa0:	605a      	str	r2, [r3, #4]
 8000aa2:	609a      	str	r2, [r3, #8]
 8000aa4:	60da      	str	r2, [r3, #12]
 8000aa6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000aa8:	f107 031c 	add.w	r3, r7, #28
 8000aac:	2288      	movs	r2, #136	; 0x88
 8000aae:	2100      	movs	r1, #0
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f003 fee7 	bl	8004884 <memset>
  if(huart->Instance==USART1)
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	4a47      	ldr	r2, [pc, #284]	; (8000bd8 <HAL_UART_MspInit+0x148>)
 8000abc:	4293      	cmp	r3, r2
 8000abe:	d145      	bne.n	8000b4c <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ac8:	f107 031c 	add.w	r3, r7, #28
 8000acc:	4618      	mov	r0, r3
 8000ace:	f001 fbb3 	bl	8002238 <HAL_RCCEx_PeriphCLKConfig>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d001      	beq.n	8000adc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000ad8:	f7ff fe86 	bl	80007e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000adc:	4b3f      	ldr	r3, [pc, #252]	; (8000bdc <HAL_UART_MspInit+0x14c>)
 8000ade:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ae0:	4a3e      	ldr	r2, [pc, #248]	; (8000bdc <HAL_UART_MspInit+0x14c>)
 8000ae2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ae6:	6613      	str	r3, [r2, #96]	; 0x60
 8000ae8:	4b3c      	ldr	r3, [pc, #240]	; (8000bdc <HAL_UART_MspInit+0x14c>)
 8000aea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000aec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000af0:	61bb      	str	r3, [r7, #24]
 8000af2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af4:	4b39      	ldr	r3, [pc, #228]	; (8000bdc <HAL_UART_MspInit+0x14c>)
 8000af6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000af8:	4a38      	ldr	r2, [pc, #224]	; (8000bdc <HAL_UART_MspInit+0x14c>)
 8000afa:	f043 0301 	orr.w	r3, r3, #1
 8000afe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b00:	4b36      	ldr	r3, [pc, #216]	; (8000bdc <HAL_UART_MspInit+0x14c>)
 8000b02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b04:	f003 0301 	and.w	r3, r3, #1
 8000b08:	617b      	str	r3, [r7, #20]
 8000b0a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000b0c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000b10:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b14:	2302      	movs	r3, #2
 8000b16:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b20:	2303      	movs	r3, #3
 8000b22:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b26:	2307      	movs	r3, #7
 8000b28:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000b30:	4619      	mov	r1, r3
 8000b32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b36:	f000 fb59 	bl	80011ec <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	2025      	movs	r0, #37	; 0x25
 8000b40:	f000 fa9f 	bl	8001082 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000b44:	2025      	movs	r0, #37	; 0x25
 8000b46:	f000 fab8 	bl	80010ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b4a:	e040      	b.n	8000bce <HAL_UART_MspInit+0x13e>
  else if(huart->Instance==USART2)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a23      	ldr	r2, [pc, #140]	; (8000be0 <HAL_UART_MspInit+0x150>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d13b      	bne.n	8000bce <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b56:	2302      	movs	r3, #2
 8000b58:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b5e:	f107 031c 	add.w	r3, r7, #28
 8000b62:	4618      	mov	r0, r3
 8000b64:	f001 fb68 	bl	8002238 <HAL_RCCEx_PeriphCLKConfig>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <HAL_UART_MspInit+0xe2>
      Error_Handler();
 8000b6e:	f7ff fe3b 	bl	80007e8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b72:	4b1a      	ldr	r3, [pc, #104]	; (8000bdc <HAL_UART_MspInit+0x14c>)
 8000b74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b76:	4a19      	ldr	r2, [pc, #100]	; (8000bdc <HAL_UART_MspInit+0x14c>)
 8000b78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b7c:	6593      	str	r3, [r2, #88]	; 0x58
 8000b7e:	4b17      	ldr	r3, [pc, #92]	; (8000bdc <HAL_UART_MspInit+0x14c>)
 8000b80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b86:	613b      	str	r3, [r7, #16]
 8000b88:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8a:	4b14      	ldr	r3, [pc, #80]	; (8000bdc <HAL_UART_MspInit+0x14c>)
 8000b8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b8e:	4a13      	ldr	r2, [pc, #76]	; (8000bdc <HAL_UART_MspInit+0x14c>)
 8000b90:	f043 0301 	orr.w	r3, r3, #1
 8000b94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b96:	4b11      	ldr	r3, [pc, #68]	; (8000bdc <HAL_UART_MspInit+0x14c>)
 8000b98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b9a:	f003 0301 	and.w	r3, r3, #1
 8000b9e:	60fb      	str	r3, [r7, #12]
 8000ba0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ba2:	230c      	movs	r3, #12
 8000ba4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba8:	2302      	movs	r3, #2
 8000baa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bb4:	2303      	movs	r3, #3
 8000bb6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bba:	2307      	movs	r3, #7
 8000bbc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bca:	f000 fb0f 	bl	80011ec <HAL_GPIO_Init>
}
 8000bce:	bf00      	nop
 8000bd0:	37b8      	adds	r7, #184	; 0xb8
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	40013800 	.word	0x40013800
 8000bdc:	40021000 	.word	0x40021000
 8000be0:	40004400 	.word	0x40004400

08000be4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000be8:	e7fe      	b.n	8000be8 <NMI_Handler+0x4>

08000bea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bea:	b480      	push	{r7}
 8000bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bee:	e7fe      	b.n	8000bee <HardFault_Handler+0x4>

08000bf0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bf4:	e7fe      	b.n	8000bf4 <MemManage_Handler+0x4>

08000bf6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bf6:	b480      	push	{r7}
 8000bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bfa:	e7fe      	b.n	8000bfa <BusFault_Handler+0x4>

08000bfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c00:	e7fe      	b.n	8000c00 <UsageFault_Handler+0x4>

08000c02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c02:	b480      	push	{r7}
 8000c04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c06:	bf00      	nop
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr

08000c10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c14:	bf00      	nop
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr

08000c1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c1e:	b480      	push	{r7}
 8000c20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c22:	bf00      	nop
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c30:	f000 f92c 	bl	8000e8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c34:	bf00      	nop
 8000c36:	bd80      	pop	{r7, pc}

08000c38 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000c3c:	4802      	ldr	r0, [pc, #8]	; (8000c48 <USART1_IRQHandler+0x10>)
 8000c3e:	f002 f8db 	bl	8002df8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	20000084 	.word	0x20000084

08000c4c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b086      	sub	sp, #24
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	60f8      	str	r0, [r7, #12]
 8000c54:	60b9      	str	r1, [r7, #8]
 8000c56:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c58:	2300      	movs	r3, #0
 8000c5a:	617b      	str	r3, [r7, #20]
 8000c5c:	e00a      	b.n	8000c74 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c5e:	f3af 8000 	nop.w
 8000c62:	4601      	mov	r1, r0
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	1c5a      	adds	r2, r3, #1
 8000c68:	60ba      	str	r2, [r7, #8]
 8000c6a:	b2ca      	uxtb	r2, r1
 8000c6c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	3301      	adds	r3, #1
 8000c72:	617b      	str	r3, [r7, #20]
 8000c74:	697a      	ldr	r2, [r7, #20]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	dbf0      	blt.n	8000c5e <_read+0x12>
  }

  return len;
 8000c7c:	687b      	ldr	r3, [r7, #4]
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3718      	adds	r7, #24
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}

08000c86 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000c86:	b480      	push	{r7}
 8000c88:	b083      	sub	sp, #12
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	370c      	adds	r7, #12
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr

08000c9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c9e:	b480      	push	{r7}
 8000ca0:	b083      	sub	sp, #12
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	6078      	str	r0, [r7, #4]
 8000ca6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000cae:	605a      	str	r2, [r3, #4]
  return 0;
 8000cb0:	2300      	movs	r3, #0
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	370c      	adds	r7, #12
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr

08000cbe <_isatty>:

int _isatty(int file)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	b083      	sub	sp, #12
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cc6:	2301      	movs	r3, #1
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr

08000cd4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b085      	sub	sp, #20
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	60f8      	str	r0, [r7, #12]
 8000cdc:	60b9      	str	r1, [r7, #8]
 8000cde:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ce0:	2300      	movs	r3, #0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3714      	adds	r7, #20
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
	...

08000cf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b086      	sub	sp, #24
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cf8:	4a14      	ldr	r2, [pc, #80]	; (8000d4c <_sbrk+0x5c>)
 8000cfa:	4b15      	ldr	r3, [pc, #84]	; (8000d50 <_sbrk+0x60>)
 8000cfc:	1ad3      	subs	r3, r2, r3
 8000cfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d04:	4b13      	ldr	r3, [pc, #76]	; (8000d54 <_sbrk+0x64>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d102      	bne.n	8000d12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d0c:	4b11      	ldr	r3, [pc, #68]	; (8000d54 <_sbrk+0x64>)
 8000d0e:	4a12      	ldr	r2, [pc, #72]	; (8000d58 <_sbrk+0x68>)
 8000d10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d12:	4b10      	ldr	r3, [pc, #64]	; (8000d54 <_sbrk+0x64>)
 8000d14:	681a      	ldr	r2, [r3, #0]
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	4413      	add	r3, r2
 8000d1a:	693a      	ldr	r2, [r7, #16]
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	d207      	bcs.n	8000d30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d20:	f003 fdfe 	bl	8004920 <__errno>
 8000d24:	4603      	mov	r3, r0
 8000d26:	220c      	movs	r2, #12
 8000d28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d2a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d2e:	e009      	b.n	8000d44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d30:	4b08      	ldr	r3, [pc, #32]	; (8000d54 <_sbrk+0x64>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d36:	4b07      	ldr	r3, [pc, #28]	; (8000d54 <_sbrk+0x64>)
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	4a05      	ldr	r2, [pc, #20]	; (8000d54 <_sbrk+0x64>)
 8000d40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d42:	68fb      	ldr	r3, [r7, #12]
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	3718      	adds	r7, #24
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	20018000 	.word	0x20018000
 8000d50:	00000400 	.word	0x00000400
 8000d54:	2000026c 	.word	0x2000026c
 8000d58:	200003c0 	.word	0x200003c0

08000d5c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000d60:	4b06      	ldr	r3, [pc, #24]	; (8000d7c <SystemInit+0x20>)
 8000d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d66:	4a05      	ldr	r2, [pc, #20]	; (8000d7c <SystemInit+0x20>)
 8000d68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000d70:	bf00      	nop
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	e000ed00 	.word	0xe000ed00

08000d80 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000d80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000db8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d84:	f7ff ffea 	bl	8000d5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d88:	480c      	ldr	r0, [pc, #48]	; (8000dbc <LoopForever+0x6>)
  ldr r1, =_edata
 8000d8a:	490d      	ldr	r1, [pc, #52]	; (8000dc0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d8c:	4a0d      	ldr	r2, [pc, #52]	; (8000dc4 <LoopForever+0xe>)
  movs r3, #0
 8000d8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d90:	e002      	b.n	8000d98 <LoopCopyDataInit>

08000d92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d96:	3304      	adds	r3, #4

08000d98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d9c:	d3f9      	bcc.n	8000d92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d9e:	4a0a      	ldr	r2, [pc, #40]	; (8000dc8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000da0:	4c0a      	ldr	r4, [pc, #40]	; (8000dcc <LoopForever+0x16>)
  movs r3, #0
 8000da2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000da4:	e001      	b.n	8000daa <LoopFillZerobss>

08000da6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000da6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000da8:	3204      	adds	r2, #4

08000daa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000daa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dac:	d3fb      	bcc.n	8000da6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dae:	f003 fdbd 	bl	800492c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000db2:	f7ff fbdb 	bl	800056c <main>

08000db6 <LoopForever>:

LoopForever:
    b LoopForever
 8000db6:	e7fe      	b.n	8000db6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000db8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000dbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dc0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000dc4:	08005654 	.word	0x08005654
  ldr r2, =_sbss
 8000dc8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000dcc:	200003c0 	.word	0x200003c0

08000dd0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000dd0:	e7fe      	b.n	8000dd0 <ADC1_2_IRQHandler>
	...

08000dd4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dde:	4b0c      	ldr	r3, [pc, #48]	; (8000e10 <HAL_Init+0x3c>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4a0b      	ldr	r2, [pc, #44]	; (8000e10 <HAL_Init+0x3c>)
 8000de4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000de8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dea:	2003      	movs	r0, #3
 8000dec:	f000 f93e 	bl	800106c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000df0:	2000      	movs	r0, #0
 8000df2:	f000 f80f 	bl	8000e14 <HAL_InitTick>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d002      	beq.n	8000e02 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	71fb      	strb	r3, [r7, #7]
 8000e00:	e001      	b.n	8000e06 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e02:	f7ff fe21 	bl	8000a48 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e06:	79fb      	ldrb	r3, [r7, #7]
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	3708      	adds	r7, #8
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	40022000 	.word	0x40022000

08000e14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b084      	sub	sp, #16
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000e20:	4b17      	ldr	r3, [pc, #92]	; (8000e80 <HAL_InitTick+0x6c>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d023      	beq.n	8000e70 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000e28:	4b16      	ldr	r3, [pc, #88]	; (8000e84 <HAL_InitTick+0x70>)
 8000e2a:	681a      	ldr	r2, [r3, #0]
 8000e2c:	4b14      	ldr	r3, [pc, #80]	; (8000e80 <HAL_InitTick+0x6c>)
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	4619      	mov	r1, r3
 8000e32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e36:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f000 f949 	bl	80010d6 <HAL_SYSTICK_Config>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d10f      	bne.n	8000e6a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	2b0f      	cmp	r3, #15
 8000e4e:	d809      	bhi.n	8000e64 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e50:	2200      	movs	r2, #0
 8000e52:	6879      	ldr	r1, [r7, #4]
 8000e54:	f04f 30ff 	mov.w	r0, #4294967295
 8000e58:	f000 f913 	bl	8001082 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e5c:	4a0a      	ldr	r2, [pc, #40]	; (8000e88 <HAL_InitTick+0x74>)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	6013      	str	r3, [r2, #0]
 8000e62:	e007      	b.n	8000e74 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000e64:	2301      	movs	r3, #1
 8000e66:	73fb      	strb	r3, [r7, #15]
 8000e68:	e004      	b.n	8000e74 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	73fb      	strb	r3, [r7, #15]
 8000e6e:	e001      	b.n	8000e74 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e70:	2301      	movs	r3, #1
 8000e72:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3710      	adds	r7, #16
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	20000008 	.word	0x20000008
 8000e84:	20000000 	.word	0x20000000
 8000e88:	20000004 	.word	0x20000004

08000e8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e90:	4b06      	ldr	r3, [pc, #24]	; (8000eac <HAL_IncTick+0x20>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	461a      	mov	r2, r3
 8000e96:	4b06      	ldr	r3, [pc, #24]	; (8000eb0 <HAL_IncTick+0x24>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4413      	add	r3, r2
 8000e9c:	4a04      	ldr	r2, [pc, #16]	; (8000eb0 <HAL_IncTick+0x24>)
 8000e9e:	6013      	str	r3, [r2, #0]
}
 8000ea0:	bf00      	nop
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	20000008 	.word	0x20000008
 8000eb0:	20000270 	.word	0x20000270

08000eb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  return uwTick;
 8000eb8:	4b03      	ldr	r3, [pc, #12]	; (8000ec8 <HAL_GetTick+0x14>)
 8000eba:	681b      	ldr	r3, [r3, #0]
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	20000270 	.word	0x20000270

08000ecc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b085      	sub	sp, #20
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	f003 0307 	and.w	r3, r3, #7
 8000eda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000edc:	4b0c      	ldr	r3, [pc, #48]	; (8000f10 <__NVIC_SetPriorityGrouping+0x44>)
 8000ede:	68db      	ldr	r3, [r3, #12]
 8000ee0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ee2:	68ba      	ldr	r2, [r7, #8]
 8000ee4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ee8:	4013      	ands	r3, r2
 8000eea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ef0:	68bb      	ldr	r3, [r7, #8]
 8000ef2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ef4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ef8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000efc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000efe:	4a04      	ldr	r2, [pc, #16]	; (8000f10 <__NVIC_SetPriorityGrouping+0x44>)
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	60d3      	str	r3, [r2, #12]
}
 8000f04:	bf00      	nop
 8000f06:	3714      	adds	r7, #20
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	e000ed00 	.word	0xe000ed00

08000f14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f18:	4b04      	ldr	r3, [pc, #16]	; (8000f2c <__NVIC_GetPriorityGrouping+0x18>)
 8000f1a:	68db      	ldr	r3, [r3, #12]
 8000f1c:	0a1b      	lsrs	r3, r3, #8
 8000f1e:	f003 0307 	and.w	r3, r3, #7
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr
 8000f2c:	e000ed00 	.word	0xe000ed00

08000f30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b083      	sub	sp, #12
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	db0b      	blt.n	8000f5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f42:	79fb      	ldrb	r3, [r7, #7]
 8000f44:	f003 021f 	and.w	r2, r3, #31
 8000f48:	4907      	ldr	r1, [pc, #28]	; (8000f68 <__NVIC_EnableIRQ+0x38>)
 8000f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4e:	095b      	lsrs	r3, r3, #5
 8000f50:	2001      	movs	r0, #1
 8000f52:	fa00 f202 	lsl.w	r2, r0, r2
 8000f56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f5a:	bf00      	nop
 8000f5c:	370c      	adds	r7, #12
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	e000e100 	.word	0xe000e100

08000f6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	6039      	str	r1, [r7, #0]
 8000f76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	db0a      	blt.n	8000f96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	b2da      	uxtb	r2, r3
 8000f84:	490c      	ldr	r1, [pc, #48]	; (8000fb8 <__NVIC_SetPriority+0x4c>)
 8000f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8a:	0112      	lsls	r2, r2, #4
 8000f8c:	b2d2      	uxtb	r2, r2
 8000f8e:	440b      	add	r3, r1
 8000f90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f94:	e00a      	b.n	8000fac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	b2da      	uxtb	r2, r3
 8000f9a:	4908      	ldr	r1, [pc, #32]	; (8000fbc <__NVIC_SetPriority+0x50>)
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
 8000f9e:	f003 030f 	and.w	r3, r3, #15
 8000fa2:	3b04      	subs	r3, #4
 8000fa4:	0112      	lsls	r2, r2, #4
 8000fa6:	b2d2      	uxtb	r2, r2
 8000fa8:	440b      	add	r3, r1
 8000faa:	761a      	strb	r2, [r3, #24]
}
 8000fac:	bf00      	nop
 8000fae:	370c      	adds	r7, #12
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr
 8000fb8:	e000e100 	.word	0xe000e100
 8000fbc:	e000ed00 	.word	0xe000ed00

08000fc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b089      	sub	sp, #36	; 0x24
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	60f8      	str	r0, [r7, #12]
 8000fc8:	60b9      	str	r1, [r7, #8]
 8000fca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	f003 0307 	and.w	r3, r3, #7
 8000fd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fd4:	69fb      	ldr	r3, [r7, #28]
 8000fd6:	f1c3 0307 	rsb	r3, r3, #7
 8000fda:	2b04      	cmp	r3, #4
 8000fdc:	bf28      	it	cs
 8000fde:	2304      	movcs	r3, #4
 8000fe0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fe2:	69fb      	ldr	r3, [r7, #28]
 8000fe4:	3304      	adds	r3, #4
 8000fe6:	2b06      	cmp	r3, #6
 8000fe8:	d902      	bls.n	8000ff0 <NVIC_EncodePriority+0x30>
 8000fea:	69fb      	ldr	r3, [r7, #28]
 8000fec:	3b03      	subs	r3, #3
 8000fee:	e000      	b.n	8000ff2 <NVIC_EncodePriority+0x32>
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ff4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ff8:	69bb      	ldr	r3, [r7, #24]
 8000ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffe:	43da      	mvns	r2, r3
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	401a      	ands	r2, r3
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001008:	f04f 31ff 	mov.w	r1, #4294967295
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	fa01 f303 	lsl.w	r3, r1, r3
 8001012:	43d9      	mvns	r1, r3
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001018:	4313      	orrs	r3, r2
         );
}
 800101a:	4618      	mov	r0, r3
 800101c:	3724      	adds	r7, #36	; 0x24
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr
	...

08001028 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	3b01      	subs	r3, #1
 8001034:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001038:	d301      	bcc.n	800103e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800103a:	2301      	movs	r3, #1
 800103c:	e00f      	b.n	800105e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800103e:	4a0a      	ldr	r2, [pc, #40]	; (8001068 <SysTick_Config+0x40>)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	3b01      	subs	r3, #1
 8001044:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001046:	210f      	movs	r1, #15
 8001048:	f04f 30ff 	mov.w	r0, #4294967295
 800104c:	f7ff ff8e 	bl	8000f6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001050:	4b05      	ldr	r3, [pc, #20]	; (8001068 <SysTick_Config+0x40>)
 8001052:	2200      	movs	r2, #0
 8001054:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001056:	4b04      	ldr	r3, [pc, #16]	; (8001068 <SysTick_Config+0x40>)
 8001058:	2207      	movs	r2, #7
 800105a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800105c:	2300      	movs	r3, #0
}
 800105e:	4618      	mov	r0, r3
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	e000e010 	.word	0xe000e010

0800106c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001074:	6878      	ldr	r0, [r7, #4]
 8001076:	f7ff ff29 	bl	8000ecc <__NVIC_SetPriorityGrouping>
}
 800107a:	bf00      	nop
 800107c:	3708      	adds	r7, #8
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}

08001082 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001082:	b580      	push	{r7, lr}
 8001084:	b086      	sub	sp, #24
 8001086:	af00      	add	r7, sp, #0
 8001088:	4603      	mov	r3, r0
 800108a:	60b9      	str	r1, [r7, #8]
 800108c:	607a      	str	r2, [r7, #4]
 800108e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001090:	2300      	movs	r3, #0
 8001092:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001094:	f7ff ff3e 	bl	8000f14 <__NVIC_GetPriorityGrouping>
 8001098:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800109a:	687a      	ldr	r2, [r7, #4]
 800109c:	68b9      	ldr	r1, [r7, #8]
 800109e:	6978      	ldr	r0, [r7, #20]
 80010a0:	f7ff ff8e 	bl	8000fc0 <NVIC_EncodePriority>
 80010a4:	4602      	mov	r2, r0
 80010a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010aa:	4611      	mov	r1, r2
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff ff5d 	bl	8000f6c <__NVIC_SetPriority>
}
 80010b2:	bf00      	nop
 80010b4:	3718      	adds	r7, #24
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}

080010ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010ba:	b580      	push	{r7, lr}
 80010bc:	b082      	sub	sp, #8
 80010be:	af00      	add	r7, sp, #0
 80010c0:	4603      	mov	r3, r0
 80010c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff ff31 	bl	8000f30 <__NVIC_EnableIRQ>
}
 80010ce:	bf00      	nop
 80010d0:	3708      	adds	r7, #8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b082      	sub	sp, #8
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f7ff ffa2 	bl	8001028 <SysTick_Config>
 80010e4:	4603      	mov	r3, r0
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}

080010ee <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80010ee:	b480      	push	{r7}
 80010f0:	b085      	sub	sp, #20
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010f6:	2300      	movs	r3, #0
 80010f8:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001100:	b2db      	uxtb	r3, r3
 8001102:	2b02      	cmp	r3, #2
 8001104:	d008      	beq.n	8001118 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2204      	movs	r2, #4
 800110a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2200      	movs	r2, #0
 8001110:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001114:	2301      	movs	r3, #1
 8001116:	e022      	b.n	800115e <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f022 020e 	bic.w	r2, r2, #14
 8001126:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f022 0201 	bic.w	r2, r2, #1
 8001136:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800113c:	f003 021c 	and.w	r2, r3, #28
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001144:	2101      	movs	r1, #1
 8001146:	fa01 f202 	lsl.w	r2, r1, r2
 800114a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2201      	movs	r2, #1
 8001150:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2200      	movs	r2, #0
 8001158:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800115c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800115e:	4618      	mov	r0, r3
 8001160:	3714      	adds	r7, #20
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr

0800116a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800116a:	b580      	push	{r7, lr}
 800116c:	b084      	sub	sp, #16
 800116e:	af00      	add	r7, sp, #0
 8001170:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001172:	2300      	movs	r3, #0
 8001174:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800117c:	b2db      	uxtb	r3, r3
 800117e:	2b02      	cmp	r3, #2
 8001180:	d005      	beq.n	800118e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2204      	movs	r2, #4
 8001186:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001188:	2301      	movs	r3, #1
 800118a:	73fb      	strb	r3, [r7, #15]
 800118c:	e029      	b.n	80011e2 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f022 020e 	bic.w	r2, r2, #14
 800119c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f022 0201 	bic.w	r2, r2, #1
 80011ac:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011b2:	f003 021c 	and.w	r2, r3, #28
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ba:	2101      	movs	r1, #1
 80011bc:	fa01 f202 	lsl.w	r2, r1, r2
 80011c0:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2201      	movs	r2, #1
 80011c6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2200      	movs	r2, #0
 80011ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d003      	beq.n	80011e2 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011de:	6878      	ldr	r0, [r7, #4]
 80011e0:	4798      	blx	r3
    }
  }
  return status;
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3710      	adds	r7, #16
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}

080011ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b087      	sub	sp, #28
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80011f6:	2300      	movs	r3, #0
 80011f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011fa:	e17f      	b.n	80014fc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	2101      	movs	r1, #1
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	fa01 f303 	lsl.w	r3, r1, r3
 8001208:	4013      	ands	r3, r2
 800120a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	2b00      	cmp	r3, #0
 8001210:	f000 8171 	beq.w	80014f6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f003 0303 	and.w	r3, r3, #3
 800121c:	2b01      	cmp	r3, #1
 800121e:	d005      	beq.n	800122c <HAL_GPIO_Init+0x40>
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	f003 0303 	and.w	r3, r3, #3
 8001228:	2b02      	cmp	r3, #2
 800122a:	d130      	bne.n	800128e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	689b      	ldr	r3, [r3, #8]
 8001230:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	005b      	lsls	r3, r3, #1
 8001236:	2203      	movs	r2, #3
 8001238:	fa02 f303 	lsl.w	r3, r2, r3
 800123c:	43db      	mvns	r3, r3
 800123e:	693a      	ldr	r2, [r7, #16]
 8001240:	4013      	ands	r3, r2
 8001242:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	68da      	ldr	r2, [r3, #12]
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	693a      	ldr	r2, [r7, #16]
 8001252:	4313      	orrs	r3, r2
 8001254:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	693a      	ldr	r2, [r7, #16]
 800125a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001262:	2201      	movs	r2, #1
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	fa02 f303 	lsl.w	r3, r2, r3
 800126a:	43db      	mvns	r3, r3
 800126c:	693a      	ldr	r2, [r7, #16]
 800126e:	4013      	ands	r3, r2
 8001270:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	091b      	lsrs	r3, r3, #4
 8001278:	f003 0201 	and.w	r2, r3, #1
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	fa02 f303 	lsl.w	r3, r2, r3
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	4313      	orrs	r3, r2
 8001286:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	693a      	ldr	r2, [r7, #16]
 800128c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f003 0303 	and.w	r3, r3, #3
 8001296:	2b03      	cmp	r3, #3
 8001298:	d118      	bne.n	80012cc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800129e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80012a0:	2201      	movs	r2, #1
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	fa02 f303 	lsl.w	r3, r2, r3
 80012a8:	43db      	mvns	r3, r3
 80012aa:	693a      	ldr	r2, [r7, #16]
 80012ac:	4013      	ands	r3, r2
 80012ae:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	08db      	lsrs	r3, r3, #3
 80012b6:	f003 0201 	and.w	r2, r3, #1
 80012ba:	697b      	ldr	r3, [r7, #20]
 80012bc:	fa02 f303 	lsl.w	r3, r2, r3
 80012c0:	693a      	ldr	r2, [r7, #16]
 80012c2:	4313      	orrs	r3, r2
 80012c4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	693a      	ldr	r2, [r7, #16]
 80012ca:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	f003 0303 	and.w	r3, r3, #3
 80012d4:	2b03      	cmp	r3, #3
 80012d6:	d017      	beq.n	8001308 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	68db      	ldr	r3, [r3, #12]
 80012dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	2203      	movs	r2, #3
 80012e4:	fa02 f303 	lsl.w	r3, r2, r3
 80012e8:	43db      	mvns	r3, r3
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	4013      	ands	r3, r2
 80012ee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	689a      	ldr	r2, [r3, #8]
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	005b      	lsls	r3, r3, #1
 80012f8:	fa02 f303 	lsl.w	r3, r2, r3
 80012fc:	693a      	ldr	r2, [r7, #16]
 80012fe:	4313      	orrs	r3, r2
 8001300:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	693a      	ldr	r2, [r7, #16]
 8001306:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	f003 0303 	and.w	r3, r3, #3
 8001310:	2b02      	cmp	r3, #2
 8001312:	d123      	bne.n	800135c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	08da      	lsrs	r2, r3, #3
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	3208      	adds	r2, #8
 800131c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001320:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	f003 0307 	and.w	r3, r3, #7
 8001328:	009b      	lsls	r3, r3, #2
 800132a:	220f      	movs	r2, #15
 800132c:	fa02 f303 	lsl.w	r3, r2, r3
 8001330:	43db      	mvns	r3, r3
 8001332:	693a      	ldr	r2, [r7, #16]
 8001334:	4013      	ands	r3, r2
 8001336:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	691a      	ldr	r2, [r3, #16]
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	f003 0307 	and.w	r3, r3, #7
 8001342:	009b      	lsls	r3, r3, #2
 8001344:	fa02 f303 	lsl.w	r3, r2, r3
 8001348:	693a      	ldr	r2, [r7, #16]
 800134a:	4313      	orrs	r3, r2
 800134c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	08da      	lsrs	r2, r3, #3
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	3208      	adds	r2, #8
 8001356:	6939      	ldr	r1, [r7, #16]
 8001358:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	005b      	lsls	r3, r3, #1
 8001366:	2203      	movs	r2, #3
 8001368:	fa02 f303 	lsl.w	r3, r2, r3
 800136c:	43db      	mvns	r3, r3
 800136e:	693a      	ldr	r2, [r7, #16]
 8001370:	4013      	ands	r3, r2
 8001372:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f003 0203 	and.w	r2, r3, #3
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	fa02 f303 	lsl.w	r3, r2, r3
 8001384:	693a      	ldr	r2, [r7, #16]
 8001386:	4313      	orrs	r3, r2
 8001388:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	693a      	ldr	r2, [r7, #16]
 800138e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001398:	2b00      	cmp	r3, #0
 800139a:	f000 80ac 	beq.w	80014f6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800139e:	4b5f      	ldr	r3, [pc, #380]	; (800151c <HAL_GPIO_Init+0x330>)
 80013a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013a2:	4a5e      	ldr	r2, [pc, #376]	; (800151c <HAL_GPIO_Init+0x330>)
 80013a4:	f043 0301 	orr.w	r3, r3, #1
 80013a8:	6613      	str	r3, [r2, #96]	; 0x60
 80013aa:	4b5c      	ldr	r3, [pc, #368]	; (800151c <HAL_GPIO_Init+0x330>)
 80013ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013ae:	f003 0301 	and.w	r3, r3, #1
 80013b2:	60bb      	str	r3, [r7, #8]
 80013b4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80013b6:	4a5a      	ldr	r2, [pc, #360]	; (8001520 <HAL_GPIO_Init+0x334>)
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	089b      	lsrs	r3, r3, #2
 80013bc:	3302      	adds	r3, #2
 80013be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	f003 0303 	and.w	r3, r3, #3
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	220f      	movs	r2, #15
 80013ce:	fa02 f303 	lsl.w	r3, r2, r3
 80013d2:	43db      	mvns	r3, r3
 80013d4:	693a      	ldr	r2, [r7, #16]
 80013d6:	4013      	ands	r3, r2
 80013d8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80013e0:	d025      	beq.n	800142e <HAL_GPIO_Init+0x242>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4a4f      	ldr	r2, [pc, #316]	; (8001524 <HAL_GPIO_Init+0x338>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d01f      	beq.n	800142a <HAL_GPIO_Init+0x23e>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a4e      	ldr	r2, [pc, #312]	; (8001528 <HAL_GPIO_Init+0x33c>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d019      	beq.n	8001426 <HAL_GPIO_Init+0x23a>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4a4d      	ldr	r2, [pc, #308]	; (800152c <HAL_GPIO_Init+0x340>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d013      	beq.n	8001422 <HAL_GPIO_Init+0x236>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4a4c      	ldr	r2, [pc, #304]	; (8001530 <HAL_GPIO_Init+0x344>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d00d      	beq.n	800141e <HAL_GPIO_Init+0x232>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4a4b      	ldr	r2, [pc, #300]	; (8001534 <HAL_GPIO_Init+0x348>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d007      	beq.n	800141a <HAL_GPIO_Init+0x22e>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4a4a      	ldr	r2, [pc, #296]	; (8001538 <HAL_GPIO_Init+0x34c>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d101      	bne.n	8001416 <HAL_GPIO_Init+0x22a>
 8001412:	2306      	movs	r3, #6
 8001414:	e00c      	b.n	8001430 <HAL_GPIO_Init+0x244>
 8001416:	2307      	movs	r3, #7
 8001418:	e00a      	b.n	8001430 <HAL_GPIO_Init+0x244>
 800141a:	2305      	movs	r3, #5
 800141c:	e008      	b.n	8001430 <HAL_GPIO_Init+0x244>
 800141e:	2304      	movs	r3, #4
 8001420:	e006      	b.n	8001430 <HAL_GPIO_Init+0x244>
 8001422:	2303      	movs	r3, #3
 8001424:	e004      	b.n	8001430 <HAL_GPIO_Init+0x244>
 8001426:	2302      	movs	r3, #2
 8001428:	e002      	b.n	8001430 <HAL_GPIO_Init+0x244>
 800142a:	2301      	movs	r3, #1
 800142c:	e000      	b.n	8001430 <HAL_GPIO_Init+0x244>
 800142e:	2300      	movs	r3, #0
 8001430:	697a      	ldr	r2, [r7, #20]
 8001432:	f002 0203 	and.w	r2, r2, #3
 8001436:	0092      	lsls	r2, r2, #2
 8001438:	4093      	lsls	r3, r2
 800143a:	693a      	ldr	r2, [r7, #16]
 800143c:	4313      	orrs	r3, r2
 800143e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001440:	4937      	ldr	r1, [pc, #220]	; (8001520 <HAL_GPIO_Init+0x334>)
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	089b      	lsrs	r3, r3, #2
 8001446:	3302      	adds	r3, #2
 8001448:	693a      	ldr	r2, [r7, #16]
 800144a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800144e:	4b3b      	ldr	r3, [pc, #236]	; (800153c <HAL_GPIO_Init+0x350>)
 8001450:	689b      	ldr	r3, [r3, #8]
 8001452:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	43db      	mvns	r3, r3
 8001458:	693a      	ldr	r2, [r7, #16]
 800145a:	4013      	ands	r3, r2
 800145c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001466:	2b00      	cmp	r3, #0
 8001468:	d003      	beq.n	8001472 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800146a:	693a      	ldr	r2, [r7, #16]
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	4313      	orrs	r3, r2
 8001470:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001472:	4a32      	ldr	r2, [pc, #200]	; (800153c <HAL_GPIO_Init+0x350>)
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001478:	4b30      	ldr	r3, [pc, #192]	; (800153c <HAL_GPIO_Init+0x350>)
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	43db      	mvns	r3, r3
 8001482:	693a      	ldr	r2, [r7, #16]
 8001484:	4013      	ands	r3, r2
 8001486:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001490:	2b00      	cmp	r3, #0
 8001492:	d003      	beq.n	800149c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001494:	693a      	ldr	r2, [r7, #16]
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	4313      	orrs	r3, r2
 800149a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800149c:	4a27      	ldr	r2, [pc, #156]	; (800153c <HAL_GPIO_Init+0x350>)
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80014a2:	4b26      	ldr	r3, [pc, #152]	; (800153c <HAL_GPIO_Init+0x350>)
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	43db      	mvns	r3, r3
 80014ac:	693a      	ldr	r2, [r7, #16]
 80014ae:	4013      	ands	r3, r2
 80014b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d003      	beq.n	80014c6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	4313      	orrs	r3, r2
 80014c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80014c6:	4a1d      	ldr	r2, [pc, #116]	; (800153c <HAL_GPIO_Init+0x350>)
 80014c8:	693b      	ldr	r3, [r7, #16]
 80014ca:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80014cc:	4b1b      	ldr	r3, [pc, #108]	; (800153c <HAL_GPIO_Init+0x350>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	43db      	mvns	r3, r3
 80014d6:	693a      	ldr	r2, [r7, #16]
 80014d8:	4013      	ands	r3, r2
 80014da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d003      	beq.n	80014f0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80014e8:	693a      	ldr	r2, [r7, #16]
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	4313      	orrs	r3, r2
 80014ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80014f0:	4a12      	ldr	r2, [pc, #72]	; (800153c <HAL_GPIO_Init+0x350>)
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	3301      	adds	r3, #1
 80014fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	fa22 f303 	lsr.w	r3, r2, r3
 8001506:	2b00      	cmp	r3, #0
 8001508:	f47f ae78 	bne.w	80011fc <HAL_GPIO_Init+0x10>
  }
}
 800150c:	bf00      	nop
 800150e:	bf00      	nop
 8001510:	371c      	adds	r7, #28
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	40021000 	.word	0x40021000
 8001520:	40010000 	.word	0x40010000
 8001524:	48000400 	.word	0x48000400
 8001528:	48000800 	.word	0x48000800
 800152c:	48000c00 	.word	0x48000c00
 8001530:	48001000 	.word	0x48001000
 8001534:	48001400 	.word	0x48001400
 8001538:	48001800 	.word	0x48001800
 800153c:	40010400 	.word	0x40010400

08001540 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
 8001548:	460b      	mov	r3, r1
 800154a:	807b      	strh	r3, [r7, #2]
 800154c:	4613      	mov	r3, r2
 800154e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001550:	787b      	ldrb	r3, [r7, #1]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d003      	beq.n	800155e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001556:	887a      	ldrh	r2, [r7, #2]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800155c:	e002      	b.n	8001564 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800155e:	887a      	ldrh	r2, [r7, #2]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001564:	bf00      	nop
 8001566:	370c      	adds	r7, #12
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr

08001570 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001574:	4b04      	ldr	r3, [pc, #16]	; (8001588 <HAL_PWREx_GetVoltageRange+0x18>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800157c:	4618      	mov	r0, r3
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	40007000 	.word	0x40007000

0800158c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800158c:	b480      	push	{r7}
 800158e:	b085      	sub	sp, #20
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800159a:	d130      	bne.n	80015fe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800159c:	4b23      	ldr	r3, [pc, #140]	; (800162c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80015a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80015a8:	d038      	beq.n	800161c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80015aa:	4b20      	ldr	r3, [pc, #128]	; (800162c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80015b2:	4a1e      	ldr	r2, [pc, #120]	; (800162c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80015b4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015b8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80015ba:	4b1d      	ldr	r3, [pc, #116]	; (8001630 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	2232      	movs	r2, #50	; 0x32
 80015c0:	fb02 f303 	mul.w	r3, r2, r3
 80015c4:	4a1b      	ldr	r2, [pc, #108]	; (8001634 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80015c6:	fba2 2303 	umull	r2, r3, r2, r3
 80015ca:	0c9b      	lsrs	r3, r3, #18
 80015cc:	3301      	adds	r3, #1
 80015ce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80015d0:	e002      	b.n	80015d8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	3b01      	subs	r3, #1
 80015d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80015d8:	4b14      	ldr	r3, [pc, #80]	; (800162c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80015da:	695b      	ldr	r3, [r3, #20]
 80015dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80015e4:	d102      	bne.n	80015ec <HAL_PWREx_ControlVoltageScaling+0x60>
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d1f2      	bne.n	80015d2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80015ec:	4b0f      	ldr	r3, [pc, #60]	; (800162c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80015ee:	695b      	ldr	r3, [r3, #20]
 80015f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80015f8:	d110      	bne.n	800161c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80015fa:	2303      	movs	r3, #3
 80015fc:	e00f      	b.n	800161e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80015fe:	4b0b      	ldr	r3, [pc, #44]	; (800162c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001606:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800160a:	d007      	beq.n	800161c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800160c:	4b07      	ldr	r3, [pc, #28]	; (800162c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001614:	4a05      	ldr	r2, [pc, #20]	; (800162c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001616:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800161a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800161c:	2300      	movs	r3, #0
}
 800161e:	4618      	mov	r0, r3
 8001620:	3714      	adds	r7, #20
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	40007000 	.word	0x40007000
 8001630:	20000000 	.word	0x20000000
 8001634:	431bde83 	.word	0x431bde83

08001638 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b088      	sub	sp, #32
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d101      	bne.n	800164a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e3ca      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800164a:	4b97      	ldr	r3, [pc, #604]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	f003 030c 	and.w	r3, r3, #12
 8001652:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001654:	4b94      	ldr	r3, [pc, #592]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 8001656:	68db      	ldr	r3, [r3, #12]
 8001658:	f003 0303 	and.w	r3, r3, #3
 800165c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f003 0310 	and.w	r3, r3, #16
 8001666:	2b00      	cmp	r3, #0
 8001668:	f000 80e4 	beq.w	8001834 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800166c:	69bb      	ldr	r3, [r7, #24]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d007      	beq.n	8001682 <HAL_RCC_OscConfig+0x4a>
 8001672:	69bb      	ldr	r3, [r7, #24]
 8001674:	2b0c      	cmp	r3, #12
 8001676:	f040 808b 	bne.w	8001790 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	2b01      	cmp	r3, #1
 800167e:	f040 8087 	bne.w	8001790 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001682:	4b89      	ldr	r3, [pc, #548]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f003 0302 	and.w	r3, r3, #2
 800168a:	2b00      	cmp	r3, #0
 800168c:	d005      	beq.n	800169a <HAL_RCC_OscConfig+0x62>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	699b      	ldr	r3, [r3, #24]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d101      	bne.n	800169a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	e3a2      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6a1a      	ldr	r2, [r3, #32]
 800169e:	4b82      	ldr	r3, [pc, #520]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f003 0308 	and.w	r3, r3, #8
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d004      	beq.n	80016b4 <HAL_RCC_OscConfig+0x7c>
 80016aa:	4b7f      	ldr	r3, [pc, #508]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80016b2:	e005      	b.n	80016c0 <HAL_RCC_OscConfig+0x88>
 80016b4:	4b7c      	ldr	r3, [pc, #496]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 80016b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016ba:	091b      	lsrs	r3, r3, #4
 80016bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d223      	bcs.n	800170c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6a1b      	ldr	r3, [r3, #32]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f000 fd55 	bl	8002178 <RCC_SetFlashLatencyFromMSIRange>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e383      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016d8:	4b73      	ldr	r3, [pc, #460]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a72      	ldr	r2, [pc, #456]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 80016de:	f043 0308 	orr.w	r3, r3, #8
 80016e2:	6013      	str	r3, [r2, #0]
 80016e4:	4b70      	ldr	r3, [pc, #448]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6a1b      	ldr	r3, [r3, #32]
 80016f0:	496d      	ldr	r1, [pc, #436]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 80016f2:	4313      	orrs	r3, r2
 80016f4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016f6:	4b6c      	ldr	r3, [pc, #432]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	69db      	ldr	r3, [r3, #28]
 8001702:	021b      	lsls	r3, r3, #8
 8001704:	4968      	ldr	r1, [pc, #416]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 8001706:	4313      	orrs	r3, r2
 8001708:	604b      	str	r3, [r1, #4]
 800170a:	e025      	b.n	8001758 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800170c:	4b66      	ldr	r3, [pc, #408]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a65      	ldr	r2, [pc, #404]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 8001712:	f043 0308 	orr.w	r3, r3, #8
 8001716:	6013      	str	r3, [r2, #0]
 8001718:	4b63      	ldr	r3, [pc, #396]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6a1b      	ldr	r3, [r3, #32]
 8001724:	4960      	ldr	r1, [pc, #384]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 8001726:	4313      	orrs	r3, r2
 8001728:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800172a:	4b5f      	ldr	r3, [pc, #380]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	69db      	ldr	r3, [r3, #28]
 8001736:	021b      	lsls	r3, r3, #8
 8001738:	495b      	ldr	r1, [pc, #364]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 800173a:	4313      	orrs	r3, r2
 800173c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800173e:	69bb      	ldr	r3, [r7, #24]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d109      	bne.n	8001758 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6a1b      	ldr	r3, [r3, #32]
 8001748:	4618      	mov	r0, r3
 800174a:	f000 fd15 	bl	8002178 <RCC_SetFlashLatencyFromMSIRange>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e343      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001758:	f000 fc4a 	bl	8001ff0 <HAL_RCC_GetSysClockFreq>
 800175c:	4602      	mov	r2, r0
 800175e:	4b52      	ldr	r3, [pc, #328]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	091b      	lsrs	r3, r3, #4
 8001764:	f003 030f 	and.w	r3, r3, #15
 8001768:	4950      	ldr	r1, [pc, #320]	; (80018ac <HAL_RCC_OscConfig+0x274>)
 800176a:	5ccb      	ldrb	r3, [r1, r3]
 800176c:	f003 031f 	and.w	r3, r3, #31
 8001770:	fa22 f303 	lsr.w	r3, r2, r3
 8001774:	4a4e      	ldr	r2, [pc, #312]	; (80018b0 <HAL_RCC_OscConfig+0x278>)
 8001776:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001778:	4b4e      	ldr	r3, [pc, #312]	; (80018b4 <HAL_RCC_OscConfig+0x27c>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4618      	mov	r0, r3
 800177e:	f7ff fb49 	bl	8000e14 <HAL_InitTick>
 8001782:	4603      	mov	r3, r0
 8001784:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001786:	7bfb      	ldrb	r3, [r7, #15]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d052      	beq.n	8001832 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800178c:	7bfb      	ldrb	r3, [r7, #15]
 800178e:	e327      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	699b      	ldr	r3, [r3, #24]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d032      	beq.n	80017fe <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001798:	4b43      	ldr	r3, [pc, #268]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a42      	ldr	r2, [pc, #264]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 800179e:	f043 0301 	orr.w	r3, r3, #1
 80017a2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80017a4:	f7ff fb86 	bl	8000eb4 <HAL_GetTick>
 80017a8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80017aa:	e008      	b.n	80017be <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017ac:	f7ff fb82 	bl	8000eb4 <HAL_GetTick>
 80017b0:	4602      	mov	r2, r0
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e310      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80017be:	4b3a      	ldr	r3, [pc, #232]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d0f0      	beq.n	80017ac <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017ca:	4b37      	ldr	r3, [pc, #220]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a36      	ldr	r2, [pc, #216]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 80017d0:	f043 0308 	orr.w	r3, r3, #8
 80017d4:	6013      	str	r3, [r2, #0]
 80017d6:	4b34      	ldr	r3, [pc, #208]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6a1b      	ldr	r3, [r3, #32]
 80017e2:	4931      	ldr	r1, [pc, #196]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 80017e4:	4313      	orrs	r3, r2
 80017e6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017e8:	4b2f      	ldr	r3, [pc, #188]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	69db      	ldr	r3, [r3, #28]
 80017f4:	021b      	lsls	r3, r3, #8
 80017f6:	492c      	ldr	r1, [pc, #176]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 80017f8:	4313      	orrs	r3, r2
 80017fa:	604b      	str	r3, [r1, #4]
 80017fc:	e01a      	b.n	8001834 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80017fe:	4b2a      	ldr	r3, [pc, #168]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4a29      	ldr	r2, [pc, #164]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 8001804:	f023 0301 	bic.w	r3, r3, #1
 8001808:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800180a:	f7ff fb53 	bl	8000eb4 <HAL_GetTick>
 800180e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001810:	e008      	b.n	8001824 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001812:	f7ff fb4f 	bl	8000eb4 <HAL_GetTick>
 8001816:	4602      	mov	r2, r0
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	1ad3      	subs	r3, r2, r3
 800181c:	2b02      	cmp	r3, #2
 800181e:	d901      	bls.n	8001824 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001820:	2303      	movs	r3, #3
 8001822:	e2dd      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001824:	4b20      	ldr	r3, [pc, #128]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 0302 	and.w	r3, r3, #2
 800182c:	2b00      	cmp	r3, #0
 800182e:	d1f0      	bne.n	8001812 <HAL_RCC_OscConfig+0x1da>
 8001830:	e000      	b.n	8001834 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001832:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 0301 	and.w	r3, r3, #1
 800183c:	2b00      	cmp	r3, #0
 800183e:	d074      	beq.n	800192a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001840:	69bb      	ldr	r3, [r7, #24]
 8001842:	2b08      	cmp	r3, #8
 8001844:	d005      	beq.n	8001852 <HAL_RCC_OscConfig+0x21a>
 8001846:	69bb      	ldr	r3, [r7, #24]
 8001848:	2b0c      	cmp	r3, #12
 800184a:	d10e      	bne.n	800186a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	2b03      	cmp	r3, #3
 8001850:	d10b      	bne.n	800186a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001852:	4b15      	ldr	r3, [pc, #84]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800185a:	2b00      	cmp	r3, #0
 800185c:	d064      	beq.n	8001928 <HAL_RCC_OscConfig+0x2f0>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d160      	bne.n	8001928 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e2ba      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001872:	d106      	bne.n	8001882 <HAL_RCC_OscConfig+0x24a>
 8001874:	4b0c      	ldr	r3, [pc, #48]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a0b      	ldr	r2, [pc, #44]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 800187a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800187e:	6013      	str	r3, [r2, #0]
 8001880:	e026      	b.n	80018d0 <HAL_RCC_OscConfig+0x298>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800188a:	d115      	bne.n	80018b8 <HAL_RCC_OscConfig+0x280>
 800188c:	4b06      	ldr	r3, [pc, #24]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a05      	ldr	r2, [pc, #20]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 8001892:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001896:	6013      	str	r3, [r2, #0]
 8001898:	4b03      	ldr	r3, [pc, #12]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a02      	ldr	r2, [pc, #8]	; (80018a8 <HAL_RCC_OscConfig+0x270>)
 800189e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018a2:	6013      	str	r3, [r2, #0]
 80018a4:	e014      	b.n	80018d0 <HAL_RCC_OscConfig+0x298>
 80018a6:	bf00      	nop
 80018a8:	40021000 	.word	0x40021000
 80018ac:	080054c8 	.word	0x080054c8
 80018b0:	20000000 	.word	0x20000000
 80018b4:	20000004 	.word	0x20000004
 80018b8:	4ba0      	ldr	r3, [pc, #640]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a9f      	ldr	r2, [pc, #636]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 80018be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018c2:	6013      	str	r3, [r2, #0]
 80018c4:	4b9d      	ldr	r3, [pc, #628]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a9c      	ldr	r2, [pc, #624]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 80018ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d013      	beq.n	8001900 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018d8:	f7ff faec 	bl	8000eb4 <HAL_GetTick>
 80018dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018de:	e008      	b.n	80018f2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018e0:	f7ff fae8 	bl	8000eb4 <HAL_GetTick>
 80018e4:	4602      	mov	r2, r0
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	1ad3      	subs	r3, r2, r3
 80018ea:	2b64      	cmp	r3, #100	; 0x64
 80018ec:	d901      	bls.n	80018f2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80018ee:	2303      	movs	r3, #3
 80018f0:	e276      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018f2:	4b92      	ldr	r3, [pc, #584]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d0f0      	beq.n	80018e0 <HAL_RCC_OscConfig+0x2a8>
 80018fe:	e014      	b.n	800192a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001900:	f7ff fad8 	bl	8000eb4 <HAL_GetTick>
 8001904:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001906:	e008      	b.n	800191a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001908:	f7ff fad4 	bl	8000eb4 <HAL_GetTick>
 800190c:	4602      	mov	r2, r0
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	2b64      	cmp	r3, #100	; 0x64
 8001914:	d901      	bls.n	800191a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	e262      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800191a:	4b88      	ldr	r3, [pc, #544]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d1f0      	bne.n	8001908 <HAL_RCC_OscConfig+0x2d0>
 8001926:	e000      	b.n	800192a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001928:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0302 	and.w	r3, r3, #2
 8001932:	2b00      	cmp	r3, #0
 8001934:	d060      	beq.n	80019f8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001936:	69bb      	ldr	r3, [r7, #24]
 8001938:	2b04      	cmp	r3, #4
 800193a:	d005      	beq.n	8001948 <HAL_RCC_OscConfig+0x310>
 800193c:	69bb      	ldr	r3, [r7, #24]
 800193e:	2b0c      	cmp	r3, #12
 8001940:	d119      	bne.n	8001976 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	2b02      	cmp	r3, #2
 8001946:	d116      	bne.n	8001976 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001948:	4b7c      	ldr	r3, [pc, #496]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001950:	2b00      	cmp	r3, #0
 8001952:	d005      	beq.n	8001960 <HAL_RCC_OscConfig+0x328>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d101      	bne.n	8001960 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800195c:	2301      	movs	r3, #1
 800195e:	e23f      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001960:	4b76      	ldr	r3, [pc, #472]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	691b      	ldr	r3, [r3, #16]
 800196c:	061b      	lsls	r3, r3, #24
 800196e:	4973      	ldr	r1, [pc, #460]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 8001970:	4313      	orrs	r3, r2
 8001972:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001974:	e040      	b.n	80019f8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	68db      	ldr	r3, [r3, #12]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d023      	beq.n	80019c6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800197e:	4b6f      	ldr	r3, [pc, #444]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a6e      	ldr	r2, [pc, #440]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 8001984:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001988:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800198a:	f7ff fa93 	bl	8000eb4 <HAL_GetTick>
 800198e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001990:	e008      	b.n	80019a4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001992:	f7ff fa8f 	bl	8000eb4 <HAL_GetTick>
 8001996:	4602      	mov	r2, r0
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	2b02      	cmp	r3, #2
 800199e:	d901      	bls.n	80019a4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80019a0:	2303      	movs	r3, #3
 80019a2:	e21d      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019a4:	4b65      	ldr	r3, [pc, #404]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d0f0      	beq.n	8001992 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019b0:	4b62      	ldr	r3, [pc, #392]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	691b      	ldr	r3, [r3, #16]
 80019bc:	061b      	lsls	r3, r3, #24
 80019be:	495f      	ldr	r1, [pc, #380]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 80019c0:	4313      	orrs	r3, r2
 80019c2:	604b      	str	r3, [r1, #4]
 80019c4:	e018      	b.n	80019f8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019c6:	4b5d      	ldr	r3, [pc, #372]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a5c      	ldr	r2, [pc, #368]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 80019cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80019d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d2:	f7ff fa6f 	bl	8000eb4 <HAL_GetTick>
 80019d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80019d8:	e008      	b.n	80019ec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019da:	f7ff fa6b 	bl	8000eb4 <HAL_GetTick>
 80019de:	4602      	mov	r2, r0
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	1ad3      	subs	r3, r2, r3
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	d901      	bls.n	80019ec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80019e8:	2303      	movs	r3, #3
 80019ea:	e1f9      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80019ec:	4b53      	ldr	r3, [pc, #332]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d1f0      	bne.n	80019da <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f003 0308 	and.w	r3, r3, #8
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d03c      	beq.n	8001a7e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	695b      	ldr	r3, [r3, #20]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d01c      	beq.n	8001a46 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a0c:	4b4b      	ldr	r3, [pc, #300]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 8001a0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a12:	4a4a      	ldr	r2, [pc, #296]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 8001a14:	f043 0301 	orr.w	r3, r3, #1
 8001a18:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a1c:	f7ff fa4a 	bl	8000eb4 <HAL_GetTick>
 8001a20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a22:	e008      	b.n	8001a36 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a24:	f7ff fa46 	bl	8000eb4 <HAL_GetTick>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d901      	bls.n	8001a36 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e1d4      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a36:	4b41      	ldr	r3, [pc, #260]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 8001a38:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a3c:	f003 0302 	and.w	r3, r3, #2
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d0ef      	beq.n	8001a24 <HAL_RCC_OscConfig+0x3ec>
 8001a44:	e01b      	b.n	8001a7e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a46:	4b3d      	ldr	r3, [pc, #244]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 8001a48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a4c:	4a3b      	ldr	r2, [pc, #236]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 8001a4e:	f023 0301 	bic.w	r3, r3, #1
 8001a52:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a56:	f7ff fa2d 	bl	8000eb4 <HAL_GetTick>
 8001a5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001a5c:	e008      	b.n	8001a70 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a5e:	f7ff fa29 	bl	8000eb4 <HAL_GetTick>
 8001a62:	4602      	mov	r2, r0
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	2b02      	cmp	r3, #2
 8001a6a:	d901      	bls.n	8001a70 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	e1b7      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001a70:	4b32      	ldr	r3, [pc, #200]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 8001a72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a76:	f003 0302 	and.w	r3, r3, #2
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d1ef      	bne.n	8001a5e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f003 0304 	and.w	r3, r3, #4
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	f000 80a6 	beq.w	8001bd8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001a90:	4b2a      	ldr	r3, [pc, #168]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 8001a92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d10d      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a9c:	4b27      	ldr	r3, [pc, #156]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 8001a9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aa0:	4a26      	ldr	r2, [pc, #152]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 8001aa2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aa6:	6593      	str	r3, [r2, #88]	; 0x58
 8001aa8:	4b24      	ldr	r3, [pc, #144]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 8001aaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ab0:	60bb      	str	r3, [r7, #8]
 8001ab2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ab8:	4b21      	ldr	r3, [pc, #132]	; (8001b40 <HAL_RCC_OscConfig+0x508>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d118      	bne.n	8001af6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ac4:	4b1e      	ldr	r3, [pc, #120]	; (8001b40 <HAL_RCC_OscConfig+0x508>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a1d      	ldr	r2, [pc, #116]	; (8001b40 <HAL_RCC_OscConfig+0x508>)
 8001aca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ace:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ad0:	f7ff f9f0 	bl	8000eb4 <HAL_GetTick>
 8001ad4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ad6:	e008      	b.n	8001aea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ad8:	f7ff f9ec 	bl	8000eb4 <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e17a      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001aea:	4b15      	ldr	r3, [pc, #84]	; (8001b40 <HAL_RCC_OscConfig+0x508>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d0f0      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d108      	bne.n	8001b10 <HAL_RCC_OscConfig+0x4d8>
 8001afe:	4b0f      	ldr	r3, [pc, #60]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 8001b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b04:	4a0d      	ldr	r2, [pc, #52]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 8001b06:	f043 0301 	orr.w	r3, r3, #1
 8001b0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001b0e:	e029      	b.n	8001b64 <HAL_RCC_OscConfig+0x52c>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	2b05      	cmp	r3, #5
 8001b16:	d115      	bne.n	8001b44 <HAL_RCC_OscConfig+0x50c>
 8001b18:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 8001b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b1e:	4a07      	ldr	r2, [pc, #28]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 8001b20:	f043 0304 	orr.w	r3, r3, #4
 8001b24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001b28:	4b04      	ldr	r3, [pc, #16]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 8001b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b2e:	4a03      	ldr	r2, [pc, #12]	; (8001b3c <HAL_RCC_OscConfig+0x504>)
 8001b30:	f043 0301 	orr.w	r3, r3, #1
 8001b34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001b38:	e014      	b.n	8001b64 <HAL_RCC_OscConfig+0x52c>
 8001b3a:	bf00      	nop
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	40007000 	.word	0x40007000
 8001b44:	4b9c      	ldr	r3, [pc, #624]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001b46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b4a:	4a9b      	ldr	r2, [pc, #620]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001b4c:	f023 0301 	bic.w	r3, r3, #1
 8001b50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001b54:	4b98      	ldr	r3, [pc, #608]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b5a:	4a97      	ldr	r2, [pc, #604]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001b5c:	f023 0304 	bic.w	r3, r3, #4
 8001b60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d016      	beq.n	8001b9a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b6c:	f7ff f9a2 	bl	8000eb4 <HAL_GetTick>
 8001b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b72:	e00a      	b.n	8001b8a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b74:	f7ff f99e 	bl	8000eb4 <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d901      	bls.n	8001b8a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001b86:	2303      	movs	r3, #3
 8001b88:	e12a      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b8a:	4b8b      	ldr	r3, [pc, #556]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001b8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b90:	f003 0302 	and.w	r3, r3, #2
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d0ed      	beq.n	8001b74 <HAL_RCC_OscConfig+0x53c>
 8001b98:	e015      	b.n	8001bc6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b9a:	f7ff f98b 	bl	8000eb4 <HAL_GetTick>
 8001b9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ba0:	e00a      	b.n	8001bb8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ba2:	f7ff f987 	bl	8000eb4 <HAL_GetTick>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d901      	bls.n	8001bb8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	e113      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001bb8:	4b7f      	ldr	r3, [pc, #508]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bbe:	f003 0302 	and.w	r3, r3, #2
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d1ed      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001bc6:	7ffb      	ldrb	r3, [r7, #31]
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d105      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bcc:	4b7a      	ldr	r3, [pc, #488]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001bce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bd0:	4a79      	ldr	r2, [pc, #484]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001bd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bd6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	f000 80fe 	beq.w	8001dde <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	f040 80d0 	bne.w	8001d8c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001bec:	4b72      	ldr	r3, [pc, #456]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	f003 0203 	and.w	r2, r3, #3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d130      	bne.n	8001c62 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0a:	3b01      	subs	r3, #1
 8001c0c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d127      	bne.n	8001c62 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c1c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d11f      	bne.n	8001c62 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001c2c:	2a07      	cmp	r2, #7
 8001c2e:	bf14      	ite	ne
 8001c30:	2201      	movne	r2, #1
 8001c32:	2200      	moveq	r2, #0
 8001c34:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d113      	bne.n	8001c62 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c44:	085b      	lsrs	r3, r3, #1
 8001c46:	3b01      	subs	r3, #1
 8001c48:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	d109      	bne.n	8001c62 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c58:	085b      	lsrs	r3, r3, #1
 8001c5a:	3b01      	subs	r3, #1
 8001c5c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	d06e      	beq.n	8001d40 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c62:	69bb      	ldr	r3, [r7, #24]
 8001c64:	2b0c      	cmp	r3, #12
 8001c66:	d069      	beq.n	8001d3c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001c68:	4b53      	ldr	r3, [pc, #332]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d105      	bne.n	8001c80 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001c74:	4b50      	ldr	r3, [pc, #320]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	e0ad      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001c84:	4b4c      	ldr	r3, [pc, #304]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a4b      	ldr	r2, [pc, #300]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001c8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c8e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001c90:	f7ff f910 	bl	8000eb4 <HAL_GetTick>
 8001c94:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c96:	e008      	b.n	8001caa <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c98:	f7ff f90c 	bl	8000eb4 <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d901      	bls.n	8001caa <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e09a      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001caa:	4b43      	ldr	r3, [pc, #268]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d1f0      	bne.n	8001c98 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cb6:	4b40      	ldr	r3, [pc, #256]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001cb8:	68da      	ldr	r2, [r3, #12]
 8001cba:	4b40      	ldr	r3, [pc, #256]	; (8001dbc <HAL_RCC_OscConfig+0x784>)
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001cc2:	687a      	ldr	r2, [r7, #4]
 8001cc4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001cc6:	3a01      	subs	r2, #1
 8001cc8:	0112      	lsls	r2, r2, #4
 8001cca:	4311      	orrs	r1, r2
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001cd0:	0212      	lsls	r2, r2, #8
 8001cd2:	4311      	orrs	r1, r2
 8001cd4:	687a      	ldr	r2, [r7, #4]
 8001cd6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001cd8:	0852      	lsrs	r2, r2, #1
 8001cda:	3a01      	subs	r2, #1
 8001cdc:	0552      	lsls	r2, r2, #21
 8001cde:	4311      	orrs	r1, r2
 8001ce0:	687a      	ldr	r2, [r7, #4]
 8001ce2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001ce4:	0852      	lsrs	r2, r2, #1
 8001ce6:	3a01      	subs	r2, #1
 8001ce8:	0652      	lsls	r2, r2, #25
 8001cea:	4311      	orrs	r1, r2
 8001cec:	687a      	ldr	r2, [r7, #4]
 8001cee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001cf0:	0912      	lsrs	r2, r2, #4
 8001cf2:	0452      	lsls	r2, r2, #17
 8001cf4:	430a      	orrs	r2, r1
 8001cf6:	4930      	ldr	r1, [pc, #192]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001cfc:	4b2e      	ldr	r3, [pc, #184]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a2d      	ldr	r2, [pc, #180]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001d02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d06:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001d08:	4b2b      	ldr	r3, [pc, #172]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	4a2a      	ldr	r2, [pc, #168]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001d0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d12:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001d14:	f7ff f8ce 	bl	8000eb4 <HAL_GetTick>
 8001d18:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d1a:	e008      	b.n	8001d2e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d1c:	f7ff f8ca 	bl	8000eb4 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e058      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d2e:	4b22      	ldr	r3, [pc, #136]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d0f0      	beq.n	8001d1c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d3a:	e050      	b.n	8001dde <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e04f      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d40:	4b1d      	ldr	r3, [pc, #116]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d148      	bne.n	8001dde <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001d4c:	4b1a      	ldr	r3, [pc, #104]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a19      	ldr	r2, [pc, #100]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001d52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d56:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001d58:	4b17      	ldr	r3, [pc, #92]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	4a16      	ldr	r2, [pc, #88]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001d5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d62:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001d64:	f7ff f8a6 	bl	8000eb4 <HAL_GetTick>
 8001d68:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d6a:	e008      	b.n	8001d7e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d6c:	f7ff f8a2 	bl	8000eb4 <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e030      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d7e:	4b0e      	ldr	r3, [pc, #56]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d0f0      	beq.n	8001d6c <HAL_RCC_OscConfig+0x734>
 8001d8a:	e028      	b.n	8001dde <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d8c:	69bb      	ldr	r3, [r7, #24]
 8001d8e:	2b0c      	cmp	r3, #12
 8001d90:	d023      	beq.n	8001dda <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d92:	4b09      	ldr	r3, [pc, #36]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a08      	ldr	r2, [pc, #32]	; (8001db8 <HAL_RCC_OscConfig+0x780>)
 8001d98:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001d9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d9e:	f7ff f889 	bl	8000eb4 <HAL_GetTick>
 8001da2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001da4:	e00c      	b.n	8001dc0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001da6:	f7ff f885 	bl	8000eb4 <HAL_GetTick>
 8001daa:	4602      	mov	r2, r0
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d905      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001db4:	2303      	movs	r3, #3
 8001db6:	e013      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
 8001db8:	40021000 	.word	0x40021000
 8001dbc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001dc0:	4b09      	ldr	r3, [pc, #36]	; (8001de8 <HAL_RCC_OscConfig+0x7b0>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d1ec      	bne.n	8001da6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001dcc:	4b06      	ldr	r3, [pc, #24]	; (8001de8 <HAL_RCC_OscConfig+0x7b0>)
 8001dce:	68da      	ldr	r2, [r3, #12]
 8001dd0:	4905      	ldr	r1, [pc, #20]	; (8001de8 <HAL_RCC_OscConfig+0x7b0>)
 8001dd2:	4b06      	ldr	r3, [pc, #24]	; (8001dec <HAL_RCC_OscConfig+0x7b4>)
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	60cb      	str	r3, [r1, #12]
 8001dd8:	e001      	b.n	8001dde <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e000      	b.n	8001de0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001dde:	2300      	movs	r3, #0
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	3720      	adds	r7, #32
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	40021000 	.word	0x40021000
 8001dec:	feeefffc 	.word	0xfeeefffc

08001df0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d101      	bne.n	8001e04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e0e7      	b.n	8001fd4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e04:	4b75      	ldr	r3, [pc, #468]	; (8001fdc <HAL_RCC_ClockConfig+0x1ec>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 0307 	and.w	r3, r3, #7
 8001e0c:	683a      	ldr	r2, [r7, #0]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d910      	bls.n	8001e34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e12:	4b72      	ldr	r3, [pc, #456]	; (8001fdc <HAL_RCC_ClockConfig+0x1ec>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f023 0207 	bic.w	r2, r3, #7
 8001e1a:	4970      	ldr	r1, [pc, #448]	; (8001fdc <HAL_RCC_ClockConfig+0x1ec>)
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e22:	4b6e      	ldr	r3, [pc, #440]	; (8001fdc <HAL_RCC_ClockConfig+0x1ec>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0307 	and.w	r3, r3, #7
 8001e2a:	683a      	ldr	r2, [r7, #0]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d001      	beq.n	8001e34 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	e0cf      	b.n	8001fd4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 0302 	and.w	r3, r3, #2
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d010      	beq.n	8001e62 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	689a      	ldr	r2, [r3, #8]
 8001e44:	4b66      	ldr	r3, [pc, #408]	; (8001fe0 <HAL_RCC_ClockConfig+0x1f0>)
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d908      	bls.n	8001e62 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e50:	4b63      	ldr	r3, [pc, #396]	; (8001fe0 <HAL_RCC_ClockConfig+0x1f0>)
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	4960      	ldr	r1, [pc, #384]	; (8001fe0 <HAL_RCC_ClockConfig+0x1f0>)
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f003 0301 	and.w	r3, r3, #1
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d04c      	beq.n	8001f08 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	2b03      	cmp	r3, #3
 8001e74:	d107      	bne.n	8001e86 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e76:	4b5a      	ldr	r3, [pc, #360]	; (8001fe0 <HAL_RCC_ClockConfig+0x1f0>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d121      	bne.n	8001ec6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e0a6      	b.n	8001fd4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	2b02      	cmp	r3, #2
 8001e8c:	d107      	bne.n	8001e9e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e8e:	4b54      	ldr	r3, [pc, #336]	; (8001fe0 <HAL_RCC_ClockConfig+0x1f0>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d115      	bne.n	8001ec6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e09a      	b.n	8001fd4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d107      	bne.n	8001eb6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001ea6:	4b4e      	ldr	r3, [pc, #312]	; (8001fe0 <HAL_RCC_ClockConfig+0x1f0>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 0302 	and.w	r3, r3, #2
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d109      	bne.n	8001ec6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e08e      	b.n	8001fd4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001eb6:	4b4a      	ldr	r3, [pc, #296]	; (8001fe0 <HAL_RCC_ClockConfig+0x1f0>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d101      	bne.n	8001ec6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e086      	b.n	8001fd4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001ec6:	4b46      	ldr	r3, [pc, #280]	; (8001fe0 <HAL_RCC_ClockConfig+0x1f0>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f023 0203 	bic.w	r2, r3, #3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	4943      	ldr	r1, [pc, #268]	; (8001fe0 <HAL_RCC_ClockConfig+0x1f0>)
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ed8:	f7fe ffec 	bl	8000eb4 <HAL_GetTick>
 8001edc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ede:	e00a      	b.n	8001ef6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ee0:	f7fe ffe8 	bl	8000eb4 <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d901      	bls.n	8001ef6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e06e      	b.n	8001fd4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ef6:	4b3a      	ldr	r3, [pc, #232]	; (8001fe0 <HAL_RCC_ClockConfig+0x1f0>)
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	f003 020c 	and.w	r2, r3, #12
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d1eb      	bne.n	8001ee0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f003 0302 	and.w	r3, r3, #2
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d010      	beq.n	8001f36 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	689a      	ldr	r2, [r3, #8]
 8001f18:	4b31      	ldr	r3, [pc, #196]	; (8001fe0 <HAL_RCC_ClockConfig+0x1f0>)
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d208      	bcs.n	8001f36 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f24:	4b2e      	ldr	r3, [pc, #184]	; (8001fe0 <HAL_RCC_ClockConfig+0x1f0>)
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	492b      	ldr	r1, [pc, #172]	; (8001fe0 <HAL_RCC_ClockConfig+0x1f0>)
 8001f32:	4313      	orrs	r3, r2
 8001f34:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f36:	4b29      	ldr	r3, [pc, #164]	; (8001fdc <HAL_RCC_ClockConfig+0x1ec>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0307 	and.w	r3, r3, #7
 8001f3e:	683a      	ldr	r2, [r7, #0]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d210      	bcs.n	8001f66 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f44:	4b25      	ldr	r3, [pc, #148]	; (8001fdc <HAL_RCC_ClockConfig+0x1ec>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f023 0207 	bic.w	r2, r3, #7
 8001f4c:	4923      	ldr	r1, [pc, #140]	; (8001fdc <HAL_RCC_ClockConfig+0x1ec>)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	4313      	orrs	r3, r2
 8001f52:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f54:	4b21      	ldr	r3, [pc, #132]	; (8001fdc <HAL_RCC_ClockConfig+0x1ec>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0307 	and.w	r3, r3, #7
 8001f5c:	683a      	ldr	r2, [r7, #0]
 8001f5e:	429a      	cmp	r2, r3
 8001f60:	d001      	beq.n	8001f66 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e036      	b.n	8001fd4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0304 	and.w	r3, r3, #4
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d008      	beq.n	8001f84 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f72:	4b1b      	ldr	r3, [pc, #108]	; (8001fe0 <HAL_RCC_ClockConfig+0x1f0>)
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	68db      	ldr	r3, [r3, #12]
 8001f7e:	4918      	ldr	r1, [pc, #96]	; (8001fe0 <HAL_RCC_ClockConfig+0x1f0>)
 8001f80:	4313      	orrs	r3, r2
 8001f82:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 0308 	and.w	r3, r3, #8
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d009      	beq.n	8001fa4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f90:	4b13      	ldr	r3, [pc, #76]	; (8001fe0 <HAL_RCC_ClockConfig+0x1f0>)
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	691b      	ldr	r3, [r3, #16]
 8001f9c:	00db      	lsls	r3, r3, #3
 8001f9e:	4910      	ldr	r1, [pc, #64]	; (8001fe0 <HAL_RCC_ClockConfig+0x1f0>)
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001fa4:	f000 f824 	bl	8001ff0 <HAL_RCC_GetSysClockFreq>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	4b0d      	ldr	r3, [pc, #52]	; (8001fe0 <HAL_RCC_ClockConfig+0x1f0>)
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	091b      	lsrs	r3, r3, #4
 8001fb0:	f003 030f 	and.w	r3, r3, #15
 8001fb4:	490b      	ldr	r1, [pc, #44]	; (8001fe4 <HAL_RCC_ClockConfig+0x1f4>)
 8001fb6:	5ccb      	ldrb	r3, [r1, r3]
 8001fb8:	f003 031f 	and.w	r3, r3, #31
 8001fbc:	fa22 f303 	lsr.w	r3, r2, r3
 8001fc0:	4a09      	ldr	r2, [pc, #36]	; (8001fe8 <HAL_RCC_ClockConfig+0x1f8>)
 8001fc2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001fc4:	4b09      	ldr	r3, [pc, #36]	; (8001fec <HAL_RCC_ClockConfig+0x1fc>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f7fe ff23 	bl	8000e14 <HAL_InitTick>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	72fb      	strb	r3, [r7, #11]

  return status;
 8001fd2:	7afb      	ldrb	r3, [r7, #11]
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3710      	adds	r7, #16
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	40022000 	.word	0x40022000
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	080054c8 	.word	0x080054c8
 8001fe8:	20000000 	.word	0x20000000
 8001fec:	20000004 	.word	0x20000004

08001ff0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b089      	sub	sp, #36	; 0x24
 8001ff4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	61fb      	str	r3, [r7, #28]
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ffe:	4b3e      	ldr	r3, [pc, #248]	; (80020f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	f003 030c 	and.w	r3, r3, #12
 8002006:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002008:	4b3b      	ldr	r3, [pc, #236]	; (80020f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	f003 0303 	and.w	r3, r3, #3
 8002010:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d005      	beq.n	8002024 <HAL_RCC_GetSysClockFreq+0x34>
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	2b0c      	cmp	r3, #12
 800201c:	d121      	bne.n	8002062 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	2b01      	cmp	r3, #1
 8002022:	d11e      	bne.n	8002062 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002024:	4b34      	ldr	r3, [pc, #208]	; (80020f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0308 	and.w	r3, r3, #8
 800202c:	2b00      	cmp	r3, #0
 800202e:	d107      	bne.n	8002040 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002030:	4b31      	ldr	r3, [pc, #196]	; (80020f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002032:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002036:	0a1b      	lsrs	r3, r3, #8
 8002038:	f003 030f 	and.w	r3, r3, #15
 800203c:	61fb      	str	r3, [r7, #28]
 800203e:	e005      	b.n	800204c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002040:	4b2d      	ldr	r3, [pc, #180]	; (80020f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	091b      	lsrs	r3, r3, #4
 8002046:	f003 030f 	and.w	r3, r3, #15
 800204a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800204c:	4a2b      	ldr	r2, [pc, #172]	; (80020fc <HAL_RCC_GetSysClockFreq+0x10c>)
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002054:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d10d      	bne.n	8002078 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800205c:	69fb      	ldr	r3, [r7, #28]
 800205e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002060:	e00a      	b.n	8002078 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	2b04      	cmp	r3, #4
 8002066:	d102      	bne.n	800206e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002068:	4b25      	ldr	r3, [pc, #148]	; (8002100 <HAL_RCC_GetSysClockFreq+0x110>)
 800206a:	61bb      	str	r3, [r7, #24]
 800206c:	e004      	b.n	8002078 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	2b08      	cmp	r3, #8
 8002072:	d101      	bne.n	8002078 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002074:	4b23      	ldr	r3, [pc, #140]	; (8002104 <HAL_RCC_GetSysClockFreq+0x114>)
 8002076:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	2b0c      	cmp	r3, #12
 800207c:	d134      	bne.n	80020e8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800207e:	4b1e      	ldr	r3, [pc, #120]	; (80020f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002080:	68db      	ldr	r3, [r3, #12]
 8002082:	f003 0303 	and.w	r3, r3, #3
 8002086:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	2b02      	cmp	r3, #2
 800208c:	d003      	beq.n	8002096 <HAL_RCC_GetSysClockFreq+0xa6>
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	2b03      	cmp	r3, #3
 8002092:	d003      	beq.n	800209c <HAL_RCC_GetSysClockFreq+0xac>
 8002094:	e005      	b.n	80020a2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002096:	4b1a      	ldr	r3, [pc, #104]	; (8002100 <HAL_RCC_GetSysClockFreq+0x110>)
 8002098:	617b      	str	r3, [r7, #20]
      break;
 800209a:	e005      	b.n	80020a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800209c:	4b19      	ldr	r3, [pc, #100]	; (8002104 <HAL_RCC_GetSysClockFreq+0x114>)
 800209e:	617b      	str	r3, [r7, #20]
      break;
 80020a0:	e002      	b.n	80020a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80020a2:	69fb      	ldr	r3, [r7, #28]
 80020a4:	617b      	str	r3, [r7, #20]
      break;
 80020a6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80020a8:	4b13      	ldr	r3, [pc, #76]	; (80020f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	091b      	lsrs	r3, r3, #4
 80020ae:	f003 0307 	and.w	r3, r3, #7
 80020b2:	3301      	adds	r3, #1
 80020b4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80020b6:	4b10      	ldr	r3, [pc, #64]	; (80020f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80020b8:	68db      	ldr	r3, [r3, #12]
 80020ba:	0a1b      	lsrs	r3, r3, #8
 80020bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80020c0:	697a      	ldr	r2, [r7, #20]
 80020c2:	fb03 f202 	mul.w	r2, r3, r2
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80020cc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80020ce:	4b0a      	ldr	r3, [pc, #40]	; (80020f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80020d0:	68db      	ldr	r3, [r3, #12]
 80020d2:	0e5b      	lsrs	r3, r3, #25
 80020d4:	f003 0303 	and.w	r3, r3, #3
 80020d8:	3301      	adds	r3, #1
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80020de:	697a      	ldr	r2, [r7, #20]
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80020e6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80020e8:	69bb      	ldr	r3, [r7, #24]
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3724      	adds	r7, #36	; 0x24
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	40021000 	.word	0x40021000
 80020fc:	080054e0 	.word	0x080054e0
 8002100:	00f42400 	.word	0x00f42400
 8002104:	007a1200 	.word	0x007a1200

08002108 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800210c:	4b03      	ldr	r3, [pc, #12]	; (800211c <HAL_RCC_GetHCLKFreq+0x14>)
 800210e:	681b      	ldr	r3, [r3, #0]
}
 8002110:	4618      	mov	r0, r3
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr
 800211a:	bf00      	nop
 800211c:	20000000 	.word	0x20000000

08002120 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002124:	f7ff fff0 	bl	8002108 <HAL_RCC_GetHCLKFreq>
 8002128:	4602      	mov	r2, r0
 800212a:	4b06      	ldr	r3, [pc, #24]	; (8002144 <HAL_RCC_GetPCLK1Freq+0x24>)
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	0a1b      	lsrs	r3, r3, #8
 8002130:	f003 0307 	and.w	r3, r3, #7
 8002134:	4904      	ldr	r1, [pc, #16]	; (8002148 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002136:	5ccb      	ldrb	r3, [r1, r3]
 8002138:	f003 031f 	and.w	r3, r3, #31
 800213c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002140:	4618      	mov	r0, r3
 8002142:	bd80      	pop	{r7, pc}
 8002144:	40021000 	.word	0x40021000
 8002148:	080054d8 	.word	0x080054d8

0800214c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002150:	f7ff ffda 	bl	8002108 <HAL_RCC_GetHCLKFreq>
 8002154:	4602      	mov	r2, r0
 8002156:	4b06      	ldr	r3, [pc, #24]	; (8002170 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	0adb      	lsrs	r3, r3, #11
 800215c:	f003 0307 	and.w	r3, r3, #7
 8002160:	4904      	ldr	r1, [pc, #16]	; (8002174 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002162:	5ccb      	ldrb	r3, [r1, r3]
 8002164:	f003 031f 	and.w	r3, r3, #31
 8002168:	fa22 f303 	lsr.w	r3, r2, r3
}
 800216c:	4618      	mov	r0, r3
 800216e:	bd80      	pop	{r7, pc}
 8002170:	40021000 	.word	0x40021000
 8002174:	080054d8 	.word	0x080054d8

08002178 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b086      	sub	sp, #24
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002180:	2300      	movs	r3, #0
 8002182:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002184:	4b2a      	ldr	r3, [pc, #168]	; (8002230 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002186:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002188:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d003      	beq.n	8002198 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002190:	f7ff f9ee 	bl	8001570 <HAL_PWREx_GetVoltageRange>
 8002194:	6178      	str	r0, [r7, #20]
 8002196:	e014      	b.n	80021c2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002198:	4b25      	ldr	r3, [pc, #148]	; (8002230 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800219a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800219c:	4a24      	ldr	r2, [pc, #144]	; (8002230 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800219e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021a2:	6593      	str	r3, [r2, #88]	; 0x58
 80021a4:	4b22      	ldr	r3, [pc, #136]	; (8002230 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ac:	60fb      	str	r3, [r7, #12]
 80021ae:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80021b0:	f7ff f9de 	bl	8001570 <HAL_PWREx_GetVoltageRange>
 80021b4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80021b6:	4b1e      	ldr	r3, [pc, #120]	; (8002230 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ba:	4a1d      	ldr	r2, [pc, #116]	; (8002230 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021c0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021c8:	d10b      	bne.n	80021e2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2b80      	cmp	r3, #128	; 0x80
 80021ce:	d919      	bls.n	8002204 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2ba0      	cmp	r3, #160	; 0xa0
 80021d4:	d902      	bls.n	80021dc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80021d6:	2302      	movs	r3, #2
 80021d8:	613b      	str	r3, [r7, #16]
 80021da:	e013      	b.n	8002204 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80021dc:	2301      	movs	r3, #1
 80021de:	613b      	str	r3, [r7, #16]
 80021e0:	e010      	b.n	8002204 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2b80      	cmp	r3, #128	; 0x80
 80021e6:	d902      	bls.n	80021ee <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80021e8:	2303      	movs	r3, #3
 80021ea:	613b      	str	r3, [r7, #16]
 80021ec:	e00a      	b.n	8002204 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2b80      	cmp	r3, #128	; 0x80
 80021f2:	d102      	bne.n	80021fa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80021f4:	2302      	movs	r3, #2
 80021f6:	613b      	str	r3, [r7, #16]
 80021f8:	e004      	b.n	8002204 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2b70      	cmp	r3, #112	; 0x70
 80021fe:	d101      	bne.n	8002204 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002200:	2301      	movs	r3, #1
 8002202:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002204:	4b0b      	ldr	r3, [pc, #44]	; (8002234 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f023 0207 	bic.w	r2, r3, #7
 800220c:	4909      	ldr	r1, [pc, #36]	; (8002234 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	4313      	orrs	r3, r2
 8002212:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002214:	4b07      	ldr	r3, [pc, #28]	; (8002234 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0307 	and.w	r3, r3, #7
 800221c:	693a      	ldr	r2, [r7, #16]
 800221e:	429a      	cmp	r2, r3
 8002220:	d001      	beq.n	8002226 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e000      	b.n	8002228 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002226:	2300      	movs	r3, #0
}
 8002228:	4618      	mov	r0, r3
 800222a:	3718      	adds	r7, #24
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40021000 	.word	0x40021000
 8002234:	40022000 	.word	0x40022000

08002238 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002240:	2300      	movs	r3, #0
 8002242:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002244:	2300      	movs	r3, #0
 8002246:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002250:	2b00      	cmp	r3, #0
 8002252:	d041      	beq.n	80022d8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002258:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800225c:	d02a      	beq.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800225e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002262:	d824      	bhi.n	80022ae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002264:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002268:	d008      	beq.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800226a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800226e:	d81e      	bhi.n	80022ae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002270:	2b00      	cmp	r3, #0
 8002272:	d00a      	beq.n	800228a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002274:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002278:	d010      	beq.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800227a:	e018      	b.n	80022ae <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800227c:	4b86      	ldr	r3, [pc, #536]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	4a85      	ldr	r2, [pc, #532]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002282:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002286:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002288:	e015      	b.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	3304      	adds	r3, #4
 800228e:	2100      	movs	r1, #0
 8002290:	4618      	mov	r0, r3
 8002292:	f000 fabb 	bl	800280c <RCCEx_PLLSAI1_Config>
 8002296:	4603      	mov	r3, r0
 8002298:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800229a:	e00c      	b.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	3320      	adds	r3, #32
 80022a0:	2100      	movs	r1, #0
 80022a2:	4618      	mov	r0, r3
 80022a4:	f000 fba6 	bl	80029f4 <RCCEx_PLLSAI2_Config>
 80022a8:	4603      	mov	r3, r0
 80022aa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80022ac:	e003      	b.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	74fb      	strb	r3, [r7, #19]
      break;
 80022b2:	e000      	b.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80022b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80022b6:	7cfb      	ldrb	r3, [r7, #19]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d10b      	bne.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80022bc:	4b76      	ldr	r3, [pc, #472]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022c2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80022ca:	4973      	ldr	r1, [pc, #460]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022cc:	4313      	orrs	r3, r2
 80022ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80022d2:	e001      	b.n	80022d8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80022d4:	7cfb      	ldrb	r3, [r7, #19]
 80022d6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d041      	beq.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80022e8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80022ec:	d02a      	beq.n	8002344 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80022ee:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80022f2:	d824      	bhi.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80022f4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80022f8:	d008      	beq.n	800230c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80022fa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80022fe:	d81e      	bhi.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002300:	2b00      	cmp	r3, #0
 8002302:	d00a      	beq.n	800231a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002304:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002308:	d010      	beq.n	800232c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800230a:	e018      	b.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800230c:	4b62      	ldr	r3, [pc, #392]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	4a61      	ldr	r2, [pc, #388]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002312:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002316:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002318:	e015      	b.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	3304      	adds	r3, #4
 800231e:	2100      	movs	r1, #0
 8002320:	4618      	mov	r0, r3
 8002322:	f000 fa73 	bl	800280c <RCCEx_PLLSAI1_Config>
 8002326:	4603      	mov	r3, r0
 8002328:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800232a:	e00c      	b.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	3320      	adds	r3, #32
 8002330:	2100      	movs	r1, #0
 8002332:	4618      	mov	r0, r3
 8002334:	f000 fb5e 	bl	80029f4 <RCCEx_PLLSAI2_Config>
 8002338:	4603      	mov	r3, r0
 800233a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800233c:	e003      	b.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	74fb      	strb	r3, [r7, #19]
      break;
 8002342:	e000      	b.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002344:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002346:	7cfb      	ldrb	r3, [r7, #19]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d10b      	bne.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800234c:	4b52      	ldr	r3, [pc, #328]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800234e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002352:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800235a:	494f      	ldr	r1, [pc, #316]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800235c:	4313      	orrs	r3, r2
 800235e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002362:	e001      	b.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002364:	7cfb      	ldrb	r3, [r7, #19]
 8002366:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002370:	2b00      	cmp	r3, #0
 8002372:	f000 80a0 	beq.w	80024b6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002376:	2300      	movs	r3, #0
 8002378:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800237a:	4b47      	ldr	r3, [pc, #284]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800237c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800237e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002382:	2b00      	cmp	r3, #0
 8002384:	d101      	bne.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002386:	2301      	movs	r3, #1
 8002388:	e000      	b.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800238a:	2300      	movs	r3, #0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d00d      	beq.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002390:	4b41      	ldr	r3, [pc, #260]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002392:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002394:	4a40      	ldr	r2, [pc, #256]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002396:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800239a:	6593      	str	r3, [r2, #88]	; 0x58
 800239c:	4b3e      	ldr	r3, [pc, #248]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800239e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023a4:	60bb      	str	r3, [r7, #8]
 80023a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023a8:	2301      	movs	r3, #1
 80023aa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80023ac:	4b3b      	ldr	r3, [pc, #236]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a3a      	ldr	r2, [pc, #232]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80023b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023b6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80023b8:	f7fe fd7c 	bl	8000eb4 <HAL_GetTick>
 80023bc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80023be:	e009      	b.n	80023d4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023c0:	f7fe fd78 	bl	8000eb4 <HAL_GetTick>
 80023c4:	4602      	mov	r2, r0
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	2b02      	cmp	r3, #2
 80023cc:	d902      	bls.n	80023d4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80023ce:	2303      	movs	r3, #3
 80023d0:	74fb      	strb	r3, [r7, #19]
        break;
 80023d2:	e005      	b.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80023d4:	4b31      	ldr	r3, [pc, #196]	; (800249c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d0ef      	beq.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80023e0:	7cfb      	ldrb	r3, [r7, #19]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d15c      	bne.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80023e6:	4b2c      	ldr	r3, [pc, #176]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023f0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d01f      	beq.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80023fe:	697a      	ldr	r2, [r7, #20]
 8002400:	429a      	cmp	r2, r3
 8002402:	d019      	beq.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002404:	4b24      	ldr	r3, [pc, #144]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002406:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800240a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800240e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002410:	4b21      	ldr	r3, [pc, #132]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002412:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002416:	4a20      	ldr	r2, [pc, #128]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002418:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800241c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002420:	4b1d      	ldr	r3, [pc, #116]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002422:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002426:	4a1c      	ldr	r2, [pc, #112]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002428:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800242c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002430:	4a19      	ldr	r2, [pc, #100]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	2b00      	cmp	r3, #0
 8002440:	d016      	beq.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002442:	f7fe fd37 	bl	8000eb4 <HAL_GetTick>
 8002446:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002448:	e00b      	b.n	8002462 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800244a:	f7fe fd33 	bl	8000eb4 <HAL_GetTick>
 800244e:	4602      	mov	r2, r0
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	f241 3288 	movw	r2, #5000	; 0x1388
 8002458:	4293      	cmp	r3, r2
 800245a:	d902      	bls.n	8002462 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	74fb      	strb	r3, [r7, #19]
            break;
 8002460:	e006      	b.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002462:	4b0d      	ldr	r3, [pc, #52]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002464:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002468:	f003 0302 	and.w	r3, r3, #2
 800246c:	2b00      	cmp	r3, #0
 800246e:	d0ec      	beq.n	800244a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002470:	7cfb      	ldrb	r3, [r7, #19]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d10c      	bne.n	8002490 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002476:	4b08      	ldr	r3, [pc, #32]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002478:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800247c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002486:	4904      	ldr	r1, [pc, #16]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002488:	4313      	orrs	r3, r2
 800248a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800248e:	e009      	b.n	80024a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002490:	7cfb      	ldrb	r3, [r7, #19]
 8002492:	74bb      	strb	r3, [r7, #18]
 8002494:	e006      	b.n	80024a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002496:	bf00      	nop
 8002498:	40021000 	.word	0x40021000
 800249c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80024a0:	7cfb      	ldrb	r3, [r7, #19]
 80024a2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80024a4:	7c7b      	ldrb	r3, [r7, #17]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d105      	bne.n	80024b6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024aa:	4b9e      	ldr	r3, [pc, #632]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024ae:	4a9d      	ldr	r2, [pc, #628]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024b4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0301 	and.w	r3, r3, #1
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d00a      	beq.n	80024d8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80024c2:	4b98      	ldr	r3, [pc, #608]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024c8:	f023 0203 	bic.w	r2, r3, #3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024d0:	4994      	ldr	r1, [pc, #592]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024d2:	4313      	orrs	r3, r2
 80024d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 0302 	and.w	r3, r3, #2
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d00a      	beq.n	80024fa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80024e4:	4b8f      	ldr	r3, [pc, #572]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024ea:	f023 020c 	bic.w	r2, r3, #12
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024f2:	498c      	ldr	r1, [pc, #560]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024f4:	4313      	orrs	r3, r2
 80024f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 0304 	and.w	r3, r3, #4
 8002502:	2b00      	cmp	r3, #0
 8002504:	d00a      	beq.n	800251c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002506:	4b87      	ldr	r3, [pc, #540]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002508:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800250c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002514:	4983      	ldr	r1, [pc, #524]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002516:	4313      	orrs	r3, r2
 8002518:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f003 0308 	and.w	r3, r3, #8
 8002524:	2b00      	cmp	r3, #0
 8002526:	d00a      	beq.n	800253e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002528:	4b7e      	ldr	r3, [pc, #504]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800252a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800252e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002536:	497b      	ldr	r1, [pc, #492]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002538:	4313      	orrs	r3, r2
 800253a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0310 	and.w	r3, r3, #16
 8002546:	2b00      	cmp	r3, #0
 8002548:	d00a      	beq.n	8002560 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800254a:	4b76      	ldr	r3, [pc, #472]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800254c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002550:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002558:	4972      	ldr	r1, [pc, #456]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800255a:	4313      	orrs	r3, r2
 800255c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 0320 	and.w	r3, r3, #32
 8002568:	2b00      	cmp	r3, #0
 800256a:	d00a      	beq.n	8002582 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800256c:	4b6d      	ldr	r3, [pc, #436]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800256e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002572:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800257a:	496a      	ldr	r1, [pc, #424]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800257c:	4313      	orrs	r3, r2
 800257e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800258a:	2b00      	cmp	r3, #0
 800258c:	d00a      	beq.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800258e:	4b65      	ldr	r3, [pc, #404]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002590:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002594:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800259c:	4961      	ldr	r1, [pc, #388]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800259e:	4313      	orrs	r3, r2
 80025a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d00a      	beq.n	80025c6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80025b0:	4b5c      	ldr	r3, [pc, #368]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025b6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025be:	4959      	ldr	r1, [pc, #356]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025c0:	4313      	orrs	r3, r2
 80025c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d00a      	beq.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80025d2:	4b54      	ldr	r3, [pc, #336]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025d8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025e0:	4950      	ldr	r1, [pc, #320]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025e2:	4313      	orrs	r3, r2
 80025e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d00a      	beq.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80025f4:	4b4b      	ldr	r3, [pc, #300]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025fa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002602:	4948      	ldr	r1, [pc, #288]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002604:	4313      	orrs	r3, r2
 8002606:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002612:	2b00      	cmp	r3, #0
 8002614:	d00a      	beq.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002616:	4b43      	ldr	r3, [pc, #268]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002618:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800261c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002624:	493f      	ldr	r1, [pc, #252]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002626:	4313      	orrs	r3, r2
 8002628:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002634:	2b00      	cmp	r3, #0
 8002636:	d028      	beq.n	800268a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002638:	4b3a      	ldr	r3, [pc, #232]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800263a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800263e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002646:	4937      	ldr	r1, [pc, #220]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002648:	4313      	orrs	r3, r2
 800264a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002652:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002656:	d106      	bne.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002658:	4b32      	ldr	r3, [pc, #200]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	4a31      	ldr	r2, [pc, #196]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800265e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002662:	60d3      	str	r3, [r2, #12]
 8002664:	e011      	b.n	800268a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800266a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800266e:	d10c      	bne.n	800268a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	3304      	adds	r3, #4
 8002674:	2101      	movs	r1, #1
 8002676:	4618      	mov	r0, r3
 8002678:	f000 f8c8 	bl	800280c <RCCEx_PLLSAI1_Config>
 800267c:	4603      	mov	r3, r0
 800267e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002680:	7cfb      	ldrb	r3, [r7, #19]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d001      	beq.n	800268a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002686:	7cfb      	ldrb	r3, [r7, #19]
 8002688:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d028      	beq.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002696:	4b23      	ldr	r3, [pc, #140]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002698:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800269c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026a4:	491f      	ldr	r1, [pc, #124]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026a6:	4313      	orrs	r3, r2
 80026a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80026b4:	d106      	bne.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80026b6:	4b1b      	ldr	r3, [pc, #108]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	4a1a      	ldr	r2, [pc, #104]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80026c0:	60d3      	str	r3, [r2, #12]
 80026c2:	e011      	b.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026c8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80026cc:	d10c      	bne.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	3304      	adds	r3, #4
 80026d2:	2101      	movs	r1, #1
 80026d4:	4618      	mov	r0, r3
 80026d6:	f000 f899 	bl	800280c <RCCEx_PLLSAI1_Config>
 80026da:	4603      	mov	r3, r0
 80026dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80026de:	7cfb      	ldrb	r3, [r7, #19]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d001      	beq.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80026e4:	7cfb      	ldrb	r3, [r7, #19]
 80026e6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d02b      	beq.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80026f4:	4b0b      	ldr	r3, [pc, #44]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026fa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002702:	4908      	ldr	r1, [pc, #32]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002704:	4313      	orrs	r3, r2
 8002706:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800270e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002712:	d109      	bne.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002714:	4b03      	ldr	r3, [pc, #12]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	4a02      	ldr	r2, [pc, #8]	; (8002724 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800271a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800271e:	60d3      	str	r3, [r2, #12]
 8002720:	e014      	b.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002722:	bf00      	nop
 8002724:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800272c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002730:	d10c      	bne.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	3304      	adds	r3, #4
 8002736:	2101      	movs	r1, #1
 8002738:	4618      	mov	r0, r3
 800273a:	f000 f867 	bl	800280c <RCCEx_PLLSAI1_Config>
 800273e:	4603      	mov	r3, r0
 8002740:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002742:	7cfb      	ldrb	r3, [r7, #19]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002748:	7cfb      	ldrb	r3, [r7, #19]
 800274a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d02f      	beq.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002758:	4b2b      	ldr	r3, [pc, #172]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800275a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800275e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002766:	4928      	ldr	r1, [pc, #160]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002768:	4313      	orrs	r3, r2
 800276a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002772:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002776:	d10d      	bne.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	3304      	adds	r3, #4
 800277c:	2102      	movs	r1, #2
 800277e:	4618      	mov	r0, r3
 8002780:	f000 f844 	bl	800280c <RCCEx_PLLSAI1_Config>
 8002784:	4603      	mov	r3, r0
 8002786:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002788:	7cfb      	ldrb	r3, [r7, #19]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d014      	beq.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800278e:	7cfb      	ldrb	r3, [r7, #19]
 8002790:	74bb      	strb	r3, [r7, #18]
 8002792:	e011      	b.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002798:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800279c:	d10c      	bne.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	3320      	adds	r3, #32
 80027a2:	2102      	movs	r1, #2
 80027a4:	4618      	mov	r0, r3
 80027a6:	f000 f925 	bl	80029f4 <RCCEx_PLLSAI2_Config>
 80027aa:	4603      	mov	r3, r0
 80027ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80027ae:	7cfb      	ldrb	r3, [r7, #19]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d001      	beq.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80027b4:	7cfb      	ldrb	r3, [r7, #19]
 80027b6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d00a      	beq.n	80027da <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80027c4:	4b10      	ldr	r3, [pc, #64]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80027c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ca:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80027d2:	490d      	ldr	r1, [pc, #52]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80027d4:	4313      	orrs	r3, r2
 80027d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d00b      	beq.n	80027fe <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80027e6:	4b08      	ldr	r3, [pc, #32]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80027e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ec:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80027f6:	4904      	ldr	r1, [pc, #16]	; (8002808 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80027f8:	4313      	orrs	r3, r2
 80027fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80027fe:	7cbb      	ldrb	r3, [r7, #18]
}
 8002800:	4618      	mov	r0, r3
 8002802:	3718      	adds	r7, #24
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	40021000 	.word	0x40021000

0800280c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002816:	2300      	movs	r3, #0
 8002818:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800281a:	4b75      	ldr	r3, [pc, #468]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	f003 0303 	and.w	r3, r3, #3
 8002822:	2b00      	cmp	r3, #0
 8002824:	d018      	beq.n	8002858 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002826:	4b72      	ldr	r3, [pc, #456]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	f003 0203 	and.w	r2, r3, #3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	429a      	cmp	r2, r3
 8002834:	d10d      	bne.n	8002852 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
       ||
 800283a:	2b00      	cmp	r3, #0
 800283c:	d009      	beq.n	8002852 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800283e:	4b6c      	ldr	r3, [pc, #432]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002840:	68db      	ldr	r3, [r3, #12]
 8002842:	091b      	lsrs	r3, r3, #4
 8002844:	f003 0307 	and.w	r3, r3, #7
 8002848:	1c5a      	adds	r2, r3, #1
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685b      	ldr	r3, [r3, #4]
       ||
 800284e:	429a      	cmp	r2, r3
 8002850:	d047      	beq.n	80028e2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	73fb      	strb	r3, [r7, #15]
 8002856:	e044      	b.n	80028e2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2b03      	cmp	r3, #3
 800285e:	d018      	beq.n	8002892 <RCCEx_PLLSAI1_Config+0x86>
 8002860:	2b03      	cmp	r3, #3
 8002862:	d825      	bhi.n	80028b0 <RCCEx_PLLSAI1_Config+0xa4>
 8002864:	2b01      	cmp	r3, #1
 8002866:	d002      	beq.n	800286e <RCCEx_PLLSAI1_Config+0x62>
 8002868:	2b02      	cmp	r3, #2
 800286a:	d009      	beq.n	8002880 <RCCEx_PLLSAI1_Config+0x74>
 800286c:	e020      	b.n	80028b0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800286e:	4b60      	ldr	r3, [pc, #384]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0302 	and.w	r3, r3, #2
 8002876:	2b00      	cmp	r3, #0
 8002878:	d11d      	bne.n	80028b6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800287e:	e01a      	b.n	80028b6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002880:	4b5b      	ldr	r3, [pc, #364]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002888:	2b00      	cmp	r3, #0
 800288a:	d116      	bne.n	80028ba <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002890:	e013      	b.n	80028ba <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002892:	4b57      	ldr	r3, [pc, #348]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d10f      	bne.n	80028be <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800289e:	4b54      	ldr	r3, [pc, #336]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d109      	bne.n	80028be <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80028ae:	e006      	b.n	80028be <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	73fb      	strb	r3, [r7, #15]
      break;
 80028b4:	e004      	b.n	80028c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80028b6:	bf00      	nop
 80028b8:	e002      	b.n	80028c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80028ba:	bf00      	nop
 80028bc:	e000      	b.n	80028c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80028be:	bf00      	nop
    }

    if(status == HAL_OK)
 80028c0:	7bfb      	ldrb	r3, [r7, #15]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d10d      	bne.n	80028e2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80028c6:	4b4a      	ldr	r3, [pc, #296]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6819      	ldr	r1, [r3, #0]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	3b01      	subs	r3, #1
 80028d8:	011b      	lsls	r3, r3, #4
 80028da:	430b      	orrs	r3, r1
 80028dc:	4944      	ldr	r1, [pc, #272]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028de:	4313      	orrs	r3, r2
 80028e0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80028e2:	7bfb      	ldrb	r3, [r7, #15]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d17d      	bne.n	80029e4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80028e8:	4b41      	ldr	r3, [pc, #260]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a40      	ldr	r2, [pc, #256]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028ee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80028f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028f4:	f7fe fade 	bl	8000eb4 <HAL_GetTick>
 80028f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80028fa:	e009      	b.n	8002910 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80028fc:	f7fe fada 	bl	8000eb4 <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	2b02      	cmp	r3, #2
 8002908:	d902      	bls.n	8002910 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	73fb      	strb	r3, [r7, #15]
        break;
 800290e:	e005      	b.n	800291c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002910:	4b37      	ldr	r3, [pc, #220]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002918:	2b00      	cmp	r3, #0
 800291a:	d1ef      	bne.n	80028fc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800291c:	7bfb      	ldrb	r3, [r7, #15]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d160      	bne.n	80029e4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d111      	bne.n	800294c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002928:	4b31      	ldr	r3, [pc, #196]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800292a:	691b      	ldr	r3, [r3, #16]
 800292c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002930:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002934:	687a      	ldr	r2, [r7, #4]
 8002936:	6892      	ldr	r2, [r2, #8]
 8002938:	0211      	lsls	r1, r2, #8
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	68d2      	ldr	r2, [r2, #12]
 800293e:	0912      	lsrs	r2, r2, #4
 8002940:	0452      	lsls	r2, r2, #17
 8002942:	430a      	orrs	r2, r1
 8002944:	492a      	ldr	r1, [pc, #168]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002946:	4313      	orrs	r3, r2
 8002948:	610b      	str	r3, [r1, #16]
 800294a:	e027      	b.n	800299c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	2b01      	cmp	r3, #1
 8002950:	d112      	bne.n	8002978 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002952:	4b27      	ldr	r3, [pc, #156]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002954:	691b      	ldr	r3, [r3, #16]
 8002956:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800295a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	6892      	ldr	r2, [r2, #8]
 8002962:	0211      	lsls	r1, r2, #8
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	6912      	ldr	r2, [r2, #16]
 8002968:	0852      	lsrs	r2, r2, #1
 800296a:	3a01      	subs	r2, #1
 800296c:	0552      	lsls	r2, r2, #21
 800296e:	430a      	orrs	r2, r1
 8002970:	491f      	ldr	r1, [pc, #124]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002972:	4313      	orrs	r3, r2
 8002974:	610b      	str	r3, [r1, #16]
 8002976:	e011      	b.n	800299c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002978:	4b1d      	ldr	r3, [pc, #116]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800297a:	691b      	ldr	r3, [r3, #16]
 800297c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002980:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002984:	687a      	ldr	r2, [r7, #4]
 8002986:	6892      	ldr	r2, [r2, #8]
 8002988:	0211      	lsls	r1, r2, #8
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	6952      	ldr	r2, [r2, #20]
 800298e:	0852      	lsrs	r2, r2, #1
 8002990:	3a01      	subs	r2, #1
 8002992:	0652      	lsls	r2, r2, #25
 8002994:	430a      	orrs	r2, r1
 8002996:	4916      	ldr	r1, [pc, #88]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002998:	4313      	orrs	r3, r2
 800299a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800299c:	4b14      	ldr	r3, [pc, #80]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a13      	ldr	r2, [pc, #76]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029a2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80029a6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029a8:	f7fe fa84 	bl	8000eb4 <HAL_GetTick>
 80029ac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80029ae:	e009      	b.n	80029c4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80029b0:	f7fe fa80 	bl	8000eb4 <HAL_GetTick>
 80029b4:	4602      	mov	r2, r0
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	1ad3      	subs	r3, r2, r3
 80029ba:	2b02      	cmp	r3, #2
 80029bc:	d902      	bls.n	80029c4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80029be:	2303      	movs	r3, #3
 80029c0:	73fb      	strb	r3, [r7, #15]
          break;
 80029c2:	e005      	b.n	80029d0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80029c4:	4b0a      	ldr	r3, [pc, #40]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d0ef      	beq.n	80029b0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80029d0:	7bfb      	ldrb	r3, [r7, #15]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d106      	bne.n	80029e4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80029d6:	4b06      	ldr	r3, [pc, #24]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029d8:	691a      	ldr	r2, [r3, #16]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	699b      	ldr	r3, [r3, #24]
 80029de:	4904      	ldr	r1, [pc, #16]	; (80029f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80029e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3710      	adds	r7, #16
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	40021000 	.word	0x40021000

080029f4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80029fe:	2300      	movs	r3, #0
 8002a00:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002a02:	4b6a      	ldr	r3, [pc, #424]	; (8002bac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	f003 0303 	and.w	r3, r3, #3
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d018      	beq.n	8002a40 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002a0e:	4b67      	ldr	r3, [pc, #412]	; (8002bac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a10:	68db      	ldr	r3, [r3, #12]
 8002a12:	f003 0203 	and.w	r2, r3, #3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	429a      	cmp	r2, r3
 8002a1c:	d10d      	bne.n	8002a3a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
       ||
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d009      	beq.n	8002a3a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002a26:	4b61      	ldr	r3, [pc, #388]	; (8002bac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a28:	68db      	ldr	r3, [r3, #12]
 8002a2a:	091b      	lsrs	r3, r3, #4
 8002a2c:	f003 0307 	and.w	r3, r3, #7
 8002a30:	1c5a      	adds	r2, r3, #1
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	685b      	ldr	r3, [r3, #4]
       ||
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d047      	beq.n	8002aca <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	73fb      	strb	r3, [r7, #15]
 8002a3e:	e044      	b.n	8002aca <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2b03      	cmp	r3, #3
 8002a46:	d018      	beq.n	8002a7a <RCCEx_PLLSAI2_Config+0x86>
 8002a48:	2b03      	cmp	r3, #3
 8002a4a:	d825      	bhi.n	8002a98 <RCCEx_PLLSAI2_Config+0xa4>
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d002      	beq.n	8002a56 <RCCEx_PLLSAI2_Config+0x62>
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d009      	beq.n	8002a68 <RCCEx_PLLSAI2_Config+0x74>
 8002a54:	e020      	b.n	8002a98 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002a56:	4b55      	ldr	r3, [pc, #340]	; (8002bac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0302 	and.w	r3, r3, #2
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d11d      	bne.n	8002a9e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a66:	e01a      	b.n	8002a9e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002a68:	4b50      	ldr	r3, [pc, #320]	; (8002bac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d116      	bne.n	8002aa2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a78:	e013      	b.n	8002aa2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002a7a:	4b4c      	ldr	r3, [pc, #304]	; (8002bac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d10f      	bne.n	8002aa6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002a86:	4b49      	ldr	r3, [pc, #292]	; (8002bac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d109      	bne.n	8002aa6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002a96:	e006      	b.n	8002aa6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	73fb      	strb	r3, [r7, #15]
      break;
 8002a9c:	e004      	b.n	8002aa8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002a9e:	bf00      	nop
 8002aa0:	e002      	b.n	8002aa8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002aa2:	bf00      	nop
 8002aa4:	e000      	b.n	8002aa8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002aa6:	bf00      	nop
    }

    if(status == HAL_OK)
 8002aa8:	7bfb      	ldrb	r3, [r7, #15]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d10d      	bne.n	8002aca <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002aae:	4b3f      	ldr	r3, [pc, #252]	; (8002bac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6819      	ldr	r1, [r3, #0]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	011b      	lsls	r3, r3, #4
 8002ac2:	430b      	orrs	r3, r1
 8002ac4:	4939      	ldr	r1, [pc, #228]	; (8002bac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002aca:	7bfb      	ldrb	r3, [r7, #15]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d167      	bne.n	8002ba0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002ad0:	4b36      	ldr	r3, [pc, #216]	; (8002bac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a35      	ldr	r2, [pc, #212]	; (8002bac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ad6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ada:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002adc:	f7fe f9ea 	bl	8000eb4 <HAL_GetTick>
 8002ae0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002ae2:	e009      	b.n	8002af8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002ae4:	f7fe f9e6 	bl	8000eb4 <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	d902      	bls.n	8002af8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	73fb      	strb	r3, [r7, #15]
        break;
 8002af6:	e005      	b.n	8002b04 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002af8:	4b2c      	ldr	r3, [pc, #176]	; (8002bac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d1ef      	bne.n	8002ae4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002b04:	7bfb      	ldrb	r3, [r7, #15]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d14a      	bne.n	8002ba0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d111      	bne.n	8002b34 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002b10:	4b26      	ldr	r3, [pc, #152]	; (8002bac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b12:	695b      	ldr	r3, [r3, #20]
 8002b14:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002b18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b1c:	687a      	ldr	r2, [r7, #4]
 8002b1e:	6892      	ldr	r2, [r2, #8]
 8002b20:	0211      	lsls	r1, r2, #8
 8002b22:	687a      	ldr	r2, [r7, #4]
 8002b24:	68d2      	ldr	r2, [r2, #12]
 8002b26:	0912      	lsrs	r2, r2, #4
 8002b28:	0452      	lsls	r2, r2, #17
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	491f      	ldr	r1, [pc, #124]	; (8002bac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	614b      	str	r3, [r1, #20]
 8002b32:	e011      	b.n	8002b58 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002b34:	4b1d      	ldr	r3, [pc, #116]	; (8002bac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b36:	695b      	ldr	r3, [r3, #20]
 8002b38:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002b3c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002b40:	687a      	ldr	r2, [r7, #4]
 8002b42:	6892      	ldr	r2, [r2, #8]
 8002b44:	0211      	lsls	r1, r2, #8
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	6912      	ldr	r2, [r2, #16]
 8002b4a:	0852      	lsrs	r2, r2, #1
 8002b4c:	3a01      	subs	r2, #1
 8002b4e:	0652      	lsls	r2, r2, #25
 8002b50:	430a      	orrs	r2, r1
 8002b52:	4916      	ldr	r1, [pc, #88]	; (8002bac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b54:	4313      	orrs	r3, r2
 8002b56:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002b58:	4b14      	ldr	r3, [pc, #80]	; (8002bac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a13      	ldr	r2, [pc, #76]	; (8002bac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b62:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b64:	f7fe f9a6 	bl	8000eb4 <HAL_GetTick>
 8002b68:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002b6a:	e009      	b.n	8002b80 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002b6c:	f7fe f9a2 	bl	8000eb4 <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d902      	bls.n	8002b80 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	73fb      	strb	r3, [r7, #15]
          break;
 8002b7e:	e005      	b.n	8002b8c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002b80:	4b0a      	ldr	r3, [pc, #40]	; (8002bac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d0ef      	beq.n	8002b6c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002b8c:	7bfb      	ldrb	r3, [r7, #15]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d106      	bne.n	8002ba0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002b92:	4b06      	ldr	r3, [pc, #24]	; (8002bac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b94:	695a      	ldr	r2, [r3, #20]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	695b      	ldr	r3, [r3, #20]
 8002b9a:	4904      	ldr	r1, [pc, #16]	; (8002bac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002ba0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3710      	adds	r7, #16
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	40021000 	.word	0x40021000

08002bb0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d101      	bne.n	8002bc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e040      	b.n	8002c44 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d106      	bne.n	8002bd8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f7fd ff5c 	bl	8000a90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2224      	movs	r2, #36	; 0x24
 8002bdc:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f022 0201 	bic.w	r2, r2, #1
 8002bec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d002      	beq.n	8002bfc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	f000 fec0 	bl	800397c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002bfc:	6878      	ldr	r0, [r7, #4]
 8002bfe:	f000 fc05 	bl	800340c <UART_SetConfig>
 8002c02:	4603      	mov	r3, r0
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d101      	bne.n	8002c0c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e01b      	b.n	8002c44 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	685a      	ldr	r2, [r3, #4]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002c1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	689a      	ldr	r2, [r3, #8]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002c2a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f042 0201 	orr.w	r2, r2, #1
 8002c3a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f000 ff3f 	bl	8003ac0 <UART_CheckIdleState>
 8002c42:	4603      	mov	r3, r0
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3708      	adds	r7, #8
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b08a      	sub	sp, #40	; 0x28
 8002c50:	af02      	add	r7, sp, #8
 8002c52:	60f8      	str	r0, [r7, #12]
 8002c54:	60b9      	str	r1, [r7, #8]
 8002c56:	603b      	str	r3, [r7, #0]
 8002c58:	4613      	mov	r3, r2
 8002c5a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002c60:	2b20      	cmp	r3, #32
 8002c62:	d178      	bne.n	8002d56 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d002      	beq.n	8002c70 <HAL_UART_Transmit+0x24>
 8002c6a:	88fb      	ldrh	r3, [r7, #6]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d101      	bne.n	8002c74 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e071      	b.n	8002d58 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2200      	movs	r2, #0
 8002c78:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2221      	movs	r2, #33	; 0x21
 8002c80:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002c82:	f7fe f917 	bl	8000eb4 <HAL_GetTick>
 8002c86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	88fa      	ldrh	r2, [r7, #6]
 8002c8c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	88fa      	ldrh	r2, [r7, #6]
 8002c94:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ca0:	d108      	bne.n	8002cb4 <HAL_UART_Transmit+0x68>
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	691b      	ldr	r3, [r3, #16]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d104      	bne.n	8002cb4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002caa:	2300      	movs	r3, #0
 8002cac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	61bb      	str	r3, [r7, #24]
 8002cb2:	e003      	b.n	8002cbc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002cbc:	e030      	b.n	8002d20 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	9300      	str	r3, [sp, #0]
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	2180      	movs	r1, #128	; 0x80
 8002cc8:	68f8      	ldr	r0, [r7, #12]
 8002cca:	f000 ffa1 	bl	8003c10 <UART_WaitOnFlagUntilTimeout>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d004      	beq.n	8002cde <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2220      	movs	r2, #32
 8002cd8:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e03c      	b.n	8002d58 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d10b      	bne.n	8002cfc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ce4:	69bb      	ldr	r3, [r7, #24]
 8002ce6:	881a      	ldrh	r2, [r3, #0]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002cf0:	b292      	uxth	r2, r2
 8002cf2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	3302      	adds	r3, #2
 8002cf8:	61bb      	str	r3, [r7, #24]
 8002cfa:	e008      	b.n	8002d0e <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002cfc:	69fb      	ldr	r3, [r7, #28]
 8002cfe:	781a      	ldrb	r2, [r3, #0]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	b292      	uxth	r2, r2
 8002d06:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002d14:	b29b      	uxth	r3, r3
 8002d16:	3b01      	subs	r3, #1
 8002d18:	b29a      	uxth	r2, r3
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d1c8      	bne.n	8002cbe <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	9300      	str	r3, [sp, #0]
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	2200      	movs	r2, #0
 8002d34:	2140      	movs	r1, #64	; 0x40
 8002d36:	68f8      	ldr	r0, [r7, #12]
 8002d38:	f000 ff6a 	bl	8003c10 <UART_WaitOnFlagUntilTimeout>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d004      	beq.n	8002d4c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2220      	movs	r2, #32
 8002d46:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	e005      	b.n	8002d58 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2220      	movs	r2, #32
 8002d50:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002d52:	2300      	movs	r3, #0
 8002d54:	e000      	b.n	8002d58 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8002d56:	2302      	movs	r3, #2
  }
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3720      	adds	r7, #32
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}

08002d60 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b08a      	sub	sp, #40	; 0x28
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	60b9      	str	r1, [r7, #8]
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d74:	2b20      	cmp	r3, #32
 8002d76:	d137      	bne.n	8002de8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d002      	beq.n	8002d84 <HAL_UART_Receive_IT+0x24>
 8002d7e:	88fb      	ldrh	r3, [r7, #6]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d101      	bne.n	8002d88 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e030      	b.n	8002dea <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a18      	ldr	r2, [pc, #96]	; (8002df4 <HAL_UART_Receive_IT+0x94>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d01f      	beq.n	8002dd8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d018      	beq.n	8002dd8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	e853 3f00 	ldrex	r3, [r3]
 8002db2:	613b      	str	r3, [r7, #16]
   return(result);
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002dba:	627b      	str	r3, [r7, #36]	; 0x24
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc4:	623b      	str	r3, [r7, #32]
 8002dc6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dc8:	69f9      	ldr	r1, [r7, #28]
 8002dca:	6a3a      	ldr	r2, [r7, #32]
 8002dcc:	e841 2300 	strex	r3, r2, [r1]
 8002dd0:	61bb      	str	r3, [r7, #24]
   return(result);
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d1e6      	bne.n	8002da6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002dd8:	88fb      	ldrh	r3, [r7, #6]
 8002dda:	461a      	mov	r2, r3
 8002ddc:	68b9      	ldr	r1, [r7, #8]
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	f000 ff7e 	bl	8003ce0 <UART_Start_Receive_IT>
 8002de4:	4603      	mov	r3, r0
 8002de6:	e000      	b.n	8002dea <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002de8:	2302      	movs	r3, #2
  }
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3728      	adds	r7, #40	; 0x28
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	40008000 	.word	0x40008000

08002df8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b0ba      	sub	sp, #232	; 0xe8
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	69db      	ldr	r3, [r3, #28]
 8002e06:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002e1e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002e22:	f640 030f 	movw	r3, #2063	; 0x80f
 8002e26:	4013      	ands	r3, r2
 8002e28:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8002e2c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d115      	bne.n	8002e60 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002e34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e38:	f003 0320 	and.w	r3, r3, #32
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d00f      	beq.n	8002e60 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002e40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e44:	f003 0320 	and.w	r3, r3, #32
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d009      	beq.n	8002e60 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	f000 82ae 	beq.w	80033b2 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	4798      	blx	r3
      }
      return;
 8002e5e:	e2a8      	b.n	80033b2 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8002e60:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	f000 8117 	beq.w	8003098 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002e6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002e6e:	f003 0301 	and.w	r3, r3, #1
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d106      	bne.n	8002e84 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002e76:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8002e7a:	4b85      	ldr	r3, [pc, #532]	; (8003090 <HAL_UART_IRQHandler+0x298>)
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	f000 810a 	beq.w	8003098 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002e84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e88:	f003 0301 	and.w	r3, r3, #1
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d011      	beq.n	8002eb4 <HAL_UART_IRQHandler+0xbc>
 8002e90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d00b      	beq.n	8002eb4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002eaa:	f043 0201 	orr.w	r2, r3, #1
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002eb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002eb8:	f003 0302 	and.w	r3, r3, #2
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d011      	beq.n	8002ee4 <HAL_UART_IRQHandler+0xec>
 8002ec0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002ec4:	f003 0301 	and.w	r3, r3, #1
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d00b      	beq.n	8002ee4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2202      	movs	r2, #2
 8002ed2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002eda:	f043 0204 	orr.w	r2, r3, #4
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002ee4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ee8:	f003 0304 	and.w	r3, r3, #4
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d011      	beq.n	8002f14 <HAL_UART_IRQHandler+0x11c>
 8002ef0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002ef4:	f003 0301 	and.w	r3, r3, #1
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d00b      	beq.n	8002f14 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2204      	movs	r2, #4
 8002f02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f0a:	f043 0202 	orr.w	r2, r3, #2
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002f14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f18:	f003 0308 	and.w	r3, r3, #8
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d017      	beq.n	8002f50 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002f20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f24:	f003 0320 	and.w	r3, r3, #32
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d105      	bne.n	8002f38 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002f2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002f30:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d00b      	beq.n	8002f50 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2208      	movs	r2, #8
 8002f3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f46:	f043 0208 	orr.w	r2, r3, #8
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002f50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d012      	beq.n	8002f82 <HAL_UART_IRQHandler+0x18a>
 8002f5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f60:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d00c      	beq.n	8002f82 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f70:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f78:	f043 0220 	orr.w	r2, r3, #32
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	f000 8214 	beq.w	80033b6 <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002f8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f92:	f003 0320 	and.w	r3, r3, #32
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d00d      	beq.n	8002fb6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002f9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f9e:	f003 0320 	and.w	r3, r3, #32
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d007      	beq.n	8002fb6 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d003      	beq.n	8002fb6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fbc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fca:	2b40      	cmp	r3, #64	; 0x40
 8002fcc:	d005      	beq.n	8002fda <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002fce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002fd2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d04f      	beq.n	800307a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f000 ff46 	bl	8003e6c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fea:	2b40      	cmp	r3, #64	; 0x40
 8002fec:	d141      	bne.n	8003072 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	3308      	adds	r3, #8
 8002ff4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ff8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002ffc:	e853 3f00 	ldrex	r3, [r3]
 8003000:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003004:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003008:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800300c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	3308      	adds	r3, #8
 8003016:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800301a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800301e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003022:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003026:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800302a:	e841 2300 	strex	r3, r2, [r1]
 800302e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003032:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d1d9      	bne.n	8002fee <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800303e:	2b00      	cmp	r3, #0
 8003040:	d013      	beq.n	800306a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003046:	4a13      	ldr	r2, [pc, #76]	; (8003094 <HAL_UART_IRQHandler+0x29c>)
 8003048:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800304e:	4618      	mov	r0, r3
 8003050:	f7fe f88b 	bl	800116a <HAL_DMA_Abort_IT>
 8003054:	4603      	mov	r3, r0
 8003056:	2b00      	cmp	r3, #0
 8003058:	d017      	beq.n	800308a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800305e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003064:	4610      	mov	r0, r2
 8003066:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003068:	e00f      	b.n	800308a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f000 f9b8 	bl	80033e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003070:	e00b      	b.n	800308a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f000 f9b4 	bl	80033e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003078:	e007      	b.n	800308a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f000 f9b0 	bl	80033e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8003088:	e195      	b.n	80033b6 <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800308a:	bf00      	nop
    return;
 800308c:	e193      	b.n	80033b6 <HAL_UART_IRQHandler+0x5be>
 800308e:	bf00      	nop
 8003090:	04000120 	.word	0x04000120
 8003094:	08003f35 	.word	0x08003f35

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800309c:	2b01      	cmp	r3, #1
 800309e:	f040 814e 	bne.w	800333e <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80030a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80030a6:	f003 0310 	and.w	r3, r3, #16
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	f000 8147 	beq.w	800333e <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80030b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80030b4:	f003 0310 	and.w	r3, r3, #16
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	f000 8140 	beq.w	800333e <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2210      	movs	r2, #16
 80030c4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030d0:	2b40      	cmp	r3, #64	; 0x40
 80030d2:	f040 80b8 	bne.w	8003246 <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80030e2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	f000 8167 	beq.w	80033ba <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80030f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80030f6:	429a      	cmp	r2, r3
 80030f8:	f080 815f 	bcs.w	80033ba <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003102:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 0320 	and.w	r3, r3, #32
 8003112:	2b00      	cmp	r3, #0
 8003114:	f040 8086 	bne.w	8003224 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003120:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003124:	e853 3f00 	ldrex	r3, [r3]
 8003128:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800312c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003130:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003134:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	461a      	mov	r2, r3
 800313e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003142:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003146:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800314a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800314e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003152:	e841 2300 	strex	r3, r2, [r1]
 8003156:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800315a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800315e:	2b00      	cmp	r3, #0
 8003160:	d1da      	bne.n	8003118 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	3308      	adds	r3, #8
 8003168:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800316a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800316c:	e853 3f00 	ldrex	r3, [r3]
 8003170:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003172:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003174:	f023 0301 	bic.w	r3, r3, #1
 8003178:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	3308      	adds	r3, #8
 8003182:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003186:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800318a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800318c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800318e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003192:	e841 2300 	strex	r3, r2, [r1]
 8003196:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003198:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1e1      	bne.n	8003162 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	3308      	adds	r3, #8
 80031a4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80031a8:	e853 3f00 	ldrex	r3, [r3]
 80031ac:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80031ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80031b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	3308      	adds	r3, #8
 80031be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80031c2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80031c4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031c6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80031c8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80031ca:	e841 2300 	strex	r3, r2, [r1]
 80031ce:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80031d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d1e3      	bne.n	800319e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2220      	movs	r2, #32
 80031da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80031ec:	e853 3f00 	ldrex	r3, [r3]
 80031f0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80031f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80031f4:	f023 0310 	bic.w	r3, r3, #16
 80031f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	461a      	mov	r2, r3
 8003202:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003206:	65bb      	str	r3, [r7, #88]	; 0x58
 8003208:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800320a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800320c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800320e:	e841 2300 	strex	r3, r2, [r1]
 8003212:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003214:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003216:	2b00      	cmp	r3, #0
 8003218:	d1e4      	bne.n	80031e4 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800321e:	4618      	mov	r0, r3
 8003220:	f7fd ff65 	bl	80010ee <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2202      	movs	r2, #2
 8003228:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003236:	b29b      	uxth	r3, r3
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	b29b      	uxth	r3, r3
 800323c:	4619      	mov	r1, r3
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f000 f8d8 	bl	80033f4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003244:	e0b9      	b.n	80033ba <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003252:	b29b      	uxth	r3, r3
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003260:	b29b      	uxth	r3, r3
 8003262:	2b00      	cmp	r3, #0
 8003264:	f000 80ab 	beq.w	80033be <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8003268:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800326c:	2b00      	cmp	r3, #0
 800326e:	f000 80a6 	beq.w	80033be <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003278:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800327a:	e853 3f00 	ldrex	r3, [r3]
 800327e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003280:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003282:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003286:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	461a      	mov	r2, r3
 8003290:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003294:	647b      	str	r3, [r7, #68]	; 0x44
 8003296:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003298:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800329a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800329c:	e841 2300 	strex	r3, r2, [r1]
 80032a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80032a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d1e4      	bne.n	8003272 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	3308      	adds	r3, #8
 80032ae:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b2:	e853 3f00 	ldrex	r3, [r3]
 80032b6:	623b      	str	r3, [r7, #32]
   return(result);
 80032b8:	6a3b      	ldr	r3, [r7, #32]
 80032ba:	f023 0301 	bic.w	r3, r3, #1
 80032be:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	3308      	adds	r3, #8
 80032c8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80032cc:	633a      	str	r2, [r7, #48]	; 0x30
 80032ce:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032d0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80032d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032d4:	e841 2300 	strex	r3, r2, [r1]
 80032d8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80032da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d1e3      	bne.n	80032a8 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2220      	movs	r2, #32
 80032e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2200      	movs	r2, #0
 80032ec:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2200      	movs	r2, #0
 80032f2:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	e853 3f00 	ldrex	r3, [r3]
 8003300:	60fb      	str	r3, [r7, #12]
   return(result);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f023 0310 	bic.w	r3, r3, #16
 8003308:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	461a      	mov	r2, r3
 8003312:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003316:	61fb      	str	r3, [r7, #28]
 8003318:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800331a:	69b9      	ldr	r1, [r7, #24]
 800331c:	69fa      	ldr	r2, [r7, #28]
 800331e:	e841 2300 	strex	r3, r2, [r1]
 8003322:	617b      	str	r3, [r7, #20]
   return(result);
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d1e4      	bne.n	80032f4 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2202      	movs	r2, #2
 800332e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003330:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003334:	4619      	mov	r1, r3
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f000 f85c 	bl	80033f4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800333c:	e03f      	b.n	80033be <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800333e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003342:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d00e      	beq.n	8003368 <HAL_UART_IRQHandler+0x570>
 800334a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800334e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d008      	beq.n	8003368 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800335e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f000 ffe3 	bl	800432c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003366:	e02d      	b.n	80033c4 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003368:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800336c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003370:	2b00      	cmp	r3, #0
 8003372:	d00e      	beq.n	8003392 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003374:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003378:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800337c:	2b00      	cmp	r3, #0
 800337e:	d008      	beq.n	8003392 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003384:	2b00      	cmp	r3, #0
 8003386:	d01c      	beq.n	80033c2 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800338c:	6878      	ldr	r0, [r7, #4]
 800338e:	4798      	blx	r3
    }
    return;
 8003390:	e017      	b.n	80033c2 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003396:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800339a:	2b00      	cmp	r3, #0
 800339c:	d012      	beq.n	80033c4 <HAL_UART_IRQHandler+0x5cc>
 800339e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80033a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d00c      	beq.n	80033c4 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f000 fdd8 	bl	8003f60 <UART_EndTransmit_IT>
    return;
 80033b0:	e008      	b.n	80033c4 <HAL_UART_IRQHandler+0x5cc>
      return;
 80033b2:	bf00      	nop
 80033b4:	e006      	b.n	80033c4 <HAL_UART_IRQHandler+0x5cc>
    return;
 80033b6:	bf00      	nop
 80033b8:	e004      	b.n	80033c4 <HAL_UART_IRQHandler+0x5cc>
      return;
 80033ba:	bf00      	nop
 80033bc:	e002      	b.n	80033c4 <HAL_UART_IRQHandler+0x5cc>
      return;
 80033be:	bf00      	nop
 80033c0:	e000      	b.n	80033c4 <HAL_UART_IRQHandler+0x5cc>
    return;
 80033c2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80033c4:	37e8      	adds	r7, #232	; 0xe8
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop

080033cc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80033d4:	bf00      	nop
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr

080033e0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80033e8:	bf00      	nop
 80033ea:	370c      	adds	r7, #12
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr

080033f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b083      	sub	sp, #12
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	460b      	mov	r3, r1
 80033fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003400:	bf00      	nop
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr

0800340c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800340c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003410:	b08a      	sub	sp, #40	; 0x28
 8003412:	af00      	add	r7, sp, #0
 8003414:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003416:	2300      	movs	r3, #0
 8003418:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	689a      	ldr	r2, [r3, #8]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	691b      	ldr	r3, [r3, #16]
 8003424:	431a      	orrs	r2, r3
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	695b      	ldr	r3, [r3, #20]
 800342a:	431a      	orrs	r2, r3
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	69db      	ldr	r3, [r3, #28]
 8003430:	4313      	orrs	r3, r2
 8003432:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	4ba4      	ldr	r3, [pc, #656]	; (80036cc <UART_SetConfig+0x2c0>)
 800343c:	4013      	ands	r3, r2
 800343e:	68fa      	ldr	r2, [r7, #12]
 8003440:	6812      	ldr	r2, [r2, #0]
 8003442:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003444:	430b      	orrs	r3, r1
 8003446:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	68da      	ldr	r2, [r3, #12]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	430a      	orrs	r2, r1
 800345c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	699b      	ldr	r3, [r3, #24]
 8003462:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a99      	ldr	r2, [pc, #612]	; (80036d0 <UART_SetConfig+0x2c4>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d004      	beq.n	8003478 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	6a1b      	ldr	r3, [r3, #32]
 8003472:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003474:	4313      	orrs	r3, r2
 8003476:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003488:	430a      	orrs	r2, r1
 800348a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a90      	ldr	r2, [pc, #576]	; (80036d4 <UART_SetConfig+0x2c8>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d126      	bne.n	80034e4 <UART_SetConfig+0xd8>
 8003496:	4b90      	ldr	r3, [pc, #576]	; (80036d8 <UART_SetConfig+0x2cc>)
 8003498:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800349c:	f003 0303 	and.w	r3, r3, #3
 80034a0:	2b03      	cmp	r3, #3
 80034a2:	d81b      	bhi.n	80034dc <UART_SetConfig+0xd0>
 80034a4:	a201      	add	r2, pc, #4	; (adr r2, 80034ac <UART_SetConfig+0xa0>)
 80034a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034aa:	bf00      	nop
 80034ac:	080034bd 	.word	0x080034bd
 80034b0:	080034cd 	.word	0x080034cd
 80034b4:	080034c5 	.word	0x080034c5
 80034b8:	080034d5 	.word	0x080034d5
 80034bc:	2301      	movs	r3, #1
 80034be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80034c2:	e116      	b.n	80036f2 <UART_SetConfig+0x2e6>
 80034c4:	2302      	movs	r3, #2
 80034c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80034ca:	e112      	b.n	80036f2 <UART_SetConfig+0x2e6>
 80034cc:	2304      	movs	r3, #4
 80034ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80034d2:	e10e      	b.n	80036f2 <UART_SetConfig+0x2e6>
 80034d4:	2308      	movs	r3, #8
 80034d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80034da:	e10a      	b.n	80036f2 <UART_SetConfig+0x2e6>
 80034dc:	2310      	movs	r3, #16
 80034de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80034e2:	e106      	b.n	80036f2 <UART_SetConfig+0x2e6>
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a7c      	ldr	r2, [pc, #496]	; (80036dc <UART_SetConfig+0x2d0>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d138      	bne.n	8003560 <UART_SetConfig+0x154>
 80034ee:	4b7a      	ldr	r3, [pc, #488]	; (80036d8 <UART_SetConfig+0x2cc>)
 80034f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034f4:	f003 030c 	and.w	r3, r3, #12
 80034f8:	2b0c      	cmp	r3, #12
 80034fa:	d82d      	bhi.n	8003558 <UART_SetConfig+0x14c>
 80034fc:	a201      	add	r2, pc, #4	; (adr r2, 8003504 <UART_SetConfig+0xf8>)
 80034fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003502:	bf00      	nop
 8003504:	08003539 	.word	0x08003539
 8003508:	08003559 	.word	0x08003559
 800350c:	08003559 	.word	0x08003559
 8003510:	08003559 	.word	0x08003559
 8003514:	08003549 	.word	0x08003549
 8003518:	08003559 	.word	0x08003559
 800351c:	08003559 	.word	0x08003559
 8003520:	08003559 	.word	0x08003559
 8003524:	08003541 	.word	0x08003541
 8003528:	08003559 	.word	0x08003559
 800352c:	08003559 	.word	0x08003559
 8003530:	08003559 	.word	0x08003559
 8003534:	08003551 	.word	0x08003551
 8003538:	2300      	movs	r3, #0
 800353a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800353e:	e0d8      	b.n	80036f2 <UART_SetConfig+0x2e6>
 8003540:	2302      	movs	r3, #2
 8003542:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003546:	e0d4      	b.n	80036f2 <UART_SetConfig+0x2e6>
 8003548:	2304      	movs	r3, #4
 800354a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800354e:	e0d0      	b.n	80036f2 <UART_SetConfig+0x2e6>
 8003550:	2308      	movs	r3, #8
 8003552:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003556:	e0cc      	b.n	80036f2 <UART_SetConfig+0x2e6>
 8003558:	2310      	movs	r3, #16
 800355a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800355e:	e0c8      	b.n	80036f2 <UART_SetConfig+0x2e6>
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a5e      	ldr	r2, [pc, #376]	; (80036e0 <UART_SetConfig+0x2d4>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d125      	bne.n	80035b6 <UART_SetConfig+0x1aa>
 800356a:	4b5b      	ldr	r3, [pc, #364]	; (80036d8 <UART_SetConfig+0x2cc>)
 800356c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003570:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003574:	2b30      	cmp	r3, #48	; 0x30
 8003576:	d016      	beq.n	80035a6 <UART_SetConfig+0x19a>
 8003578:	2b30      	cmp	r3, #48	; 0x30
 800357a:	d818      	bhi.n	80035ae <UART_SetConfig+0x1a2>
 800357c:	2b20      	cmp	r3, #32
 800357e:	d00a      	beq.n	8003596 <UART_SetConfig+0x18a>
 8003580:	2b20      	cmp	r3, #32
 8003582:	d814      	bhi.n	80035ae <UART_SetConfig+0x1a2>
 8003584:	2b00      	cmp	r3, #0
 8003586:	d002      	beq.n	800358e <UART_SetConfig+0x182>
 8003588:	2b10      	cmp	r3, #16
 800358a:	d008      	beq.n	800359e <UART_SetConfig+0x192>
 800358c:	e00f      	b.n	80035ae <UART_SetConfig+0x1a2>
 800358e:	2300      	movs	r3, #0
 8003590:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003594:	e0ad      	b.n	80036f2 <UART_SetConfig+0x2e6>
 8003596:	2302      	movs	r3, #2
 8003598:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800359c:	e0a9      	b.n	80036f2 <UART_SetConfig+0x2e6>
 800359e:	2304      	movs	r3, #4
 80035a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035a4:	e0a5      	b.n	80036f2 <UART_SetConfig+0x2e6>
 80035a6:	2308      	movs	r3, #8
 80035a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035ac:	e0a1      	b.n	80036f2 <UART_SetConfig+0x2e6>
 80035ae:	2310      	movs	r3, #16
 80035b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035b4:	e09d      	b.n	80036f2 <UART_SetConfig+0x2e6>
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a4a      	ldr	r2, [pc, #296]	; (80036e4 <UART_SetConfig+0x2d8>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d125      	bne.n	800360c <UART_SetConfig+0x200>
 80035c0:	4b45      	ldr	r3, [pc, #276]	; (80036d8 <UART_SetConfig+0x2cc>)
 80035c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035c6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80035ca:	2bc0      	cmp	r3, #192	; 0xc0
 80035cc:	d016      	beq.n	80035fc <UART_SetConfig+0x1f0>
 80035ce:	2bc0      	cmp	r3, #192	; 0xc0
 80035d0:	d818      	bhi.n	8003604 <UART_SetConfig+0x1f8>
 80035d2:	2b80      	cmp	r3, #128	; 0x80
 80035d4:	d00a      	beq.n	80035ec <UART_SetConfig+0x1e0>
 80035d6:	2b80      	cmp	r3, #128	; 0x80
 80035d8:	d814      	bhi.n	8003604 <UART_SetConfig+0x1f8>
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d002      	beq.n	80035e4 <UART_SetConfig+0x1d8>
 80035de:	2b40      	cmp	r3, #64	; 0x40
 80035e0:	d008      	beq.n	80035f4 <UART_SetConfig+0x1e8>
 80035e2:	e00f      	b.n	8003604 <UART_SetConfig+0x1f8>
 80035e4:	2300      	movs	r3, #0
 80035e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035ea:	e082      	b.n	80036f2 <UART_SetConfig+0x2e6>
 80035ec:	2302      	movs	r3, #2
 80035ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035f2:	e07e      	b.n	80036f2 <UART_SetConfig+0x2e6>
 80035f4:	2304      	movs	r3, #4
 80035f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035fa:	e07a      	b.n	80036f2 <UART_SetConfig+0x2e6>
 80035fc:	2308      	movs	r3, #8
 80035fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003602:	e076      	b.n	80036f2 <UART_SetConfig+0x2e6>
 8003604:	2310      	movs	r3, #16
 8003606:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800360a:	e072      	b.n	80036f2 <UART_SetConfig+0x2e6>
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a35      	ldr	r2, [pc, #212]	; (80036e8 <UART_SetConfig+0x2dc>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d12a      	bne.n	800366c <UART_SetConfig+0x260>
 8003616:	4b30      	ldr	r3, [pc, #192]	; (80036d8 <UART_SetConfig+0x2cc>)
 8003618:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800361c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003620:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003624:	d01a      	beq.n	800365c <UART_SetConfig+0x250>
 8003626:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800362a:	d81b      	bhi.n	8003664 <UART_SetConfig+0x258>
 800362c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003630:	d00c      	beq.n	800364c <UART_SetConfig+0x240>
 8003632:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003636:	d815      	bhi.n	8003664 <UART_SetConfig+0x258>
 8003638:	2b00      	cmp	r3, #0
 800363a:	d003      	beq.n	8003644 <UART_SetConfig+0x238>
 800363c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003640:	d008      	beq.n	8003654 <UART_SetConfig+0x248>
 8003642:	e00f      	b.n	8003664 <UART_SetConfig+0x258>
 8003644:	2300      	movs	r3, #0
 8003646:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800364a:	e052      	b.n	80036f2 <UART_SetConfig+0x2e6>
 800364c:	2302      	movs	r3, #2
 800364e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003652:	e04e      	b.n	80036f2 <UART_SetConfig+0x2e6>
 8003654:	2304      	movs	r3, #4
 8003656:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800365a:	e04a      	b.n	80036f2 <UART_SetConfig+0x2e6>
 800365c:	2308      	movs	r3, #8
 800365e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003662:	e046      	b.n	80036f2 <UART_SetConfig+0x2e6>
 8003664:	2310      	movs	r3, #16
 8003666:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800366a:	e042      	b.n	80036f2 <UART_SetConfig+0x2e6>
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a17      	ldr	r2, [pc, #92]	; (80036d0 <UART_SetConfig+0x2c4>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d13a      	bne.n	80036ec <UART_SetConfig+0x2e0>
 8003676:	4b18      	ldr	r3, [pc, #96]	; (80036d8 <UART_SetConfig+0x2cc>)
 8003678:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800367c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003680:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003684:	d01a      	beq.n	80036bc <UART_SetConfig+0x2b0>
 8003686:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800368a:	d81b      	bhi.n	80036c4 <UART_SetConfig+0x2b8>
 800368c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003690:	d00c      	beq.n	80036ac <UART_SetConfig+0x2a0>
 8003692:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003696:	d815      	bhi.n	80036c4 <UART_SetConfig+0x2b8>
 8003698:	2b00      	cmp	r3, #0
 800369a:	d003      	beq.n	80036a4 <UART_SetConfig+0x298>
 800369c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036a0:	d008      	beq.n	80036b4 <UART_SetConfig+0x2a8>
 80036a2:	e00f      	b.n	80036c4 <UART_SetConfig+0x2b8>
 80036a4:	2300      	movs	r3, #0
 80036a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036aa:	e022      	b.n	80036f2 <UART_SetConfig+0x2e6>
 80036ac:	2302      	movs	r3, #2
 80036ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036b2:	e01e      	b.n	80036f2 <UART_SetConfig+0x2e6>
 80036b4:	2304      	movs	r3, #4
 80036b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036ba:	e01a      	b.n	80036f2 <UART_SetConfig+0x2e6>
 80036bc:	2308      	movs	r3, #8
 80036be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036c2:	e016      	b.n	80036f2 <UART_SetConfig+0x2e6>
 80036c4:	2310      	movs	r3, #16
 80036c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036ca:	e012      	b.n	80036f2 <UART_SetConfig+0x2e6>
 80036cc:	efff69f3 	.word	0xefff69f3
 80036d0:	40008000 	.word	0x40008000
 80036d4:	40013800 	.word	0x40013800
 80036d8:	40021000 	.word	0x40021000
 80036dc:	40004400 	.word	0x40004400
 80036e0:	40004800 	.word	0x40004800
 80036e4:	40004c00 	.word	0x40004c00
 80036e8:	40005000 	.word	0x40005000
 80036ec:	2310      	movs	r3, #16
 80036ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a9f      	ldr	r2, [pc, #636]	; (8003974 <UART_SetConfig+0x568>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d17a      	bne.n	80037f2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80036fc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003700:	2b08      	cmp	r3, #8
 8003702:	d824      	bhi.n	800374e <UART_SetConfig+0x342>
 8003704:	a201      	add	r2, pc, #4	; (adr r2, 800370c <UART_SetConfig+0x300>)
 8003706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800370a:	bf00      	nop
 800370c:	08003731 	.word	0x08003731
 8003710:	0800374f 	.word	0x0800374f
 8003714:	08003739 	.word	0x08003739
 8003718:	0800374f 	.word	0x0800374f
 800371c:	0800373f 	.word	0x0800373f
 8003720:	0800374f 	.word	0x0800374f
 8003724:	0800374f 	.word	0x0800374f
 8003728:	0800374f 	.word	0x0800374f
 800372c:	08003747 	.word	0x08003747
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003730:	f7fe fcf6 	bl	8002120 <HAL_RCC_GetPCLK1Freq>
 8003734:	61f8      	str	r0, [r7, #28]
        break;
 8003736:	e010      	b.n	800375a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003738:	4b8f      	ldr	r3, [pc, #572]	; (8003978 <UART_SetConfig+0x56c>)
 800373a:	61fb      	str	r3, [r7, #28]
        break;
 800373c:	e00d      	b.n	800375a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800373e:	f7fe fc57 	bl	8001ff0 <HAL_RCC_GetSysClockFreq>
 8003742:	61f8      	str	r0, [r7, #28]
        break;
 8003744:	e009      	b.n	800375a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003746:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800374a:	61fb      	str	r3, [r7, #28]
        break;
 800374c:	e005      	b.n	800375a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800374e:	2300      	movs	r3, #0
 8003750:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003758:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	2b00      	cmp	r3, #0
 800375e:	f000 80fb 	beq.w	8003958 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	685a      	ldr	r2, [r3, #4]
 8003766:	4613      	mov	r3, r2
 8003768:	005b      	lsls	r3, r3, #1
 800376a:	4413      	add	r3, r2
 800376c:	69fa      	ldr	r2, [r7, #28]
 800376e:	429a      	cmp	r2, r3
 8003770:	d305      	bcc.n	800377e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003778:	69fa      	ldr	r2, [r7, #28]
 800377a:	429a      	cmp	r2, r3
 800377c:	d903      	bls.n	8003786 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003784:	e0e8      	b.n	8003958 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	2200      	movs	r2, #0
 800378a:	461c      	mov	r4, r3
 800378c:	4615      	mov	r5, r2
 800378e:	f04f 0200 	mov.w	r2, #0
 8003792:	f04f 0300 	mov.w	r3, #0
 8003796:	022b      	lsls	r3, r5, #8
 8003798:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800379c:	0222      	lsls	r2, r4, #8
 800379e:	68f9      	ldr	r1, [r7, #12]
 80037a0:	6849      	ldr	r1, [r1, #4]
 80037a2:	0849      	lsrs	r1, r1, #1
 80037a4:	2000      	movs	r0, #0
 80037a6:	4688      	mov	r8, r1
 80037a8:	4681      	mov	r9, r0
 80037aa:	eb12 0a08 	adds.w	sl, r2, r8
 80037ae:	eb43 0b09 	adc.w	fp, r3, r9
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	603b      	str	r3, [r7, #0]
 80037ba:	607a      	str	r2, [r7, #4]
 80037bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80037c0:	4650      	mov	r0, sl
 80037c2:	4659      	mov	r1, fp
 80037c4:	f7fc fd54 	bl	8000270 <__aeabi_uldivmod>
 80037c8:	4602      	mov	r2, r0
 80037ca:	460b      	mov	r3, r1
 80037cc:	4613      	mov	r3, r2
 80037ce:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037d6:	d308      	bcc.n	80037ea <UART_SetConfig+0x3de>
 80037d8:	69bb      	ldr	r3, [r7, #24]
 80037da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80037de:	d204      	bcs.n	80037ea <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	69ba      	ldr	r2, [r7, #24]
 80037e6:	60da      	str	r2, [r3, #12]
 80037e8:	e0b6      	b.n	8003958 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80037f0:	e0b2      	b.n	8003958 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	69db      	ldr	r3, [r3, #28]
 80037f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037fa:	d15e      	bne.n	80038ba <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80037fc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003800:	2b08      	cmp	r3, #8
 8003802:	d828      	bhi.n	8003856 <UART_SetConfig+0x44a>
 8003804:	a201      	add	r2, pc, #4	; (adr r2, 800380c <UART_SetConfig+0x400>)
 8003806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800380a:	bf00      	nop
 800380c:	08003831 	.word	0x08003831
 8003810:	08003839 	.word	0x08003839
 8003814:	08003841 	.word	0x08003841
 8003818:	08003857 	.word	0x08003857
 800381c:	08003847 	.word	0x08003847
 8003820:	08003857 	.word	0x08003857
 8003824:	08003857 	.word	0x08003857
 8003828:	08003857 	.word	0x08003857
 800382c:	0800384f 	.word	0x0800384f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003830:	f7fe fc76 	bl	8002120 <HAL_RCC_GetPCLK1Freq>
 8003834:	61f8      	str	r0, [r7, #28]
        break;
 8003836:	e014      	b.n	8003862 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003838:	f7fe fc88 	bl	800214c <HAL_RCC_GetPCLK2Freq>
 800383c:	61f8      	str	r0, [r7, #28]
        break;
 800383e:	e010      	b.n	8003862 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003840:	4b4d      	ldr	r3, [pc, #308]	; (8003978 <UART_SetConfig+0x56c>)
 8003842:	61fb      	str	r3, [r7, #28]
        break;
 8003844:	e00d      	b.n	8003862 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003846:	f7fe fbd3 	bl	8001ff0 <HAL_RCC_GetSysClockFreq>
 800384a:	61f8      	str	r0, [r7, #28]
        break;
 800384c:	e009      	b.n	8003862 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800384e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003852:	61fb      	str	r3, [r7, #28]
        break;
 8003854:	e005      	b.n	8003862 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003856:	2300      	movs	r3, #0
 8003858:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003860:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003862:	69fb      	ldr	r3, [r7, #28]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d077      	beq.n	8003958 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	005a      	lsls	r2, r3, #1
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	085b      	lsrs	r3, r3, #1
 8003872:	441a      	add	r2, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	fbb2 f3f3 	udiv	r3, r2, r3
 800387c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800387e:	69bb      	ldr	r3, [r7, #24]
 8003880:	2b0f      	cmp	r3, #15
 8003882:	d916      	bls.n	80038b2 <UART_SetConfig+0x4a6>
 8003884:	69bb      	ldr	r3, [r7, #24]
 8003886:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800388a:	d212      	bcs.n	80038b2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800388c:	69bb      	ldr	r3, [r7, #24]
 800388e:	b29b      	uxth	r3, r3
 8003890:	f023 030f 	bic.w	r3, r3, #15
 8003894:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003896:	69bb      	ldr	r3, [r7, #24]
 8003898:	085b      	lsrs	r3, r3, #1
 800389a:	b29b      	uxth	r3, r3
 800389c:	f003 0307 	and.w	r3, r3, #7
 80038a0:	b29a      	uxth	r2, r3
 80038a2:	8afb      	ldrh	r3, [r7, #22]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	8afa      	ldrh	r2, [r7, #22]
 80038ae:	60da      	str	r2, [r3, #12]
 80038b0:	e052      	b.n	8003958 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80038b8:	e04e      	b.n	8003958 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80038ba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80038be:	2b08      	cmp	r3, #8
 80038c0:	d827      	bhi.n	8003912 <UART_SetConfig+0x506>
 80038c2:	a201      	add	r2, pc, #4	; (adr r2, 80038c8 <UART_SetConfig+0x4bc>)
 80038c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038c8:	080038ed 	.word	0x080038ed
 80038cc:	080038f5 	.word	0x080038f5
 80038d0:	080038fd 	.word	0x080038fd
 80038d4:	08003913 	.word	0x08003913
 80038d8:	08003903 	.word	0x08003903
 80038dc:	08003913 	.word	0x08003913
 80038e0:	08003913 	.word	0x08003913
 80038e4:	08003913 	.word	0x08003913
 80038e8:	0800390b 	.word	0x0800390b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038ec:	f7fe fc18 	bl	8002120 <HAL_RCC_GetPCLK1Freq>
 80038f0:	61f8      	str	r0, [r7, #28]
        break;
 80038f2:	e014      	b.n	800391e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80038f4:	f7fe fc2a 	bl	800214c <HAL_RCC_GetPCLK2Freq>
 80038f8:	61f8      	str	r0, [r7, #28]
        break;
 80038fa:	e010      	b.n	800391e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80038fc:	4b1e      	ldr	r3, [pc, #120]	; (8003978 <UART_SetConfig+0x56c>)
 80038fe:	61fb      	str	r3, [r7, #28]
        break;
 8003900:	e00d      	b.n	800391e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003902:	f7fe fb75 	bl	8001ff0 <HAL_RCC_GetSysClockFreq>
 8003906:	61f8      	str	r0, [r7, #28]
        break;
 8003908:	e009      	b.n	800391e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800390a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800390e:	61fb      	str	r3, [r7, #28]
        break;
 8003910:	e005      	b.n	800391e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003912:	2300      	movs	r3, #0
 8003914:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800391c:	bf00      	nop
    }

    if (pclk != 0U)
 800391e:	69fb      	ldr	r3, [r7, #28]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d019      	beq.n	8003958 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	085a      	lsrs	r2, r3, #1
 800392a:	69fb      	ldr	r3, [r7, #28]
 800392c:	441a      	add	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	fbb2 f3f3 	udiv	r3, r2, r3
 8003936:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003938:	69bb      	ldr	r3, [r7, #24]
 800393a:	2b0f      	cmp	r3, #15
 800393c:	d909      	bls.n	8003952 <UART_SetConfig+0x546>
 800393e:	69bb      	ldr	r3, [r7, #24]
 8003940:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003944:	d205      	bcs.n	8003952 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	b29a      	uxth	r2, r3
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	60da      	str	r2, [r3, #12]
 8003950:	e002      	b.n	8003958 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2200      	movs	r2, #0
 800395c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2200      	movs	r2, #0
 8003962:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003964:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8003968:	4618      	mov	r0, r3
 800396a:	3728      	adds	r7, #40	; 0x28
 800396c:	46bd      	mov	sp, r7
 800396e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003972:	bf00      	nop
 8003974:	40008000 	.word	0x40008000
 8003978:	00f42400 	.word	0x00f42400

0800397c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800397c:	b480      	push	{r7}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003988:	f003 0308 	and.w	r3, r3, #8
 800398c:	2b00      	cmp	r3, #0
 800398e:	d00a      	beq.n	80039a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	430a      	orrs	r2, r1
 80039a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039aa:	f003 0301 	and.w	r3, r3, #1
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d00a      	beq.n	80039c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	430a      	orrs	r2, r1
 80039c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039cc:	f003 0302 	and.w	r3, r3, #2
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d00a      	beq.n	80039ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	430a      	orrs	r2, r1
 80039e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ee:	f003 0304 	and.w	r3, r3, #4
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d00a      	beq.n	8003a0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	430a      	orrs	r2, r1
 8003a0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a10:	f003 0310 	and.w	r3, r3, #16
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d00a      	beq.n	8003a2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a32:	f003 0320 	and.w	r3, r3, #32
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d00a      	beq.n	8003a50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	430a      	orrs	r2, r1
 8003a4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d01a      	beq.n	8003a92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	430a      	orrs	r2, r1
 8003a70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a7a:	d10a      	bne.n	8003a92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	430a      	orrs	r2, r1
 8003a90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00a      	beq.n	8003ab4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	430a      	orrs	r2, r1
 8003ab2:	605a      	str	r2, [r3, #4]
  }
}
 8003ab4:	bf00      	nop
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr

08003ac0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b098      	sub	sp, #96	; 0x60
 8003ac4:	af02      	add	r7, sp, #8
 8003ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2200      	movs	r2, #0
 8003acc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003ad0:	f7fd f9f0 	bl	8000eb4 <HAL_GetTick>
 8003ad4:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0308 	and.w	r3, r3, #8
 8003ae0:	2b08      	cmp	r3, #8
 8003ae2:	d12e      	bne.n	8003b42 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ae4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ae8:	9300      	str	r3, [sp, #0]
 8003aea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003aec:	2200      	movs	r2, #0
 8003aee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f000 f88c 	bl	8003c10 <UART_WaitOnFlagUntilTimeout>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d021      	beq.n	8003b42 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b06:	e853 3f00 	ldrex	r3, [r3]
 8003b0a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003b0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b12:	653b      	str	r3, [r7, #80]	; 0x50
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	461a      	mov	r2, r3
 8003b1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003b1c:	647b      	str	r3, [r7, #68]	; 0x44
 8003b1e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b20:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003b22:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003b24:	e841 2300 	strex	r3, r2, [r1]
 8003b28:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003b2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d1e6      	bne.n	8003afe <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2220      	movs	r2, #32
 8003b34:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	e062      	b.n	8003c08 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0304 	and.w	r3, r3, #4
 8003b4c:	2b04      	cmp	r3, #4
 8003b4e:	d149      	bne.n	8003be4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b50:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003b54:	9300      	str	r3, [sp, #0]
 8003b56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	f000 f856 	bl	8003c10 <UART_WaitOnFlagUntilTimeout>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d03c      	beq.n	8003be4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b72:	e853 3f00 	ldrex	r3, [r3]
 8003b76:	623b      	str	r3, [r7, #32]
   return(result);
 8003b78:	6a3b      	ldr	r3, [r7, #32]
 8003b7a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003b7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	461a      	mov	r2, r3
 8003b86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b88:	633b      	str	r3, [r7, #48]	; 0x30
 8003b8a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b8c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003b8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b90:	e841 2300 	strex	r3, r2, [r1]
 8003b94:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003b96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d1e6      	bne.n	8003b6a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	3308      	adds	r3, #8
 8003ba2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	e853 3f00 	ldrex	r3, [r3]
 8003baa:	60fb      	str	r3, [r7, #12]
   return(result);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f023 0301 	bic.w	r3, r3, #1
 8003bb2:	64bb      	str	r3, [r7, #72]	; 0x48
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	3308      	adds	r3, #8
 8003bba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003bbc:	61fa      	str	r2, [r7, #28]
 8003bbe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bc0:	69b9      	ldr	r1, [r7, #24]
 8003bc2:	69fa      	ldr	r2, [r7, #28]
 8003bc4:	e841 2300 	strex	r3, r2, [r1]
 8003bc8:	617b      	str	r3, [r7, #20]
   return(result);
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d1e5      	bne.n	8003b9c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2220      	movs	r2, #32
 8003bd4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	e011      	b.n	8003c08 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2220      	movs	r2, #32
 8003be8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2220      	movs	r2, #32
 8003bee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003c06:	2300      	movs	r3, #0
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3758      	adds	r7, #88	; 0x58
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b084      	sub	sp, #16
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	60b9      	str	r1, [r7, #8]
 8003c1a:	603b      	str	r3, [r7, #0]
 8003c1c:	4613      	mov	r3, r2
 8003c1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c20:	e049      	b.n	8003cb6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c22:	69bb      	ldr	r3, [r7, #24]
 8003c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c28:	d045      	beq.n	8003cb6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c2a:	f7fd f943 	bl	8000eb4 <HAL_GetTick>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	69ba      	ldr	r2, [r7, #24]
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d302      	bcc.n	8003c40 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c3a:	69bb      	ldr	r3, [r7, #24]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d101      	bne.n	8003c44 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003c40:	2303      	movs	r3, #3
 8003c42:	e048      	b.n	8003cd6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 0304 	and.w	r3, r3, #4
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d031      	beq.n	8003cb6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	69db      	ldr	r3, [r3, #28]
 8003c58:	f003 0308 	and.w	r3, r3, #8
 8003c5c:	2b08      	cmp	r3, #8
 8003c5e:	d110      	bne.n	8003c82 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	2208      	movs	r2, #8
 8003c66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c68:	68f8      	ldr	r0, [r7, #12]
 8003c6a:	f000 f8ff 	bl	8003e6c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2208      	movs	r2, #8
 8003c72:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e029      	b.n	8003cd6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	69db      	ldr	r3, [r3, #28]
 8003c88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c90:	d111      	bne.n	8003cb6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003c9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c9c:	68f8      	ldr	r0, [r7, #12]
 8003c9e:	f000 f8e5 	bl	8003e6c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2220      	movs	r2, #32
 8003ca6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2200      	movs	r2, #0
 8003cae:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e00f      	b.n	8003cd6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	69da      	ldr	r2, [r3, #28]
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	68ba      	ldr	r2, [r7, #8]
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	bf0c      	ite	eq
 8003cc6:	2301      	moveq	r3, #1
 8003cc8:	2300      	movne	r3, #0
 8003cca:	b2db      	uxtb	r3, r3
 8003ccc:	461a      	mov	r2, r3
 8003cce:	79fb      	ldrb	r3, [r7, #7]
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d0a6      	beq.n	8003c22 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3710      	adds	r7, #16
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
	...

08003ce0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b097      	sub	sp, #92	; 0x5c
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	60b9      	str	r1, [r7, #8]
 8003cea:	4613      	mov	r3, r2
 8003cec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	68ba      	ldr	r2, [r7, #8]
 8003cf2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	88fa      	ldrh	r2, [r7, #6]
 8003cf8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	88fa      	ldrh	r2, [r7, #6]
 8003d00:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2200      	movs	r2, #0
 8003d08:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d12:	d10e      	bne.n	8003d32 <UART_Start_Receive_IT+0x52>
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	691b      	ldr	r3, [r3, #16]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d105      	bne.n	8003d28 <UART_Start_Receive_IT+0x48>
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003d22:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d26:	e02d      	b.n	8003d84 <UART_Start_Receive_IT+0xa4>
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	22ff      	movs	r2, #255	; 0xff
 8003d2c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d30:	e028      	b.n	8003d84 <UART_Start_Receive_IT+0xa4>
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d10d      	bne.n	8003d56 <UART_Start_Receive_IT+0x76>
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	691b      	ldr	r3, [r3, #16]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d104      	bne.n	8003d4c <UART_Start_Receive_IT+0x6c>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	22ff      	movs	r2, #255	; 0xff
 8003d46:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d4a:	e01b      	b.n	8003d84 <UART_Start_Receive_IT+0xa4>
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	227f      	movs	r2, #127	; 0x7f
 8003d50:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d54:	e016      	b.n	8003d84 <UART_Start_Receive_IT+0xa4>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d5e:	d10d      	bne.n	8003d7c <UART_Start_Receive_IT+0x9c>
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	691b      	ldr	r3, [r3, #16]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d104      	bne.n	8003d72 <UART_Start_Receive_IT+0x92>
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	227f      	movs	r2, #127	; 0x7f
 8003d6c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d70:	e008      	b.n	8003d84 <UART_Start_Receive_IT+0xa4>
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	223f      	movs	r2, #63	; 0x3f
 8003d76:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d7a:	e003      	b.n	8003d84 <UART_Start_Receive_IT+0xa4>
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2200      	movs	r2, #0
 8003d88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2222      	movs	r2, #34	; 0x22
 8003d90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	3308      	adds	r3, #8
 8003d9a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d9e:	e853 3f00 	ldrex	r3, [r3]
 8003da2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003da4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003da6:	f043 0301 	orr.w	r3, r3, #1
 8003daa:	657b      	str	r3, [r7, #84]	; 0x54
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	3308      	adds	r3, #8
 8003db2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003db4:	64ba      	str	r2, [r7, #72]	; 0x48
 8003db6:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003dba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003dbc:	e841 2300 	strex	r3, r2, [r1]
 8003dc0:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003dc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d1e5      	bne.n	8003d94 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dd0:	d107      	bne.n	8003de2 <UART_Start_Receive_IT+0x102>
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	691b      	ldr	r3, [r3, #16]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d103      	bne.n	8003de2 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	4a21      	ldr	r2, [pc, #132]	; (8003e64 <UART_Start_Receive_IT+0x184>)
 8003dde:	669a      	str	r2, [r3, #104]	; 0x68
 8003de0:	e002      	b.n	8003de8 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	4a20      	ldr	r2, [pc, #128]	; (8003e68 <UART_Start_Receive_IT+0x188>)
 8003de6:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	691b      	ldr	r3, [r3, #16]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d019      	beq.n	8003e24 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003df6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003df8:	e853 3f00 	ldrex	r3, [r3]
 8003dfc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e00:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8003e04:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e0e:	637b      	str	r3, [r7, #52]	; 0x34
 8003e10:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e12:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003e14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e16:	e841 2300 	strex	r3, r2, [r1]
 8003e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003e1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d1e6      	bne.n	8003df0 <UART_Start_Receive_IT+0x110>
 8003e22:	e018      	b.n	8003e56 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	e853 3f00 	ldrex	r3, [r3]
 8003e30:	613b      	str	r3, [r7, #16]
   return(result);
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	f043 0320 	orr.w	r3, r3, #32
 8003e38:	653b      	str	r3, [r7, #80]	; 0x50
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	461a      	mov	r2, r3
 8003e40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e42:	623b      	str	r3, [r7, #32]
 8003e44:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e46:	69f9      	ldr	r1, [r7, #28]
 8003e48:	6a3a      	ldr	r2, [r7, #32]
 8003e4a:	e841 2300 	strex	r3, r2, [r1]
 8003e4e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e50:	69bb      	ldr	r3, [r7, #24]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d1e6      	bne.n	8003e24 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8003e56:	2300      	movs	r3, #0
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	375c      	adds	r7, #92	; 0x5c
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr
 8003e64:	08004171 	.word	0x08004171
 8003e68:	08003fb5 	.word	0x08003fb5

08003e6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b095      	sub	sp, #84	; 0x54
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e7c:	e853 3f00 	ldrex	r3, [r3]
 8003e80:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e84:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003e88:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	461a      	mov	r2, r3
 8003e90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e92:	643b      	str	r3, [r7, #64]	; 0x40
 8003e94:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e96:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003e98:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003e9a:	e841 2300 	strex	r3, r2, [r1]
 8003e9e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003ea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d1e6      	bne.n	8003e74 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	3308      	adds	r3, #8
 8003eac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eae:	6a3b      	ldr	r3, [r7, #32]
 8003eb0:	e853 3f00 	ldrex	r3, [r3]
 8003eb4:	61fb      	str	r3, [r7, #28]
   return(result);
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	f023 0301 	bic.w	r3, r3, #1
 8003ebc:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	3308      	adds	r3, #8
 8003ec4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003ec6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003ec8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ecc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ece:	e841 2300 	strex	r3, r2, [r1]
 8003ed2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d1e5      	bne.n	8003ea6 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d118      	bne.n	8003f14 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	e853 3f00 	ldrex	r3, [r3]
 8003eee:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	f023 0310 	bic.w	r3, r3, #16
 8003ef6:	647b      	str	r3, [r7, #68]	; 0x44
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	461a      	mov	r2, r3
 8003efe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f00:	61bb      	str	r3, [r7, #24]
 8003f02:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f04:	6979      	ldr	r1, [r7, #20]
 8003f06:	69ba      	ldr	r2, [r7, #24]
 8003f08:	e841 2300 	strex	r3, r2, [r1]
 8003f0c:	613b      	str	r3, [r7, #16]
   return(result);
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d1e6      	bne.n	8003ee2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2220      	movs	r2, #32
 8003f18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003f28:	bf00      	nop
 8003f2a:	3754      	adds	r7, #84	; 0x54
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f32:	4770      	bx	lr

08003f34 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f40:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003f52:	68f8      	ldr	r0, [r7, #12]
 8003f54:	f7ff fa44 	bl	80033e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f58:	bf00      	nop
 8003f5a:	3710      	adds	r7, #16
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}

08003f60 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b088      	sub	sp, #32
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	e853 3f00 	ldrex	r3, [r3]
 8003f74:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f7c:	61fb      	str	r3, [r7, #28]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	461a      	mov	r2, r3
 8003f84:	69fb      	ldr	r3, [r7, #28]
 8003f86:	61bb      	str	r3, [r7, #24]
 8003f88:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f8a:	6979      	ldr	r1, [r7, #20]
 8003f8c:	69ba      	ldr	r2, [r7, #24]
 8003f8e:	e841 2300 	strex	r3, r2, [r1]
 8003f92:	613b      	str	r3, [r7, #16]
   return(result);
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d1e6      	bne.n	8003f68 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2220      	movs	r2, #32
 8003f9e:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f7ff fa10 	bl	80033cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003fac:	bf00      	nop
 8003fae:	3720      	adds	r7, #32
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}

08003fb4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b09c      	sub	sp, #112	; 0x70
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003fc2:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003fcc:	2b22      	cmp	r3, #34	; 0x22
 8003fce:	f040 80be 	bne.w	800414e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003fd8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003fdc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8003fe0:	b2d9      	uxtb	r1, r3
 8003fe2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8003fe6:	b2da      	uxtb	r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fec:	400a      	ands	r2, r1
 8003fee:	b2d2      	uxtb	r2, r2
 8003ff0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ff6:	1c5a      	adds	r2, r3, #1
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004002:	b29b      	uxth	r3, r3
 8004004:	3b01      	subs	r3, #1
 8004006:	b29a      	uxth	r2, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004014:	b29b      	uxth	r3, r3
 8004016:	2b00      	cmp	r3, #0
 8004018:	f040 80a3 	bne.w	8004162 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004022:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004024:	e853 3f00 	ldrex	r3, [r3]
 8004028:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800402a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800402c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004030:	66bb      	str	r3, [r7, #104]	; 0x68
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	461a      	mov	r2, r3
 8004038:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800403a:	65bb      	str	r3, [r7, #88]	; 0x58
 800403c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800403e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004040:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004042:	e841 2300 	strex	r3, r2, [r1]
 8004046:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004048:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800404a:	2b00      	cmp	r3, #0
 800404c:	d1e6      	bne.n	800401c <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	3308      	adds	r3, #8
 8004054:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004058:	e853 3f00 	ldrex	r3, [r3]
 800405c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800405e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004060:	f023 0301 	bic.w	r3, r3, #1
 8004064:	667b      	str	r3, [r7, #100]	; 0x64
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	3308      	adds	r3, #8
 800406c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800406e:	647a      	str	r2, [r7, #68]	; 0x44
 8004070:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004072:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004074:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004076:	e841 2300 	strex	r3, r2, [r1]
 800407a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800407c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1e5      	bne.n	800404e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2220      	movs	r2, #32
 8004086:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a34      	ldr	r2, [pc, #208]	; (800416c <UART_RxISR_8BIT+0x1b8>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d01f      	beq.n	80040e0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d018      	beq.n	80040e0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040b6:	e853 3f00 	ldrex	r3, [r3]
 80040ba:	623b      	str	r3, [r7, #32]
   return(result);
 80040bc:	6a3b      	ldr	r3, [r7, #32]
 80040be:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80040c2:	663b      	str	r3, [r7, #96]	; 0x60
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	461a      	mov	r2, r3
 80040ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80040cc:	633b      	str	r3, [r7, #48]	; 0x30
 80040ce:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040d0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80040d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040d4:	e841 2300 	strex	r3, r2, [r1]
 80040d8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80040da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d1e6      	bne.n	80040ae <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d12e      	bne.n	8004146 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	e853 3f00 	ldrex	r3, [r3]
 80040fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f023 0310 	bic.w	r3, r3, #16
 8004102:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	461a      	mov	r2, r3
 800410a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800410c:	61fb      	str	r3, [r7, #28]
 800410e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004110:	69b9      	ldr	r1, [r7, #24]
 8004112:	69fa      	ldr	r2, [r7, #28]
 8004114:	e841 2300 	strex	r3, r2, [r1]
 8004118:	617b      	str	r3, [r7, #20]
   return(result);
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d1e6      	bne.n	80040ee <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	69db      	ldr	r3, [r3, #28]
 8004126:	f003 0310 	and.w	r3, r3, #16
 800412a:	2b10      	cmp	r3, #16
 800412c:	d103      	bne.n	8004136 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	2210      	movs	r2, #16
 8004134:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800413c:	4619      	mov	r1, r3
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f7ff f958 	bl	80033f4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004144:	e00d      	b.n	8004162 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f7fc fbf6 	bl	8000938 <HAL_UART_RxCpltCallback>
}
 800414c:	e009      	b.n	8004162 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	8b1b      	ldrh	r3, [r3, #24]
 8004154:	b29a      	uxth	r2, r3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f042 0208 	orr.w	r2, r2, #8
 800415e:	b292      	uxth	r2, r2
 8004160:	831a      	strh	r2, [r3, #24]
}
 8004162:	bf00      	nop
 8004164:	3770      	adds	r7, #112	; 0x70
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
 800416a:	bf00      	nop
 800416c:	40008000 	.word	0x40008000

08004170 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b09c      	sub	sp, #112	; 0x70
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800417e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004188:	2b22      	cmp	r3, #34	; 0x22
 800418a:	f040 80be 	bne.w	800430a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004194:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800419c:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800419e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80041a2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80041a6:	4013      	ands	r3, r2
 80041a8:	b29a      	uxth	r2, r3
 80041aa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80041ac:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041b2:	1c9a      	adds	r2, r3, #2
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80041be:	b29b      	uxth	r3, r3
 80041c0:	3b01      	subs	r3, #1
 80041c2:	b29a      	uxth	r2, r3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	f040 80a3 	bne.w	800431e <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041e0:	e853 3f00 	ldrex	r3, [r3]
 80041e4:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80041e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041e8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80041ec:	667b      	str	r3, [r7, #100]	; 0x64
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	461a      	mov	r2, r3
 80041f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80041f6:	657b      	str	r3, [r7, #84]	; 0x54
 80041f8:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041fa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80041fc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80041fe:	e841 2300 	strex	r3, r2, [r1]
 8004202:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004204:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004206:	2b00      	cmp	r3, #0
 8004208:	d1e6      	bne.n	80041d8 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	3308      	adds	r3, #8
 8004210:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004212:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004214:	e853 3f00 	ldrex	r3, [r3]
 8004218:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800421a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800421c:	f023 0301 	bic.w	r3, r3, #1
 8004220:	663b      	str	r3, [r7, #96]	; 0x60
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	3308      	adds	r3, #8
 8004228:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800422a:	643a      	str	r2, [r7, #64]	; 0x40
 800422c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004230:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004232:	e841 2300 	strex	r3, r2, [r1]
 8004236:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004238:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800423a:	2b00      	cmp	r3, #0
 800423c:	d1e5      	bne.n	800420a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2220      	movs	r2, #32
 8004242:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2200      	movs	r2, #0
 8004250:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a34      	ldr	r2, [pc, #208]	; (8004328 <UART_RxISR_16BIT+0x1b8>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d01f      	beq.n	800429c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004266:	2b00      	cmp	r3, #0
 8004268:	d018      	beq.n	800429c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004270:	6a3b      	ldr	r3, [r7, #32]
 8004272:	e853 3f00 	ldrex	r3, [r3]
 8004276:	61fb      	str	r3, [r7, #28]
   return(result);
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800427e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	461a      	mov	r2, r3
 8004286:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004288:	62fb      	str	r3, [r7, #44]	; 0x2c
 800428a:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800428c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800428e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004290:	e841 2300 	strex	r3, r2, [r1]
 8004294:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004298:	2b00      	cmp	r3, #0
 800429a:	d1e6      	bne.n	800426a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d12e      	bne.n	8004302 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	e853 3f00 	ldrex	r3, [r3]
 80042b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	f023 0310 	bic.w	r3, r3, #16
 80042be:	65bb      	str	r3, [r7, #88]	; 0x58
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	461a      	mov	r2, r3
 80042c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80042c8:	61bb      	str	r3, [r7, #24]
 80042ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042cc:	6979      	ldr	r1, [r7, #20]
 80042ce:	69ba      	ldr	r2, [r7, #24]
 80042d0:	e841 2300 	strex	r3, r2, [r1]
 80042d4:	613b      	str	r3, [r7, #16]
   return(result);
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d1e6      	bne.n	80042aa <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	69db      	ldr	r3, [r3, #28]
 80042e2:	f003 0310 	and.w	r3, r3, #16
 80042e6:	2b10      	cmp	r3, #16
 80042e8:	d103      	bne.n	80042f2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2210      	movs	r2, #16
 80042f0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80042f8:	4619      	mov	r1, r3
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f7ff f87a 	bl	80033f4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004300:	e00d      	b.n	800431e <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f7fc fb18 	bl	8000938 <HAL_UART_RxCpltCallback>
}
 8004308:	e009      	b.n	800431e <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	8b1b      	ldrh	r3, [r3, #24]
 8004310:	b29a      	uxth	r2, r3
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f042 0208 	orr.w	r2, r2, #8
 800431a:	b292      	uxth	r2, r2
 800431c:	831a      	strh	r2, [r3, #24]
}
 800431e:	bf00      	nop
 8004320:	3770      	adds	r7, #112	; 0x70
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
 8004326:	bf00      	nop
 8004328:	40008000 	.word	0x40008000

0800432c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800432c:	b480      	push	{r7}
 800432e:	b083      	sub	sp, #12
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004334:	bf00      	nop
 8004336:	370c      	adds	r7, #12
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr

08004340 <_strtol_l.constprop.0>:
 8004340:	2b01      	cmp	r3, #1
 8004342:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004346:	d001      	beq.n	800434c <_strtol_l.constprop.0+0xc>
 8004348:	2b24      	cmp	r3, #36	; 0x24
 800434a:	d906      	bls.n	800435a <_strtol_l.constprop.0+0x1a>
 800434c:	f000 fae8 	bl	8004920 <__errno>
 8004350:	2316      	movs	r3, #22
 8004352:	6003      	str	r3, [r0, #0]
 8004354:	2000      	movs	r0, #0
 8004356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800435a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8004440 <_strtol_l.constprop.0+0x100>
 800435e:	460d      	mov	r5, r1
 8004360:	462e      	mov	r6, r5
 8004362:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004366:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800436a:	f017 0708 	ands.w	r7, r7, #8
 800436e:	d1f7      	bne.n	8004360 <_strtol_l.constprop.0+0x20>
 8004370:	2c2d      	cmp	r4, #45	; 0x2d
 8004372:	d132      	bne.n	80043da <_strtol_l.constprop.0+0x9a>
 8004374:	782c      	ldrb	r4, [r5, #0]
 8004376:	2701      	movs	r7, #1
 8004378:	1cb5      	adds	r5, r6, #2
 800437a:	2b00      	cmp	r3, #0
 800437c:	d05b      	beq.n	8004436 <_strtol_l.constprop.0+0xf6>
 800437e:	2b10      	cmp	r3, #16
 8004380:	d109      	bne.n	8004396 <_strtol_l.constprop.0+0x56>
 8004382:	2c30      	cmp	r4, #48	; 0x30
 8004384:	d107      	bne.n	8004396 <_strtol_l.constprop.0+0x56>
 8004386:	782c      	ldrb	r4, [r5, #0]
 8004388:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800438c:	2c58      	cmp	r4, #88	; 0x58
 800438e:	d14d      	bne.n	800442c <_strtol_l.constprop.0+0xec>
 8004390:	786c      	ldrb	r4, [r5, #1]
 8004392:	2310      	movs	r3, #16
 8004394:	3502      	adds	r5, #2
 8004396:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800439a:	f108 38ff 	add.w	r8, r8, #4294967295
 800439e:	f04f 0e00 	mov.w	lr, #0
 80043a2:	fbb8 f9f3 	udiv	r9, r8, r3
 80043a6:	4676      	mov	r6, lr
 80043a8:	fb03 8a19 	mls	sl, r3, r9, r8
 80043ac:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80043b0:	f1bc 0f09 	cmp.w	ip, #9
 80043b4:	d816      	bhi.n	80043e4 <_strtol_l.constprop.0+0xa4>
 80043b6:	4664      	mov	r4, ip
 80043b8:	42a3      	cmp	r3, r4
 80043ba:	dd24      	ble.n	8004406 <_strtol_l.constprop.0+0xc6>
 80043bc:	f1be 3fff 	cmp.w	lr, #4294967295
 80043c0:	d008      	beq.n	80043d4 <_strtol_l.constprop.0+0x94>
 80043c2:	45b1      	cmp	r9, r6
 80043c4:	d31c      	bcc.n	8004400 <_strtol_l.constprop.0+0xc0>
 80043c6:	d101      	bne.n	80043cc <_strtol_l.constprop.0+0x8c>
 80043c8:	45a2      	cmp	sl, r4
 80043ca:	db19      	blt.n	8004400 <_strtol_l.constprop.0+0xc0>
 80043cc:	fb06 4603 	mla	r6, r6, r3, r4
 80043d0:	f04f 0e01 	mov.w	lr, #1
 80043d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80043d8:	e7e8      	b.n	80043ac <_strtol_l.constprop.0+0x6c>
 80043da:	2c2b      	cmp	r4, #43	; 0x2b
 80043dc:	bf04      	itt	eq
 80043de:	782c      	ldrbeq	r4, [r5, #0]
 80043e0:	1cb5      	addeq	r5, r6, #2
 80043e2:	e7ca      	b.n	800437a <_strtol_l.constprop.0+0x3a>
 80043e4:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80043e8:	f1bc 0f19 	cmp.w	ip, #25
 80043ec:	d801      	bhi.n	80043f2 <_strtol_l.constprop.0+0xb2>
 80043ee:	3c37      	subs	r4, #55	; 0x37
 80043f0:	e7e2      	b.n	80043b8 <_strtol_l.constprop.0+0x78>
 80043f2:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80043f6:	f1bc 0f19 	cmp.w	ip, #25
 80043fa:	d804      	bhi.n	8004406 <_strtol_l.constprop.0+0xc6>
 80043fc:	3c57      	subs	r4, #87	; 0x57
 80043fe:	e7db      	b.n	80043b8 <_strtol_l.constprop.0+0x78>
 8004400:	f04f 3eff 	mov.w	lr, #4294967295
 8004404:	e7e6      	b.n	80043d4 <_strtol_l.constprop.0+0x94>
 8004406:	f1be 3fff 	cmp.w	lr, #4294967295
 800440a:	d105      	bne.n	8004418 <_strtol_l.constprop.0+0xd8>
 800440c:	2322      	movs	r3, #34	; 0x22
 800440e:	6003      	str	r3, [r0, #0]
 8004410:	4646      	mov	r6, r8
 8004412:	b942      	cbnz	r2, 8004426 <_strtol_l.constprop.0+0xe6>
 8004414:	4630      	mov	r0, r6
 8004416:	e79e      	b.n	8004356 <_strtol_l.constprop.0+0x16>
 8004418:	b107      	cbz	r7, 800441c <_strtol_l.constprop.0+0xdc>
 800441a:	4276      	negs	r6, r6
 800441c:	2a00      	cmp	r2, #0
 800441e:	d0f9      	beq.n	8004414 <_strtol_l.constprop.0+0xd4>
 8004420:	f1be 0f00 	cmp.w	lr, #0
 8004424:	d000      	beq.n	8004428 <_strtol_l.constprop.0+0xe8>
 8004426:	1e69      	subs	r1, r5, #1
 8004428:	6011      	str	r1, [r2, #0]
 800442a:	e7f3      	b.n	8004414 <_strtol_l.constprop.0+0xd4>
 800442c:	2430      	movs	r4, #48	; 0x30
 800442e:	2b00      	cmp	r3, #0
 8004430:	d1b1      	bne.n	8004396 <_strtol_l.constprop.0+0x56>
 8004432:	2308      	movs	r3, #8
 8004434:	e7af      	b.n	8004396 <_strtol_l.constprop.0+0x56>
 8004436:	2c30      	cmp	r4, #48	; 0x30
 8004438:	d0a5      	beq.n	8004386 <_strtol_l.constprop.0+0x46>
 800443a:	230a      	movs	r3, #10
 800443c:	e7ab      	b.n	8004396 <_strtol_l.constprop.0+0x56>
 800443e:	bf00      	nop
 8004440:	08005511 	.word	0x08005511

08004444 <strtol>:
 8004444:	4613      	mov	r3, r2
 8004446:	460a      	mov	r2, r1
 8004448:	4601      	mov	r1, r0
 800444a:	4802      	ldr	r0, [pc, #8]	; (8004454 <strtol+0x10>)
 800444c:	6800      	ldr	r0, [r0, #0]
 800444e:	f7ff bf77 	b.w	8004340 <_strtol_l.constprop.0>
 8004452:	bf00      	nop
 8004454:	20000064 	.word	0x20000064

08004458 <std>:
 8004458:	2300      	movs	r3, #0
 800445a:	b510      	push	{r4, lr}
 800445c:	4604      	mov	r4, r0
 800445e:	e9c0 3300 	strd	r3, r3, [r0]
 8004462:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004466:	6083      	str	r3, [r0, #8]
 8004468:	8181      	strh	r1, [r0, #12]
 800446a:	6643      	str	r3, [r0, #100]	; 0x64
 800446c:	81c2      	strh	r2, [r0, #14]
 800446e:	6183      	str	r3, [r0, #24]
 8004470:	4619      	mov	r1, r3
 8004472:	2208      	movs	r2, #8
 8004474:	305c      	adds	r0, #92	; 0x5c
 8004476:	f000 fa05 	bl	8004884 <memset>
 800447a:	4b0d      	ldr	r3, [pc, #52]	; (80044b0 <std+0x58>)
 800447c:	6263      	str	r3, [r4, #36]	; 0x24
 800447e:	4b0d      	ldr	r3, [pc, #52]	; (80044b4 <std+0x5c>)
 8004480:	62a3      	str	r3, [r4, #40]	; 0x28
 8004482:	4b0d      	ldr	r3, [pc, #52]	; (80044b8 <std+0x60>)
 8004484:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004486:	4b0d      	ldr	r3, [pc, #52]	; (80044bc <std+0x64>)
 8004488:	6323      	str	r3, [r4, #48]	; 0x30
 800448a:	4b0d      	ldr	r3, [pc, #52]	; (80044c0 <std+0x68>)
 800448c:	6224      	str	r4, [r4, #32]
 800448e:	429c      	cmp	r4, r3
 8004490:	d006      	beq.n	80044a0 <std+0x48>
 8004492:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004496:	4294      	cmp	r4, r2
 8004498:	d002      	beq.n	80044a0 <std+0x48>
 800449a:	33d0      	adds	r3, #208	; 0xd0
 800449c:	429c      	cmp	r4, r3
 800449e:	d105      	bne.n	80044ac <std+0x54>
 80044a0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80044a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044a8:	f000 ba64 	b.w	8004974 <__retarget_lock_init_recursive>
 80044ac:	bd10      	pop	{r4, pc}
 80044ae:	bf00      	nop
 80044b0:	080046d5 	.word	0x080046d5
 80044b4:	080046f7 	.word	0x080046f7
 80044b8:	0800472f 	.word	0x0800472f
 80044bc:	08004753 	.word	0x08004753
 80044c0:	20000274 	.word	0x20000274

080044c4 <stdio_exit_handler>:
 80044c4:	4a02      	ldr	r2, [pc, #8]	; (80044d0 <stdio_exit_handler+0xc>)
 80044c6:	4903      	ldr	r1, [pc, #12]	; (80044d4 <stdio_exit_handler+0x10>)
 80044c8:	4803      	ldr	r0, [pc, #12]	; (80044d8 <stdio_exit_handler+0x14>)
 80044ca:	f000 b869 	b.w	80045a0 <_fwalk_sglue>
 80044ce:	bf00      	nop
 80044d0:	2000000c 	.word	0x2000000c
 80044d4:	08005249 	.word	0x08005249
 80044d8:	20000018 	.word	0x20000018

080044dc <cleanup_stdio>:
 80044dc:	6841      	ldr	r1, [r0, #4]
 80044de:	4b0c      	ldr	r3, [pc, #48]	; (8004510 <cleanup_stdio+0x34>)
 80044e0:	4299      	cmp	r1, r3
 80044e2:	b510      	push	{r4, lr}
 80044e4:	4604      	mov	r4, r0
 80044e6:	d001      	beq.n	80044ec <cleanup_stdio+0x10>
 80044e8:	f000 feae 	bl	8005248 <_fflush_r>
 80044ec:	68a1      	ldr	r1, [r4, #8]
 80044ee:	4b09      	ldr	r3, [pc, #36]	; (8004514 <cleanup_stdio+0x38>)
 80044f0:	4299      	cmp	r1, r3
 80044f2:	d002      	beq.n	80044fa <cleanup_stdio+0x1e>
 80044f4:	4620      	mov	r0, r4
 80044f6:	f000 fea7 	bl	8005248 <_fflush_r>
 80044fa:	68e1      	ldr	r1, [r4, #12]
 80044fc:	4b06      	ldr	r3, [pc, #24]	; (8004518 <cleanup_stdio+0x3c>)
 80044fe:	4299      	cmp	r1, r3
 8004500:	d004      	beq.n	800450c <cleanup_stdio+0x30>
 8004502:	4620      	mov	r0, r4
 8004504:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004508:	f000 be9e 	b.w	8005248 <_fflush_r>
 800450c:	bd10      	pop	{r4, pc}
 800450e:	bf00      	nop
 8004510:	20000274 	.word	0x20000274
 8004514:	200002dc 	.word	0x200002dc
 8004518:	20000344 	.word	0x20000344

0800451c <global_stdio_init.part.0>:
 800451c:	b510      	push	{r4, lr}
 800451e:	4b0b      	ldr	r3, [pc, #44]	; (800454c <global_stdio_init.part.0+0x30>)
 8004520:	4c0b      	ldr	r4, [pc, #44]	; (8004550 <global_stdio_init.part.0+0x34>)
 8004522:	4a0c      	ldr	r2, [pc, #48]	; (8004554 <global_stdio_init.part.0+0x38>)
 8004524:	601a      	str	r2, [r3, #0]
 8004526:	4620      	mov	r0, r4
 8004528:	2200      	movs	r2, #0
 800452a:	2104      	movs	r1, #4
 800452c:	f7ff ff94 	bl	8004458 <std>
 8004530:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004534:	2201      	movs	r2, #1
 8004536:	2109      	movs	r1, #9
 8004538:	f7ff ff8e 	bl	8004458 <std>
 800453c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004540:	2202      	movs	r2, #2
 8004542:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004546:	2112      	movs	r1, #18
 8004548:	f7ff bf86 	b.w	8004458 <std>
 800454c:	200003ac 	.word	0x200003ac
 8004550:	20000274 	.word	0x20000274
 8004554:	080044c5 	.word	0x080044c5

08004558 <__sfp_lock_acquire>:
 8004558:	4801      	ldr	r0, [pc, #4]	; (8004560 <__sfp_lock_acquire+0x8>)
 800455a:	f000 ba0c 	b.w	8004976 <__retarget_lock_acquire_recursive>
 800455e:	bf00      	nop
 8004560:	200003b5 	.word	0x200003b5

08004564 <__sfp_lock_release>:
 8004564:	4801      	ldr	r0, [pc, #4]	; (800456c <__sfp_lock_release+0x8>)
 8004566:	f000 ba07 	b.w	8004978 <__retarget_lock_release_recursive>
 800456a:	bf00      	nop
 800456c:	200003b5 	.word	0x200003b5

08004570 <__sinit>:
 8004570:	b510      	push	{r4, lr}
 8004572:	4604      	mov	r4, r0
 8004574:	f7ff fff0 	bl	8004558 <__sfp_lock_acquire>
 8004578:	6a23      	ldr	r3, [r4, #32]
 800457a:	b11b      	cbz	r3, 8004584 <__sinit+0x14>
 800457c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004580:	f7ff bff0 	b.w	8004564 <__sfp_lock_release>
 8004584:	4b04      	ldr	r3, [pc, #16]	; (8004598 <__sinit+0x28>)
 8004586:	6223      	str	r3, [r4, #32]
 8004588:	4b04      	ldr	r3, [pc, #16]	; (800459c <__sinit+0x2c>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d1f5      	bne.n	800457c <__sinit+0xc>
 8004590:	f7ff ffc4 	bl	800451c <global_stdio_init.part.0>
 8004594:	e7f2      	b.n	800457c <__sinit+0xc>
 8004596:	bf00      	nop
 8004598:	080044dd 	.word	0x080044dd
 800459c:	200003ac 	.word	0x200003ac

080045a0 <_fwalk_sglue>:
 80045a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80045a4:	4607      	mov	r7, r0
 80045a6:	4688      	mov	r8, r1
 80045a8:	4614      	mov	r4, r2
 80045aa:	2600      	movs	r6, #0
 80045ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80045b0:	f1b9 0901 	subs.w	r9, r9, #1
 80045b4:	d505      	bpl.n	80045c2 <_fwalk_sglue+0x22>
 80045b6:	6824      	ldr	r4, [r4, #0]
 80045b8:	2c00      	cmp	r4, #0
 80045ba:	d1f7      	bne.n	80045ac <_fwalk_sglue+0xc>
 80045bc:	4630      	mov	r0, r6
 80045be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80045c2:	89ab      	ldrh	r3, [r5, #12]
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d907      	bls.n	80045d8 <_fwalk_sglue+0x38>
 80045c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80045cc:	3301      	adds	r3, #1
 80045ce:	d003      	beq.n	80045d8 <_fwalk_sglue+0x38>
 80045d0:	4629      	mov	r1, r5
 80045d2:	4638      	mov	r0, r7
 80045d4:	47c0      	blx	r8
 80045d6:	4306      	orrs	r6, r0
 80045d8:	3568      	adds	r5, #104	; 0x68
 80045da:	e7e9      	b.n	80045b0 <_fwalk_sglue+0x10>

080045dc <_puts_r>:
 80045dc:	6a03      	ldr	r3, [r0, #32]
 80045de:	b570      	push	{r4, r5, r6, lr}
 80045e0:	6884      	ldr	r4, [r0, #8]
 80045e2:	4605      	mov	r5, r0
 80045e4:	460e      	mov	r6, r1
 80045e6:	b90b      	cbnz	r3, 80045ec <_puts_r+0x10>
 80045e8:	f7ff ffc2 	bl	8004570 <__sinit>
 80045ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80045ee:	07db      	lsls	r3, r3, #31
 80045f0:	d405      	bmi.n	80045fe <_puts_r+0x22>
 80045f2:	89a3      	ldrh	r3, [r4, #12]
 80045f4:	0598      	lsls	r0, r3, #22
 80045f6:	d402      	bmi.n	80045fe <_puts_r+0x22>
 80045f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80045fa:	f000 f9bc 	bl	8004976 <__retarget_lock_acquire_recursive>
 80045fe:	89a3      	ldrh	r3, [r4, #12]
 8004600:	0719      	lsls	r1, r3, #28
 8004602:	d513      	bpl.n	800462c <_puts_r+0x50>
 8004604:	6923      	ldr	r3, [r4, #16]
 8004606:	b18b      	cbz	r3, 800462c <_puts_r+0x50>
 8004608:	3e01      	subs	r6, #1
 800460a:	68a3      	ldr	r3, [r4, #8]
 800460c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004610:	3b01      	subs	r3, #1
 8004612:	60a3      	str	r3, [r4, #8]
 8004614:	b9e9      	cbnz	r1, 8004652 <_puts_r+0x76>
 8004616:	2b00      	cmp	r3, #0
 8004618:	da2e      	bge.n	8004678 <_puts_r+0x9c>
 800461a:	4622      	mov	r2, r4
 800461c:	210a      	movs	r1, #10
 800461e:	4628      	mov	r0, r5
 8004620:	f000 f89b 	bl	800475a <__swbuf_r>
 8004624:	3001      	adds	r0, #1
 8004626:	d007      	beq.n	8004638 <_puts_r+0x5c>
 8004628:	250a      	movs	r5, #10
 800462a:	e007      	b.n	800463c <_puts_r+0x60>
 800462c:	4621      	mov	r1, r4
 800462e:	4628      	mov	r0, r5
 8004630:	f000 f8d0 	bl	80047d4 <__swsetup_r>
 8004634:	2800      	cmp	r0, #0
 8004636:	d0e7      	beq.n	8004608 <_puts_r+0x2c>
 8004638:	f04f 35ff 	mov.w	r5, #4294967295
 800463c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800463e:	07da      	lsls	r2, r3, #31
 8004640:	d405      	bmi.n	800464e <_puts_r+0x72>
 8004642:	89a3      	ldrh	r3, [r4, #12]
 8004644:	059b      	lsls	r3, r3, #22
 8004646:	d402      	bmi.n	800464e <_puts_r+0x72>
 8004648:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800464a:	f000 f995 	bl	8004978 <__retarget_lock_release_recursive>
 800464e:	4628      	mov	r0, r5
 8004650:	bd70      	pop	{r4, r5, r6, pc}
 8004652:	2b00      	cmp	r3, #0
 8004654:	da04      	bge.n	8004660 <_puts_r+0x84>
 8004656:	69a2      	ldr	r2, [r4, #24]
 8004658:	429a      	cmp	r2, r3
 800465a:	dc06      	bgt.n	800466a <_puts_r+0x8e>
 800465c:	290a      	cmp	r1, #10
 800465e:	d004      	beq.n	800466a <_puts_r+0x8e>
 8004660:	6823      	ldr	r3, [r4, #0]
 8004662:	1c5a      	adds	r2, r3, #1
 8004664:	6022      	str	r2, [r4, #0]
 8004666:	7019      	strb	r1, [r3, #0]
 8004668:	e7cf      	b.n	800460a <_puts_r+0x2e>
 800466a:	4622      	mov	r2, r4
 800466c:	4628      	mov	r0, r5
 800466e:	f000 f874 	bl	800475a <__swbuf_r>
 8004672:	3001      	adds	r0, #1
 8004674:	d1c9      	bne.n	800460a <_puts_r+0x2e>
 8004676:	e7df      	b.n	8004638 <_puts_r+0x5c>
 8004678:	6823      	ldr	r3, [r4, #0]
 800467a:	250a      	movs	r5, #10
 800467c:	1c5a      	adds	r2, r3, #1
 800467e:	6022      	str	r2, [r4, #0]
 8004680:	701d      	strb	r5, [r3, #0]
 8004682:	e7db      	b.n	800463c <_puts_r+0x60>

08004684 <puts>:
 8004684:	4b02      	ldr	r3, [pc, #8]	; (8004690 <puts+0xc>)
 8004686:	4601      	mov	r1, r0
 8004688:	6818      	ldr	r0, [r3, #0]
 800468a:	f7ff bfa7 	b.w	80045dc <_puts_r>
 800468e:	bf00      	nop
 8004690:	20000064 	.word	0x20000064

08004694 <siprintf>:
 8004694:	b40e      	push	{r1, r2, r3}
 8004696:	b500      	push	{lr}
 8004698:	b09c      	sub	sp, #112	; 0x70
 800469a:	ab1d      	add	r3, sp, #116	; 0x74
 800469c:	9002      	str	r0, [sp, #8]
 800469e:	9006      	str	r0, [sp, #24]
 80046a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80046a4:	4809      	ldr	r0, [pc, #36]	; (80046cc <siprintf+0x38>)
 80046a6:	9107      	str	r1, [sp, #28]
 80046a8:	9104      	str	r1, [sp, #16]
 80046aa:	4909      	ldr	r1, [pc, #36]	; (80046d0 <siprintf+0x3c>)
 80046ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80046b0:	9105      	str	r1, [sp, #20]
 80046b2:	6800      	ldr	r0, [r0, #0]
 80046b4:	9301      	str	r3, [sp, #4]
 80046b6:	a902      	add	r1, sp, #8
 80046b8:	f000 fab2 	bl	8004c20 <_svfiprintf_r>
 80046bc:	9b02      	ldr	r3, [sp, #8]
 80046be:	2200      	movs	r2, #0
 80046c0:	701a      	strb	r2, [r3, #0]
 80046c2:	b01c      	add	sp, #112	; 0x70
 80046c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80046c8:	b003      	add	sp, #12
 80046ca:	4770      	bx	lr
 80046cc:	20000064 	.word	0x20000064
 80046d0:	ffff0208 	.word	0xffff0208

080046d4 <__sread>:
 80046d4:	b510      	push	{r4, lr}
 80046d6:	460c      	mov	r4, r1
 80046d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046dc:	f000 f8fc 	bl	80048d8 <_read_r>
 80046e0:	2800      	cmp	r0, #0
 80046e2:	bfab      	itete	ge
 80046e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80046e6:	89a3      	ldrhlt	r3, [r4, #12]
 80046e8:	181b      	addge	r3, r3, r0
 80046ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80046ee:	bfac      	ite	ge
 80046f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80046f2:	81a3      	strhlt	r3, [r4, #12]
 80046f4:	bd10      	pop	{r4, pc}

080046f6 <__swrite>:
 80046f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046fa:	461f      	mov	r7, r3
 80046fc:	898b      	ldrh	r3, [r1, #12]
 80046fe:	05db      	lsls	r3, r3, #23
 8004700:	4605      	mov	r5, r0
 8004702:	460c      	mov	r4, r1
 8004704:	4616      	mov	r6, r2
 8004706:	d505      	bpl.n	8004714 <__swrite+0x1e>
 8004708:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800470c:	2302      	movs	r3, #2
 800470e:	2200      	movs	r2, #0
 8004710:	f000 f8d0 	bl	80048b4 <_lseek_r>
 8004714:	89a3      	ldrh	r3, [r4, #12]
 8004716:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800471a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800471e:	81a3      	strh	r3, [r4, #12]
 8004720:	4632      	mov	r2, r6
 8004722:	463b      	mov	r3, r7
 8004724:	4628      	mov	r0, r5
 8004726:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800472a:	f000 b8e7 	b.w	80048fc <_write_r>

0800472e <__sseek>:
 800472e:	b510      	push	{r4, lr}
 8004730:	460c      	mov	r4, r1
 8004732:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004736:	f000 f8bd 	bl	80048b4 <_lseek_r>
 800473a:	1c43      	adds	r3, r0, #1
 800473c:	89a3      	ldrh	r3, [r4, #12]
 800473e:	bf15      	itete	ne
 8004740:	6560      	strne	r0, [r4, #84]	; 0x54
 8004742:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004746:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800474a:	81a3      	strheq	r3, [r4, #12]
 800474c:	bf18      	it	ne
 800474e:	81a3      	strhne	r3, [r4, #12]
 8004750:	bd10      	pop	{r4, pc}

08004752 <__sclose>:
 8004752:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004756:	f000 b89d 	b.w	8004894 <_close_r>

0800475a <__swbuf_r>:
 800475a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800475c:	460e      	mov	r6, r1
 800475e:	4614      	mov	r4, r2
 8004760:	4605      	mov	r5, r0
 8004762:	b118      	cbz	r0, 800476c <__swbuf_r+0x12>
 8004764:	6a03      	ldr	r3, [r0, #32]
 8004766:	b90b      	cbnz	r3, 800476c <__swbuf_r+0x12>
 8004768:	f7ff ff02 	bl	8004570 <__sinit>
 800476c:	69a3      	ldr	r3, [r4, #24]
 800476e:	60a3      	str	r3, [r4, #8]
 8004770:	89a3      	ldrh	r3, [r4, #12]
 8004772:	071a      	lsls	r2, r3, #28
 8004774:	d525      	bpl.n	80047c2 <__swbuf_r+0x68>
 8004776:	6923      	ldr	r3, [r4, #16]
 8004778:	b31b      	cbz	r3, 80047c2 <__swbuf_r+0x68>
 800477a:	6823      	ldr	r3, [r4, #0]
 800477c:	6922      	ldr	r2, [r4, #16]
 800477e:	1a98      	subs	r0, r3, r2
 8004780:	6963      	ldr	r3, [r4, #20]
 8004782:	b2f6      	uxtb	r6, r6
 8004784:	4283      	cmp	r3, r0
 8004786:	4637      	mov	r7, r6
 8004788:	dc04      	bgt.n	8004794 <__swbuf_r+0x3a>
 800478a:	4621      	mov	r1, r4
 800478c:	4628      	mov	r0, r5
 800478e:	f000 fd5b 	bl	8005248 <_fflush_r>
 8004792:	b9e0      	cbnz	r0, 80047ce <__swbuf_r+0x74>
 8004794:	68a3      	ldr	r3, [r4, #8]
 8004796:	3b01      	subs	r3, #1
 8004798:	60a3      	str	r3, [r4, #8]
 800479a:	6823      	ldr	r3, [r4, #0]
 800479c:	1c5a      	adds	r2, r3, #1
 800479e:	6022      	str	r2, [r4, #0]
 80047a0:	701e      	strb	r6, [r3, #0]
 80047a2:	6962      	ldr	r2, [r4, #20]
 80047a4:	1c43      	adds	r3, r0, #1
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d004      	beq.n	80047b4 <__swbuf_r+0x5a>
 80047aa:	89a3      	ldrh	r3, [r4, #12]
 80047ac:	07db      	lsls	r3, r3, #31
 80047ae:	d506      	bpl.n	80047be <__swbuf_r+0x64>
 80047b0:	2e0a      	cmp	r6, #10
 80047b2:	d104      	bne.n	80047be <__swbuf_r+0x64>
 80047b4:	4621      	mov	r1, r4
 80047b6:	4628      	mov	r0, r5
 80047b8:	f000 fd46 	bl	8005248 <_fflush_r>
 80047bc:	b938      	cbnz	r0, 80047ce <__swbuf_r+0x74>
 80047be:	4638      	mov	r0, r7
 80047c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80047c2:	4621      	mov	r1, r4
 80047c4:	4628      	mov	r0, r5
 80047c6:	f000 f805 	bl	80047d4 <__swsetup_r>
 80047ca:	2800      	cmp	r0, #0
 80047cc:	d0d5      	beq.n	800477a <__swbuf_r+0x20>
 80047ce:	f04f 37ff 	mov.w	r7, #4294967295
 80047d2:	e7f4      	b.n	80047be <__swbuf_r+0x64>

080047d4 <__swsetup_r>:
 80047d4:	b538      	push	{r3, r4, r5, lr}
 80047d6:	4b2a      	ldr	r3, [pc, #168]	; (8004880 <__swsetup_r+0xac>)
 80047d8:	4605      	mov	r5, r0
 80047da:	6818      	ldr	r0, [r3, #0]
 80047dc:	460c      	mov	r4, r1
 80047de:	b118      	cbz	r0, 80047e8 <__swsetup_r+0x14>
 80047e0:	6a03      	ldr	r3, [r0, #32]
 80047e2:	b90b      	cbnz	r3, 80047e8 <__swsetup_r+0x14>
 80047e4:	f7ff fec4 	bl	8004570 <__sinit>
 80047e8:	89a3      	ldrh	r3, [r4, #12]
 80047ea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80047ee:	0718      	lsls	r0, r3, #28
 80047f0:	d422      	bmi.n	8004838 <__swsetup_r+0x64>
 80047f2:	06d9      	lsls	r1, r3, #27
 80047f4:	d407      	bmi.n	8004806 <__swsetup_r+0x32>
 80047f6:	2309      	movs	r3, #9
 80047f8:	602b      	str	r3, [r5, #0]
 80047fa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80047fe:	81a3      	strh	r3, [r4, #12]
 8004800:	f04f 30ff 	mov.w	r0, #4294967295
 8004804:	e034      	b.n	8004870 <__swsetup_r+0x9c>
 8004806:	0758      	lsls	r0, r3, #29
 8004808:	d512      	bpl.n	8004830 <__swsetup_r+0x5c>
 800480a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800480c:	b141      	cbz	r1, 8004820 <__swsetup_r+0x4c>
 800480e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004812:	4299      	cmp	r1, r3
 8004814:	d002      	beq.n	800481c <__swsetup_r+0x48>
 8004816:	4628      	mov	r0, r5
 8004818:	f000 f8b0 	bl	800497c <_free_r>
 800481c:	2300      	movs	r3, #0
 800481e:	6363      	str	r3, [r4, #52]	; 0x34
 8004820:	89a3      	ldrh	r3, [r4, #12]
 8004822:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004826:	81a3      	strh	r3, [r4, #12]
 8004828:	2300      	movs	r3, #0
 800482a:	6063      	str	r3, [r4, #4]
 800482c:	6923      	ldr	r3, [r4, #16]
 800482e:	6023      	str	r3, [r4, #0]
 8004830:	89a3      	ldrh	r3, [r4, #12]
 8004832:	f043 0308 	orr.w	r3, r3, #8
 8004836:	81a3      	strh	r3, [r4, #12]
 8004838:	6923      	ldr	r3, [r4, #16]
 800483a:	b94b      	cbnz	r3, 8004850 <__swsetup_r+0x7c>
 800483c:	89a3      	ldrh	r3, [r4, #12]
 800483e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004842:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004846:	d003      	beq.n	8004850 <__swsetup_r+0x7c>
 8004848:	4621      	mov	r1, r4
 800484a:	4628      	mov	r0, r5
 800484c:	f000 fd4a 	bl	80052e4 <__smakebuf_r>
 8004850:	89a0      	ldrh	r0, [r4, #12]
 8004852:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004856:	f010 0301 	ands.w	r3, r0, #1
 800485a:	d00a      	beq.n	8004872 <__swsetup_r+0x9e>
 800485c:	2300      	movs	r3, #0
 800485e:	60a3      	str	r3, [r4, #8]
 8004860:	6963      	ldr	r3, [r4, #20]
 8004862:	425b      	negs	r3, r3
 8004864:	61a3      	str	r3, [r4, #24]
 8004866:	6923      	ldr	r3, [r4, #16]
 8004868:	b943      	cbnz	r3, 800487c <__swsetup_r+0xa8>
 800486a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800486e:	d1c4      	bne.n	80047fa <__swsetup_r+0x26>
 8004870:	bd38      	pop	{r3, r4, r5, pc}
 8004872:	0781      	lsls	r1, r0, #30
 8004874:	bf58      	it	pl
 8004876:	6963      	ldrpl	r3, [r4, #20]
 8004878:	60a3      	str	r3, [r4, #8]
 800487a:	e7f4      	b.n	8004866 <__swsetup_r+0x92>
 800487c:	2000      	movs	r0, #0
 800487e:	e7f7      	b.n	8004870 <__swsetup_r+0x9c>
 8004880:	20000064 	.word	0x20000064

08004884 <memset>:
 8004884:	4402      	add	r2, r0
 8004886:	4603      	mov	r3, r0
 8004888:	4293      	cmp	r3, r2
 800488a:	d100      	bne.n	800488e <memset+0xa>
 800488c:	4770      	bx	lr
 800488e:	f803 1b01 	strb.w	r1, [r3], #1
 8004892:	e7f9      	b.n	8004888 <memset+0x4>

08004894 <_close_r>:
 8004894:	b538      	push	{r3, r4, r5, lr}
 8004896:	4d06      	ldr	r5, [pc, #24]	; (80048b0 <_close_r+0x1c>)
 8004898:	2300      	movs	r3, #0
 800489a:	4604      	mov	r4, r0
 800489c:	4608      	mov	r0, r1
 800489e:	602b      	str	r3, [r5, #0]
 80048a0:	f7fc f9f1 	bl	8000c86 <_close>
 80048a4:	1c43      	adds	r3, r0, #1
 80048a6:	d102      	bne.n	80048ae <_close_r+0x1a>
 80048a8:	682b      	ldr	r3, [r5, #0]
 80048aa:	b103      	cbz	r3, 80048ae <_close_r+0x1a>
 80048ac:	6023      	str	r3, [r4, #0]
 80048ae:	bd38      	pop	{r3, r4, r5, pc}
 80048b0:	200003b0 	.word	0x200003b0

080048b4 <_lseek_r>:
 80048b4:	b538      	push	{r3, r4, r5, lr}
 80048b6:	4d07      	ldr	r5, [pc, #28]	; (80048d4 <_lseek_r+0x20>)
 80048b8:	4604      	mov	r4, r0
 80048ba:	4608      	mov	r0, r1
 80048bc:	4611      	mov	r1, r2
 80048be:	2200      	movs	r2, #0
 80048c0:	602a      	str	r2, [r5, #0]
 80048c2:	461a      	mov	r2, r3
 80048c4:	f7fc fa06 	bl	8000cd4 <_lseek>
 80048c8:	1c43      	adds	r3, r0, #1
 80048ca:	d102      	bne.n	80048d2 <_lseek_r+0x1e>
 80048cc:	682b      	ldr	r3, [r5, #0]
 80048ce:	b103      	cbz	r3, 80048d2 <_lseek_r+0x1e>
 80048d0:	6023      	str	r3, [r4, #0]
 80048d2:	bd38      	pop	{r3, r4, r5, pc}
 80048d4:	200003b0 	.word	0x200003b0

080048d8 <_read_r>:
 80048d8:	b538      	push	{r3, r4, r5, lr}
 80048da:	4d07      	ldr	r5, [pc, #28]	; (80048f8 <_read_r+0x20>)
 80048dc:	4604      	mov	r4, r0
 80048de:	4608      	mov	r0, r1
 80048e0:	4611      	mov	r1, r2
 80048e2:	2200      	movs	r2, #0
 80048e4:	602a      	str	r2, [r5, #0]
 80048e6:	461a      	mov	r2, r3
 80048e8:	f7fc f9b0 	bl	8000c4c <_read>
 80048ec:	1c43      	adds	r3, r0, #1
 80048ee:	d102      	bne.n	80048f6 <_read_r+0x1e>
 80048f0:	682b      	ldr	r3, [r5, #0]
 80048f2:	b103      	cbz	r3, 80048f6 <_read_r+0x1e>
 80048f4:	6023      	str	r3, [r4, #0]
 80048f6:	bd38      	pop	{r3, r4, r5, pc}
 80048f8:	200003b0 	.word	0x200003b0

080048fc <_write_r>:
 80048fc:	b538      	push	{r3, r4, r5, lr}
 80048fe:	4d07      	ldr	r5, [pc, #28]	; (800491c <_write_r+0x20>)
 8004900:	4604      	mov	r4, r0
 8004902:	4608      	mov	r0, r1
 8004904:	4611      	mov	r1, r2
 8004906:	2200      	movs	r2, #0
 8004908:	602a      	str	r2, [r5, #0]
 800490a:	461a      	mov	r2, r3
 800490c:	f7fb ff56 	bl	80007bc <_write>
 8004910:	1c43      	adds	r3, r0, #1
 8004912:	d102      	bne.n	800491a <_write_r+0x1e>
 8004914:	682b      	ldr	r3, [r5, #0]
 8004916:	b103      	cbz	r3, 800491a <_write_r+0x1e>
 8004918:	6023      	str	r3, [r4, #0]
 800491a:	bd38      	pop	{r3, r4, r5, pc}
 800491c:	200003b0 	.word	0x200003b0

08004920 <__errno>:
 8004920:	4b01      	ldr	r3, [pc, #4]	; (8004928 <__errno+0x8>)
 8004922:	6818      	ldr	r0, [r3, #0]
 8004924:	4770      	bx	lr
 8004926:	bf00      	nop
 8004928:	20000064 	.word	0x20000064

0800492c <__libc_init_array>:
 800492c:	b570      	push	{r4, r5, r6, lr}
 800492e:	4d0d      	ldr	r5, [pc, #52]	; (8004964 <__libc_init_array+0x38>)
 8004930:	4c0d      	ldr	r4, [pc, #52]	; (8004968 <__libc_init_array+0x3c>)
 8004932:	1b64      	subs	r4, r4, r5
 8004934:	10a4      	asrs	r4, r4, #2
 8004936:	2600      	movs	r6, #0
 8004938:	42a6      	cmp	r6, r4
 800493a:	d109      	bne.n	8004950 <__libc_init_array+0x24>
 800493c:	4d0b      	ldr	r5, [pc, #44]	; (800496c <__libc_init_array+0x40>)
 800493e:	4c0c      	ldr	r4, [pc, #48]	; (8004970 <__libc_init_array+0x44>)
 8004940:	f000 fd9e 	bl	8005480 <_init>
 8004944:	1b64      	subs	r4, r4, r5
 8004946:	10a4      	asrs	r4, r4, #2
 8004948:	2600      	movs	r6, #0
 800494a:	42a6      	cmp	r6, r4
 800494c:	d105      	bne.n	800495a <__libc_init_array+0x2e>
 800494e:	bd70      	pop	{r4, r5, r6, pc}
 8004950:	f855 3b04 	ldr.w	r3, [r5], #4
 8004954:	4798      	blx	r3
 8004956:	3601      	adds	r6, #1
 8004958:	e7ee      	b.n	8004938 <__libc_init_array+0xc>
 800495a:	f855 3b04 	ldr.w	r3, [r5], #4
 800495e:	4798      	blx	r3
 8004960:	3601      	adds	r6, #1
 8004962:	e7f2      	b.n	800494a <__libc_init_array+0x1e>
 8004964:	0800564c 	.word	0x0800564c
 8004968:	0800564c 	.word	0x0800564c
 800496c:	0800564c 	.word	0x0800564c
 8004970:	08005650 	.word	0x08005650

08004974 <__retarget_lock_init_recursive>:
 8004974:	4770      	bx	lr

08004976 <__retarget_lock_acquire_recursive>:
 8004976:	4770      	bx	lr

08004978 <__retarget_lock_release_recursive>:
 8004978:	4770      	bx	lr
	...

0800497c <_free_r>:
 800497c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800497e:	2900      	cmp	r1, #0
 8004980:	d044      	beq.n	8004a0c <_free_r+0x90>
 8004982:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004986:	9001      	str	r0, [sp, #4]
 8004988:	2b00      	cmp	r3, #0
 800498a:	f1a1 0404 	sub.w	r4, r1, #4
 800498e:	bfb8      	it	lt
 8004990:	18e4      	addlt	r4, r4, r3
 8004992:	f000 f8df 	bl	8004b54 <__malloc_lock>
 8004996:	4a1e      	ldr	r2, [pc, #120]	; (8004a10 <_free_r+0x94>)
 8004998:	9801      	ldr	r0, [sp, #4]
 800499a:	6813      	ldr	r3, [r2, #0]
 800499c:	b933      	cbnz	r3, 80049ac <_free_r+0x30>
 800499e:	6063      	str	r3, [r4, #4]
 80049a0:	6014      	str	r4, [r2, #0]
 80049a2:	b003      	add	sp, #12
 80049a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80049a8:	f000 b8da 	b.w	8004b60 <__malloc_unlock>
 80049ac:	42a3      	cmp	r3, r4
 80049ae:	d908      	bls.n	80049c2 <_free_r+0x46>
 80049b0:	6825      	ldr	r5, [r4, #0]
 80049b2:	1961      	adds	r1, r4, r5
 80049b4:	428b      	cmp	r3, r1
 80049b6:	bf01      	itttt	eq
 80049b8:	6819      	ldreq	r1, [r3, #0]
 80049ba:	685b      	ldreq	r3, [r3, #4]
 80049bc:	1949      	addeq	r1, r1, r5
 80049be:	6021      	streq	r1, [r4, #0]
 80049c0:	e7ed      	b.n	800499e <_free_r+0x22>
 80049c2:	461a      	mov	r2, r3
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	b10b      	cbz	r3, 80049cc <_free_r+0x50>
 80049c8:	42a3      	cmp	r3, r4
 80049ca:	d9fa      	bls.n	80049c2 <_free_r+0x46>
 80049cc:	6811      	ldr	r1, [r2, #0]
 80049ce:	1855      	adds	r5, r2, r1
 80049d0:	42a5      	cmp	r5, r4
 80049d2:	d10b      	bne.n	80049ec <_free_r+0x70>
 80049d4:	6824      	ldr	r4, [r4, #0]
 80049d6:	4421      	add	r1, r4
 80049d8:	1854      	adds	r4, r2, r1
 80049da:	42a3      	cmp	r3, r4
 80049dc:	6011      	str	r1, [r2, #0]
 80049de:	d1e0      	bne.n	80049a2 <_free_r+0x26>
 80049e0:	681c      	ldr	r4, [r3, #0]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	6053      	str	r3, [r2, #4]
 80049e6:	440c      	add	r4, r1
 80049e8:	6014      	str	r4, [r2, #0]
 80049ea:	e7da      	b.n	80049a2 <_free_r+0x26>
 80049ec:	d902      	bls.n	80049f4 <_free_r+0x78>
 80049ee:	230c      	movs	r3, #12
 80049f0:	6003      	str	r3, [r0, #0]
 80049f2:	e7d6      	b.n	80049a2 <_free_r+0x26>
 80049f4:	6825      	ldr	r5, [r4, #0]
 80049f6:	1961      	adds	r1, r4, r5
 80049f8:	428b      	cmp	r3, r1
 80049fa:	bf04      	itt	eq
 80049fc:	6819      	ldreq	r1, [r3, #0]
 80049fe:	685b      	ldreq	r3, [r3, #4]
 8004a00:	6063      	str	r3, [r4, #4]
 8004a02:	bf04      	itt	eq
 8004a04:	1949      	addeq	r1, r1, r5
 8004a06:	6021      	streq	r1, [r4, #0]
 8004a08:	6054      	str	r4, [r2, #4]
 8004a0a:	e7ca      	b.n	80049a2 <_free_r+0x26>
 8004a0c:	b003      	add	sp, #12
 8004a0e:	bd30      	pop	{r4, r5, pc}
 8004a10:	200003b8 	.word	0x200003b8

08004a14 <sbrk_aligned>:
 8004a14:	b570      	push	{r4, r5, r6, lr}
 8004a16:	4e0e      	ldr	r6, [pc, #56]	; (8004a50 <sbrk_aligned+0x3c>)
 8004a18:	460c      	mov	r4, r1
 8004a1a:	6831      	ldr	r1, [r6, #0]
 8004a1c:	4605      	mov	r5, r0
 8004a1e:	b911      	cbnz	r1, 8004a26 <sbrk_aligned+0x12>
 8004a20:	f000 fcd8 	bl	80053d4 <_sbrk_r>
 8004a24:	6030      	str	r0, [r6, #0]
 8004a26:	4621      	mov	r1, r4
 8004a28:	4628      	mov	r0, r5
 8004a2a:	f000 fcd3 	bl	80053d4 <_sbrk_r>
 8004a2e:	1c43      	adds	r3, r0, #1
 8004a30:	d00a      	beq.n	8004a48 <sbrk_aligned+0x34>
 8004a32:	1cc4      	adds	r4, r0, #3
 8004a34:	f024 0403 	bic.w	r4, r4, #3
 8004a38:	42a0      	cmp	r0, r4
 8004a3a:	d007      	beq.n	8004a4c <sbrk_aligned+0x38>
 8004a3c:	1a21      	subs	r1, r4, r0
 8004a3e:	4628      	mov	r0, r5
 8004a40:	f000 fcc8 	bl	80053d4 <_sbrk_r>
 8004a44:	3001      	adds	r0, #1
 8004a46:	d101      	bne.n	8004a4c <sbrk_aligned+0x38>
 8004a48:	f04f 34ff 	mov.w	r4, #4294967295
 8004a4c:	4620      	mov	r0, r4
 8004a4e:	bd70      	pop	{r4, r5, r6, pc}
 8004a50:	200003bc 	.word	0x200003bc

08004a54 <_malloc_r>:
 8004a54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a58:	1ccd      	adds	r5, r1, #3
 8004a5a:	f025 0503 	bic.w	r5, r5, #3
 8004a5e:	3508      	adds	r5, #8
 8004a60:	2d0c      	cmp	r5, #12
 8004a62:	bf38      	it	cc
 8004a64:	250c      	movcc	r5, #12
 8004a66:	2d00      	cmp	r5, #0
 8004a68:	4607      	mov	r7, r0
 8004a6a:	db01      	blt.n	8004a70 <_malloc_r+0x1c>
 8004a6c:	42a9      	cmp	r1, r5
 8004a6e:	d905      	bls.n	8004a7c <_malloc_r+0x28>
 8004a70:	230c      	movs	r3, #12
 8004a72:	603b      	str	r3, [r7, #0]
 8004a74:	2600      	movs	r6, #0
 8004a76:	4630      	mov	r0, r6
 8004a78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a7c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004b50 <_malloc_r+0xfc>
 8004a80:	f000 f868 	bl	8004b54 <__malloc_lock>
 8004a84:	f8d8 3000 	ldr.w	r3, [r8]
 8004a88:	461c      	mov	r4, r3
 8004a8a:	bb5c      	cbnz	r4, 8004ae4 <_malloc_r+0x90>
 8004a8c:	4629      	mov	r1, r5
 8004a8e:	4638      	mov	r0, r7
 8004a90:	f7ff ffc0 	bl	8004a14 <sbrk_aligned>
 8004a94:	1c43      	adds	r3, r0, #1
 8004a96:	4604      	mov	r4, r0
 8004a98:	d155      	bne.n	8004b46 <_malloc_r+0xf2>
 8004a9a:	f8d8 4000 	ldr.w	r4, [r8]
 8004a9e:	4626      	mov	r6, r4
 8004aa0:	2e00      	cmp	r6, #0
 8004aa2:	d145      	bne.n	8004b30 <_malloc_r+0xdc>
 8004aa4:	2c00      	cmp	r4, #0
 8004aa6:	d048      	beq.n	8004b3a <_malloc_r+0xe6>
 8004aa8:	6823      	ldr	r3, [r4, #0]
 8004aaa:	4631      	mov	r1, r6
 8004aac:	4638      	mov	r0, r7
 8004aae:	eb04 0903 	add.w	r9, r4, r3
 8004ab2:	f000 fc8f 	bl	80053d4 <_sbrk_r>
 8004ab6:	4581      	cmp	r9, r0
 8004ab8:	d13f      	bne.n	8004b3a <_malloc_r+0xe6>
 8004aba:	6821      	ldr	r1, [r4, #0]
 8004abc:	1a6d      	subs	r5, r5, r1
 8004abe:	4629      	mov	r1, r5
 8004ac0:	4638      	mov	r0, r7
 8004ac2:	f7ff ffa7 	bl	8004a14 <sbrk_aligned>
 8004ac6:	3001      	adds	r0, #1
 8004ac8:	d037      	beq.n	8004b3a <_malloc_r+0xe6>
 8004aca:	6823      	ldr	r3, [r4, #0]
 8004acc:	442b      	add	r3, r5
 8004ace:	6023      	str	r3, [r4, #0]
 8004ad0:	f8d8 3000 	ldr.w	r3, [r8]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d038      	beq.n	8004b4a <_malloc_r+0xf6>
 8004ad8:	685a      	ldr	r2, [r3, #4]
 8004ada:	42a2      	cmp	r2, r4
 8004adc:	d12b      	bne.n	8004b36 <_malloc_r+0xe2>
 8004ade:	2200      	movs	r2, #0
 8004ae0:	605a      	str	r2, [r3, #4]
 8004ae2:	e00f      	b.n	8004b04 <_malloc_r+0xb0>
 8004ae4:	6822      	ldr	r2, [r4, #0]
 8004ae6:	1b52      	subs	r2, r2, r5
 8004ae8:	d41f      	bmi.n	8004b2a <_malloc_r+0xd6>
 8004aea:	2a0b      	cmp	r2, #11
 8004aec:	d917      	bls.n	8004b1e <_malloc_r+0xca>
 8004aee:	1961      	adds	r1, r4, r5
 8004af0:	42a3      	cmp	r3, r4
 8004af2:	6025      	str	r5, [r4, #0]
 8004af4:	bf18      	it	ne
 8004af6:	6059      	strne	r1, [r3, #4]
 8004af8:	6863      	ldr	r3, [r4, #4]
 8004afa:	bf08      	it	eq
 8004afc:	f8c8 1000 	streq.w	r1, [r8]
 8004b00:	5162      	str	r2, [r4, r5]
 8004b02:	604b      	str	r3, [r1, #4]
 8004b04:	4638      	mov	r0, r7
 8004b06:	f104 060b 	add.w	r6, r4, #11
 8004b0a:	f000 f829 	bl	8004b60 <__malloc_unlock>
 8004b0e:	f026 0607 	bic.w	r6, r6, #7
 8004b12:	1d23      	adds	r3, r4, #4
 8004b14:	1af2      	subs	r2, r6, r3
 8004b16:	d0ae      	beq.n	8004a76 <_malloc_r+0x22>
 8004b18:	1b9b      	subs	r3, r3, r6
 8004b1a:	50a3      	str	r3, [r4, r2]
 8004b1c:	e7ab      	b.n	8004a76 <_malloc_r+0x22>
 8004b1e:	42a3      	cmp	r3, r4
 8004b20:	6862      	ldr	r2, [r4, #4]
 8004b22:	d1dd      	bne.n	8004ae0 <_malloc_r+0x8c>
 8004b24:	f8c8 2000 	str.w	r2, [r8]
 8004b28:	e7ec      	b.n	8004b04 <_malloc_r+0xb0>
 8004b2a:	4623      	mov	r3, r4
 8004b2c:	6864      	ldr	r4, [r4, #4]
 8004b2e:	e7ac      	b.n	8004a8a <_malloc_r+0x36>
 8004b30:	4634      	mov	r4, r6
 8004b32:	6876      	ldr	r6, [r6, #4]
 8004b34:	e7b4      	b.n	8004aa0 <_malloc_r+0x4c>
 8004b36:	4613      	mov	r3, r2
 8004b38:	e7cc      	b.n	8004ad4 <_malloc_r+0x80>
 8004b3a:	230c      	movs	r3, #12
 8004b3c:	603b      	str	r3, [r7, #0]
 8004b3e:	4638      	mov	r0, r7
 8004b40:	f000 f80e 	bl	8004b60 <__malloc_unlock>
 8004b44:	e797      	b.n	8004a76 <_malloc_r+0x22>
 8004b46:	6025      	str	r5, [r4, #0]
 8004b48:	e7dc      	b.n	8004b04 <_malloc_r+0xb0>
 8004b4a:	605b      	str	r3, [r3, #4]
 8004b4c:	deff      	udf	#255	; 0xff
 8004b4e:	bf00      	nop
 8004b50:	200003b8 	.word	0x200003b8

08004b54 <__malloc_lock>:
 8004b54:	4801      	ldr	r0, [pc, #4]	; (8004b5c <__malloc_lock+0x8>)
 8004b56:	f7ff bf0e 	b.w	8004976 <__retarget_lock_acquire_recursive>
 8004b5a:	bf00      	nop
 8004b5c:	200003b4 	.word	0x200003b4

08004b60 <__malloc_unlock>:
 8004b60:	4801      	ldr	r0, [pc, #4]	; (8004b68 <__malloc_unlock+0x8>)
 8004b62:	f7ff bf09 	b.w	8004978 <__retarget_lock_release_recursive>
 8004b66:	bf00      	nop
 8004b68:	200003b4 	.word	0x200003b4

08004b6c <__ssputs_r>:
 8004b6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b70:	688e      	ldr	r6, [r1, #8]
 8004b72:	461f      	mov	r7, r3
 8004b74:	42be      	cmp	r6, r7
 8004b76:	680b      	ldr	r3, [r1, #0]
 8004b78:	4682      	mov	sl, r0
 8004b7a:	460c      	mov	r4, r1
 8004b7c:	4690      	mov	r8, r2
 8004b7e:	d82c      	bhi.n	8004bda <__ssputs_r+0x6e>
 8004b80:	898a      	ldrh	r2, [r1, #12]
 8004b82:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004b86:	d026      	beq.n	8004bd6 <__ssputs_r+0x6a>
 8004b88:	6965      	ldr	r5, [r4, #20]
 8004b8a:	6909      	ldr	r1, [r1, #16]
 8004b8c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004b90:	eba3 0901 	sub.w	r9, r3, r1
 8004b94:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004b98:	1c7b      	adds	r3, r7, #1
 8004b9a:	444b      	add	r3, r9
 8004b9c:	106d      	asrs	r5, r5, #1
 8004b9e:	429d      	cmp	r5, r3
 8004ba0:	bf38      	it	cc
 8004ba2:	461d      	movcc	r5, r3
 8004ba4:	0553      	lsls	r3, r2, #21
 8004ba6:	d527      	bpl.n	8004bf8 <__ssputs_r+0x8c>
 8004ba8:	4629      	mov	r1, r5
 8004baa:	f7ff ff53 	bl	8004a54 <_malloc_r>
 8004bae:	4606      	mov	r6, r0
 8004bb0:	b360      	cbz	r0, 8004c0c <__ssputs_r+0xa0>
 8004bb2:	6921      	ldr	r1, [r4, #16]
 8004bb4:	464a      	mov	r2, r9
 8004bb6:	f000 fc1d 	bl	80053f4 <memcpy>
 8004bba:	89a3      	ldrh	r3, [r4, #12]
 8004bbc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004bc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bc4:	81a3      	strh	r3, [r4, #12]
 8004bc6:	6126      	str	r6, [r4, #16]
 8004bc8:	6165      	str	r5, [r4, #20]
 8004bca:	444e      	add	r6, r9
 8004bcc:	eba5 0509 	sub.w	r5, r5, r9
 8004bd0:	6026      	str	r6, [r4, #0]
 8004bd2:	60a5      	str	r5, [r4, #8]
 8004bd4:	463e      	mov	r6, r7
 8004bd6:	42be      	cmp	r6, r7
 8004bd8:	d900      	bls.n	8004bdc <__ssputs_r+0x70>
 8004bda:	463e      	mov	r6, r7
 8004bdc:	6820      	ldr	r0, [r4, #0]
 8004bde:	4632      	mov	r2, r6
 8004be0:	4641      	mov	r1, r8
 8004be2:	f000 fbbb 	bl	800535c <memmove>
 8004be6:	68a3      	ldr	r3, [r4, #8]
 8004be8:	1b9b      	subs	r3, r3, r6
 8004bea:	60a3      	str	r3, [r4, #8]
 8004bec:	6823      	ldr	r3, [r4, #0]
 8004bee:	4433      	add	r3, r6
 8004bf0:	6023      	str	r3, [r4, #0]
 8004bf2:	2000      	movs	r0, #0
 8004bf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bf8:	462a      	mov	r2, r5
 8004bfa:	f000 fc09 	bl	8005410 <_realloc_r>
 8004bfe:	4606      	mov	r6, r0
 8004c00:	2800      	cmp	r0, #0
 8004c02:	d1e0      	bne.n	8004bc6 <__ssputs_r+0x5a>
 8004c04:	6921      	ldr	r1, [r4, #16]
 8004c06:	4650      	mov	r0, sl
 8004c08:	f7ff feb8 	bl	800497c <_free_r>
 8004c0c:	230c      	movs	r3, #12
 8004c0e:	f8ca 3000 	str.w	r3, [sl]
 8004c12:	89a3      	ldrh	r3, [r4, #12]
 8004c14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c18:	81a3      	strh	r3, [r4, #12]
 8004c1a:	f04f 30ff 	mov.w	r0, #4294967295
 8004c1e:	e7e9      	b.n	8004bf4 <__ssputs_r+0x88>

08004c20 <_svfiprintf_r>:
 8004c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c24:	4698      	mov	r8, r3
 8004c26:	898b      	ldrh	r3, [r1, #12]
 8004c28:	061b      	lsls	r3, r3, #24
 8004c2a:	b09d      	sub	sp, #116	; 0x74
 8004c2c:	4607      	mov	r7, r0
 8004c2e:	460d      	mov	r5, r1
 8004c30:	4614      	mov	r4, r2
 8004c32:	d50e      	bpl.n	8004c52 <_svfiprintf_r+0x32>
 8004c34:	690b      	ldr	r3, [r1, #16]
 8004c36:	b963      	cbnz	r3, 8004c52 <_svfiprintf_r+0x32>
 8004c38:	2140      	movs	r1, #64	; 0x40
 8004c3a:	f7ff ff0b 	bl	8004a54 <_malloc_r>
 8004c3e:	6028      	str	r0, [r5, #0]
 8004c40:	6128      	str	r0, [r5, #16]
 8004c42:	b920      	cbnz	r0, 8004c4e <_svfiprintf_r+0x2e>
 8004c44:	230c      	movs	r3, #12
 8004c46:	603b      	str	r3, [r7, #0]
 8004c48:	f04f 30ff 	mov.w	r0, #4294967295
 8004c4c:	e0d0      	b.n	8004df0 <_svfiprintf_r+0x1d0>
 8004c4e:	2340      	movs	r3, #64	; 0x40
 8004c50:	616b      	str	r3, [r5, #20]
 8004c52:	2300      	movs	r3, #0
 8004c54:	9309      	str	r3, [sp, #36]	; 0x24
 8004c56:	2320      	movs	r3, #32
 8004c58:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004c5c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004c60:	2330      	movs	r3, #48	; 0x30
 8004c62:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004e08 <_svfiprintf_r+0x1e8>
 8004c66:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004c6a:	f04f 0901 	mov.w	r9, #1
 8004c6e:	4623      	mov	r3, r4
 8004c70:	469a      	mov	sl, r3
 8004c72:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004c76:	b10a      	cbz	r2, 8004c7c <_svfiprintf_r+0x5c>
 8004c78:	2a25      	cmp	r2, #37	; 0x25
 8004c7a:	d1f9      	bne.n	8004c70 <_svfiprintf_r+0x50>
 8004c7c:	ebba 0b04 	subs.w	fp, sl, r4
 8004c80:	d00b      	beq.n	8004c9a <_svfiprintf_r+0x7a>
 8004c82:	465b      	mov	r3, fp
 8004c84:	4622      	mov	r2, r4
 8004c86:	4629      	mov	r1, r5
 8004c88:	4638      	mov	r0, r7
 8004c8a:	f7ff ff6f 	bl	8004b6c <__ssputs_r>
 8004c8e:	3001      	adds	r0, #1
 8004c90:	f000 80a9 	beq.w	8004de6 <_svfiprintf_r+0x1c6>
 8004c94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004c96:	445a      	add	r2, fp
 8004c98:	9209      	str	r2, [sp, #36]	; 0x24
 8004c9a:	f89a 3000 	ldrb.w	r3, [sl]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	f000 80a1 	beq.w	8004de6 <_svfiprintf_r+0x1c6>
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	f04f 32ff 	mov.w	r2, #4294967295
 8004caa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004cae:	f10a 0a01 	add.w	sl, sl, #1
 8004cb2:	9304      	str	r3, [sp, #16]
 8004cb4:	9307      	str	r3, [sp, #28]
 8004cb6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004cba:	931a      	str	r3, [sp, #104]	; 0x68
 8004cbc:	4654      	mov	r4, sl
 8004cbe:	2205      	movs	r2, #5
 8004cc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004cc4:	4850      	ldr	r0, [pc, #320]	; (8004e08 <_svfiprintf_r+0x1e8>)
 8004cc6:	f7fb fa83 	bl	80001d0 <memchr>
 8004cca:	9a04      	ldr	r2, [sp, #16]
 8004ccc:	b9d8      	cbnz	r0, 8004d06 <_svfiprintf_r+0xe6>
 8004cce:	06d0      	lsls	r0, r2, #27
 8004cd0:	bf44      	itt	mi
 8004cd2:	2320      	movmi	r3, #32
 8004cd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004cd8:	0711      	lsls	r1, r2, #28
 8004cda:	bf44      	itt	mi
 8004cdc:	232b      	movmi	r3, #43	; 0x2b
 8004cde:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004ce2:	f89a 3000 	ldrb.w	r3, [sl]
 8004ce6:	2b2a      	cmp	r3, #42	; 0x2a
 8004ce8:	d015      	beq.n	8004d16 <_svfiprintf_r+0xf6>
 8004cea:	9a07      	ldr	r2, [sp, #28]
 8004cec:	4654      	mov	r4, sl
 8004cee:	2000      	movs	r0, #0
 8004cf0:	f04f 0c0a 	mov.w	ip, #10
 8004cf4:	4621      	mov	r1, r4
 8004cf6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004cfa:	3b30      	subs	r3, #48	; 0x30
 8004cfc:	2b09      	cmp	r3, #9
 8004cfe:	d94d      	bls.n	8004d9c <_svfiprintf_r+0x17c>
 8004d00:	b1b0      	cbz	r0, 8004d30 <_svfiprintf_r+0x110>
 8004d02:	9207      	str	r2, [sp, #28]
 8004d04:	e014      	b.n	8004d30 <_svfiprintf_r+0x110>
 8004d06:	eba0 0308 	sub.w	r3, r0, r8
 8004d0a:	fa09 f303 	lsl.w	r3, r9, r3
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	9304      	str	r3, [sp, #16]
 8004d12:	46a2      	mov	sl, r4
 8004d14:	e7d2      	b.n	8004cbc <_svfiprintf_r+0x9c>
 8004d16:	9b03      	ldr	r3, [sp, #12]
 8004d18:	1d19      	adds	r1, r3, #4
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	9103      	str	r1, [sp, #12]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	bfbb      	ittet	lt
 8004d22:	425b      	neglt	r3, r3
 8004d24:	f042 0202 	orrlt.w	r2, r2, #2
 8004d28:	9307      	strge	r3, [sp, #28]
 8004d2a:	9307      	strlt	r3, [sp, #28]
 8004d2c:	bfb8      	it	lt
 8004d2e:	9204      	strlt	r2, [sp, #16]
 8004d30:	7823      	ldrb	r3, [r4, #0]
 8004d32:	2b2e      	cmp	r3, #46	; 0x2e
 8004d34:	d10c      	bne.n	8004d50 <_svfiprintf_r+0x130>
 8004d36:	7863      	ldrb	r3, [r4, #1]
 8004d38:	2b2a      	cmp	r3, #42	; 0x2a
 8004d3a:	d134      	bne.n	8004da6 <_svfiprintf_r+0x186>
 8004d3c:	9b03      	ldr	r3, [sp, #12]
 8004d3e:	1d1a      	adds	r2, r3, #4
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	9203      	str	r2, [sp, #12]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	bfb8      	it	lt
 8004d48:	f04f 33ff 	movlt.w	r3, #4294967295
 8004d4c:	3402      	adds	r4, #2
 8004d4e:	9305      	str	r3, [sp, #20]
 8004d50:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004e18 <_svfiprintf_r+0x1f8>
 8004d54:	7821      	ldrb	r1, [r4, #0]
 8004d56:	2203      	movs	r2, #3
 8004d58:	4650      	mov	r0, sl
 8004d5a:	f7fb fa39 	bl	80001d0 <memchr>
 8004d5e:	b138      	cbz	r0, 8004d70 <_svfiprintf_r+0x150>
 8004d60:	9b04      	ldr	r3, [sp, #16]
 8004d62:	eba0 000a 	sub.w	r0, r0, sl
 8004d66:	2240      	movs	r2, #64	; 0x40
 8004d68:	4082      	lsls	r2, r0
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	3401      	adds	r4, #1
 8004d6e:	9304      	str	r3, [sp, #16]
 8004d70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d74:	4825      	ldr	r0, [pc, #148]	; (8004e0c <_svfiprintf_r+0x1ec>)
 8004d76:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004d7a:	2206      	movs	r2, #6
 8004d7c:	f7fb fa28 	bl	80001d0 <memchr>
 8004d80:	2800      	cmp	r0, #0
 8004d82:	d038      	beq.n	8004df6 <_svfiprintf_r+0x1d6>
 8004d84:	4b22      	ldr	r3, [pc, #136]	; (8004e10 <_svfiprintf_r+0x1f0>)
 8004d86:	bb1b      	cbnz	r3, 8004dd0 <_svfiprintf_r+0x1b0>
 8004d88:	9b03      	ldr	r3, [sp, #12]
 8004d8a:	3307      	adds	r3, #7
 8004d8c:	f023 0307 	bic.w	r3, r3, #7
 8004d90:	3308      	adds	r3, #8
 8004d92:	9303      	str	r3, [sp, #12]
 8004d94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d96:	4433      	add	r3, r6
 8004d98:	9309      	str	r3, [sp, #36]	; 0x24
 8004d9a:	e768      	b.n	8004c6e <_svfiprintf_r+0x4e>
 8004d9c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004da0:	460c      	mov	r4, r1
 8004da2:	2001      	movs	r0, #1
 8004da4:	e7a6      	b.n	8004cf4 <_svfiprintf_r+0xd4>
 8004da6:	2300      	movs	r3, #0
 8004da8:	3401      	adds	r4, #1
 8004daa:	9305      	str	r3, [sp, #20]
 8004dac:	4619      	mov	r1, r3
 8004dae:	f04f 0c0a 	mov.w	ip, #10
 8004db2:	4620      	mov	r0, r4
 8004db4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004db8:	3a30      	subs	r2, #48	; 0x30
 8004dba:	2a09      	cmp	r2, #9
 8004dbc:	d903      	bls.n	8004dc6 <_svfiprintf_r+0x1a6>
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d0c6      	beq.n	8004d50 <_svfiprintf_r+0x130>
 8004dc2:	9105      	str	r1, [sp, #20]
 8004dc4:	e7c4      	b.n	8004d50 <_svfiprintf_r+0x130>
 8004dc6:	fb0c 2101 	mla	r1, ip, r1, r2
 8004dca:	4604      	mov	r4, r0
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e7f0      	b.n	8004db2 <_svfiprintf_r+0x192>
 8004dd0:	ab03      	add	r3, sp, #12
 8004dd2:	9300      	str	r3, [sp, #0]
 8004dd4:	462a      	mov	r2, r5
 8004dd6:	4b0f      	ldr	r3, [pc, #60]	; (8004e14 <_svfiprintf_r+0x1f4>)
 8004dd8:	a904      	add	r1, sp, #16
 8004dda:	4638      	mov	r0, r7
 8004ddc:	f3af 8000 	nop.w
 8004de0:	1c42      	adds	r2, r0, #1
 8004de2:	4606      	mov	r6, r0
 8004de4:	d1d6      	bne.n	8004d94 <_svfiprintf_r+0x174>
 8004de6:	89ab      	ldrh	r3, [r5, #12]
 8004de8:	065b      	lsls	r3, r3, #25
 8004dea:	f53f af2d 	bmi.w	8004c48 <_svfiprintf_r+0x28>
 8004dee:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004df0:	b01d      	add	sp, #116	; 0x74
 8004df2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004df6:	ab03      	add	r3, sp, #12
 8004df8:	9300      	str	r3, [sp, #0]
 8004dfa:	462a      	mov	r2, r5
 8004dfc:	4b05      	ldr	r3, [pc, #20]	; (8004e14 <_svfiprintf_r+0x1f4>)
 8004dfe:	a904      	add	r1, sp, #16
 8004e00:	4638      	mov	r0, r7
 8004e02:	f000 f879 	bl	8004ef8 <_printf_i>
 8004e06:	e7eb      	b.n	8004de0 <_svfiprintf_r+0x1c0>
 8004e08:	08005611 	.word	0x08005611
 8004e0c:	0800561b 	.word	0x0800561b
 8004e10:	00000000 	.word	0x00000000
 8004e14:	08004b6d 	.word	0x08004b6d
 8004e18:	08005617 	.word	0x08005617

08004e1c <_printf_common>:
 8004e1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e20:	4616      	mov	r6, r2
 8004e22:	4699      	mov	r9, r3
 8004e24:	688a      	ldr	r2, [r1, #8]
 8004e26:	690b      	ldr	r3, [r1, #16]
 8004e28:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	bfb8      	it	lt
 8004e30:	4613      	movlt	r3, r2
 8004e32:	6033      	str	r3, [r6, #0]
 8004e34:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004e38:	4607      	mov	r7, r0
 8004e3a:	460c      	mov	r4, r1
 8004e3c:	b10a      	cbz	r2, 8004e42 <_printf_common+0x26>
 8004e3e:	3301      	adds	r3, #1
 8004e40:	6033      	str	r3, [r6, #0]
 8004e42:	6823      	ldr	r3, [r4, #0]
 8004e44:	0699      	lsls	r1, r3, #26
 8004e46:	bf42      	ittt	mi
 8004e48:	6833      	ldrmi	r3, [r6, #0]
 8004e4a:	3302      	addmi	r3, #2
 8004e4c:	6033      	strmi	r3, [r6, #0]
 8004e4e:	6825      	ldr	r5, [r4, #0]
 8004e50:	f015 0506 	ands.w	r5, r5, #6
 8004e54:	d106      	bne.n	8004e64 <_printf_common+0x48>
 8004e56:	f104 0a19 	add.w	sl, r4, #25
 8004e5a:	68e3      	ldr	r3, [r4, #12]
 8004e5c:	6832      	ldr	r2, [r6, #0]
 8004e5e:	1a9b      	subs	r3, r3, r2
 8004e60:	42ab      	cmp	r3, r5
 8004e62:	dc26      	bgt.n	8004eb2 <_printf_common+0x96>
 8004e64:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004e68:	1e13      	subs	r3, r2, #0
 8004e6a:	6822      	ldr	r2, [r4, #0]
 8004e6c:	bf18      	it	ne
 8004e6e:	2301      	movne	r3, #1
 8004e70:	0692      	lsls	r2, r2, #26
 8004e72:	d42b      	bmi.n	8004ecc <_printf_common+0xb0>
 8004e74:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e78:	4649      	mov	r1, r9
 8004e7a:	4638      	mov	r0, r7
 8004e7c:	47c0      	blx	r8
 8004e7e:	3001      	adds	r0, #1
 8004e80:	d01e      	beq.n	8004ec0 <_printf_common+0xa4>
 8004e82:	6823      	ldr	r3, [r4, #0]
 8004e84:	6922      	ldr	r2, [r4, #16]
 8004e86:	f003 0306 	and.w	r3, r3, #6
 8004e8a:	2b04      	cmp	r3, #4
 8004e8c:	bf02      	ittt	eq
 8004e8e:	68e5      	ldreq	r5, [r4, #12]
 8004e90:	6833      	ldreq	r3, [r6, #0]
 8004e92:	1aed      	subeq	r5, r5, r3
 8004e94:	68a3      	ldr	r3, [r4, #8]
 8004e96:	bf0c      	ite	eq
 8004e98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e9c:	2500      	movne	r5, #0
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	bfc4      	itt	gt
 8004ea2:	1a9b      	subgt	r3, r3, r2
 8004ea4:	18ed      	addgt	r5, r5, r3
 8004ea6:	2600      	movs	r6, #0
 8004ea8:	341a      	adds	r4, #26
 8004eaa:	42b5      	cmp	r5, r6
 8004eac:	d11a      	bne.n	8004ee4 <_printf_common+0xc8>
 8004eae:	2000      	movs	r0, #0
 8004eb0:	e008      	b.n	8004ec4 <_printf_common+0xa8>
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	4652      	mov	r2, sl
 8004eb6:	4649      	mov	r1, r9
 8004eb8:	4638      	mov	r0, r7
 8004eba:	47c0      	blx	r8
 8004ebc:	3001      	adds	r0, #1
 8004ebe:	d103      	bne.n	8004ec8 <_printf_common+0xac>
 8004ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ec8:	3501      	adds	r5, #1
 8004eca:	e7c6      	b.n	8004e5a <_printf_common+0x3e>
 8004ecc:	18e1      	adds	r1, r4, r3
 8004ece:	1c5a      	adds	r2, r3, #1
 8004ed0:	2030      	movs	r0, #48	; 0x30
 8004ed2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004ed6:	4422      	add	r2, r4
 8004ed8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004edc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004ee0:	3302      	adds	r3, #2
 8004ee2:	e7c7      	b.n	8004e74 <_printf_common+0x58>
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	4622      	mov	r2, r4
 8004ee8:	4649      	mov	r1, r9
 8004eea:	4638      	mov	r0, r7
 8004eec:	47c0      	blx	r8
 8004eee:	3001      	adds	r0, #1
 8004ef0:	d0e6      	beq.n	8004ec0 <_printf_common+0xa4>
 8004ef2:	3601      	adds	r6, #1
 8004ef4:	e7d9      	b.n	8004eaa <_printf_common+0x8e>
	...

08004ef8 <_printf_i>:
 8004ef8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004efc:	7e0f      	ldrb	r7, [r1, #24]
 8004efe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004f00:	2f78      	cmp	r7, #120	; 0x78
 8004f02:	4691      	mov	r9, r2
 8004f04:	4680      	mov	r8, r0
 8004f06:	460c      	mov	r4, r1
 8004f08:	469a      	mov	sl, r3
 8004f0a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004f0e:	d807      	bhi.n	8004f20 <_printf_i+0x28>
 8004f10:	2f62      	cmp	r7, #98	; 0x62
 8004f12:	d80a      	bhi.n	8004f2a <_printf_i+0x32>
 8004f14:	2f00      	cmp	r7, #0
 8004f16:	f000 80d4 	beq.w	80050c2 <_printf_i+0x1ca>
 8004f1a:	2f58      	cmp	r7, #88	; 0x58
 8004f1c:	f000 80c0 	beq.w	80050a0 <_printf_i+0x1a8>
 8004f20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f24:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004f28:	e03a      	b.n	8004fa0 <_printf_i+0xa8>
 8004f2a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004f2e:	2b15      	cmp	r3, #21
 8004f30:	d8f6      	bhi.n	8004f20 <_printf_i+0x28>
 8004f32:	a101      	add	r1, pc, #4	; (adr r1, 8004f38 <_printf_i+0x40>)
 8004f34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004f38:	08004f91 	.word	0x08004f91
 8004f3c:	08004fa5 	.word	0x08004fa5
 8004f40:	08004f21 	.word	0x08004f21
 8004f44:	08004f21 	.word	0x08004f21
 8004f48:	08004f21 	.word	0x08004f21
 8004f4c:	08004f21 	.word	0x08004f21
 8004f50:	08004fa5 	.word	0x08004fa5
 8004f54:	08004f21 	.word	0x08004f21
 8004f58:	08004f21 	.word	0x08004f21
 8004f5c:	08004f21 	.word	0x08004f21
 8004f60:	08004f21 	.word	0x08004f21
 8004f64:	080050a9 	.word	0x080050a9
 8004f68:	08004fd1 	.word	0x08004fd1
 8004f6c:	08005063 	.word	0x08005063
 8004f70:	08004f21 	.word	0x08004f21
 8004f74:	08004f21 	.word	0x08004f21
 8004f78:	080050cb 	.word	0x080050cb
 8004f7c:	08004f21 	.word	0x08004f21
 8004f80:	08004fd1 	.word	0x08004fd1
 8004f84:	08004f21 	.word	0x08004f21
 8004f88:	08004f21 	.word	0x08004f21
 8004f8c:	0800506b 	.word	0x0800506b
 8004f90:	682b      	ldr	r3, [r5, #0]
 8004f92:	1d1a      	adds	r2, r3, #4
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	602a      	str	r2, [r5, #0]
 8004f98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	e09f      	b.n	80050e4 <_printf_i+0x1ec>
 8004fa4:	6820      	ldr	r0, [r4, #0]
 8004fa6:	682b      	ldr	r3, [r5, #0]
 8004fa8:	0607      	lsls	r7, r0, #24
 8004faa:	f103 0104 	add.w	r1, r3, #4
 8004fae:	6029      	str	r1, [r5, #0]
 8004fb0:	d501      	bpl.n	8004fb6 <_printf_i+0xbe>
 8004fb2:	681e      	ldr	r6, [r3, #0]
 8004fb4:	e003      	b.n	8004fbe <_printf_i+0xc6>
 8004fb6:	0646      	lsls	r6, r0, #25
 8004fb8:	d5fb      	bpl.n	8004fb2 <_printf_i+0xba>
 8004fba:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004fbe:	2e00      	cmp	r6, #0
 8004fc0:	da03      	bge.n	8004fca <_printf_i+0xd2>
 8004fc2:	232d      	movs	r3, #45	; 0x2d
 8004fc4:	4276      	negs	r6, r6
 8004fc6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fca:	485a      	ldr	r0, [pc, #360]	; (8005134 <_printf_i+0x23c>)
 8004fcc:	230a      	movs	r3, #10
 8004fce:	e012      	b.n	8004ff6 <_printf_i+0xfe>
 8004fd0:	682b      	ldr	r3, [r5, #0]
 8004fd2:	6820      	ldr	r0, [r4, #0]
 8004fd4:	1d19      	adds	r1, r3, #4
 8004fd6:	6029      	str	r1, [r5, #0]
 8004fd8:	0605      	lsls	r5, r0, #24
 8004fda:	d501      	bpl.n	8004fe0 <_printf_i+0xe8>
 8004fdc:	681e      	ldr	r6, [r3, #0]
 8004fde:	e002      	b.n	8004fe6 <_printf_i+0xee>
 8004fe0:	0641      	lsls	r1, r0, #25
 8004fe2:	d5fb      	bpl.n	8004fdc <_printf_i+0xe4>
 8004fe4:	881e      	ldrh	r6, [r3, #0]
 8004fe6:	4853      	ldr	r0, [pc, #332]	; (8005134 <_printf_i+0x23c>)
 8004fe8:	2f6f      	cmp	r7, #111	; 0x6f
 8004fea:	bf0c      	ite	eq
 8004fec:	2308      	moveq	r3, #8
 8004fee:	230a      	movne	r3, #10
 8004ff0:	2100      	movs	r1, #0
 8004ff2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004ff6:	6865      	ldr	r5, [r4, #4]
 8004ff8:	60a5      	str	r5, [r4, #8]
 8004ffa:	2d00      	cmp	r5, #0
 8004ffc:	bfa2      	ittt	ge
 8004ffe:	6821      	ldrge	r1, [r4, #0]
 8005000:	f021 0104 	bicge.w	r1, r1, #4
 8005004:	6021      	strge	r1, [r4, #0]
 8005006:	b90e      	cbnz	r6, 800500c <_printf_i+0x114>
 8005008:	2d00      	cmp	r5, #0
 800500a:	d04b      	beq.n	80050a4 <_printf_i+0x1ac>
 800500c:	4615      	mov	r5, r2
 800500e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005012:	fb03 6711 	mls	r7, r3, r1, r6
 8005016:	5dc7      	ldrb	r7, [r0, r7]
 8005018:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800501c:	4637      	mov	r7, r6
 800501e:	42bb      	cmp	r3, r7
 8005020:	460e      	mov	r6, r1
 8005022:	d9f4      	bls.n	800500e <_printf_i+0x116>
 8005024:	2b08      	cmp	r3, #8
 8005026:	d10b      	bne.n	8005040 <_printf_i+0x148>
 8005028:	6823      	ldr	r3, [r4, #0]
 800502a:	07de      	lsls	r6, r3, #31
 800502c:	d508      	bpl.n	8005040 <_printf_i+0x148>
 800502e:	6923      	ldr	r3, [r4, #16]
 8005030:	6861      	ldr	r1, [r4, #4]
 8005032:	4299      	cmp	r1, r3
 8005034:	bfde      	ittt	le
 8005036:	2330      	movle	r3, #48	; 0x30
 8005038:	f805 3c01 	strble.w	r3, [r5, #-1]
 800503c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005040:	1b52      	subs	r2, r2, r5
 8005042:	6122      	str	r2, [r4, #16]
 8005044:	f8cd a000 	str.w	sl, [sp]
 8005048:	464b      	mov	r3, r9
 800504a:	aa03      	add	r2, sp, #12
 800504c:	4621      	mov	r1, r4
 800504e:	4640      	mov	r0, r8
 8005050:	f7ff fee4 	bl	8004e1c <_printf_common>
 8005054:	3001      	adds	r0, #1
 8005056:	d14a      	bne.n	80050ee <_printf_i+0x1f6>
 8005058:	f04f 30ff 	mov.w	r0, #4294967295
 800505c:	b004      	add	sp, #16
 800505e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005062:	6823      	ldr	r3, [r4, #0]
 8005064:	f043 0320 	orr.w	r3, r3, #32
 8005068:	6023      	str	r3, [r4, #0]
 800506a:	4833      	ldr	r0, [pc, #204]	; (8005138 <_printf_i+0x240>)
 800506c:	2778      	movs	r7, #120	; 0x78
 800506e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005072:	6823      	ldr	r3, [r4, #0]
 8005074:	6829      	ldr	r1, [r5, #0]
 8005076:	061f      	lsls	r7, r3, #24
 8005078:	f851 6b04 	ldr.w	r6, [r1], #4
 800507c:	d402      	bmi.n	8005084 <_printf_i+0x18c>
 800507e:	065f      	lsls	r7, r3, #25
 8005080:	bf48      	it	mi
 8005082:	b2b6      	uxthmi	r6, r6
 8005084:	07df      	lsls	r7, r3, #31
 8005086:	bf48      	it	mi
 8005088:	f043 0320 	orrmi.w	r3, r3, #32
 800508c:	6029      	str	r1, [r5, #0]
 800508e:	bf48      	it	mi
 8005090:	6023      	strmi	r3, [r4, #0]
 8005092:	b91e      	cbnz	r6, 800509c <_printf_i+0x1a4>
 8005094:	6823      	ldr	r3, [r4, #0]
 8005096:	f023 0320 	bic.w	r3, r3, #32
 800509a:	6023      	str	r3, [r4, #0]
 800509c:	2310      	movs	r3, #16
 800509e:	e7a7      	b.n	8004ff0 <_printf_i+0xf8>
 80050a0:	4824      	ldr	r0, [pc, #144]	; (8005134 <_printf_i+0x23c>)
 80050a2:	e7e4      	b.n	800506e <_printf_i+0x176>
 80050a4:	4615      	mov	r5, r2
 80050a6:	e7bd      	b.n	8005024 <_printf_i+0x12c>
 80050a8:	682b      	ldr	r3, [r5, #0]
 80050aa:	6826      	ldr	r6, [r4, #0]
 80050ac:	6961      	ldr	r1, [r4, #20]
 80050ae:	1d18      	adds	r0, r3, #4
 80050b0:	6028      	str	r0, [r5, #0]
 80050b2:	0635      	lsls	r5, r6, #24
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	d501      	bpl.n	80050bc <_printf_i+0x1c4>
 80050b8:	6019      	str	r1, [r3, #0]
 80050ba:	e002      	b.n	80050c2 <_printf_i+0x1ca>
 80050bc:	0670      	lsls	r0, r6, #25
 80050be:	d5fb      	bpl.n	80050b8 <_printf_i+0x1c0>
 80050c0:	8019      	strh	r1, [r3, #0]
 80050c2:	2300      	movs	r3, #0
 80050c4:	6123      	str	r3, [r4, #16]
 80050c6:	4615      	mov	r5, r2
 80050c8:	e7bc      	b.n	8005044 <_printf_i+0x14c>
 80050ca:	682b      	ldr	r3, [r5, #0]
 80050cc:	1d1a      	adds	r2, r3, #4
 80050ce:	602a      	str	r2, [r5, #0]
 80050d0:	681d      	ldr	r5, [r3, #0]
 80050d2:	6862      	ldr	r2, [r4, #4]
 80050d4:	2100      	movs	r1, #0
 80050d6:	4628      	mov	r0, r5
 80050d8:	f7fb f87a 	bl	80001d0 <memchr>
 80050dc:	b108      	cbz	r0, 80050e2 <_printf_i+0x1ea>
 80050de:	1b40      	subs	r0, r0, r5
 80050e0:	6060      	str	r0, [r4, #4]
 80050e2:	6863      	ldr	r3, [r4, #4]
 80050e4:	6123      	str	r3, [r4, #16]
 80050e6:	2300      	movs	r3, #0
 80050e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050ec:	e7aa      	b.n	8005044 <_printf_i+0x14c>
 80050ee:	6923      	ldr	r3, [r4, #16]
 80050f0:	462a      	mov	r2, r5
 80050f2:	4649      	mov	r1, r9
 80050f4:	4640      	mov	r0, r8
 80050f6:	47d0      	blx	sl
 80050f8:	3001      	adds	r0, #1
 80050fa:	d0ad      	beq.n	8005058 <_printf_i+0x160>
 80050fc:	6823      	ldr	r3, [r4, #0]
 80050fe:	079b      	lsls	r3, r3, #30
 8005100:	d413      	bmi.n	800512a <_printf_i+0x232>
 8005102:	68e0      	ldr	r0, [r4, #12]
 8005104:	9b03      	ldr	r3, [sp, #12]
 8005106:	4298      	cmp	r0, r3
 8005108:	bfb8      	it	lt
 800510a:	4618      	movlt	r0, r3
 800510c:	e7a6      	b.n	800505c <_printf_i+0x164>
 800510e:	2301      	movs	r3, #1
 8005110:	4632      	mov	r2, r6
 8005112:	4649      	mov	r1, r9
 8005114:	4640      	mov	r0, r8
 8005116:	47d0      	blx	sl
 8005118:	3001      	adds	r0, #1
 800511a:	d09d      	beq.n	8005058 <_printf_i+0x160>
 800511c:	3501      	adds	r5, #1
 800511e:	68e3      	ldr	r3, [r4, #12]
 8005120:	9903      	ldr	r1, [sp, #12]
 8005122:	1a5b      	subs	r3, r3, r1
 8005124:	42ab      	cmp	r3, r5
 8005126:	dcf2      	bgt.n	800510e <_printf_i+0x216>
 8005128:	e7eb      	b.n	8005102 <_printf_i+0x20a>
 800512a:	2500      	movs	r5, #0
 800512c:	f104 0619 	add.w	r6, r4, #25
 8005130:	e7f5      	b.n	800511e <_printf_i+0x226>
 8005132:	bf00      	nop
 8005134:	08005622 	.word	0x08005622
 8005138:	08005633 	.word	0x08005633

0800513c <__sflush_r>:
 800513c:	898a      	ldrh	r2, [r1, #12]
 800513e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005142:	4605      	mov	r5, r0
 8005144:	0710      	lsls	r0, r2, #28
 8005146:	460c      	mov	r4, r1
 8005148:	d458      	bmi.n	80051fc <__sflush_r+0xc0>
 800514a:	684b      	ldr	r3, [r1, #4]
 800514c:	2b00      	cmp	r3, #0
 800514e:	dc05      	bgt.n	800515c <__sflush_r+0x20>
 8005150:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005152:	2b00      	cmp	r3, #0
 8005154:	dc02      	bgt.n	800515c <__sflush_r+0x20>
 8005156:	2000      	movs	r0, #0
 8005158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800515c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800515e:	2e00      	cmp	r6, #0
 8005160:	d0f9      	beq.n	8005156 <__sflush_r+0x1a>
 8005162:	2300      	movs	r3, #0
 8005164:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005168:	682f      	ldr	r7, [r5, #0]
 800516a:	6a21      	ldr	r1, [r4, #32]
 800516c:	602b      	str	r3, [r5, #0]
 800516e:	d032      	beq.n	80051d6 <__sflush_r+0x9a>
 8005170:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005172:	89a3      	ldrh	r3, [r4, #12]
 8005174:	075a      	lsls	r2, r3, #29
 8005176:	d505      	bpl.n	8005184 <__sflush_r+0x48>
 8005178:	6863      	ldr	r3, [r4, #4]
 800517a:	1ac0      	subs	r0, r0, r3
 800517c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800517e:	b10b      	cbz	r3, 8005184 <__sflush_r+0x48>
 8005180:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005182:	1ac0      	subs	r0, r0, r3
 8005184:	2300      	movs	r3, #0
 8005186:	4602      	mov	r2, r0
 8005188:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800518a:	6a21      	ldr	r1, [r4, #32]
 800518c:	4628      	mov	r0, r5
 800518e:	47b0      	blx	r6
 8005190:	1c43      	adds	r3, r0, #1
 8005192:	89a3      	ldrh	r3, [r4, #12]
 8005194:	d106      	bne.n	80051a4 <__sflush_r+0x68>
 8005196:	6829      	ldr	r1, [r5, #0]
 8005198:	291d      	cmp	r1, #29
 800519a:	d82b      	bhi.n	80051f4 <__sflush_r+0xb8>
 800519c:	4a29      	ldr	r2, [pc, #164]	; (8005244 <__sflush_r+0x108>)
 800519e:	410a      	asrs	r2, r1
 80051a0:	07d6      	lsls	r6, r2, #31
 80051a2:	d427      	bmi.n	80051f4 <__sflush_r+0xb8>
 80051a4:	2200      	movs	r2, #0
 80051a6:	6062      	str	r2, [r4, #4]
 80051a8:	04d9      	lsls	r1, r3, #19
 80051aa:	6922      	ldr	r2, [r4, #16]
 80051ac:	6022      	str	r2, [r4, #0]
 80051ae:	d504      	bpl.n	80051ba <__sflush_r+0x7e>
 80051b0:	1c42      	adds	r2, r0, #1
 80051b2:	d101      	bne.n	80051b8 <__sflush_r+0x7c>
 80051b4:	682b      	ldr	r3, [r5, #0]
 80051b6:	b903      	cbnz	r3, 80051ba <__sflush_r+0x7e>
 80051b8:	6560      	str	r0, [r4, #84]	; 0x54
 80051ba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80051bc:	602f      	str	r7, [r5, #0]
 80051be:	2900      	cmp	r1, #0
 80051c0:	d0c9      	beq.n	8005156 <__sflush_r+0x1a>
 80051c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80051c6:	4299      	cmp	r1, r3
 80051c8:	d002      	beq.n	80051d0 <__sflush_r+0x94>
 80051ca:	4628      	mov	r0, r5
 80051cc:	f7ff fbd6 	bl	800497c <_free_r>
 80051d0:	2000      	movs	r0, #0
 80051d2:	6360      	str	r0, [r4, #52]	; 0x34
 80051d4:	e7c0      	b.n	8005158 <__sflush_r+0x1c>
 80051d6:	2301      	movs	r3, #1
 80051d8:	4628      	mov	r0, r5
 80051da:	47b0      	blx	r6
 80051dc:	1c41      	adds	r1, r0, #1
 80051de:	d1c8      	bne.n	8005172 <__sflush_r+0x36>
 80051e0:	682b      	ldr	r3, [r5, #0]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d0c5      	beq.n	8005172 <__sflush_r+0x36>
 80051e6:	2b1d      	cmp	r3, #29
 80051e8:	d001      	beq.n	80051ee <__sflush_r+0xb2>
 80051ea:	2b16      	cmp	r3, #22
 80051ec:	d101      	bne.n	80051f2 <__sflush_r+0xb6>
 80051ee:	602f      	str	r7, [r5, #0]
 80051f0:	e7b1      	b.n	8005156 <__sflush_r+0x1a>
 80051f2:	89a3      	ldrh	r3, [r4, #12]
 80051f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80051f8:	81a3      	strh	r3, [r4, #12]
 80051fa:	e7ad      	b.n	8005158 <__sflush_r+0x1c>
 80051fc:	690f      	ldr	r7, [r1, #16]
 80051fe:	2f00      	cmp	r7, #0
 8005200:	d0a9      	beq.n	8005156 <__sflush_r+0x1a>
 8005202:	0793      	lsls	r3, r2, #30
 8005204:	680e      	ldr	r6, [r1, #0]
 8005206:	bf08      	it	eq
 8005208:	694b      	ldreq	r3, [r1, #20]
 800520a:	600f      	str	r7, [r1, #0]
 800520c:	bf18      	it	ne
 800520e:	2300      	movne	r3, #0
 8005210:	eba6 0807 	sub.w	r8, r6, r7
 8005214:	608b      	str	r3, [r1, #8]
 8005216:	f1b8 0f00 	cmp.w	r8, #0
 800521a:	dd9c      	ble.n	8005156 <__sflush_r+0x1a>
 800521c:	6a21      	ldr	r1, [r4, #32]
 800521e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005220:	4643      	mov	r3, r8
 8005222:	463a      	mov	r2, r7
 8005224:	4628      	mov	r0, r5
 8005226:	47b0      	blx	r6
 8005228:	2800      	cmp	r0, #0
 800522a:	dc06      	bgt.n	800523a <__sflush_r+0xfe>
 800522c:	89a3      	ldrh	r3, [r4, #12]
 800522e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005232:	81a3      	strh	r3, [r4, #12]
 8005234:	f04f 30ff 	mov.w	r0, #4294967295
 8005238:	e78e      	b.n	8005158 <__sflush_r+0x1c>
 800523a:	4407      	add	r7, r0
 800523c:	eba8 0800 	sub.w	r8, r8, r0
 8005240:	e7e9      	b.n	8005216 <__sflush_r+0xda>
 8005242:	bf00      	nop
 8005244:	dfbffffe 	.word	0xdfbffffe

08005248 <_fflush_r>:
 8005248:	b538      	push	{r3, r4, r5, lr}
 800524a:	690b      	ldr	r3, [r1, #16]
 800524c:	4605      	mov	r5, r0
 800524e:	460c      	mov	r4, r1
 8005250:	b913      	cbnz	r3, 8005258 <_fflush_r+0x10>
 8005252:	2500      	movs	r5, #0
 8005254:	4628      	mov	r0, r5
 8005256:	bd38      	pop	{r3, r4, r5, pc}
 8005258:	b118      	cbz	r0, 8005262 <_fflush_r+0x1a>
 800525a:	6a03      	ldr	r3, [r0, #32]
 800525c:	b90b      	cbnz	r3, 8005262 <_fflush_r+0x1a>
 800525e:	f7ff f987 	bl	8004570 <__sinit>
 8005262:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d0f3      	beq.n	8005252 <_fflush_r+0xa>
 800526a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800526c:	07d0      	lsls	r0, r2, #31
 800526e:	d404      	bmi.n	800527a <_fflush_r+0x32>
 8005270:	0599      	lsls	r1, r3, #22
 8005272:	d402      	bmi.n	800527a <_fflush_r+0x32>
 8005274:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005276:	f7ff fb7e 	bl	8004976 <__retarget_lock_acquire_recursive>
 800527a:	4628      	mov	r0, r5
 800527c:	4621      	mov	r1, r4
 800527e:	f7ff ff5d 	bl	800513c <__sflush_r>
 8005282:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005284:	07da      	lsls	r2, r3, #31
 8005286:	4605      	mov	r5, r0
 8005288:	d4e4      	bmi.n	8005254 <_fflush_r+0xc>
 800528a:	89a3      	ldrh	r3, [r4, #12]
 800528c:	059b      	lsls	r3, r3, #22
 800528e:	d4e1      	bmi.n	8005254 <_fflush_r+0xc>
 8005290:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005292:	f7ff fb71 	bl	8004978 <__retarget_lock_release_recursive>
 8005296:	e7dd      	b.n	8005254 <_fflush_r+0xc>

08005298 <__swhatbuf_r>:
 8005298:	b570      	push	{r4, r5, r6, lr}
 800529a:	460c      	mov	r4, r1
 800529c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052a0:	2900      	cmp	r1, #0
 80052a2:	b096      	sub	sp, #88	; 0x58
 80052a4:	4615      	mov	r5, r2
 80052a6:	461e      	mov	r6, r3
 80052a8:	da0d      	bge.n	80052c6 <__swhatbuf_r+0x2e>
 80052aa:	89a3      	ldrh	r3, [r4, #12]
 80052ac:	f013 0f80 	tst.w	r3, #128	; 0x80
 80052b0:	f04f 0100 	mov.w	r1, #0
 80052b4:	bf0c      	ite	eq
 80052b6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80052ba:	2340      	movne	r3, #64	; 0x40
 80052bc:	2000      	movs	r0, #0
 80052be:	6031      	str	r1, [r6, #0]
 80052c0:	602b      	str	r3, [r5, #0]
 80052c2:	b016      	add	sp, #88	; 0x58
 80052c4:	bd70      	pop	{r4, r5, r6, pc}
 80052c6:	466a      	mov	r2, sp
 80052c8:	f000 f862 	bl	8005390 <_fstat_r>
 80052cc:	2800      	cmp	r0, #0
 80052ce:	dbec      	blt.n	80052aa <__swhatbuf_r+0x12>
 80052d0:	9901      	ldr	r1, [sp, #4]
 80052d2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80052d6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80052da:	4259      	negs	r1, r3
 80052dc:	4159      	adcs	r1, r3
 80052de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80052e2:	e7eb      	b.n	80052bc <__swhatbuf_r+0x24>

080052e4 <__smakebuf_r>:
 80052e4:	898b      	ldrh	r3, [r1, #12]
 80052e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80052e8:	079d      	lsls	r5, r3, #30
 80052ea:	4606      	mov	r6, r0
 80052ec:	460c      	mov	r4, r1
 80052ee:	d507      	bpl.n	8005300 <__smakebuf_r+0x1c>
 80052f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80052f4:	6023      	str	r3, [r4, #0]
 80052f6:	6123      	str	r3, [r4, #16]
 80052f8:	2301      	movs	r3, #1
 80052fa:	6163      	str	r3, [r4, #20]
 80052fc:	b002      	add	sp, #8
 80052fe:	bd70      	pop	{r4, r5, r6, pc}
 8005300:	ab01      	add	r3, sp, #4
 8005302:	466a      	mov	r2, sp
 8005304:	f7ff ffc8 	bl	8005298 <__swhatbuf_r>
 8005308:	9900      	ldr	r1, [sp, #0]
 800530a:	4605      	mov	r5, r0
 800530c:	4630      	mov	r0, r6
 800530e:	f7ff fba1 	bl	8004a54 <_malloc_r>
 8005312:	b948      	cbnz	r0, 8005328 <__smakebuf_r+0x44>
 8005314:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005318:	059a      	lsls	r2, r3, #22
 800531a:	d4ef      	bmi.n	80052fc <__smakebuf_r+0x18>
 800531c:	f023 0303 	bic.w	r3, r3, #3
 8005320:	f043 0302 	orr.w	r3, r3, #2
 8005324:	81a3      	strh	r3, [r4, #12]
 8005326:	e7e3      	b.n	80052f0 <__smakebuf_r+0xc>
 8005328:	89a3      	ldrh	r3, [r4, #12]
 800532a:	6020      	str	r0, [r4, #0]
 800532c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005330:	81a3      	strh	r3, [r4, #12]
 8005332:	9b00      	ldr	r3, [sp, #0]
 8005334:	6163      	str	r3, [r4, #20]
 8005336:	9b01      	ldr	r3, [sp, #4]
 8005338:	6120      	str	r0, [r4, #16]
 800533a:	b15b      	cbz	r3, 8005354 <__smakebuf_r+0x70>
 800533c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005340:	4630      	mov	r0, r6
 8005342:	f000 f837 	bl	80053b4 <_isatty_r>
 8005346:	b128      	cbz	r0, 8005354 <__smakebuf_r+0x70>
 8005348:	89a3      	ldrh	r3, [r4, #12]
 800534a:	f023 0303 	bic.w	r3, r3, #3
 800534e:	f043 0301 	orr.w	r3, r3, #1
 8005352:	81a3      	strh	r3, [r4, #12]
 8005354:	89a3      	ldrh	r3, [r4, #12]
 8005356:	431d      	orrs	r5, r3
 8005358:	81a5      	strh	r5, [r4, #12]
 800535a:	e7cf      	b.n	80052fc <__smakebuf_r+0x18>

0800535c <memmove>:
 800535c:	4288      	cmp	r0, r1
 800535e:	b510      	push	{r4, lr}
 8005360:	eb01 0402 	add.w	r4, r1, r2
 8005364:	d902      	bls.n	800536c <memmove+0x10>
 8005366:	4284      	cmp	r4, r0
 8005368:	4623      	mov	r3, r4
 800536a:	d807      	bhi.n	800537c <memmove+0x20>
 800536c:	1e43      	subs	r3, r0, #1
 800536e:	42a1      	cmp	r1, r4
 8005370:	d008      	beq.n	8005384 <memmove+0x28>
 8005372:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005376:	f803 2f01 	strb.w	r2, [r3, #1]!
 800537a:	e7f8      	b.n	800536e <memmove+0x12>
 800537c:	4402      	add	r2, r0
 800537e:	4601      	mov	r1, r0
 8005380:	428a      	cmp	r2, r1
 8005382:	d100      	bne.n	8005386 <memmove+0x2a>
 8005384:	bd10      	pop	{r4, pc}
 8005386:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800538a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800538e:	e7f7      	b.n	8005380 <memmove+0x24>

08005390 <_fstat_r>:
 8005390:	b538      	push	{r3, r4, r5, lr}
 8005392:	4d07      	ldr	r5, [pc, #28]	; (80053b0 <_fstat_r+0x20>)
 8005394:	2300      	movs	r3, #0
 8005396:	4604      	mov	r4, r0
 8005398:	4608      	mov	r0, r1
 800539a:	4611      	mov	r1, r2
 800539c:	602b      	str	r3, [r5, #0]
 800539e:	f7fb fc7e 	bl	8000c9e <_fstat>
 80053a2:	1c43      	adds	r3, r0, #1
 80053a4:	d102      	bne.n	80053ac <_fstat_r+0x1c>
 80053a6:	682b      	ldr	r3, [r5, #0]
 80053a8:	b103      	cbz	r3, 80053ac <_fstat_r+0x1c>
 80053aa:	6023      	str	r3, [r4, #0]
 80053ac:	bd38      	pop	{r3, r4, r5, pc}
 80053ae:	bf00      	nop
 80053b0:	200003b0 	.word	0x200003b0

080053b4 <_isatty_r>:
 80053b4:	b538      	push	{r3, r4, r5, lr}
 80053b6:	4d06      	ldr	r5, [pc, #24]	; (80053d0 <_isatty_r+0x1c>)
 80053b8:	2300      	movs	r3, #0
 80053ba:	4604      	mov	r4, r0
 80053bc:	4608      	mov	r0, r1
 80053be:	602b      	str	r3, [r5, #0]
 80053c0:	f7fb fc7d 	bl	8000cbe <_isatty>
 80053c4:	1c43      	adds	r3, r0, #1
 80053c6:	d102      	bne.n	80053ce <_isatty_r+0x1a>
 80053c8:	682b      	ldr	r3, [r5, #0]
 80053ca:	b103      	cbz	r3, 80053ce <_isatty_r+0x1a>
 80053cc:	6023      	str	r3, [r4, #0]
 80053ce:	bd38      	pop	{r3, r4, r5, pc}
 80053d0:	200003b0 	.word	0x200003b0

080053d4 <_sbrk_r>:
 80053d4:	b538      	push	{r3, r4, r5, lr}
 80053d6:	4d06      	ldr	r5, [pc, #24]	; (80053f0 <_sbrk_r+0x1c>)
 80053d8:	2300      	movs	r3, #0
 80053da:	4604      	mov	r4, r0
 80053dc:	4608      	mov	r0, r1
 80053de:	602b      	str	r3, [r5, #0]
 80053e0:	f7fb fc86 	bl	8000cf0 <_sbrk>
 80053e4:	1c43      	adds	r3, r0, #1
 80053e6:	d102      	bne.n	80053ee <_sbrk_r+0x1a>
 80053e8:	682b      	ldr	r3, [r5, #0]
 80053ea:	b103      	cbz	r3, 80053ee <_sbrk_r+0x1a>
 80053ec:	6023      	str	r3, [r4, #0]
 80053ee:	bd38      	pop	{r3, r4, r5, pc}
 80053f0:	200003b0 	.word	0x200003b0

080053f4 <memcpy>:
 80053f4:	440a      	add	r2, r1
 80053f6:	4291      	cmp	r1, r2
 80053f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80053fc:	d100      	bne.n	8005400 <memcpy+0xc>
 80053fe:	4770      	bx	lr
 8005400:	b510      	push	{r4, lr}
 8005402:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005406:	f803 4f01 	strb.w	r4, [r3, #1]!
 800540a:	4291      	cmp	r1, r2
 800540c:	d1f9      	bne.n	8005402 <memcpy+0xe>
 800540e:	bd10      	pop	{r4, pc}

08005410 <_realloc_r>:
 8005410:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005414:	4680      	mov	r8, r0
 8005416:	4614      	mov	r4, r2
 8005418:	460e      	mov	r6, r1
 800541a:	b921      	cbnz	r1, 8005426 <_realloc_r+0x16>
 800541c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005420:	4611      	mov	r1, r2
 8005422:	f7ff bb17 	b.w	8004a54 <_malloc_r>
 8005426:	b92a      	cbnz	r2, 8005434 <_realloc_r+0x24>
 8005428:	f7ff faa8 	bl	800497c <_free_r>
 800542c:	4625      	mov	r5, r4
 800542e:	4628      	mov	r0, r5
 8005430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005434:	f000 f81b 	bl	800546e <_malloc_usable_size_r>
 8005438:	4284      	cmp	r4, r0
 800543a:	4607      	mov	r7, r0
 800543c:	d802      	bhi.n	8005444 <_realloc_r+0x34>
 800543e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005442:	d812      	bhi.n	800546a <_realloc_r+0x5a>
 8005444:	4621      	mov	r1, r4
 8005446:	4640      	mov	r0, r8
 8005448:	f7ff fb04 	bl	8004a54 <_malloc_r>
 800544c:	4605      	mov	r5, r0
 800544e:	2800      	cmp	r0, #0
 8005450:	d0ed      	beq.n	800542e <_realloc_r+0x1e>
 8005452:	42bc      	cmp	r4, r7
 8005454:	4622      	mov	r2, r4
 8005456:	4631      	mov	r1, r6
 8005458:	bf28      	it	cs
 800545a:	463a      	movcs	r2, r7
 800545c:	f7ff ffca 	bl	80053f4 <memcpy>
 8005460:	4631      	mov	r1, r6
 8005462:	4640      	mov	r0, r8
 8005464:	f7ff fa8a 	bl	800497c <_free_r>
 8005468:	e7e1      	b.n	800542e <_realloc_r+0x1e>
 800546a:	4635      	mov	r5, r6
 800546c:	e7df      	b.n	800542e <_realloc_r+0x1e>

0800546e <_malloc_usable_size_r>:
 800546e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005472:	1f18      	subs	r0, r3, #4
 8005474:	2b00      	cmp	r3, #0
 8005476:	bfbc      	itt	lt
 8005478:	580b      	ldrlt	r3, [r1, r0]
 800547a:	18c0      	addlt	r0, r0, r3
 800547c:	4770      	bx	lr
	...

08005480 <_init>:
 8005480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005482:	bf00      	nop
 8005484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005486:	bc08      	pop	{r3}
 8005488:	469e      	mov	lr, r3
 800548a:	4770      	bx	lr

0800548c <_fini>:
 800548c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800548e:	bf00      	nop
 8005490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005492:	bc08      	pop	{r3}
 8005494:	469e      	mov	lr, r3
 8005496:	4770      	bx	lr
