[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   3850       tick       3455249       1541348       1490162       3455249 
      2   3850       tick       5536404       2587624       2567557       5536404 
      3   3850       tick       5349024       2500302       2484000       5349024 
      4   3850       tick       5315451       2485201       2464022       5315451 
      5   3850       tick       5341739       2494495       2477208       5341739 
      6   3850       tick       5320751       2488075       2465519       5320751 
      7   3850       tick       5294251       2474507       2453352       5294251 
      8   3850       tick       5369718       2509579       2488802       5369718 
      9   3850       tick       5334469       2493279       2477315       5334469 
     10   3850       tick       5326693       2491906       2475959       5326693 
     11   3850       tick       5337707       2494856       2477956       5337707 
     12   3850       tick       5318731       2490243       2471950       5318731 
     13   3850       tick       5332390       2493604       2477292       5332390 
     14   3850       tick       5332181       2491915       2472963       5332181 
     15   3850       tick       5331117       2492742       2474943       5331117 
     16   3850       tick       5323352       2488936       2466931       5323352 
     17   3850       tick       5330087       2490678       2457860       5330087 
     18   3850       tick       5185908       2425046       2380892       5185908 
     19   3850       exit       2459465       1148875       1128825       2459465 
