{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731456902620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731456902620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 18:15:02 2024 " "Processing started: Tue Nov 12 18:15:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731456902620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456902620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA-MCHPRS -c FPGA-MCHPRS " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA-MCHPRS -c FPGA-MCHPRS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456902620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731456902979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731456902979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/components.v 2 2 " "Found 2 design units, including 2 entities, in source file verilog/components.v" { { "Info" "ISGN_ENTITY_NAME" "1 repeater " "Found entity 1: repeater" {  } { { "Verilog/components.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/components.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456908345 ""} { "Info" "ISGN_ENTITY_NAME" "2 torch " "Found entity 2: torch" {  } { { "Verilog/components.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/components.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456908345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456908345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sevseg_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sevseg_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevseg_dec " "Found entity 1: sevseg_dec" {  } { { "Verilog/sevseg_dec.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/sevseg_dec.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456908347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456908347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/top.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456908349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456908349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "Verilog/clk_div.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/clk_div.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456908350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456908350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fclk.v 1 1 " "Found 1 design units, including 1 entities, in source file fclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fclk " "Found entity 1: fclk" {  } { { "fclk.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/fclk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456908351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456908351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fclk/fclk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file fclk/fclk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 fclk_0002 " "Found entity 1: fclk_0002" {  } { { "fclk/fclk_0002.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/fclk/fclk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456908353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456908353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramtest.v 1 1 " "Found 1 design units, including 1 entities, in source file ramtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramtest " "Found entity 1: ramtest" {  } { { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456908354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456908354 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731456908392 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_seg top.v(6) " "Output port \"o_seg\" at top.v(6) has no driver" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731456908398 "|top"}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin i_switches 1 10 " "Ignored chip_pin synthesis attribute for port \"i_switches\" because the synthesis attribute's pin assignment list contains 1 assignment(s), which does not match port width of 10 bit(s)" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 3 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1731456908398 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin i_buttons 1 4 " "Ignored chip_pin synthesis attribute for port \"i_buttons\" because the synthesis attribute's pin assignment list contains 1 assignment(s), which does not match port width of 4 bit(s)" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 4 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1731456908398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fclk fclk:fclk " "Elaborating entity \"fclk\" for hierarchy \"fclk:fclk\"" {  } { { "Verilog/top.v" "fclk" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456908403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fclk_0002 fclk:fclk\|fclk_0002:fclk_inst " "Elaborating entity \"fclk_0002\" for hierarchy \"fclk:fclk\|fclk_0002:fclk_inst\"" {  } { { "fclk.v" "fclk_inst" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/fclk.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456908404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i\"" {  } { { "fclk/fclk_0002.v" "altera_pll_i" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/fclk/fclk_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456908427 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731456908428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i\"" {  } { { "fclk/fclk_0002.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/fclk/fclk_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456908428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"fclk:fclk\|fclk_0002:fclk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 200.000000 MHz " "Parameter \"output_clock_frequency0\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908428 ""}  } { { "fclk/fclk_0002.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/fclk/fclk_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731456908428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramtest ramtest:test " "Elaborating entity \"ramtest\" for hierarchy \"ramtest:test\"" {  } { { "Verilog/top.v" "test" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456908433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramtest:test\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramtest:test\|altsyncram:altsyncram_component\"" {  } { { "ramtest.v" "altsyncram_component" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456908461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramtest:test\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramtest:test\|altsyncram:altsyncram_component\"" {  } { { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456908461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramtest:test\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramtest:test\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731456908461 ""}  } { { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731456908461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2nn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2nn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2nn1 " "Found entity 1: altsyncram_2nn1" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456908498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456908498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2nn1 ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated " "Elaborating entity \"altsyncram_2nn1\" for hierarchy \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456908498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456908528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456908528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_2nn1.tdf" "decode3" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456908528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456908556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456908556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_2nn1.tdf" "rden_decode" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456908556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731456908585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456908585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|mux_tfb:mux2 " "Elaborating entity \"mux_tfb\" for hierarchy \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|mux_tfb:mux2\"" {  } { { "db/altsyncram_2nn1.tdf" "mux2" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456908585 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a0 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a1 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a2 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a3 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a4 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a5 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a6 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a7 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a8 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a9 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a10 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a11 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a12 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a13 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a14 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a15 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a16 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a17 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a18 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a19 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a20 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a21 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a22 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a23 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a24 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a25 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a26 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a27 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a28 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a29 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a30 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a31 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a32 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a33 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a34 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a35 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a36 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a37 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a38 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 922 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a39 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a40 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a41 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a42 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1014 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a43 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1037 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a44 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1060 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a45 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a46 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a47 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a48 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a49 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a50 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a51 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a52 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a53 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a54 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a55 " "Synthesized away node \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456908644 "|top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a55"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1731456908644 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1731456908644 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "13 " "Ignored 13 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "13 " "Ignored 13 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1731456908718 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1731456908718 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1731456908843 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDs\[8\] GND " "Pin \"o_LEDs\[8\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731456908855 "|top|o_LEDs[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDs\[9\] GND " "Pin \"o_LEDs\[9\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731456908855 "|top|o_LEDs[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_seg\[0\] GND " "Pin \"o_seg\[0\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731456908855 "|top|o_seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_seg\[1\] GND " "Pin \"o_seg\[1\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731456908855 "|top|o_seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_seg\[2\] GND " "Pin \"o_seg\[2\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731456908855 "|top|o_seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_seg\[3\] GND " "Pin \"o_seg\[3\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731456908855 "|top|o_seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_seg\[4\] GND " "Pin \"o_seg\[4\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731456908855 "|top|o_seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_seg\[5\] GND " "Pin \"o_seg\[5\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731456908855 "|top|o_seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_seg\[6\] GND " "Pin \"o_seg\[6\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731456908855 "|top|o_seg[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731456908855 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"ramtest:test\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf" 1336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v" 86 0 0 } } { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 18 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456908863 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731456908976 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731456908976 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_buttons\[2\] " "No output dependent on input pin \"i_buttons\[2\]\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456909018 "|top|i_buttons[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_buttons\[3\] " "No output dependent on input pin \"i_buttons\[3\]\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731456909018 "|top|i_buttons[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1731456909018 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731456909018 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731456909018 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731456909018 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1731456909018 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731456909018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731456909035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 18:15:09 2024 " "Processing ended: Tue Nov 12 18:15:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731456909035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731456909035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731456909035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731456909035 ""}
