lantiq_ssc_writel	,	F_3
alloc_ordered_workqueue	,	F_70
LTQ_SPI_CON_RUEN	,	V_54
chip_select	,	V_73
spin_lock_init	,	F_67
tx_fifo_write	,	F_29
shift	,	V_105
of_match_device	,	F_52
LTQ_SPI_CON_REN	,	V_57
"gate"	,	L_13
dev	,	V_30
len	,	V_130
"abort error\n"	,	L_6
"num-cs"	,	L_15
gpio_is_valid	,	F_23
rx_fifo_size	,	V_14
spi_message	,	V_80
defined	,	F_63
"freq"	,	L_14
devm_spi_register_master	,	F_74
err_wq_destroy	,	V_184
lantiq_ssc_err_interrupt	,	F_36
cur_msg	,	V_125
rx_todo	,	V_103
rx_fifo_flush	,	F_11
tx_fifo_flush	,	F_12
brt	,	V_28
tx_fifo_free	,	F_8
LTQ_SPI_CON_LB	,	V_48
EIO	,	V_127
SPI_BPW_RANGE_MASK	,	F_68
completed	,	V_113
LTQ_SPI_WHBSTATE_SETMS	,	V_61
do_div	,	F_43
"Lantiq SSC SPI controller (Rev %i, TXFS %u, RXFS %u, DMA %u)\n"	,	L_17
SPI_CS_HIGH	,	V_79
tx8	,	V_89
rx_fifo_read_half_duplex	,	F_32
destroy_workqueue	,	F_75
LTQ_SPI_CON	,	V_36
LTQ_SPI_RXFCON_RXFLU	,	V_17
of_node	,	V_165
LTQ_SPI_STAT_TE	,	V_123
SPI_CPOL	,	V_42
device	,	V_141
spi_master_get_devdata	,	F_22
con_clr	,	V_39
tx_fifo_reset	,	F_10
IRQ_NONE	,	V_118
"transmit overflow error\n"	,	L_8
rx	,	V_102
lantiq_ssc_maskl	,	F_5
bm	,	V_33
tx_fifo_level	,	F_6
of_property_read_u32	,	F_66
transfer_one	,	V_172
num_chipselect	,	V_166
rx_fifo_reset	,	F_9
__raw_readl	,	F_2
typeof	,	F_42
INIT_WORK	,	F_72
stat	,	V_116
devm_ioremap_resource	,	F_57
set	,	V_7
u8	,	T_2
hw_enter_config_mode	,	F_13
fstat	,	V_8
irq	,	V_112
LTQ_SPI_TXFCON_TXFITL_S	,	V_19
LTQ_SPI_CON_IDLE	,	V_44
spi_device	,	V_68
"receive overflow error\n"	,	L_7
rx_fifo_level	,	F_7
spi_clk	,	V_27
cs	,	V_72
spidev	,	V_69
hw_setup_bits_per_word	,	F_18
t	,	V_83
rxreq_max	,	V_110
jiffies	,	V_134
clk_get_fpi	,	F_64
platform_device	,	V_139
tx_buf	,	V_86
tx	,	V_95
"using internal chipselect %u\n"	,	L_2
con_set	,	V_38
LTQ_SPI_CON_TEN	,	V_56
dev_dbg	,	F_17
LTQ_SPI_WHBSTATE_CLR_ERRORS	,	V_53
LTQ_SPI_STAT	,	V_106
LTQ_SPI_CLC_RMC_S	,	V_51
cs_gpio	,	V_75
lantiq_ssc_setup	,	F_21
max_speed_hz	,	V_26
SPI_LOOP	,	V_47
LTQ_SPI_CON_RXOFF	,	V_59
tx_irq	,	V_148
reg	,	V_3
LTQ_SPI_WHBSTATE	,	V_24
LTQ_SPI_RXFCON_RXFITL_S	,	V_15
res	,	V_143
"failed to register spi_master\n"	,	L_18
hw_setup_speed_hz	,	F_15
fgpo	,	V_137
clk_get_rate	,	F_16
"base-cs"	,	L_16
lantiq_ssc_xmit_interrupt	,	F_34
spin_unlock_irqrestore	,	F_39
base_cs	,	V_76
rx8	,	V_97
"transmit underflow error\n"	,	L_5
handle_err	,	V_169
lantiq_ssc_hwcfg	,	V_49
platform_get_resource	,	F_53
work_struct	,	V_131
lantiq_ssc_prepare_message	,	F_25
LTQ_SPI_RXREQ	,	V_111
LTQ_SPI_STAT_RUE	,	V_119
err_clk_put	,	V_175
LTQ_SPI_CON_BM_S	,	V_34
prepare_message	,	V_170
lantiq_ssc_spi	,	V_1
timeout	,	V_132
SPI_BPW_MASK	,	F_69
dev_err	,	F_24
LTQ_SPI_RX_IRQ_NAME	,	V_157
LTQ_SPI_CON_HB	,	V_46
LTQ_SPI_RXFCON_RXFEN	,	V_16
wq	,	V_88
end	,	V_133
of_device_id	,	V_144
LTQ_SPI_FGPO_SETOUTN_S	,	V_138
rx16	,	V_98
LTQ_SPI_CLC	,	V_52
devm_clk_get	,	F_61
LTQ_SPI_RB	,	V_101
spi_finalize_current_transfer	,	F_45
rxreq	,	V_109
clk_disable_unprepare	,	F_77
message	,	V_81
LTQ_SPI_STAT_RXBV_M	,	V_107
LTQ_SPI_CON_BM_M	,	V_35
"chipselect %i too small (min %i)\n"	,	L_3
flush_workqueue	,	F_28
speed_hz	,	V_84
LTQ_SPI_STAT_RXBV_S	,	V_108
LTQ_SPI_TXFCON_TXFLU	,	V_21
setup	,	V_167
ENOMEM	,	V_160
LTQ_SPI_WHBSTATE_CLREN	,	V_23
hwcfg	,	V_50
LTQ_SPI_STAT_BSY	,	V_135
dev_info	,	F_73
fpi_clk	,	V_29
lantiq_ssc_match	,	V_154
spi_master_put	,	F_78
LTQ_SPI_IRNEN	,	V_67
rx32	,	V_99
LTQ_SPI_FSTAT	,	V_9
SPI_MODE_0	,	V_60
LTQ_SPI_GPOCON_ISCSBN_S	,	V_78
LTQ_SPI_GPOCON	,	V_62
spi_master	,	V_70
LTQ_SPI_STAT_ME	,	V_124
LTQ_SPI_ID_TXFS_M	,	V_177
enable	,	V_136
clk_put	,	F_76
SPI_CPHA	,	V_40
lock	,	V_129
id	,	V_150
LTQ_SPI_ERR_IRQ_NAME	,	V_159
val	,	V_5
"spi_clk %u, max_speed_hz %u, brt %u\n"	,	L_1
rx_fifo_read_full_duplex	,	F_31
work	,	V_115
clr	,	V_6
LTQ_SPI_TB	,	V_96
LTQ_SPI_WHBSTATE_SETEN	,	V_25
rxbv	,	V_104
IRQ_HANDLED	,	V_114
LTQ_SPI_ID_TXFS_S	,	V_178
rx_request	,	F_33
LTQ_SPI_ID_CFG_S	,	V_182
LTQ_SPI_TXFCON	,	V_22
gpocon	,	V_74
LTQ_SPI_ID_CFG_M	,	V_181
err_clk_disable	,	V_164
status	,	V_126
LTQ_SPI_RXFCON	,	V_18
unprepare_message	,	V_171
LTQ_SPI_STAT_TUE	,	V_120
LTQ_SPI_ID_RXFS_S	,	V_180
flags	,	V_128
lantiq_ssc_probe	,	F_51
__raw_writel	,	F_4
mode_bits	,	V_173
bits_per_word	,	V_32
u16	,	T_3
cond_resched	,	F_46
clk_prepare_enable	,	F_62
err_irq	,	V_149
LTQ_SPI_STAT_ERRORS	,	V_117
err	,	V_146
platform_get_irq_byname	,	F_54
hw_enter_active_mode	,	F_14
rx_fill	,	V_100
set_cs	,	V_168
hw_setup_clock_mode	,	F_19
EINVAL	,	V_77
irnen_r	,	V_65
irnen_t	,	V_64
LTQ_SPI_ID_RXFS_M	,	V_179
lantiq_ssc_bussy_work	,	F_40
lantiq_ssc_set_cs	,	F_49
err_master_put	,	V_161
con	,	V_85
data	,	V_92
mode	,	V_37
pdev	,	V_140
num_cs	,	V_153
u32	,	T_1
lantiq_ssc_readl	,	F_1
LTQ_SPI_TXFCON_TXFEN	,	V_20
"mode error\n"	,	L_9
time_after_eq	,	F_47
lantiq_ssc_transfer_one	,	F_50
LTQ_SPI_TX_IRQ_NAME	,	V_158
tx16	,	V_90
LTQ_SPI_FSTAT_TXFFL_M	,	V_10
resource	,	V_142
LTQ_SPI_FSTAT_TXFFL_S	,	V_11
spi_transfer	,	V_82
LTQ_SPI_CON_TXOFF	,	V_58
tx_todo	,	V_94
lantiq_ssc_hw_init	,	F_20
LTQ_SPI_CON_PH	,	V_41
rx_buf	,	V_87
spi	,	V_2
PTR_ERR	,	F_59
revision	,	V_152
tx_fifo_size	,	V_13
CONFIG_LANTIQ	,	V_162
"failed to get resources\n"	,	L_11
spin_lock_irqsave	,	F_38
LTQ_SPI_IRNEN_E	,	V_66
supports_dma	,	V_151
transfer_start	,	F_37
rx_irq	,	V_147
platform_set_drvdata	,	F_56
"failed to get %s\n"	,	L_12
platform_get_drvdata	,	F_80
SPI_LSB_FIRST	,	V_45
tx_free	,	V_93
ENXIO	,	V_156
CONFIG_COMMON_CLK	,	V_163
LTQ_SPI_CON_PO	,	V_43
msecs_to_jiffies	,	F_44
LTQ_SPI_BRT	,	V_31
tx32	,	V_91
"receive underflow error\n"	,	L_4
lantiq_ssc_handle_err	,	F_48
LTQ_SPI_FSTAT_RXFFL_M	,	V_12
lantiq_ssc_remove	,	F_79
LTQ_SPI_CON_AEN	,	V_55
regbase	,	V_4
IORESOURCE_MEM	,	V_155
clk_get	,	F_65
dev_name	,	F_71
irqreturn_t	,	T_4
lantiq_ssc_unprepare_message	,	F_27
match	,	V_145
WARN_ON	,	F_30
LTQ_SPI_STAT_AE	,	V_121
LTQ_SPI_ID_REV_M	,	V_183
hw_setup_transfer	,	F_26
"no device match\n"	,	L_10
bits_per_word_mask	,	V_174
master	,	V_71
LTQ_SPI_FPGO	,	V_63
queue_work	,	F_35
container_of	,	F_41
LTQ_SPI_ID	,	V_176
LTQ_SPI_STAT_RE	,	V_122
spi_alloc_master	,	F_55
IS_ERR	,	F_58
devm_request_irq	,	F_60
