vendor_name = ModelSim
source_file = 1, Q:/GitHub/ece241-final/Farhad-testers/Shifter-test/ShiftFinalTester.vwf
source_file = 1, Q:/GitHub/ece241-final/Farhad-testers/Shifter-test/ShiftRegister.v
source_file = 1, Q:/GitHub/ece241-final/Farhad-testers/Shifter-test/Waveform.vwf
source_file = 1, Q:/GitHub/ece241-final/Farhad-testers/Shifter-test/db/ShiftRegister.cbx.xml
design_name = ShiftRegister
instance = comp, \serialOutput~0 , serialOutput~0, ShiftRegister, 1
instance = comp, \resetValue[14]~I , resetValue[14], ShiftRegister, 1
instance = comp, \resetValue[1]~I , resetValue[1], ShiftRegister, 1
instance = comp, \parallelLoad[4]~I , parallelLoad[4], ShiftRegister, 1
instance = comp, \parallelLoad[6]~I , parallelLoad[6], ShiftRegister, 1
instance = comp, \resetValue[8]~I , resetValue[8], ShiftRegister, 1
instance = comp, \parallelLoad[10]~I , parallelLoad[10], ShiftRegister, 1
instance = comp, \parallelLoad[12]~I , parallelLoad[12], ShiftRegister, 1
instance = comp, \parallelLoad[13]~I , parallelLoad[13], ShiftRegister, 1
instance = comp, \clock~I , clock, ShiftRegister, 1
instance = comp, \clock~clkctrl , clock~clkctrl, ShiftRegister, 1
instance = comp, \enable~I , enable, ShiftRegister, 1
instance = comp, \parallelLoad[15]~I , parallelLoad[15], ShiftRegister, 1
instance = comp, \loadParallelly~I , loadParallelly, ShiftRegister, 1
instance = comp, \shiftRight~I , shiftRight, ShiftRegister, 1
instance = comp, \parallelLoad[14]~I , parallelLoad[14], ShiftRegister, 1
instance = comp, \resetN~I , resetN, ShiftRegister, 1
instance = comp, \parallelOutput[0]~1 , parallelOutput[0]~1, ShiftRegister, 1
instance = comp, \resetValue[15]~I , resetValue[15], ShiftRegister, 1
instance = comp, \parallelOutput~32 , parallelOutput~32, ShiftRegister, 1
instance = comp, \parallelOutput~33 , parallelOutput~33, ShiftRegister, 1
instance = comp, \serialOutput~5 , serialOutput~5, ShiftRegister, 1
instance = comp, \parallelOutput[15]~reg0 , parallelOutput[15]~reg0, ShiftRegister, 1
instance = comp, \resetValue[13]~I , resetValue[13], ShiftRegister, 1
instance = comp, \parallelOutput[0]~0 , parallelOutput[0]~0, ShiftRegister, 1
instance = comp, \resetValue[12]~I , resetValue[12], ShiftRegister, 1
instance = comp, \resetValue[11]~I , resetValue[11], ShiftRegister, 1
instance = comp, \resetValue[10]~I , resetValue[10], ShiftRegister, 1
instance = comp, \resetValue[9]~I , resetValue[9], ShiftRegister, 1
instance = comp, \parallelLoad[9]~I , parallelLoad[9], ShiftRegister, 1
instance = comp, \parallelLoad[8]~I , parallelLoad[8], ShiftRegister, 1
instance = comp, \resetValue[7]~I , resetValue[7], ShiftRegister, 1
instance = comp, \parallelLoad[7]~I , parallelLoad[7], ShiftRegister, 1
instance = comp, \resetValue[6]~I , resetValue[6], ShiftRegister, 1
instance = comp, \resetValue[5]~I , resetValue[5], ShiftRegister, 1
instance = comp, \parallelLoad[5]~I , parallelLoad[5], ShiftRegister, 1
instance = comp, \resetValue[4]~I , resetValue[4], ShiftRegister, 1
instance = comp, \resetValue[3]~I , resetValue[3], ShiftRegister, 1
instance = comp, \parallelLoad[2]~I , parallelLoad[2], ShiftRegister, 1
instance = comp, \resetValue[2]~I , resetValue[2], ShiftRegister, 1
instance = comp, \parallelLoad[1]~I , parallelLoad[1], ShiftRegister, 1
instance = comp, \serialLoad~I , serialLoad, ShiftRegister, 1
instance = comp, \parallelOutput~2 , parallelOutput~2, ShiftRegister, 1
instance = comp, \parallelLoad[0]~I , parallelLoad[0], ShiftRegister, 1
instance = comp, \resetValue[0]~I , resetValue[0], ShiftRegister, 1
instance = comp, \parallelOutput~3 , parallelOutput~3, ShiftRegister, 1
instance = comp, \parallelOutput[0]~reg0 , parallelOutput[0]~reg0, ShiftRegister, 1
instance = comp, \parallelOutput~4 , parallelOutput~4, ShiftRegister, 1
instance = comp, \parallelOutput~5 , parallelOutput~5, ShiftRegister, 1
instance = comp, \parallelOutput[1]~reg0 , parallelOutput[1]~reg0, ShiftRegister, 1
instance = comp, \parallelOutput~6 , parallelOutput~6, ShiftRegister, 1
instance = comp, \parallelOutput~7 , parallelOutput~7, ShiftRegister, 1
instance = comp, \parallelOutput[2]~reg0 , parallelOutput[2]~reg0, ShiftRegister, 1
instance = comp, \parallelLoad[3]~I , parallelLoad[3], ShiftRegister, 1
instance = comp, \parallelOutput~8 , parallelOutput~8, ShiftRegister, 1
instance = comp, \parallelOutput~9 , parallelOutput~9, ShiftRegister, 1
instance = comp, \parallelOutput[3]~reg0 , parallelOutput[3]~reg0, ShiftRegister, 1
instance = comp, \parallelOutput~10 , parallelOutput~10, ShiftRegister, 1
instance = comp, \parallelOutput~11 , parallelOutput~11, ShiftRegister, 1
instance = comp, \parallelOutput[4]~reg0 , parallelOutput[4]~reg0, ShiftRegister, 1
instance = comp, \parallelOutput~12 , parallelOutput~12, ShiftRegister, 1
instance = comp, \parallelOutput~13 , parallelOutput~13, ShiftRegister, 1
instance = comp, \parallelOutput[5]~reg0 , parallelOutput[5]~reg0, ShiftRegister, 1
instance = comp, \parallelOutput~14 , parallelOutput~14, ShiftRegister, 1
instance = comp, \parallelOutput~15 , parallelOutput~15, ShiftRegister, 1
instance = comp, \parallelOutput[6]~reg0 , parallelOutput[6]~reg0, ShiftRegister, 1
instance = comp, \parallelOutput~16 , parallelOutput~16, ShiftRegister, 1
instance = comp, \parallelOutput~17 , parallelOutput~17, ShiftRegister, 1
instance = comp, \parallelOutput[7]~reg0 , parallelOutput[7]~reg0, ShiftRegister, 1
instance = comp, \parallelOutput~18 , parallelOutput~18, ShiftRegister, 1
instance = comp, \parallelOutput~19 , parallelOutput~19, ShiftRegister, 1
instance = comp, \parallelOutput[8]~reg0 , parallelOutput[8]~reg0, ShiftRegister, 1
instance = comp, \parallelOutput~20 , parallelOutput~20, ShiftRegister, 1
instance = comp, \parallelOutput~21 , parallelOutput~21, ShiftRegister, 1
instance = comp, \parallelOutput[9]~reg0 , parallelOutput[9]~reg0, ShiftRegister, 1
instance = comp, \parallelOutput~22 , parallelOutput~22, ShiftRegister, 1
instance = comp, \parallelOutput~23 , parallelOutput~23, ShiftRegister, 1
instance = comp, \parallelOutput[10]~reg0 , parallelOutput[10]~reg0, ShiftRegister, 1
instance = comp, \parallelLoad[11]~I , parallelLoad[11], ShiftRegister, 1
instance = comp, \parallelOutput~24 , parallelOutput~24, ShiftRegister, 1
instance = comp, \parallelOutput~25 , parallelOutput~25, ShiftRegister, 1
instance = comp, \parallelOutput[11]~reg0 , parallelOutput[11]~reg0, ShiftRegister, 1
instance = comp, \parallelOutput~26 , parallelOutput~26, ShiftRegister, 1
instance = comp, \parallelOutput~27 , parallelOutput~27, ShiftRegister, 1
instance = comp, \parallelOutput[12]~reg0 , parallelOutput[12]~reg0, ShiftRegister, 1
instance = comp, \parallelOutput~28 , parallelOutput~28, ShiftRegister, 1
instance = comp, \parallelOutput~29 , parallelOutput~29, ShiftRegister, 1
instance = comp, \parallelOutput[13]~reg0 , parallelOutput[13]~reg0, ShiftRegister, 1
instance = comp, \parallelOutput~30 , parallelOutput~30, ShiftRegister, 1
instance = comp, \parallelOutput~31 , parallelOutput~31, ShiftRegister, 1
instance = comp, \parallelOutput[14]~reg0 , parallelOutput[14]~reg0, ShiftRegister, 1
instance = comp, \serialOutput~1 , serialOutput~1, ShiftRegister, 1
instance = comp, \serialOutput~2 , serialOutput~2, ShiftRegister, 1
instance = comp, \serialOutput~3 , serialOutput~3, ShiftRegister, 1
instance = comp, \serialOutput~4 , serialOutput~4, ShiftRegister, 1
instance = comp, \serialOutput~reg0 , serialOutput~reg0, ShiftRegister, 1
instance = comp, \serialOutput~I , serialOutput, ShiftRegister, 1
instance = comp, \parallelOutput[0]~I , parallelOutput[0], ShiftRegister, 1
instance = comp, \parallelOutput[1]~I , parallelOutput[1], ShiftRegister, 1
instance = comp, \parallelOutput[2]~I , parallelOutput[2], ShiftRegister, 1
instance = comp, \parallelOutput[3]~I , parallelOutput[3], ShiftRegister, 1
instance = comp, \parallelOutput[4]~I , parallelOutput[4], ShiftRegister, 1
instance = comp, \parallelOutput[5]~I , parallelOutput[5], ShiftRegister, 1
instance = comp, \parallelOutput[6]~I , parallelOutput[6], ShiftRegister, 1
instance = comp, \parallelOutput[7]~I , parallelOutput[7], ShiftRegister, 1
instance = comp, \parallelOutput[8]~I , parallelOutput[8], ShiftRegister, 1
instance = comp, \parallelOutput[9]~I , parallelOutput[9], ShiftRegister, 1
instance = comp, \parallelOutput[10]~I , parallelOutput[10], ShiftRegister, 1
instance = comp, \parallelOutput[11]~I , parallelOutput[11], ShiftRegister, 1
instance = comp, \parallelOutput[12]~I , parallelOutput[12], ShiftRegister, 1
instance = comp, \parallelOutput[13]~I , parallelOutput[13], ShiftRegister, 1
instance = comp, \parallelOutput[14]~I , parallelOutput[14], ShiftRegister, 1
instance = comp, \parallelOutput[15]~I , parallelOutput[15], ShiftRegister, 1
