Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MatrixMultiplier_tb_behav xil_defaultlib.MatrixMultiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'din_bram2' [C:/Users/krish/Downloads/Digital Projects/Digital_project_12/project_2/project_2.srcs/sim_1/new/MatrixMultiplier_tb.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dout_bram1' [C:/Users/krish/Downloads/Digital Projects/Digital_project_12/project_2/project_2.srcs/sim_1/new/MatrixMultiplier_tb.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MatrixMultiplier
Compiling module xil_defaultlib.MatrixMultiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MatrixMultiplier_tb_behav
