
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'vivado' on host 'lesc-server' (Linux_x86_64 version 4.15.0-88-generic) on Tue Mar 31 22:14:52 UTC 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/vivado/Fernando_main_seed/main_seed/sim/2'
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_emscriptentestscoretest_intentional_fault.c
proj
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_emscriptentestscoretest_intentional_fault.c
proj
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> extr_reactossdklib3rdpartystl[41C
invalid command name "extr_reactossdklib3rdpartystl"
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_emscriptentestscoretest_intentional_fault.c
proj
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd p[16C[2Kvivado_hls> cd pr[17C[2Kvivado_hls> cd pro[18C[2Kvivado_hls> cd proj/[20C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
sol
vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_emscriptentestscoretest_intentional_fault.c
proj
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd[14C[2Kvivado_hls> c[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> set_part {xc7k160t-fbg484-1}[40C
ERROR: [HLS 200-71] Command 'set_part' is ignored. There is no active solution.
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 5 -name default[48C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 10ns -name default[51C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cy[14C[2Kvivado_hls> cys[15C
No match found.
[2Kvivado_hls> cys[15C[2Kvivado_hls> cy[14C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> csynth_design[25C
ERROR: [HLS 200-70] You must open a solution first
ERROR: csynth_design handler 'get_config_compile -dump_cfg' error: command 'get_config_compile' returned error code
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project po[27C[2Kvivado_hls> open_project po[27C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project proj/[30C
ERROR: [HLS 200-70] The name 'proj/' contains illegal character '/' 
[2Kvivado_hls> [12C[2Kvivado_hls> open_project proj/[30C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Opening project '/home/vivado/Fernando_main_seed/main_seed/sim/2/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2K
[35mscriptsRoot 
[0m[1;32mscan 
seek 
set 
set_clock_uncertainty 
set_directive_allocation 
set_directive_array_map 
set_directive_array_partition 
set_directive_array_reshape 
set_directive_clock 
set_directive_data_pack 
set_directive_dataflow 
set_directive_dependence 
set_directive_expression_balance 
set_directive_function_instantiate 
set_directive_inline 
set_directive_interface 
set_directive_latency 
set_directive_loop_flatten 
set_directive_loop_merge 
set_directive_loop_tripcount 
set_directive_occurrence 
set_directive_pipeline 
set_directive_protocol 
set_directive_reset 
set_directive_resource 
set_directive_stable 
set_directive_stream 
set_directive_top 
set_directive_unroll 
set_param 
set_part 
set_top 
socket 
source 
split 
string 
subst 
switch 
[0m
[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol'.
/home/vivado/Fernando_main_seed/main_seed/sim/2/proj/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_emscriptentestscoretest_intentional_fault.c
proj
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> ls[14C[2Kvivado_hls> open_solution sol[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> open_project proj/[30C[2Kvivado_hls> csynth_design[25C[2Kvivado_hls> create_clock -period 10ns -name default[51C[2Kvivado_hls> create_clock -period 5 -name default[48C[2Kvivado_hls> set_part {xc7k160t-fbg484-1}[40C
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
[2Kvivado_hls> [12C[2Kvivado_hls> set_part {xc7k160t-fbg484-1}[40C[2Kvivado_hls> ls[14C[2Kvivado_hls> open_solution sol[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> open_project proj/[30C[2Kvivado_hls> csynth_design[25C[2Kvivado_hls> create_clock -period 10ns -name default[51C[2Kvivado_hls> create_clock -period 5 -name default[48C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 5 -name default[48C[2Kvivado_hls> set_part {xc7k160t-fbg484-1}[40C[2Kvivado_hls> ls[14C[2Kvivado_hls> open_solution sol[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> open_project proj/[30C[2Kvivado_hls> csynth_design[25C[2Kvivado_hls> create_clock -period 10ns -name default[51C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_emscriptentestscoretest_intentional_fault.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:01:52 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 15145 ; free virtual = 44169
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:01:52 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 15145 ; free virtual = 44169
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function '-deadargelim' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
[2Kvivado_hls> [12C[2Kvivado_hls> [12CINFO: [Common 17-206] Exiting vivado_hls at Tue Mar 31 22:17:37 2020...
