Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Aug  9 02:45:14 2022
| Host         : Julian-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file FPGA_top_timing_summary_routed.rpt -pb FPGA_top_timing_summary_routed.pb -rpx FPGA_top_timing_summary_routed.rpx -warn_on_violation
| Design       : FPGA_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.519        0.000                      0                11455        0.093        0.000                      0                11455        2.000        0.000                       0                  3786  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
ref_clk          {0.000 4.000}        8.000           125.000         
  clk_out1_MMCM  {0.000 31.250}       62.500          16.000          
  clkfbout_MMCM  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ref_clk                                                                                                                                                            2.000        0.000                       0                     1  
  clk_out1_MMCM        1.519        0.000                      0                 7744        0.093        0.000                      0                 7744       30.750        0.000                       0                  3782  
  clkfbout_MMCM                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_MMCM      clk_out1_MMCM           11.605        0.000                      0                 3711        2.662        0.000                      0                 3711  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ref_clk
  To Clock:  ref_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ref_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCM_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  MMCM_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCM_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCM_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCM_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCM_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        1.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 Acron_x32_inst/control_unit_inst/IR_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/transmitter/tx_fifo_stack/stack_reg[18][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MMCM rise@62.500ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        29.265ns  (logic 5.197ns (17.758%)  route 24.068ns (82.242%))
  Logic Levels:           27  (LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 30.553 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    32.742 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.027    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.031 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    28.791    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    28.892 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.661    30.553    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X32Y52         FDCE                                         r  Acron_x32_inst/control_unit_inst/IR_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.524    31.077 f  Acron_x32_inst/control_unit_inst/IR_reg[26]/Q
                         net (fo=19, routed)          0.635    31.711    Acron_x32_inst/control_unit_inst/instruction[26]
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.124    31.835 f  Acron_x32_inst/control_unit_inst/IM[31]_i_3/O
                         net (fo=61, routed)          1.114    32.949    Acron_x32_inst/control_unit_inst/fetch_imm
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    33.073 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_38/O
                         net (fo=3, routed)           1.004    34.077    Acron_x32_inst/control_unit_inst/reg_sgn_i_38_n_0
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.124    34.201 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_25/O
                         net (fo=68, routed)          0.872    35.073    Acron_x32_inst/control_unit_inst/src_b_addr[3]
    SLICE_X21Y56         LUT3 (Prop_lut3_I2_O)        0.119    35.192 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_43/O
                         net (fo=32, routed)          2.232    37.425    Acron_x32_inst/register_file_inst/reg_b_reg[1]_i_4_1
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.332    37.757 f  Acron_x32_inst/register_file_inst/reg_sgn_i_22/O
                         net (fo=2, routed)           0.000    37.757    Acron_x32_inst/register_file_inst/registers_reg[1][31]_0
    SLICE_X5Y84          MUXF7 (Prop_muxf7_I0_O)      0.212    37.969 f  Acron_x32_inst/register_file_inst/reg_sgn_reg_i_10/O
                         net (fo=1, routed)           2.027    39.996    Acron_x32_inst/control_unit_inst/reg_sgn_reg_rep__12
    SLICE_X26Y55         LUT6 (Prop_lut6_I3_O)        0.299    40.295 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_3/O
                         net (fo=62, routed)          1.228    41.523    Acron_x32_inst/control_unit_inst/ALU_inst/p_1_out[31]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.124    41.647 f  Acron_x32_inst/control_unit_inst/V_flag_i_44/O
                         net (fo=32, routed)          1.194    42.841    Acron_x32_inst/control_unit_inst/V_flag_i_44_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I1_O)        0.124    42.965 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[24]_i_34/O
                         net (fo=86, routed)          1.482    44.447    Acron_x32_inst/control_unit_inst/dmem_addr_reg[24]_i_34_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I4_O)        0.148    44.595 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[30]_i_50/O
                         net (fo=2, routed)           0.433    45.029    Acron_x32_inst/control_unit_inst/dmem_addr_reg[30]_i_50_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.328    45.357 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[26]_i_25/O
                         net (fo=5, routed)           0.774    46.130    Acron_x32_inst/control_unit_inst/dmem_addr_reg[26]_i_25_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I1_O)        0.150    46.280 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[27]_i_10/O
                         net (fo=2, routed)           0.826    47.106    Acron_x32_inst/control_unit_inst/dmem_addr_reg[27]_i_10_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.332    47.438 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_13/O
                         net (fo=1, routed)           0.665    48.104    Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_13_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I4_O)        0.124    48.228 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_5/O
                         net (fo=1, routed)           0.579    48.806    Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_5_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124    48.931 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_2/O
                         net (fo=5, routed)           0.626    49.557    Acron_x32_inst/control_unit_inst/ALU_out[25]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    49.681 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_6/O
                         net (fo=1, routed)           0.302    49.983    Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_6_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.124    50.107 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_2/O
                         net (fo=5, routed)           0.440    50.547    Acron_x32_inst/control_unit_inst/ALU_out[19]
    SLICE_X43Y45         LUT6 (Prop_lut6_I1_O)        0.124    50.671 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_6/O
                         net (fo=1, routed)           0.343    51.013    Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_6_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124    51.137 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_2/O
                         net (fo=4, routed)           0.425    51.563    Acron_x32_inst/control_unit_inst/ALU_out[13]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124    51.687 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_79/O
                         net (fo=1, routed)           0.520    52.207    Acron_x32_inst/control_unit_inst/ROM_inst_i_79_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I4_O)        0.124    52.331 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_43/O
                         net (fo=6, routed)           0.962    53.293    Acron_x32_inst/control_unit_inst/ALU_out[7]
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.124    53.417 r  Acron_x32_inst/control_unit_inst/registers[61][3]_i_4/O
                         net (fo=2, routed)           0.465    53.882    Acron_x32_inst/control_unit_inst/registers[61][3]_i_4_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I4_O)        0.124    54.006 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_57/O
                         net (fo=5, routed)           0.510    54.516    Acron_x32_inst/control_unit_inst/ALU_out[1]
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.118    54.634 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_23/O
                         net (fo=68, routed)          1.785    56.418    Acron_x32_inst/control_unit_inst/IR_reg[27]_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.326    56.744 f  Acron_x32_inst/control_unit_inst/stack[31][7]_i_4/O
                         net (fo=86, routed)          0.895    57.640    uart_inst/transmitter/tx_fifo_stack/empty_reg_1
    SLICE_X26Y15         LUT3 (Prop_lut3_I2_O)        0.117    57.757 r  uart_inst/transmitter/tx_fifo_stack/stack[31][7]_i_3/O
                         net (fo=30, routed)          1.245    59.001    uart_inst/transmitter/tx_fifo_stack/stack[31][7]_i_3_n_0
    SLICE_X18Y12         LUT6 (Prop_lut6_I5_O)        0.332    59.333 r  uart_inst/transmitter/tx_fifo_stack/stack[18][7]_i_1/O
                         net (fo=8, routed)           0.485    59.818    uart_inst/transmitter/tx_fifo_stack/stack[18][7]_i_1_n_0
    SLICE_X18Y15         FDCE                                         r  uart_inst/transmitter/tx_fifo_stack/stack_reg[18][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     62.500    62.500 r  
    K17                                               0.000    62.500 r  ref_clk (IN)
                         net (fo=0)                   0.000    62.500    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    63.921 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.083    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    57.978 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    59.577    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    59.668 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.497    61.166    uart_inst/transmitter/tx_fifo_stack/clk_out1
    SLICE_X18Y15         FDCE                                         r  uart_inst/transmitter/tx_fifo_stack/stack_reg[18][0]/C
                         clock pessimism              0.473    61.639    
                         clock uncertainty           -0.097    61.542    
    SLICE_X18Y15         FDCE (Setup_fdce_C_CE)      -0.205    61.337    uart_inst/transmitter/tx_fifo_stack/stack_reg[18][0]
  -------------------------------------------------------------------
                         required time                         61.337    
                         arrival time                         -59.818    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 Acron_x32_inst/control_unit_inst/IR_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/transmitter/tx_fifo_stack/stack_reg[18][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MMCM rise@62.500ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        29.265ns  (logic 5.197ns (17.758%)  route 24.068ns (82.242%))
  Logic Levels:           27  (LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 30.553 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    32.742 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.027    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.031 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    28.791    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    28.892 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.661    30.553    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X32Y52         FDCE                                         r  Acron_x32_inst/control_unit_inst/IR_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.524    31.077 f  Acron_x32_inst/control_unit_inst/IR_reg[26]/Q
                         net (fo=19, routed)          0.635    31.711    Acron_x32_inst/control_unit_inst/instruction[26]
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.124    31.835 f  Acron_x32_inst/control_unit_inst/IM[31]_i_3/O
                         net (fo=61, routed)          1.114    32.949    Acron_x32_inst/control_unit_inst/fetch_imm
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    33.073 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_38/O
                         net (fo=3, routed)           1.004    34.077    Acron_x32_inst/control_unit_inst/reg_sgn_i_38_n_0
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.124    34.201 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_25/O
                         net (fo=68, routed)          0.872    35.073    Acron_x32_inst/control_unit_inst/src_b_addr[3]
    SLICE_X21Y56         LUT3 (Prop_lut3_I2_O)        0.119    35.192 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_43/O
                         net (fo=32, routed)          2.232    37.425    Acron_x32_inst/register_file_inst/reg_b_reg[1]_i_4_1
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.332    37.757 f  Acron_x32_inst/register_file_inst/reg_sgn_i_22/O
                         net (fo=2, routed)           0.000    37.757    Acron_x32_inst/register_file_inst/registers_reg[1][31]_0
    SLICE_X5Y84          MUXF7 (Prop_muxf7_I0_O)      0.212    37.969 f  Acron_x32_inst/register_file_inst/reg_sgn_reg_i_10/O
                         net (fo=1, routed)           2.027    39.996    Acron_x32_inst/control_unit_inst/reg_sgn_reg_rep__12
    SLICE_X26Y55         LUT6 (Prop_lut6_I3_O)        0.299    40.295 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_3/O
                         net (fo=62, routed)          1.228    41.523    Acron_x32_inst/control_unit_inst/ALU_inst/p_1_out[31]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.124    41.647 f  Acron_x32_inst/control_unit_inst/V_flag_i_44/O
                         net (fo=32, routed)          1.194    42.841    Acron_x32_inst/control_unit_inst/V_flag_i_44_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I1_O)        0.124    42.965 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[24]_i_34/O
                         net (fo=86, routed)          1.482    44.447    Acron_x32_inst/control_unit_inst/dmem_addr_reg[24]_i_34_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I4_O)        0.148    44.595 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[30]_i_50/O
                         net (fo=2, routed)           0.433    45.029    Acron_x32_inst/control_unit_inst/dmem_addr_reg[30]_i_50_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.328    45.357 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[26]_i_25/O
                         net (fo=5, routed)           0.774    46.130    Acron_x32_inst/control_unit_inst/dmem_addr_reg[26]_i_25_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I1_O)        0.150    46.280 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[27]_i_10/O
                         net (fo=2, routed)           0.826    47.106    Acron_x32_inst/control_unit_inst/dmem_addr_reg[27]_i_10_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.332    47.438 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_13/O
                         net (fo=1, routed)           0.665    48.104    Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_13_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I4_O)        0.124    48.228 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_5/O
                         net (fo=1, routed)           0.579    48.806    Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_5_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124    48.931 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_2/O
                         net (fo=5, routed)           0.626    49.557    Acron_x32_inst/control_unit_inst/ALU_out[25]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    49.681 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_6/O
                         net (fo=1, routed)           0.302    49.983    Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_6_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.124    50.107 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_2/O
                         net (fo=5, routed)           0.440    50.547    Acron_x32_inst/control_unit_inst/ALU_out[19]
    SLICE_X43Y45         LUT6 (Prop_lut6_I1_O)        0.124    50.671 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_6/O
                         net (fo=1, routed)           0.343    51.013    Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_6_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124    51.137 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_2/O
                         net (fo=4, routed)           0.425    51.563    Acron_x32_inst/control_unit_inst/ALU_out[13]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124    51.687 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_79/O
                         net (fo=1, routed)           0.520    52.207    Acron_x32_inst/control_unit_inst/ROM_inst_i_79_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I4_O)        0.124    52.331 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_43/O
                         net (fo=6, routed)           0.962    53.293    Acron_x32_inst/control_unit_inst/ALU_out[7]
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.124    53.417 r  Acron_x32_inst/control_unit_inst/registers[61][3]_i_4/O
                         net (fo=2, routed)           0.465    53.882    Acron_x32_inst/control_unit_inst/registers[61][3]_i_4_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I4_O)        0.124    54.006 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_57/O
                         net (fo=5, routed)           0.510    54.516    Acron_x32_inst/control_unit_inst/ALU_out[1]
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.118    54.634 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_23/O
                         net (fo=68, routed)          1.785    56.418    Acron_x32_inst/control_unit_inst/IR_reg[27]_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.326    56.744 f  Acron_x32_inst/control_unit_inst/stack[31][7]_i_4/O
                         net (fo=86, routed)          0.895    57.640    uart_inst/transmitter/tx_fifo_stack/empty_reg_1
    SLICE_X26Y15         LUT3 (Prop_lut3_I2_O)        0.117    57.757 r  uart_inst/transmitter/tx_fifo_stack/stack[31][7]_i_3/O
                         net (fo=30, routed)          1.245    59.001    uart_inst/transmitter/tx_fifo_stack/stack[31][7]_i_3_n_0
    SLICE_X18Y12         LUT6 (Prop_lut6_I5_O)        0.332    59.333 r  uart_inst/transmitter/tx_fifo_stack/stack[18][7]_i_1/O
                         net (fo=8, routed)           0.485    59.818    uart_inst/transmitter/tx_fifo_stack/stack[18][7]_i_1_n_0
    SLICE_X18Y15         FDCE                                         r  uart_inst/transmitter/tx_fifo_stack/stack_reg[18][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     62.500    62.500 r  
    K17                                               0.000    62.500 r  ref_clk (IN)
                         net (fo=0)                   0.000    62.500    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    63.921 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.083    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    57.978 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    59.577    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    59.668 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.497    61.166    uart_inst/transmitter/tx_fifo_stack/clk_out1
    SLICE_X18Y15         FDCE                                         r  uart_inst/transmitter/tx_fifo_stack/stack_reg[18][2]/C
                         clock pessimism              0.473    61.639    
                         clock uncertainty           -0.097    61.542    
    SLICE_X18Y15         FDCE (Setup_fdce_C_CE)      -0.205    61.337    uart_inst/transmitter/tx_fifo_stack/stack_reg[18][2]
  -------------------------------------------------------------------
                         required time                         61.337    
                         arrival time                         -59.818    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 Acron_x32_inst/control_unit_inst/IR_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/transmitter/tx_fifo_stack/stack_reg[18][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MMCM rise@62.500ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        29.265ns  (logic 5.197ns (17.758%)  route 24.068ns (82.242%))
  Logic Levels:           27  (LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 30.553 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    32.742 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.027    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.031 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    28.791    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    28.892 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.661    30.553    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X32Y52         FDCE                                         r  Acron_x32_inst/control_unit_inst/IR_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.524    31.077 f  Acron_x32_inst/control_unit_inst/IR_reg[26]/Q
                         net (fo=19, routed)          0.635    31.711    Acron_x32_inst/control_unit_inst/instruction[26]
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.124    31.835 f  Acron_x32_inst/control_unit_inst/IM[31]_i_3/O
                         net (fo=61, routed)          1.114    32.949    Acron_x32_inst/control_unit_inst/fetch_imm
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    33.073 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_38/O
                         net (fo=3, routed)           1.004    34.077    Acron_x32_inst/control_unit_inst/reg_sgn_i_38_n_0
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.124    34.201 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_25/O
                         net (fo=68, routed)          0.872    35.073    Acron_x32_inst/control_unit_inst/src_b_addr[3]
    SLICE_X21Y56         LUT3 (Prop_lut3_I2_O)        0.119    35.192 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_43/O
                         net (fo=32, routed)          2.232    37.425    Acron_x32_inst/register_file_inst/reg_b_reg[1]_i_4_1
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.332    37.757 f  Acron_x32_inst/register_file_inst/reg_sgn_i_22/O
                         net (fo=2, routed)           0.000    37.757    Acron_x32_inst/register_file_inst/registers_reg[1][31]_0
    SLICE_X5Y84          MUXF7 (Prop_muxf7_I0_O)      0.212    37.969 f  Acron_x32_inst/register_file_inst/reg_sgn_reg_i_10/O
                         net (fo=1, routed)           2.027    39.996    Acron_x32_inst/control_unit_inst/reg_sgn_reg_rep__12
    SLICE_X26Y55         LUT6 (Prop_lut6_I3_O)        0.299    40.295 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_3/O
                         net (fo=62, routed)          1.228    41.523    Acron_x32_inst/control_unit_inst/ALU_inst/p_1_out[31]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.124    41.647 f  Acron_x32_inst/control_unit_inst/V_flag_i_44/O
                         net (fo=32, routed)          1.194    42.841    Acron_x32_inst/control_unit_inst/V_flag_i_44_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I1_O)        0.124    42.965 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[24]_i_34/O
                         net (fo=86, routed)          1.482    44.447    Acron_x32_inst/control_unit_inst/dmem_addr_reg[24]_i_34_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I4_O)        0.148    44.595 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[30]_i_50/O
                         net (fo=2, routed)           0.433    45.029    Acron_x32_inst/control_unit_inst/dmem_addr_reg[30]_i_50_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.328    45.357 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[26]_i_25/O
                         net (fo=5, routed)           0.774    46.130    Acron_x32_inst/control_unit_inst/dmem_addr_reg[26]_i_25_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I1_O)        0.150    46.280 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[27]_i_10/O
                         net (fo=2, routed)           0.826    47.106    Acron_x32_inst/control_unit_inst/dmem_addr_reg[27]_i_10_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.332    47.438 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_13/O
                         net (fo=1, routed)           0.665    48.104    Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_13_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I4_O)        0.124    48.228 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_5/O
                         net (fo=1, routed)           0.579    48.806    Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_5_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124    48.931 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_2/O
                         net (fo=5, routed)           0.626    49.557    Acron_x32_inst/control_unit_inst/ALU_out[25]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    49.681 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_6/O
                         net (fo=1, routed)           0.302    49.983    Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_6_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.124    50.107 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_2/O
                         net (fo=5, routed)           0.440    50.547    Acron_x32_inst/control_unit_inst/ALU_out[19]
    SLICE_X43Y45         LUT6 (Prop_lut6_I1_O)        0.124    50.671 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_6/O
                         net (fo=1, routed)           0.343    51.013    Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_6_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124    51.137 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_2/O
                         net (fo=4, routed)           0.425    51.563    Acron_x32_inst/control_unit_inst/ALU_out[13]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124    51.687 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_79/O
                         net (fo=1, routed)           0.520    52.207    Acron_x32_inst/control_unit_inst/ROM_inst_i_79_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I4_O)        0.124    52.331 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_43/O
                         net (fo=6, routed)           0.962    53.293    Acron_x32_inst/control_unit_inst/ALU_out[7]
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.124    53.417 r  Acron_x32_inst/control_unit_inst/registers[61][3]_i_4/O
                         net (fo=2, routed)           0.465    53.882    Acron_x32_inst/control_unit_inst/registers[61][3]_i_4_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I4_O)        0.124    54.006 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_57/O
                         net (fo=5, routed)           0.510    54.516    Acron_x32_inst/control_unit_inst/ALU_out[1]
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.118    54.634 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_23/O
                         net (fo=68, routed)          1.785    56.418    Acron_x32_inst/control_unit_inst/IR_reg[27]_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.326    56.744 f  Acron_x32_inst/control_unit_inst/stack[31][7]_i_4/O
                         net (fo=86, routed)          0.895    57.640    uart_inst/transmitter/tx_fifo_stack/empty_reg_1
    SLICE_X26Y15         LUT3 (Prop_lut3_I2_O)        0.117    57.757 r  uart_inst/transmitter/tx_fifo_stack/stack[31][7]_i_3/O
                         net (fo=30, routed)          1.245    59.001    uart_inst/transmitter/tx_fifo_stack/stack[31][7]_i_3_n_0
    SLICE_X18Y12         LUT6 (Prop_lut6_I5_O)        0.332    59.333 r  uart_inst/transmitter/tx_fifo_stack/stack[18][7]_i_1/O
                         net (fo=8, routed)           0.485    59.818    uart_inst/transmitter/tx_fifo_stack/stack[18][7]_i_1_n_0
    SLICE_X18Y15         FDCE                                         r  uart_inst/transmitter/tx_fifo_stack/stack_reg[18][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     62.500    62.500 r  
    K17                                               0.000    62.500 r  ref_clk (IN)
                         net (fo=0)                   0.000    62.500    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    63.921 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.083    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    57.978 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    59.577    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    59.668 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.497    61.166    uart_inst/transmitter/tx_fifo_stack/clk_out1
    SLICE_X18Y15         FDCE                                         r  uart_inst/transmitter/tx_fifo_stack/stack_reg[18][4]/C
                         clock pessimism              0.473    61.639    
                         clock uncertainty           -0.097    61.542    
    SLICE_X18Y15         FDCE (Setup_fdce_C_CE)      -0.205    61.337    uart_inst/transmitter/tx_fifo_stack/stack_reg[18][4]
  -------------------------------------------------------------------
                         required time                         61.337    
                         arrival time                         -59.818    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 Acron_x32_inst/control_unit_inst/IR_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/transmitter/tx_fifo_stack/stack_reg[18][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MMCM rise@62.500ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        29.265ns  (logic 5.197ns (17.758%)  route 24.068ns (82.242%))
  Logic Levels:           27  (LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 30.553 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    32.742 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.027    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.031 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    28.791    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    28.892 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.661    30.553    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X32Y52         FDCE                                         r  Acron_x32_inst/control_unit_inst/IR_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.524    31.077 f  Acron_x32_inst/control_unit_inst/IR_reg[26]/Q
                         net (fo=19, routed)          0.635    31.711    Acron_x32_inst/control_unit_inst/instruction[26]
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.124    31.835 f  Acron_x32_inst/control_unit_inst/IM[31]_i_3/O
                         net (fo=61, routed)          1.114    32.949    Acron_x32_inst/control_unit_inst/fetch_imm
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    33.073 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_38/O
                         net (fo=3, routed)           1.004    34.077    Acron_x32_inst/control_unit_inst/reg_sgn_i_38_n_0
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.124    34.201 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_25/O
                         net (fo=68, routed)          0.872    35.073    Acron_x32_inst/control_unit_inst/src_b_addr[3]
    SLICE_X21Y56         LUT3 (Prop_lut3_I2_O)        0.119    35.192 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_43/O
                         net (fo=32, routed)          2.232    37.425    Acron_x32_inst/register_file_inst/reg_b_reg[1]_i_4_1
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.332    37.757 f  Acron_x32_inst/register_file_inst/reg_sgn_i_22/O
                         net (fo=2, routed)           0.000    37.757    Acron_x32_inst/register_file_inst/registers_reg[1][31]_0
    SLICE_X5Y84          MUXF7 (Prop_muxf7_I0_O)      0.212    37.969 f  Acron_x32_inst/register_file_inst/reg_sgn_reg_i_10/O
                         net (fo=1, routed)           2.027    39.996    Acron_x32_inst/control_unit_inst/reg_sgn_reg_rep__12
    SLICE_X26Y55         LUT6 (Prop_lut6_I3_O)        0.299    40.295 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_3/O
                         net (fo=62, routed)          1.228    41.523    Acron_x32_inst/control_unit_inst/ALU_inst/p_1_out[31]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.124    41.647 f  Acron_x32_inst/control_unit_inst/V_flag_i_44/O
                         net (fo=32, routed)          1.194    42.841    Acron_x32_inst/control_unit_inst/V_flag_i_44_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I1_O)        0.124    42.965 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[24]_i_34/O
                         net (fo=86, routed)          1.482    44.447    Acron_x32_inst/control_unit_inst/dmem_addr_reg[24]_i_34_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I4_O)        0.148    44.595 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[30]_i_50/O
                         net (fo=2, routed)           0.433    45.029    Acron_x32_inst/control_unit_inst/dmem_addr_reg[30]_i_50_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.328    45.357 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[26]_i_25/O
                         net (fo=5, routed)           0.774    46.130    Acron_x32_inst/control_unit_inst/dmem_addr_reg[26]_i_25_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I1_O)        0.150    46.280 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[27]_i_10/O
                         net (fo=2, routed)           0.826    47.106    Acron_x32_inst/control_unit_inst/dmem_addr_reg[27]_i_10_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.332    47.438 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_13/O
                         net (fo=1, routed)           0.665    48.104    Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_13_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I4_O)        0.124    48.228 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_5/O
                         net (fo=1, routed)           0.579    48.806    Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_5_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124    48.931 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_2/O
                         net (fo=5, routed)           0.626    49.557    Acron_x32_inst/control_unit_inst/ALU_out[25]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    49.681 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_6/O
                         net (fo=1, routed)           0.302    49.983    Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_6_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.124    50.107 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_2/O
                         net (fo=5, routed)           0.440    50.547    Acron_x32_inst/control_unit_inst/ALU_out[19]
    SLICE_X43Y45         LUT6 (Prop_lut6_I1_O)        0.124    50.671 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_6/O
                         net (fo=1, routed)           0.343    51.013    Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_6_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124    51.137 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_2/O
                         net (fo=4, routed)           0.425    51.563    Acron_x32_inst/control_unit_inst/ALU_out[13]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124    51.687 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_79/O
                         net (fo=1, routed)           0.520    52.207    Acron_x32_inst/control_unit_inst/ROM_inst_i_79_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I4_O)        0.124    52.331 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_43/O
                         net (fo=6, routed)           0.962    53.293    Acron_x32_inst/control_unit_inst/ALU_out[7]
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.124    53.417 r  Acron_x32_inst/control_unit_inst/registers[61][3]_i_4/O
                         net (fo=2, routed)           0.465    53.882    Acron_x32_inst/control_unit_inst/registers[61][3]_i_4_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I4_O)        0.124    54.006 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_57/O
                         net (fo=5, routed)           0.510    54.516    Acron_x32_inst/control_unit_inst/ALU_out[1]
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.118    54.634 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_23/O
                         net (fo=68, routed)          1.785    56.418    Acron_x32_inst/control_unit_inst/IR_reg[27]_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.326    56.744 f  Acron_x32_inst/control_unit_inst/stack[31][7]_i_4/O
                         net (fo=86, routed)          0.895    57.640    uart_inst/transmitter/tx_fifo_stack/empty_reg_1
    SLICE_X26Y15         LUT3 (Prop_lut3_I2_O)        0.117    57.757 r  uart_inst/transmitter/tx_fifo_stack/stack[31][7]_i_3/O
                         net (fo=30, routed)          1.245    59.001    uart_inst/transmitter/tx_fifo_stack/stack[31][7]_i_3_n_0
    SLICE_X18Y12         LUT6 (Prop_lut6_I5_O)        0.332    59.333 r  uart_inst/transmitter/tx_fifo_stack/stack[18][7]_i_1/O
                         net (fo=8, routed)           0.485    59.818    uart_inst/transmitter/tx_fifo_stack/stack[18][7]_i_1_n_0
    SLICE_X18Y15         FDCE                                         r  uart_inst/transmitter/tx_fifo_stack/stack_reg[18][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     62.500    62.500 r  
    K17                                               0.000    62.500 r  ref_clk (IN)
                         net (fo=0)                   0.000    62.500    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    63.921 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.083    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    57.978 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    59.577    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    59.668 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.497    61.166    uart_inst/transmitter/tx_fifo_stack/clk_out1
    SLICE_X18Y15         FDCE                                         r  uart_inst/transmitter/tx_fifo_stack/stack_reg[18][6]/C
                         clock pessimism              0.473    61.639    
                         clock uncertainty           -0.097    61.542    
    SLICE_X18Y15         FDCE (Setup_fdce_C_CE)      -0.205    61.337    uart_inst/transmitter/tx_fifo_stack/stack_reg[18][6]
  -------------------------------------------------------------------
                         required time                         61.337    
                         arrival time                         -59.818    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 Acron_x32_inst/control_unit_inst/IR_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/transmitter/tx_fifo_stack/stack_reg[27][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MMCM rise@62.500ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        29.302ns  (logic 5.197ns (17.736%)  route 24.105ns (82.264%))
  Logic Levels:           27  (LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 61.168 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 30.553 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    32.742 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.027    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.031 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    28.791    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    28.892 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.661    30.553    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X32Y52         FDCE                                         r  Acron_x32_inst/control_unit_inst/IR_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.524    31.077 f  Acron_x32_inst/control_unit_inst/IR_reg[26]/Q
                         net (fo=19, routed)          0.635    31.711    Acron_x32_inst/control_unit_inst/instruction[26]
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.124    31.835 f  Acron_x32_inst/control_unit_inst/IM[31]_i_3/O
                         net (fo=61, routed)          1.114    32.949    Acron_x32_inst/control_unit_inst/fetch_imm
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    33.073 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_38/O
                         net (fo=3, routed)           1.004    34.077    Acron_x32_inst/control_unit_inst/reg_sgn_i_38_n_0
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.124    34.201 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_25/O
                         net (fo=68, routed)          0.872    35.073    Acron_x32_inst/control_unit_inst/src_b_addr[3]
    SLICE_X21Y56         LUT3 (Prop_lut3_I2_O)        0.119    35.192 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_43/O
                         net (fo=32, routed)          2.232    37.425    Acron_x32_inst/register_file_inst/reg_b_reg[1]_i_4_1
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.332    37.757 f  Acron_x32_inst/register_file_inst/reg_sgn_i_22/O
                         net (fo=2, routed)           0.000    37.757    Acron_x32_inst/register_file_inst/registers_reg[1][31]_0
    SLICE_X5Y84          MUXF7 (Prop_muxf7_I0_O)      0.212    37.969 f  Acron_x32_inst/register_file_inst/reg_sgn_reg_i_10/O
                         net (fo=1, routed)           2.027    39.996    Acron_x32_inst/control_unit_inst/reg_sgn_reg_rep__12
    SLICE_X26Y55         LUT6 (Prop_lut6_I3_O)        0.299    40.295 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_3/O
                         net (fo=62, routed)          1.228    41.523    Acron_x32_inst/control_unit_inst/ALU_inst/p_1_out[31]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.124    41.647 f  Acron_x32_inst/control_unit_inst/V_flag_i_44/O
                         net (fo=32, routed)          1.194    42.841    Acron_x32_inst/control_unit_inst/V_flag_i_44_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I1_O)        0.124    42.965 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[24]_i_34/O
                         net (fo=86, routed)          1.482    44.447    Acron_x32_inst/control_unit_inst/dmem_addr_reg[24]_i_34_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I4_O)        0.148    44.595 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[30]_i_50/O
                         net (fo=2, routed)           0.433    45.029    Acron_x32_inst/control_unit_inst/dmem_addr_reg[30]_i_50_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.328    45.357 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[26]_i_25/O
                         net (fo=5, routed)           0.774    46.130    Acron_x32_inst/control_unit_inst/dmem_addr_reg[26]_i_25_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I1_O)        0.150    46.280 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[27]_i_10/O
                         net (fo=2, routed)           0.826    47.106    Acron_x32_inst/control_unit_inst/dmem_addr_reg[27]_i_10_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.332    47.438 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_13/O
                         net (fo=1, routed)           0.665    48.104    Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_13_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I4_O)        0.124    48.228 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_5/O
                         net (fo=1, routed)           0.579    48.806    Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_5_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124    48.931 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_2/O
                         net (fo=5, routed)           0.626    49.557    Acron_x32_inst/control_unit_inst/ALU_out[25]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    49.681 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_6/O
                         net (fo=1, routed)           0.302    49.983    Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_6_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.124    50.107 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_2/O
                         net (fo=5, routed)           0.440    50.547    Acron_x32_inst/control_unit_inst/ALU_out[19]
    SLICE_X43Y45         LUT6 (Prop_lut6_I1_O)        0.124    50.671 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_6/O
                         net (fo=1, routed)           0.343    51.013    Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_6_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124    51.137 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_2/O
                         net (fo=4, routed)           0.425    51.563    Acron_x32_inst/control_unit_inst/ALU_out[13]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124    51.687 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_79/O
                         net (fo=1, routed)           0.520    52.207    Acron_x32_inst/control_unit_inst/ROM_inst_i_79_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I4_O)        0.124    52.331 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_43/O
                         net (fo=6, routed)           0.962    53.293    Acron_x32_inst/control_unit_inst/ALU_out[7]
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.124    53.417 r  Acron_x32_inst/control_unit_inst/registers[61][3]_i_4/O
                         net (fo=2, routed)           0.465    53.882    Acron_x32_inst/control_unit_inst/registers[61][3]_i_4_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I4_O)        0.124    54.006 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_57/O
                         net (fo=5, routed)           0.510    54.516    Acron_x32_inst/control_unit_inst/ALU_out[1]
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.118    54.634 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_23/O
                         net (fo=68, routed)          1.785    56.418    Acron_x32_inst/control_unit_inst/IR_reg[27]_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.326    56.744 f  Acron_x32_inst/control_unit_inst/stack[31][7]_i_4/O
                         net (fo=86, routed)          0.895    57.640    uart_inst/transmitter/tx_fifo_stack/empty_reg_1
    SLICE_X26Y15         LUT3 (Prop_lut3_I2_O)        0.117    57.757 r  uart_inst/transmitter/tx_fifo_stack/stack[31][7]_i_3/O
                         net (fo=30, routed)          1.186    58.943    uart_inst/transmitter/tx_fifo_stack/stack[31][7]_i_3_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I5_O)        0.332    59.275 r  uart_inst/transmitter/tx_fifo_stack/stack[27][7]_i_1/O
                         net (fo=8, routed)           0.580    59.855    uart_inst/transmitter/tx_fifo_stack/stack[27][7]_i_1_n_0
    SLICE_X16Y12         FDCE                                         r  uart_inst/transmitter/tx_fifo_stack/stack_reg[27][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     62.500    62.500 r  
    K17                                               0.000    62.500 r  ref_clk (IN)
                         net (fo=0)                   0.000    62.500    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    63.921 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.083    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    57.978 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    59.577    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    59.668 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.499    61.168    uart_inst/transmitter/tx_fifo_stack/clk_out1
    SLICE_X16Y12         FDCE                                         r  uart_inst/transmitter/tx_fifo_stack/stack_reg[27][5]/C
                         clock pessimism              0.473    61.641    
                         clock uncertainty           -0.097    61.544    
    SLICE_X16Y12         FDCE (Setup_fdce_C_CE)      -0.169    61.375    uart_inst/transmitter/tx_fifo_stack/stack_reg[27][5]
  -------------------------------------------------------------------
                         required time                         61.375    
                         arrival time                         -59.855    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 Acron_x32_inst/control_unit_inst/IR_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/transmitter/tx_fifo_stack/stack_reg[27][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MMCM rise@62.500ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        29.274ns  (logic 5.197ns (17.753%)  route 24.077ns (82.247%))
  Logic Levels:           27  (LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 61.167 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 30.553 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    32.742 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.027    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.031 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    28.791    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    28.892 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.661    30.553    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X32Y52         FDCE                                         r  Acron_x32_inst/control_unit_inst/IR_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.524    31.077 f  Acron_x32_inst/control_unit_inst/IR_reg[26]/Q
                         net (fo=19, routed)          0.635    31.711    Acron_x32_inst/control_unit_inst/instruction[26]
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.124    31.835 f  Acron_x32_inst/control_unit_inst/IM[31]_i_3/O
                         net (fo=61, routed)          1.114    32.949    Acron_x32_inst/control_unit_inst/fetch_imm
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    33.073 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_38/O
                         net (fo=3, routed)           1.004    34.077    Acron_x32_inst/control_unit_inst/reg_sgn_i_38_n_0
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.124    34.201 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_25/O
                         net (fo=68, routed)          0.872    35.073    Acron_x32_inst/control_unit_inst/src_b_addr[3]
    SLICE_X21Y56         LUT3 (Prop_lut3_I2_O)        0.119    35.192 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_43/O
                         net (fo=32, routed)          2.232    37.425    Acron_x32_inst/register_file_inst/reg_b_reg[1]_i_4_1
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.332    37.757 f  Acron_x32_inst/register_file_inst/reg_sgn_i_22/O
                         net (fo=2, routed)           0.000    37.757    Acron_x32_inst/register_file_inst/registers_reg[1][31]_0
    SLICE_X5Y84          MUXF7 (Prop_muxf7_I0_O)      0.212    37.969 f  Acron_x32_inst/register_file_inst/reg_sgn_reg_i_10/O
                         net (fo=1, routed)           2.027    39.996    Acron_x32_inst/control_unit_inst/reg_sgn_reg_rep__12
    SLICE_X26Y55         LUT6 (Prop_lut6_I3_O)        0.299    40.295 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_3/O
                         net (fo=62, routed)          1.228    41.523    Acron_x32_inst/control_unit_inst/ALU_inst/p_1_out[31]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.124    41.647 f  Acron_x32_inst/control_unit_inst/V_flag_i_44/O
                         net (fo=32, routed)          1.194    42.841    Acron_x32_inst/control_unit_inst/V_flag_i_44_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I1_O)        0.124    42.965 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[24]_i_34/O
                         net (fo=86, routed)          1.482    44.447    Acron_x32_inst/control_unit_inst/dmem_addr_reg[24]_i_34_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I4_O)        0.148    44.595 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[30]_i_50/O
                         net (fo=2, routed)           0.433    45.029    Acron_x32_inst/control_unit_inst/dmem_addr_reg[30]_i_50_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.328    45.357 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[26]_i_25/O
                         net (fo=5, routed)           0.774    46.130    Acron_x32_inst/control_unit_inst/dmem_addr_reg[26]_i_25_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I1_O)        0.150    46.280 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[27]_i_10/O
                         net (fo=2, routed)           0.826    47.106    Acron_x32_inst/control_unit_inst/dmem_addr_reg[27]_i_10_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.332    47.438 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_13/O
                         net (fo=1, routed)           0.665    48.104    Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_13_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I4_O)        0.124    48.228 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_5/O
                         net (fo=1, routed)           0.579    48.806    Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_5_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124    48.931 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_2/O
                         net (fo=5, routed)           0.626    49.557    Acron_x32_inst/control_unit_inst/ALU_out[25]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    49.681 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_6/O
                         net (fo=1, routed)           0.302    49.983    Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_6_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.124    50.107 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_2/O
                         net (fo=5, routed)           0.440    50.547    Acron_x32_inst/control_unit_inst/ALU_out[19]
    SLICE_X43Y45         LUT6 (Prop_lut6_I1_O)        0.124    50.671 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_6/O
                         net (fo=1, routed)           0.343    51.013    Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_6_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124    51.137 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_2/O
                         net (fo=4, routed)           0.425    51.563    Acron_x32_inst/control_unit_inst/ALU_out[13]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124    51.687 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_79/O
                         net (fo=1, routed)           0.520    52.207    Acron_x32_inst/control_unit_inst/ROM_inst_i_79_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I4_O)        0.124    52.331 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_43/O
                         net (fo=6, routed)           0.962    53.293    Acron_x32_inst/control_unit_inst/ALU_out[7]
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.124    53.417 r  Acron_x32_inst/control_unit_inst/registers[61][3]_i_4/O
                         net (fo=2, routed)           0.465    53.882    Acron_x32_inst/control_unit_inst/registers[61][3]_i_4_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I4_O)        0.124    54.006 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_57/O
                         net (fo=5, routed)           0.510    54.516    Acron_x32_inst/control_unit_inst/ALU_out[1]
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.118    54.634 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_23/O
                         net (fo=68, routed)          1.785    56.418    Acron_x32_inst/control_unit_inst/IR_reg[27]_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.326    56.744 f  Acron_x32_inst/control_unit_inst/stack[31][7]_i_4/O
                         net (fo=86, routed)          0.895    57.640    uart_inst/transmitter/tx_fifo_stack/empty_reg_1
    SLICE_X26Y15         LUT3 (Prop_lut3_I2_O)        0.117    57.757 r  uart_inst/transmitter/tx_fifo_stack/stack[31][7]_i_3/O
                         net (fo=30, routed)          1.186    58.943    uart_inst/transmitter/tx_fifo_stack/stack[31][7]_i_3_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I5_O)        0.332    59.275 r  uart_inst/transmitter/tx_fifo_stack/stack[27][7]_i_1/O
                         net (fo=8, routed)           0.552    59.827    uart_inst/transmitter/tx_fifo_stack/stack[27][7]_i_1_n_0
    SLICE_X16Y14         FDCE                                         r  uart_inst/transmitter/tx_fifo_stack/stack_reg[27][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     62.500    62.500 r  
    K17                                               0.000    62.500 r  ref_clk (IN)
                         net (fo=0)                   0.000    62.500    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    63.921 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.083    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    57.978 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    59.577    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    59.668 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.498    61.167    uart_inst/transmitter/tx_fifo_stack/clk_out1
    SLICE_X16Y14         FDCE                                         r  uart_inst/transmitter/tx_fifo_stack/stack_reg[27][1]/C
                         clock pessimism              0.473    61.640    
                         clock uncertainty           -0.097    61.543    
    SLICE_X16Y14         FDCE (Setup_fdce_C_CE)      -0.169    61.374    uart_inst/transmitter/tx_fifo_stack/stack_reg[27][1]
  -------------------------------------------------------------------
                         required time                         61.374    
                         arrival time                         -59.827    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 Acron_x32_inst/control_unit_inst/IR_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/transmitter/tx_fifo_stack/stack_reg[27][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MMCM rise@62.500ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        29.274ns  (logic 5.197ns (17.753%)  route 24.077ns (82.247%))
  Logic Levels:           27  (LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 61.167 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 30.553 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    32.742 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.027    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.031 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    28.791    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    28.892 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.661    30.553    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X32Y52         FDCE                                         r  Acron_x32_inst/control_unit_inst/IR_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.524    31.077 f  Acron_x32_inst/control_unit_inst/IR_reg[26]/Q
                         net (fo=19, routed)          0.635    31.711    Acron_x32_inst/control_unit_inst/instruction[26]
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.124    31.835 f  Acron_x32_inst/control_unit_inst/IM[31]_i_3/O
                         net (fo=61, routed)          1.114    32.949    Acron_x32_inst/control_unit_inst/fetch_imm
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    33.073 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_38/O
                         net (fo=3, routed)           1.004    34.077    Acron_x32_inst/control_unit_inst/reg_sgn_i_38_n_0
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.124    34.201 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_25/O
                         net (fo=68, routed)          0.872    35.073    Acron_x32_inst/control_unit_inst/src_b_addr[3]
    SLICE_X21Y56         LUT3 (Prop_lut3_I2_O)        0.119    35.192 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_43/O
                         net (fo=32, routed)          2.232    37.425    Acron_x32_inst/register_file_inst/reg_b_reg[1]_i_4_1
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.332    37.757 f  Acron_x32_inst/register_file_inst/reg_sgn_i_22/O
                         net (fo=2, routed)           0.000    37.757    Acron_x32_inst/register_file_inst/registers_reg[1][31]_0
    SLICE_X5Y84          MUXF7 (Prop_muxf7_I0_O)      0.212    37.969 f  Acron_x32_inst/register_file_inst/reg_sgn_reg_i_10/O
                         net (fo=1, routed)           2.027    39.996    Acron_x32_inst/control_unit_inst/reg_sgn_reg_rep__12
    SLICE_X26Y55         LUT6 (Prop_lut6_I3_O)        0.299    40.295 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_3/O
                         net (fo=62, routed)          1.228    41.523    Acron_x32_inst/control_unit_inst/ALU_inst/p_1_out[31]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.124    41.647 f  Acron_x32_inst/control_unit_inst/V_flag_i_44/O
                         net (fo=32, routed)          1.194    42.841    Acron_x32_inst/control_unit_inst/V_flag_i_44_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I1_O)        0.124    42.965 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[24]_i_34/O
                         net (fo=86, routed)          1.482    44.447    Acron_x32_inst/control_unit_inst/dmem_addr_reg[24]_i_34_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I4_O)        0.148    44.595 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[30]_i_50/O
                         net (fo=2, routed)           0.433    45.029    Acron_x32_inst/control_unit_inst/dmem_addr_reg[30]_i_50_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.328    45.357 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[26]_i_25/O
                         net (fo=5, routed)           0.774    46.130    Acron_x32_inst/control_unit_inst/dmem_addr_reg[26]_i_25_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I1_O)        0.150    46.280 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[27]_i_10/O
                         net (fo=2, routed)           0.826    47.106    Acron_x32_inst/control_unit_inst/dmem_addr_reg[27]_i_10_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.332    47.438 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_13/O
                         net (fo=1, routed)           0.665    48.104    Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_13_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I4_O)        0.124    48.228 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_5/O
                         net (fo=1, routed)           0.579    48.806    Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_5_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124    48.931 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_2/O
                         net (fo=5, routed)           0.626    49.557    Acron_x32_inst/control_unit_inst/ALU_out[25]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    49.681 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_6/O
                         net (fo=1, routed)           0.302    49.983    Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_6_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.124    50.107 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_2/O
                         net (fo=5, routed)           0.440    50.547    Acron_x32_inst/control_unit_inst/ALU_out[19]
    SLICE_X43Y45         LUT6 (Prop_lut6_I1_O)        0.124    50.671 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_6/O
                         net (fo=1, routed)           0.343    51.013    Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_6_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124    51.137 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_2/O
                         net (fo=4, routed)           0.425    51.563    Acron_x32_inst/control_unit_inst/ALU_out[13]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124    51.687 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_79/O
                         net (fo=1, routed)           0.520    52.207    Acron_x32_inst/control_unit_inst/ROM_inst_i_79_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I4_O)        0.124    52.331 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_43/O
                         net (fo=6, routed)           0.962    53.293    Acron_x32_inst/control_unit_inst/ALU_out[7]
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.124    53.417 r  Acron_x32_inst/control_unit_inst/registers[61][3]_i_4/O
                         net (fo=2, routed)           0.465    53.882    Acron_x32_inst/control_unit_inst/registers[61][3]_i_4_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I4_O)        0.124    54.006 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_57/O
                         net (fo=5, routed)           0.510    54.516    Acron_x32_inst/control_unit_inst/ALU_out[1]
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.118    54.634 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_23/O
                         net (fo=68, routed)          1.785    56.418    Acron_x32_inst/control_unit_inst/IR_reg[27]_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.326    56.744 f  Acron_x32_inst/control_unit_inst/stack[31][7]_i_4/O
                         net (fo=86, routed)          0.895    57.640    uart_inst/transmitter/tx_fifo_stack/empty_reg_1
    SLICE_X26Y15         LUT3 (Prop_lut3_I2_O)        0.117    57.757 r  uart_inst/transmitter/tx_fifo_stack/stack[31][7]_i_3/O
                         net (fo=30, routed)          1.186    58.943    uart_inst/transmitter/tx_fifo_stack/stack[31][7]_i_3_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I5_O)        0.332    59.275 r  uart_inst/transmitter/tx_fifo_stack/stack[27][7]_i_1/O
                         net (fo=8, routed)           0.552    59.827    uart_inst/transmitter/tx_fifo_stack/stack[27][7]_i_1_n_0
    SLICE_X16Y14         FDCE                                         r  uart_inst/transmitter/tx_fifo_stack/stack_reg[27][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     62.500    62.500 r  
    K17                                               0.000    62.500 r  ref_clk (IN)
                         net (fo=0)                   0.000    62.500    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    63.921 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.083    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    57.978 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    59.577    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    59.668 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.498    61.167    uart_inst/transmitter/tx_fifo_stack/clk_out1
    SLICE_X16Y14         FDCE                                         r  uart_inst/transmitter/tx_fifo_stack/stack_reg[27][7]/C
                         clock pessimism              0.473    61.640    
                         clock uncertainty           -0.097    61.543    
    SLICE_X16Y14         FDCE (Setup_fdce_C_CE)      -0.169    61.374    uart_inst/transmitter/tx_fifo_stack/stack_reg[27][7]
  -------------------------------------------------------------------
                         required time                         61.374    
                         arrival time                         -59.827    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 Acron_x32_inst/control_unit_inst/IR_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/transmitter/tx_fifo_stack/stack_reg[28][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MMCM rise@62.500ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        29.224ns  (logic 5.197ns (17.783%)  route 24.027ns (82.217%))
  Logic Levels:           27  (LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 61.164 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 30.553 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    32.742 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.027    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.031 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    28.791    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    28.892 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.661    30.553    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X32Y52         FDCE                                         r  Acron_x32_inst/control_unit_inst/IR_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.524    31.077 f  Acron_x32_inst/control_unit_inst/IR_reg[26]/Q
                         net (fo=19, routed)          0.635    31.711    Acron_x32_inst/control_unit_inst/instruction[26]
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.124    31.835 f  Acron_x32_inst/control_unit_inst/IM[31]_i_3/O
                         net (fo=61, routed)          1.114    32.949    Acron_x32_inst/control_unit_inst/fetch_imm
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    33.073 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_38/O
                         net (fo=3, routed)           1.004    34.077    Acron_x32_inst/control_unit_inst/reg_sgn_i_38_n_0
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.124    34.201 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_25/O
                         net (fo=68, routed)          0.872    35.073    Acron_x32_inst/control_unit_inst/src_b_addr[3]
    SLICE_X21Y56         LUT3 (Prop_lut3_I2_O)        0.119    35.192 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_43/O
                         net (fo=32, routed)          2.232    37.425    Acron_x32_inst/register_file_inst/reg_b_reg[1]_i_4_1
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.332    37.757 f  Acron_x32_inst/register_file_inst/reg_sgn_i_22/O
                         net (fo=2, routed)           0.000    37.757    Acron_x32_inst/register_file_inst/registers_reg[1][31]_0
    SLICE_X5Y84          MUXF7 (Prop_muxf7_I0_O)      0.212    37.969 f  Acron_x32_inst/register_file_inst/reg_sgn_reg_i_10/O
                         net (fo=1, routed)           2.027    39.996    Acron_x32_inst/control_unit_inst/reg_sgn_reg_rep__12
    SLICE_X26Y55         LUT6 (Prop_lut6_I3_O)        0.299    40.295 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_3/O
                         net (fo=62, routed)          1.228    41.523    Acron_x32_inst/control_unit_inst/ALU_inst/p_1_out[31]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.124    41.647 f  Acron_x32_inst/control_unit_inst/V_flag_i_44/O
                         net (fo=32, routed)          1.194    42.841    Acron_x32_inst/control_unit_inst/V_flag_i_44_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I1_O)        0.124    42.965 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[24]_i_34/O
                         net (fo=86, routed)          1.482    44.447    Acron_x32_inst/control_unit_inst/dmem_addr_reg[24]_i_34_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I4_O)        0.148    44.595 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[30]_i_50/O
                         net (fo=2, routed)           0.433    45.029    Acron_x32_inst/control_unit_inst/dmem_addr_reg[30]_i_50_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.328    45.357 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[26]_i_25/O
                         net (fo=5, routed)           0.774    46.130    Acron_x32_inst/control_unit_inst/dmem_addr_reg[26]_i_25_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I1_O)        0.150    46.280 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[27]_i_10/O
                         net (fo=2, routed)           0.826    47.106    Acron_x32_inst/control_unit_inst/dmem_addr_reg[27]_i_10_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.332    47.438 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_13/O
                         net (fo=1, routed)           0.665    48.104    Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_13_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I4_O)        0.124    48.228 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_5/O
                         net (fo=1, routed)           0.579    48.806    Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_5_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124    48.931 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_2/O
                         net (fo=5, routed)           0.626    49.557    Acron_x32_inst/control_unit_inst/ALU_out[25]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    49.681 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_6/O
                         net (fo=1, routed)           0.302    49.983    Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_6_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.124    50.107 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_2/O
                         net (fo=5, routed)           0.440    50.547    Acron_x32_inst/control_unit_inst/ALU_out[19]
    SLICE_X43Y45         LUT6 (Prop_lut6_I1_O)        0.124    50.671 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_6/O
                         net (fo=1, routed)           0.343    51.013    Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_6_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124    51.137 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_2/O
                         net (fo=4, routed)           0.425    51.563    Acron_x32_inst/control_unit_inst/ALU_out[13]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124    51.687 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_79/O
                         net (fo=1, routed)           0.520    52.207    Acron_x32_inst/control_unit_inst/ROM_inst_i_79_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I4_O)        0.124    52.331 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_43/O
                         net (fo=6, routed)           0.962    53.293    Acron_x32_inst/control_unit_inst/ALU_out[7]
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.124    53.417 r  Acron_x32_inst/control_unit_inst/registers[61][3]_i_4/O
                         net (fo=2, routed)           0.465    53.882    Acron_x32_inst/control_unit_inst/registers[61][3]_i_4_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I4_O)        0.124    54.006 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_57/O
                         net (fo=5, routed)           0.510    54.516    Acron_x32_inst/control_unit_inst/ALU_out[1]
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.118    54.634 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_23/O
                         net (fo=68, routed)          1.785    56.418    Acron_x32_inst/control_unit_inst/IR_reg[27]_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.326    56.744 f  Acron_x32_inst/control_unit_inst/stack[31][7]_i_4/O
                         net (fo=86, routed)          0.895    57.640    uart_inst/transmitter/tx_fifo_stack/empty_reg_1
    SLICE_X26Y15         LUT3 (Prop_lut3_I2_O)        0.117    57.757 r  uart_inst/transmitter/tx_fifo_stack/stack[31][7]_i_3/O
                         net (fo=30, routed)          1.047    58.804    uart_inst/transmitter/tx_fifo_stack/stack[31][7]_i_3_n_0
    SLICE_X21Y17         LUT6 (Prop_lut6_I5_O)        0.332    59.136 r  uart_inst/transmitter/tx_fifo_stack/stack[28][7]_i_1/O
                         net (fo=8, routed)           0.641    59.777    uart_inst/transmitter/tx_fifo_stack/stack[28][7]_i_1_n_0
    SLICE_X17Y17         FDCE                                         r  uart_inst/transmitter/tx_fifo_stack/stack_reg[28][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     62.500    62.500 r  
    K17                                               0.000    62.500 r  ref_clk (IN)
                         net (fo=0)                   0.000    62.500    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    63.921 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.083    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    57.978 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    59.577    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    59.668 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.495    61.164    uart_inst/transmitter/tx_fifo_stack/clk_out1
    SLICE_X17Y17         FDCE                                         r  uart_inst/transmitter/tx_fifo_stack/stack_reg[28][1]/C
                         clock pessimism              0.473    61.637    
                         clock uncertainty           -0.097    61.540    
    SLICE_X17Y17         FDCE (Setup_fdce_C_CE)      -0.205    61.335    uart_inst/transmitter/tx_fifo_stack/stack_reg[28][1]
  -------------------------------------------------------------------
                         required time                         61.335    
                         arrival time                         -59.777    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 Acron_x32_inst/control_unit_inst/IR_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/transmitter/tx_fifo_stack/stack_reg[28][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MMCM rise@62.500ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        29.224ns  (logic 5.197ns (17.783%)  route 24.027ns (82.217%))
  Logic Levels:           27  (LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 61.164 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 30.553 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    32.742 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.027    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.031 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    28.791    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    28.892 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.661    30.553    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X32Y52         FDCE                                         r  Acron_x32_inst/control_unit_inst/IR_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.524    31.077 f  Acron_x32_inst/control_unit_inst/IR_reg[26]/Q
                         net (fo=19, routed)          0.635    31.711    Acron_x32_inst/control_unit_inst/instruction[26]
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.124    31.835 f  Acron_x32_inst/control_unit_inst/IM[31]_i_3/O
                         net (fo=61, routed)          1.114    32.949    Acron_x32_inst/control_unit_inst/fetch_imm
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    33.073 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_38/O
                         net (fo=3, routed)           1.004    34.077    Acron_x32_inst/control_unit_inst/reg_sgn_i_38_n_0
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.124    34.201 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_25/O
                         net (fo=68, routed)          0.872    35.073    Acron_x32_inst/control_unit_inst/src_b_addr[3]
    SLICE_X21Y56         LUT3 (Prop_lut3_I2_O)        0.119    35.192 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_43/O
                         net (fo=32, routed)          2.232    37.425    Acron_x32_inst/register_file_inst/reg_b_reg[1]_i_4_1
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.332    37.757 f  Acron_x32_inst/register_file_inst/reg_sgn_i_22/O
                         net (fo=2, routed)           0.000    37.757    Acron_x32_inst/register_file_inst/registers_reg[1][31]_0
    SLICE_X5Y84          MUXF7 (Prop_muxf7_I0_O)      0.212    37.969 f  Acron_x32_inst/register_file_inst/reg_sgn_reg_i_10/O
                         net (fo=1, routed)           2.027    39.996    Acron_x32_inst/control_unit_inst/reg_sgn_reg_rep__12
    SLICE_X26Y55         LUT6 (Prop_lut6_I3_O)        0.299    40.295 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_3/O
                         net (fo=62, routed)          1.228    41.523    Acron_x32_inst/control_unit_inst/ALU_inst/p_1_out[31]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.124    41.647 f  Acron_x32_inst/control_unit_inst/V_flag_i_44/O
                         net (fo=32, routed)          1.194    42.841    Acron_x32_inst/control_unit_inst/V_flag_i_44_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I1_O)        0.124    42.965 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[24]_i_34/O
                         net (fo=86, routed)          1.482    44.447    Acron_x32_inst/control_unit_inst/dmem_addr_reg[24]_i_34_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I4_O)        0.148    44.595 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[30]_i_50/O
                         net (fo=2, routed)           0.433    45.029    Acron_x32_inst/control_unit_inst/dmem_addr_reg[30]_i_50_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.328    45.357 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[26]_i_25/O
                         net (fo=5, routed)           0.774    46.130    Acron_x32_inst/control_unit_inst/dmem_addr_reg[26]_i_25_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I1_O)        0.150    46.280 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[27]_i_10/O
                         net (fo=2, routed)           0.826    47.106    Acron_x32_inst/control_unit_inst/dmem_addr_reg[27]_i_10_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.332    47.438 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_13/O
                         net (fo=1, routed)           0.665    48.104    Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_13_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I4_O)        0.124    48.228 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_5/O
                         net (fo=1, routed)           0.579    48.806    Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_5_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124    48.931 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_2/O
                         net (fo=5, routed)           0.626    49.557    Acron_x32_inst/control_unit_inst/ALU_out[25]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    49.681 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_6/O
                         net (fo=1, routed)           0.302    49.983    Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_6_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.124    50.107 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_2/O
                         net (fo=5, routed)           0.440    50.547    Acron_x32_inst/control_unit_inst/ALU_out[19]
    SLICE_X43Y45         LUT6 (Prop_lut6_I1_O)        0.124    50.671 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_6/O
                         net (fo=1, routed)           0.343    51.013    Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_6_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124    51.137 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_2/O
                         net (fo=4, routed)           0.425    51.563    Acron_x32_inst/control_unit_inst/ALU_out[13]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124    51.687 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_79/O
                         net (fo=1, routed)           0.520    52.207    Acron_x32_inst/control_unit_inst/ROM_inst_i_79_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I4_O)        0.124    52.331 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_43/O
                         net (fo=6, routed)           0.962    53.293    Acron_x32_inst/control_unit_inst/ALU_out[7]
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.124    53.417 r  Acron_x32_inst/control_unit_inst/registers[61][3]_i_4/O
                         net (fo=2, routed)           0.465    53.882    Acron_x32_inst/control_unit_inst/registers[61][3]_i_4_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I4_O)        0.124    54.006 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_57/O
                         net (fo=5, routed)           0.510    54.516    Acron_x32_inst/control_unit_inst/ALU_out[1]
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.118    54.634 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_23/O
                         net (fo=68, routed)          1.785    56.418    Acron_x32_inst/control_unit_inst/IR_reg[27]_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.326    56.744 f  Acron_x32_inst/control_unit_inst/stack[31][7]_i_4/O
                         net (fo=86, routed)          0.895    57.640    uart_inst/transmitter/tx_fifo_stack/empty_reg_1
    SLICE_X26Y15         LUT3 (Prop_lut3_I2_O)        0.117    57.757 r  uart_inst/transmitter/tx_fifo_stack/stack[31][7]_i_3/O
                         net (fo=30, routed)          1.047    58.804    uart_inst/transmitter/tx_fifo_stack/stack[31][7]_i_3_n_0
    SLICE_X21Y17         LUT6 (Prop_lut6_I5_O)        0.332    59.136 r  uart_inst/transmitter/tx_fifo_stack/stack[28][7]_i_1/O
                         net (fo=8, routed)           0.641    59.777    uart_inst/transmitter/tx_fifo_stack/stack[28][7]_i_1_n_0
    SLICE_X17Y17         FDCE                                         r  uart_inst/transmitter/tx_fifo_stack/stack_reg[28][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     62.500    62.500 r  
    K17                                               0.000    62.500 r  ref_clk (IN)
                         net (fo=0)                   0.000    62.500    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    63.921 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.083    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    57.978 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    59.577    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    59.668 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.495    61.164    uart_inst/transmitter/tx_fifo_stack/clk_out1
    SLICE_X17Y17         FDCE                                         r  uart_inst/transmitter/tx_fifo_stack/stack_reg[28][7]/C
                         clock pessimism              0.473    61.637    
                         clock uncertainty           -0.097    61.540    
    SLICE_X17Y17         FDCE (Setup_fdce_C_CE)      -0.205    61.335    uart_inst/transmitter/tx_fifo_stack/stack_reg[28][7]
  -------------------------------------------------------------------
                         required time                         61.335    
                         arrival time                         -59.777    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 Acron_x32_inst/control_unit_inst/IR_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/transmitter/tx_fifo_stack/stack_reg[27][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MMCM rise@62.500ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        29.226ns  (logic 5.197ns (17.782%)  route 24.029ns (82.218%))
  Logic Levels:           27  (LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 61.166 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 30.553 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    32.742 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.027    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.031 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    28.791    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    28.892 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.661    30.553    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X32Y52         FDCE                                         r  Acron_x32_inst/control_unit_inst/IR_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.524    31.077 f  Acron_x32_inst/control_unit_inst/IR_reg[26]/Q
                         net (fo=19, routed)          0.635    31.711    Acron_x32_inst/control_unit_inst/instruction[26]
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.124    31.835 f  Acron_x32_inst/control_unit_inst/IM[31]_i_3/O
                         net (fo=61, routed)          1.114    32.949    Acron_x32_inst/control_unit_inst/fetch_imm
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124    33.073 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_38/O
                         net (fo=3, routed)           1.004    34.077    Acron_x32_inst/control_unit_inst/reg_sgn_i_38_n_0
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.124    34.201 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_25/O
                         net (fo=68, routed)          0.872    35.073    Acron_x32_inst/control_unit_inst/src_b_addr[3]
    SLICE_X21Y56         LUT3 (Prop_lut3_I2_O)        0.119    35.192 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_43/O
                         net (fo=32, routed)          2.232    37.425    Acron_x32_inst/register_file_inst/reg_b_reg[1]_i_4_1
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.332    37.757 f  Acron_x32_inst/register_file_inst/reg_sgn_i_22/O
                         net (fo=2, routed)           0.000    37.757    Acron_x32_inst/register_file_inst/registers_reg[1][31]_0
    SLICE_X5Y84          MUXF7 (Prop_muxf7_I0_O)      0.212    37.969 f  Acron_x32_inst/register_file_inst/reg_sgn_reg_i_10/O
                         net (fo=1, routed)           2.027    39.996    Acron_x32_inst/control_unit_inst/reg_sgn_reg_rep__12
    SLICE_X26Y55         LUT6 (Prop_lut6_I3_O)        0.299    40.295 r  Acron_x32_inst/control_unit_inst/reg_sgn_i_3/O
                         net (fo=62, routed)          1.228    41.523    Acron_x32_inst/control_unit_inst/ALU_inst/p_1_out[31]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.124    41.647 f  Acron_x32_inst/control_unit_inst/V_flag_i_44/O
                         net (fo=32, routed)          1.194    42.841    Acron_x32_inst/control_unit_inst/V_flag_i_44_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I1_O)        0.124    42.965 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[24]_i_34/O
                         net (fo=86, routed)          1.482    44.447    Acron_x32_inst/control_unit_inst/dmem_addr_reg[24]_i_34_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I4_O)        0.148    44.595 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[30]_i_50/O
                         net (fo=2, routed)           0.433    45.029    Acron_x32_inst/control_unit_inst/dmem_addr_reg[30]_i_50_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.328    45.357 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[26]_i_25/O
                         net (fo=5, routed)           0.774    46.130    Acron_x32_inst/control_unit_inst/dmem_addr_reg[26]_i_25_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I1_O)        0.150    46.280 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[27]_i_10/O
                         net (fo=2, routed)           0.826    47.106    Acron_x32_inst/control_unit_inst/dmem_addr_reg[27]_i_10_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.332    47.438 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_13/O
                         net (fo=1, routed)           0.665    48.104    Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_13_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I4_O)        0.124    48.228 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_5/O
                         net (fo=1, routed)           0.579    48.806    Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_5_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124    48.931 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[25]_i_2/O
                         net (fo=5, routed)           0.626    49.557    Acron_x32_inst/control_unit_inst/ALU_out[25]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    49.681 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_6/O
                         net (fo=1, routed)           0.302    49.983    Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_6_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.124    50.107 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[19]_i_2/O
                         net (fo=5, routed)           0.440    50.547    Acron_x32_inst/control_unit_inst/ALU_out[19]
    SLICE_X43Y45         LUT6 (Prop_lut6_I1_O)        0.124    50.671 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_6/O
                         net (fo=1, routed)           0.343    51.013    Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_6_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124    51.137 r  Acron_x32_inst/control_unit_inst/dmem_addr_reg[13]_i_2/O
                         net (fo=4, routed)           0.425    51.563    Acron_x32_inst/control_unit_inst/ALU_out[13]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124    51.687 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_79/O
                         net (fo=1, routed)           0.520    52.207    Acron_x32_inst/control_unit_inst/ROM_inst_i_79_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I4_O)        0.124    52.331 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_43/O
                         net (fo=6, routed)           0.962    53.293    Acron_x32_inst/control_unit_inst/ALU_out[7]
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.124    53.417 r  Acron_x32_inst/control_unit_inst/registers[61][3]_i_4/O
                         net (fo=2, routed)           0.465    53.882    Acron_x32_inst/control_unit_inst/registers[61][3]_i_4_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I4_O)        0.124    54.006 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_57/O
                         net (fo=5, routed)           0.510    54.516    Acron_x32_inst/control_unit_inst/ALU_out[1]
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.118    54.634 r  Acron_x32_inst/control_unit_inst/ROM_inst_i_23/O
                         net (fo=68, routed)          1.785    56.418    Acron_x32_inst/control_unit_inst/IR_reg[27]_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.326    56.744 f  Acron_x32_inst/control_unit_inst/stack[31][7]_i_4/O
                         net (fo=86, routed)          0.895    57.640    uart_inst/transmitter/tx_fifo_stack/empty_reg_1
    SLICE_X26Y15         LUT3 (Prop_lut3_I2_O)        0.117    57.757 r  uart_inst/transmitter/tx_fifo_stack/stack[31][7]_i_3/O
                         net (fo=30, routed)          1.186    58.943    uart_inst/transmitter/tx_fifo_stack/stack[31][7]_i_3_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I5_O)        0.332    59.275 r  uart_inst/transmitter/tx_fifo_stack/stack[27][7]_i_1/O
                         net (fo=8, routed)           0.504    59.779    uart_inst/transmitter/tx_fifo_stack/stack[27][7]_i_1_n_0
    SLICE_X17Y15         FDCE                                         r  uart_inst/transmitter/tx_fifo_stack/stack_reg[27][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     62.500    62.500 r  
    K17                                               0.000    62.500 r  ref_clk (IN)
                         net (fo=0)                   0.000    62.500    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    63.921 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.083    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    57.978 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    59.577    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    59.668 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.497    61.166    uart_inst/transmitter/tx_fifo_stack/clk_out1
    SLICE_X17Y15         FDCE                                         r  uart_inst/transmitter/tx_fifo_stack/stack_reg[27][0]/C
                         clock pessimism              0.473    61.639    
                         clock uncertainty           -0.097    61.542    
    SLICE_X17Y15         FDCE (Setup_fdce_C_CE)      -0.205    61.337    uart_inst/transmitter/tx_fifo_stack/stack_reg[27][0]
  -------------------------------------------------------------------
                         required time                         61.337    
                         arrival time                         -59.779    
  -------------------------------------------------------------------
                         slack                                  1.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Acron_x32_inst/control_unit_inst/PC_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/control_unit_inst/ret_addr_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.876%)  route 0.288ns (67.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ref_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -1.086    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.060 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.556    -0.504    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X23Y53         FDCE                                         r  Acron_x32_inst/control_unit_inst/PC_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  Acron_x32_inst/control_unit_inst/PC_reg[17]/Q
                         net (fo=9, routed)           0.288    -0.075    Acron_x32_inst/control_unit_inst/PC[17]
    SLICE_X20Y49         FDCE                                         r  Acron_x32_inst/control_unit_inst/ret_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ref_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.592    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.563 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.833    -0.730    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X20Y49         FDCE                                         r  Acron_x32_inst/control_unit_inst/ret_addr_reg[17]/C
                         clock pessimism              0.503    -0.227    
    SLICE_X20Y49         FDCE (Hold_fdce_C_D)         0.059    -0.168    Acron_x32_inst/control_unit_inst/ret_addr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Acron_x32_inst/control_unit_inst/PC_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/control_unit_inst/ret_addr_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.527%)  route 0.280ns (66.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ref_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -1.086    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.060 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.556    -0.504    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X23Y55         FDCE                                         r  Acron_x32_inst/control_unit_inst/PC_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  Acron_x32_inst/control_unit_inst/PC_reg[27]/Q
                         net (fo=8, routed)           0.280    -0.084    Acron_x32_inst/control_unit_inst/PC[27]
    SLICE_X20Y54         FDCE                                         r  Acron_x32_inst/control_unit_inst/ret_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ref_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.592    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.563 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.827    -0.736    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X20Y54         FDCE                                         r  Acron_x32_inst/control_unit_inst/ret_addr_reg[27]/C
                         clock pessimism              0.498    -0.238    
    SLICE_X20Y54         FDCE (Hold_fdce_C_D)         0.052    -0.186    Acron_x32_inst/control_unit_inst/ret_addr_reg[27]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_divider_inst/reg_res_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_divider_inst/reg_res_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ref_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -1.086    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.060 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.585    -0.475    Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_divider_inst/clk_out1
    SLICE_X1Y43          FDCE                                         r  Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_divider_inst/reg_res_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.334 r  Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_divider_inst/reg_res_reg[19]/Q
                         net (fo=3, routed)           0.099    -0.235    Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_divider_inst/reg_res_reg_n_0_[19]
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.045    -0.190 r  Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_divider_inst/reg_res[21]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.190    Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_divider_inst/reg_res[21]_i_1__2_n_0
    SLICE_X0Y43          FDCE                                         r  Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_divider_inst/reg_res_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ref_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.592    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.563 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.853    -0.710    Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_divider_inst/clk_out1
    SLICE_X0Y43          FDCE                                         r  Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_divider_inst/reg_res_reg[21]/C
                         clock pessimism              0.247    -0.462    
    SLICE_X0Y43          FDCE (Hold_fdce_C_D)         0.120    -0.342    Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_divider_inst/reg_res_reg[21]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MMCM_inst/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MMCM_inst/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.173ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ref_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.362    -1.206    MMCM_inst/inst/clk_out1_MMCM
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.186 r  MMCM_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.271    -0.915    MMCM_inst/inst/clk_out1_MMCM_en_clk
    SLICE_X20Y50         FDRE                                         r  MMCM_inst/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.751 r  MMCM_inst/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.695    MMCM_inst/inst/seq_reg1[0]
    SLICE_X20Y50         FDRE                                         r  MMCM_inst/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ref_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    -1.714    MMCM_inst/inst/clk_out1_MMCM
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.671 r  MMCM_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.173    MMCM_inst/inst/clk_out1_MMCM_en_clk
    SLICE_X20Y50         FDRE                                         r  MMCM_inst/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.258    -0.915    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.060    -0.855    MMCM_inst/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.855    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Acron_x32_inst/int_multiplier_inst/reg_op_reg_rep__7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/register_file_inst/registers_reg[18][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ref_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -1.086    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.060 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.555    -0.505    Acron_x32_inst/int_multiplier_inst/clk_out1
    SLICE_X35Y86         FDCE                                         r  Acron_x32_inst/int_multiplier_inst/reg_op_reg_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  Acron_x32_inst/int_multiplier_inst/reg_op_reg_rep__7/Q
                         net (fo=108, routed)         0.111    -0.253    Acron_x32_inst/int_multiplier_inst/reg_op_reg_rep__7_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.208 r  Acron_x32_inst/int_multiplier_inst/registers[18][26]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    Acron_x32_inst/register_file_inst/registers_reg[18][31]_1[26]
    SLICE_X34Y86         FDCE                                         r  Acron_x32_inst/register_file_inst/registers_reg[18][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ref_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.592    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.563 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.824    -0.739    Acron_x32_inst/register_file_inst/clk_out1
    SLICE_X34Y86         FDCE                                         r  Acron_x32_inst/register_file_inst/registers_reg[18][26]/C
                         clock pessimism              0.246    -0.492    
    SLICE_X34Y86         FDCE (Hold_fdce_C_D)         0.120    -0.372    Acron_x32_inst/register_file_inst/registers_reg[18][26]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mode_btn_samples_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            mode_btn_samples_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM fall@31.250ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.588%)  route 0.112ns (43.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 30.538 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.478ns = ( 30.772 - 31.250 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259    31.510 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    31.950    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    29.682 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    30.164    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    30.190 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.582    30.772    clk
    SLICE_X43Y82         FDRE                                         r  mode_btn_samples_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.146    30.918 r  mode_btn_samples_reg[0]/Q
                         net (fo=3, routed)           0.112    31.030    mode_btn_samples_reg_n_0_[0]
    SLICE_X43Y83         FDRE                                         r  mode_btn_samples_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    31.697 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    32.177    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    29.130 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    29.658    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    29.687 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.851    30.538    clk
    SLICE_X43Y83         FDRE                                         r  mode_btn_samples_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.248    30.787    
    SLICE_X43Y83         FDRE (Hold_fdre_C_D)         0.077    30.864    mode_btn_samples_reg[1]
  -------------------------------------------------------------------
                         required time                        -30.864    
                         arrival time                          31.030    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Acron_x32_inst/int_multiplier_inst/reg_op_reg_rep__12/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/register_file_inst/registers_reg[16][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.972%)  route 0.114ns (38.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ref_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -1.086    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.060 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.575    -0.485    Acron_x32_inst/int_multiplier_inst/clk_out1
    SLICE_X5Y67          FDCE                                         r  Acron_x32_inst/int_multiplier_inst/reg_op_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  Acron_x32_inst/int_multiplier_inst/reg_op_reg_rep__12/Q
                         net (fo=97, routed)          0.114    -0.230    Acron_x32_inst/int_multiplier_inst/reg_op_reg_rep__12_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I4_O)        0.045    -0.185 r  Acron_x32_inst/int_multiplier_inst/registers[16][14]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    Acron_x32_inst/register_file_inst/registers_reg[16][31]_1[14]
    SLICE_X4Y67          FDCE                                         r  Acron_x32_inst/register_file_inst/registers_reg[16][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ref_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.592    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.563 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.842    -0.721    Acron_x32_inst/register_file_inst/clk_out1
    SLICE_X4Y67          FDCE                                         r  Acron_x32_inst/register_file_inst/registers_reg[16][14]/C
                         clock pessimism              0.248    -0.472    
    SLICE_X4Y67          FDCE (Hold_fdce_C_D)         0.121    -0.351    Acron_x32_inst/register_file_inst/registers_reg[16][14]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Acron_x32_inst/int_divider_inst/reg_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/int_divider_inst/reg_res_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.609%)  route 0.336ns (64.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ref_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -1.086    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.060 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.595    -0.465    Acron_x32_inst/int_divider_inst/clk_out1
    SLICE_X40Y49         FDCE                                         r  Acron_x32_inst/int_divider_inst/reg_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.324 r  Acron_x32_inst/int_divider_inst/reg_res_reg[1]/Q
                         net (fo=3, routed)           0.336     0.012    Acron_x32_inst/control_unit_inst/reg_res_reg[31][1]
    SLICE_X39Y51         LUT5 (Prop_lut5_I0_O)        0.045     0.057 r  Acron_x32_inst/control_unit_inst/reg_res[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.057    Acron_x32_inst/int_divider_inst/reg_res_reg[31]_0[9]
    SLICE_X39Y51         FDCE                                         r  Acron_x32_inst/int_divider_inst/reg_res_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ref_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.592    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.563 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.857    -0.706    Acron_x32_inst/int_divider_inst/clk_out1
    SLICE_X39Y51         FDCE                                         r  Acron_x32_inst/int_divider_inst/reg_res_reg[9]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X39Y51         FDCE (Hold_fdce_C_D)         0.092    -0.111    Acron_x32_inst/int_divider_inst/reg_res_reg[9]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Acron_x32_inst/control_unit_inst/PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/control_unit_inst/PC_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.355ns (65.969%)  route 0.183ns (34.031%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ref_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -1.086    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.060 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.563    -0.497    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X23Y49         FDCE                                         r  Acron_x32_inst/control_unit_inst/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  Acron_x32_inst/control_unit_inst/PC_reg[3]/Q
                         net (fo=7, routed)           0.182    -0.174    Acron_x32_inst/control_unit_inst/PC[3]
    SLICE_X23Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.129 r  Acron_x32_inst/control_unit_inst/PC[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.129    Acron_x32_inst/control_unit_inst/PC[0]_i_5_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.014 r  Acron_x32_inst/control_unit_inst/PC_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.013    Acron_x32_inst/control_unit_inst/PC_reg[0]_i_2_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.041 r  Acron_x32_inst/control_unit_inst/PC_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.041    Acron_x32_inst/control_unit_inst/PC_reg[4]_i_1_n_7
    SLICE_X23Y50         FDCE                                         r  Acron_x32_inst/control_unit_inst/PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ref_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.592    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.563 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.826    -0.737    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X23Y50         FDCE                                         r  Acron_x32_inst/control_unit_inst/PC_reg[4]/C
                         clock pessimism              0.503    -0.234    
    SLICE_X23Y50         FDCE (Hold_fdce_C_D)         0.105    -0.129    Acron_x32_inst/control_unit_inst/PC_reg[4]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_sqrt_inst/reg_rad_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_sqrt_inst/reg_rad_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ref_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -1.086    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.060 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.559    -0.501    Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_sqrt_inst/clk_out1
    SLICE_X21Y37         FDCE                                         r  Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_sqrt_inst/reg_rad_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.360 r  Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_sqrt_inst/reg_rad_reg[2]/Q
                         net (fo=1, routed)           0.122    -0.238    Acron_x32_inst/control_unit_inst/reg_rad_reg[25][1]
    SLICE_X20Y37         LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  Acron_x32_inst/control_unit_inst/reg_rad[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_sqrt_inst/reg_rad_reg[25]_0[5]
    SLICE_X20Y37         FDCE                                         r  Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_sqrt_inst/reg_rad_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ref_clk (IN)
                         net (fo=0)                   0.000     0.000    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.592    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.563 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.828    -0.735    Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_sqrt_inst/clk_out1
    SLICE_X20Y37         FDCE                                         r  Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_sqrt_inst/reg_rad_reg[6]/C
                         clock pessimism              0.246    -0.488    
    SLICE_X20Y37         FDCE (Hold_fdce_C_D)         0.121    -0.367    Acron_x32_inst/FPU_inst/float_arithmetic_inst/float_sqrt_inst/reg_rad_reg[6]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MMCM
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { MMCM_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X0Y4      RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         62.500      59.556     RAMB36_X0Y4      RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X0Y5      RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         62.500      59.556     RAMB36_X0Y5      RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X1Y5      RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         62.500      59.556     RAMB36_X1Y5      RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X1Y6      RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         62.500      59.556     RAMB36_X1Y6      RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X1Y4      RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         62.500      59.556     RAMB36_X1Y4      RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y1  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X17Y73     Acron_x32_inst/register_file_inst/registers_reg[28][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X17Y73     Acron_x32_inst/register_file_inst/registers_reg[28][17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X17Y73     Acron_x32_inst/register_file_inst/registers_reg[28][19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X1Y75      Acron_x32_inst/register_file_inst/registers_reg[59][29]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X18Y73     Acron_x32_inst/register_file_inst/registers_reg[29][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X28Y76     Acron_x32_inst/register_file_inst/registers_reg[5][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X28Y76     Acron_x32_inst/register_file_inst/registers_reg[5][21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X18Y73     Acron_x32_inst/register_file_inst/registers_reg[29][17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X18Y73     Acron_x32_inst/register_file_inst/registers_reg[29][19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X14Y76     Acron_x32_inst/register_file_inst/registers_reg[30][12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X24Y46     Acron_x32_inst/control_unit_inst/IM_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X24Y46     Acron_x32_inst/control_unit_inst/IM_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X27Y49     Acron_x32_inst/control_unit_inst/IM_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X25Y45     Acron_x32_inst/control_unit_inst/IM_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X25Y45     Acron_x32_inst/control_unit_inst/IM_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X25Y46     Acron_x32_inst/control_unit_inst/IM_reg[27]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X25Y46     Acron_x32_inst/control_unit_inst/IM_reg[29]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X25Y46     Acron_x32_inst/control_unit_inst/IM_reg[30]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X26Y47     Acron_x32_inst/control_unit_inst/IM_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X26Y47     Acron_x32_inst/control_unit_inst/IM_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM
  To Clock:  clkfbout_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCM_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   MMCM_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCM_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCM_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  MMCM_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  MMCM_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_MMCM
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack       11.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.605ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/int_multiplier_inst/reg_b_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MMCM rise@62.500ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        18.832ns  (logic 0.422ns (2.241%)  route 18.410ns (97.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 30.624 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    32.742 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.027    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.031 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    28.791    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    28.892 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.732    30.624    clk
    SLICE_X41Y83         FDRE                                         r  reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.422    31.046 f  reset_reg/Q
                         net (fo=3712, routed)       18.410    49.456    Acron_x32_inst/int_multiplier_inst/reg_op_reg_rep__12_0
    SLICE_X25Y55         FDCE                                         f  Acron_x32_inst/int_multiplier_inst/reg_b_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     62.500    62.500 r  
    K17                                               0.000    62.500 r  ref_clk (IN)
                         net (fo=0)                   0.000    62.500    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    63.921 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.083    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    57.978 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    59.577    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    59.668 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.482    61.150    Acron_x32_inst/int_multiplier_inst/clk_out1
    SLICE_X25Y55         FDCE                                         r  Acron_x32_inst/int_multiplier_inst/reg_b_reg[28]/C
                         clock pessimism              0.588    61.738    
                         clock uncertainty           -0.097    61.641    
    SLICE_X25Y55         FDCE (Recov_fdce_C_CLR)     -0.580    61.061    Acron_x32_inst/int_multiplier_inst/reg_b_reg[28]
  -------------------------------------------------------------------
                         required time                         61.061    
                         arrival time                         -49.456    
  -------------------------------------------------------------------
                         slack                                 11.605    

Slack (MET) :             11.605ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/int_multiplier_inst/reg_b_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MMCM rise@62.500ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        18.832ns  (logic 0.422ns (2.241%)  route 18.410ns (97.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 30.624 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    32.742 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.027    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.031 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    28.791    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    28.892 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.732    30.624    clk
    SLICE_X41Y83         FDRE                                         r  reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.422    31.046 f  reset_reg/Q
                         net (fo=3712, routed)       18.410    49.456    Acron_x32_inst/int_multiplier_inst/reg_op_reg_rep__12_0
    SLICE_X25Y55         FDCE                                         f  Acron_x32_inst/int_multiplier_inst/reg_b_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     62.500    62.500 r  
    K17                                               0.000    62.500 r  ref_clk (IN)
                         net (fo=0)                   0.000    62.500    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    63.921 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.083    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    57.978 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    59.577    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    59.668 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.482    61.150    Acron_x32_inst/int_multiplier_inst/clk_out1
    SLICE_X25Y55         FDCE                                         r  Acron_x32_inst/int_multiplier_inst/reg_b_reg[29]/C
                         clock pessimism              0.588    61.738    
                         clock uncertainty           -0.097    61.641    
    SLICE_X25Y55         FDCE (Recov_fdce_C_CLR)     -0.580    61.061    Acron_x32_inst/int_multiplier_inst/reg_b_reg[29]
  -------------------------------------------------------------------
                         required time                         61.061    
                         arrival time                         -49.456    
  -------------------------------------------------------------------
                         slack                                 11.605    

Slack (MET) :             11.605ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/int_multiplier_inst/reg_b_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MMCM rise@62.500ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        18.832ns  (logic 0.422ns (2.241%)  route 18.410ns (97.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 30.624 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    32.742 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.027    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.031 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    28.791    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    28.892 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.732    30.624    clk
    SLICE_X41Y83         FDRE                                         r  reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.422    31.046 f  reset_reg/Q
                         net (fo=3712, routed)       18.410    49.456    Acron_x32_inst/int_multiplier_inst/reg_op_reg_rep__12_0
    SLICE_X25Y55         FDCE                                         f  Acron_x32_inst/int_multiplier_inst/reg_b_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     62.500    62.500 r  
    K17                                               0.000    62.500 r  ref_clk (IN)
                         net (fo=0)                   0.000    62.500    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    63.921 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.083    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    57.978 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    59.577    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    59.668 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.482    61.150    Acron_x32_inst/int_multiplier_inst/clk_out1
    SLICE_X25Y55         FDCE                                         r  Acron_x32_inst/int_multiplier_inst/reg_b_reg[30]/C
                         clock pessimism              0.588    61.738    
                         clock uncertainty           -0.097    61.641    
    SLICE_X25Y55         FDCE (Recov_fdce_C_CLR)     -0.580    61.061    Acron_x32_inst/int_multiplier_inst/reg_b_reg[30]
  -------------------------------------------------------------------
                         required time                         61.061    
                         arrival time                         -49.456    
  -------------------------------------------------------------------
                         slack                                 11.605    

Slack (MET) :             11.605ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/int_multiplier_inst/reg_b_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MMCM rise@62.500ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        18.832ns  (logic 0.422ns (2.241%)  route 18.410ns (97.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 30.624 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    32.742 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.027    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.031 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    28.791    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    28.892 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.732    30.624    clk
    SLICE_X41Y83         FDRE                                         r  reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.422    31.046 f  reset_reg/Q
                         net (fo=3712, routed)       18.410    49.456    Acron_x32_inst/int_multiplier_inst/reg_op_reg_rep__12_0
    SLICE_X25Y55         FDCE                                         f  Acron_x32_inst/int_multiplier_inst/reg_b_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     62.500    62.500 r  
    K17                                               0.000    62.500 r  ref_clk (IN)
                         net (fo=0)                   0.000    62.500    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    63.921 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.083    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    57.978 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    59.577    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    59.668 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.482    61.150    Acron_x32_inst/int_multiplier_inst/clk_out1
    SLICE_X25Y55         FDCE                                         r  Acron_x32_inst/int_multiplier_inst/reg_b_reg[31]/C
                         clock pessimism              0.588    61.738    
                         clock uncertainty           -0.097    61.641    
    SLICE_X25Y55         FDCE (Recov_fdce_C_CLR)     -0.580    61.061    Acron_x32_inst/int_multiplier_inst/reg_b_reg[31]
  -------------------------------------------------------------------
                         required time                         61.061    
                         arrival time                         -49.456    
  -------------------------------------------------------------------
                         slack                                 11.605    

Slack (MET) :             11.649ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            imem_addr_reg_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MMCM rise@62.500ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        18.832ns  (logic 0.422ns (2.241%)  route 18.410ns (97.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 30.624 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    32.742 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.027    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.031 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    28.791    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    28.892 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.732    30.624    clk
    SLICE_X41Y83         FDRE                                         r  reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.422    31.046 f  reset_reg/Q
                         net (fo=3712, routed)       18.410    49.456    reset_reg_n_0
    SLICE_X24Y55         FDCE                                         f  imem_addr_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     62.500    62.500 r  
    K17                                               0.000    62.500 r  ref_clk (IN)
                         net (fo=0)                   0.000    62.500    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    63.921 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.083    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    57.978 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    59.577    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    59.668 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.482    61.150    clk
    SLICE_X24Y55         FDCE                                         r  imem_addr_reg_reg[20]/C
                         clock pessimism              0.588    61.738    
                         clock uncertainty           -0.097    61.641    
    SLICE_X24Y55         FDCE (Recov_fdce_C_CLR)     -0.536    61.105    imem_addr_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         61.105    
                         arrival time                         -49.456    
  -------------------------------------------------------------------
                         slack                                 11.649    

Slack (MET) :             11.691ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            imem_addr_reg_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MMCM rise@62.500ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        18.832ns  (logic 0.422ns (2.241%)  route 18.410ns (97.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 30.624 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    32.742 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.027    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.031 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    28.791    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    28.892 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.732    30.624    clk
    SLICE_X41Y83         FDRE                                         r  reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.422    31.046 f  reset_reg/Q
                         net (fo=3712, routed)       18.410    49.456    reset_reg_n_0
    SLICE_X24Y55         FDCE                                         f  imem_addr_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     62.500    62.500 r  
    K17                                               0.000    62.500 r  ref_clk (IN)
                         net (fo=0)                   0.000    62.500    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    63.921 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.083    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    57.978 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    59.577    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    59.668 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.482    61.150    clk
    SLICE_X24Y55         FDCE                                         r  imem_addr_reg_reg[18]/C
                         clock pessimism              0.588    61.738    
                         clock uncertainty           -0.097    61.641    
    SLICE_X24Y55         FDCE (Recov_fdce_C_CLR)     -0.494    61.147    imem_addr_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         61.147    
                         arrival time                         -49.456    
  -------------------------------------------------------------------
                         slack                                 11.691    

Slack (MET) :             11.691ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            imem_addr_reg_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MMCM rise@62.500ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        18.832ns  (logic 0.422ns (2.241%)  route 18.410ns (97.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 30.624 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    32.742 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.027    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.031 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    28.791    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    28.892 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.732    30.624    clk
    SLICE_X41Y83         FDRE                                         r  reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.422    31.046 f  reset_reg/Q
                         net (fo=3712, routed)       18.410    49.456    reset_reg_n_0
    SLICE_X24Y55         FDCE                                         f  imem_addr_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     62.500    62.500 r  
    K17                                               0.000    62.500 r  ref_clk (IN)
                         net (fo=0)                   0.000    62.500    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    63.921 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.083    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    57.978 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    59.577    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    59.668 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.482    61.150    clk
    SLICE_X24Y55         FDCE                                         r  imem_addr_reg_reg[28]/C
                         clock pessimism              0.588    61.738    
                         clock uncertainty           -0.097    61.641    
    SLICE_X24Y55         FDCE (Recov_fdce_C_CLR)     -0.494    61.147    imem_addr_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         61.147    
                         arrival time                         -49.456    
  -------------------------------------------------------------------
                         slack                                 11.691    

Slack (MET) :             11.751ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/int_multiplier_inst/reg_b_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MMCM rise@62.500ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        18.687ns  (logic 0.422ns (2.258%)  route 18.265ns (97.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 30.624 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    32.742 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.027    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.031 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    28.791    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    28.892 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.732    30.624    clk
    SLICE_X41Y83         FDRE                                         r  reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.422    31.046 f  reset_reg/Q
                         net (fo=3712, routed)       18.265    49.310    Acron_x32_inst/int_multiplier_inst/reg_op_reg_rep__12_0
    SLICE_X25Y54         FDCE                                         f  Acron_x32_inst/int_multiplier_inst/reg_b_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     62.500    62.500 r  
    K17                                               0.000    62.500 r  ref_clk (IN)
                         net (fo=0)                   0.000    62.500    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    63.921 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.083    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    57.978 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    59.577    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    59.668 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.482    61.150    Acron_x32_inst/int_multiplier_inst/clk_out1
    SLICE_X25Y54         FDCE                                         r  Acron_x32_inst/int_multiplier_inst/reg_b_reg[24]/C
                         clock pessimism              0.588    61.738    
                         clock uncertainty           -0.097    61.641    
    SLICE_X25Y54         FDCE (Recov_fdce_C_CLR)     -0.580    61.061    Acron_x32_inst/int_multiplier_inst/reg_b_reg[24]
  -------------------------------------------------------------------
                         required time                         61.061    
                         arrival time                         -49.310    
  -------------------------------------------------------------------
                         slack                                 11.751    

Slack (MET) :             11.751ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/int_multiplier_inst/reg_b_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MMCM rise@62.500ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        18.687ns  (logic 0.422ns (2.258%)  route 18.265ns (97.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 30.624 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    32.742 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.027    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.031 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    28.791    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    28.892 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.732    30.624    clk
    SLICE_X41Y83         FDRE                                         r  reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.422    31.046 f  reset_reg/Q
                         net (fo=3712, routed)       18.265    49.310    Acron_x32_inst/int_multiplier_inst/reg_op_reg_rep__12_0
    SLICE_X25Y54         FDCE                                         f  Acron_x32_inst/int_multiplier_inst/reg_b_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     62.500    62.500 r  
    K17                                               0.000    62.500 r  ref_clk (IN)
                         net (fo=0)                   0.000    62.500    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    63.921 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.083    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    57.978 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    59.577    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    59.668 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.482    61.150    Acron_x32_inst/int_multiplier_inst/clk_out1
    SLICE_X25Y54         FDCE                                         r  Acron_x32_inst/int_multiplier_inst/reg_b_reg[25]/C
                         clock pessimism              0.588    61.738    
                         clock uncertainty           -0.097    61.641    
    SLICE_X25Y54         FDCE (Recov_fdce_C_CLR)     -0.580    61.061    Acron_x32_inst/int_multiplier_inst/reg_b_reg[25]
  -------------------------------------------------------------------
                         required time                         61.061    
                         arrival time                         -49.310    
  -------------------------------------------------------------------
                         slack                                 11.751    

Slack (MET) :             11.751ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/int_multiplier_inst/reg_b_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MMCM rise@62.500ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        18.687ns  (logic 0.422ns (2.258%)  route 18.265ns (97.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 61.150 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 30.624 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    32.742 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    34.027    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    27.031 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    28.791    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    28.892 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.732    30.624    clk
    SLICE_X41Y83         FDRE                                         r  reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.422    31.046 f  reset_reg/Q
                         net (fo=3712, routed)       18.265    49.310    Acron_x32_inst/int_multiplier_inst/reg_op_reg_rep__12_0
    SLICE_X25Y54         FDCE                                         f  Acron_x32_inst/int_multiplier_inst/reg_b_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     62.500    62.500 r  
    K17                                               0.000    62.500 r  ref_clk (IN)
                         net (fo=0)                   0.000    62.500    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    63.921 r  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.083    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    57.978 r  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    59.577    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    59.668 r  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        1.482    61.150    Acron_x32_inst/int_multiplier_inst/clk_out1
    SLICE_X25Y54         FDCE                                         r  Acron_x32_inst/int_multiplier_inst/reg_b_reg[26]/C
                         clock pessimism              0.588    61.738    
                         clock uncertainty           -0.097    61.641    
    SLICE_X25Y54         FDCE (Recov_fdce_C_CLR)     -0.580    61.061    Acron_x32_inst/int_multiplier_inst/reg_b_reg[26]
  -------------------------------------------------------------------
                         required time                         61.061    
                         arrival time                         -49.310    
  -------------------------------------------------------------------
                         slack                                 11.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.662ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/control_unit_inst/IM_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM fall@31.250ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        2.557ns  (logic 0.133ns (5.202%)  route 2.424ns (94.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns = ( 30.516 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 30.773 - 31.250 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259    31.510 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    31.950    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    29.682 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    30.164    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    30.190 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.583    30.773    clk
    SLICE_X41Y83         FDRE                                         r  reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.133    30.906 f  reset_reg/Q
                         net (fo=3712, routed)        2.424    33.330    Acron_x32_inst/control_unit_inst/fetched_reg_0
    SLICE_X28Y51         FDCE                                         f  Acron_x32_inst/control_unit_inst/IM_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    31.697 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    32.177    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    29.130 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    29.658    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    29.687 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.829    30.516    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X28Y51         FDCE                                         r  Acron_x32_inst/control_unit_inst/IM_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.268    30.785    
    SLICE_X28Y51         FDCE (Remov_fdce_C_CLR)     -0.117    30.668    Acron_x32_inst/control_unit_inst/IM_reg[13]
  -------------------------------------------------------------------
                         required time                        -30.668    
                         arrival time                          33.330    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.662ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/control_unit_inst/IM_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM fall@31.250ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        2.557ns  (logic 0.133ns (5.202%)  route 2.424ns (94.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns = ( 30.516 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 30.773 - 31.250 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259    31.510 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    31.950    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    29.682 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    30.164    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    30.190 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.583    30.773    clk
    SLICE_X41Y83         FDRE                                         r  reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.133    30.906 f  reset_reg/Q
                         net (fo=3712, routed)        2.424    33.330    Acron_x32_inst/control_unit_inst/fetched_reg_0
    SLICE_X28Y51         FDCE                                         f  Acron_x32_inst/control_unit_inst/IM_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    31.697 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    32.177    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    29.130 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    29.658    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    29.687 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.829    30.516    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X28Y51         FDCE                                         r  Acron_x32_inst/control_unit_inst/IM_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.268    30.785    
    SLICE_X28Y51         FDCE (Remov_fdce_C_CLR)     -0.117    30.668    Acron_x32_inst/control_unit_inst/IM_reg[16]
  -------------------------------------------------------------------
                         required time                        -30.668    
                         arrival time                          33.330    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.684ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/control_unit_inst/IR_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM fall@31.250ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        2.557ns  (logic 0.133ns (5.202%)  route 2.424ns (94.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns = ( 30.516 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 30.773 - 31.250 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259    31.510 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    31.950    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    29.682 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    30.164    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    30.190 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.583    30.773    clk
    SLICE_X41Y83         FDRE                                         r  reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.133    30.906 f  reset_reg/Q
                         net (fo=3712, routed)        2.424    33.330    Acron_x32_inst/control_unit_inst/fetched_reg_0
    SLICE_X29Y51         FDCE                                         f  Acron_x32_inst/control_unit_inst/IR_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    31.697 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    32.177    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    29.130 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    29.658    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    29.687 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.829    30.516    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X29Y51         FDCE                                         r  Acron_x32_inst/control_unit_inst/IR_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.268    30.785    
    SLICE_X29Y51         FDCE (Remov_fdce_C_CLR)     -0.139    30.646    Acron_x32_inst/control_unit_inst/IR_reg[12]
  -------------------------------------------------------------------
                         required time                        -30.646    
                         arrival time                          33.330    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.684ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/control_unit_inst/IR_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM fall@31.250ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        2.557ns  (logic 0.133ns (5.202%)  route 2.424ns (94.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns = ( 30.516 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 30.773 - 31.250 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259    31.510 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    31.950    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    29.682 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    30.164    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    30.190 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.583    30.773    clk
    SLICE_X41Y83         FDRE                                         r  reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.133    30.906 f  reset_reg/Q
                         net (fo=3712, routed)        2.424    33.330    Acron_x32_inst/control_unit_inst/fetched_reg_0
    SLICE_X29Y51         FDCE                                         f  Acron_x32_inst/control_unit_inst/IR_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    31.697 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    32.177    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    29.130 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    29.658    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    29.687 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.829    30.516    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X29Y51         FDCE                                         r  Acron_x32_inst/control_unit_inst/IR_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.268    30.785    
    SLICE_X29Y51         FDCE (Remov_fdce_C_CLR)     -0.139    30.646    Acron_x32_inst/control_unit_inst/IR_reg[16]
  -------------------------------------------------------------------
                         required time                        -30.646    
                         arrival time                          33.330    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.787ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/control_unit_inst/IR_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM fall@31.250ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        2.899ns  (logic 0.133ns (4.588%)  route 2.766ns (95.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 30.521 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 30.773 - 31.250 ) 
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259    31.510 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    31.950    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    29.682 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    30.164    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    30.190 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.583    30.773    clk
    SLICE_X41Y83         FDRE                                         r  reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.133    30.906 f  reset_reg/Q
                         net (fo=3712, routed)        2.766    33.672    Acron_x32_inst/control_unit_inst/fetched_reg_0
    SLICE_X31Y47         FDCE                                         f  Acron_x32_inst/control_unit_inst/IR_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    31.697 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    32.177    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    29.130 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    29.658    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    29.687 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.834    30.521    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X31Y47         FDCE                                         r  Acron_x32_inst/control_unit_inst/IR_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.503    31.024    
    SLICE_X31Y47         FDCE (Remov_fdce_C_CLR)     -0.139    30.885    Acron_x32_inst/control_unit_inst/IR_reg[18]
  -------------------------------------------------------------------
                         required time                        -30.885    
                         arrival time                          33.672    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.864ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/control_unit_inst/SC_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM fall@31.250ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        2.760ns  (logic 0.133ns (4.818%)  route 2.627ns (95.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns = ( 30.517 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 30.773 - 31.250 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259    31.510 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    31.950    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    29.682 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    30.164    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    30.190 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.583    30.773    clk
    SLICE_X41Y83         FDRE                                         r  reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.133    30.906 f  reset_reg/Q
                         net (fo=3712, routed)        2.627    33.533    Acron_x32_inst/control_unit_inst/fetched_reg_0
    SLICE_X34Y52         FDCE                                         f  Acron_x32_inst/control_unit_inst/SC_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    31.697 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    32.177    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    29.130 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    29.658    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    29.687 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.830    30.517    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X34Y52         FDCE                                         r  Acron_x32_inst/control_unit_inst/SC_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.268    30.786    
    SLICE_X34Y52         FDCE (Remov_fdce_C_CLR)     -0.117    30.669    Acron_x32_inst/control_unit_inst/SC_reg[0]
  -------------------------------------------------------------------
                         required time                        -30.669    
                         arrival time                          33.533    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.998ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/control_unit_inst/IR_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM fall@31.250ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        2.893ns  (logic 0.133ns (4.597%)  route 2.760ns (95.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns = ( 30.516 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 30.773 - 31.250 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259    31.510 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    31.950    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    29.682 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    30.164    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    30.190 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.583    30.773    clk
    SLICE_X41Y83         FDRE                                         r  reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.133    30.906 f  reset_reg/Q
                         net (fo=3712, routed)        2.760    33.666    Acron_x32_inst/control_unit_inst/fetched_reg_0
    SLICE_X32Y52         FDCE                                         f  Acron_x32_inst/control_unit_inst/IR_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    31.697 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    32.177    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    29.130 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    29.658    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    29.687 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.829    30.516    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X32Y52         FDCE                                         r  Acron_x32_inst/control_unit_inst/IR_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.268    30.785    
    SLICE_X32Y52         FDCE (Remov_fdce_C_CLR)     -0.117    30.668    Acron_x32_inst/control_unit_inst/IR_reg[26]
  -------------------------------------------------------------------
                         required time                        -30.668    
                         arrival time                          33.666    
  -------------------------------------------------------------------
                         slack                                  2.998    

Slack (MET) :             2.998ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/control_unit_inst/IR_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM fall@31.250ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        2.893ns  (logic 0.133ns (4.597%)  route 2.760ns (95.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns = ( 30.516 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 30.773 - 31.250 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259    31.510 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    31.950    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    29.682 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    30.164    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    30.190 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.583    30.773    clk
    SLICE_X41Y83         FDRE                                         r  reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.133    30.906 f  reset_reg/Q
                         net (fo=3712, routed)        2.760    33.666    Acron_x32_inst/control_unit_inst/fetched_reg_0
    SLICE_X32Y52         FDCE                                         f  Acron_x32_inst/control_unit_inst/IR_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    31.697 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    32.177    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    29.130 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    29.658    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    29.687 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.829    30.516    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X32Y52         FDCE                                         r  Acron_x32_inst/control_unit_inst/IR_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.268    30.785    
    SLICE_X32Y52         FDCE (Remov_fdce_C_CLR)     -0.117    30.668    Acron_x32_inst/control_unit_inst/IR_reg[27]
  -------------------------------------------------------------------
                         required time                        -30.668    
                         arrival time                          33.666    
  -------------------------------------------------------------------
                         slack                                  2.998    

Slack (MET) :             2.998ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/control_unit_inst/IR_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM fall@31.250ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        2.893ns  (logic 0.133ns (4.597%)  route 2.760ns (95.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns = ( 30.516 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 30.773 - 31.250 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259    31.510 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    31.950    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    29.682 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    30.164    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    30.190 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.583    30.773    clk
    SLICE_X41Y83         FDRE                                         r  reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.133    30.906 f  reset_reg/Q
                         net (fo=3712, routed)        2.760    33.666    Acron_x32_inst/control_unit_inst/fetched_reg_0
    SLICE_X32Y52         FDCE                                         f  Acron_x32_inst/control_unit_inst/IR_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    31.697 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    32.177    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    29.130 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    29.658    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    29.687 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.829    30.516    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X32Y52         FDCE                                         r  Acron_x32_inst/control_unit_inst/IR_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.268    30.785    
    SLICE_X32Y52         FDCE (Remov_fdce_C_CLR)     -0.117    30.668    Acron_x32_inst/control_unit_inst/IR_reg[29]
  -------------------------------------------------------------------
                         required time                        -30.668    
                         arrival time                          33.666    
  -------------------------------------------------------------------
                         slack                                  2.998    

Slack (MET) :             2.998ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            Acron_x32_inst/control_unit_inst/IR_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_MMCM  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM fall@31.250ns - clk_out1_MMCM fall@31.250ns)
  Data Path Delay:        2.893ns  (logic 0.133ns (4.597%)  route 2.760ns (95.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns = ( 30.516 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 30.773 - 31.250 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259    31.510 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    31.950    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    29.682 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    30.164    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    30.190 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.583    30.773    clk
    SLICE_X41Y83         FDRE                                         r  reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.133    30.906 f  reset_reg/Q
                         net (fo=3712, routed)        2.760    33.666    Acron_x32_inst/control_unit_inst/fetched_reg_0
    SLICE_X32Y52         FDCE                                         f  Acron_x32_inst/control_unit_inst/IR_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM fall edge)
                                                     31.250    31.250 f  
    K17                                               0.000    31.250 f  ref_clk (IN)
                         net (fo=0)                   0.000    31.250    MMCM_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    31.697 f  MMCM_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    32.177    MMCM_inst/inst/clk_in1_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    29.130 f  MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    29.658    MMCM_inst/inst/clk_out1_MMCM
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    29.687 f  MMCM_inst/inst/clkout1_buf/O
                         net (fo=3771, routed)        0.829    30.516    Acron_x32_inst/control_unit_inst/clk_out1
    SLICE_X32Y52         FDCE                                         r  Acron_x32_inst/control_unit_inst/IR_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.268    30.785    
    SLICE_X32Y52         FDCE (Remov_fdce_C_CLR)     -0.117    30.668    Acron_x32_inst/control_unit_inst/IR_reg[6]
  -------------------------------------------------------------------
                         required time                        -30.668    
                         arrival time                          33.666    
  -------------------------------------------------------------------
                         slack                                  2.998    





