
CNTRL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a4a8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ab8  0801a638  0801a638  0001b638  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b0f0  0801b0f0  0001d3e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801b0f0  0801b0f0  0001c0f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b0f8  0801b0f8  0001d3e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801b0f8  0801b0f8  0001c0f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801b0fc  0801b0fc  0001c0fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003e0  20000000  0801b100  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001d3e0  2**0
                  CONTENTS
 10 .bss          00007ce8  200003e0  200003e0  0001d3e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200080c8  200080c8  0001d3e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001d3e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00029b5e  00000000  00000000  0001d410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000069bf  00000000  00000000  00046f6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002240  00000000  00000000  0004d930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001a46  00000000  00000000  0004fb70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a9ec  00000000  00000000  000515b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00033d8d  00000000  00000000  0007bfa2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dbfd6  00000000  00000000  000afd2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0018bd05  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a43c  00000000  00000000  0018bd48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  00196184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200003e0 	.word	0x200003e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801a620 	.word	0x0801a620

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200003e4 	.word	0x200003e4
 80001cc:	0801a620 	.word	0x0801a620

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_frsub>:
 8000ca8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000cac:	e002      	b.n	8000cb4 <__addsf3>
 8000cae:	bf00      	nop

08000cb0 <__aeabi_fsub>:
 8000cb0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000cb4 <__addsf3>:
 8000cb4:	0042      	lsls	r2, r0, #1
 8000cb6:	bf1f      	itttt	ne
 8000cb8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cbc:	ea92 0f03 	teqne	r2, r3
 8000cc0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cc4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cc8:	d06a      	beq.n	8000da0 <__addsf3+0xec>
 8000cca:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cce:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cd2:	bfc1      	itttt	gt
 8000cd4:	18d2      	addgt	r2, r2, r3
 8000cd6:	4041      	eorgt	r1, r0
 8000cd8:	4048      	eorgt	r0, r1
 8000cda:	4041      	eorgt	r1, r0
 8000cdc:	bfb8      	it	lt
 8000cde:	425b      	neglt	r3, r3
 8000ce0:	2b19      	cmp	r3, #25
 8000ce2:	bf88      	it	hi
 8000ce4:	4770      	bxhi	lr
 8000ce6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000cea:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cee:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000cf2:	bf18      	it	ne
 8000cf4:	4240      	negne	r0, r0
 8000cf6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000cfa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000cfe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d02:	bf18      	it	ne
 8000d04:	4249      	negne	r1, r1
 8000d06:	ea92 0f03 	teq	r2, r3
 8000d0a:	d03f      	beq.n	8000d8c <__addsf3+0xd8>
 8000d0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d10:	fa41 fc03 	asr.w	ip, r1, r3
 8000d14:	eb10 000c 	adds.w	r0, r0, ip
 8000d18:	f1c3 0320 	rsb	r3, r3, #32
 8000d1c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d20:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d24:	d502      	bpl.n	8000d2c <__addsf3+0x78>
 8000d26:	4249      	negs	r1, r1
 8000d28:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d2c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d30:	d313      	bcc.n	8000d5a <__addsf3+0xa6>
 8000d32:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d36:	d306      	bcc.n	8000d46 <__addsf3+0x92>
 8000d38:	0840      	lsrs	r0, r0, #1
 8000d3a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d3e:	f102 0201 	add.w	r2, r2, #1
 8000d42:	2afe      	cmp	r2, #254	@ 0xfe
 8000d44:	d251      	bcs.n	8000dea <__addsf3+0x136>
 8000d46:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d4a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d4e:	bf08      	it	eq
 8000d50:	f020 0001 	biceq.w	r0, r0, #1
 8000d54:	ea40 0003 	orr.w	r0, r0, r3
 8000d58:	4770      	bx	lr
 8000d5a:	0049      	lsls	r1, r1, #1
 8000d5c:	eb40 0000 	adc.w	r0, r0, r0
 8000d60:	3a01      	subs	r2, #1
 8000d62:	bf28      	it	cs
 8000d64:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d68:	d2ed      	bcs.n	8000d46 <__addsf3+0x92>
 8000d6a:	fab0 fc80 	clz	ip, r0
 8000d6e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d72:	ebb2 020c 	subs.w	r2, r2, ip
 8000d76:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d7a:	bfaa      	itet	ge
 8000d7c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d80:	4252      	neglt	r2, r2
 8000d82:	4318      	orrge	r0, r3
 8000d84:	bfbc      	itt	lt
 8000d86:	40d0      	lsrlt	r0, r2
 8000d88:	4318      	orrlt	r0, r3
 8000d8a:	4770      	bx	lr
 8000d8c:	f092 0f00 	teq	r2, #0
 8000d90:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d94:	bf06      	itte	eq
 8000d96:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d9a:	3201      	addeq	r2, #1
 8000d9c:	3b01      	subne	r3, #1
 8000d9e:	e7b5      	b.n	8000d0c <__addsf3+0x58>
 8000da0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000da4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000da8:	bf18      	it	ne
 8000daa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dae:	d021      	beq.n	8000df4 <__addsf3+0x140>
 8000db0:	ea92 0f03 	teq	r2, r3
 8000db4:	d004      	beq.n	8000dc0 <__addsf3+0x10c>
 8000db6:	f092 0f00 	teq	r2, #0
 8000dba:	bf08      	it	eq
 8000dbc:	4608      	moveq	r0, r1
 8000dbe:	4770      	bx	lr
 8000dc0:	ea90 0f01 	teq	r0, r1
 8000dc4:	bf1c      	itt	ne
 8000dc6:	2000      	movne	r0, #0
 8000dc8:	4770      	bxne	lr
 8000dca:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000dce:	d104      	bne.n	8000dda <__addsf3+0x126>
 8000dd0:	0040      	lsls	r0, r0, #1
 8000dd2:	bf28      	it	cs
 8000dd4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000dd8:	4770      	bx	lr
 8000dda:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000dde:	bf3c      	itt	cc
 8000de0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000de4:	4770      	bxcc	lr
 8000de6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000dea:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000dee:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000df2:	4770      	bx	lr
 8000df4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000df8:	bf16      	itet	ne
 8000dfa:	4608      	movne	r0, r1
 8000dfc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e00:	4601      	movne	r1, r0
 8000e02:	0242      	lsls	r2, r0, #9
 8000e04:	bf06      	itte	eq
 8000e06:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e0a:	ea90 0f01 	teqeq	r0, r1
 8000e0e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e12:	4770      	bx	lr

08000e14 <__aeabi_ui2f>:
 8000e14:	f04f 0300 	mov.w	r3, #0
 8000e18:	e004      	b.n	8000e24 <__aeabi_i2f+0x8>
 8000e1a:	bf00      	nop

08000e1c <__aeabi_i2f>:
 8000e1c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e20:	bf48      	it	mi
 8000e22:	4240      	negmi	r0, r0
 8000e24:	ea5f 0c00 	movs.w	ip, r0
 8000e28:	bf08      	it	eq
 8000e2a:	4770      	bxeq	lr
 8000e2c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e30:	4601      	mov	r1, r0
 8000e32:	f04f 0000 	mov.w	r0, #0
 8000e36:	e01c      	b.n	8000e72 <__aeabi_l2f+0x2a>

08000e38 <__aeabi_ul2f>:
 8000e38:	ea50 0201 	orrs.w	r2, r0, r1
 8000e3c:	bf08      	it	eq
 8000e3e:	4770      	bxeq	lr
 8000e40:	f04f 0300 	mov.w	r3, #0
 8000e44:	e00a      	b.n	8000e5c <__aeabi_l2f+0x14>
 8000e46:	bf00      	nop

08000e48 <__aeabi_l2f>:
 8000e48:	ea50 0201 	orrs.w	r2, r0, r1
 8000e4c:	bf08      	it	eq
 8000e4e:	4770      	bxeq	lr
 8000e50:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e54:	d502      	bpl.n	8000e5c <__aeabi_l2f+0x14>
 8000e56:	4240      	negs	r0, r0
 8000e58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e5c:	ea5f 0c01 	movs.w	ip, r1
 8000e60:	bf02      	ittt	eq
 8000e62:	4684      	moveq	ip, r0
 8000e64:	4601      	moveq	r1, r0
 8000e66:	2000      	moveq	r0, #0
 8000e68:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e6c:	bf08      	it	eq
 8000e6e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e72:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e76:	fabc f28c 	clz	r2, ip
 8000e7a:	3a08      	subs	r2, #8
 8000e7c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e80:	db10      	blt.n	8000ea4 <__aeabi_l2f+0x5c>
 8000e82:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e86:	4463      	add	r3, ip
 8000e88:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e8c:	f1c2 0220 	rsb	r2, r2, #32
 8000e90:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e94:	fa20 f202 	lsr.w	r2, r0, r2
 8000e98:	eb43 0002 	adc.w	r0, r3, r2
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f102 0220 	add.w	r2, r2, #32
 8000ea8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eac:	f1c2 0220 	rsb	r2, r2, #32
 8000eb0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000eb4:	fa21 f202 	lsr.w	r2, r1, r2
 8000eb8:	eb43 0002 	adc.w	r0, r3, r2
 8000ebc:	bf08      	it	eq
 8000ebe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ec2:	4770      	bx	lr

08000ec4 <__aeabi_uldivmod>:
 8000ec4:	b953      	cbnz	r3, 8000edc <__aeabi_uldivmod+0x18>
 8000ec6:	b94a      	cbnz	r2, 8000edc <__aeabi_uldivmod+0x18>
 8000ec8:	2900      	cmp	r1, #0
 8000eca:	bf08      	it	eq
 8000ecc:	2800      	cmpeq	r0, #0
 8000ece:	bf1c      	itt	ne
 8000ed0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ed4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ed8:	f000 b9be 	b.w	8001258 <__aeabi_idiv0>
 8000edc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ee0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ee4:	f000 f83c 	bl	8000f60 <__udivmoddi4>
 8000ee8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000eec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ef0:	b004      	add	sp, #16
 8000ef2:	4770      	bx	lr

08000ef4 <__aeabi_d2lz>:
 8000ef4:	b538      	push	{r3, r4, r5, lr}
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2300      	movs	r3, #0
 8000efa:	4604      	mov	r4, r0
 8000efc:	460d      	mov	r5, r1
 8000efe:	f7ff fdfd 	bl	8000afc <__aeabi_dcmplt>
 8000f02:	b928      	cbnz	r0, 8000f10 <__aeabi_d2lz+0x1c>
 8000f04:	4620      	mov	r0, r4
 8000f06:	4629      	mov	r1, r5
 8000f08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f0c:	f000 b80a 	b.w	8000f24 <__aeabi_d2ulz>
 8000f10:	4620      	mov	r0, r4
 8000f12:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000f16:	f000 f805 	bl	8000f24 <__aeabi_d2ulz>
 8000f1a:	4240      	negs	r0, r0
 8000f1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f20:	bd38      	pop	{r3, r4, r5, pc}
 8000f22:	bf00      	nop

08000f24 <__aeabi_d2ulz>:
 8000f24:	b5d0      	push	{r4, r6, r7, lr}
 8000f26:	4b0c      	ldr	r3, [pc, #48]	@ (8000f58 <__aeabi_d2ulz+0x34>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	4606      	mov	r6, r0
 8000f2c:	460f      	mov	r7, r1
 8000f2e:	f7ff fb73 	bl	8000618 <__aeabi_dmul>
 8000f32:	f7ff fe49 	bl	8000bc8 <__aeabi_d2uiz>
 8000f36:	4604      	mov	r4, r0
 8000f38:	f7ff faf4 	bl	8000524 <__aeabi_ui2d>
 8000f3c:	4b07      	ldr	r3, [pc, #28]	@ (8000f5c <__aeabi_d2ulz+0x38>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f7ff fb6a 	bl	8000618 <__aeabi_dmul>
 8000f44:	4602      	mov	r2, r0
 8000f46:	460b      	mov	r3, r1
 8000f48:	4630      	mov	r0, r6
 8000f4a:	4639      	mov	r1, r7
 8000f4c:	f7ff f9ac 	bl	80002a8 <__aeabi_dsub>
 8000f50:	f7ff fe3a 	bl	8000bc8 <__aeabi_d2uiz>
 8000f54:	4621      	mov	r1, r4
 8000f56:	bdd0      	pop	{r4, r6, r7, pc}
 8000f58:	3df00000 	.word	0x3df00000
 8000f5c:	41f00000 	.word	0x41f00000

08000f60 <__udivmoddi4>:
 8000f60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f64:	9d08      	ldr	r5, [sp, #32]
 8000f66:	468e      	mov	lr, r1
 8000f68:	4604      	mov	r4, r0
 8000f6a:	4688      	mov	r8, r1
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d14a      	bne.n	8001006 <__udivmoddi4+0xa6>
 8000f70:	428a      	cmp	r2, r1
 8000f72:	4617      	mov	r7, r2
 8000f74:	d962      	bls.n	800103c <__udivmoddi4+0xdc>
 8000f76:	fab2 f682 	clz	r6, r2
 8000f7a:	b14e      	cbz	r6, 8000f90 <__udivmoddi4+0x30>
 8000f7c:	f1c6 0320 	rsb	r3, r6, #32
 8000f80:	fa01 f806 	lsl.w	r8, r1, r6
 8000f84:	fa20 f303 	lsr.w	r3, r0, r3
 8000f88:	40b7      	lsls	r7, r6
 8000f8a:	ea43 0808 	orr.w	r8, r3, r8
 8000f8e:	40b4      	lsls	r4, r6
 8000f90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f94:	fa1f fc87 	uxth.w	ip, r7
 8000f98:	fbb8 f1fe 	udiv	r1, r8, lr
 8000f9c:	0c23      	lsrs	r3, r4, #16
 8000f9e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000fa2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000fa6:	fb01 f20c 	mul.w	r2, r1, ip
 8000faa:	429a      	cmp	r2, r3
 8000fac:	d909      	bls.n	8000fc2 <__udivmoddi4+0x62>
 8000fae:	18fb      	adds	r3, r7, r3
 8000fb0:	f101 30ff 	add.w	r0, r1, #4294967295
 8000fb4:	f080 80ea 	bcs.w	800118c <__udivmoddi4+0x22c>
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	f240 80e7 	bls.w	800118c <__udivmoddi4+0x22c>
 8000fbe:	3902      	subs	r1, #2
 8000fc0:	443b      	add	r3, r7
 8000fc2:	1a9a      	subs	r2, r3, r2
 8000fc4:	b2a3      	uxth	r3, r4
 8000fc6:	fbb2 f0fe 	udiv	r0, r2, lr
 8000fca:	fb0e 2210 	mls	r2, lr, r0, r2
 8000fce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000fd2:	fb00 fc0c 	mul.w	ip, r0, ip
 8000fd6:	459c      	cmp	ip, r3
 8000fd8:	d909      	bls.n	8000fee <__udivmoddi4+0x8e>
 8000fda:	18fb      	adds	r3, r7, r3
 8000fdc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000fe0:	f080 80d6 	bcs.w	8001190 <__udivmoddi4+0x230>
 8000fe4:	459c      	cmp	ip, r3
 8000fe6:	f240 80d3 	bls.w	8001190 <__udivmoddi4+0x230>
 8000fea:	443b      	add	r3, r7
 8000fec:	3802      	subs	r0, #2
 8000fee:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ff2:	eba3 030c 	sub.w	r3, r3, ip
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	b11d      	cbz	r5, 8001002 <__udivmoddi4+0xa2>
 8000ffa:	40f3      	lsrs	r3, r6
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	e9c5 3200 	strd	r3, r2, [r5]
 8001002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001006:	428b      	cmp	r3, r1
 8001008:	d905      	bls.n	8001016 <__udivmoddi4+0xb6>
 800100a:	b10d      	cbz	r5, 8001010 <__udivmoddi4+0xb0>
 800100c:	e9c5 0100 	strd	r0, r1, [r5]
 8001010:	2100      	movs	r1, #0
 8001012:	4608      	mov	r0, r1
 8001014:	e7f5      	b.n	8001002 <__udivmoddi4+0xa2>
 8001016:	fab3 f183 	clz	r1, r3
 800101a:	2900      	cmp	r1, #0
 800101c:	d146      	bne.n	80010ac <__udivmoddi4+0x14c>
 800101e:	4573      	cmp	r3, lr
 8001020:	d302      	bcc.n	8001028 <__udivmoddi4+0xc8>
 8001022:	4282      	cmp	r2, r0
 8001024:	f200 8105 	bhi.w	8001232 <__udivmoddi4+0x2d2>
 8001028:	1a84      	subs	r4, r0, r2
 800102a:	eb6e 0203 	sbc.w	r2, lr, r3
 800102e:	2001      	movs	r0, #1
 8001030:	4690      	mov	r8, r2
 8001032:	2d00      	cmp	r5, #0
 8001034:	d0e5      	beq.n	8001002 <__udivmoddi4+0xa2>
 8001036:	e9c5 4800 	strd	r4, r8, [r5]
 800103a:	e7e2      	b.n	8001002 <__udivmoddi4+0xa2>
 800103c:	2a00      	cmp	r2, #0
 800103e:	f000 8090 	beq.w	8001162 <__udivmoddi4+0x202>
 8001042:	fab2 f682 	clz	r6, r2
 8001046:	2e00      	cmp	r6, #0
 8001048:	f040 80a4 	bne.w	8001194 <__udivmoddi4+0x234>
 800104c:	1a8a      	subs	r2, r1, r2
 800104e:	0c03      	lsrs	r3, r0, #16
 8001050:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001054:	b280      	uxth	r0, r0
 8001056:	b2bc      	uxth	r4, r7
 8001058:	2101      	movs	r1, #1
 800105a:	fbb2 fcfe 	udiv	ip, r2, lr
 800105e:	fb0e 221c 	mls	r2, lr, ip, r2
 8001062:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001066:	fb04 f20c 	mul.w	r2, r4, ip
 800106a:	429a      	cmp	r2, r3
 800106c:	d907      	bls.n	800107e <__udivmoddi4+0x11e>
 800106e:	18fb      	adds	r3, r7, r3
 8001070:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001074:	d202      	bcs.n	800107c <__udivmoddi4+0x11c>
 8001076:	429a      	cmp	r2, r3
 8001078:	f200 80e0 	bhi.w	800123c <__udivmoddi4+0x2dc>
 800107c:	46c4      	mov	ip, r8
 800107e:	1a9b      	subs	r3, r3, r2
 8001080:	fbb3 f2fe 	udiv	r2, r3, lr
 8001084:	fb0e 3312 	mls	r3, lr, r2, r3
 8001088:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800108c:	fb02 f404 	mul.w	r4, r2, r4
 8001090:	429c      	cmp	r4, r3
 8001092:	d907      	bls.n	80010a4 <__udivmoddi4+0x144>
 8001094:	18fb      	adds	r3, r7, r3
 8001096:	f102 30ff 	add.w	r0, r2, #4294967295
 800109a:	d202      	bcs.n	80010a2 <__udivmoddi4+0x142>
 800109c:	429c      	cmp	r4, r3
 800109e:	f200 80ca 	bhi.w	8001236 <__udivmoddi4+0x2d6>
 80010a2:	4602      	mov	r2, r0
 80010a4:	1b1b      	subs	r3, r3, r4
 80010a6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80010aa:	e7a5      	b.n	8000ff8 <__udivmoddi4+0x98>
 80010ac:	f1c1 0620 	rsb	r6, r1, #32
 80010b0:	408b      	lsls	r3, r1
 80010b2:	fa22 f706 	lsr.w	r7, r2, r6
 80010b6:	431f      	orrs	r7, r3
 80010b8:	fa0e f401 	lsl.w	r4, lr, r1
 80010bc:	fa20 f306 	lsr.w	r3, r0, r6
 80010c0:	fa2e fe06 	lsr.w	lr, lr, r6
 80010c4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80010c8:	4323      	orrs	r3, r4
 80010ca:	fa00 f801 	lsl.w	r8, r0, r1
 80010ce:	fa1f fc87 	uxth.w	ip, r7
 80010d2:	fbbe f0f9 	udiv	r0, lr, r9
 80010d6:	0c1c      	lsrs	r4, r3, #16
 80010d8:	fb09 ee10 	mls	lr, r9, r0, lr
 80010dc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80010e0:	fb00 fe0c 	mul.w	lr, r0, ip
 80010e4:	45a6      	cmp	lr, r4
 80010e6:	fa02 f201 	lsl.w	r2, r2, r1
 80010ea:	d909      	bls.n	8001100 <__udivmoddi4+0x1a0>
 80010ec:	193c      	adds	r4, r7, r4
 80010ee:	f100 3aff 	add.w	sl, r0, #4294967295
 80010f2:	f080 809c 	bcs.w	800122e <__udivmoddi4+0x2ce>
 80010f6:	45a6      	cmp	lr, r4
 80010f8:	f240 8099 	bls.w	800122e <__udivmoddi4+0x2ce>
 80010fc:	3802      	subs	r0, #2
 80010fe:	443c      	add	r4, r7
 8001100:	eba4 040e 	sub.w	r4, r4, lr
 8001104:	fa1f fe83 	uxth.w	lr, r3
 8001108:	fbb4 f3f9 	udiv	r3, r4, r9
 800110c:	fb09 4413 	mls	r4, r9, r3, r4
 8001110:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001114:	fb03 fc0c 	mul.w	ip, r3, ip
 8001118:	45a4      	cmp	ip, r4
 800111a:	d908      	bls.n	800112e <__udivmoddi4+0x1ce>
 800111c:	193c      	adds	r4, r7, r4
 800111e:	f103 3eff 	add.w	lr, r3, #4294967295
 8001122:	f080 8082 	bcs.w	800122a <__udivmoddi4+0x2ca>
 8001126:	45a4      	cmp	ip, r4
 8001128:	d97f      	bls.n	800122a <__udivmoddi4+0x2ca>
 800112a:	3b02      	subs	r3, #2
 800112c:	443c      	add	r4, r7
 800112e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001132:	eba4 040c 	sub.w	r4, r4, ip
 8001136:	fba0 ec02 	umull	lr, ip, r0, r2
 800113a:	4564      	cmp	r4, ip
 800113c:	4673      	mov	r3, lr
 800113e:	46e1      	mov	r9, ip
 8001140:	d362      	bcc.n	8001208 <__udivmoddi4+0x2a8>
 8001142:	d05f      	beq.n	8001204 <__udivmoddi4+0x2a4>
 8001144:	b15d      	cbz	r5, 800115e <__udivmoddi4+0x1fe>
 8001146:	ebb8 0203 	subs.w	r2, r8, r3
 800114a:	eb64 0409 	sbc.w	r4, r4, r9
 800114e:	fa04 f606 	lsl.w	r6, r4, r6
 8001152:	fa22 f301 	lsr.w	r3, r2, r1
 8001156:	431e      	orrs	r6, r3
 8001158:	40cc      	lsrs	r4, r1
 800115a:	e9c5 6400 	strd	r6, r4, [r5]
 800115e:	2100      	movs	r1, #0
 8001160:	e74f      	b.n	8001002 <__udivmoddi4+0xa2>
 8001162:	fbb1 fcf2 	udiv	ip, r1, r2
 8001166:	0c01      	lsrs	r1, r0, #16
 8001168:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800116c:	b280      	uxth	r0, r0
 800116e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001172:	463b      	mov	r3, r7
 8001174:	4638      	mov	r0, r7
 8001176:	463c      	mov	r4, r7
 8001178:	46b8      	mov	r8, r7
 800117a:	46be      	mov	lr, r7
 800117c:	2620      	movs	r6, #32
 800117e:	fbb1 f1f7 	udiv	r1, r1, r7
 8001182:	eba2 0208 	sub.w	r2, r2, r8
 8001186:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800118a:	e766      	b.n	800105a <__udivmoddi4+0xfa>
 800118c:	4601      	mov	r1, r0
 800118e:	e718      	b.n	8000fc2 <__udivmoddi4+0x62>
 8001190:	4610      	mov	r0, r2
 8001192:	e72c      	b.n	8000fee <__udivmoddi4+0x8e>
 8001194:	f1c6 0220 	rsb	r2, r6, #32
 8001198:	fa2e f302 	lsr.w	r3, lr, r2
 800119c:	40b7      	lsls	r7, r6
 800119e:	40b1      	lsls	r1, r6
 80011a0:	fa20 f202 	lsr.w	r2, r0, r2
 80011a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80011a8:	430a      	orrs	r2, r1
 80011aa:	fbb3 f8fe 	udiv	r8, r3, lr
 80011ae:	b2bc      	uxth	r4, r7
 80011b0:	fb0e 3318 	mls	r3, lr, r8, r3
 80011b4:	0c11      	lsrs	r1, r2, #16
 80011b6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80011ba:	fb08 f904 	mul.w	r9, r8, r4
 80011be:	40b0      	lsls	r0, r6
 80011c0:	4589      	cmp	r9, r1
 80011c2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80011c6:	b280      	uxth	r0, r0
 80011c8:	d93e      	bls.n	8001248 <__udivmoddi4+0x2e8>
 80011ca:	1879      	adds	r1, r7, r1
 80011cc:	f108 3cff 	add.w	ip, r8, #4294967295
 80011d0:	d201      	bcs.n	80011d6 <__udivmoddi4+0x276>
 80011d2:	4589      	cmp	r9, r1
 80011d4:	d81f      	bhi.n	8001216 <__udivmoddi4+0x2b6>
 80011d6:	eba1 0109 	sub.w	r1, r1, r9
 80011da:	fbb1 f9fe 	udiv	r9, r1, lr
 80011de:	fb09 f804 	mul.w	r8, r9, r4
 80011e2:	fb0e 1119 	mls	r1, lr, r9, r1
 80011e6:	b292      	uxth	r2, r2
 80011e8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80011ec:	4542      	cmp	r2, r8
 80011ee:	d229      	bcs.n	8001244 <__udivmoddi4+0x2e4>
 80011f0:	18ba      	adds	r2, r7, r2
 80011f2:	f109 31ff 	add.w	r1, r9, #4294967295
 80011f6:	d2c4      	bcs.n	8001182 <__udivmoddi4+0x222>
 80011f8:	4542      	cmp	r2, r8
 80011fa:	d2c2      	bcs.n	8001182 <__udivmoddi4+0x222>
 80011fc:	f1a9 0102 	sub.w	r1, r9, #2
 8001200:	443a      	add	r2, r7
 8001202:	e7be      	b.n	8001182 <__udivmoddi4+0x222>
 8001204:	45f0      	cmp	r8, lr
 8001206:	d29d      	bcs.n	8001144 <__udivmoddi4+0x1e4>
 8001208:	ebbe 0302 	subs.w	r3, lr, r2
 800120c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001210:	3801      	subs	r0, #1
 8001212:	46e1      	mov	r9, ip
 8001214:	e796      	b.n	8001144 <__udivmoddi4+0x1e4>
 8001216:	eba7 0909 	sub.w	r9, r7, r9
 800121a:	4449      	add	r1, r9
 800121c:	f1a8 0c02 	sub.w	ip, r8, #2
 8001220:	fbb1 f9fe 	udiv	r9, r1, lr
 8001224:	fb09 f804 	mul.w	r8, r9, r4
 8001228:	e7db      	b.n	80011e2 <__udivmoddi4+0x282>
 800122a:	4673      	mov	r3, lr
 800122c:	e77f      	b.n	800112e <__udivmoddi4+0x1ce>
 800122e:	4650      	mov	r0, sl
 8001230:	e766      	b.n	8001100 <__udivmoddi4+0x1a0>
 8001232:	4608      	mov	r0, r1
 8001234:	e6fd      	b.n	8001032 <__udivmoddi4+0xd2>
 8001236:	443b      	add	r3, r7
 8001238:	3a02      	subs	r2, #2
 800123a:	e733      	b.n	80010a4 <__udivmoddi4+0x144>
 800123c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001240:	443b      	add	r3, r7
 8001242:	e71c      	b.n	800107e <__udivmoddi4+0x11e>
 8001244:	4649      	mov	r1, r9
 8001246:	e79c      	b.n	8001182 <__udivmoddi4+0x222>
 8001248:	eba1 0109 	sub.w	r1, r1, r9
 800124c:	46c4      	mov	ip, r8
 800124e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001252:	fb09 f804 	mul.w	r8, r9, r4
 8001256:	e7c4      	b.n	80011e2 <__udivmoddi4+0x282>

08001258 <__aeabi_idiv0>:
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop

0800125c <SELECT>:

//-----[ SPI Functions ]-----

/* slave select */
static void SELECT(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8001260:	2200      	movs	r2, #0
 8001262:	2110      	movs	r1, #16
 8001264:	4802      	ldr	r0, [pc, #8]	@ (8001270 <SELECT+0x14>)
 8001266:	f006 fd97 	bl	8007d98 <HAL_GPIO_WritePin>
}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40020000 	.word	0x40020000

08001274 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8001278:	2201      	movs	r2, #1
 800127a:	2110      	movs	r1, #16
 800127c:	4802      	ldr	r0, [pc, #8]	@ (8001288 <DESELECT+0x14>)
 800127e:	f006 fd8b 	bl	8007d98 <HAL_GPIO_WritePin>
}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40020000 	.word	0x40020000

0800128c <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001296:	bf00      	nop
 8001298:	4b08      	ldr	r3, [pc, #32]	@ (80012bc <SPI_TxByte+0x30>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	f003 0302 	and.w	r3, r3, #2
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d1f8      	bne.n	8001298 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80012a6:	1df9      	adds	r1, r7, #7
 80012a8:	2364      	movs	r3, #100	@ 0x64
 80012aa:	2201      	movs	r2, #1
 80012ac:	4803      	ldr	r0, [pc, #12]	@ (80012bc <SPI_TxByte+0x30>)
 80012ae:	f00a fc44 	bl	800bb3a <HAL_SPI_Transmit>
}
 80012b2:	bf00      	nop
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	200026f4 	.word	0x200026f4

080012c0 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
 80012c8:	460b      	mov	r3, r1
 80012ca:	807b      	strh	r3, [r7, #2]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80012cc:	bf00      	nop
 80012ce:	4b08      	ldr	r3, [pc, #32]	@ (80012f0 <SPI_TxBuffer+0x30>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	f003 0302 	and.w	r3, r3, #2
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d1f8      	bne.n	80012ce <SPI_TxBuffer+0xe>
  HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 80012dc:	887a      	ldrh	r2, [r7, #2]
 80012de:	2364      	movs	r3, #100	@ 0x64
 80012e0:	6879      	ldr	r1, [r7, #4]
 80012e2:	4803      	ldr	r0, [pc, #12]	@ (80012f0 <SPI_TxBuffer+0x30>)
 80012e4:	f00a fc29 	bl	800bb3a <HAL_SPI_Transmit>
}
 80012e8:	bf00      	nop
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	200026f4 	.word	0x200026f4

080012f4 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 80012fa:	23ff      	movs	r3, #255	@ 0xff
 80012fc:	71fb      	strb	r3, [r7, #7]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80012fe:	bf00      	nop
 8001300:	4b09      	ldr	r3, [pc, #36]	@ (8001328 <SPI_RxByte+0x34>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	f003 0302 	and.w	r3, r3, #2
 800130a:	2b02      	cmp	r3, #2
 800130c:	d1f8      	bne.n	8001300 <SPI_RxByte+0xc>
  HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800130e:	1dba      	adds	r2, r7, #6
 8001310:	1df9      	adds	r1, r7, #7
 8001312:	2364      	movs	r3, #100	@ 0x64
 8001314:	9300      	str	r3, [sp, #0]
 8001316:	2301      	movs	r3, #1
 8001318:	4803      	ldr	r0, [pc, #12]	@ (8001328 <SPI_RxByte+0x34>)
 800131a:	f00a fe6b 	bl	800bff4 <HAL_SPI_TransmitReceive>
  return data;
 800131e:	79bb      	ldrb	r3, [r7, #6]
}
 8001320:	4618      	mov	r0, r3
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	200026f4 	.word	0x200026f4

0800132c <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8001334:	f7ff ffde 	bl	80012f4 <SPI_RxByte>
 8001338:	4603      	mov	r3, r0
 800133a:	461a      	mov	r2, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	701a      	strb	r2, [r3, #0]
}
 8001340:	bf00      	nop
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <SD_ReadyWait>:

//-----[ SD Card Functions ]-----

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
  uint8_t res;
  /* timeout 500ms */
  Timer2 = 500;
 800134e:	4b0a      	ldr	r3, [pc, #40]	@ (8001378 <SD_ReadyWait+0x30>)
 8001350:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001354:	801a      	strh	r2, [r3, #0]
  /* if SD goes ready, receives 0xFF */
  do {
    res = SPI_RxByte();
 8001356:	f7ff ffcd 	bl	80012f4 <SPI_RxByte>
 800135a:	4603      	mov	r3, r0
 800135c:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	2bff      	cmp	r3, #255	@ 0xff
 8001362:	d003      	beq.n	800136c <SD_ReadyWait+0x24>
 8001364:	4b04      	ldr	r3, [pc, #16]	@ (8001378 <SD_ReadyWait+0x30>)
 8001366:	881b      	ldrh	r3, [r3, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d1f4      	bne.n	8001356 <SD_ReadyWait+0xe>
  return res;
 800136c:	79fb      	ldrb	r3, [r7, #7]
}
 800136e:	4618      	mov	r0, r3
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	200003fe 	.word	0x200003fe

0800137c <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
  uint8_t args[6];
  uint32_t cnt = 0x1FFF;
 8001382:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8001386:	60fb      	str	r3, [r7, #12]
  /* transmit bytes to wake up */
  DESELECT();
 8001388:	f7ff ff74 	bl	8001274 <DESELECT>
  for(int i = 0; i < 10; i++)
 800138c:	2300      	movs	r3, #0
 800138e:	60bb      	str	r3, [r7, #8]
 8001390:	e005      	b.n	800139e <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8001392:	20ff      	movs	r0, #255	@ 0xff
 8001394:	f7ff ff7a 	bl	800128c <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	3301      	adds	r3, #1
 800139c:	60bb      	str	r3, [r7, #8]
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	2b09      	cmp	r3, #9
 80013a2:	ddf6      	ble.n	8001392 <SD_PowerOn+0x16>
  }
  /* slave select */
  SELECT();
 80013a4:	f7ff ff5a 	bl	800125c <SELECT>
  /* make idle state */
  args[0] = CMD0;   /* CMD0:GO_IDLE_STATE */
 80013a8:	2340      	movs	r3, #64	@ 0x40
 80013aa:	703b      	strb	r3, [r7, #0]
  args[1] = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	707b      	strb	r3, [r7, #1]
  args[2] = 0;
 80013b0:	2300      	movs	r3, #0
 80013b2:	70bb      	strb	r3, [r7, #2]
  args[3] = 0;
 80013b4:	2300      	movs	r3, #0
 80013b6:	70fb      	strb	r3, [r7, #3]
  args[4] = 0;
 80013b8:	2300      	movs	r3, #0
 80013ba:	713b      	strb	r3, [r7, #4]
  args[5] = 0x95;
 80013bc:	2395      	movs	r3, #149	@ 0x95
 80013be:	717b      	strb	r3, [r7, #5]
  SPI_TxBuffer(args, sizeof(args));
 80013c0:	463b      	mov	r3, r7
 80013c2:	2106      	movs	r1, #6
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff ff7b 	bl	80012c0 <SPI_TxBuffer>
  /* wait response */
  while ((SPI_RxByte() != 0x01) && cnt)
 80013ca:	e002      	b.n	80013d2 <SD_PowerOn+0x56>
  {
    cnt--;
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	3b01      	subs	r3, #1
 80013d0:	60fb      	str	r3, [r7, #12]
  while ((SPI_RxByte() != 0x01) && cnt)
 80013d2:	f7ff ff8f 	bl	80012f4 <SPI_RxByte>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d002      	beq.n	80013e2 <SD_PowerOn+0x66>
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d1f4      	bne.n	80013cc <SD_PowerOn+0x50>
  }
  DESELECT();
 80013e2:	f7ff ff47 	bl	8001274 <DESELECT>
  SPI_TxByte(0XFF);
 80013e6:	20ff      	movs	r0, #255	@ 0xff
 80013e8:	f7ff ff50 	bl	800128c <SPI_TxByte>
  PowerFlag = 1;
 80013ec:	4b03      	ldr	r3, [pc, #12]	@ (80013fc <SD_PowerOn+0x80>)
 80013ee:	2201      	movs	r2, #1
 80013f0:	701a      	strb	r2, [r3, #0]
}
 80013f2:	bf00      	nop
 80013f4:	3710      	adds	r7, #16
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	20000401 	.word	0x20000401

08001400 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8001404:	4b03      	ldr	r3, [pc, #12]	@ (8001414 <SD_PowerOff+0x14>)
 8001406:	2200      	movs	r2, #0
 8001408:	701a      	strb	r2, [r3, #0]
}
 800140a:	bf00      	nop
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr
 8001414:	20000401 	.word	0x20000401

08001418 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  return PowerFlag;
 800141c:	4b03      	ldr	r3, [pc, #12]	@ (800142c <SD_CheckPower+0x14>)
 800141e:	781b      	ldrb	r3, [r3, #0]
}
 8001420:	4618      	mov	r0, r3
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	20000401 	.word	0x20000401

08001430 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
  uint8_t token;
  /* timeout 200ms */
  Timer1 = 200;
 800143a:	4b13      	ldr	r3, [pc, #76]	@ (8001488 <SD_RxDataBlock+0x58>)
 800143c:	22c8      	movs	r2, #200	@ 0xc8
 800143e:	801a      	strh	r2, [r3, #0]
  /* loop until receive a response or timeout */
  do {
    token = SPI_RxByte();
 8001440:	f7ff ff58 	bl	80012f4 <SPI_RxByte>
 8001444:	4603      	mov	r3, r0
 8001446:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8001448:	7bfb      	ldrb	r3, [r7, #15]
 800144a:	2bff      	cmp	r3, #255	@ 0xff
 800144c:	d103      	bne.n	8001456 <SD_RxDataBlock+0x26>
 800144e:	4b0e      	ldr	r3, [pc, #56]	@ (8001488 <SD_RxDataBlock+0x58>)
 8001450:	881b      	ldrh	r3, [r3, #0]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d1f4      	bne.n	8001440 <SD_RxDataBlock+0x10>
  /* invalid response */
  if(token != 0xFE) return FALSE;
 8001456:	7bfb      	ldrb	r3, [r7, #15]
 8001458:	2bfe      	cmp	r3, #254	@ 0xfe
 800145a:	d001      	beq.n	8001460 <SD_RxDataBlock+0x30>
 800145c:	2300      	movs	r3, #0
 800145e:	e00f      	b.n	8001480 <SD_RxDataBlock+0x50>
  /* receive data */
  do {
    SPI_RxBytePtr(buff++);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	1c5a      	adds	r2, r3, #1
 8001464:	607a      	str	r2, [r7, #4]
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff ff60 	bl	800132c <SPI_RxBytePtr>
  } while(len--);
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	1e5a      	subs	r2, r3, #1
 8001470:	603a      	str	r2, [r7, #0]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d1f4      	bne.n	8001460 <SD_RxDataBlock+0x30>
  /* discard CRC */
  SPI_RxByte();
 8001476:	f7ff ff3d 	bl	80012f4 <SPI_RxByte>
  SPI_RxByte();
 800147a:	f7ff ff3b 	bl	80012f4 <SPI_RxByte>
  return TRUE;
 800147e:	2301      	movs	r3, #1
}
 8001480:	4618      	mov	r0, r3
 8001482:	3710      	adds	r7, #16
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	200003fc 	.word	0x200003fc

0800148c <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	460b      	mov	r3, r1
 8001496:	70fb      	strb	r3, [r7, #3]
  uint8_t resp;
  uint8_t i = 0;
 8001498:	2300      	movs	r3, #0
 800149a:	73bb      	strb	r3, [r7, #14]
  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return FALSE;
 800149c:	f7ff ff54 	bl	8001348 <SD_ReadyWait>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2bff      	cmp	r3, #255	@ 0xff
 80014a4:	d001      	beq.n	80014aa <SD_TxDataBlock+0x1e>
 80014a6:	2300      	movs	r3, #0
 80014a8:	e02f      	b.n	800150a <SD_TxDataBlock+0x7e>
  /* transmit token */
  SPI_TxByte(token);
 80014aa:	78fb      	ldrb	r3, [r7, #3]
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff feed 	bl	800128c <SPI_TxByte>
  /* if it's not STOP token, transmit data */
  if (token != 0xFD)
 80014b2:	78fb      	ldrb	r3, [r7, #3]
 80014b4:	2bfd      	cmp	r3, #253	@ 0xfd
 80014b6:	d020      	beq.n	80014fa <SD_TxDataBlock+0x6e>
  {
    SPI_TxBuffer((uint8_t*)buff, 512);
 80014b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7ff feff 	bl	80012c0 <SPI_TxBuffer>
    /* discard CRC */
    SPI_RxByte();
 80014c2:	f7ff ff17 	bl	80012f4 <SPI_RxByte>
    SPI_RxByte();
 80014c6:	f7ff ff15 	bl	80012f4 <SPI_RxByte>
    /* receive response */
    while (i <= 64)
 80014ca:	e00b      	b.n	80014e4 <SD_TxDataBlock+0x58>
    {
      resp = SPI_RxByte();
 80014cc:	f7ff ff12 	bl	80012f4 <SPI_RxByte>
 80014d0:	4603      	mov	r3, r0
 80014d2:	73fb      	strb	r3, [r7, #15]
      /* transmit 0x05 accepted */
      if ((resp & 0x1F) == 0x05) break;
 80014d4:	7bfb      	ldrb	r3, [r7, #15]
 80014d6:	f003 031f 	and.w	r3, r3, #31
 80014da:	2b05      	cmp	r3, #5
 80014dc:	d006      	beq.n	80014ec <SD_TxDataBlock+0x60>
      i++;
 80014de:	7bbb      	ldrb	r3, [r7, #14]
 80014e0:	3301      	adds	r3, #1
 80014e2:	73bb      	strb	r3, [r7, #14]
    while (i <= 64)
 80014e4:	7bbb      	ldrb	r3, [r7, #14]
 80014e6:	2b40      	cmp	r3, #64	@ 0x40
 80014e8:	d9f0      	bls.n	80014cc <SD_TxDataBlock+0x40>
 80014ea:	e000      	b.n	80014ee <SD_TxDataBlock+0x62>
      if ((resp & 0x1F) == 0x05) break;
 80014ec:	bf00      	nop
    }
    /* recv buffer clear */
    while (SPI_RxByte() == 0);
 80014ee:	bf00      	nop
 80014f0:	f7ff ff00 	bl	80012f4 <SPI_RxByte>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d0fa      	beq.n	80014f0 <SD_TxDataBlock+0x64>
  }
  /* transmit 0x05 accepted */
  if ((resp & 0x1F) == 0x05) return TRUE;
 80014fa:	7bfb      	ldrb	r3, [r7, #15]
 80014fc:	f003 031f 	and.w	r3, r3, #31
 8001500:	2b05      	cmp	r3, #5
 8001502:	d101      	bne.n	8001508 <SD_TxDataBlock+0x7c>
 8001504:	2301      	movs	r3, #1
 8001506:	e000      	b.n	800150a <SD_TxDataBlock+0x7e>

  return FALSE;
 8001508:	2300      	movs	r3, #0
}
 800150a:	4618      	mov	r0, r3
 800150c:	3710      	adds	r7, #16
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b084      	sub	sp, #16
 8001516:	af00      	add	r7, sp, #0
 8001518:	4603      	mov	r3, r0
 800151a:	6039      	str	r1, [r7, #0]
 800151c:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;
  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return 0xFF;
 800151e:	f7ff ff13 	bl	8001348 <SD_ReadyWait>
 8001522:	4603      	mov	r3, r0
 8001524:	2bff      	cmp	r3, #255	@ 0xff
 8001526:	d001      	beq.n	800152c <SD_SendCmd+0x1a>
 8001528:	23ff      	movs	r3, #255	@ 0xff
 800152a:	e042      	b.n	80015b2 <SD_SendCmd+0xa0>
  /* transmit command */
  SPI_TxByte(cmd);          /* Command */
 800152c:	79fb      	ldrb	r3, [r7, #7]
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff feac 	bl	800128c <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 24));   /* Argument[31..24] */
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	0e1b      	lsrs	r3, r3, #24
 8001538:	b2db      	uxtb	r3, r3
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff fea6 	bl	800128c <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 16));   /* Argument[23..16] */
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	0c1b      	lsrs	r3, r3, #16
 8001544:	b2db      	uxtb	r3, r3
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff fea0 	bl	800128c <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 8));  /* Argument[15..8] */
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	0a1b      	lsrs	r3, r3, #8
 8001550:	b2db      	uxtb	r3, r3
 8001552:	4618      	mov	r0, r3
 8001554:	f7ff fe9a 	bl	800128c <SPI_TxByte>
  SPI_TxByte((uint8_t)arg);       /* Argument[7..0] */
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	b2db      	uxtb	r3, r3
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fe95 	bl	800128c <SPI_TxByte>
  /* prepare CRC */
  if(cmd == CMD0) crc = 0x95; /* CRC for CMD0(0) */
 8001562:	79fb      	ldrb	r3, [r7, #7]
 8001564:	2b40      	cmp	r3, #64	@ 0x40
 8001566:	d102      	bne.n	800156e <SD_SendCmd+0x5c>
 8001568:	2395      	movs	r3, #149	@ 0x95
 800156a:	73fb      	strb	r3, [r7, #15]
 800156c:	e007      	b.n	800157e <SD_SendCmd+0x6c>
  else if(cmd == CMD8) crc = 0x87;  /* CRC for CMD8(0x1AA) */
 800156e:	79fb      	ldrb	r3, [r7, #7]
 8001570:	2b48      	cmp	r3, #72	@ 0x48
 8001572:	d102      	bne.n	800157a <SD_SendCmd+0x68>
 8001574:	2387      	movs	r3, #135	@ 0x87
 8001576:	73fb      	strb	r3, [r7, #15]
 8001578:	e001      	b.n	800157e <SD_SendCmd+0x6c>
  else crc = 1;
 800157a:	2301      	movs	r3, #1
 800157c:	73fb      	strb	r3, [r7, #15]
  /* transmit CRC */
  SPI_TxByte(crc);
 800157e:	7bfb      	ldrb	r3, [r7, #15]
 8001580:	4618      	mov	r0, r3
 8001582:	f7ff fe83 	bl	800128c <SPI_TxByte>
  /* Skip a stuff byte when STOP_TRANSMISSION */
  if (cmd == CMD12) SPI_RxByte();
 8001586:	79fb      	ldrb	r3, [r7, #7]
 8001588:	2b4c      	cmp	r3, #76	@ 0x4c
 800158a:	d101      	bne.n	8001590 <SD_SendCmd+0x7e>
 800158c:	f7ff feb2 	bl	80012f4 <SPI_RxByte>
  /* receive response */
  uint8_t n = 10;
 8001590:	230a      	movs	r3, #10
 8001592:	73bb      	strb	r3, [r7, #14]
  do {
    res = SPI_RxByte();
 8001594:	f7ff feae 	bl	80012f4 <SPI_RxByte>
 8001598:	4603      	mov	r3, r0
 800159a:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 800159c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	da05      	bge.n	80015b0 <SD_SendCmd+0x9e>
 80015a4:	7bbb      	ldrb	r3, [r7, #14]
 80015a6:	3b01      	subs	r3, #1
 80015a8:	73bb      	strb	r3, [r7, #14]
 80015aa:	7bbb      	ldrb	r3, [r7, #14]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d1f1      	bne.n	8001594 <SD_SendCmd+0x82>

  return res;
 80015b0:	7b7b      	ldrb	r3, [r7, #13]
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3710      	adds	r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
	...

080015bc <SD_disk_initialize>:

//-----[ user_diskio.c Functions ]-----

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 80015bc:	b590      	push	{r4, r7, lr}
 80015be:	b085      	sub	sp, #20
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];
  /* single drive, drv should be 0 */
  if(drv) return STA_NOINIT;
 80015c6:	79fb      	ldrb	r3, [r7, #7]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <SD_disk_initialize+0x14>
 80015cc:	2301      	movs	r3, #1
 80015ce:	e0d1      	b.n	8001774 <SD_disk_initialize+0x1b8>
  /* no disk */
  if(Stat & STA_NODISK) return Stat;
 80015d0:	4b6a      	ldr	r3, [pc, #424]	@ (800177c <SD_disk_initialize+0x1c0>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	f003 0302 	and.w	r3, r3, #2
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d003      	beq.n	80015e6 <SD_disk_initialize+0x2a>
 80015de:	4b67      	ldr	r3, [pc, #412]	@ (800177c <SD_disk_initialize+0x1c0>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	e0c6      	b.n	8001774 <SD_disk_initialize+0x1b8>
  /* power on */
  SD_PowerOn();
 80015e6:	f7ff fec9 	bl	800137c <SD_PowerOn>
  /* slave select */
  SELECT();
 80015ea:	f7ff fe37 	bl	800125c <SELECT>
  /* check disk type */
  type = 0;
 80015ee:	2300      	movs	r3, #0
 80015f0:	73bb      	strb	r3, [r7, #14]
  /* send GO_IDLE_STATE command */
  if (SD_SendCmd(CMD0, 0) == 1)
 80015f2:	2100      	movs	r1, #0
 80015f4:	2040      	movs	r0, #64	@ 0x40
 80015f6:	f7ff ff8c 	bl	8001512 <SD_SendCmd>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	f040 80a1 	bne.w	8001744 <SD_disk_initialize+0x188>
  {
    /* timeout 1 sec */
    Timer1 = 1000;
 8001602:	4b5f      	ldr	r3, [pc, #380]	@ (8001780 <SD_disk_initialize+0x1c4>)
 8001604:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001608:	801a      	strh	r2, [r3, #0]
    /* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800160a:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800160e:	2048      	movs	r0, #72	@ 0x48
 8001610:	f7ff ff7f 	bl	8001512 <SD_SendCmd>
 8001614:	4603      	mov	r3, r0
 8001616:	2b01      	cmp	r3, #1
 8001618:	d155      	bne.n	80016c6 <SD_disk_initialize+0x10a>
    {
      /* operation condition register */
      for (n = 0; n < 4; n++)
 800161a:	2300      	movs	r3, #0
 800161c:	73fb      	strb	r3, [r7, #15]
 800161e:	e00c      	b.n	800163a <SD_disk_initialize+0x7e>
      {
        ocr[n] = SPI_RxByte();
 8001620:	7bfc      	ldrb	r4, [r7, #15]
 8001622:	f7ff fe67 	bl	80012f4 <SPI_RxByte>
 8001626:	4603      	mov	r3, r0
 8001628:	461a      	mov	r2, r3
 800162a:	f104 0310 	add.w	r3, r4, #16
 800162e:	443b      	add	r3, r7
 8001630:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8001634:	7bfb      	ldrb	r3, [r7, #15]
 8001636:	3301      	adds	r3, #1
 8001638:	73fb      	strb	r3, [r7, #15]
 800163a:	7bfb      	ldrb	r3, [r7, #15]
 800163c:	2b03      	cmp	r3, #3
 800163e:	d9ef      	bls.n	8001620 <SD_disk_initialize+0x64>
      }
      /* voltage range 2.7-3.6V */
      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8001640:	7abb      	ldrb	r3, [r7, #10]
 8001642:	2b01      	cmp	r3, #1
 8001644:	d17e      	bne.n	8001744 <SD_disk_initialize+0x188>
 8001646:	7afb      	ldrb	r3, [r7, #11]
 8001648:	2baa      	cmp	r3, #170	@ 0xaa
 800164a:	d17b      	bne.n	8001744 <SD_disk_initialize+0x188>
      {
        /* ACMD41 with HCS bit */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800164c:	2100      	movs	r1, #0
 800164e:	2077      	movs	r0, #119	@ 0x77
 8001650:	f7ff ff5f 	bl	8001512 <SD_SendCmd>
 8001654:	4603      	mov	r3, r0
 8001656:	2b01      	cmp	r3, #1
 8001658:	d807      	bhi.n	800166a <SD_disk_initialize+0xae>
 800165a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800165e:	2069      	movs	r0, #105	@ 0x69
 8001660:	f7ff ff57 	bl	8001512 <SD_SendCmd>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d004      	beq.n	8001674 <SD_disk_initialize+0xb8>
        } while (Timer1);
 800166a:	4b45      	ldr	r3, [pc, #276]	@ (8001780 <SD_disk_initialize+0x1c4>)
 800166c:	881b      	ldrh	r3, [r3, #0]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d1ec      	bne.n	800164c <SD_disk_initialize+0x90>
 8001672:	e000      	b.n	8001676 <SD_disk_initialize+0xba>
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8001674:	bf00      	nop

        /* READ_OCR */
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8001676:	4b42      	ldr	r3, [pc, #264]	@ (8001780 <SD_disk_initialize+0x1c4>)
 8001678:	881b      	ldrh	r3, [r3, #0]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d062      	beq.n	8001744 <SD_disk_initialize+0x188>
 800167e:	2100      	movs	r1, #0
 8001680:	207a      	movs	r0, #122	@ 0x7a
 8001682:	f7ff ff46 	bl	8001512 <SD_SendCmd>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d15b      	bne.n	8001744 <SD_disk_initialize+0x188>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 800168c:	2300      	movs	r3, #0
 800168e:	73fb      	strb	r3, [r7, #15]
 8001690:	e00c      	b.n	80016ac <SD_disk_initialize+0xf0>
          {
            ocr[n] = SPI_RxByte();
 8001692:	7bfc      	ldrb	r4, [r7, #15]
 8001694:	f7ff fe2e 	bl	80012f4 <SPI_RxByte>
 8001698:	4603      	mov	r3, r0
 800169a:	461a      	mov	r2, r3
 800169c:	f104 0310 	add.w	r3, r4, #16
 80016a0:	443b      	add	r3, r7
 80016a2:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 80016a6:	7bfb      	ldrb	r3, [r7, #15]
 80016a8:	3301      	adds	r3, #1
 80016aa:	73fb      	strb	r3, [r7, #15]
 80016ac:	7bfb      	ldrb	r3, [r7, #15]
 80016ae:	2b03      	cmp	r3, #3
 80016b0:	d9ef      	bls.n	8001692 <SD_disk_initialize+0xd6>
          }

          /* SDv2 (HC or SC) */
          type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80016b2:	7a3b      	ldrb	r3, [r7, #8]
 80016b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <SD_disk_initialize+0x104>
 80016bc:	230c      	movs	r3, #12
 80016be:	e000      	b.n	80016c2 <SD_disk_initialize+0x106>
 80016c0:	2304      	movs	r3, #4
 80016c2:	73bb      	strb	r3, [r7, #14]
 80016c4:	e03e      	b.n	8001744 <SD_disk_initialize+0x188>
      }
    }
    else
    {
      /* SDC V1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80016c6:	2100      	movs	r1, #0
 80016c8:	2077      	movs	r0, #119	@ 0x77
 80016ca:	f7ff ff22 	bl	8001512 <SD_SendCmd>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d808      	bhi.n	80016e6 <SD_disk_initialize+0x12a>
 80016d4:	2100      	movs	r1, #0
 80016d6:	2069      	movs	r0, #105	@ 0x69
 80016d8:	f7ff ff1b 	bl	8001512 <SD_SendCmd>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d801      	bhi.n	80016e6 <SD_disk_initialize+0x12a>
 80016e2:	2302      	movs	r3, #2
 80016e4:	e000      	b.n	80016e8 <SD_disk_initialize+0x12c>
 80016e6:	2301      	movs	r3, #1
 80016e8:	73bb      	strb	r3, [r7, #14]
      do
      {
        if (type == CT_SD1)
 80016ea:	7bbb      	ldrb	r3, [r7, #14]
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d10e      	bne.n	800170e <SD_disk_initialize+0x152>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 80016f0:	2100      	movs	r1, #0
 80016f2:	2077      	movs	r0, #119	@ 0x77
 80016f4:	f7ff ff0d 	bl	8001512 <SD_SendCmd>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d80e      	bhi.n	800171c <SD_disk_initialize+0x160>
 80016fe:	2100      	movs	r1, #0
 8001700:	2069      	movs	r0, #105	@ 0x69
 8001702:	f7ff ff06 	bl	8001512 <SD_SendCmd>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d107      	bne.n	800171c <SD_disk_initialize+0x160>
 800170c:	e00c      	b.n	8001728 <SD_disk_initialize+0x16c>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800170e:	2100      	movs	r1, #0
 8001710:	2041      	movs	r0, #65	@ 0x41
 8001712:	f7ff fefe 	bl	8001512 <SD_SendCmd>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d004      	beq.n	8001726 <SD_disk_initialize+0x16a>
        }
      } while (Timer1);
 800171c:	4b18      	ldr	r3, [pc, #96]	@ (8001780 <SD_disk_initialize+0x1c4>)
 800171e:	881b      	ldrh	r3, [r3, #0]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d1e2      	bne.n	80016ea <SD_disk_initialize+0x12e>
 8001724:	e000      	b.n	8001728 <SD_disk_initialize+0x16c>
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8001726:	bf00      	nop
      /* SET_BLOCKLEN */
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8001728:	4b15      	ldr	r3, [pc, #84]	@ (8001780 <SD_disk_initialize+0x1c4>)
 800172a:	881b      	ldrh	r3, [r3, #0]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d007      	beq.n	8001740 <SD_disk_initialize+0x184>
 8001730:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001734:	2050      	movs	r0, #80	@ 0x50
 8001736:	f7ff feec 	bl	8001512 <SD_SendCmd>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <SD_disk_initialize+0x188>
 8001740:	2300      	movs	r3, #0
 8001742:	73bb      	strb	r3, [r7, #14]
    }
  }
  CardType = type;
 8001744:	4a0f      	ldr	r2, [pc, #60]	@ (8001784 <SD_disk_initialize+0x1c8>)
 8001746:	7bbb      	ldrb	r3, [r7, #14]
 8001748:	7013      	strb	r3, [r2, #0]
  /* Idle */
  DESELECT();
 800174a:	f7ff fd93 	bl	8001274 <DESELECT>
  SPI_RxByte();
 800174e:	f7ff fdd1 	bl	80012f4 <SPI_RxByte>
  /* Clear STA_NOINIT */
  if (type)
 8001752:	7bbb      	ldrb	r3, [r7, #14]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d008      	beq.n	800176a <SD_disk_initialize+0x1ae>
  {
    Stat &= ~STA_NOINIT;
 8001758:	4b08      	ldr	r3, [pc, #32]	@ (800177c <SD_disk_initialize+0x1c0>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	b2db      	uxtb	r3, r3
 800175e:	f023 0301 	bic.w	r3, r3, #1
 8001762:	b2da      	uxtb	r2, r3
 8001764:	4b05      	ldr	r3, [pc, #20]	@ (800177c <SD_disk_initialize+0x1c0>)
 8001766:	701a      	strb	r2, [r3, #0]
 8001768:	e001      	b.n	800176e <SD_disk_initialize+0x1b2>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 800176a:	f7ff fe49 	bl	8001400 <SD_PowerOff>
  }
  return Stat;
 800176e:	4b03      	ldr	r3, [pc, #12]	@ (800177c <SD_disk_initialize+0x1c0>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	b2db      	uxtb	r3, r3
}
 8001774:	4618      	mov	r0, r3
 8001776:	3714      	adds	r7, #20
 8001778:	46bd      	mov	sp, r7
 800177a:	bd90      	pop	{r4, r7, pc}
 800177c:	20000000 	.word	0x20000000
 8001780:	200003fc 	.word	0x200003fc
 8001784:	20000400 	.word	0x20000400

08001788 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	71fb      	strb	r3, [r7, #7]
  if (drv) return STA_NOINIT;
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <SD_disk_status+0x14>
 8001798:	2301      	movs	r3, #1
 800179a:	e002      	b.n	80017a2 <SD_disk_status+0x1a>
  return Stat;
 800179c:	4b04      	ldr	r3, [pc, #16]	@ (80017b0 <SD_disk_status+0x28>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	b2db      	uxtb	r3, r3
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	370c      	adds	r7, #12
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	20000000 	.word	0x20000000

080017b4 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	60b9      	str	r1, [r7, #8]
 80017bc:	607a      	str	r2, [r7, #4]
 80017be:	603b      	str	r3, [r7, #0]
 80017c0:	4603      	mov	r3, r0
 80017c2:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 80017c4:	7bfb      	ldrb	r3, [r7, #15]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d102      	bne.n	80017d0 <SD_disk_read+0x1c>
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d101      	bne.n	80017d4 <SD_disk_read+0x20>
 80017d0:	2304      	movs	r3, #4
 80017d2:	e051      	b.n	8001878 <SD_disk_read+0xc4>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80017d4:	4b2a      	ldr	r3, [pc, #168]	@ (8001880 <SD_disk_read+0xcc>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <SD_disk_read+0x32>
 80017e2:	2303      	movs	r3, #3
 80017e4:	e048      	b.n	8001878 <SD_disk_read+0xc4>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 80017e6:	4b27      	ldr	r3, [pc, #156]	@ (8001884 <SD_disk_read+0xd0>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	f003 0304 	and.w	r3, r3, #4
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d102      	bne.n	80017f8 <SD_disk_read+0x44>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	025b      	lsls	r3, r3, #9
 80017f6:	607b      	str	r3, [r7, #4]

  SELECT();
 80017f8:	f7ff fd30 	bl	800125c <SELECT>

  if (count == 1)
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d111      	bne.n	8001826 <SD_disk_read+0x72>
  {
    /* READ_SINGLE_BLOCK */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8001802:	6879      	ldr	r1, [r7, #4]
 8001804:	2051      	movs	r0, #81	@ 0x51
 8001806:	f7ff fe84 	bl	8001512 <SD_SendCmd>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d129      	bne.n	8001864 <SD_disk_read+0xb0>
 8001810:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001814:	68b8      	ldr	r0, [r7, #8]
 8001816:	f7ff fe0b 	bl	8001430 <SD_RxDataBlock>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d021      	beq.n	8001864 <SD_disk_read+0xb0>
 8001820:	2300      	movs	r3, #0
 8001822:	603b      	str	r3, [r7, #0]
 8001824:	e01e      	b.n	8001864 <SD_disk_read+0xb0>
  }
  else
  {
    /* READ_MULTIPLE_BLOCK */
    if (SD_SendCmd(CMD18, sector) == 0)
 8001826:	6879      	ldr	r1, [r7, #4]
 8001828:	2052      	movs	r0, #82	@ 0x52
 800182a:	f7ff fe72 	bl	8001512 <SD_SendCmd>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d117      	bne.n	8001864 <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512)) break;
 8001834:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001838:	68b8      	ldr	r0, [r7, #8]
 800183a:	f7ff fdf9 	bl	8001430 <SD_RxDataBlock>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d00a      	beq.n	800185a <SD_disk_read+0xa6>
        buff += 512;
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800184a:	60bb      	str	r3, [r7, #8]
      } while (--count);
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	3b01      	subs	r3, #1
 8001850:	603b      	str	r3, [r7, #0]
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d1ed      	bne.n	8001834 <SD_disk_read+0x80>
 8001858:	e000      	b.n	800185c <SD_disk_read+0xa8>
        if (!SD_RxDataBlock(buff, 512)) break;
 800185a:	bf00      	nop

      /* STOP_TRANSMISSION */
      SD_SendCmd(CMD12, 0);
 800185c:	2100      	movs	r1, #0
 800185e:	204c      	movs	r0, #76	@ 0x4c
 8001860:	f7ff fe57 	bl	8001512 <SD_SendCmd>
    }
  }

  /* Idle */
  DESELECT();
 8001864:	f7ff fd06 	bl	8001274 <DESELECT>
  SPI_RxByte();
 8001868:	f7ff fd44 	bl	80012f4 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	2b00      	cmp	r3, #0
 8001870:	bf14      	ite	ne
 8001872:	2301      	movne	r3, #1
 8001874:	2300      	moveq	r3, #0
 8001876:	b2db      	uxtb	r3, r3
}
 8001878:	4618      	mov	r0, r3
 800187a:	3710      	adds	r7, #16
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	20000000 	.word	0x20000000
 8001884:	20000400 	.word	0x20000400

08001888 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	60b9      	str	r1, [r7, #8]
 8001890:	607a      	str	r2, [r7, #4]
 8001892:	603b      	str	r3, [r7, #0]
 8001894:	4603      	mov	r3, r0
 8001896:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 8001898:	7bfb      	ldrb	r3, [r7, #15]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d102      	bne.n	80018a4 <SD_disk_write+0x1c>
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d101      	bne.n	80018a8 <SD_disk_write+0x20>
 80018a4:	2304      	movs	r3, #4
 80018a6:	e06b      	b.n	8001980 <SD_disk_write+0xf8>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80018a8:	4b37      	ldr	r3, [pc, #220]	@ (8001988 <SD_disk_write+0x100>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	f003 0301 	and.w	r3, r3, #1
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <SD_disk_write+0x32>
 80018b6:	2303      	movs	r3, #3
 80018b8:	e062      	b.n	8001980 <SD_disk_write+0xf8>

  /* write protection */
  if (Stat & STA_PROTECT) return RES_WRPRT;
 80018ba:	4b33      	ldr	r3, [pc, #204]	@ (8001988 <SD_disk_write+0x100>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	f003 0304 	and.w	r3, r3, #4
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <SD_disk_write+0x44>
 80018c8:	2302      	movs	r3, #2
 80018ca:	e059      	b.n	8001980 <SD_disk_write+0xf8>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 80018cc:	4b2f      	ldr	r3, [pc, #188]	@ (800198c <SD_disk_write+0x104>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	f003 0304 	and.w	r3, r3, #4
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d102      	bne.n	80018de <SD_disk_write+0x56>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	025b      	lsls	r3, r3, #9
 80018dc:	607b      	str	r3, [r7, #4]

  SELECT();
 80018de:	f7ff fcbd 	bl	800125c <SELECT>

  if (count == 1)
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d110      	bne.n	800190a <SD_disk_write+0x82>
  {
    /* WRITE_BLOCK */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 80018e8:	6879      	ldr	r1, [r7, #4]
 80018ea:	2058      	movs	r0, #88	@ 0x58
 80018ec:	f7ff fe11 	bl	8001512 <SD_SendCmd>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d13a      	bne.n	800196c <SD_disk_write+0xe4>
 80018f6:	21fe      	movs	r1, #254	@ 0xfe
 80018f8:	68b8      	ldr	r0, [r7, #8]
 80018fa:	f7ff fdc7 	bl	800148c <SD_TxDataBlock>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d033      	beq.n	800196c <SD_disk_write+0xe4>
      count = 0;
 8001904:	2300      	movs	r3, #0
 8001906:	603b      	str	r3, [r7, #0]
 8001908:	e030      	b.n	800196c <SD_disk_write+0xe4>
  }
  else
  {
    /* WRITE_MULTIPLE_BLOCK */
    if (CardType & CT_SD1)
 800190a:	4b20      	ldr	r3, [pc, #128]	@ (800198c <SD_disk_write+0x104>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	2b00      	cmp	r3, #0
 8001914:	d007      	beq.n	8001926 <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 8001916:	2100      	movs	r1, #0
 8001918:	2077      	movs	r0, #119	@ 0x77
 800191a:	f7ff fdfa 	bl	8001512 <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 800191e:	6839      	ldr	r1, [r7, #0]
 8001920:	2057      	movs	r0, #87	@ 0x57
 8001922:	f7ff fdf6 	bl	8001512 <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 8001926:	6879      	ldr	r1, [r7, #4]
 8001928:	2059      	movs	r0, #89	@ 0x59
 800192a:	f7ff fdf2 	bl	8001512 <SD_SendCmd>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d11b      	bne.n	800196c <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001934:	21fc      	movs	r1, #252	@ 0xfc
 8001936:	68b8      	ldr	r0, [r7, #8]
 8001938:	f7ff fda8 	bl	800148c <SD_TxDataBlock>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d00a      	beq.n	8001958 <SD_disk_write+0xd0>
        buff += 512;
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001948:	60bb      	str	r3, [r7, #8]
      } while (--count);
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	3b01      	subs	r3, #1
 800194e:	603b      	str	r3, [r7, #0]
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d1ee      	bne.n	8001934 <SD_disk_write+0xac>
 8001956:	e000      	b.n	800195a <SD_disk_write+0xd2>
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001958:	bf00      	nop

      /* STOP_TRAN token */
      if(!SD_TxDataBlock(0, 0xFD))
 800195a:	21fd      	movs	r1, #253	@ 0xfd
 800195c:	2000      	movs	r0, #0
 800195e:	f7ff fd95 	bl	800148c <SD_TxDataBlock>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d101      	bne.n	800196c <SD_disk_write+0xe4>
      {
        count = 1;
 8001968:	2301      	movs	r3, #1
 800196a:	603b      	str	r3, [r7, #0]
      }
    }
  }

  /* Idle */
  DESELECT();
 800196c:	f7ff fc82 	bl	8001274 <DESELECT>
  SPI_RxByte();
 8001970:	f7ff fcc0 	bl	80012f4 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	2b00      	cmp	r3, #0
 8001978:	bf14      	ite	ne
 800197a:	2301      	movne	r3, #1
 800197c:	2300      	moveq	r3, #0
 800197e:	b2db      	uxtb	r3, r3
}
 8001980:	4618      	mov	r0, r3
 8001982:	3710      	adds	r7, #16
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20000000 	.word	0x20000000
 800198c:	20000400 	.word	0x20000400

08001990 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8001990:	b590      	push	{r4, r7, lr}
 8001992:	b08b      	sub	sp, #44	@ 0x2c
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	603a      	str	r2, [r7, #0]
 800199a:	71fb      	strb	r3, [r7, #7]
 800199c:	460b      	mov	r3, r1
 800199e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  uint8_t n, csd[16], *ptr = buff;
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	623b      	str	r3, [r7, #32]
  WORD csize;

  /* pdrv should be 0 */
  if (drv) return RES_PARERR;
 80019a4:	79fb      	ldrb	r3, [r7, #7]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <SD_disk_ioctl+0x1e>
 80019aa:	2304      	movs	r3, #4
 80019ac:	e113      	b.n	8001bd6 <SD_disk_ioctl+0x246>
  res = RES_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (ctrl == CTRL_POWER)
 80019b4:	79bb      	ldrb	r3, [r7, #6]
 80019b6:	2b05      	cmp	r3, #5
 80019b8:	d124      	bne.n	8001a04 <SD_disk_ioctl+0x74>
  {
    switch (*ptr)
 80019ba:	6a3b      	ldr	r3, [r7, #32]
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	2b02      	cmp	r3, #2
 80019c0:	d012      	beq.n	80019e8 <SD_disk_ioctl+0x58>
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	dc1a      	bgt.n	80019fc <SD_disk_ioctl+0x6c>
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d002      	beq.n	80019d0 <SD_disk_ioctl+0x40>
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d006      	beq.n	80019dc <SD_disk_ioctl+0x4c>
 80019ce:	e015      	b.n	80019fc <SD_disk_ioctl+0x6c>
    {
    case 0:
      SD_PowerOff();    /* Power Off */
 80019d0:	f7ff fd16 	bl	8001400 <SD_PowerOff>
      res = RES_OK;
 80019d4:	2300      	movs	r3, #0
 80019d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80019da:	e0fa      	b.n	8001bd2 <SD_disk_ioctl+0x242>
    case 1:
      SD_PowerOn();   /* Power On */
 80019dc:	f7ff fcce 	bl	800137c <SD_PowerOn>
      res = RES_OK;
 80019e0:	2300      	movs	r3, #0
 80019e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80019e6:	e0f4      	b.n	8001bd2 <SD_disk_ioctl+0x242>
    case 2:
      *(ptr + 1) = SD_CheckPower();
 80019e8:	6a3b      	ldr	r3, [r7, #32]
 80019ea:	1c5c      	adds	r4, r3, #1
 80019ec:	f7ff fd14 	bl	8001418 <SD_CheckPower>
 80019f0:	4603      	mov	r3, r0
 80019f2:	7023      	strb	r3, [r4, #0]
      res = RES_OK;   /* Power Check */
 80019f4:	2300      	movs	r3, #0
 80019f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80019fa:	e0ea      	b.n	8001bd2 <SD_disk_ioctl+0x242>
    default:
      res = RES_PARERR;
 80019fc:	2304      	movs	r3, #4
 80019fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001a02:	e0e6      	b.n	8001bd2 <SD_disk_ioctl+0x242>
    }
  }
  else
  {
    /* no disk */
    if (Stat & STA_NOINIT){
 8001a04:	4b76      	ldr	r3, [pc, #472]	@ (8001be0 <SD_disk_ioctl+0x250>)
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <SD_disk_ioctl+0x86>
    	return RES_NOTRDY;
 8001a12:	2303      	movs	r3, #3
 8001a14:	e0df      	b.n	8001bd6 <SD_disk_ioctl+0x246>
    }
    SELECT();
 8001a16:	f7ff fc21 	bl	800125c <SELECT>
    switch (ctrl)
 8001a1a:	79bb      	ldrb	r3, [r7, #6]
 8001a1c:	2b0d      	cmp	r3, #13
 8001a1e:	f200 80c9 	bhi.w	8001bb4 <SD_disk_ioctl+0x224>
 8001a22:	a201      	add	r2, pc, #4	@ (adr r2, 8001a28 <SD_disk_ioctl+0x98>)
 8001a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a28:	08001b1f 	.word	0x08001b1f
 8001a2c:	08001a61 	.word	0x08001a61
 8001a30:	08001b0f 	.word	0x08001b0f
 8001a34:	08001bb5 	.word	0x08001bb5
 8001a38:	08001bb5 	.word	0x08001bb5
 8001a3c:	08001bb5 	.word	0x08001bb5
 8001a40:	08001bb5 	.word	0x08001bb5
 8001a44:	08001bb5 	.word	0x08001bb5
 8001a48:	08001bb5 	.word	0x08001bb5
 8001a4c:	08001bb5 	.word	0x08001bb5
 8001a50:	08001bb5 	.word	0x08001bb5
 8001a54:	08001b31 	.word	0x08001b31
 8001a58:	08001b55 	.word	0x08001b55
 8001a5c:	08001b79 	.word	0x08001b79
    {
    case GET_SECTOR_COUNT:
      /* SEND_CSD */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8001a60:	2100      	movs	r1, #0
 8001a62:	2049      	movs	r0, #73	@ 0x49
 8001a64:	f7ff fd55 	bl	8001512 <SD_SendCmd>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	f040 80a6 	bne.w	8001bbc <SD_disk_ioctl+0x22c>
 8001a70:	f107 030c 	add.w	r3, r7, #12
 8001a74:	2110      	movs	r1, #16
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff fcda 	bl	8001430 <SD_RxDataBlock>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	f000 809c 	beq.w	8001bbc <SD_disk_ioctl+0x22c>
      {
        if ((csd[0] >> 6) == 1)
 8001a84:	7b3b      	ldrb	r3, [r7, #12]
 8001a86:	099b      	lsrs	r3, r3, #6
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d10d      	bne.n	8001aaa <SD_disk_ioctl+0x11a>
        {
          /* SDC V2 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8001a8e:	7d7b      	ldrb	r3, [r7, #21]
 8001a90:	461a      	mov	r2, r3
 8001a92:	7d3b      	ldrb	r3, [r7, #20]
 8001a94:	021b      	lsls	r3, r3, #8
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	4413      	add	r3, r2
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8001aa0:	8bfb      	ldrh	r3, [r7, #30]
 8001aa2:	029a      	lsls	r2, r3, #10
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	e02d      	b.n	8001b06 <SD_disk_ioctl+0x176>
        }
        else
        {
          /* MMC or SDC V1 */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001aaa:	7c7b      	ldrb	r3, [r7, #17]
 8001aac:	f003 030f 	and.w	r3, r3, #15
 8001ab0:	b2da      	uxtb	r2, r3
 8001ab2:	7dbb      	ldrb	r3, [r7, #22]
 8001ab4:	09db      	lsrs	r3, r3, #7
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	4413      	add	r3, r2
 8001aba:	b2da      	uxtb	r2, r3
 8001abc:	7d7b      	ldrb	r3, [r7, #21]
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	f003 0306 	and.w	r3, r3, #6
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	4413      	add	r3, r2
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	3302      	adds	r3, #2
 8001ace:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001ad2:	7d3b      	ldrb	r3, [r7, #20]
 8001ad4:	099b      	lsrs	r3, r3, #6
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	461a      	mov	r2, r3
 8001ada:	7cfb      	ldrb	r3, [r7, #19]
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	b29b      	uxth	r3, r3
 8001ae0:	4413      	add	r3, r2
 8001ae2:	b29a      	uxth	r2, r3
 8001ae4:	7cbb      	ldrb	r3, [r7, #18]
 8001ae6:	029b      	lsls	r3, r3, #10
 8001ae8:	b29b      	uxth	r3, r3
 8001aea:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001aee:	b29b      	uxth	r3, r3
 8001af0:	4413      	add	r3, r2
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	3301      	adds	r3, #1
 8001af6:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8001af8:	8bfa      	ldrh	r2, [r7, #30]
 8001afa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001afe:	3b09      	subs	r3, #9
 8001b00:	409a      	lsls	r2, r3
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	601a      	str	r2, [r3, #0]
        }
        res = RES_OK;
 8001b06:	2300      	movs	r3, #0
 8001b08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
      break;
 8001b0c:	e056      	b.n	8001bbc <SD_disk_ioctl+0x22c>
    case GET_SECTOR_SIZE:
      *(WORD*) buff = 512;
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b14:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 8001b16:	2300      	movs	r3, #0
 8001b18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001b1c:	e055      	b.n	8001bca <SD_disk_ioctl+0x23a>
    case CTRL_SYNC:
      if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8001b1e:	f7ff fc13 	bl	8001348 <SD_ReadyWait>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2bff      	cmp	r3, #255	@ 0xff
 8001b26:	d14b      	bne.n	8001bc0 <SD_disk_ioctl+0x230>
 8001b28:	2300      	movs	r3, #0
 8001b2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001b2e:	e047      	b.n	8001bc0 <SD_disk_ioctl+0x230>
    case MMC_GET_CSD:
      /* SEND_CSD */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001b30:	2100      	movs	r1, #0
 8001b32:	2049      	movs	r0, #73	@ 0x49
 8001b34:	f7ff fced 	bl	8001512 <SD_SendCmd>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d142      	bne.n	8001bc4 <SD_disk_ioctl+0x234>
 8001b3e:	2110      	movs	r1, #16
 8001b40:	6a38      	ldr	r0, [r7, #32]
 8001b42:	f7ff fc75 	bl	8001430 <SD_RxDataBlock>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d03b      	beq.n	8001bc4 <SD_disk_ioctl+0x234>
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001b52:	e037      	b.n	8001bc4 <SD_disk_ioctl+0x234>
    case MMC_GET_CID:
      /* SEND_CID */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001b54:	2100      	movs	r1, #0
 8001b56:	204a      	movs	r0, #74	@ 0x4a
 8001b58:	f7ff fcdb 	bl	8001512 <SD_SendCmd>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d132      	bne.n	8001bc8 <SD_disk_ioctl+0x238>
 8001b62:	2110      	movs	r1, #16
 8001b64:	6a38      	ldr	r0, [r7, #32]
 8001b66:	f7ff fc63 	bl	8001430 <SD_RxDataBlock>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d02b      	beq.n	8001bc8 <SD_disk_ioctl+0x238>
 8001b70:	2300      	movs	r3, #0
 8001b72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001b76:	e027      	b.n	8001bc8 <SD_disk_ioctl+0x238>
    case MMC_GET_OCR:
      /* READ_OCR */
      if (SD_SendCmd(CMD58, 0) == 0)
 8001b78:	2100      	movs	r1, #0
 8001b7a:	207a      	movs	r0, #122	@ 0x7a
 8001b7c:	f7ff fcc9 	bl	8001512 <SD_SendCmd>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d116      	bne.n	8001bb4 <SD_disk_ioctl+0x224>
      {
        for (n = 0; n < 4; n++)
 8001b86:	2300      	movs	r3, #0
 8001b88:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001b8c:	e00b      	b.n	8001ba6 <SD_disk_ioctl+0x216>
        {
          *ptr++ = SPI_RxByte();
 8001b8e:	6a3c      	ldr	r4, [r7, #32]
 8001b90:	1c63      	adds	r3, r4, #1
 8001b92:	623b      	str	r3, [r7, #32]
 8001b94:	f7ff fbae 	bl	80012f4 <SPI_RxByte>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8001b9c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001ba6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001baa:	2b03      	cmp	r3, #3
 8001bac:	d9ef      	bls.n	8001b8e <SD_disk_ioctl+0x1fe>
        }
        res = RES_OK;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
    default:
      res = RES_PARERR;
 8001bb4:	2304      	movs	r3, #4
 8001bb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001bba:	e006      	b.n	8001bca <SD_disk_ioctl+0x23a>
      break;
 8001bbc:	bf00      	nop
 8001bbe:	e004      	b.n	8001bca <SD_disk_ioctl+0x23a>
      break;
 8001bc0:	bf00      	nop
 8001bc2:	e002      	b.n	8001bca <SD_disk_ioctl+0x23a>
      break;
 8001bc4:	bf00      	nop
 8001bc6:	e000      	b.n	8001bca <SD_disk_ioctl+0x23a>
      break;
 8001bc8:	bf00      	nop
    }
    DESELECT();
 8001bca:	f7ff fb53 	bl	8001274 <DESELECT>
    SPI_RxByte();
 8001bce:	f7ff fb91 	bl	80012f4 <SPI_RxByte>
  }
  return res;
 8001bd2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	372c      	adds	r7, #44	@ 0x2c
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd90      	pop	{r4, r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000000 	.word	0x20000000

08001be4 <buzzer_init>:
 *      Author: aravs
 */

#include "Drivers/buzzer.h"

void buzzer_init(buzzer* bzr) {
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
    pwm_start(&bzr->pwm);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f000 f89a 	bl	8001d28 <pwm_start>
    buzzer_set_volume(bzr, 0.0f);
 8001bf4:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 8001c08 <buzzer_init+0x24>
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f000 f807 	bl	8001c0c <buzzer_set_volume>
}
 8001bfe:	bf00      	nop
 8001c00:	3708      	adds	r7, #8
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	00000000 	.word	0x00000000

08001c0c <buzzer_set_volume>:

void buzzer_set_volume(buzzer* bzr, float volume) {
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	ed87 0a00 	vstr	s0, [r7]
    if (volume < 0.0f) volume = 0.0f;
 8001c18:	edd7 7a00 	vldr	s15, [r7]
 8001c1c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c24:	d502      	bpl.n	8001c2c <buzzer_set_volume+0x20>
 8001c26:	f04f 0300 	mov.w	r3, #0
 8001c2a:	603b      	str	r3, [r7, #0]
    if (volume > 1.0f) volume = 1.0f;
 8001c2c:	edd7 7a00 	vldr	s15, [r7]
 8001c30:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001c34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c3c:	dd02      	ble.n	8001c44 <buzzer_set_volume+0x38>
 8001c3e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001c42:	603b      	str	r3, [r7, #0]

    uint32_t duty = (uint32_t)(volume * bzr->pwm.resolution);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	ee07 3a90 	vmov	s15, r3
 8001c4c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c50:	edd7 7a00 	vldr	s15, [r7]
 8001c54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c5c:	ee17 3a90 	vmov	r3, s15
 8001c60:	60fb      	str	r3, [r7, #12]
    pwm_set_duty(&bzr->pwm, duty);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	68f9      	ldr	r1, [r7, #12]
 8001c66:	4618      	mov	r0, r3
 8001c68:	f000 f86e 	bl	8001d48 <pwm_set_duty>
}
 8001c6c:	bf00      	nop
 8001c6e:	3710      	adds	r7, #16
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <rgb_led_start>:

#include "Drivers/led.h"

#include <math.h>

void rgb_led_start(rgb_led* led) {
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
    pwm_start(&led->r_pwm);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f000 f852 	bl	8001d28 <pwm_start>
    pwm_start(&led->g_pwm);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	330c      	adds	r3, #12
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f000 f84d 	bl	8001d28 <pwm_start>
    pwm_start(&led->b_pwm);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	3318      	adds	r3, #24
 8001c92:	4618      	mov	r0, r3
 8001c94:	f000 f848 	bl	8001d28 <pwm_start>

    rgb_led_set_color(led, COLOR_OFF);
 8001c98:	2300      	movs	r3, #0
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f000 f805 	bl	8001cac <rgb_led_set_color>
}
 8001ca2:	bf00      	nop
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
	...

08001cac <rgb_led_set_color>:
    color.g = (uint8_t)((g1 + m) * 255.0f);
    color.b = (uint8_t)((b1 + m) * 255.0f);
    return color;
}

void rgb_led_set_color(rgb_led* led, rgb_color color) {
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	6039      	str	r1, [r7, #0]
	uint32_t r_duty = (color.r * led->r_pwm.resolution) / 255;
 8001cb6:	78bb      	ldrb	r3, [r7, #2]
 8001cb8:	461a      	mov	r2, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	fb02 f303 	mul.w	r3, r2, r3
 8001cc2:	4a18      	ldr	r2, [pc, #96]	@ (8001d24 <rgb_led_set_color+0x78>)
 8001cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8001cc8:	09db      	lsrs	r3, r3, #7
 8001cca:	617b      	str	r3, [r7, #20]
    uint32_t g_duty = (color.g * led->g_pwm.resolution) / 255;
 8001ccc:	787b      	ldrb	r3, [r7, #1]
 8001cce:	461a      	mov	r2, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	695b      	ldr	r3, [r3, #20]
 8001cd4:	fb02 f303 	mul.w	r3, r2, r3
 8001cd8:	4a12      	ldr	r2, [pc, #72]	@ (8001d24 <rgb_led_set_color+0x78>)
 8001cda:	fba2 2303 	umull	r2, r3, r2, r3
 8001cde:	09db      	lsrs	r3, r3, #7
 8001ce0:	613b      	str	r3, [r7, #16]
    uint32_t b_duty = (color.b * led->b_pwm.resolution) / 255;
 8001ce2:	783b      	ldrb	r3, [r7, #0]
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6a1b      	ldr	r3, [r3, #32]
 8001cea:	fb02 f303 	mul.w	r3, r2, r3
 8001cee:	4a0d      	ldr	r2, [pc, #52]	@ (8001d24 <rgb_led_set_color+0x78>)
 8001cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8001cf4:	09db      	lsrs	r3, r3, #7
 8001cf6:	60fb      	str	r3, [r7, #12]

    pwm_set_duty(&led->r_pwm, r_duty);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6979      	ldr	r1, [r7, #20]
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f000 f823 	bl	8001d48 <pwm_set_duty>
    pwm_set_duty(&led->g_pwm, g_duty);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	330c      	adds	r3, #12
 8001d06:	6939      	ldr	r1, [r7, #16]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f000 f81d 	bl	8001d48 <pwm_set_duty>
    pwm_set_duty(&led->b_pwm, b_duty);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	3318      	adds	r3, #24
 8001d12:	68f9      	ldr	r1, [r7, #12]
 8001d14:	4618      	mov	r0, r3
 8001d16:	f000 f817 	bl	8001d48 <pwm_set_duty>
}
 8001d1a:	bf00      	nop
 8001d1c:	3718      	adds	r7, #24
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	80808081 	.word	0x80808081

08001d28 <pwm_start>:
 *      Author: aravs
 */

#include "Drivers/pwm.h"

void pwm_start(pwm_channel* pwm) {
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start(pwm->htim, pwm->channel);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4610      	mov	r0, r2
 8001d3c:	f00a fd60 	bl	800c800 <HAL_TIM_PWM_Start>
}
 8001d40:	bf00      	nop
 8001d42:	3708      	adds	r7, #8
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <pwm_set_duty>:

void pwm_stop(pwm_channel* pwm) {
    HAL_TIM_PWM_Stop(pwm->htim, pwm->channel);
}

void pwm_set_duty(pwm_channel* pwm, uint32_t duty) {
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	6039      	str	r1, [r7, #0]
    if (duty > pwm->resolution) duty = pwm->resolution;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	683a      	ldr	r2, [r7, #0]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d902      	bls.n	8001d62 <pwm_set_duty+0x1a>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	603b      	str	r3, [r7, #0]
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d105      	bne.n	8001d76 <pwm_set_duty+0x2e>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	683a      	ldr	r2, [r7, #0]
 8001d72:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001d74:	e018      	b.n	8001da8 <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	2b04      	cmp	r3, #4
 8001d7c:	d105      	bne.n	8001d8a <pwm_set_duty+0x42>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001d88:	e00e      	b.n	8001da8 <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	2b08      	cmp	r3, #8
 8001d90:	d105      	bne.n	8001d9e <pwm_set_duty+0x56>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001d9c:	e004      	b.n	8001da8 <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001da8:	bf00      	nop
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <pyro_init>:
 *      Author: aravs
 */

#include "Drivers/pyro.h"

void pyro_init(pyro* p) {
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6818      	ldr	r0, [r3, #0]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	889b      	ldrh	r3, [r3, #4]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	f005 ffe6 	bl	8007d98 <HAL_GPIO_WritePin>
	p->state = PYRO_STANDBY;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	739a      	strb	r2, [r3, #14]
	p->fire_time = 0;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	615a      	str	r2, [r3, #20]
}
 8001dd8:	bf00      	nop
 8001dda:	3708      	adds	r7, #8
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <pyro_update>:
	} else if (p->state == PYRO_STANDBY) {
		p->state = PYRO_BROKEN;
	}
}

void pyro_update(pyro* p) {
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b086      	sub	sp, #24
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
	GPIO_PinState cont_state = HAL_GPIO_ReadPin(p->cont_port, p->cont_pin);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689a      	ldr	r2, [r3, #8]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	899b      	ldrh	r3, [r3, #12]
 8001df0:	4619      	mov	r1, r3
 8001df2:	4610      	mov	r0, r2
 8001df4:	f005 ffb8 	bl	8007d68 <HAL_GPIO_ReadPin>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	75fb      	strb	r3, [r7, #23]

	if (p->state == PYRO_STANDBY) {
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	7b9b      	ldrb	r3, [r3, #14]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d106      	bne.n	8001e12 <pyro_update+0x32>
		if (cont_state == GPIO_PIN_RESET) p->state = PYRO_BROKEN;
 8001e04:	7dfb      	ldrb	r3, [r7, #23]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d12f      	bne.n	8001e6a <pyro_update+0x8a>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2204      	movs	r2, #4
 8001e0e:	739a      	strb	r2, [r3, #14]
		return;
 8001e10:	e02b      	b.n	8001e6a <pyro_update+0x8a>
	}

	if (p->state == PYRO_FIRING) {
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	7b9b      	ldrb	r3, [r3, #14]
 8001e16:	2b01      	cmp	r3, #1
 8001e18:	d128      	bne.n	8001e6c <pyro_update+0x8c>
		uint32_t now = HAL_GetTick();
 8001e1a:	f004 fb27 	bl	800646c <HAL_GetTick>
 8001e1e:	6138      	str	r0, [r7, #16]
		uint32_t elapsed = now - p->fire_time;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	695b      	ldr	r3, [r3, #20]
 8001e24:	693a      	ldr	r2, [r7, #16]
 8001e26:	1ad3      	subs	r3, r2, r3
 8001e28:	60fb      	str	r3, [r7, #12]

		if (cont_state == GPIO_PIN_RESET) {
 8001e2a:	7dfb      	ldrb	r3, [r7, #23]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d10b      	bne.n	8001e48 <pyro_update+0x68>
			p->state = PYRO_CONFIRMED;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2202      	movs	r2, #2
 8001e34:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6818      	ldr	r0, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	889b      	ldrh	r3, [r3, #4]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	4619      	mov	r1, r3
 8001e42:	f005 ffa9 	bl	8007d98 <HAL_GPIO_WritePin>
 8001e46:	e011      	b.n	8001e6c <pyro_update+0x8c>
		} else if (elapsed >= p->fire_duration) {
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	691b      	ldr	r3, [r3, #16]
 8001e4c:	68fa      	ldr	r2, [r7, #12]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d30c      	bcc.n	8001e6c <pyro_update+0x8c>
			p->state = PYRO_TIMEOUT;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2203      	movs	r2, #3
 8001e56:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6818      	ldr	r0, [r3, #0]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	889b      	ldrh	r3, [r3, #4]
 8001e60:	2200      	movs	r2, #0
 8001e62:	4619      	mov	r1, r3
 8001e64:	f005 ff98 	bl	8007d98 <HAL_GPIO_WritePin>
 8001e68:	e000      	b.n	8001e6c <pyro_update+0x8c>
		return;
 8001e6a:	bf00      	nop
		}
	}
}
 8001e6c:	3718      	adds	r7, #24
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}

08001e72 <servo_start>:
 *      Author: aravs
 */

#include "Drivers/servo.h"

void servo_start(servo* s) {
 8001e72:	b580      	push	{r7, lr}
 8001e74:	b082      	sub	sp, #8
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	6078      	str	r0, [r7, #4]
	s->angle = s->config.INIT_ANGLE;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	689a      	ldr	r2, [r3, #8]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	601a      	str	r2, [r3, #0]

	pwm_start(&s->pwm);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	331c      	adds	r3, #28
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7ff ff4e 	bl	8001d28 <pwm_start>
	servo_set_angle(s, s->config.INIT_ANGLE);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e92:	eeb0 0a67 	vmov.f32	s0, s15
 8001e96:	6878      	ldr	r0, [r7, #4]
 8001e98:	f000 f804 	bl	8001ea4 <servo_set_angle>
}
 8001e9c:	bf00      	nop
 8001e9e:	3708      	adds	r7, #8
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <servo_set_angle>:

void servo_stop(servo* s) {
	pwm_stop(&s->pwm);
}

void servo_set_angle(servo* s, float angle) {
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	ed87 0a00 	vstr	s0, [r7]
	if (angle > s->config.MAX_ANGLE) angle = s->config.MAX_ANGLE;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	edd3 7a01 	vldr	s15, [r3, #4]
 8001eb6:	ed97 7a00 	vldr	s14, [r7]
 8001eba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ec2:	dd02      	ble.n	8001eca <servo_set_angle+0x26>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	603b      	str	r3, [r7, #0]
	if (angle < 0.0f) angle = 0.0f;
 8001eca:	edd7 7a00 	vldr	s15, [r7]
 8001ece:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ed2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ed6:	d502      	bpl.n	8001ede <servo_set_angle+0x3a>
 8001ed8:	f04f 0300 	mov.w	r3, #0
 8001edc:	603b      	str	r3, [r7, #0]

	s->angle = angle;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	683a      	ldr	r2, [r7, #0]
 8001ee2:	601a      	str	r2, [r3, #0]

	const float angle_scaler = angle / s->config.MAX_ANGLE;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	ed93 7a01 	vldr	s14, [r3, #4]
 8001eea:	edd7 6a00 	vldr	s13, [r7]
 8001eee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ef2:	edc7 7a05 	vstr	s15, [r7, #20]
	const float delta_pw = s->config.MAX_PW - s->config.MIN_PW;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	ed93 7a04 	vldr	s14, [r3, #16]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f06:	edc7 7a04 	vstr	s15, [r7, #16]

	float pulse = s->config.MIN_PW + angle_scaler * delta_pw;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	ed93 7a03 	vldr	s14, [r3, #12]
 8001f10:	edd7 6a05 	vldr	s13, [r7, #20]
 8001f14:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f20:	edc7 7a03 	vstr	s15, [r7, #12]

	if (s->config.DIRECTION == SERVO_NEGATIVE) {
		pulse = s->config.MAX_PW - (pulse - s->config.MIN_PW);
	}

	uint32_t duty = (pulse / s->config.PERIOD) * s->pwm.resolution;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	edd3 7a05 	vldr	s15, [r3, #20]
 8001f2a:	edd7 6a03 	vldr	s13, [r7, #12]
 8001f2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f36:	ee07 3a90 	vmov	s15, r3
 8001f3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f46:	ee17 3a90 	vmov	r3, s15
 8001f4a:	60bb      	str	r3, [r7, #8]

	pwm_set_duty(&s->pwm, duty);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	331c      	adds	r3, #28
 8001f50:	68b9      	ldr	r1, [r7, #8]
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7ff fef8 	bl	8001d48 <pwm_set_duty>
}
 8001f58:	bf00      	nop
 8001f5a:	3718      	adds	r7, #24
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <cs_on>:
 * @brief  Enables CS (driving it low) of the W25Qxx
 *
 * @param  W25Qxx handle
 * @retval None
 */
static inline void cs_on(W25QXX_HandleTypeDef *w25qxx) {
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
#ifndef W25QXX_QSPI
    HAL_GPIO_WritePin(w25qxx->cs_port, w25qxx->cs_pin, GPIO_PIN_RESET);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6858      	ldr	r0, [r3, #4]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	891b      	ldrh	r3, [r3, #8]
 8001f70:	2200      	movs	r2, #0
 8001f72:	4619      	mov	r1, r3
 8001f74:	f005 ff10 	bl	8007d98 <HAL_GPIO_WritePin>
#endif
}
 8001f78:	bf00      	nop
 8001f7a:	3708      	adds	r7, #8
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <cs_off>:
 * @brief  Disables CS (driving it high) of the W25Qxx
 *
 * @param  W25Qxx handle
 * @retval None
 */
static inline void cs_off(W25QXX_HandleTypeDef *w25qxx) {
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(w25qxx->cs_port, w25qxx->cs_pin, GPIO_PIN_SET);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6858      	ldr	r0, [r3, #4]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	891b      	ldrh	r3, [r3, #8]
 8001f90:	2201      	movs	r2, #1
 8001f92:	4619      	mov	r1, r3
 8001f94:	f005 ff00 	bl	8007d98 <HAL_GPIO_WritePin>
}
 8001f98:	bf00      	nop
 8001f9a:	3708      	adds	r7, #8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}

08001fa0 <w25qxx_transmit>:
 * @param  W25Qxx handle
 * @param  Pointer to buffer with data to transmit
 * @param  Length (in bytes) of data to be transmitted
 * @retval None
 */
W25QXX_result_t w25qxx_transmit(W25QXX_HandleTypeDef *w25qxx, uint8_t *buf, uint32_t len) {
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	60f8      	str	r0, [r7, #12]
 8001fa8:	60b9      	str	r1, [r7, #8]
 8001faa:	607a      	str	r2, [r7, #4]
    W25QXX_result_t ret = W25QXX_Err;
 8001fac:	2301      	movs	r3, #1
 8001fae:	75fb      	strb	r3, [r7, #23]
    if (HAL_SPI_Transmit(w25qxx->spiHandle, buf, len, HAL_MAX_DELAY) == HAL_OK) {
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	6818      	ldr	r0, [r3, #0]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	b29a      	uxth	r2, r3
 8001fb8:	f04f 33ff 	mov.w	r3, #4294967295
 8001fbc:	68b9      	ldr	r1, [r7, #8]
 8001fbe:	f009 fdbc 	bl	800bb3a <HAL_SPI_Transmit>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d101      	bne.n	8001fcc <w25qxx_transmit+0x2c>
        ret = W25QXX_Ok;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 8001fcc:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3718      	adds	r7, #24
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <w25qxx_receive>:

/*
 * Receive data from w25qxx
 */
W25QXX_result_t w25qxx_receive(W25QXX_HandleTypeDef *w25qxx, uint8_t *buf, uint32_t len) {
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	b086      	sub	sp, #24
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	60f8      	str	r0, [r7, #12]
 8001fde:	60b9      	str	r1, [r7, #8]
 8001fe0:	607a      	str	r2, [r7, #4]
    W25QXX_result_t ret = W25QXX_Err;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	75fb      	strb	r3, [r7, #23]
    if (HAL_SPI_Receive(w25qxx->spiHandle, buf, len, HAL_MAX_DELAY) == HAL_OK) {
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	6818      	ldr	r0, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	b29a      	uxth	r2, r3
 8001fee:	f04f 33ff 	mov.w	r3, #4294967295
 8001ff2:	68b9      	ldr	r1, [r7, #8]
 8001ff4:	f009 fee5 	bl	800bdc2 <HAL_SPI_Receive>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d101      	bne.n	8002002 <w25qxx_receive+0x2c>
        ret = W25QXX_Ok;
 8001ffe:	2300      	movs	r3, #0
 8002000:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 8002002:	7dfb      	ldrb	r3, [r7, #23]
}
 8002004:	4618      	mov	r0, r3
 8002006:	3718      	adds	r7, #24
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}

0800200c <w25qxx_read_id>:

uint32_t w25qxx_read_id(W25QXX_HandleTypeDef *w25qxx) {
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
    uint32_t ret = 0;
 8002014:	2300      	movs	r3, #0
 8002016:	60fb      	str	r3, [r7, #12]
    uint8_t buf[3];
    cs_on(w25qxx);
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f7ff ffa1 	bl	8001f60 <cs_on>
    buf[0] = W25QXX_GET_ID;
 800201e:	239f      	movs	r3, #159	@ 0x9f
 8002020:	723b      	strb	r3, [r7, #8]
    if (w25qxx_transmit(w25qxx, buf, 1) == W25QXX_Ok) {
 8002022:	f107 0308 	add.w	r3, r7, #8
 8002026:	2201      	movs	r2, #1
 8002028:	4619      	mov	r1, r3
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f7ff ffb8 	bl	8001fa0 <w25qxx_transmit>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d111      	bne.n	800205a <w25qxx_read_id+0x4e>
        if (w25qxx_receive(w25qxx, buf, 3) == W25QXX_Ok) {
 8002036:	f107 0308 	add.w	r3, r7, #8
 800203a:	2203      	movs	r2, #3
 800203c:	4619      	mov	r1, r3
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f7ff ffc9 	bl	8001fd6 <w25qxx_receive>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d107      	bne.n	800205a <w25qxx_read_id+0x4e>
            ret = (uint32_t) ((buf[0] << 16) | (buf[1] << 8) | (buf[2]));
 800204a:	7a3b      	ldrb	r3, [r7, #8]
 800204c:	041a      	lsls	r2, r3, #16
 800204e:	7a7b      	ldrb	r3, [r7, #9]
 8002050:	021b      	lsls	r3, r3, #8
 8002052:	4313      	orrs	r3, r2
 8002054:	7aba      	ldrb	r2, [r7, #10]
 8002056:	4313      	orrs	r3, r2
 8002058:	60fb      	str	r3, [r7, #12]
        }
    }
    cs_off(w25qxx);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f7ff ff90 	bl	8001f80 <cs_off>
    return ret;
 8002060:	68fb      	ldr	r3, [r7, #12]
}
 8002062:	4618      	mov	r0, r3
 8002064:	3710      	adds	r7, #16
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}

0800206a <w25qxx_get_status>:

uint8_t w25qxx_get_status(W25QXX_HandleTypeDef *w25qxx) {
 800206a:	b580      	push	{r7, lr}
 800206c:	b084      	sub	sp, #16
 800206e:	af00      	add	r7, sp, #0
 8002070:	6078      	str	r0, [r7, #4]
    uint8_t ret = 0;
 8002072:	2300      	movs	r3, #0
 8002074:	73fb      	strb	r3, [r7, #15]
    uint8_t buf = W25QXX_READ_REGISTER_1;
 8002076:	2305      	movs	r3, #5
 8002078:	73bb      	strb	r3, [r7, #14]
    cs_on(w25qxx);
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f7ff ff70 	bl	8001f60 <cs_on>
    if (w25qxx_transmit(w25qxx, &buf, 1) == W25QXX_Ok) {
 8002080:	f107 030e 	add.w	r3, r7, #14
 8002084:	2201      	movs	r2, #1
 8002086:	4619      	mov	r1, r3
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	f7ff ff89 	bl	8001fa0 <w25qxx_transmit>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d10b      	bne.n	80020ac <w25qxx_get_status+0x42>
        if (w25qxx_receive(w25qxx, &buf, 1) == W25QXX_Ok) {
 8002094:	f107 030e 	add.w	r3, r7, #14
 8002098:	2201      	movs	r2, #1
 800209a:	4619      	mov	r1, r3
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f7ff ff9a 	bl	8001fd6 <w25qxx_receive>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d101      	bne.n	80020ac <w25qxx_get_status+0x42>
            ret = buf;
 80020a8:	7bbb      	ldrb	r3, [r7, #14]
 80020aa:	73fb      	strb	r3, [r7, #15]
        }
    }
    cs_off(w25qxx);
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f7ff ff67 	bl	8001f80 <cs_off>
    return ret;
 80020b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3710      	adds	r7, #16
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}

080020bc <w25qxx_write_enable>:

W25QXX_result_t w25qxx_write_enable(W25QXX_HandleTypeDef *w25qxx) {
 80020bc:	b580      	push	{r7, lr}
 80020be:	b084      	sub	sp, #16
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
    W25_DBG("w25qxx_write_enable");
    W25QXX_result_t ret = W25QXX_Err;
 80020c4:	2301      	movs	r3, #1
 80020c6:	73fb      	strb	r3, [r7, #15]
    uint8_t buf[1];
    cs_on(w25qxx);
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f7ff ff49 	bl	8001f60 <cs_on>
    buf[0] = W25QXX_WRITE_ENABLE;
 80020ce:	2306      	movs	r3, #6
 80020d0:	733b      	strb	r3, [r7, #12]
    if (w25qxx_transmit(w25qxx, buf, 1) == W25QXX_Ok) {
 80020d2:	f107 030c 	add.w	r3, r7, #12
 80020d6:	2201      	movs	r2, #1
 80020d8:	4619      	mov	r1, r3
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f7ff ff60 	bl	8001fa0 <w25qxx_transmit>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d101      	bne.n	80020ea <w25qxx_write_enable+0x2e>
        ret = W25QXX_Ok;
 80020e6:	2300      	movs	r3, #0
 80020e8:	73fb      	strb	r3, [r7, #15]
    }
    cs_off(w25qxx);
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f7ff ff48 	bl	8001f80 <cs_off>
    return ret;
 80020f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3710      	adds	r7, #16
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}

080020fa <w25qxx_wait_for_ready>:

W25QXX_result_t w25qxx_wait_for_ready(W25QXX_HandleTypeDef *w25qxx, uint32_t timeout) {
 80020fa:	b580      	push	{r7, lr}
 80020fc:	b086      	sub	sp, #24
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
 8002102:	6039      	str	r1, [r7, #0]
    W25QXX_result_t ret = W25QXX_Ok;
 8002104:	2300      	movs	r3, #0
 8002106:	75fb      	strb	r3, [r7, #23]
    uint32_t begin = HAL_GetTick();
 8002108:	f004 f9b0 	bl	800646c <HAL_GetTick>
 800210c:	60f8      	str	r0, [r7, #12]
    uint32_t now = HAL_GetTick();
 800210e:	f004 f9ad 	bl	800646c <HAL_GetTick>
 8002112:	6138      	str	r0, [r7, #16]
    // Wait until the busy flags disappear.
    while ((now - begin <= timeout) && (w25qxx_get_status(w25qxx) & 0x01)) {
 8002114:	e002      	b.n	800211c <w25qxx_wait_for_ready+0x22>
        now = HAL_GetTick();
 8002116:	f004 f9a9 	bl	800646c <HAL_GetTick>
 800211a:	6138      	str	r0, [r7, #16]
    while ((now - begin <= timeout) && (w25qxx_get_status(w25qxx) & 0x01)) {
 800211c:	693a      	ldr	r2, [r7, #16]
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	683a      	ldr	r2, [r7, #0]
 8002124:	429a      	cmp	r2, r3
 8002126:	d307      	bcc.n	8002138 <w25qxx_wait_for_ready+0x3e>
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f7ff ff9e 	bl	800206a <w25qxx_get_status>
 800212e:	4603      	mov	r3, r0
 8002130:	f003 0301 	and.w	r3, r3, #1
 8002134:	2b00      	cmp	r3, #0
 8002136:	d1ee      	bne.n	8002116 <w25qxx_wait_for_ready+0x1c>
    }
    if (now - begin == timeout)
 8002138:	693a      	ldr	r2, [r7, #16]
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	683a      	ldr	r2, [r7, #0]
 8002140:	429a      	cmp	r2, r3
 8002142:	d101      	bne.n	8002148 <w25qxx_wait_for_ready+0x4e>
        ret = W25QXX_Timeout;
 8002144:	2302      	movs	r3, #2
 8002146:	75fb      	strb	r3, [r7, #23]
    return ret;
 8002148:	7dfb      	ldrb	r3, [r7, #23]
}
 800214a:	4618      	mov	r0, r3
 800214c:	3718      	adds	r7, #24
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
	...

08002154 <w25qxx_init>:

#ifdef W25QXX_QSPI
W25QXX_result_t w25qxx_init(W25QXX_HandleTypeDef *w25qxx, QSPI_HandleTypeDef *qhspi) {
#else
W25QXX_result_t w25qxx_init(W25QXX_HandleTypeDef *w25qxx, SPI_HandleTypeDef *hspi, GPIO_TypeDef *cs_port, uint16_t cs_pin) {
 8002154:	b580      	push	{r7, lr}
 8002156:	b088      	sub	sp, #32
 8002158:	af00      	add	r7, sp, #0
 800215a:	60f8      	str	r0, [r7, #12]
 800215c:	60b9      	str	r1, [r7, #8]
 800215e:	607a      	str	r2, [r7, #4]
 8002160:	807b      	strh	r3, [r7, #2]
#endif

    W25QXX_result_t result = W25QXX_Ok;
 8002162:	2300      	movs	r3, #0
 8002164:	77fb      	strb	r3, [r7, #31]

    W25_DBG("w25qxx_init");

    char *version_buffer = malloc(strlen(W25QXX_VERSION) + 1);
 8002166:	2014      	movs	r0, #20
 8002168:	f013 fcc0 	bl	8015aec <malloc>
 800216c:	4603      	mov	r3, r0
 800216e:	61bb      	str	r3, [r7, #24]
    if (version_buffer) {
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d007      	beq.n	8002186 <w25qxx_init+0x32>
        sprintf(version_buffer, "%s", W25QXX_VERSION);
 8002176:	4a4a      	ldr	r2, [pc, #296]	@ (80022a0 <w25qxx_init+0x14c>)
 8002178:	494a      	ldr	r1, [pc, #296]	@ (80022a4 <w25qxx_init+0x150>)
 800217a:	69b8      	ldr	r0, [r7, #24]
 800217c:	f015 f978 	bl	8017470 <siprintf>
        free(version_buffer);
 8002180:	69b8      	ldr	r0, [r7, #24]
 8002182:	f013 fcbb 	bl	8015afc <free>
    }

#ifdef W25QXX_QSPI
    w25qxx->qspiHandle = qhspi;
#else
    w25qxx->spiHandle = hspi;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	68ba      	ldr	r2, [r7, #8]
 800218a:	601a      	str	r2, [r3, #0]
    w25qxx->cs_port = cs_port;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	687a      	ldr	r2, [r7, #4]
 8002190:	605a      	str	r2, [r3, #4]
    w25qxx->cs_pin = cs_pin;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	887a      	ldrh	r2, [r7, #2]
 8002196:	811a      	strh	r2, [r3, #8]

    cs_off(w25qxx);
 8002198:	68f8      	ldr	r0, [r7, #12]
 800219a:	f7ff fef1 	bl	8001f80 <cs_off>
#endif

    uint32_t id = w25qxx_read_id(w25qxx);
 800219e:	68f8      	ldr	r0, [r7, #12]
 80021a0:	f7ff ff34 	bl	800200c <w25qxx_read_id>
 80021a4:	6178      	str	r0, [r7, #20]
    if (id) {
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d069      	beq.n	8002280 <w25qxx_init+0x12c>
        w25qxx->manufacturer_id = (uint8_t) (id >> 16);
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	0c1b      	lsrs	r3, r3, #16
 80021b0:	b2da      	uxtb	r2, r3
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	729a      	strb	r2, [r3, #10]
        w25qxx->device_id = (uint16_t) (id & 0xFFFF);
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	b29a      	uxth	r2, r3
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	819a      	strh	r2, [r3, #12]

        switch (w25qxx->manufacturer_id) {
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	7a9b      	ldrb	r3, [r3, #10]
 80021c2:	2bc8      	cmp	r3, #200	@ 0xc8
 80021c4:	d002      	beq.n	80021cc <w25qxx_init+0x78>
 80021c6:	2bef      	cmp	r3, #239	@ 0xef
 80021c8:	d021      	beq.n	800220e <w25qxx_init+0xba>
 80021ca:	e056      	b.n	800227a <w25qxx_init+0x126>
        case W25QXX_MANUFACTURER_GIGADEVICE:

            w25qxx->block_size = 0x10000;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80021d2:	611a      	str	r2, [r3, #16]
            w25qxx->sector_size = 0x1000;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80021da:	619a      	str	r2, [r3, #24]
            w25qxx->sectors_in_block = 0x10;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2210      	movs	r2, #16
 80021e0:	61da      	str	r2, [r3, #28]
            w25qxx->page_size = 0x100;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80021e8:	621a      	str	r2, [r3, #32]
            w25qxx->pages_in_sector = 0x10;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	2210      	movs	r2, #16
 80021ee:	625a      	str	r2, [r3, #36]	@ 0x24

            switch (w25qxx->device_id) {
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	899b      	ldrh	r3, [r3, #12]
 80021f4:	461a      	mov	r2, r3
 80021f6:	f246 0317 	movw	r3, #24599	@ 0x6017
 80021fa:	429a      	cmp	r2, r3
 80021fc:	d104      	bne.n	8002208 <w25qxx_init+0xb4>
            case 0x6017:
                w25qxx->block_count = 0x80;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2280      	movs	r2, #128	@ 0x80
 8002202:	615a      	str	r2, [r3, #20]
                break;
 8002204:	bf00      	nop
            default:
                W25_DBG("Unknown Giga Device device");
                result = W25QXX_Err;
            }

            break;
 8002206:	e03d      	b.n	8002284 <w25qxx_init+0x130>
                result = W25QXX_Err;
 8002208:	2301      	movs	r3, #1
 800220a:	77fb      	strb	r3, [r7, #31]
            break;
 800220c:	e03a      	b.n	8002284 <w25qxx_init+0x130>
        case W25QXX_MANUFACTURER_WINBOND:

            w25qxx->block_size = 0x10000;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002214:	611a      	str	r2, [r3, #16]
            w25qxx->sector_size = 0x1000;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800221c:	619a      	str	r2, [r3, #24]
            w25qxx->sectors_in_block = 0x10;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2210      	movs	r2, #16
 8002222:	61da      	str	r2, [r3, #28]
            w25qxx->page_size = 0x100;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800222a:	621a      	str	r2, [r3, #32]
            w25qxx->pages_in_sector = 0x10;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	2210      	movs	r2, #16
 8002230:	625a      	str	r2, [r3, #36]	@ 0x24

            switch (w25qxx->device_id) {
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	899b      	ldrh	r3, [r3, #12]
 8002236:	f244 0218 	movw	r2, #16408	@ 0x4018
 800223a:	4293      	cmp	r3, r2
 800223c:	d00c      	beq.n	8002258 <w25qxx_init+0x104>
 800223e:	f244 0218 	movw	r2, #16408	@ 0x4018
 8002242:	4293      	cmp	r3, r2
 8002244:	dc15      	bgt.n	8002272 <w25qxx_init+0x11e>
 8002246:	f244 0216 	movw	r2, #16406	@ 0x4016
 800224a:	4293      	cmp	r3, r2
 800224c:	d00d      	beq.n	800226a <w25qxx_init+0x116>
 800224e:	f244 0217 	movw	r2, #16407	@ 0x4017
 8002252:	4293      	cmp	r3, r2
 8002254:	d005      	beq.n	8002262 <w25qxx_init+0x10e>
 8002256:	e00c      	b.n	8002272 <w25qxx_init+0x11e>
            case 0x4018:
                w25qxx->block_count = 0x100;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800225e:	615a      	str	r2, [r3, #20]
                break;
 8002260:	e00a      	b.n	8002278 <w25qxx_init+0x124>
            case 0x4017:
                w25qxx->block_count = 0x80;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	2280      	movs	r2, #128	@ 0x80
 8002266:	615a      	str	r2, [r3, #20]
                break;
 8002268:	e006      	b.n	8002278 <w25qxx_init+0x124>
            case 0x4016:
                w25qxx->block_count = 0x40;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2240      	movs	r2, #64	@ 0x40
 800226e:	615a      	str	r2, [r3, #20]
                break;
 8002270:	e002      	b.n	8002278 <w25qxx_init+0x124>
            default:
                W25_DBG("Unknown Winbond device");
                result = W25QXX_Err;
 8002272:	2301      	movs	r3, #1
 8002274:	77fb      	strb	r3, [r7, #31]
            }

            break;
 8002276:	e005      	b.n	8002284 <w25qxx_init+0x130>
 8002278:	e004      	b.n	8002284 <w25qxx_init+0x130>
        default:
            W25_DBG("Unknown manufacturer");
            result = W25QXX_Err;
 800227a:	2301      	movs	r3, #1
 800227c:	77fb      	strb	r3, [r7, #31]
 800227e:	e001      	b.n	8002284 <w25qxx_init+0x130>
        }
    } else {
        result = W25QXX_Err;
 8002280:	2301      	movs	r3, #1
 8002282:	77fb      	strb	r3, [r7, #31]
    }

    if (result == W25QXX_Err) {
 8002284:	7ffb      	ldrb	r3, [r7, #31]
 8002286:	2b01      	cmp	r3, #1
 8002288:	d104      	bne.n	8002294 <w25qxx_init+0x140>
        // Zero the handle so it is clear initialization failed!
        memset(w25qxx, 0, sizeof(W25QXX_HandleTypeDef));
 800228a:	2228      	movs	r2, #40	@ 0x28
 800228c:	2100      	movs	r1, #0
 800228e:	68f8      	ldr	r0, [r7, #12]
 8002290:	f015 f953 	bl	801753a <memset>
    }

    return result;
 8002294:	7ffb      	ldrb	r3, [r7, #31]

}
 8002296:	4618      	mov	r0, r3
 8002298:	3720      	adds	r7, #32
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	0801a638 	.word	0x0801a638
 80022a4:	0801a64c 	.word	0x0801a64c

080022a8 <w25qxx_write>:
    cs_off(w25qxx);

    return W25QXX_Ok;
}

W25QXX_result_t w25qxx_write(W25QXX_HandleTypeDef *w25qxx, uint32_t address, uint8_t *buf, uint32_t len) {
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b08c      	sub	sp, #48	@ 0x30
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	60b9      	str	r1, [r7, #8]
 80022b2:	607a      	str	r2, [r7, #4]
 80022b4:	603b      	str	r3, [r7, #0]

    W25_DBG("w25qxx_write - address 0x%08lx len 0x%04lx", address, len);

    // Let's determine the pages
    uint32_t first_page = address / w25qxx->page_size;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	6a1b      	ldr	r3, [r3, #32]
 80022ba:	68ba      	ldr	r2, [r7, #8]
 80022bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80022c0:	623b      	str	r3, [r7, #32]
    uint32_t last_page = (address + len - 1) / w25qxx->page_size;
 80022c2:	68ba      	ldr	r2, [r7, #8]
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	4413      	add	r3, r2
 80022c8:	1e5a      	subs	r2, r3, #1
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	6a1b      	ldr	r3, [r3, #32]
 80022ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80022d2:	61fb      	str	r3, [r7, #28]

    W25_DBG("w25qxx_write %lu pages from %lu to %lu", 1 + last_page - first_page, first_page, last_page);

    uint32_t buffer_offset = 0;
 80022d4:	2300      	movs	r3, #0
 80022d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t start_address = address;
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	62bb      	str	r3, [r7, #40]	@ 0x28

    for (uint32_t page = first_page; page <= last_page; ++page) {
 80022dc:	6a3b      	ldr	r3, [r7, #32]
 80022de:	627b      	str	r3, [r7, #36]	@ 0x24
 80022e0:	e05a      	b.n	8002398 <w25qxx_write+0xf0>

        uint32_t write_len = w25qxx->page_size - (start_address & (w25qxx->page_size - 1));
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	6a1a      	ldr	r2, [r3, #32]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	6a1b      	ldr	r3, [r3, #32]
 80022ea:	1e59      	subs	r1, r3, #1
 80022ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022ee:	400b      	ands	r3, r1
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	61bb      	str	r3, [r7, #24]
        write_len = len > write_len ? write_len : len;
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	4293      	cmp	r3, r2
 80022fa:	bf28      	it	cs
 80022fc:	4613      	movcs	r3, r2
 80022fe:	61bb      	str	r3, [r7, #24]

        W25_DBG("w25qxx_write: handling page %lu start_address = 0x%08lx buffer_offset = 0x%08lx len = %04lx", page, start_address, buffer_offset, write_len);

        // First wait for device to get ready
        if (w25qxx_wait_for_ready(w25qxx, HAL_MAX_DELAY) != W25QXX_Ok) {
 8002300:	f04f 31ff 	mov.w	r1, #4294967295
 8002304:	68f8      	ldr	r0, [r7, #12]
 8002306:	f7ff fef8 	bl	80020fa <w25qxx_wait_for_ready>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <w25qxx_write+0x6c>
            return W25QXX_Err;
 8002310:	2301      	movs	r3, #1
 8002312:	e046      	b.n	80023a2 <w25qxx_write+0xfa>
        }

        if (w25qxx_write_enable(w25qxx) == W25QXX_Ok) {
 8002314:	68f8      	ldr	r0, [r7, #12]
 8002316:	f7ff fed1 	bl	80020bc <w25qxx_write_enable>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d12c      	bne.n	800237a <w25qxx_write+0xd2>

            uint8_t tx[4] = {
 8002320:	2302      	movs	r3, #2
 8002322:	753b      	strb	r3, [r7, #20]
            W25QXX_PAGE_PROGRAM, (uint8_t) (start_address >> 16), (uint8_t) (start_address >> 8), (uint8_t) (start_address), };
 8002324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002326:	0c1b      	lsrs	r3, r3, #16
 8002328:	b2db      	uxtb	r3, r3
            uint8_t tx[4] = {
 800232a:	757b      	strb	r3, [r7, #21]
            W25QXX_PAGE_PROGRAM, (uint8_t) (start_address >> 16), (uint8_t) (start_address >> 8), (uint8_t) (start_address), };
 800232c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800232e:	0a1b      	lsrs	r3, r3, #8
 8002330:	b2db      	uxtb	r3, r3
            uint8_t tx[4] = {
 8002332:	75bb      	strb	r3, [r7, #22]
            W25QXX_PAGE_PROGRAM, (uint8_t) (start_address >> 16), (uint8_t) (start_address >> 8), (uint8_t) (start_address), };
 8002334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002336:	b2db      	uxtb	r3, r3
            uint8_t tx[4] = {
 8002338:	75fb      	strb	r3, [r7, #23]

            cs_on(w25qxx);
 800233a:	68f8      	ldr	r0, [r7, #12]
 800233c:	f7ff fe10 	bl	8001f60 <cs_on>
            if (w25qxx_transmit(w25qxx, tx, 4) == W25QXX_Ok) { // size will always be fixed
 8002340:	f107 0314 	add.w	r3, r7, #20
 8002344:	2204      	movs	r2, #4
 8002346:	4619      	mov	r1, r3
 8002348:	68f8      	ldr	r0, [r7, #12]
 800234a:	f7ff fe29 	bl	8001fa0 <w25qxx_transmit>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d10f      	bne.n	8002374 <w25qxx_write+0xcc>
                // Now write the buffer
                if (w25qxx_transmit(w25qxx, buf + buffer_offset, write_len) != W25QXX_Ok) {
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002358:	4413      	add	r3, r2
 800235a:	69ba      	ldr	r2, [r7, #24]
 800235c:	4619      	mov	r1, r3
 800235e:	68f8      	ldr	r0, [r7, #12]
 8002360:	f7ff fe1e 	bl	8001fa0 <w25qxx_transmit>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d004      	beq.n	8002374 <w25qxx_write+0xcc>
                    cs_off(w25qxx);
 800236a:	68f8      	ldr	r0, [r7, #12]
 800236c:	f7ff fe08 	bl	8001f80 <cs_off>
                    return W25QXX_Err;
 8002370:	2301      	movs	r3, #1
 8002372:	e016      	b.n	80023a2 <w25qxx_write+0xfa>
                }
            }
            cs_off(w25qxx);
 8002374:	68f8      	ldr	r0, [r7, #12]
 8002376:	f7ff fe03 	bl	8001f80 <cs_off>
        }
        start_address += write_len;
 800237a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800237c:	69bb      	ldr	r3, [r7, #24]
 800237e:	4413      	add	r3, r2
 8002380:	62bb      	str	r3, [r7, #40]	@ 0x28
        buffer_offset += write_len;
 8002382:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002384:	69bb      	ldr	r3, [r7, #24]
 8002386:	4413      	add	r3, r2
 8002388:	62fb      	str	r3, [r7, #44]	@ 0x2c
        len -= write_len;
 800238a:	683a      	ldr	r2, [r7, #0]
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	603b      	str	r3, [r7, #0]
    for (uint32_t page = first_page; page <= last_page; ++page) {
 8002392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002394:	3301      	adds	r3, #1
 8002396:	627b      	str	r3, [r7, #36]	@ 0x24
 8002398:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	429a      	cmp	r2, r3
 800239e:	d9a0      	bls.n	80022e2 <w25qxx_write+0x3a>
    }

    return W25QXX_Ok;
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3730      	adds	r7, #48	@ 0x30
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}

080023aa <w25qxx_chip_erase>:
    }

    return ret;
}

W25QXX_result_t w25qxx_chip_erase(W25QXX_HandleTypeDef *w25qxx) {
 80023aa:	b580      	push	{r7, lr}
 80023ac:	b084      	sub	sp, #16
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	6078      	str	r0, [r7, #4]
    if (w25qxx_write_enable(w25qxx) == W25QXX_Ok) {
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f7ff fe82 	bl	80020bc <w25qxx_write_enable>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d11d      	bne.n	80023fa <w25qxx_chip_erase+0x50>
        uint8_t tx[1] = {
 80023be:	23c7      	movs	r3, #199	@ 0xc7
 80023c0:	733b      	strb	r3, [r7, #12]
        W25QXX_CHIP_ERASE };
        cs_on(w25qxx);
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f7ff fdcc 	bl	8001f60 <cs_on>
        if (w25qxx_transmit(w25qxx, tx, 1) != W25QXX_Ok) {
 80023c8:	f107 030c 	add.w	r3, r7, #12
 80023cc:	2201      	movs	r2, #1
 80023ce:	4619      	mov	r1, r3
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f7ff fde5 	bl	8001fa0 <w25qxx_transmit>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <w25qxx_chip_erase+0x36>
            return W25QXX_Err;
 80023dc:	2301      	movs	r3, #1
 80023de:	e00d      	b.n	80023fc <w25qxx_chip_erase+0x52>
        }
        cs_off(w25qxx);
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f7ff fdcd 	bl	8001f80 <cs_off>
        if (w25qxx_wait_for_ready(w25qxx, HAL_MAX_DELAY) != W25QXX_Ok) {
 80023e6:	f04f 31ff 	mov.w	r1, #4294967295
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f7ff fe85 	bl	80020fa <w25qxx_wait_for_ready>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <w25qxx_chip_erase+0x50>
            return W25QXX_Err;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e000      	b.n	80023fc <w25qxx_chip_erase+0x52>
        }
    }
    return W25QXX_Ok;
 80023fa:	2300      	movs	r3, #0
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3710      	adds	r7, #16
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <MadgwickAHRSupdate>:
// Functions

//---------------------------------------------------------------------------------------------------
// AHRS algorithm update

void MadgwickAHRSupdate(float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz) {
 8002404:	b580      	push	{r7, lr}
 8002406:	b0ae      	sub	sp, #184	@ 0xb8
 8002408:	af00      	add	r7, sp, #0
 800240a:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 800240e:	edc7 0a08 	vstr	s1, [r7, #32]
 8002412:	ed87 1a07 	vstr	s2, [r7, #28]
 8002416:	edc7 1a06 	vstr	s3, [r7, #24]
 800241a:	ed87 2a05 	vstr	s4, [r7, #20]
 800241e:	edc7 2a04 	vstr	s5, [r7, #16]
 8002422:	ed87 3a03 	vstr	s6, [r7, #12]
 8002426:	edc7 3a02 	vstr	s7, [r7, #8]
 800242a:	ed87 4a01 	vstr	s8, [r7, #4]
	float qDot1, qDot2, qDot3, qDot4;
	float hx, hy;
	float _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;

	// Use IMU algorithm if magnetometer measurement invalid (avoids NaN in magnetometer normalisation)
	if((mx == 0.0f) && (my == 0.0f) && (mz == 0.0f)) {
 800242e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002432:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800243a:	d11d      	bne.n	8002478 <MadgwickAHRSupdate+0x74>
 800243c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002440:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002444:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002448:	d116      	bne.n	8002478 <MadgwickAHRSupdate+0x74>
 800244a:	edd7 7a01 	vldr	s15, [r7, #4]
 800244e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002456:	d10f      	bne.n	8002478 <MadgwickAHRSupdate+0x74>
		MadgwickAHRSupdateIMU(gx, gy, gz, ax, ay, az);
 8002458:	edd7 2a04 	vldr	s5, [r7, #16]
 800245c:	ed97 2a05 	vldr	s4, [r7, #20]
 8002460:	edd7 1a06 	vldr	s3, [r7, #24]
 8002464:	ed97 1a07 	vldr	s2, [r7, #28]
 8002468:	edd7 0a08 	vldr	s1, [r7, #32]
 800246c:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8002470:	f000 fede 	bl	8003230 <MadgwickAHRSupdateIMU>
		return;
 8002474:	f000 becc 	b.w	8003210 <MadgwickAHRSupdate+0xe0c>
	}

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8002478:	4be4      	ldr	r3, [pc, #912]	@ (800280c <MadgwickAHRSupdate+0x408>)
 800247a:	edd3 7a00 	vldr	s15, [r3]
 800247e:	eeb1 7a67 	vneg.f32	s14, s15
 8002482:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002486:	ee27 7a27 	vmul.f32	s14, s14, s15
 800248a:	4be1      	ldr	r3, [pc, #900]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 800248c:	edd3 6a00 	vldr	s13, [r3]
 8002490:	edd7 7a08 	vldr	s15, [r7, #32]
 8002494:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002498:	ee37 7a67 	vsub.f32	s14, s14, s15
 800249c:	4bdd      	ldr	r3, [pc, #884]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 800249e:	edd3 6a00 	vldr	s13, [r3]
 80024a2:	edd7 7a07 	vldr	s15, [r7, #28]
 80024a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024ae:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80024b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024b6:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80024ba:	4bd7      	ldr	r3, [pc, #860]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 80024bc:	ed93 7a00 	vldr	s14, [r3]
 80024c0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80024c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024c8:	4bd1      	ldr	r3, [pc, #836]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 80024ca:	edd3 6a00 	vldr	s13, [r3]
 80024ce:	edd7 7a07 	vldr	s15, [r7, #28]
 80024d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024da:	4bce      	ldr	r3, [pc, #824]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 80024dc:	edd3 6a00 	vldr	s13, [r3]
 80024e0:	edd7 7a08 	vldr	s15, [r7, #32]
 80024e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024ec:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80024f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024f4:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80024f8:	4bc7      	ldr	r3, [pc, #796]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 80024fa:	ed93 7a00 	vldr	s14, [r3]
 80024fe:	edd7 7a08 	vldr	s15, [r7, #32]
 8002502:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002506:	4bc1      	ldr	r3, [pc, #772]	@ (800280c <MadgwickAHRSupdate+0x408>)
 8002508:	edd3 6a00 	vldr	s13, [r3]
 800250c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002510:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002514:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002518:	4bbe      	ldr	r3, [pc, #760]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 800251a:	edd3 6a00 	vldr	s13, [r3]
 800251e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002522:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002526:	ee77 7a27 	vadd.f32	s15, s14, s15
 800252a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800252e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002532:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8002536:	4bb8      	ldr	r3, [pc, #736]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 8002538:	ed93 7a00 	vldr	s14, [r3]
 800253c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002540:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002544:	4bb1      	ldr	r3, [pc, #708]	@ (800280c <MadgwickAHRSupdate+0x408>)
 8002546:	edd3 6a00 	vldr	s13, [r3]
 800254a:	edd7 7a08 	vldr	s15, [r7, #32]
 800254e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002552:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002556:	4bae      	ldr	r3, [pc, #696]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 8002558:	edd3 6a00 	vldr	s13, [r3]
 800255c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002560:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002564:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002568:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800256c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002570:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8002574:	edd7 7a06 	vldr	s15, [r7, #24]
 8002578:	eef5 7a40 	vcmp.f32	s15, #0.0
 800257c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002580:	d10e      	bne.n	80025a0 <MadgwickAHRSupdate+0x19c>
 8002582:	edd7 7a05 	vldr	s15, [r7, #20]
 8002586:	eef5 7a40 	vcmp.f32	s15, #0.0
 800258a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800258e:	d107      	bne.n	80025a0 <MadgwickAHRSupdate+0x19c>
 8002590:	edd7 7a04 	vldr	s15, [r7, #16]
 8002594:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002598:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800259c:	f000 85ac 	beq.w	80030f8 <MadgwickAHRSupdate+0xcf4>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80025a0:	edd7 7a06 	vldr	s15, [r7, #24]
 80025a4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80025a8:	edd7 7a05 	vldr	s15, [r7, #20]
 80025ac:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80025b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025b4:	edd7 7a04 	vldr	s15, [r7, #16]
 80025b8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80025bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025c0:	eeb0 0a67 	vmov.f32	s0, s15
 80025c4:	f001 f958 	bl	8003878 <invSqrt>
 80025c8:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		ax *= recipNorm;
 80025cc:	ed97 7a06 	vldr	s14, [r7, #24]
 80025d0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80025d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025d8:	edc7 7a06 	vstr	s15, [r7, #24]
		ay *= recipNorm;
 80025dc:	ed97 7a05 	vldr	s14, [r7, #20]
 80025e0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80025e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025e8:	edc7 7a05 	vstr	s15, [r7, #20]
		az *= recipNorm;   
 80025ec:	ed97 7a04 	vldr	s14, [r7, #16]
 80025f0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80025f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025f8:	edc7 7a04 	vstr	s15, [r7, #16]

		// Normalise magnetometer measurement
		recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 80025fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002600:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002604:	edd7 7a02 	vldr	s15, [r7, #8]
 8002608:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800260c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002610:	edd7 7a01 	vldr	s15, [r7, #4]
 8002614:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002618:	ee77 7a27 	vadd.f32	s15, s14, s15
 800261c:	eeb0 0a67 	vmov.f32	s0, s15
 8002620:	f001 f92a 	bl	8003878 <invSqrt>
 8002624:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		mx *= recipNorm;
 8002628:	ed97 7a03 	vldr	s14, [r7, #12]
 800262c:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002630:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002634:	edc7 7a03 	vstr	s15, [r7, #12]
		my *= recipNorm;
 8002638:	ed97 7a02 	vldr	s14, [r7, #8]
 800263c:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002640:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002644:	edc7 7a02 	vstr	s15, [r7, #8]
		mz *= recipNorm;
 8002648:	ed97 7a01 	vldr	s14, [r7, #4]
 800264c:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002650:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002654:	edc7 7a01 	vstr	s15, [r7, #4]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0mx = 2.0f * q0 * mx;
 8002658:	4b6f      	ldr	r3, [pc, #444]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 800265a:	edd3 7a00 	vldr	s15, [r3]
 800265e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002662:	ed97 7a03 	vldr	s14, [r7, #12]
 8002666:	ee67 7a27 	vmul.f32	s15, s14, s15
 800266a:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
		_2q0my = 2.0f * q0 * my;
 800266e:	4b6a      	ldr	r3, [pc, #424]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 8002670:	edd3 7a00 	vldr	s15, [r3]
 8002674:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002678:	ed97 7a02 	vldr	s14, [r7, #8]
 800267c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002680:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
		_2q0mz = 2.0f * q0 * mz;
 8002684:	4b64      	ldr	r3, [pc, #400]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 8002686:	edd3 7a00 	vldr	s15, [r3]
 800268a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800268e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002692:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002696:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
		_2q1mx = 2.0f * q1 * mx;
 800269a:	4b5c      	ldr	r3, [pc, #368]	@ (800280c <MadgwickAHRSupdate+0x408>)
 800269c:	edd3 7a00 	vldr	s15, [r3]
 80026a0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80026a4:	ed97 7a03 	vldr	s14, [r7, #12]
 80026a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ac:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
		_2q0 = 2.0f * q0;
 80026b0:	4b59      	ldr	r3, [pc, #356]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 80026b2:	edd3 7a00 	vldr	s15, [r3]
 80026b6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80026ba:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
		_2q1 = 2.0f * q1;
 80026be:	4b53      	ldr	r3, [pc, #332]	@ (800280c <MadgwickAHRSupdate+0x408>)
 80026c0:	edd3 7a00 	vldr	s15, [r3]
 80026c4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80026c8:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
		_2q2 = 2.0f * q2;
 80026cc:	4b50      	ldr	r3, [pc, #320]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 80026ce:	edd3 7a00 	vldr	s15, [r3]
 80026d2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80026d6:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
		_2q3 = 2.0f * q3;
 80026da:	4b4e      	ldr	r3, [pc, #312]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 80026dc:	edd3 7a00 	vldr	s15, [r3]
 80026e0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80026e4:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
		_2q0q2 = 2.0f * q0 * q2;
 80026e8:	4b4b      	ldr	r3, [pc, #300]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 80026ea:	edd3 7a00 	vldr	s15, [r3]
 80026ee:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80026f2:	4b47      	ldr	r3, [pc, #284]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 80026f4:	edd3 7a00 	vldr	s15, [r3]
 80026f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026fc:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
		_2q2q3 = 2.0f * q2 * q3;
 8002700:	4b43      	ldr	r3, [pc, #268]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 8002702:	edd3 7a00 	vldr	s15, [r3]
 8002706:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800270a:	4b42      	ldr	r3, [pc, #264]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 800270c:	edd3 7a00 	vldr	s15, [r3]
 8002710:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002714:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
		q0q0 = q0 * q0;
 8002718:	4b3f      	ldr	r3, [pc, #252]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 800271a:	ed93 7a00 	vldr	s14, [r3]
 800271e:	4b3e      	ldr	r3, [pc, #248]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 8002720:	edd3 7a00 	vldr	s15, [r3]
 8002724:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002728:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
		q0q1 = q0 * q1;
 800272c:	4b3a      	ldr	r3, [pc, #232]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 800272e:	ed93 7a00 	vldr	s14, [r3]
 8002732:	4b36      	ldr	r3, [pc, #216]	@ (800280c <MadgwickAHRSupdate+0x408>)
 8002734:	edd3 7a00 	vldr	s15, [r3]
 8002738:	ee67 7a27 	vmul.f32	s15, s14, s15
 800273c:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
		q0q2 = q0 * q2;
 8002740:	4b35      	ldr	r3, [pc, #212]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 8002742:	ed93 7a00 	vldr	s14, [r3]
 8002746:	4b32      	ldr	r3, [pc, #200]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 8002748:	edd3 7a00 	vldr	s15, [r3]
 800274c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002750:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
		q0q3 = q0 * q3;
 8002754:	4b30      	ldr	r3, [pc, #192]	@ (8002818 <MadgwickAHRSupdate+0x414>)
 8002756:	ed93 7a00 	vldr	s14, [r3]
 800275a:	4b2e      	ldr	r3, [pc, #184]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 800275c:	edd3 7a00 	vldr	s15, [r3]
 8002760:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002764:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		q1q1 = q1 * q1;
 8002768:	4b28      	ldr	r3, [pc, #160]	@ (800280c <MadgwickAHRSupdate+0x408>)
 800276a:	ed93 7a00 	vldr	s14, [r3]
 800276e:	4b27      	ldr	r3, [pc, #156]	@ (800280c <MadgwickAHRSupdate+0x408>)
 8002770:	edd3 7a00 	vldr	s15, [r3]
 8002774:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002778:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
		q1q2 = q1 * q2;
 800277c:	4b23      	ldr	r3, [pc, #140]	@ (800280c <MadgwickAHRSupdate+0x408>)
 800277e:	ed93 7a00 	vldr	s14, [r3]
 8002782:	4b23      	ldr	r3, [pc, #140]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 8002784:	edd3 7a00 	vldr	s15, [r3]
 8002788:	ee67 7a27 	vmul.f32	s15, s14, s15
 800278c:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
		q1q3 = q1 * q3;
 8002790:	4b1e      	ldr	r3, [pc, #120]	@ (800280c <MadgwickAHRSupdate+0x408>)
 8002792:	ed93 7a00 	vldr	s14, [r3]
 8002796:	4b1f      	ldr	r3, [pc, #124]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 8002798:	edd3 7a00 	vldr	s15, [r3]
 800279c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027a0:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
		q2q2 = q2 * q2;
 80027a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 80027a6:	ed93 7a00 	vldr	s14, [r3]
 80027aa:	4b19      	ldr	r3, [pc, #100]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 80027ac:	edd3 7a00 	vldr	s15, [r3]
 80027b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027b4:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
		q2q3 = q2 * q3;
 80027b8:	4b15      	ldr	r3, [pc, #84]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 80027ba:	ed93 7a00 	vldr	s14, [r3]
 80027be:	4b15      	ldr	r3, [pc, #84]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 80027c0:	edd3 7a00 	vldr	s15, [r3]
 80027c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027c8:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		q3q3 = q3 * q3;
 80027cc:	4b11      	ldr	r3, [pc, #68]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 80027ce:	ed93 7a00 	vldr	s14, [r3]
 80027d2:	4b10      	ldr	r3, [pc, #64]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 80027d4:	edd3 7a00 	vldr	s15, [r3]
 80027d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027dc:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

		// Reference direction of Earth's magnetic field
		hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 80027e0:	ed97 7a03 	vldr	s14, [r7, #12]
 80027e4:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80027e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027ec:	4b09      	ldr	r3, [pc, #36]	@ (8002814 <MadgwickAHRSupdate+0x410>)
 80027ee:	edd3 6a00 	vldr	s13, [r3]
 80027f2:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 80027f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027fa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80027fe:	4b04      	ldr	r3, [pc, #16]	@ (8002810 <MadgwickAHRSupdate+0x40c>)
 8002800:	edd3 6a00 	vldr	s13, [r3]
 8002804:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8002808:	e008      	b.n	800281c <MadgwickAHRSupdate+0x418>
 800280a:	bf00      	nop
 800280c:	20000404 	.word	0x20000404
 8002810:	20000408 	.word	0x20000408
 8002814:	2000040c 	.word	0x2000040c
 8002818:	20000008 	.word	0x20000008
 800281c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002820:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002824:	edd7 6a03 	vldr	s13, [r7, #12]
 8002828:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 800282c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002830:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002834:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 8002838:	edd7 7a02 	vldr	s15, [r7, #8]
 800283c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002840:	4bf5      	ldr	r3, [pc, #980]	@ (8002c18 <MadgwickAHRSupdate+0x814>)
 8002842:	edd3 7a00 	vldr	s15, [r3]
 8002846:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800284a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800284e:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 8002852:	edd7 7a01 	vldr	s15, [r7, #4]
 8002856:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800285a:	4bf0      	ldr	r3, [pc, #960]	@ (8002c1c <MadgwickAHRSupdate+0x818>)
 800285c:	edd3 7a00 	vldr	s15, [r3]
 8002860:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002864:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002868:	edd7 6a03 	vldr	s13, [r7, #12]
 800286c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002870:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002874:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002878:	edd7 6a03 	vldr	s13, [r7, #12]
 800287c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002880:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002884:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002888:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 800288c:	4be3      	ldr	r3, [pc, #908]	@ (8002c1c <MadgwickAHRSupdate+0x818>)
 800288e:	ed93 7a00 	vldr	s14, [r3]
 8002892:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8002896:	ee27 7a27 	vmul.f32	s14, s14, s15
 800289a:	edd7 6a02 	vldr	s13, [r7, #8]
 800289e:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80028a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028aa:	4bdd      	ldr	r3, [pc, #884]	@ (8002c20 <MadgwickAHRSupdate+0x81c>)
 80028ac:	edd3 6a00 	vldr	s13, [r3]
 80028b0:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 80028b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80028bc:	4bd6      	ldr	r3, [pc, #856]	@ (8002c18 <MadgwickAHRSupdate+0x814>)
 80028be:	edd3 6a00 	vldr	s13, [r3]
 80028c2:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 80028c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028ce:	edd7 6a02 	vldr	s13, [r7, #8]
 80028d2:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80028d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80028de:	edd7 6a02 	vldr	s13, [r7, #8]
 80028e2:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80028e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028ee:	edd7 6a22 	vldr	s13, [r7, #136]	@ 0x88
 80028f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80028f6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80028fa:	4bc8      	ldr	r3, [pc, #800]	@ (8002c1c <MadgwickAHRSupdate+0x818>)
 80028fc:	edd3 7a00 	vldr	s15, [r3]
 8002900:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002904:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002908:	edd7 6a02 	vldr	s13, [r7, #8]
 800290c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002910:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002914:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002918:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_2bx = sqrt(hx * hx + hy * hy);
 800291c:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8002920:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002924:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8002928:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800292c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002930:	ee17 0a90 	vmov	r0, s15
 8002934:	f7fd fe18 	bl	8000568 <__aeabi_f2d>
 8002938:	4602      	mov	r2, r0
 800293a:	460b      	mov	r3, r1
 800293c:	ec43 2b10 	vmov	d0, r2, r3
 8002940:	f017 fada 	bl	8019ef8 <sqrt>
 8002944:	ec53 2b10 	vmov	r2, r3, d0
 8002948:	4610      	mov	r0, r2
 800294a:	4619      	mov	r1, r3
 800294c:	f7fe f95c 	bl	8000c08 <__aeabi_d2f>
 8002950:	4603      	mov	r3, r0
 8002952:	64bb      	str	r3, [r7, #72]	@ 0x48
		_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 8002954:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8002958:	eeb1 7a67 	vneg.f32	s14, s15
 800295c:	4bae      	ldr	r3, [pc, #696]	@ (8002c18 <MadgwickAHRSupdate+0x814>)
 800295e:	edd3 7a00 	vldr	s15, [r3]
 8002962:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002966:	4bae      	ldr	r3, [pc, #696]	@ (8002c20 <MadgwickAHRSupdate+0x81c>)
 8002968:	edd3 6a00 	vldr	s13, [r3]
 800296c:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8002970:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002974:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002978:	edd7 6a01 	vldr	s13, [r7, #4]
 800297c:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8002980:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002984:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002988:	4ba4      	ldr	r3, [pc, #656]	@ (8002c1c <MadgwickAHRSupdate+0x818>)
 800298a:	edd3 6a00 	vldr	s13, [r3]
 800298e:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8002992:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002996:	ee37 7a27 	vadd.f32	s14, s14, s15
 800299a:	edd7 6a01 	vldr	s13, [r7, #4]
 800299e:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80029a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029a6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029aa:	edd7 6a22 	vldr	s13, [r7, #136]	@ 0x88
 80029ae:	edd7 7a02 	vldr	s15, [r7, #8]
 80029b2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80029b6:	4b99      	ldr	r3, [pc, #612]	@ (8002c1c <MadgwickAHRSupdate+0x818>)
 80029b8:	edd3 7a00 	vldr	s15, [r3]
 80029bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029c4:	edd7 6a01 	vldr	s13, [r7, #4]
 80029c8:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80029cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029d0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029d4:	edd7 6a01 	vldr	s13, [r7, #4]
 80029d8:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80029dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029e4:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_4bx = 2.0f * _2bx;
 80029e8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80029ec:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80029f0:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		_4bz = 2.0f * _2bz;
 80029f4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80029f8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80029fc:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

		// Gradient decent algorithm corrective step
		s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002a00:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8002a04:	eeb1 7a67 	vneg.f32	s14, s15
 8002a08:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002a0c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002a10:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002a14:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002a18:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a1c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002a20:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a24:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002a28:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002a2c:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002a30:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002a34:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a38:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002a3c:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8002a40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a44:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a48:	4b73      	ldr	r3, [pc, #460]	@ (8002c18 <MadgwickAHRSupdate+0x814>)
 8002a4a:	edd3 6a00 	vldr	s13, [r3]
 8002a4e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002a52:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a56:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002a5a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002a5e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002a62:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002a66:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002a6a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002a6e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002a72:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8002a76:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002a7a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002a7e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002a82:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002a86:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002a8a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a8e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002a92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a96:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a9a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002a9e:	eef1 6a67 	vneg.f32	s13, s15
 8002aa2:	4b5e      	ldr	r3, [pc, #376]	@ (8002c1c <MadgwickAHRSupdate+0x818>)
 8002aa4:	edd3 7a00 	vldr	s15, [r3]
 8002aa8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002aac:	4b5c      	ldr	r3, [pc, #368]	@ (8002c20 <MadgwickAHRSupdate+0x81c>)
 8002aae:	ed93 6a00 	vldr	s12, [r3]
 8002ab2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002ab6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002aba:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002abe:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002ac2:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002ac6:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002aca:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002ace:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002ad2:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002ad6:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002ada:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002ade:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002ae2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002ae6:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002aea:	edd7 7a02 	vldr	s15, [r7, #8]
 8002aee:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002af2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002af6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002afa:	4b47      	ldr	r3, [pc, #284]	@ (8002c18 <MadgwickAHRSupdate+0x814>)
 8002afc:	edd3 6a00 	vldr	s13, [r3]
 8002b00:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002b04:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002b08:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002b0c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002b10:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002b14:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002b18:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002b1c:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002b20:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002b24:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002b28:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002b2c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002b30:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002b34:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002b38:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002b3c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b40:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002b44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b4c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002b50:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002b54:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002b58:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002b5c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b60:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b64:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b68:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002b6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b70:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002b74:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002b78:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002b7c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002b80:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b84:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002b88:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8002b8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b94:	4b22      	ldr	r3, [pc, #136]	@ (8002c20 <MadgwickAHRSupdate+0x81c>)
 8002b96:	edd3 7a00 	vldr	s15, [r3]
 8002b9a:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002b9e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002ba2:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002ba6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002baa:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8002bae:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002bb2:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002bb6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002bba:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002bbe:	edd7 7a04 	vldr	s15, [r7, #16]
 8002bc2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002bc6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bca:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002bce:	4b13      	ldr	r3, [pc, #76]	@ (8002c1c <MadgwickAHRSupdate+0x818>)
 8002bd0:	edd3 6a00 	vldr	s13, [r3]
 8002bd4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002bd8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002bdc:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002be0:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002be4:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002be8:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002bec:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002bf0:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002bf4:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002bf8:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8002bfc:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002c00:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002c04:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002c08:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002c0c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002c10:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c14:	e006      	b.n	8002c24 <MadgwickAHRSupdate+0x820>
 8002c16:	bf00      	nop
 8002c18:	20000408 	.word	0x20000408
 8002c1c:	2000040c 	.word	0x2000040c
 8002c20:	20000404 	.word	0x20000404
 8002c24:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002c28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c30:	4bf6      	ldr	r3, [pc, #984]	@ (800300c <MadgwickAHRSupdate+0xc08>)
 8002c32:	edd3 6a00 	vldr	s13, [r3]
 8002c36:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002c3a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002c3e:	4bf4      	ldr	r3, [pc, #976]	@ (8003010 <MadgwickAHRSupdate+0xc0c>)
 8002c40:	ed93 6a00 	vldr	s12, [r3]
 8002c44:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002c48:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002c4c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002c50:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002c54:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002c58:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002c5c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002c60:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002c64:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002c68:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002c6c:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002c70:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002c74:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002c78:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002c7c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c80:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002c84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c88:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c8c:	4be1      	ldr	r3, [pc, #900]	@ (8003014 <MadgwickAHRSupdate+0xc10>)
 8002c8e:	edd3 6a00 	vldr	s13, [r3]
 8002c92:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002c96:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002c9a:	4bdf      	ldr	r3, [pc, #892]	@ (8003018 <MadgwickAHRSupdate+0xc14>)
 8002c9c:	ed93 6a00 	vldr	s12, [r3]
 8002ca0:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002ca4:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002ca8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002cac:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002cb0:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002cb4:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002cb8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002cbc:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002cc0:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002cc4:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002cc8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002ccc:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002cd0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002cd4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002cd8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002cdc:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002ce0:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ce4:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002ce8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cf0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002cf4:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8002cf8:	eeb1 7a67 	vneg.f32	s14, s15
 8002cfc:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002d00:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002d04:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002d08:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002d0c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002d10:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002d14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d18:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002d1c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002d20:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002d24:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002d28:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d2c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002d30:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002d34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d38:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d3c:	4bb3      	ldr	r3, [pc, #716]	@ (800300c <MadgwickAHRSupdate+0xc08>)
 8002d3e:	edd3 7a00 	vldr	s15, [r3]
 8002d42:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002d46:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002d4a:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002d4e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002d52:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8002d56:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002d5a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002d5e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002d62:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002d66:	edd7 7a04 	vldr	s15, [r7, #16]
 8002d6a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002d6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d72:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d76:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002d7a:	eef1 6a67 	vneg.f32	s13, s15
 8002d7e:	4ba3      	ldr	r3, [pc, #652]	@ (800300c <MadgwickAHRSupdate+0xc08>)
 8002d80:	edd3 7a00 	vldr	s15, [r3]
 8002d84:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002d88:	4ba1      	ldr	r3, [pc, #644]	@ (8003010 <MadgwickAHRSupdate+0xc0c>)
 8002d8a:	ed93 6a00 	vldr	s12, [r3]
 8002d8e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002d92:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002d96:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002d9a:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002d9e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002da2:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002da6:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002daa:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002dae:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002db2:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002db6:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8002dba:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002dbe:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002dc2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002dc6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002dca:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002dce:	edd7 7a03 	vldr	s15, [r7, #12]
 8002dd2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002dd6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002dda:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002dde:	4b8e      	ldr	r3, [pc, #568]	@ (8003018 <MadgwickAHRSupdate+0xc14>)
 8002de0:	edd3 6a00 	vldr	s13, [r3]
 8002de4:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002de8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002dec:	4b89      	ldr	r3, [pc, #548]	@ (8003014 <MadgwickAHRSupdate+0xc10>)
 8002dee:	ed93 6a00 	vldr	s12, [r3]
 8002df2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002df6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002dfa:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002dfe:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002e02:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002e06:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002e0a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002e0e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002e12:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002e16:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002e1a:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002e1e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002e22:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002e26:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002e2a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002e2e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002e32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e36:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e3a:	4b75      	ldr	r3, [pc, #468]	@ (8003010 <MadgwickAHRSupdate+0xc0c>)
 8002e3c:	edd3 6a00 	vldr	s13, [r3]
 8002e40:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002e44:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002e48:	4b70      	ldr	r3, [pc, #448]	@ (800300c <MadgwickAHRSupdate+0xc08>)
 8002e4a:	ed93 6a00 	vldr	s12, [r3]
 8002e4e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002e52:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002e56:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002e5a:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002e5e:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002e62:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002e66:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002e6a:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002e6e:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002e72:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002e76:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002e7a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002e7e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002e82:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002e86:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002e8a:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002e8e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e92:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002e96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e9e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002ea2:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002ea6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002eaa:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002eae:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002eb2:	edd7 7a06 	vldr	s15, [r7, #24]
 8002eb6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002eba:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8002ebe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ec2:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002ec6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002eca:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002ece:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002ed2:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ed6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002eda:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8002ede:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ee2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ee6:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002eea:	eef1 6a67 	vneg.f32	s13, s15
 8002eee:	4b49      	ldr	r3, [pc, #292]	@ (8003014 <MadgwickAHRSupdate+0xc10>)
 8002ef0:	edd3 7a00 	vldr	s15, [r3]
 8002ef4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002ef8:	4b47      	ldr	r3, [pc, #284]	@ (8003018 <MadgwickAHRSupdate+0xc14>)
 8002efa:	ed93 6a00 	vldr	s12, [r3]
 8002efe:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002f02:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002f06:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002f0a:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002f0e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002f12:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002f16:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002f1a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002f1e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002f22:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002f26:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8002f2a:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002f2e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002f32:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002f36:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002f3a:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002f3e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f42:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002f46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f4a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f4e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002f52:	eef1 6a67 	vneg.f32	s13, s15
 8002f56:	4b2e      	ldr	r3, [pc, #184]	@ (8003010 <MadgwickAHRSupdate+0xc0c>)
 8002f58:	edd3 7a00 	vldr	s15, [r3]
 8002f5c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f60:	4b2a      	ldr	r3, [pc, #168]	@ (800300c <MadgwickAHRSupdate+0xc08>)
 8002f62:	ed93 6a00 	vldr	s12, [r3]
 8002f66:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002f6a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002f6e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002f72:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002f76:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002f7a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002f7e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002f82:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002f86:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002f8a:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002f8e:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002f92:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002f96:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002f9a:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002f9e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002fa2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002fa6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002faa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fae:	4b1a      	ldr	r3, [pc, #104]	@ (8003018 <MadgwickAHRSupdate+0xc14>)
 8002fb0:	edd3 6a00 	vldr	s13, [r3]
 8002fb4:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002fb8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002fbc:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002fc0:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002fc4:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002fc8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002fcc:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002fd0:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002fd4:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002fd8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002fdc:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002fe0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002fe4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002fe8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002fec:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002ff0:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ff4:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002ff8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ffc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003000:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8003004:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8003008:	e008      	b.n	800301c <MadgwickAHRSupdate+0xc18>
 800300a:	bf00      	nop
 800300c:	20000408 	.word	0x20000408
 8003010:	20000008 	.word	0x20000008
 8003014:	2000040c 	.word	0x2000040c
 8003018:	20000404 	.word	0x20000404
 800301c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003020:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003024:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003028:	ee37 7a27 	vadd.f32	s14, s14, s15
 800302c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003030:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003034:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003038:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800303c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003040:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003044:	eeb0 0a67 	vmov.f32	s0, s15
 8003048:	f000 fc16 	bl	8003878 <invSqrt>
 800304c:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		s0 *= recipNorm;
 8003050:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8003054:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003058:	ee67 7a27 	vmul.f32	s15, s14, s15
 800305c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		s1 *= recipNorm;
 8003060:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003064:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003068:	ee67 7a27 	vmul.f32	s15, s14, s15
 800306c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		s2 *= recipNorm;
 8003070:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003074:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003078:	ee67 7a27 	vmul.f32	s15, s14, s15
 800307c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		s3 *= recipNorm;
 8003080:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8003084:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003088:	ee67 7a27 	vmul.f32	s15, s14, s15
 800308c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		// Apply feedback step
		qDot1 -= beta * s0;
 8003090:	4b61      	ldr	r3, [pc, #388]	@ (8003218 <MadgwickAHRSupdate+0xe14>)
 8003092:	ed93 7a00 	vldr	s14, [r3]
 8003096:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800309a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800309e:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 80030a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030a6:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
		qDot2 -= beta * s1;
 80030aa:	4b5b      	ldr	r3, [pc, #364]	@ (8003218 <MadgwickAHRSupdate+0xe14>)
 80030ac:	ed93 7a00 	vldr	s14, [r3]
 80030b0:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80030b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030b8:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 80030bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030c0:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
		qDot3 -= beta * s2;
 80030c4:	4b54      	ldr	r3, [pc, #336]	@ (8003218 <MadgwickAHRSupdate+0xe14>)
 80030c6:	ed93 7a00 	vldr	s14, [r3]
 80030ca:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80030ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030d2:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 80030d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030da:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
		qDot4 -= beta * s3;
 80030de:	4b4e      	ldr	r3, [pc, #312]	@ (8003218 <MadgwickAHRSupdate+0xe14>)
 80030e0:	ed93 7a00 	vldr	s14, [r3]
 80030e4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80030e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030ec:	ed97 7a2a 	vldr	s14, [r7, #168]	@ 0xa8
 80030f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030f4:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 80030f8:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 80030fc:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 800321c <MadgwickAHRSupdate+0xe18>
 8003100:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003104:	4b46      	ldr	r3, [pc, #280]	@ (8003220 <MadgwickAHRSupdate+0xe1c>)
 8003106:	edd3 7a00 	vldr	s15, [r3]
 800310a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800310e:	4b44      	ldr	r3, [pc, #272]	@ (8003220 <MadgwickAHRSupdate+0xe1c>)
 8003110:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 8003114:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8003118:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 800321c <MadgwickAHRSupdate+0xe18>
 800311c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003120:	4b40      	ldr	r3, [pc, #256]	@ (8003224 <MadgwickAHRSupdate+0xe20>)
 8003122:	edd3 7a00 	vldr	s15, [r3]
 8003126:	ee77 7a27 	vadd.f32	s15, s14, s15
 800312a:	4b3e      	ldr	r3, [pc, #248]	@ (8003224 <MadgwickAHRSupdate+0xe20>)
 800312c:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 8003130:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8003134:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 800321c <MadgwickAHRSupdate+0xe18>
 8003138:	ee27 7a87 	vmul.f32	s14, s15, s14
 800313c:	4b3a      	ldr	r3, [pc, #232]	@ (8003228 <MadgwickAHRSupdate+0xe24>)
 800313e:	edd3 7a00 	vldr	s15, [r3]
 8003142:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003146:	4b38      	ldr	r3, [pc, #224]	@ (8003228 <MadgwickAHRSupdate+0xe24>)
 8003148:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 800314c:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8003150:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800321c <MadgwickAHRSupdate+0xe18>
 8003154:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003158:	4b34      	ldr	r3, [pc, #208]	@ (800322c <MadgwickAHRSupdate+0xe28>)
 800315a:	edd3 7a00 	vldr	s15, [r3]
 800315e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003162:	4b32      	ldr	r3, [pc, #200]	@ (800322c <MadgwickAHRSupdate+0xe28>)
 8003164:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8003168:	4b2d      	ldr	r3, [pc, #180]	@ (8003220 <MadgwickAHRSupdate+0xe1c>)
 800316a:	ed93 7a00 	vldr	s14, [r3]
 800316e:	4b2c      	ldr	r3, [pc, #176]	@ (8003220 <MadgwickAHRSupdate+0xe1c>)
 8003170:	edd3 7a00 	vldr	s15, [r3]
 8003174:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003178:	4b2a      	ldr	r3, [pc, #168]	@ (8003224 <MadgwickAHRSupdate+0xe20>)
 800317a:	edd3 6a00 	vldr	s13, [r3]
 800317e:	4b29      	ldr	r3, [pc, #164]	@ (8003224 <MadgwickAHRSupdate+0xe20>)
 8003180:	edd3 7a00 	vldr	s15, [r3]
 8003184:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003188:	ee37 7a27 	vadd.f32	s14, s14, s15
 800318c:	4b26      	ldr	r3, [pc, #152]	@ (8003228 <MadgwickAHRSupdate+0xe24>)
 800318e:	edd3 6a00 	vldr	s13, [r3]
 8003192:	4b25      	ldr	r3, [pc, #148]	@ (8003228 <MadgwickAHRSupdate+0xe24>)
 8003194:	edd3 7a00 	vldr	s15, [r3]
 8003198:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800319c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031a0:	4b22      	ldr	r3, [pc, #136]	@ (800322c <MadgwickAHRSupdate+0xe28>)
 80031a2:	edd3 6a00 	vldr	s13, [r3]
 80031a6:	4b21      	ldr	r3, [pc, #132]	@ (800322c <MadgwickAHRSupdate+0xe28>)
 80031a8:	edd3 7a00 	vldr	s15, [r3]
 80031ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031b4:	eeb0 0a67 	vmov.f32	s0, s15
 80031b8:	f000 fb5e 	bl	8003878 <invSqrt>
 80031bc:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
	q0 *= recipNorm;
 80031c0:	4b17      	ldr	r3, [pc, #92]	@ (8003220 <MadgwickAHRSupdate+0xe1c>)
 80031c2:	ed93 7a00 	vldr	s14, [r3]
 80031c6:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80031ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031ce:	4b14      	ldr	r3, [pc, #80]	@ (8003220 <MadgwickAHRSupdate+0xe1c>)
 80031d0:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 80031d4:	4b13      	ldr	r3, [pc, #76]	@ (8003224 <MadgwickAHRSupdate+0xe20>)
 80031d6:	ed93 7a00 	vldr	s14, [r3]
 80031da:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80031de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031e2:	4b10      	ldr	r3, [pc, #64]	@ (8003224 <MadgwickAHRSupdate+0xe20>)
 80031e4:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 80031e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003228 <MadgwickAHRSupdate+0xe24>)
 80031ea:	ed93 7a00 	vldr	s14, [r3]
 80031ee:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80031f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031f6:	4b0c      	ldr	r3, [pc, #48]	@ (8003228 <MadgwickAHRSupdate+0xe24>)
 80031f8:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 80031fc:	4b0b      	ldr	r3, [pc, #44]	@ (800322c <MadgwickAHRSupdate+0xe28>)
 80031fe:	ed93 7a00 	vldr	s14, [r3]
 8003202:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003206:	ee67 7a27 	vmul.f32	s15, s14, s15
 800320a:	4b08      	ldr	r3, [pc, #32]	@ (800322c <MadgwickAHRSupdate+0xe28>)
 800320c:	edc3 7a00 	vstr	s15, [r3]
}
 8003210:	37b8      	adds	r7, #184	@ 0xb8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	20000004 	.word	0x20000004
 800321c:	3a83126f 	.word	0x3a83126f
 8003220:	20000008 	.word	0x20000008
 8003224:	20000404 	.word	0x20000404
 8003228:	20000408 	.word	0x20000408
 800322c:	2000040c 	.word	0x2000040c

08003230 <MadgwickAHRSupdateIMU>:

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az) {
 8003230:	b580      	push	{r7, lr}
 8003232:	b09c      	sub	sp, #112	@ 0x70
 8003234:	af00      	add	r7, sp, #0
 8003236:	ed87 0a05 	vstr	s0, [r7, #20]
 800323a:	edc7 0a04 	vstr	s1, [r7, #16]
 800323e:	ed87 1a03 	vstr	s2, [r7, #12]
 8003242:	edc7 1a02 	vstr	s3, [r7, #8]
 8003246:	ed87 2a01 	vstr	s4, [r7, #4]
 800324a:	edc7 2a00 	vstr	s5, [r7]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 800324e:	4bec      	ldr	r3, [pc, #944]	@ (8003600 <MadgwickAHRSupdateIMU+0x3d0>)
 8003250:	edd3 7a00 	vldr	s15, [r3]
 8003254:	eeb1 7a67 	vneg.f32	s14, s15
 8003258:	edd7 7a05 	vldr	s15, [r7, #20]
 800325c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003260:	4be8      	ldr	r3, [pc, #928]	@ (8003604 <MadgwickAHRSupdateIMU+0x3d4>)
 8003262:	edd3 6a00 	vldr	s13, [r3]
 8003266:	edd7 7a04 	vldr	s15, [r7, #16]
 800326a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800326e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003272:	4be5      	ldr	r3, [pc, #916]	@ (8003608 <MadgwickAHRSupdateIMU+0x3d8>)
 8003274:	edd3 6a00 	vldr	s13, [r3]
 8003278:	edd7 7a03 	vldr	s15, [r7, #12]
 800327c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003280:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003284:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003288:	ee67 7a87 	vmul.f32	s15, s15, s14
 800328c:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8003290:	4bde      	ldr	r3, [pc, #888]	@ (800360c <MadgwickAHRSupdateIMU+0x3dc>)
 8003292:	ed93 7a00 	vldr	s14, [r3]
 8003296:	edd7 7a05 	vldr	s15, [r7, #20]
 800329a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800329e:	4bd9      	ldr	r3, [pc, #868]	@ (8003604 <MadgwickAHRSupdateIMU+0x3d4>)
 80032a0:	edd3 6a00 	vldr	s13, [r3]
 80032a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80032a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032b0:	4bd5      	ldr	r3, [pc, #852]	@ (8003608 <MadgwickAHRSupdateIMU+0x3d8>)
 80032b2:	edd3 6a00 	vldr	s13, [r3]
 80032b6:	edd7 7a04 	vldr	s15, [r7, #16]
 80032ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032c2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80032c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032ca:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80032ce:	4bcf      	ldr	r3, [pc, #828]	@ (800360c <MadgwickAHRSupdateIMU+0x3dc>)
 80032d0:	ed93 7a00 	vldr	s14, [r3]
 80032d4:	edd7 7a04 	vldr	s15, [r7, #16]
 80032d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032dc:	4bc8      	ldr	r3, [pc, #800]	@ (8003600 <MadgwickAHRSupdateIMU+0x3d0>)
 80032de:	edd3 6a00 	vldr	s13, [r3]
 80032e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80032e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032ea:	ee37 7a67 	vsub.f32	s14, s14, s15
 80032ee:	4bc6      	ldr	r3, [pc, #792]	@ (8003608 <MadgwickAHRSupdateIMU+0x3d8>)
 80032f0:	edd3 6a00 	vldr	s13, [r3]
 80032f4:	edd7 7a05 	vldr	s15, [r7, #20]
 80032f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003300:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003304:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003308:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 800330c:	4bbf      	ldr	r3, [pc, #764]	@ (800360c <MadgwickAHRSupdateIMU+0x3dc>)
 800330e:	ed93 7a00 	vldr	s14, [r3]
 8003312:	edd7 7a03 	vldr	s15, [r7, #12]
 8003316:	ee27 7a27 	vmul.f32	s14, s14, s15
 800331a:	4bb9      	ldr	r3, [pc, #740]	@ (8003600 <MadgwickAHRSupdateIMU+0x3d0>)
 800331c:	edd3 6a00 	vldr	s13, [r3]
 8003320:	edd7 7a04 	vldr	s15, [r7, #16]
 8003324:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003328:	ee37 7a27 	vadd.f32	s14, s14, s15
 800332c:	4bb5      	ldr	r3, [pc, #724]	@ (8003604 <MadgwickAHRSupdateIMU+0x3d4>)
 800332e:	edd3 6a00 	vldr	s13, [r3]
 8003332:	edd7 7a05 	vldr	s15, [r7, #20]
 8003336:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800333a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800333e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003342:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003346:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 800334a:	edd7 7a02 	vldr	s15, [r7, #8]
 800334e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003356:	d10e      	bne.n	8003376 <MadgwickAHRSupdateIMU+0x146>
 8003358:	edd7 7a01 	vldr	s15, [r7, #4]
 800335c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003364:	d107      	bne.n	8003376 <MadgwickAHRSupdateIMU+0x146>
 8003366:	edd7 7a00 	vldr	s15, [r7]
 800336a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800336e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003372:	f000 81e5 	beq.w	8003740 <MadgwickAHRSupdateIMU+0x510>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8003376:	edd7 7a02 	vldr	s15, [r7, #8]
 800337a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800337e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003382:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003386:	ee37 7a27 	vadd.f32	s14, s14, s15
 800338a:	edd7 7a00 	vldr	s15, [r7]
 800338e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003392:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003396:	eeb0 0a67 	vmov.f32	s0, s15
 800339a:	f000 fa6d 	bl	8003878 <invSqrt>
 800339e:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		ax *= recipNorm;
 80033a2:	ed97 7a02 	vldr	s14, [r7, #8]
 80033a6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80033aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033ae:	edc7 7a02 	vstr	s15, [r7, #8]
		ay *= recipNorm;
 80033b2:	ed97 7a01 	vldr	s14, [r7, #4]
 80033b6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80033ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033be:	edc7 7a01 	vstr	s15, [r7, #4]
		az *= recipNorm;   
 80033c2:	ed97 7a00 	vldr	s14, [r7]
 80033c6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80033ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033ce:	edc7 7a00 	vstr	s15, [r7]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 80033d2:	4b8e      	ldr	r3, [pc, #568]	@ (800360c <MadgwickAHRSupdateIMU+0x3dc>)
 80033d4:	edd3 7a00 	vldr	s15, [r3]
 80033d8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80033dc:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		_2q1 = 2.0f * q1;
 80033e0:	4b87      	ldr	r3, [pc, #540]	@ (8003600 <MadgwickAHRSupdateIMU+0x3d0>)
 80033e2:	edd3 7a00 	vldr	s15, [r3]
 80033e6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80033ea:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
		_2q2 = 2.0f * q2;
 80033ee:	4b85      	ldr	r3, [pc, #532]	@ (8003604 <MadgwickAHRSupdateIMU+0x3d4>)
 80033f0:	edd3 7a00 	vldr	s15, [r3]
 80033f4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80033f8:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		_2q3 = 2.0f * q3;
 80033fc:	4b82      	ldr	r3, [pc, #520]	@ (8003608 <MadgwickAHRSupdateIMU+0x3d8>)
 80033fe:	edd3 7a00 	vldr	s15, [r3]
 8003402:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003406:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_4q0 = 4.0f * q0;
 800340a:	4b80      	ldr	r3, [pc, #512]	@ (800360c <MadgwickAHRSupdateIMU+0x3dc>)
 800340c:	edd3 7a00 	vldr	s15, [r3]
 8003410:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003414:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003418:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
		_4q1 = 4.0f * q1;
 800341c:	4b78      	ldr	r3, [pc, #480]	@ (8003600 <MadgwickAHRSupdateIMU+0x3d0>)
 800341e:	edd3 7a00 	vldr	s15, [r3]
 8003422:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003426:	ee67 7a87 	vmul.f32	s15, s15, s14
 800342a:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_4q2 = 4.0f * q2;
 800342e:	4b75      	ldr	r3, [pc, #468]	@ (8003604 <MadgwickAHRSupdateIMU+0x3d4>)
 8003430:	edd3 7a00 	vldr	s15, [r3]
 8003434:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003438:	ee67 7a87 	vmul.f32	s15, s15, s14
 800343c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		_8q1 = 8.0f * q1;
 8003440:	4b6f      	ldr	r3, [pc, #444]	@ (8003600 <MadgwickAHRSupdateIMU+0x3d0>)
 8003442:	edd3 7a00 	vldr	s15, [r3]
 8003446:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800344a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800344e:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		_8q2 = 8.0f * q2;
 8003452:	4b6c      	ldr	r3, [pc, #432]	@ (8003604 <MadgwickAHRSupdateIMU+0x3d4>)
 8003454:	edd3 7a00 	vldr	s15, [r3]
 8003458:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800345c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003460:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		q0q0 = q0 * q0;
 8003464:	4b69      	ldr	r3, [pc, #420]	@ (800360c <MadgwickAHRSupdateIMU+0x3dc>)
 8003466:	ed93 7a00 	vldr	s14, [r3]
 800346a:	4b68      	ldr	r3, [pc, #416]	@ (800360c <MadgwickAHRSupdateIMU+0x3dc>)
 800346c:	edd3 7a00 	vldr	s15, [r3]
 8003470:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003474:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		q1q1 = q1 * q1;
 8003478:	4b61      	ldr	r3, [pc, #388]	@ (8003600 <MadgwickAHRSupdateIMU+0x3d0>)
 800347a:	ed93 7a00 	vldr	s14, [r3]
 800347e:	4b60      	ldr	r3, [pc, #384]	@ (8003600 <MadgwickAHRSupdateIMU+0x3d0>)
 8003480:	edd3 7a00 	vldr	s15, [r3]
 8003484:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003488:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		q2q2 = q2 * q2;
 800348c:	4b5d      	ldr	r3, [pc, #372]	@ (8003604 <MadgwickAHRSupdateIMU+0x3d4>)
 800348e:	ed93 7a00 	vldr	s14, [r3]
 8003492:	4b5c      	ldr	r3, [pc, #368]	@ (8003604 <MadgwickAHRSupdateIMU+0x3d4>)
 8003494:	edd3 7a00 	vldr	s15, [r3]
 8003498:	ee67 7a27 	vmul.f32	s15, s14, s15
 800349c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		q3q3 = q3 * q3;
 80034a0:	4b59      	ldr	r3, [pc, #356]	@ (8003608 <MadgwickAHRSupdateIMU+0x3d8>)
 80034a2:	ed93 7a00 	vldr	s14, [r3]
 80034a6:	4b58      	ldr	r3, [pc, #352]	@ (8003608 <MadgwickAHRSupdateIMU+0x3d8>)
 80034a8:	edd3 7a00 	vldr	s15, [r3]
 80034ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034b0:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 80034b4:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80034b8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80034bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034c0:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 80034c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80034c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034d0:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 80034d4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80034d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034e0:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 80034e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80034e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034f0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80034f4:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 80034f8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80034fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003500:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8003504:	edd7 7a02 	vldr	s15, [r7, #8]
 8003508:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800350c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003510:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003514:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8003518:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800351c:	4b38      	ldr	r3, [pc, #224]	@ (8003600 <MadgwickAHRSupdateIMU+0x3d0>)
 800351e:	edd3 7a00 	vldr	s15, [r3]
 8003522:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003526:	ee37 7a27 	vadd.f32	s14, s14, s15
 800352a:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 800352e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003532:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003536:	ee37 7a67 	vsub.f32	s14, s14, s15
 800353a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800353e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003542:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8003546:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800354a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800354e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003552:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8003556:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800355a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800355e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003562:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8003566:	edd7 7a00 	vldr	s15, [r7]
 800356a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800356e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003572:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8003576:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800357a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800357e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003582:	4b20      	ldr	r3, [pc, #128]	@ (8003604 <MadgwickAHRSupdateIMU+0x3d4>)
 8003584:	edd3 7a00 	vldr	s15, [r3]
 8003588:	ee27 7a27 	vmul.f32	s14, s14, s15
 800358c:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8003590:	edd7 7a02 	vldr	s15, [r7, #8]
 8003594:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003598:	ee37 7a27 	vadd.f32	s14, s14, s15
 800359c:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 80035a0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80035a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035ac:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 80035b0:	edd7 7a01 	vldr	s15, [r7, #4]
 80035b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035bc:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80035c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035c4:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 80035c8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80035cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035d4:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 80035d8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80035dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035e4:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 80035e8:	edd7 7a00 	vldr	s15, [r7]
 80035ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035f4:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80035f8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80035fc:	e008      	b.n	8003610 <MadgwickAHRSupdateIMU+0x3e0>
 80035fe:	bf00      	nop
 8003600:	20000404 	.word	0x20000404
 8003604:	20000408 	.word	0x20000408
 8003608:	2000040c 	.word	0x2000040c
 800360c:	20000008 	.word	0x20000008
 8003610:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003614:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003618:	4b91      	ldr	r3, [pc, #580]	@ (8003860 <MadgwickAHRSupdateIMU+0x630>)
 800361a:	edd3 7a00 	vldr	s15, [r3]
 800361e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003622:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8003626:	edd7 7a02 	vldr	s15, [r7, #8]
 800362a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800362e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003632:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003636:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800363a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800363e:	4b88      	ldr	r3, [pc, #544]	@ (8003860 <MadgwickAHRSupdateIMU+0x630>)
 8003640:	edd3 7a00 	vldr	s15, [r3]
 8003644:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003648:	ee37 7a27 	vadd.f32	s14, s14, s15
 800364c:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8003650:	edd7 7a01 	vldr	s15, [r7, #4]
 8003654:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003658:	ee77 7a67 	vsub.f32	s15, s14, s15
 800365c:	edc7 7a06 	vstr	s15, [r7, #24]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8003660:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003664:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003668:	edd7 7a08 	vldr	s15, [r7, #32]
 800366c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003670:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003674:	edd7 7a07 	vldr	s15, [r7, #28]
 8003678:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800367c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003680:	edd7 7a06 	vldr	s15, [r7, #24]
 8003684:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003688:	ee77 7a27 	vadd.f32	s15, s14, s15
 800368c:	eeb0 0a67 	vmov.f32	s0, s15
 8003690:	f000 f8f2 	bl	8003878 <invSqrt>
 8003694:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		s0 *= recipNorm;
 8003698:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800369c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80036a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036a4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 *= recipNorm;
 80036a8:	ed97 7a08 	vldr	s14, [r7, #32]
 80036ac:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80036b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036b4:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 *= recipNorm;
 80036b8:	ed97 7a07 	vldr	s14, [r7, #28]
 80036bc:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80036c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036c4:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 *= recipNorm;
 80036c8:	ed97 7a06 	vldr	s14, [r7, #24]
 80036cc:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80036d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036d4:	edc7 7a06 	vstr	s15, [r7, #24]

		// Apply feedback step
		qDot1 -= beta * s0;
 80036d8:	4b62      	ldr	r3, [pc, #392]	@ (8003864 <MadgwickAHRSupdateIMU+0x634>)
 80036da:	ed93 7a00 	vldr	s14, [r3]
 80036de:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80036e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036e6:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 80036ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036ee:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		qDot2 -= beta * s1;
 80036f2:	4b5c      	ldr	r3, [pc, #368]	@ (8003864 <MadgwickAHRSupdateIMU+0x634>)
 80036f4:	ed93 7a00 	vldr	s14, [r3]
 80036f8:	edd7 7a08 	vldr	s15, [r7, #32]
 80036fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003700:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8003704:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003708:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
		qDot3 -= beta * s2;
 800370c:	4b55      	ldr	r3, [pc, #340]	@ (8003864 <MadgwickAHRSupdateIMU+0x634>)
 800370e:	ed93 7a00 	vldr	s14, [r3]
 8003712:	edd7 7a07 	vldr	s15, [r7, #28]
 8003716:	ee67 7a27 	vmul.f32	s15, s14, s15
 800371a:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 800371e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003722:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
		qDot4 -= beta * s3;
 8003726:	4b4f      	ldr	r3, [pc, #316]	@ (8003864 <MadgwickAHRSupdateIMU+0x634>)
 8003728:	ed93 7a00 	vldr	s14, [r3]
 800372c:	edd7 7a06 	vldr	s15, [r7, #24]
 8003730:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003734:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8003738:	ee77 7a67 	vsub.f32	s15, s14, s15
 800373c:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 8003740:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8003744:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8003868 <MadgwickAHRSupdateIMU+0x638>
 8003748:	ee27 7a87 	vmul.f32	s14, s15, s14
 800374c:	4b47      	ldr	r3, [pc, #284]	@ (800386c <MadgwickAHRSupdateIMU+0x63c>)
 800374e:	edd3 7a00 	vldr	s15, [r3]
 8003752:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003756:	4b45      	ldr	r3, [pc, #276]	@ (800386c <MadgwickAHRSupdateIMU+0x63c>)
 8003758:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 800375c:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8003760:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8003868 <MadgwickAHRSupdateIMU+0x638>
 8003764:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003768:	4b41      	ldr	r3, [pc, #260]	@ (8003870 <MadgwickAHRSupdateIMU+0x640>)
 800376a:	edd3 7a00 	vldr	s15, [r3]
 800376e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003772:	4b3f      	ldr	r3, [pc, #252]	@ (8003870 <MadgwickAHRSupdateIMU+0x640>)
 8003774:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 8003778:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800377c:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8003868 <MadgwickAHRSupdateIMU+0x638>
 8003780:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003784:	4b3b      	ldr	r3, [pc, #236]	@ (8003874 <MadgwickAHRSupdateIMU+0x644>)
 8003786:	edd3 7a00 	vldr	s15, [r3]
 800378a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800378e:	4b39      	ldr	r3, [pc, #228]	@ (8003874 <MadgwickAHRSupdateIMU+0x644>)
 8003790:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 8003794:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8003798:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8003868 <MadgwickAHRSupdateIMU+0x638>
 800379c:	ee27 7a87 	vmul.f32	s14, s15, s14
 80037a0:	4b2f      	ldr	r3, [pc, #188]	@ (8003860 <MadgwickAHRSupdateIMU+0x630>)
 80037a2:	edd3 7a00 	vldr	s15, [r3]
 80037a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037aa:	4b2d      	ldr	r3, [pc, #180]	@ (8003860 <MadgwickAHRSupdateIMU+0x630>)
 80037ac:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 80037b0:	4b2e      	ldr	r3, [pc, #184]	@ (800386c <MadgwickAHRSupdateIMU+0x63c>)
 80037b2:	ed93 7a00 	vldr	s14, [r3]
 80037b6:	4b2d      	ldr	r3, [pc, #180]	@ (800386c <MadgwickAHRSupdateIMU+0x63c>)
 80037b8:	edd3 7a00 	vldr	s15, [r3]
 80037bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037c0:	4b2b      	ldr	r3, [pc, #172]	@ (8003870 <MadgwickAHRSupdateIMU+0x640>)
 80037c2:	edd3 6a00 	vldr	s13, [r3]
 80037c6:	4b2a      	ldr	r3, [pc, #168]	@ (8003870 <MadgwickAHRSupdateIMU+0x640>)
 80037c8:	edd3 7a00 	vldr	s15, [r3]
 80037cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80037d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037d4:	4b27      	ldr	r3, [pc, #156]	@ (8003874 <MadgwickAHRSupdateIMU+0x644>)
 80037d6:	edd3 6a00 	vldr	s13, [r3]
 80037da:	4b26      	ldr	r3, [pc, #152]	@ (8003874 <MadgwickAHRSupdateIMU+0x644>)
 80037dc:	edd3 7a00 	vldr	s15, [r3]
 80037e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80037e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037e8:	4b1d      	ldr	r3, [pc, #116]	@ (8003860 <MadgwickAHRSupdateIMU+0x630>)
 80037ea:	edd3 6a00 	vldr	s13, [r3]
 80037ee:	4b1c      	ldr	r3, [pc, #112]	@ (8003860 <MadgwickAHRSupdateIMU+0x630>)
 80037f0:	edd3 7a00 	vldr	s15, [r3]
 80037f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80037f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037fc:	eeb0 0a67 	vmov.f32	s0, s15
 8003800:	f000 f83a 	bl	8003878 <invSqrt>
 8003804:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
	q0 *= recipNorm;
 8003808:	4b18      	ldr	r3, [pc, #96]	@ (800386c <MadgwickAHRSupdateIMU+0x63c>)
 800380a:	ed93 7a00 	vldr	s14, [r3]
 800380e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003812:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003816:	4b15      	ldr	r3, [pc, #84]	@ (800386c <MadgwickAHRSupdateIMU+0x63c>)
 8003818:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 800381c:	4b14      	ldr	r3, [pc, #80]	@ (8003870 <MadgwickAHRSupdateIMU+0x640>)
 800381e:	ed93 7a00 	vldr	s14, [r3]
 8003822:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800382a:	4b11      	ldr	r3, [pc, #68]	@ (8003870 <MadgwickAHRSupdateIMU+0x640>)
 800382c:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 8003830:	4b10      	ldr	r3, [pc, #64]	@ (8003874 <MadgwickAHRSupdateIMU+0x644>)
 8003832:	ed93 7a00 	vldr	s14, [r3]
 8003836:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800383a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800383e:	4b0d      	ldr	r3, [pc, #52]	@ (8003874 <MadgwickAHRSupdateIMU+0x644>)
 8003840:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 8003844:	4b06      	ldr	r3, [pc, #24]	@ (8003860 <MadgwickAHRSupdateIMU+0x630>)
 8003846:	ed93 7a00 	vldr	s14, [r3]
 800384a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800384e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003852:	4b03      	ldr	r3, [pc, #12]	@ (8003860 <MadgwickAHRSupdateIMU+0x630>)
 8003854:	edc3 7a00 	vstr	s15, [r3]
}
 8003858:	bf00      	nop
 800385a:	3770      	adds	r7, #112	@ 0x70
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}
 8003860:	2000040c 	.word	0x2000040c
 8003864:	20000004 	.word	0x20000004
 8003868:	3a83126f 	.word	0x3a83126f
 800386c:	20000008 	.word	0x20000008
 8003870:	20000404 	.word	0x20000404
 8003874:	20000408 	.word	0x20000408

08003878 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 8003878:	b480      	push	{r7}
 800387a:	b087      	sub	sp, #28
 800387c:	af00      	add	r7, sp, #0
 800387e:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8003882:	edd7 7a01 	vldr	s15, [r7, #4]
 8003886:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800388a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800388e:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8003896:	f107 0310 	add.w	r3, r7, #16
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	105a      	asrs	r2, r3, #1
 80038a2:	4b12      	ldr	r3, [pc, #72]	@ (80038ec <invSqrt+0x74>)
 80038a4:	1a9b      	subs	r3, r3, r2
 80038a6:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 80038a8:	f107 030c 	add.w	r3, r7, #12
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 80038b0:	ed97 7a04 	vldr	s14, [r7, #16]
 80038b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80038b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80038bc:	edd7 7a04 	vldr	s15, [r7, #16]
 80038c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038c4:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80038c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80038cc:	edd7 7a04 	vldr	s15, [r7, #16]
 80038d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038d4:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	ee07 3a90 	vmov	s15, r3
}
 80038de:	eeb0 0a67 	vmov.f32	s0, s15
 80038e2:	371c      	adds	r7, #28
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr
 80038ec:	5f3759df 	.word	0x5f3759df

080038f0 <battery_adc_start>:
float actual_vref = VREFINT_CAL_VREF;
float adc_in0 = 0.0f;

uint8_t battery_adc_ready = 0;

void battery_adc_start() {
 80038f0:	b580      	push	{r7, lr}
 80038f2:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 80038f4:	2202      	movs	r2, #2
 80038f6:	4903      	ldr	r1, [pc, #12]	@ (8003904 <battery_adc_start+0x14>)
 80038f8:	4803      	ldr	r0, [pc, #12]	@ (8003908 <battery_adc_start+0x18>)
 80038fa:	f002 fe2b 	bl	8006554 <HAL_ADC_Start_DMA>
}
 80038fe:	bf00      	nop
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	20000410 	.word	0x20000410
 8003908:	2000259c 	.word	0x2000259c

0800390c <battery_calculate_voltage>:

float battery_calculate_voltage() {
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
	uint16_t raw_in0   = adc_buf[0];
 8003912:	4b1d      	ldr	r3, [pc, #116]	@ (8003988 <battery_calculate_voltage+0x7c>)
 8003914:	881b      	ldrh	r3, [r3, #0]
 8003916:	80fb      	strh	r3, [r7, #6]
	uint16_t raw_vref  = adc_buf[1];
 8003918:	4b1b      	ldr	r3, [pc, #108]	@ (8003988 <battery_calculate_voltage+0x7c>)
 800391a:	885b      	ldrh	r3, [r3, #2]
 800391c:	80bb      	strh	r3, [r7, #4]
	uint16_t vref_cal  = *VREFINT_CAL_ADDR;
 800391e:	4b1b      	ldr	r3, [pc, #108]	@ (800398c <battery_calculate_voltage+0x80>)
 8003920:	881b      	ldrh	r3, [r3, #0]
 8003922:	807b      	strh	r3, [r7, #2]

	actual_vref = VREFINT_CAL_VREF * 0.001f * ((float)vref_cal / (float)raw_vref);
 8003924:	887b      	ldrh	r3, [r7, #2]
 8003926:	ee07 3a90 	vmov	s15, r3
 800392a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800392e:	88bb      	ldrh	r3, [r7, #4]
 8003930:	ee07 3a90 	vmov	s15, r3
 8003934:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003938:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800393c:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8003990 <battery_calculate_voltage+0x84>
 8003940:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003944:	4b13      	ldr	r3, [pc, #76]	@ (8003994 <battery_calculate_voltage+0x88>)
 8003946:	edc3 7a00 	vstr	s15, [r3]

	adc_in0 = ((float)raw_in0 / ADC_RESOLUTION) * actual_vref;
 800394a:	88fb      	ldrh	r3, [r7, #6]
 800394c:	ee07 3a90 	vmov	s15, r3
 8003950:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003954:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8003998 <battery_calculate_voltage+0x8c>
 8003958:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800395c:	4b0d      	ldr	r3, [pc, #52]	@ (8003994 <battery_calculate_voltage+0x88>)
 800395e:	edd3 7a00 	vldr	s15, [r3]
 8003962:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003966:	4b0d      	ldr	r3, [pc, #52]	@ (800399c <battery_calculate_voltage+0x90>)
 8003968:	edc3 7a00 	vstr	s15, [r3]

	return adc_in0 * BATTERY_DIVIDER_RATIO;
 800396c:	4b0b      	ldr	r3, [pc, #44]	@ (800399c <battery_calculate_voltage+0x90>)
 800396e:	edd3 7a00 	vldr	s15, [r3]
 8003972:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80039a0 <battery_calculate_voltage+0x94>
 8003976:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800397a:	eeb0 0a67 	vmov.f32	s0, s15
 800397e:	370c      	adds	r7, #12
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr
 8003988:	20000410 	.word	0x20000410
 800398c:	1fff7a2a 	.word	0x1fff7a2a
 8003990:	40533334 	.word	0x40533334
 8003994:	2000000c 	.word	0x2000000c
 8003998:	457ff000 	.word	0x457ff000
 800399c:	20000414 	.word	0x20000414
 80039a0:	408aaaab 	.word	0x408aaaab

080039a4 <battery_update_voltage>:

void battery_update_voltage(float* vbat) {
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
	if (battery_adc_ready) {
 80039ac:	4b08      	ldr	r3, [pc, #32]	@ (80039d0 <battery_update_voltage+0x2c>)
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d009      	beq.n	80039c8 <battery_update_voltage+0x24>
		battery_adc_ready = 0;
 80039b4:	4b06      	ldr	r3, [pc, #24]	@ (80039d0 <battery_update_voltage+0x2c>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	701a      	strb	r2, [r3, #0]
		*vbat = battery_calculate_voltage();
 80039ba:	f7ff ffa7 	bl	800390c <battery_calculate_voltage>
 80039be:	eef0 7a40 	vmov.f32	s15, s0
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	edc3 7a00 	vstr	s15, [r3]
	}
}
 80039c8:	bf00      	nop
 80039ca:	3708      	adds	r7, #8
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}
 80039d0:	20000418 	.word	0x20000418

080039d4 <HAL_ADC_ConvCpltCallback>:

extern void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80039d4:	b480      	push	{r7}
 80039d6:	b083      	sub	sp, #12
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1) {
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a05      	ldr	r2, [pc, #20]	@ (80039f8 <HAL_ADC_ConvCpltCallback+0x24>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d102      	bne.n	80039ec <HAL_ADC_ConvCpltCallback+0x18>
		battery_adc_ready = 1;
 80039e6:	4b05      	ldr	r3, [pc, #20]	@ (80039fc <HAL_ADC_ConvCpltCallback+0x28>)
 80039e8:	2201      	movs	r2, #1
 80039ea:	701a      	strb	r2, [r3, #0]
	}
}
 80039ec:	bf00      	nop
 80039ee:	370c      	adds	r7, #12
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr
 80039f8:	40012000 	.word	0x40012000
 80039fc:	20000418 	.word	0x20000418

08003a00 <trim_spaces>:
		float FLT_val;
		char STR_val[TOKEN_STRING_SIZE];
	} value;
} token;

static char* trim_spaces(char* str) {
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b084      	sub	sp, #16
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
	while (isspace((unsigned char) *str)) str++;
 8003a08:	e002      	b.n	8003a10 <trim_spaces+0x10>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	3301      	adds	r3, #1
 8003a0e:	607b      	str	r3, [r7, #4]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	781b      	ldrb	r3, [r3, #0]
 8003a14:	3301      	adds	r3, #1
 8003a16:	4a18      	ldr	r2, [pc, #96]	@ (8003a78 <trim_spaces+0x78>)
 8003a18:	4413      	add	r3, r2
 8003a1a:	781b      	ldrb	r3, [r3, #0]
 8003a1c:	f003 0308 	and.w	r3, r3, #8
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d1f2      	bne.n	8003a0a <trim_spaces+0xa>
	if (*str == 0) return str;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d101      	bne.n	8003a30 <trim_spaces+0x30>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	e01e      	b.n	8003a6e <trim_spaces+0x6e>

	char* end = str + strlen(str) - 1;
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f7fc fc2d 	bl	8000290 <strlen>
 8003a36:	4603      	mov	r3, r0
 8003a38:	3b01      	subs	r3, #1
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	60fb      	str	r3, [r7, #12]
	while (end > str && isspace((unsigned char) *end)) end--;
 8003a40:	e002      	b.n	8003a48 <trim_spaces+0x48>
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	3b01      	subs	r3, #1
 8003a46:	60fb      	str	r3, [r7, #12]
 8003a48:	68fa      	ldr	r2, [r7, #12]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d909      	bls.n	8003a64 <trim_spaces+0x64>
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	3301      	adds	r3, #1
 8003a56:	4a08      	ldr	r2, [pc, #32]	@ (8003a78 <trim_spaces+0x78>)
 8003a58:	4413      	add	r3, r2
 8003a5a:	781b      	ldrb	r3, [r3, #0]
 8003a5c:	f003 0308 	and.w	r3, r3, #8
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d1ee      	bne.n	8003a42 <trim_spaces+0x42>

	*(end + 1) = '\0';
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	3301      	adds	r3, #1
 8003a68:	2200      	movs	r2, #0
 8003a6a:	701a      	strb	r2, [r3, #0]

	return str;
 8003a6c:	687b      	ldr	r3, [r7, #4]
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3710      	adds	r7, #16
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	0801aea8 	.word	0x0801aea8

08003a7c <parse_token_line>:

uint8_t parse_token_line(const char* input, token *output) {
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b0aa      	sub	sp, #168	@ 0xa8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	6039      	str	r1, [r7, #0]
	if (!input || !output) return 0;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d002      	beq.n	8003a92 <parse_token_line+0x16>
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d101      	bne.n	8003a96 <parse_token_line+0x1a>
 8003a92:	2300      	movs	r3, #0
 8003a94:	e0e0      	b.n	8003c58 <parse_token_line+0x1dc>

	char line[MAX_LINE_LENGTH];
	strncpy(line, input, MAX_LINE_LENGTH);
 8003a96:	f107 0310 	add.w	r3, r7, #16
 8003a9a:	2280      	movs	r2, #128	@ 0x80
 8003a9c:	6879      	ldr	r1, [r7, #4]
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f013 fd8f 	bl	80175c2 <strncpy>
	line[MAX_LINE_LENGTH - 1] = '\0';
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

	char* comment = strpbrk(line, "#");
 8003aaa:	f107 0310 	add.w	r3, r7, #16
 8003aae:	2123      	movs	r1, #35	@ 0x23
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f013 fd67 	bl	8017584 <strchr>
 8003ab6:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
	if (comment) *comment = '\0';
 8003aba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d003      	beq.n	8003aca <parse_token_line+0x4e>
 8003ac2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	701a      	strb	r2, [r3, #0]

	char* equal_sign = strchr(line, '=');
 8003aca:	f107 0310 	add.w	r3, r7, #16
 8003ace:	213d      	movs	r1, #61	@ 0x3d
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f013 fd57 	bl	8017584 <strchr>
 8003ad6:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
	if (!equal_sign) return 0;
 8003ada:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d101      	bne.n	8003ae6 <parse_token_line+0x6a>
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	e0b8      	b.n	8003c58 <parse_token_line+0x1dc>

	*equal_sign = '\0';
 8003ae6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003aea:	2200      	movs	r2, #0
 8003aec:	701a      	strb	r2, [r3, #0]
	char* key = trim_spaces(line);
 8003aee:	f107 0310 	add.w	r3, r7, #16
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7ff ff84 	bl	8003a00 <trim_spaces>
 8003af8:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
	char* value = trim_spaces(equal_sign + 1);
 8003afc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003b00:	3301      	adds	r3, #1
 8003b02:	4618      	mov	r0, r3
 8003b04:	f7ff ff7c 	bl	8003a00 <trim_spaces>
 8003b08:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

	if (strlen(key) == 0 || strlen(value) == 0) return 0;
 8003b0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003b10:	781b      	ldrb	r3, [r3, #0]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d004      	beq.n	8003b20 <parse_token_line+0xa4>
 8003b16:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d101      	bne.n	8003b24 <parse_token_line+0xa8>
 8003b20:	2300      	movs	r3, #0
 8003b22:	e099      	b.n	8003c58 <parse_token_line+0x1dc>

	strncpy(output->key, key, TOKEN_STRING_SIZE);
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	2240      	movs	r2, #64	@ 0x40
 8003b28:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f013 fd48 	bl	80175c2 <strncpy>
	output->key[TOKEN_STRING_SIZE - 1] = '\0';
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	2200      	movs	r2, #0
 8003b36:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f

	// strings
	if (value[0] == '"' && value[strlen(value) - 1] == '"') {
 8003b3a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	2b22      	cmp	r3, #34	@ 0x22
 8003b42:	d12d      	bne.n	8003ba0 <parse_token_line+0x124>
 8003b44:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003b48:	f7fc fba2 	bl	8000290 <strlen>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	3b01      	subs	r3, #1
 8003b50:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8003b54:	4413      	add	r3, r2
 8003b56:	781b      	ldrb	r3, [r3, #0]
 8003b58:	2b22      	cmp	r3, #34	@ 0x22
 8003b5a:	d121      	bne.n	8003ba0 <parse_token_line+0x124>
		value[strlen(value) - 1] = '\0';
 8003b5c:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003b60:	f7fc fb96 	bl	8000290 <strlen>
 8003b64:	4603      	mov	r3, r0
 8003b66:	3b01      	subs	r3, #1
 8003b68:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8003b6c:	4413      	add	r3, r2
 8003b6e:	2200      	movs	r2, #0
 8003b70:	701a      	strb	r2, [r3, #0]
		value++;
 8003b72:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003b76:	3301      	adds	r3, #1
 8003b78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

		output->type = TOKEN_TYPE_STR;
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	2202      	movs	r2, #2
 8003b80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

		strncpy(output->value.STR_val, value, TOKEN_STRING_SIZE);
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	3344      	adds	r3, #68	@ 0x44
 8003b88:	2240      	movs	r2, #64	@ 0x40
 8003b8a:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f013 fd17 	bl	80175c2 <strncpy>
		output->value.STR_val[TOKEN_STRING_SIZE - 1] = '\0';
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	2200      	movs	r2, #0
 8003b98:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83

		return 1;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e05b      	b.n	8003c58 <parse_token_line+0x1dc>
	}

	// bools
	if (strcasecmp(value, "true") == 0) {
 8003ba0:	492f      	ldr	r1, [pc, #188]	@ (8003c60 <parse_token_line+0x1e4>)
 8003ba2:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003ba6:	f013 fcd1 	bl	801754c <strcasecmp>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d108      	bne.n	8003bc2 <parse_token_line+0x146>
		output->type = TOKEN_TYPE_INT;
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		output->value.INT_val = 1;
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	645a      	str	r2, [r3, #68]	@ 0x44

		return 1;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e04a      	b.n	8003c58 <parse_token_line+0x1dc>
	} else if (strcasecmp(value, "false") == 0) {
 8003bc2:	4928      	ldr	r1, [pc, #160]	@ (8003c64 <parse_token_line+0x1e8>)
 8003bc4:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003bc8:	f013 fcc0 	bl	801754c <strcasecmp>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d108      	bne.n	8003be4 <parse_token_line+0x168>
		output->type = TOKEN_TYPE_INT;
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		output->value.INT_val = 0;
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	645a      	str	r2, [r3, #68]	@ 0x44

		return 1;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e039      	b.n	8003c58 <parse_token_line+0x1dc>
	}

	// floats
	if (strchr(value, '.')) {
 8003be4:	212e      	movs	r1, #46	@ 0x2e
 8003be6:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003bea:	f013 fccb 	bl	8017584 <strchr>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d018      	beq.n	8003c26 <parse_token_line+0x1aa>
		char* end;
		float val = strtof(value, &end);
 8003bf4:	f107 0308 	add.w	r3, r7, #8
 8003bf8:	4619      	mov	r1, r3
 8003bfa:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003bfe:	f012 fe37 	bl	8016870 <strtof>
 8003c02:	ed87 0a24 	vstr	s0, [r7, #144]	@ 0x90
		if (*end != '\0') return 0;
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	781b      	ldrb	r3, [r3, #0]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d001      	beq.n	8003c12 <parse_token_line+0x196>
 8003c0e:	2300      	movs	r3, #0
 8003c10:	e022      	b.n	8003c58 <parse_token_line+0x1dc>

		output->type = TOKEN_TYPE_FLT;
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	2201      	movs	r2, #1
 8003c16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		output->value.FLT_val = val;
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8003c20:	645a      	str	r2, [r3, #68]	@ 0x44

		return 1;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e018      	b.n	8003c58 <parse_token_line+0x1dc>
	}

	// ints
	char* end;
	long val = strtol(value, &end, 10);
 8003c26:	f107 030c 	add.w	r3, r7, #12
 8003c2a:	220a      	movs	r2, #10
 8003c2c:	4619      	mov	r1, r3
 8003c2e:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003c32:	f012 fefb 	bl	8016a2c <strtol>
 8003c36:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
	if (*end != '\0') return 0;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d001      	beq.n	8003c46 <parse_token_line+0x1ca>
 8003c42:	2300      	movs	r3, #0
 8003c44:	e008      	b.n	8003c58 <parse_token_line+0x1dc>

	output->type = TOKEN_TYPE_INT;
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	output->value.INT_val = (INT_t)val;
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003c54:	645a      	str	r2, [r3, #68]	@ 0x44

	return 1;
 8003c56:	2301      	movs	r3, #1
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	37a8      	adds	r7, #168	@ 0xa8
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	0801a650 	.word	0x0801a650
 8003c64:	0801a658 	.word	0x0801a658

08003c68 <config_override_settings>:

uint8_t config_override_settings(const token* tok) {
 8003c68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c6a:	b085      	sub	sp, #20
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
	if (!tok || strlen(tok->key) == 0) return 0;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d003      	beq.n	8003c7e <config_override_settings+0x16>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d101      	bne.n	8003c82 <config_override_settings+0x1a>
 8003c7e:	2300      	movs	r3, #0
 8003c80:	e0a5      	b.n	8003dce <config_override_settings+0x166>
                ((char*)&__name)[TOKEN_STRING_SIZE - 1] = '\0';	\
            }													\
            return 1;											\
        }

    SETTINGS
 8003c82:	2301      	movs	r3, #1
 8003c84:	73fb      	strb	r3, [r7, #15]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	4a53      	ldr	r2, [pc, #332]	@ (8003dd8 <config_override_settings+0x170>)
 8003c8a:	4611      	mov	r1, r2
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f7fc fa9f 	bl	80001d0 <strcmp>
 8003c92:	4603      	mov	r3, r0
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d127      	bne.n	8003ce8 <config_override_settings+0x80>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c9e:	2b02      	cmp	r3, #2
 8003ca0:	d007      	beq.n	8003cb2 <config_override_settings+0x4a>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ca8:	2b02      	cmp	r3, #2
 8003caa:	d11d      	bne.n	8003ce8 <config_override_settings+0x80>
 8003cac:	7bfb      	ldrb	r3, [r7, #15]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d01a      	beq.n	8003ce8 <config_override_settings+0x80>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	3344      	adds	r3, #68	@ 0x44
 8003cb6:	4a49      	ldr	r2, [pc, #292]	@ (8003ddc <config_override_settings+0x174>)
 8003cb8:	461c      	mov	r4, r3
 8003cba:	4616      	mov	r6, r2
 8003cbc:	f104 0c40 	add.w	ip, r4, #64	@ 0x40
 8003cc0:	4635      	mov	r5, r6
 8003cc2:	4623      	mov	r3, r4
 8003cc4:	6818      	ldr	r0, [r3, #0]
 8003cc6:	6859      	ldr	r1, [r3, #4]
 8003cc8:	689a      	ldr	r2, [r3, #8]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003cce:	3410      	adds	r4, #16
 8003cd0:	3610      	adds	r6, #16
 8003cd2:	4564      	cmp	r4, ip
 8003cd4:	d1f4      	bne.n	8003cc0 <config_override_settings+0x58>
 8003cd6:	7bfb      	ldrb	r3, [r7, #15]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d003      	beq.n	8003ce4 <config_override_settings+0x7c>
 8003cdc:	4b3f      	ldr	r3, [pc, #252]	@ (8003ddc <config_override_settings+0x174>)
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e072      	b.n	8003dce <config_override_settings+0x166>
 8003ce8:	2300      	movs	r3, #0
 8003cea:	73fb      	strb	r3, [r7, #15]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	4a3c      	ldr	r2, [pc, #240]	@ (8003de0 <config_override_settings+0x178>)
 8003cf0:	4611      	mov	r1, r2
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7fc fa6c 	bl	80001d0 <strcmp>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d11a      	bne.n	8003d34 <config_override_settings+0xcc>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d007      	beq.n	8003d18 <config_override_settings+0xb0>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d110      	bne.n	8003d34 <config_override_settings+0xcc>
 8003d12:	7bfb      	ldrb	r3, [r7, #15]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d00d      	beq.n	8003d34 <config_override_settings+0xcc>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	3344      	adds	r3, #68	@ 0x44
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	461a      	mov	r2, r3
 8003d20:	4b30      	ldr	r3, [pc, #192]	@ (8003de4 <config_override_settings+0x17c>)
 8003d22:	601a      	str	r2, [r3, #0]
 8003d24:	7bfb      	ldrb	r3, [r7, #15]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d002      	beq.n	8003d30 <config_override_settings+0xc8>
 8003d2a:	4b2f      	ldr	r3, [pc, #188]	@ (8003de8 <config_override_settings+0x180>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	701a      	strb	r2, [r3, #0]
 8003d30:	2301      	movs	r3, #1
 8003d32:	e04c      	b.n	8003dce <config_override_settings+0x166>
 8003d34:	2300      	movs	r3, #0
 8003d36:	73fb      	strb	r3, [r7, #15]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	4a2c      	ldr	r2, [pc, #176]	@ (8003dec <config_override_settings+0x184>)
 8003d3c:	4611      	mov	r1, r2
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f7fc fa46 	bl	80001d0 <strcmp>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d11a      	bne.n	8003d80 <config_override_settings+0x118>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d007      	beq.n	8003d64 <config_override_settings+0xfc>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	d110      	bne.n	8003d80 <config_override_settings+0x118>
 8003d5e:	7bfb      	ldrb	r3, [r7, #15]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d00d      	beq.n	8003d80 <config_override_settings+0x118>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	3344      	adds	r3, #68	@ 0x44
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	4b20      	ldr	r3, [pc, #128]	@ (8003df0 <config_override_settings+0x188>)
 8003d6e:	601a      	str	r2, [r3, #0]
 8003d70:	7bfb      	ldrb	r3, [r7, #15]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d002      	beq.n	8003d7c <config_override_settings+0x114>
 8003d76:	4b1f      	ldr	r3, [pc, #124]	@ (8003df4 <config_override_settings+0x18c>)
 8003d78:	2200      	movs	r2, #0
 8003d7a:	701a      	strb	r2, [r3, #0]
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e026      	b.n	8003dce <config_override_settings+0x166>
 8003d80:	2300      	movs	r3, #0
 8003d82:	73fb      	strb	r3, [r7, #15]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	4a1c      	ldr	r2, [pc, #112]	@ (8003df8 <config_override_settings+0x190>)
 8003d88:	4611      	mov	r1, r2
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f7fc fa20 	bl	80001d0 <strcmp>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d11a      	bne.n	8003dcc <config_override_settings+0x164>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d007      	beq.n	8003db0 <config_override_settings+0x148>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d110      	bne.n	8003dcc <config_override_settings+0x164>
 8003daa:	7bfb      	ldrb	r3, [r7, #15]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d00d      	beq.n	8003dcc <config_override_settings+0x164>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	3344      	adds	r3, #68	@ 0x44
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	461a      	mov	r2, r3
 8003db8:	4b10      	ldr	r3, [pc, #64]	@ (8003dfc <config_override_settings+0x194>)
 8003dba:	601a      	str	r2, [r3, #0]
 8003dbc:	7bfb      	ldrb	r3, [r7, #15]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d002      	beq.n	8003dc8 <config_override_settings+0x160>
 8003dc2:	4b0f      	ldr	r3, [pc, #60]	@ (8003e00 <config_override_settings+0x198>)
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	701a      	strb	r2, [r3, #0]
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e000      	b.n	8003dce <config_override_settings+0x166>
    #undef SETTING

	return 0;
 8003dcc:	2300      	movs	r3, #0
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3714      	adds	r7, #20
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dd6:	bf00      	nop
 8003dd8:	0801a667 	.word	0x0801a667
 8003ddc:	20000010 	.word	0x20000010
 8003de0:	0801a67b 	.word	0x0801a67b
 8003de4:	2000041c 	.word	0x2000041c
 8003de8:	2000045b 	.word	0x2000045b
 8003dec:	0801a693 	.word	0x0801a693
 8003df0:	20000420 	.word	0x20000420
 8003df4:	2000045f 	.word	0x2000045f
 8003df8:	0801a6ab 	.word	0x0801a6ab
 8003dfc:	20000424 	.word	0x20000424
 8003e00:	20000463 	.word	0x20000463

08003e04 <config_load_settings>:

uint8_t config_load_settings() {
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b0c2      	sub	sp, #264	@ 0x108
 8003e08:	af00      	add	r7, sp, #0
	FRESULT res;
	char line[MAX_LINE_LENGTH];

	if (mount_sd() != FR_OK) return 0;
 8003e0a:	f000 f95b 	bl	80040c4 <mount_sd>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d001      	beq.n	8003e18 <config_load_settings+0x14>
 8003e14:	2300      	movs	r3, #0
 8003e16:	e03b      	b.n	8003e90 <config_load_settings+0x8c>

	res = f_open(&settings_file, SETTINGS_FILE, FA_READ);
 8003e18:	2201      	movs	r2, #1
 8003e1a:	4920      	ldr	r1, [pc, #128]	@ (8003e9c <config_load_settings+0x98>)
 8003e1c:	4820      	ldr	r0, [pc, #128]	@ (8003ea0 <config_load_settings+0x9c>)
 8003e1e:	f010 fc1b 	bl	8014658 <f_open>
 8003e22:	4603      	mov	r3, r0
 8003e24:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
	if (res != FR_OK) return 0;
 8003e28:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d00f      	beq.n	8003e50 <config_load_settings+0x4c>
 8003e30:	2300      	movs	r3, #0
 8003e32:	e02d      	b.n	8003e90 <config_load_settings+0x8c>

	while (f_gets(line, MAX_LINE_LENGTH, &settings_file)) {
		token tok;
		if (parse_token_line(line, &tok)) {
 8003e34:	463a      	mov	r2, r7
 8003e36:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8003e3a:	4611      	mov	r1, r2
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f7ff fe1d 	bl	8003a7c <parse_token_line>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d003      	beq.n	8003e50 <config_load_settings+0x4c>
			config_override_settings(&tok);
 8003e48:	463b      	mov	r3, r7
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f7ff ff0c 	bl	8003c68 <config_override_settings>
	while (f_gets(line, MAX_LINE_LENGTH, &settings_file)) {
 8003e50:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8003e54:	4a12      	ldr	r2, [pc, #72]	@ (8003ea0 <config_load_settings+0x9c>)
 8003e56:	2180      	movs	r1, #128	@ 0x80
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f010 ffcc 	bl	8014df6 <f_gets>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d1e7      	bne.n	8003e34 <config_load_settings+0x30>
		}
	}

	f_close(&settings_file);
 8003e64:	480e      	ldr	r0, [pc, #56]	@ (8003ea0 <config_load_settings+0x9c>)
 8003e66:	f010 ff9c 	bl	8014da2 <f_close>

	CONFIG_CALIBRATE = CONFIG_CALIBRATE_ACC || CONFIG_CALIBRATE_GYR || CONFIG_CALIBRATE_MAG;
 8003e6a:	4b0e      	ldr	r3, [pc, #56]	@ (8003ea4 <config_load_settings+0xa0>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d107      	bne.n	8003e82 <config_load_settings+0x7e>
 8003e72:	4b0d      	ldr	r3, [pc, #52]	@ (8003ea8 <config_load_settings+0xa4>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d103      	bne.n	8003e82 <config_load_settings+0x7e>
 8003e7a:	4b0c      	ldr	r3, [pc, #48]	@ (8003eac <config_load_settings+0xa8>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d001      	beq.n	8003e86 <config_load_settings+0x82>
 8003e82:	2301      	movs	r3, #1
 8003e84:	e000      	b.n	8003e88 <config_load_settings+0x84>
 8003e86:	2300      	movs	r3, #0
 8003e88:	b2da      	uxtb	r2, r3
 8003e8a:	4b09      	ldr	r3, [pc, #36]	@ (8003eb0 <config_load_settings+0xac>)
 8003e8c:	701a      	strb	r2, [r3, #0]

	return 1;
 8003e8e:	2301      	movs	r3, #1
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	bf00      	nop
 8003e9c:	0801a6bc 	.word	0x0801a6bc
 8003ea0:	20000428 	.word	0x20000428
 8003ea4:	2000041c 	.word	0x2000041c
 8003ea8:	20000420 	.word	0x20000420
 8003eac:	20000424 	.word	0x20000424
 8003eb0:	20000419 	.word	0x20000419

08003eb4 <initialize_esp32>:

esp32_instruction instruction = {0};

extern void process_esp32_instruction(esp32_instruction* instruction);

void initialize_esp32() {
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	af00      	add	r7, sp, #0
	// fill buffers

	HAL_I2C_EnableListen_IT(&hi2c2);
 8003eb8:	4802      	ldr	r0, [pc, #8]	@ (8003ec4 <initialize_esp32+0x10>)
 8003eba:	f004 fa0f 	bl	80082dc <HAL_I2C_EnableListen_IT>
}
 8003ebe:	bf00      	nop
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	200026a0 	.word	0x200026a0

08003ec8 <HAL_I2C_ListenCpltCallback>:

extern void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c) {
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b082      	sub	sp, #8
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C2) {
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a04      	ldr	r2, [pc, #16]	@ (8003ee8 <HAL_I2C_ListenCpltCallback+0x20>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d102      	bne.n	8003ee0 <HAL_I2C_ListenCpltCallback+0x18>
		HAL_I2C_EnableListen_IT(hi2c);
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	f004 f9fe 	bl	80082dc <HAL_I2C_EnableListen_IT>
	}
}
 8003ee0:	bf00      	nop
 8003ee2:	3708      	adds	r7, #8
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}
 8003ee8:	40005800 	.word	0x40005800

08003eec <HAL_I2C_AddrCallback>:

extern void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode) {
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b084      	sub	sp, #16
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	460b      	mov	r3, r1
 8003ef6:	70fb      	strb	r3, [r7, #3]
 8003ef8:	4613      	mov	r3, r2
 8003efa:	803b      	strh	r3, [r7, #0]
	if (hi2c->Instance == I2C2) {
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a14      	ldr	r2, [pc, #80]	@ (8003f54 <HAL_I2C_AddrCallback+0x68>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d121      	bne.n	8003f4a <HAL_I2C_AddrCallback+0x5e>
		if (TransferDirection == I2C_DIRECTION_TRANSMIT) {
 8003f06:	78fb      	ldrb	r3, [r7, #3]
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d106      	bne.n	8003f1a <HAL_I2C_AddrCallback+0x2e>
			HAL_I2C_Slave_Seq_Receive_IT(hi2c, rx_buffer, ESP32_RX_BUFFER_SIZE, I2C_FIRST_AND_LAST_FRAME);
 8003f0c:	2308      	movs	r3, #8
 8003f0e:	2222      	movs	r2, #34	@ 0x22
 8003f10:	4911      	ldr	r1, [pc, #68]	@ (8003f58 <HAL_I2C_AddrCallback+0x6c>)
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f004 f96f 	bl	80081f6 <HAL_I2C_Slave_Seq_Receive_IT>
			tx_active = inactive;

			HAL_I2C_Slave_Seq_Transmit_IT(hi2c, tx_buffers[tx_active], ESP32_TX_BUFFER_SIZE, I2C_FIRST_AND_LAST_FRAME);
		}
	}
}
 8003f18:	e017      	b.n	8003f4a <HAL_I2C_AddrCallback+0x5e>
			uint8_t inactive = !tx_active;
 8003f1a:	4b10      	ldr	r3, [pc, #64]	@ (8003f5c <HAL_I2C_AddrCallback+0x70>)
 8003f1c:	781b      	ldrb	r3, [r3, #0]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	bf0c      	ite	eq
 8003f22:	2301      	moveq	r3, #1
 8003f24:	2300      	movne	r3, #0
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	73fb      	strb	r3, [r7, #15]
			tx_active = inactive;
 8003f2a:	4a0c      	ldr	r2, [pc, #48]	@ (8003f5c <HAL_I2C_AddrCallback+0x70>)
 8003f2c:	7bfb      	ldrb	r3, [r7, #15]
 8003f2e:	7013      	strb	r3, [r2, #0]
			HAL_I2C_Slave_Seq_Transmit_IT(hi2c, tx_buffers[tx_active], ESP32_TX_BUFFER_SIZE, I2C_FIRST_AND_LAST_FRAME);
 8003f30:	4b0a      	ldr	r3, [pc, #40]	@ (8003f5c <HAL_I2C_AddrCallback+0x70>)
 8003f32:	781b      	ldrb	r3, [r3, #0]
 8003f34:	461a      	mov	r2, r3
 8003f36:	2346      	movs	r3, #70	@ 0x46
 8003f38:	fb02 f303 	mul.w	r3, r2, r3
 8003f3c:	4a08      	ldr	r2, [pc, #32]	@ (8003f60 <HAL_I2C_AddrCallback+0x74>)
 8003f3e:	1899      	adds	r1, r3, r2
 8003f40:	2308      	movs	r3, #8
 8003f42:	2246      	movs	r2, #70	@ 0x46
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f004 f8e3 	bl	8008110 <HAL_I2C_Slave_Seq_Transmit_IT>
}
 8003f4a:	bf00      	nop
 8003f4c:	3710      	adds	r7, #16
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	40005800 	.word	0x40005800
 8003f58:	200014e8 	.word	0x200014e8
 8003f5c:	200014e4 	.word	0x200014e4
 8003f60:	20001458 	.word	0x20001458

08003f64 <HAL_I2C_SlaveRxCpltCallback>:

extern void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b082      	sub	sp, #8
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C2) {
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a0d      	ldr	r2, [pc, #52]	@ (8003fa8 <HAL_I2C_SlaveRxCpltCallback+0x44>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d114      	bne.n	8003fa0 <HAL_I2C_SlaveRxCpltCallback+0x3c>
		instruction.type = rx_buffer[0];
 8003f76:	4b0d      	ldr	r3, [pc, #52]	@ (8003fac <HAL_I2C_SlaveRxCpltCallback+0x48>)
 8003f78:	781a      	ldrb	r2, [r3, #0]
 8003f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8003fb0 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 8003f7c:	701a      	strb	r2, [r3, #0]
		instruction.payload_size = rx_buffer[1];
 8003f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8003fac <HAL_I2C_SlaveRxCpltCallback+0x48>)
 8003f80:	785a      	ldrb	r2, [r3, #1]
 8003f82:	4b0b      	ldr	r3, [pc, #44]	@ (8003fb0 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 8003f84:	705a      	strb	r2, [r3, #1]
		memcpy(instruction.payload, rx_buffer + 2, instruction.payload_size);
 8003f86:	490b      	ldr	r1, [pc, #44]	@ (8003fb4 <HAL_I2C_SlaveRxCpltCallback+0x50>)
 8003f88:	4b09      	ldr	r3, [pc, #36]	@ (8003fb0 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 8003f8a:	785b      	ldrb	r3, [r3, #1]
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	480a      	ldr	r0, [pc, #40]	@ (8003fb8 <HAL_I2C_SlaveRxCpltCallback+0x54>)
 8003f90:	f013 fbb1 	bl	80176f6 <memcpy>

		process_esp32_instruction(&instruction);
 8003f94:	4806      	ldr	r0, [pc, #24]	@ (8003fb0 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 8003f96:	f000 f8c9 	bl	800412c <process_esp32_instruction>

		HAL_I2C_EnableListen_IT(hi2c);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f004 f99e 	bl	80082dc <HAL_I2C_EnableListen_IT>
	}
}
 8003fa0:	bf00      	nop
 8003fa2:	3708      	adds	r7, #8
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}
 8003fa8:	40005800 	.word	0x40005800
 8003fac:	200014e8 	.word	0x200014e8
 8003fb0:	2000150c 	.word	0x2000150c
 8003fb4:	200014ea 	.word	0x200014ea
 8003fb8:	2000150e 	.word	0x2000150e

08003fbc <HAL_I2C_SlaveTxCpltCallback>:

extern void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b082      	sub	sp, #8
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C2) {
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a04      	ldr	r2, [pc, #16]	@ (8003fdc <HAL_I2C_SlaveTxCpltCallback+0x20>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d102      	bne.n	8003fd4 <HAL_I2C_SlaveTxCpltCallback+0x18>
		HAL_I2C_EnableListen_IT(hi2c);
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f004 f984 	bl	80082dc <HAL_I2C_EnableListen_IT>
	}
}
 8003fd4:	bf00      	nop
 8003fd6:	3708      	adds	r7, #8
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}
 8003fdc:	40005800 	.word	0x40005800

08003fe0 <HAL_I2C_ErrorCallback>:

extern void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C2) {
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a07      	ldr	r2, [pc, #28]	@ (800400c <HAL_I2C_ErrorCallback+0x2c>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d108      	bne.n	8004004 <HAL_I2C_ErrorCallback+0x24>
		HAL_I2C_DeInit(hi2c);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f004 f848 	bl	8008088 <HAL_I2C_DeInit>
		HAL_I2C_Init(hi2c);
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f003 ff01 	bl	8007e00 <HAL_I2C_Init>
		HAL_I2C_EnableListen_IT(hi2c);
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f004 f96c 	bl	80082dc <HAL_I2C_EnableListen_IT>
	}
}
 8004004:	bf00      	nop
 8004006:	3708      	adds	r7, #8
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}
 800400c:	40005800 	.word	0x40005800

08004010 <logger_flash_init>:
	strcpy(logfile_name + flight_name_len, LOG_FILENAME_SUFFIX);
}
/* SD CARD */

/* FLASH LOGGER */
W25QXX_result_t logger_flash_init() {
 8004010:	b580      	push	{r7, lr}
 8004012:	af00      	add	r7, sp, #0
	_Static_assert(FLASH_LOG_SIZE < FLASH_PAGE_SIZE, "rocket_data too large");

	HAL_Delay(10);
 8004014:	200a      	movs	r0, #10
 8004016:	f002 fa35 	bl	8006484 <HAL_Delay>

	flash_result = w25qxx_init(&flash, FLASH_SPI, FLASH_CS_GPIO_PORT, FLASH_CS_GPIO_PIN);
 800401a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800401e:	4a08      	ldr	r2, [pc, #32]	@ (8004040 <logger_flash_init+0x30>)
 8004020:	4908      	ldr	r1, [pc, #32]	@ (8004044 <logger_flash_init+0x34>)
 8004022:	4809      	ldr	r0, [pc, #36]	@ (8004048 <logger_flash_init+0x38>)
 8004024:	f7fe f896 	bl	8002154 <w25qxx_init>
 8004028:	4603      	mov	r3, r0
 800402a:	461a      	mov	r2, r3
 800402c:	4b07      	ldr	r3, [pc, #28]	@ (800404c <logger_flash_init+0x3c>)
 800402e:	701a      	strb	r2, [r3, #0]

	w25qxx_chip_erase(&flash);
 8004030:	4805      	ldr	r0, [pc, #20]	@ (8004048 <logger_flash_init+0x38>)
 8004032:	f7fe f9ba 	bl	80023aa <w25qxx_chip_erase>

	return flash_result;
 8004036:	4b05      	ldr	r3, [pc, #20]	@ (800404c <logger_flash_init+0x3c>)
 8004038:	781b      	ldrb	r3, [r3, #0]
}
 800403a:	4618      	mov	r0, r3
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	40020400 	.word	0x40020400
 8004044:	2000274c 	.word	0x2000274c
 8004048:	20001530 	.word	0x20001530
 800404c:	20001558 	.word	0x20001558

08004050 <logger_flash_log_data>:

W25QXX_result_t logger_flash_log_data(rocket_data* data) {
 8004050:	b580      	push	{r7, lr}
 8004052:	b094      	sub	sp, #80	@ 0x50
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
	uint8_t log_buffer[FLASH_LOG_SIZE];

	memcpy(log_buffer, data, FLASH_LOG_SIZE);
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	f107 0308 	add.w	r3, r7, #8
 800405e:	4611      	mov	r1, r2
 8004060:	2246      	movs	r2, #70	@ 0x46
 8004062:	4618      	mov	r0, r3
 8004064:	f013 fb47 	bl	80176f6 <memcpy>

	if (flash_page_idx <= FLASH_NUM_PAGES) {
 8004068:	4b13      	ldr	r3, [pc, #76]	@ (80040b8 <logger_flash_log_data+0x68>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004070:	d80d      	bhi.n	800408e <logger_flash_log_data+0x3e>
		flash_result = w25qxx_write(&flash, flash_page_idx * FLASH_PAGE_SIZE, log_buffer, FLASH_LOG_SIZE);
 8004072:	4b11      	ldr	r3, [pc, #68]	@ (80040b8 <logger_flash_log_data+0x68>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	0219      	lsls	r1, r3, #8
 8004078:	f107 0208 	add.w	r2, r7, #8
 800407c:	2346      	movs	r3, #70	@ 0x46
 800407e:	480f      	ldr	r0, [pc, #60]	@ (80040bc <logger_flash_log_data+0x6c>)
 8004080:	f7fe f912 	bl	80022a8 <w25qxx_write>
 8004084:	4603      	mov	r3, r0
 8004086:	461a      	mov	r2, r3
 8004088:	4b0d      	ldr	r3, [pc, #52]	@ (80040c0 <logger_flash_log_data+0x70>)
 800408a:	701a      	strb	r2, [r3, #0]
 800408c:	e002      	b.n	8004094 <logger_flash_log_data+0x44>
	} else {
		flash_result = W25QXX_Err;
 800408e:	4b0c      	ldr	r3, [pc, #48]	@ (80040c0 <logger_flash_log_data+0x70>)
 8004090:	2201      	movs	r2, #1
 8004092:	701a      	strb	r2, [r3, #0]
	}

	if (flash_result != W25QXX_Ok) {
 8004094:	4b0a      	ldr	r3, [pc, #40]	@ (80040c0 <logger_flash_log_data+0x70>)
 8004096:	781b      	ldrb	r3, [r3, #0]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d002      	beq.n	80040a2 <logger_flash_log_data+0x52>
		return flash_result;
 800409c:	4b08      	ldr	r3, [pc, #32]	@ (80040c0 <logger_flash_log_data+0x70>)
 800409e:	781b      	ldrb	r3, [r3, #0]
 80040a0:	e006      	b.n	80040b0 <logger_flash_log_data+0x60>
	}

	flash_page_idx++;
 80040a2:	4b05      	ldr	r3, [pc, #20]	@ (80040b8 <logger_flash_log_data+0x68>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	3301      	adds	r3, #1
 80040a8:	4a03      	ldr	r2, [pc, #12]	@ (80040b8 <logger_flash_log_data+0x68>)
 80040aa:	6013      	str	r3, [r2, #0]

	return flash_result;
 80040ac:	4b04      	ldr	r3, [pc, #16]	@ (80040c0 <logger_flash_log_data+0x70>)
 80040ae:	781b      	ldrb	r3, [r3, #0]
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	3750      	adds	r7, #80	@ 0x50
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bd80      	pop	{r7, pc}
 80040b8:	2000155c 	.word	0x2000155c
 80040bc:	20001530 	.word	0x20001530
 80040c0:	20001558 	.word	0x20001558

080040c4 <mount_sd>:
	return flash_result;
}
/* FLASH LOGGER */

/* SD LOGGER */
FRESULT mount_sd() {
 80040c4:	b580      	push	{r7, lr}
 80040c6:	af00      	add	r7, sp, #0
	sd_result = f_mount(&SD_FatFs, "", 1);
 80040c8:	2201      	movs	r2, #1
 80040ca:	4906      	ldr	r1, [pc, #24]	@ (80040e4 <mount_sd+0x20>)
 80040cc:	4806      	ldr	r0, [pc, #24]	@ (80040e8 <mount_sd+0x24>)
 80040ce:	f010 fa7d 	bl	80145cc <f_mount>
 80040d2:	4603      	mov	r3, r0
 80040d4:	461a      	mov	r2, r3
 80040d6:	4b05      	ldr	r3, [pc, #20]	@ (80040ec <mount_sd+0x28>)
 80040d8:	701a      	strb	r2, [r3, #0]
	return sd_result;
 80040da:	4b04      	ldr	r3, [pc, #16]	@ (80040ec <mount_sd+0x28>)
 80040dc:	781b      	ldrb	r3, [r3, #0]
}
 80040de:	4618      	mov	r0, r3
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	bf00      	nop
 80040e4:	0801a730 	.word	0x0801a730
 80040e8:	20001560 	.word	0x20001560
 80040ec:	20002598 	.word	0x20002598

080040f0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b082      	sub	sp, #8
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
		run_mag_calibration();
    	calib_mag = mag_cal;
#endif
    }
#ifndef CALIBRATE
	if (htim->Instance == TIM6) {
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a06      	ldr	r2, [pc, #24]	@ (8004118 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d105      	bne.n	800410e <HAL_TIM_PeriodElapsedCallback+0x1e>
		calculate_orientation(orientation_quat, &roll, &pitch, &yaw);
 8004102:	4b06      	ldr	r3, [pc, #24]	@ (800411c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8004104:	4a06      	ldr	r2, [pc, #24]	@ (8004120 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8004106:	4907      	ldr	r1, [pc, #28]	@ (8004124 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8004108:	4807      	ldr	r0, [pc, #28]	@ (8004128 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800410a:	f000 fe3d 	bl	8004d88 <calculate_orientation>
	}
#endif
}
 800410e:	bf00      	nop
 8004110:	3708      	adds	r7, #8
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	40001000 	.word	0x40001000
 800411c:	20002a74 	.word	0x20002a74
 8004120:	20002a70 	.word	0x20002a70
 8004124:	20002a6c 	.word	0x20002a6c
 8004128:	20002a5c 	.word	0x20002a5c

0800412c <process_esp32_instruction>:

void process_esp32_instruction(esp32_instruction* instruction) {
 800412c:	b580      	push	{r7, lr}
 800412e:	b082      	sub	sp, #8
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
	if (instruction->type == ESP32_LAUNCH) {
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	781b      	ldrb	r3, [r3, #0]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d104      	bne.n	8004146 <process_esp32_instruction+0x1a>
		HAL_GPIO_TogglePin(GENERAL_LED_GPIO_Port, GENERAL_LED_Pin);
 800413c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004140:	4803      	ldr	r0, [pc, #12]	@ (8004150 <process_esp32_instruction+0x24>)
 8004142:	f003 fe42 	bl	8007dca <HAL_GPIO_TogglePin>
	}
}
 8004146:	bf00      	nop
 8004148:	3708      	adds	r7, #8
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	40020800 	.word	0x40020800

08004154 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004154:	b590      	push	{r4, r7, lr}
 8004156:	b083      	sub	sp, #12
 8004158:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800415a:	f002 f921 	bl	80063a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800415e:	f000 f937 	bl	80043d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004162:	f000 fd11 	bl	8004b88 <MX_GPIO_Init>
  MX_DMA_Init();
 8004166:	f000 fce7 	bl	8004b38 <MX_DMA_Init>
  MX_FATFS_Init();
 800416a:	f00c f813 	bl	8010194 <MX_FATFS_Init>
  MX_TIM2_Init();
 800416e:	f000 fbb7 	bl	80048e0 <MX_TIM2_Init>
  MX_I2C1_Init();
 8004172:	f000 fa0b 	bl	800458c <MX_I2C1_Init>
  MX_SPI2_Init();
 8004176:	f000 fa9b 	bl	80046b0 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 800417a:	f000 fcb3 	bl	8004ae4 <MX_USART1_UART_Init>
  MX_CRC_Init();
 800417e:	f000 f9f1 	bl	8004564 <MX_CRC_Init>
  MX_TIM1_Init();
 8004182:	f000 fb01 	bl	8004788 <MX_TIM1_Init>
  MX_ADC1_Init();
 8004186:	f000 f98d 	bl	80044a4 <MX_ADC1_Init>
  MX_I2C2_Init();
 800418a:	f000 fa2d 	bl	80045e8 <MX_I2C2_Init>
  MX_SPI1_Init();
 800418e:	f000 fa59 	bl	8004644 <MX_SPI1_Init>
  MX_TIM7_Init();
 8004192:	f000 fc71 	bl	8004a78 <MX_TIM7_Init>
  MX_USB_DEVICE_Init();
 8004196:	f010 ff8f 	bl	80150b8 <MX_USB_DEVICE_Init>
  MX_TIM6_Init();
 800419a:	f000 fc37 	bl	8004a0c <MX_TIM6_Init>
  MX_SPI3_Init();
 800419e:	f000 fabd 	bl	800471c <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  config_load_settings();
 80041a2:	f7ff fe2f 	bl	8003e04 <config_load_settings>
  rgb_led_set_color(&status_led, COLOR_YELLOW);
 80041a6:	2300      	movs	r3, #0
 80041a8:	f443 437f 	orr.w	r3, r3, #65280	@ 0xff00
 80041ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80041b0:	4619      	mov	r1, r3
 80041b2:	4876      	ldr	r0, [pc, #472]	@ (800438c <main+0x238>)
 80041b4:	f7fd fd7a 	bl	8001cac <rgb_led_set_color>

  rgb_led_start(&status_led);
 80041b8:	4874      	ldr	r0, [pc, #464]	@ (800438c <main+0x238>)
 80041ba:	f7fd fd5b 	bl	8001c74 <rgb_led_start>
  buzzer_init(&bzr);
 80041be:	4874      	ldr	r0, [pc, #464]	@ (8004390 <main+0x23c>)
 80041c0:	f7fd fd10 	bl	8001be4 <buzzer_init>
  battery_adc_start();
 80041c4:	f7ff fb94 	bl	80038f0 <battery_adc_start>

  rgb_led_set_color(&status_led, COLOR_BLUE);
 80041c8:	2300      	movs	r3, #0
 80041ca:	f043 03ff 	orr.w	r3, r3, #255	@ 0xff
 80041ce:	4619      	mov	r1, r3
 80041d0:	486e      	ldr	r0, [pc, #440]	@ (800438c <main+0x238>)
 80041d2:	f7fd fd6b 	bl	8001cac <rgb_led_set_color>

#ifndef CALIBRATE
  servo_start(&tvc_x);
 80041d6:	486f      	ldr	r0, [pc, #444]	@ (8004394 <main+0x240>)
 80041d8:	f7fd fe4b 	bl	8001e72 <servo_start>
  servo_start(&tvc_y);
 80041dc:	486e      	ldr	r0, [pc, #440]	@ (8004398 <main+0x244>)
 80041de:	f7fd fe48 	bl	8001e72 <servo_start>

  pyro_init(&motor);
 80041e2:	486e      	ldr	r0, [pc, #440]	@ (800439c <main+0x248>)
 80041e4:	f7fd fde6 	bl	8001db4 <pyro_init>
  pyro_init(&parachute);
 80041e8:	486d      	ldr	r0, [pc, #436]	@ (80043a0 <main+0x24c>)
 80041ea:	f7fd fde3 	bl	8001db4 <pyro_init>

  rgb_led_set_color(&status_led, COLOR_PURPLE);
 80041ee:	2300      	movs	r3, #0
 80041f0:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 80041f4:	f362 0307 	bfi	r3, r2, #0, #8
 80041f8:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 80041fc:	f362 4317 	bfi	r3, r2, #16, #8
 8004200:	4619      	mov	r1, r3
 8004202:	4862      	ldr	r0, [pc, #392]	@ (800438c <main+0x238>)
 8004204:	f7fd fd52 	bl	8001cac <rgb_led_set_color>

  logger_flash_init();
 8004208:	f7ff ff02 	bl	8004010 <logger_flash_init>
  rgb_led_set_color(&status_led, COLOR_ORANGE);
 800420c:	2300      	movs	r3, #0
 800420e:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8004212:	f362 230f 	bfi	r3, r2, #8, #8
 8004216:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800421a:	4619      	mov	r1, r3
 800421c:	485b      	ldr	r0, [pc, #364]	@ (800438c <main+0x238>)
 800421e:	f7fd fd45 	bl	8001cac <rgb_led_set_color>
#endif

  initialize_uart_dma();
 8004222:	f001 fc43 	bl	8005aac <initialize_uart_dma>
  initialize_esp32();
 8004226:	f7ff fe45 	bl	8003eb4 <initialize_esp32>
  rgb_led_set_color(&status_led, COLOR_YELLOW);
 800422a:	2300      	movs	r3, #0
 800422c:	f443 437f 	orr.w	r3, r3, #65280	@ 0xff00
 8004230:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004234:	4619      	mov	r1, r3
 8004236:	4855      	ldr	r0, [pc, #340]	@ (800438c <main+0x238>)
 8004238:	f7fd fd38 	bl	8001cac <rgb_led_set_color>

#ifndef CALIBRATE
  HAL_TIM_Base_Start_IT(&htim6);
 800423c:	4859      	ldr	r0, [pc, #356]	@ (80043a4 <main+0x250>)
 800423e:	f008 fa15 	bl	800c66c <HAL_TIM_Base_Start_IT>
  initialize_orientation();
 8004242:	f000 fd7d 	bl	8004d40 <initialize_orientation>
  rgb_led_set_color(&status_led, COLOR_GREEN);
 8004246:	2300      	movs	r3, #0
 8004248:	f443 437f 	orr.w	r3, r3, #65280	@ 0xff00
 800424c:	4619      	mov	r1, r3
 800424e:	484f      	ldr	r0, [pc, #316]	@ (800438c <main+0x238>)
 8004250:	f7fd fd2c 	bl	8001cac <rgb_led_set_color>
#endif
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (!flight_over)
 8004254:	e090      	b.n	8004378 <main+0x224>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  flight_time = ((float)(HAL_GetTick() - launch_time)) / 1000.0f;
 8004256:	f002 f909 	bl	800646c <HAL_GetTick>
 800425a:	4602      	mov	r2, r0
 800425c:	4b52      	ldr	r3, [pc, #328]	@ (80043a8 <main+0x254>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	1ad3      	subs	r3, r2, r3
 8004262:	ee07 3a90 	vmov	s15, r3
 8004266:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800426a:	eddf 6a50 	vldr	s13, [pc, #320]	@ 80043ac <main+0x258>
 800426e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004272:	4b4f      	ldr	r3, [pc, #316]	@ (80043b0 <main+0x25c>)
 8004274:	edc3 7a00 	vstr	s15, [r3]

	  battery_update_voltage(&r_data.vbat);
 8004278:	484e      	ldr	r0, [pc, #312]	@ (80043b4 <main+0x260>)
 800427a:	f7ff fb93 	bl	80039a4 <battery_update_voltage>

#ifndef CALIBRATE
	  pyro_update(&motor);
 800427e:	4847      	ldr	r0, [pc, #284]	@ (800439c <main+0x248>)
 8004280:	f7fd fdae 	bl	8001de0 <pyro_update>
	  pyro_update(&parachute);
 8004284:	4846      	ldr	r0, [pc, #280]	@ (80043a0 <main+0x24c>)
 8004286:	f7fd fdab 	bl	8001de0 <pyro_update>
#endif

	  if (uart_dma_is_data_ready()) {
 800428a:	f001 fd99 	bl	8005dc0 <uart_dma_is_data_ready>
 800428e:	4603      	mov	r3, r0
 8004290:	2b00      	cmp	r3, #0
 8004292:	d057      	beq.n	8004344 <main+0x1f0>
		  uart_dma_reset_data_ready();
 8004294:	f001 fda0 	bl	8005dd8 <uart_dma_reset_data_ready>

		  // process packet
		  sensor_packet* latest_packet = uart_dma_get_latest_packet();
 8004298:	f001 fdaa 	bl	8005df0 <uart_dma_get_latest_packet>
 800429c:	6078      	str	r0, [r7, #4]
		  process_raw_sensor_data(&latest_packet->data, &data);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	3302      	adds	r3, #2
 80042a2:	4945      	ldr	r1, [pc, #276]	@ (80043b8 <main+0x264>)
 80042a4:	4618      	mov	r0, r3
 80042a6:	f001 fe03 	bl	8005eb0 <process_raw_sensor_data>

#ifndef CALIBRATE
		  // log new data
		  r_data.T_plus = flight_time;
 80042aa:	4b41      	ldr	r3, [pc, #260]	@ (80043b0 <main+0x25c>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a43      	ldr	r2, [pc, #268]	@ (80043bc <main+0x268>)
 80042b0:	6013      	str	r3, [r2, #0]

		  r_data.acc.x = data.ax;
 80042b2:	4b41      	ldr	r3, [pc, #260]	@ (80043b8 <main+0x264>)
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	4a41      	ldr	r2, [pc, #260]	@ (80043bc <main+0x268>)
 80042b8:	6093      	str	r3, [r2, #8]
		  r_data.acc.y = data.ay;
 80042ba:	4b3f      	ldr	r3, [pc, #252]	@ (80043b8 <main+0x264>)
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	4a3f      	ldr	r2, [pc, #252]	@ (80043bc <main+0x268>)
 80042c0:	60d3      	str	r3, [r2, #12]
		  r_data.acc.z = data.az;
 80042c2:	4b3d      	ldr	r3, [pc, #244]	@ (80043b8 <main+0x264>)
 80042c4:	691b      	ldr	r3, [r3, #16]
 80042c6:	4a3d      	ldr	r2, [pc, #244]	@ (80043bc <main+0x268>)
 80042c8:	6113      	str	r3, [r2, #16]

		  r_data.gyr.x = data.gx;
 80042ca:	4b3b      	ldr	r3, [pc, #236]	@ (80043b8 <main+0x264>)
 80042cc:	695b      	ldr	r3, [r3, #20]
 80042ce:	4a3b      	ldr	r2, [pc, #236]	@ (80043bc <main+0x268>)
 80042d0:	6153      	str	r3, [r2, #20]
		  r_data.gyr.y = data.gy;
 80042d2:	4b39      	ldr	r3, [pc, #228]	@ (80043b8 <main+0x264>)
 80042d4:	699b      	ldr	r3, [r3, #24]
 80042d6:	4a39      	ldr	r2, [pc, #228]	@ (80043bc <main+0x268>)
 80042d8:	6193      	str	r3, [r2, #24]
		  r_data.gyr.z = data.gz;
 80042da:	4b37      	ldr	r3, [pc, #220]	@ (80043b8 <main+0x264>)
 80042dc:	69db      	ldr	r3, [r3, #28]
 80042de:	4a37      	ldr	r2, [pc, #220]	@ (80043bc <main+0x268>)
 80042e0:	61d3      	str	r3, [r2, #28]

		  r_data.mag.x = data.mx;
 80042e2:	4b35      	ldr	r3, [pc, #212]	@ (80043b8 <main+0x264>)
 80042e4:	6a1b      	ldr	r3, [r3, #32]
 80042e6:	4a35      	ldr	r2, [pc, #212]	@ (80043bc <main+0x268>)
 80042e8:	6213      	str	r3, [r2, #32]
		  r_data.mag.y = data.my;
 80042ea:	4b33      	ldr	r3, [pc, #204]	@ (80043b8 <main+0x264>)
 80042ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ee:	4a33      	ldr	r2, [pc, #204]	@ (80043bc <main+0x268>)
 80042f0:	6253      	str	r3, [r2, #36]	@ 0x24
		  r_data.mag.z = data.mz;
 80042f2:	4b31      	ldr	r3, [pc, #196]	@ (80043b8 <main+0x264>)
 80042f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042f6:	4a31      	ldr	r2, [pc, #196]	@ (80043bc <main+0x268>)
 80042f8:	6293      	str	r3, [r2, #40]	@ 0x28

		  r_data.quat.w = orientation_quat[0];
 80042fa:	4b31      	ldr	r3, [pc, #196]	@ (80043c0 <main+0x26c>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a2f      	ldr	r2, [pc, #188]	@ (80043bc <main+0x268>)
 8004300:	62d3      	str	r3, [r2, #44]	@ 0x2c
		  r_data.quat.x = orientation_quat[1];
 8004302:	4b2f      	ldr	r3, [pc, #188]	@ (80043c0 <main+0x26c>)
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	4a2d      	ldr	r2, [pc, #180]	@ (80043bc <main+0x268>)
 8004308:	6313      	str	r3, [r2, #48]	@ 0x30
		  r_data.quat.y = orientation_quat[2];
 800430a:	4b2d      	ldr	r3, [pc, #180]	@ (80043c0 <main+0x26c>)
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	4a2b      	ldr	r2, [pc, #172]	@ (80043bc <main+0x268>)
 8004310:	6353      	str	r3, [r2, #52]	@ 0x34
		  r_data.quat.z = orientation_quat[3];
 8004312:	4b2b      	ldr	r3, [pc, #172]	@ (80043c0 <main+0x26c>)
 8004314:	68db      	ldr	r3, [r3, #12]
 8004316:	4a29      	ldr	r2, [pc, #164]	@ (80043bc <main+0x268>)
 8004318:	6393      	str	r3, [r2, #56]	@ 0x38

		  r_data.tvc.x = tvc_x.angle;
 800431a:	4b1e      	ldr	r3, [pc, #120]	@ (8004394 <main+0x240>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a27      	ldr	r2, [pc, #156]	@ (80043bc <main+0x268>)
 8004320:	63d3      	str	r3, [r2, #60]	@ 0x3c
		  r_data.tvc.y = tvc_y.angle;
 8004322:	4b1d      	ldr	r3, [pc, #116]	@ (8004398 <main+0x244>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a25      	ldr	r2, [pc, #148]	@ (80043bc <main+0x268>)
 8004328:	6413      	str	r3, [r2, #64]	@ 0x40

		  r_data.pyro.motor = motor.state;
 800432a:	4b1c      	ldr	r3, [pc, #112]	@ (800439c <main+0x248>)
 800432c:	7b9a      	ldrb	r2, [r3, #14]
 800432e:	4b23      	ldr	r3, [pc, #140]	@ (80043bc <main+0x268>)
 8004330:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		  r_data.pyro.parachute = parachute.state;
 8004334:	4b1a      	ldr	r3, [pc, #104]	@ (80043a0 <main+0x24c>)
 8004336:	7b9a      	ldrb	r2, [r3, #14]
 8004338:	4b20      	ldr	r3, [pc, #128]	@ (80043bc <main+0x268>)
 800433a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		  logger_flash_log_data(&r_data);
 800433e:	481f      	ldr	r0, [pc, #124]	@ (80043bc <main+0x268>)
 8004340:	f7ff fe86 	bl	8004050 <logger_flash_log_data>
#endif

		  // control algorithms
	  }
#ifndef CALIBRATE
	  uint32_t now = HAL_GetTick();
 8004344:	f002 f892 	bl	800646c <HAL_GetTick>
 8004348:	6038      	str	r0, [r7, #0]
	  if ((now - last_send_time) >= send_interval) {
 800434a:	4b1e      	ldr	r3, [pc, #120]	@ (80043c4 <main+0x270>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	683a      	ldr	r2, [r7, #0]
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	2232      	movs	r2, #50	@ 0x32
 8004354:	4293      	cmp	r3, r2
 8004356:	d30f      	bcc.n	8004378 <main+0x224>
		  memcpy(&quat_buffer,  orientation_quat, 4 * sizeof(float));
 8004358:	4a1b      	ldr	r2, [pc, #108]	@ (80043c8 <main+0x274>)
 800435a:	4b19      	ldr	r3, [pc, #100]	@ (80043c0 <main+0x26c>)
 800435c:	4614      	mov	r4, r2
 800435e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004360:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  if (CDC_Transmit_FS(quat_buffer, 4 * sizeof(float)) == USBD_OK) {
 8004364:	2110      	movs	r1, #16
 8004366:	4818      	ldr	r0, [pc, #96]	@ (80043c8 <main+0x274>)
 8004368:	f010 ff64 	bl	8015234 <CDC_Transmit_FS>
 800436c:	4603      	mov	r3, r0
 800436e:	2b00      	cmp	r3, #0
 8004370:	d102      	bne.n	8004378 <main+0x224>
			  last_send_time = now;
 8004372:	4a14      	ldr	r2, [pc, #80]	@ (80043c4 <main+0x270>)
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	6013      	str	r3, [r2, #0]
  while (!flight_over)
 8004378:	4b14      	ldr	r3, [pc, #80]	@ (80043cc <main+0x278>)
 800437a:	781b      	ldrb	r3, [r3, #0]
 800437c:	2b00      	cmp	r3, #0
 800437e:	f43f af6a 	beq.w	8004256 <main+0x102>
 8004382:	2300      	movs	r3, #0
//	  HAL_Delay(500);
//	  rgb_led_set_color(&status_led, COLOR_OFF);
//	  HAL_Delay(500);
//  }
  /* USER CODE END 3 */
}
 8004384:	4618      	mov	r0, r3
 8004386:	370c      	adds	r7, #12
 8004388:	46bd      	mov	sp, r7
 800438a:	bd90      	pop	{r4, r7, pc}
 800438c:	20000050 	.word	0x20000050
 8004390:	200000f4 	.word	0x200000f4
 8004394:	20000074 	.word	0x20000074
 8004398:	2000009c 	.word	0x2000009c
 800439c:	200000c4 	.word	0x200000c4
 80043a0:	200000dc 	.word	0x200000dc
 80043a4:	2000288c 	.word	0x2000288c
 80043a8:	20002a0c 	.word	0x20002a0c
 80043ac:	447a0000 	.word	0x447a0000
 80043b0:	20002a10 	.word	0x20002a10
 80043b4:	200029c8 	.word	0x200029c8
 80043b8:	20002a28 	.word	0x20002a28
 80043bc:	200029c4 	.word	0x200029c4
 80043c0:	20002a5c 	.word	0x20002a5c
 80043c4:	20002a24 	.word	0x20002a24
 80043c8:	20002a14 	.word	0x20002a14
 80043cc:	20002a78 	.word	0x20002a78

080043d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b094      	sub	sp, #80	@ 0x50
 80043d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80043d6:	f107 0320 	add.w	r3, r7, #32
 80043da:	2230      	movs	r2, #48	@ 0x30
 80043dc:	2100      	movs	r1, #0
 80043de:	4618      	mov	r0, r3
 80043e0:	f013 f8ab 	bl	801753a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80043e4:	f107 030c 	add.w	r3, r7, #12
 80043e8:	2200      	movs	r2, #0
 80043ea:	601a      	str	r2, [r3, #0]
 80043ec:	605a      	str	r2, [r3, #4]
 80043ee:	609a      	str	r2, [r3, #8]
 80043f0:	60da      	str	r2, [r3, #12]
 80043f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80043f4:	2300      	movs	r3, #0
 80043f6:	60bb      	str	r3, [r7, #8]
 80043f8:	4b28      	ldr	r3, [pc, #160]	@ (800449c <SystemClock_Config+0xcc>)
 80043fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fc:	4a27      	ldr	r2, [pc, #156]	@ (800449c <SystemClock_Config+0xcc>)
 80043fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004402:	6413      	str	r3, [r2, #64]	@ 0x40
 8004404:	4b25      	ldr	r3, [pc, #148]	@ (800449c <SystemClock_Config+0xcc>)
 8004406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004408:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800440c:	60bb      	str	r3, [r7, #8]
 800440e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004410:	2300      	movs	r3, #0
 8004412:	607b      	str	r3, [r7, #4]
 8004414:	4b22      	ldr	r3, [pc, #136]	@ (80044a0 <SystemClock_Config+0xd0>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a21      	ldr	r2, [pc, #132]	@ (80044a0 <SystemClock_Config+0xd0>)
 800441a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800441e:	6013      	str	r3, [r2, #0]
 8004420:	4b1f      	ldr	r3, [pc, #124]	@ (80044a0 <SystemClock_Config+0xd0>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004428:	607b      	str	r3, [r7, #4]
 800442a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800442c:	2301      	movs	r3, #1
 800442e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004430:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004434:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004436:	2302      	movs	r3, #2
 8004438:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800443a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800443e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8004440:	2306      	movs	r3, #6
 8004442:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8004444:	23a8      	movs	r3, #168	@ 0xa8
 8004446:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004448:	2302      	movs	r3, #2
 800444a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800444c:	2307      	movs	r3, #7
 800444e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004450:	f107 0320 	add.w	r3, r7, #32
 8004454:	4618      	mov	r0, r3
 8004456:	f006 fe8f 	bl	800b178 <HAL_RCC_OscConfig>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d001      	beq.n	8004464 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8004460:	f000 fc68 	bl	8004d34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004464:	230f      	movs	r3, #15
 8004466:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004468:	2302      	movs	r3, #2
 800446a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800446c:	2300      	movs	r3, #0
 800446e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004470:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8004474:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004476:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800447a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800447c:	f107 030c 	add.w	r3, r7, #12
 8004480:	2105      	movs	r1, #5
 8004482:	4618      	mov	r0, r3
 8004484:	f007 f8f0 	bl	800b668 <HAL_RCC_ClockConfig>
 8004488:	4603      	mov	r3, r0
 800448a:	2b00      	cmp	r3, #0
 800448c:	d001      	beq.n	8004492 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800448e:	f000 fc51 	bl	8004d34 <Error_Handler>
  }
}
 8004492:	bf00      	nop
 8004494:	3750      	adds	r7, #80	@ 0x50
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	40023800 	.word	0x40023800
 80044a0:	40007000 	.word	0x40007000

080044a4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b084      	sub	sp, #16
 80044a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80044aa:	463b      	mov	r3, r7
 80044ac:	2200      	movs	r2, #0
 80044ae:	601a      	str	r2, [r3, #0]
 80044b0:	605a      	str	r2, [r3, #4]
 80044b2:	609a      	str	r2, [r3, #8]
 80044b4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80044b6:	4b28      	ldr	r3, [pc, #160]	@ (8004558 <MX_ADC1_Init+0xb4>)
 80044b8:	4a28      	ldr	r2, [pc, #160]	@ (800455c <MX_ADC1_Init+0xb8>)
 80044ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80044bc:	4b26      	ldr	r3, [pc, #152]	@ (8004558 <MX_ADC1_Init+0xb4>)
 80044be:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80044c2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80044c4:	4b24      	ldr	r3, [pc, #144]	@ (8004558 <MX_ADC1_Init+0xb4>)
 80044c6:	2200      	movs	r2, #0
 80044c8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80044ca:	4b23      	ldr	r3, [pc, #140]	@ (8004558 <MX_ADC1_Init+0xb4>)
 80044cc:	2201      	movs	r2, #1
 80044ce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80044d0:	4b21      	ldr	r3, [pc, #132]	@ (8004558 <MX_ADC1_Init+0xb4>)
 80044d2:	2201      	movs	r2, #1
 80044d4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80044d6:	4b20      	ldr	r3, [pc, #128]	@ (8004558 <MX_ADC1_Init+0xb4>)
 80044d8:	2200      	movs	r2, #0
 80044da:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80044de:	4b1e      	ldr	r3, [pc, #120]	@ (8004558 <MX_ADC1_Init+0xb4>)
 80044e0:	2200      	movs	r2, #0
 80044e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80044e4:	4b1c      	ldr	r3, [pc, #112]	@ (8004558 <MX_ADC1_Init+0xb4>)
 80044e6:	4a1e      	ldr	r2, [pc, #120]	@ (8004560 <MX_ADC1_Init+0xbc>)
 80044e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80044ea:	4b1b      	ldr	r3, [pc, #108]	@ (8004558 <MX_ADC1_Init+0xb4>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80044f0:	4b19      	ldr	r3, [pc, #100]	@ (8004558 <MX_ADC1_Init+0xb4>)
 80044f2:	2202      	movs	r2, #2
 80044f4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80044f6:	4b18      	ldr	r3, [pc, #96]	@ (8004558 <MX_ADC1_Init+0xb4>)
 80044f8:	2201      	movs	r2, #1
 80044fa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80044fe:	4b16      	ldr	r3, [pc, #88]	@ (8004558 <MX_ADC1_Init+0xb4>)
 8004500:	2201      	movs	r2, #1
 8004502:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004504:	4814      	ldr	r0, [pc, #80]	@ (8004558 <MX_ADC1_Init+0xb4>)
 8004506:	f001 ffe1 	bl	80064cc <HAL_ADC_Init>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d001      	beq.n	8004514 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8004510:	f000 fc10 	bl	8004d34 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8004514:	2300      	movs	r3, #0
 8004516:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004518:	2301      	movs	r3, #1
 800451a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800451c:	2307      	movs	r3, #7
 800451e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004520:	463b      	mov	r3, r7
 8004522:	4619      	mov	r1, r3
 8004524:	480c      	ldr	r0, [pc, #48]	@ (8004558 <MX_ADC1_Init+0xb4>)
 8004526:	f002 f939 	bl	800679c <HAL_ADC_ConfigChannel>
 800452a:	4603      	mov	r3, r0
 800452c:	2b00      	cmp	r3, #0
 800452e:	d001      	beq.n	8004534 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8004530:	f000 fc00 	bl	8004d34 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8004534:	2311      	movs	r3, #17
 8004536:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8004538:	2302      	movs	r3, #2
 800453a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800453c:	463b      	mov	r3, r7
 800453e:	4619      	mov	r1, r3
 8004540:	4805      	ldr	r0, [pc, #20]	@ (8004558 <MX_ADC1_Init+0xb4>)
 8004542:	f002 f92b 	bl	800679c <HAL_ADC_ConfigChannel>
 8004546:	4603      	mov	r3, r0
 8004548:	2b00      	cmp	r3, #0
 800454a:	d001      	beq.n	8004550 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800454c:	f000 fbf2 	bl	8004d34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004550:	bf00      	nop
 8004552:	3710      	adds	r7, #16
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}
 8004558:	2000259c 	.word	0x2000259c
 800455c:	40012000 	.word	0x40012000
 8004560:	0f000001 	.word	0x0f000001

08004564 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8004568:	4b06      	ldr	r3, [pc, #24]	@ (8004584 <MX_CRC_Init+0x20>)
 800456a:	4a07      	ldr	r2, [pc, #28]	@ (8004588 <MX_CRC_Init+0x24>)
 800456c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800456e:	4805      	ldr	r0, [pc, #20]	@ (8004584 <MX_CRC_Init+0x20>)
 8004570:	f002 fcf7 	bl	8006f62 <HAL_CRC_Init>
 8004574:	4603      	mov	r3, r0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d001      	beq.n	800457e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800457a:	f000 fbdb 	bl	8004d34 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800457e:	bf00      	nop
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	20002644 	.word	0x20002644
 8004588:	40023000 	.word	0x40023000

0800458c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004590:	4b12      	ldr	r3, [pc, #72]	@ (80045dc <MX_I2C1_Init+0x50>)
 8004592:	4a13      	ldr	r2, [pc, #76]	@ (80045e0 <MX_I2C1_Init+0x54>)
 8004594:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8004596:	4b11      	ldr	r3, [pc, #68]	@ (80045dc <MX_I2C1_Init+0x50>)
 8004598:	4a12      	ldr	r2, [pc, #72]	@ (80045e4 <MX_I2C1_Init+0x58>)
 800459a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800459c:	4b0f      	ldr	r3, [pc, #60]	@ (80045dc <MX_I2C1_Init+0x50>)
 800459e:	2200      	movs	r2, #0
 80045a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 64;
 80045a2:	4b0e      	ldr	r3, [pc, #56]	@ (80045dc <MX_I2C1_Init+0x50>)
 80045a4:	2240      	movs	r2, #64	@ 0x40
 80045a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80045a8:	4b0c      	ldr	r3, [pc, #48]	@ (80045dc <MX_I2C1_Init+0x50>)
 80045aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80045ae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80045b0:	4b0a      	ldr	r3, [pc, #40]	@ (80045dc <MX_I2C1_Init+0x50>)
 80045b2:	2200      	movs	r2, #0
 80045b4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80045b6:	4b09      	ldr	r3, [pc, #36]	@ (80045dc <MX_I2C1_Init+0x50>)
 80045b8:	2200      	movs	r2, #0
 80045ba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80045bc:	4b07      	ldr	r3, [pc, #28]	@ (80045dc <MX_I2C1_Init+0x50>)
 80045be:	2200      	movs	r2, #0
 80045c0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80045c2:	4b06      	ldr	r3, [pc, #24]	@ (80045dc <MX_I2C1_Init+0x50>)
 80045c4:	2200      	movs	r2, #0
 80045c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80045c8:	4804      	ldr	r0, [pc, #16]	@ (80045dc <MX_I2C1_Init+0x50>)
 80045ca:	f003 fc19 	bl	8007e00 <HAL_I2C_Init>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d001      	beq.n	80045d8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80045d4:	f000 fbae 	bl	8004d34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80045d8:	bf00      	nop
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	2000264c 	.word	0x2000264c
 80045e0:	40005400 	.word	0x40005400
 80045e4:	000186a0 	.word	0x000186a0

080045e8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80045ec:	4b12      	ldr	r3, [pc, #72]	@ (8004638 <MX_I2C2_Init+0x50>)
 80045ee:	4a13      	ldr	r2, [pc, #76]	@ (800463c <MX_I2C2_Init+0x54>)
 80045f0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80045f2:	4b11      	ldr	r3, [pc, #68]	@ (8004638 <MX_I2C2_Init+0x50>)
 80045f4:	4a12      	ldr	r2, [pc, #72]	@ (8004640 <MX_I2C2_Init+0x58>)
 80045f6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80045f8:	4b0f      	ldr	r3, [pc, #60]	@ (8004638 <MX_I2C2_Init+0x50>)
 80045fa:	2200      	movs	r2, #0
 80045fc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 80;
 80045fe:	4b0e      	ldr	r3, [pc, #56]	@ (8004638 <MX_I2C2_Init+0x50>)
 8004600:	2250      	movs	r2, #80	@ 0x50
 8004602:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004604:	4b0c      	ldr	r3, [pc, #48]	@ (8004638 <MX_I2C2_Init+0x50>)
 8004606:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800460a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800460c:	4b0a      	ldr	r3, [pc, #40]	@ (8004638 <MX_I2C2_Init+0x50>)
 800460e:	2200      	movs	r2, #0
 8004610:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8004612:	4b09      	ldr	r3, [pc, #36]	@ (8004638 <MX_I2C2_Init+0x50>)
 8004614:	2200      	movs	r2, #0
 8004616:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004618:	4b07      	ldr	r3, [pc, #28]	@ (8004638 <MX_I2C2_Init+0x50>)
 800461a:	2200      	movs	r2, #0
 800461c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800461e:	4b06      	ldr	r3, [pc, #24]	@ (8004638 <MX_I2C2_Init+0x50>)
 8004620:	2200      	movs	r2, #0
 8004622:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004624:	4804      	ldr	r0, [pc, #16]	@ (8004638 <MX_I2C2_Init+0x50>)
 8004626:	f003 fbeb 	bl	8007e00 <HAL_I2C_Init>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d001      	beq.n	8004634 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8004630:	f000 fb80 	bl	8004d34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8004634:	bf00      	nop
 8004636:	bd80      	pop	{r7, pc}
 8004638:	200026a0 	.word	0x200026a0
 800463c:	40005800 	.word	0x40005800
 8004640:	000186a0 	.word	0x000186a0

08004644 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004648:	4b17      	ldr	r3, [pc, #92]	@ (80046a8 <MX_SPI1_Init+0x64>)
 800464a:	4a18      	ldr	r2, [pc, #96]	@ (80046ac <MX_SPI1_Init+0x68>)
 800464c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800464e:	4b16      	ldr	r3, [pc, #88]	@ (80046a8 <MX_SPI1_Init+0x64>)
 8004650:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004654:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004656:	4b14      	ldr	r3, [pc, #80]	@ (80046a8 <MX_SPI1_Init+0x64>)
 8004658:	2200      	movs	r2, #0
 800465a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800465c:	4b12      	ldr	r3, [pc, #72]	@ (80046a8 <MX_SPI1_Init+0x64>)
 800465e:	2200      	movs	r2, #0
 8004660:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004662:	4b11      	ldr	r3, [pc, #68]	@ (80046a8 <MX_SPI1_Init+0x64>)
 8004664:	2200      	movs	r2, #0
 8004666:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004668:	4b0f      	ldr	r3, [pc, #60]	@ (80046a8 <MX_SPI1_Init+0x64>)
 800466a:	2200      	movs	r2, #0
 800466c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800466e:	4b0e      	ldr	r3, [pc, #56]	@ (80046a8 <MX_SPI1_Init+0x64>)
 8004670:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004674:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004676:	4b0c      	ldr	r3, [pc, #48]	@ (80046a8 <MX_SPI1_Init+0x64>)
 8004678:	2200      	movs	r2, #0
 800467a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800467c:	4b0a      	ldr	r3, [pc, #40]	@ (80046a8 <MX_SPI1_Init+0x64>)
 800467e:	2200      	movs	r2, #0
 8004680:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004682:	4b09      	ldr	r3, [pc, #36]	@ (80046a8 <MX_SPI1_Init+0x64>)
 8004684:	2200      	movs	r2, #0
 8004686:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004688:	4b07      	ldr	r3, [pc, #28]	@ (80046a8 <MX_SPI1_Init+0x64>)
 800468a:	2200      	movs	r2, #0
 800468c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800468e:	4b06      	ldr	r3, [pc, #24]	@ (80046a8 <MX_SPI1_Init+0x64>)
 8004690:	220a      	movs	r2, #10
 8004692:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004694:	4804      	ldr	r0, [pc, #16]	@ (80046a8 <MX_SPI1_Init+0x64>)
 8004696:	f007 f9c7 	bl	800ba28 <HAL_SPI_Init>
 800469a:	4603      	mov	r3, r0
 800469c:	2b00      	cmp	r3, #0
 800469e:	d001      	beq.n	80046a4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80046a0:	f000 fb48 	bl	8004d34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80046a4:	bf00      	nop
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	200026f4 	.word	0x200026f4
 80046ac:	40013000 	.word	0x40013000

080046b0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80046b4:	4b17      	ldr	r3, [pc, #92]	@ (8004714 <MX_SPI2_Init+0x64>)
 80046b6:	4a18      	ldr	r2, [pc, #96]	@ (8004718 <MX_SPI2_Init+0x68>)
 80046b8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80046ba:	4b16      	ldr	r3, [pc, #88]	@ (8004714 <MX_SPI2_Init+0x64>)
 80046bc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80046c0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80046c2:	4b14      	ldr	r3, [pc, #80]	@ (8004714 <MX_SPI2_Init+0x64>)
 80046c4:	2200      	movs	r2, #0
 80046c6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80046c8:	4b12      	ldr	r3, [pc, #72]	@ (8004714 <MX_SPI2_Init+0x64>)
 80046ca:	2200      	movs	r2, #0
 80046cc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80046ce:	4b11      	ldr	r3, [pc, #68]	@ (8004714 <MX_SPI2_Init+0x64>)
 80046d0:	2200      	movs	r2, #0
 80046d2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80046d4:	4b0f      	ldr	r3, [pc, #60]	@ (8004714 <MX_SPI2_Init+0x64>)
 80046d6:	2200      	movs	r2, #0
 80046d8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80046da:	4b0e      	ldr	r3, [pc, #56]	@ (8004714 <MX_SPI2_Init+0x64>)
 80046dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046e0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80046e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004714 <MX_SPI2_Init+0x64>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80046e8:	4b0a      	ldr	r3, [pc, #40]	@ (8004714 <MX_SPI2_Init+0x64>)
 80046ea:	2200      	movs	r2, #0
 80046ec:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80046ee:	4b09      	ldr	r3, [pc, #36]	@ (8004714 <MX_SPI2_Init+0x64>)
 80046f0:	2200      	movs	r2, #0
 80046f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046f4:	4b07      	ldr	r3, [pc, #28]	@ (8004714 <MX_SPI2_Init+0x64>)
 80046f6:	2200      	movs	r2, #0
 80046f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80046fa:	4b06      	ldr	r3, [pc, #24]	@ (8004714 <MX_SPI2_Init+0x64>)
 80046fc:	220a      	movs	r2, #10
 80046fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004700:	4804      	ldr	r0, [pc, #16]	@ (8004714 <MX_SPI2_Init+0x64>)
 8004702:	f007 f991 	bl	800ba28 <HAL_SPI_Init>
 8004706:	4603      	mov	r3, r0
 8004708:	2b00      	cmp	r3, #0
 800470a:	d001      	beq.n	8004710 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800470c:	f000 fb12 	bl	8004d34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004710:	bf00      	nop
 8004712:	bd80      	pop	{r7, pc}
 8004714:	2000274c 	.word	0x2000274c
 8004718:	40003800 	.word	0x40003800

0800471c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8004720:	4b17      	ldr	r3, [pc, #92]	@ (8004780 <MX_SPI3_Init+0x64>)
 8004722:	4a18      	ldr	r2, [pc, #96]	@ (8004784 <MX_SPI3_Init+0x68>)
 8004724:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004726:	4b16      	ldr	r3, [pc, #88]	@ (8004780 <MX_SPI3_Init+0x64>)
 8004728:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800472c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800472e:	4b14      	ldr	r3, [pc, #80]	@ (8004780 <MX_SPI3_Init+0x64>)
 8004730:	2200      	movs	r2, #0
 8004732:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8004734:	4b12      	ldr	r3, [pc, #72]	@ (8004780 <MX_SPI3_Init+0x64>)
 8004736:	2200      	movs	r2, #0
 8004738:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800473a:	4b11      	ldr	r3, [pc, #68]	@ (8004780 <MX_SPI3_Init+0x64>)
 800473c:	2200      	movs	r2, #0
 800473e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004740:	4b0f      	ldr	r3, [pc, #60]	@ (8004780 <MX_SPI3_Init+0x64>)
 8004742:	2200      	movs	r2, #0
 8004744:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004746:	4b0e      	ldr	r3, [pc, #56]	@ (8004780 <MX_SPI3_Init+0x64>)
 8004748:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800474c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800474e:	4b0c      	ldr	r3, [pc, #48]	@ (8004780 <MX_SPI3_Init+0x64>)
 8004750:	2200      	movs	r2, #0
 8004752:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004754:	4b0a      	ldr	r3, [pc, #40]	@ (8004780 <MX_SPI3_Init+0x64>)
 8004756:	2200      	movs	r2, #0
 8004758:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800475a:	4b09      	ldr	r3, [pc, #36]	@ (8004780 <MX_SPI3_Init+0x64>)
 800475c:	2200      	movs	r2, #0
 800475e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004760:	4b07      	ldr	r3, [pc, #28]	@ (8004780 <MX_SPI3_Init+0x64>)
 8004762:	2200      	movs	r2, #0
 8004764:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8004766:	4b06      	ldr	r3, [pc, #24]	@ (8004780 <MX_SPI3_Init+0x64>)
 8004768:	220a      	movs	r2, #10
 800476a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800476c:	4804      	ldr	r0, [pc, #16]	@ (8004780 <MX_SPI3_Init+0x64>)
 800476e:	f007 f95b 	bl	800ba28 <HAL_SPI_Init>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d001      	beq.n	800477c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8004778:	f000 fadc 	bl	8004d34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800477c:	bf00      	nop
 800477e:	bd80      	pop	{r7, pc}
 8004780:	200027a4 	.word	0x200027a4
 8004784:	40003c00 	.word	0x40003c00

08004788 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b096      	sub	sp, #88	@ 0x58
 800478c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800478e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8004792:	2200      	movs	r2, #0
 8004794:	601a      	str	r2, [r3, #0]
 8004796:	605a      	str	r2, [r3, #4]
 8004798:	609a      	str	r2, [r3, #8]
 800479a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800479c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80047a0:	2200      	movs	r2, #0
 80047a2:	601a      	str	r2, [r3, #0]
 80047a4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80047a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80047aa:	2200      	movs	r2, #0
 80047ac:	601a      	str	r2, [r3, #0]
 80047ae:	605a      	str	r2, [r3, #4]
 80047b0:	609a      	str	r2, [r3, #8]
 80047b2:	60da      	str	r2, [r3, #12]
 80047b4:	611a      	str	r2, [r3, #16]
 80047b6:	615a      	str	r2, [r3, #20]
 80047b8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80047ba:	1d3b      	adds	r3, r7, #4
 80047bc:	2220      	movs	r2, #32
 80047be:	2100      	movs	r1, #0
 80047c0:	4618      	mov	r0, r3
 80047c2:	f012 feba 	bl	801753a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80047c6:	4b44      	ldr	r3, [pc, #272]	@ (80048d8 <MX_TIM1_Init+0x150>)
 80047c8:	4a44      	ldr	r2, [pc, #272]	@ (80048dc <MX_TIM1_Init+0x154>)
 80047ca:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 80047cc:	4b42      	ldr	r3, [pc, #264]	@ (80048d8 <MX_TIM1_Init+0x150>)
 80047ce:	22a7      	movs	r2, #167	@ 0xa7
 80047d0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80047d2:	4b41      	ldr	r3, [pc, #260]	@ (80048d8 <MX_TIM1_Init+0x150>)
 80047d4:	2200      	movs	r2, #0
 80047d6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 80047d8:	4b3f      	ldr	r3, [pc, #252]	@ (80048d8 <MX_TIM1_Init+0x150>)
 80047da:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80047de:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80047e0:	4b3d      	ldr	r3, [pc, #244]	@ (80048d8 <MX_TIM1_Init+0x150>)
 80047e2:	2200      	movs	r2, #0
 80047e4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80047e6:	4b3c      	ldr	r3, [pc, #240]	@ (80048d8 <MX_TIM1_Init+0x150>)
 80047e8:	2200      	movs	r2, #0
 80047ea:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80047ec:	4b3a      	ldr	r3, [pc, #232]	@ (80048d8 <MX_TIM1_Init+0x150>)
 80047ee:	2200      	movs	r2, #0
 80047f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80047f2:	4839      	ldr	r0, [pc, #228]	@ (80048d8 <MX_TIM1_Init+0x150>)
 80047f4:	f007 feea 	bl	800c5cc <HAL_TIM_Base_Init>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d001      	beq.n	8004802 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80047fe:	f000 fa99 	bl	8004d34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004802:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004806:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004808:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800480c:	4619      	mov	r1, r3
 800480e:	4832      	ldr	r0, [pc, #200]	@ (80048d8 <MX_TIM1_Init+0x150>)
 8004810:	f008 fa70 	bl	800ccf4 <HAL_TIM_ConfigClockSource>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d001      	beq.n	800481e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800481a:	f000 fa8b 	bl	8004d34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800481e:	482e      	ldr	r0, [pc, #184]	@ (80048d8 <MX_TIM1_Init+0x150>)
 8004820:	f007 ff94 	bl	800c74c <HAL_TIM_PWM_Init>
 8004824:	4603      	mov	r3, r0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d001      	beq.n	800482e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800482a:	f000 fa83 	bl	8004d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800482e:	2300      	movs	r3, #0
 8004830:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004832:	2300      	movs	r3, #0
 8004834:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004836:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800483a:	4619      	mov	r1, r3
 800483c:	4826      	ldr	r0, [pc, #152]	@ (80048d8 <MX_TIM1_Init+0x150>)
 800483e:	f008 fe65 	bl	800d50c <HAL_TIMEx_MasterConfigSynchronization>
 8004842:	4603      	mov	r3, r0
 8004844:	2b00      	cmp	r3, #0
 8004846:	d001      	beq.n	800484c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8004848:	f000 fa74 	bl	8004d34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800484c:	2360      	movs	r3, #96	@ 0x60
 800484e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8004850:	2300      	movs	r3, #0
 8004852:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004854:	2300      	movs	r3, #0
 8004856:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004858:	2300      	movs	r3, #0
 800485a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800485c:	2300      	movs	r3, #0
 800485e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004860:	2300      	movs	r3, #0
 8004862:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004864:	2300      	movs	r3, #0
 8004866:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004868:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800486c:	2200      	movs	r2, #0
 800486e:	4619      	mov	r1, r3
 8004870:	4819      	ldr	r0, [pc, #100]	@ (80048d8 <MX_TIM1_Init+0x150>)
 8004872:	f008 f97d 	bl	800cb70 <HAL_TIM_PWM_ConfigChannel>
 8004876:	4603      	mov	r3, r0
 8004878:	2b00      	cmp	r3, #0
 800487a:	d001      	beq.n	8004880 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800487c:	f000 fa5a 	bl	8004d34 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004880:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004884:	2208      	movs	r2, #8
 8004886:	4619      	mov	r1, r3
 8004888:	4813      	ldr	r0, [pc, #76]	@ (80048d8 <MX_TIM1_Init+0x150>)
 800488a:	f008 f971 	bl	800cb70 <HAL_TIM_PWM_ConfigChannel>
 800488e:	4603      	mov	r3, r0
 8004890:	2b00      	cmp	r3, #0
 8004892:	d001      	beq.n	8004898 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8004894:	f000 fa4e 	bl	8004d34 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004898:	2300      	movs	r3, #0
 800489a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800489c:	2300      	movs	r3, #0
 800489e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80048a0:	2300      	movs	r3, #0
 80048a2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80048a4:	2300      	movs	r3, #0
 80048a6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80048a8:	2300      	movs	r3, #0
 80048aa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80048ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80048b0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80048b2:	2300      	movs	r3, #0
 80048b4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80048b6:	1d3b      	adds	r3, r7, #4
 80048b8:	4619      	mov	r1, r3
 80048ba:	4807      	ldr	r0, [pc, #28]	@ (80048d8 <MX_TIM1_Init+0x150>)
 80048bc:	f008 fea2 	bl	800d604 <HAL_TIMEx_ConfigBreakDeadTime>
 80048c0:	4603      	mov	r3, r0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d001      	beq.n	80048ca <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80048c6:	f000 fa35 	bl	8004d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80048ca:	4803      	ldr	r0, [pc, #12]	@ (80048d8 <MX_TIM1_Init+0x150>)
 80048cc:	f000 fe90 	bl	80055f0 <HAL_TIM_MspPostInit>

}
 80048d0:	bf00      	nop
 80048d2:	3758      	adds	r7, #88	@ 0x58
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}
 80048d8:	200027fc 	.word	0x200027fc
 80048dc:	40010000 	.word	0x40010000

080048e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b08e      	sub	sp, #56	@ 0x38
 80048e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80048e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80048ea:	2200      	movs	r2, #0
 80048ec:	601a      	str	r2, [r3, #0]
 80048ee:	605a      	str	r2, [r3, #4]
 80048f0:	609a      	str	r2, [r3, #8]
 80048f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80048f4:	f107 0320 	add.w	r3, r7, #32
 80048f8:	2200      	movs	r2, #0
 80048fa:	601a      	str	r2, [r3, #0]
 80048fc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80048fe:	1d3b      	adds	r3, r7, #4
 8004900:	2200      	movs	r2, #0
 8004902:	601a      	str	r2, [r3, #0]
 8004904:	605a      	str	r2, [r3, #4]
 8004906:	609a      	str	r2, [r3, #8]
 8004908:	60da      	str	r2, [r3, #12]
 800490a:	611a      	str	r2, [r3, #16]
 800490c:	615a      	str	r2, [r3, #20]
 800490e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004910:	4b3d      	ldr	r3, [pc, #244]	@ (8004a08 <MX_TIM2_Init+0x128>)
 8004912:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004916:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1344-1;
 8004918:	4b3b      	ldr	r3, [pc, #236]	@ (8004a08 <MX_TIM2_Init+0x128>)
 800491a:	f240 523f 	movw	r2, #1343	@ 0x53f
 800491e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004920:	4b39      	ldr	r3, [pc, #228]	@ (8004a08 <MX_TIM2_Init+0x128>)
 8004922:	2200      	movs	r2, #0
 8004924:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8004926:	4b38      	ldr	r3, [pc, #224]	@ (8004a08 <MX_TIM2_Init+0x128>)
 8004928:	22ff      	movs	r2, #255	@ 0xff
 800492a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800492c:	4b36      	ldr	r3, [pc, #216]	@ (8004a08 <MX_TIM2_Init+0x128>)
 800492e:	2200      	movs	r2, #0
 8004930:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004932:	4b35      	ldr	r3, [pc, #212]	@ (8004a08 <MX_TIM2_Init+0x128>)
 8004934:	2280      	movs	r2, #128	@ 0x80
 8004936:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004938:	4833      	ldr	r0, [pc, #204]	@ (8004a08 <MX_TIM2_Init+0x128>)
 800493a:	f007 fe47 	bl	800c5cc <HAL_TIM_Base_Init>
 800493e:	4603      	mov	r3, r0
 8004940:	2b00      	cmp	r3, #0
 8004942:	d001      	beq.n	8004948 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8004944:	f000 f9f6 	bl	8004d34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004948:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800494c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800494e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004952:	4619      	mov	r1, r3
 8004954:	482c      	ldr	r0, [pc, #176]	@ (8004a08 <MX_TIM2_Init+0x128>)
 8004956:	f008 f9cd 	bl	800ccf4 <HAL_TIM_ConfigClockSource>
 800495a:	4603      	mov	r3, r0
 800495c:	2b00      	cmp	r3, #0
 800495e:	d001      	beq.n	8004964 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8004960:	f000 f9e8 	bl	8004d34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004964:	4828      	ldr	r0, [pc, #160]	@ (8004a08 <MX_TIM2_Init+0x128>)
 8004966:	f007 fef1 	bl	800c74c <HAL_TIM_PWM_Init>
 800496a:	4603      	mov	r3, r0
 800496c:	2b00      	cmp	r3, #0
 800496e:	d001      	beq.n	8004974 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8004970:	f000 f9e0 	bl	8004d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004974:	2300      	movs	r3, #0
 8004976:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004978:	2300      	movs	r3, #0
 800497a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800497c:	f107 0320 	add.w	r3, r7, #32
 8004980:	4619      	mov	r1, r3
 8004982:	4821      	ldr	r0, [pc, #132]	@ (8004a08 <MX_TIM2_Init+0x128>)
 8004984:	f008 fdc2 	bl	800d50c <HAL_TIMEx_MasterConfigSynchronization>
 8004988:	4603      	mov	r3, r0
 800498a:	2b00      	cmp	r3, #0
 800498c:	d001      	beq.n	8004992 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800498e:	f000 f9d1 	bl	8004d34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004992:	2360      	movs	r3, #96	@ 0x60
 8004994:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004996:	2300      	movs	r3, #0
 8004998:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800499a:	2300      	movs	r3, #0
 800499c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800499e:	2300      	movs	r3, #0
 80049a0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80049a2:	1d3b      	adds	r3, r7, #4
 80049a4:	2200      	movs	r2, #0
 80049a6:	4619      	mov	r1, r3
 80049a8:	4817      	ldr	r0, [pc, #92]	@ (8004a08 <MX_TIM2_Init+0x128>)
 80049aa:	f008 f8e1 	bl	800cb70 <HAL_TIM_PWM_ConfigChannel>
 80049ae:	4603      	mov	r3, r0
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d001      	beq.n	80049b8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80049b4:	f000 f9be 	bl	8004d34 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80049b8:	1d3b      	adds	r3, r7, #4
 80049ba:	2204      	movs	r2, #4
 80049bc:	4619      	mov	r1, r3
 80049be:	4812      	ldr	r0, [pc, #72]	@ (8004a08 <MX_TIM2_Init+0x128>)
 80049c0:	f008 f8d6 	bl	800cb70 <HAL_TIM_PWM_ConfigChannel>
 80049c4:	4603      	mov	r3, r0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d001      	beq.n	80049ce <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80049ca:	f000 f9b3 	bl	8004d34 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80049ce:	1d3b      	adds	r3, r7, #4
 80049d0:	2208      	movs	r2, #8
 80049d2:	4619      	mov	r1, r3
 80049d4:	480c      	ldr	r0, [pc, #48]	@ (8004a08 <MX_TIM2_Init+0x128>)
 80049d6:	f008 f8cb 	bl	800cb70 <HAL_TIM_PWM_ConfigChannel>
 80049da:	4603      	mov	r3, r0
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d001      	beq.n	80049e4 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80049e0:	f000 f9a8 	bl	8004d34 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80049e4:	1d3b      	adds	r3, r7, #4
 80049e6:	220c      	movs	r2, #12
 80049e8:	4619      	mov	r1, r3
 80049ea:	4807      	ldr	r0, [pc, #28]	@ (8004a08 <MX_TIM2_Init+0x128>)
 80049ec:	f008 f8c0 	bl	800cb70 <HAL_TIM_PWM_ConfigChannel>
 80049f0:	4603      	mov	r3, r0
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d001      	beq.n	80049fa <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 80049f6:	f000 f99d 	bl	8004d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80049fa:	4803      	ldr	r0, [pc, #12]	@ (8004a08 <MX_TIM2_Init+0x128>)
 80049fc:	f000 fdf8 	bl	80055f0 <HAL_TIM_MspPostInit>

}
 8004a00:	bf00      	nop
 8004a02:	3738      	adds	r7, #56	@ 0x38
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	20002844 	.word	0x20002844

08004a0c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b082      	sub	sp, #8
 8004a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a12:	463b      	mov	r3, r7
 8004a14:	2200      	movs	r2, #0
 8004a16:	601a      	str	r2, [r3, #0]
 8004a18:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004a1a:	4b15      	ldr	r3, [pc, #84]	@ (8004a70 <MX_TIM6_Init+0x64>)
 8004a1c:	4a15      	ldr	r2, [pc, #84]	@ (8004a74 <MX_TIM6_Init+0x68>)
 8004a1e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 8004a20:	4b13      	ldr	r3, [pc, #76]	@ (8004a70 <MX_TIM6_Init+0x64>)
 8004a22:	2253      	movs	r2, #83	@ 0x53
 8004a24:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a26:	4b12      	ldr	r3, [pc, #72]	@ (8004a70 <MX_TIM6_Init+0x64>)
 8004a28:	2200      	movs	r2, #0
 8004a2a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8004a2c:	4b10      	ldr	r3, [pc, #64]	@ (8004a70 <MX_TIM6_Init+0x64>)
 8004a2e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004a32:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a34:	4b0e      	ldr	r3, [pc, #56]	@ (8004a70 <MX_TIM6_Init+0x64>)
 8004a36:	2200      	movs	r2, #0
 8004a38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004a3a:	480d      	ldr	r0, [pc, #52]	@ (8004a70 <MX_TIM6_Init+0x64>)
 8004a3c:	f007 fdc6 	bl	800c5cc <HAL_TIM_Base_Init>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d001      	beq.n	8004a4a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8004a46:	f000 f975 	bl	8004d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004a52:	463b      	mov	r3, r7
 8004a54:	4619      	mov	r1, r3
 8004a56:	4806      	ldr	r0, [pc, #24]	@ (8004a70 <MX_TIM6_Init+0x64>)
 8004a58:	f008 fd58 	bl	800d50c <HAL_TIMEx_MasterConfigSynchronization>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d001      	beq.n	8004a66 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8004a62:	f000 f967 	bl	8004d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004a66:	bf00      	nop
 8004a68:	3708      	adds	r7, #8
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	2000288c 	.word	0x2000288c
 8004a74:	40001000 	.word	0x40001000

08004a78 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b082      	sub	sp, #8
 8004a7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a7e:	463b      	mov	r3, r7
 8004a80:	2200      	movs	r2, #0
 8004a82:	601a      	str	r2, [r3, #0]
 8004a84:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8004a86:	4b15      	ldr	r3, [pc, #84]	@ (8004adc <MX_TIM7_Init+0x64>)
 8004a88:	4a15      	ldr	r2, [pc, #84]	@ (8004ae0 <MX_TIM7_Init+0x68>)
 8004a8a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 8004a8c:	4b13      	ldr	r3, [pc, #76]	@ (8004adc <MX_TIM7_Init+0x64>)
 8004a8e:	2253      	movs	r2, #83	@ 0x53
 8004a90:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a92:	4b12      	ldr	r3, [pc, #72]	@ (8004adc <MX_TIM7_Init+0x64>)
 8004a94:	2200      	movs	r2, #0
 8004a96:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 50000-1;
 8004a98:	4b10      	ldr	r3, [pc, #64]	@ (8004adc <MX_TIM7_Init+0x64>)
 8004a9a:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8004a9e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004aa0:	4b0e      	ldr	r3, [pc, #56]	@ (8004adc <MX_TIM7_Init+0x64>)
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004aa6:	480d      	ldr	r0, [pc, #52]	@ (8004adc <MX_TIM7_Init+0x64>)
 8004aa8:	f007 fd90 	bl	800c5cc <HAL_TIM_Base_Init>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d001      	beq.n	8004ab6 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8004ab2:	f000 f93f 	bl	8004d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004aba:	2300      	movs	r3, #0
 8004abc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004abe:	463b      	mov	r3, r7
 8004ac0:	4619      	mov	r1, r3
 8004ac2:	4806      	ldr	r0, [pc, #24]	@ (8004adc <MX_TIM7_Init+0x64>)
 8004ac4:	f008 fd22 	bl	800d50c <HAL_TIMEx_MasterConfigSynchronization>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d001      	beq.n	8004ad2 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8004ace:	f000 f931 	bl	8004d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8004ad2:	bf00      	nop
 8004ad4:	3708      	adds	r7, #8
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}
 8004ada:	bf00      	nop
 8004adc:	200028d4 	.word	0x200028d4
 8004ae0:	40001400 	.word	0x40001400

08004ae4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004ae8:	4b11      	ldr	r3, [pc, #68]	@ (8004b30 <MX_USART1_UART_Init+0x4c>)
 8004aea:	4a12      	ldr	r2, [pc, #72]	@ (8004b34 <MX_USART1_UART_Init+0x50>)
 8004aec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004aee:	4b10      	ldr	r3, [pc, #64]	@ (8004b30 <MX_USART1_UART_Init+0x4c>)
 8004af0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004af4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004af6:	4b0e      	ldr	r3, [pc, #56]	@ (8004b30 <MX_USART1_UART_Init+0x4c>)
 8004af8:	2200      	movs	r2, #0
 8004afa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004afc:	4b0c      	ldr	r3, [pc, #48]	@ (8004b30 <MX_USART1_UART_Init+0x4c>)
 8004afe:	2200      	movs	r2, #0
 8004b00:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004b02:	4b0b      	ldr	r3, [pc, #44]	@ (8004b30 <MX_USART1_UART_Init+0x4c>)
 8004b04:	2200      	movs	r2, #0
 8004b06:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004b08:	4b09      	ldr	r3, [pc, #36]	@ (8004b30 <MX_USART1_UART_Init+0x4c>)
 8004b0a:	220c      	movs	r2, #12
 8004b0c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b0e:	4b08      	ldr	r3, [pc, #32]	@ (8004b30 <MX_USART1_UART_Init+0x4c>)
 8004b10:	2200      	movs	r2, #0
 8004b12:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b14:	4b06      	ldr	r3, [pc, #24]	@ (8004b30 <MX_USART1_UART_Init+0x4c>)
 8004b16:	2200      	movs	r2, #0
 8004b18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004b1a:	4805      	ldr	r0, [pc, #20]	@ (8004b30 <MX_USART1_UART_Init+0x4c>)
 8004b1c:	f008 fdd8 	bl	800d6d0 <HAL_UART_Init>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d001      	beq.n	8004b2a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004b26:	f000 f905 	bl	8004d34 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004b2a:	bf00      	nop
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	2000291c 	.word	0x2000291c
 8004b34:	40011000 	.word	0x40011000

08004b38 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b082      	sub	sp, #8
 8004b3c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004b3e:	2300      	movs	r3, #0
 8004b40:	607b      	str	r3, [r7, #4]
 8004b42:	4b10      	ldr	r3, [pc, #64]	@ (8004b84 <MX_DMA_Init+0x4c>)
 8004b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b46:	4a0f      	ldr	r2, [pc, #60]	@ (8004b84 <MX_DMA_Init+0x4c>)
 8004b48:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004b4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8004b84 <MX_DMA_Init+0x4c>)
 8004b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b56:	607b      	str	r3, [r7, #4]
 8004b58:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	2100      	movs	r1, #0
 8004b5e:	2038      	movs	r0, #56	@ 0x38
 8004b60:	f002 f9bb 	bl	8006eda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8004b64:	2038      	movs	r0, #56	@ 0x38
 8004b66:	f002 f9d4 	bl	8006f12 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	2100      	movs	r1, #0
 8004b6e:	203a      	movs	r0, #58	@ 0x3a
 8004b70:	f002 f9b3 	bl	8006eda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8004b74:	203a      	movs	r0, #58	@ 0x3a
 8004b76:	f002 f9cc 	bl	8006f12 <HAL_NVIC_EnableIRQ>

}
 8004b7a:	bf00      	nop
 8004b7c:	3708      	adds	r7, #8
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	40023800 	.word	0x40023800

08004b88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b08a      	sub	sp, #40	@ 0x28
 8004b8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b8e:	f107 0314 	add.w	r3, r7, #20
 8004b92:	2200      	movs	r2, #0
 8004b94:	601a      	str	r2, [r3, #0]
 8004b96:	605a      	str	r2, [r3, #4]
 8004b98:	609a      	str	r2, [r3, #8]
 8004b9a:	60da      	str	r2, [r3, #12]
 8004b9c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	613b      	str	r3, [r7, #16]
 8004ba2:	4b5f      	ldr	r3, [pc, #380]	@ (8004d20 <MX_GPIO_Init+0x198>)
 8004ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ba6:	4a5e      	ldr	r2, [pc, #376]	@ (8004d20 <MX_GPIO_Init+0x198>)
 8004ba8:	f043 0304 	orr.w	r3, r3, #4
 8004bac:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bae:	4b5c      	ldr	r3, [pc, #368]	@ (8004d20 <MX_GPIO_Init+0x198>)
 8004bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bb2:	f003 0304 	and.w	r3, r3, #4
 8004bb6:	613b      	str	r3, [r7, #16]
 8004bb8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004bba:	2300      	movs	r3, #0
 8004bbc:	60fb      	str	r3, [r7, #12]
 8004bbe:	4b58      	ldr	r3, [pc, #352]	@ (8004d20 <MX_GPIO_Init+0x198>)
 8004bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bc2:	4a57      	ldr	r2, [pc, #348]	@ (8004d20 <MX_GPIO_Init+0x198>)
 8004bc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bca:	4b55      	ldr	r3, [pc, #340]	@ (8004d20 <MX_GPIO_Init+0x198>)
 8004bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bd2:	60fb      	str	r3, [r7, #12]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	60bb      	str	r3, [r7, #8]
 8004bda:	4b51      	ldr	r3, [pc, #324]	@ (8004d20 <MX_GPIO_Init+0x198>)
 8004bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bde:	4a50      	ldr	r2, [pc, #320]	@ (8004d20 <MX_GPIO_Init+0x198>)
 8004be0:	f043 0301 	orr.w	r3, r3, #1
 8004be4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004be6:	4b4e      	ldr	r3, [pc, #312]	@ (8004d20 <MX_GPIO_Init+0x198>)
 8004be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bea:	f003 0301 	and.w	r3, r3, #1
 8004bee:	60bb      	str	r3, [r7, #8]
 8004bf0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	607b      	str	r3, [r7, #4]
 8004bf6:	4b4a      	ldr	r3, [pc, #296]	@ (8004d20 <MX_GPIO_Init+0x198>)
 8004bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bfa:	4a49      	ldr	r2, [pc, #292]	@ (8004d20 <MX_GPIO_Init+0x198>)
 8004bfc:	f043 0302 	orr.w	r3, r3, #2
 8004c00:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c02:	4b47      	ldr	r3, [pc, #284]	@ (8004d20 <MX_GPIO_Init+0x198>)
 8004c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c06:	f003 0302 	and.w	r3, r3, #2
 8004c0a:	607b      	str	r3, [r7, #4]
 8004c0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004c0e:	2300      	movs	r3, #0
 8004c10:	603b      	str	r3, [r7, #0]
 8004c12:	4b43      	ldr	r3, [pc, #268]	@ (8004d20 <MX_GPIO_Init+0x198>)
 8004c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c16:	4a42      	ldr	r2, [pc, #264]	@ (8004d20 <MX_GPIO_Init+0x198>)
 8004c18:	f043 0308 	orr.w	r3, r3, #8
 8004c1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c1e:	4b40      	ldr	r3, [pc, #256]	@ (8004d20 <MX_GPIO_Init+0x198>)
 8004c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c22:	f003 0308 	and.w	r3, r3, #8
 8004c26:	603b      	str	r3, [r7, #0]
 8004c28:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GENERAL_LED_Pin|PYRO_1_Pin|PYRO_2_Pin|PYRO_3_Pin
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	f243 4125 	movw	r1, #13349	@ 0x3425
 8004c30:	483c      	ldr	r0, [pc, #240]	@ (8004d24 <MX_GPIO_Init+0x19c>)
 8004c32:	f003 f8b1 	bl	8007d98 <HAL_GPIO_WritePin>
                          |ERROR_LED_Pin|RADIO_RESET_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CSB_GPIO_Port, SPI1_CSB_Pin, GPIO_PIN_RESET);
 8004c36:	2200      	movs	r2, #0
 8004c38:	2110      	movs	r1, #16
 8004c3a:	483b      	ldr	r0, [pc, #236]	@ (8004d28 <MX_GPIO_Init+0x1a0>)
 8004c3c:	f003 f8ac 	bl	8007d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PYRO_4_Pin|SPI2_CSB_Pin, GPIO_PIN_RESET);
 8004c40:	2200      	movs	r2, #0
 8004c42:	f241 0102 	movw	r1, #4098	@ 0x1002
 8004c46:	4839      	ldr	r0, [pc, #228]	@ (8004d2c <MX_GPIO_Init+0x1a4>)
 8004c48:	f003 f8a6 	bl	8007d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CSB_GPIO_Port, SPI3_CSB_Pin, GPIO_PIN_RESET);
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	2104      	movs	r1, #4
 8004c50:	4837      	ldr	r0, [pc, #220]	@ (8004d30 <MX_GPIO_Init+0x1a8>)
 8004c52:	f003 f8a1 	bl	8007d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GENERAL_LED_Pin PYRO_1_Pin PYRO_2_Pin PYRO_3_Pin
                           ERROR_LED_Pin RADIO_RESET_Pin */
  GPIO_InitStruct.Pin = GENERAL_LED_Pin|PYRO_1_Pin|PYRO_2_Pin|PYRO_3_Pin
 8004c56:	f243 4325 	movw	r3, #13349	@ 0x3425
 8004c5a:	617b      	str	r3, [r7, #20]
                          |ERROR_LED_Pin|RADIO_RESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c60:	2300      	movs	r3, #0
 8004c62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c64:	2300      	movs	r3, #0
 8004c66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c68:	f107 0314 	add.w	r3, r7, #20
 8004c6c:	4619      	mov	r1, r3
 8004c6e:	482d      	ldr	r0, [pc, #180]	@ (8004d24 <MX_GPIO_Init+0x19c>)
 8004c70:	f002 fde2 	bl	8007838 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_1_SENSE_Pin PYRO_2_SENSE_Pin SD_DETECT_Pin */
  GPIO_InitStruct.Pin = PYRO_1_SENSE_Pin|PYRO_2_SENSE_Pin|SD_DETECT_Pin;
 8004c74:	231a      	movs	r3, #26
 8004c76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c80:	f107 0314 	add.w	r3, r7, #20
 8004c84:	4619      	mov	r1, r3
 8004c86:	4827      	ldr	r0, [pc, #156]	@ (8004d24 <MX_GPIO_Init+0x19c>)
 8004c88:	f002 fdd6 	bl	8007838 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CSB_Pin */
  GPIO_InitStruct.Pin = SPI1_CSB_Pin;
 8004c8c:	2310      	movs	r3, #16
 8004c8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8004c90:	2311      	movs	r3, #17
 8004c92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c94:	2300      	movs	r3, #0
 8004c96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CSB_GPIO_Port, &GPIO_InitStruct);
 8004c9c:	f107 0314 	add.w	r3, r7, #20
 8004ca0:	4619      	mov	r1, r3
 8004ca2:	4821      	ldr	r0, [pc, #132]	@ (8004d28 <MX_GPIO_Init+0x1a0>)
 8004ca4:	f002 fdc8 	bl	8007838 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_3_SENSE_Pin PYRO_4_SENSE_Pin */
  GPIO_InitStruct.Pin = PYRO_3_SENSE_Pin|PYRO_4_SENSE_Pin;
 8004ca8:	2305      	movs	r3, #5
 8004caa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004cac:	2300      	movs	r3, #0
 8004cae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cb4:	f107 0314 	add.w	r3, r7, #20
 8004cb8:	4619      	mov	r1, r3
 8004cba:	481c      	ldr	r0, [pc, #112]	@ (8004d2c <MX_GPIO_Init+0x1a4>)
 8004cbc:	f002 fdbc 	bl	8007838 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_4_Pin SPI2_CSB_Pin */
  GPIO_InitStruct.Pin = PYRO_4_Pin|SPI2_CSB_Pin;
 8004cc0:	f241 0302 	movw	r3, #4098	@ 0x1002
 8004cc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cd2:	f107 0314 	add.w	r3, r7, #20
 8004cd6:	4619      	mov	r1, r3
 8004cd8:	4814      	ldr	r0, [pc, #80]	@ (8004d2c <MX_GPIO_Init+0x1a4>)
 8004cda:	f002 fdad 	bl	8007838 <HAL_GPIO_Init>

  /*Configure GPIO pin : RADIO_INT_Pin */
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
 8004cde:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004ce2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004ce4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004ce8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cea:	2300      	movs	r3, #0
 8004cec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 8004cee:	f107 0314 	add.w	r3, r7, #20
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	480b      	ldr	r0, [pc, #44]	@ (8004d24 <MX_GPIO_Init+0x19c>)
 8004cf6:	f002 fd9f 	bl	8007838 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CSB_Pin */
  GPIO_InitStruct.Pin = SPI3_CSB_Pin;
 8004cfa:	2304      	movs	r3, #4
 8004cfc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d02:	2300      	movs	r3, #0
 8004d04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d06:	2300      	movs	r3, #0
 8004d08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CSB_GPIO_Port, &GPIO_InitStruct);
 8004d0a:	f107 0314 	add.w	r3, r7, #20
 8004d0e:	4619      	mov	r1, r3
 8004d10:	4807      	ldr	r0, [pc, #28]	@ (8004d30 <MX_GPIO_Init+0x1a8>)
 8004d12:	f002 fd91 	bl	8007838 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8004d16:	bf00      	nop
 8004d18:	3728      	adds	r7, #40	@ 0x28
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	40023800 	.word	0x40023800
 8004d24:	40020800 	.word	0x40020800
 8004d28:	40020000 	.word	0x40020000
 8004d2c:	40020400 	.word	0x40020400
 8004d30:	40020c00 	.word	0x40020c00

08004d34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004d34:	b480      	push	{r7}
 8004d36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004d38:	b672      	cpsid	i
}
 8004d3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004d3c:	bf00      	nop
 8004d3e:	e7fd      	b.n	8004d3c <Error_Handler+0x8>

08004d40 <initialize_orientation>:
float current_time;
float dt;

float orientation_freq;

void initialize_orientation() {
 8004d40:	b480      	push	{r7}
 8004d42:	af00      	add	r7, sp, #0
	q0 = 0.0f;
 8004d44:	4b0b      	ldr	r3, [pc, #44]	@ (8004d74 <initialize_orientation+0x34>)
 8004d46:	f04f 0200 	mov.w	r2, #0
 8004d4a:	601a      	str	r2, [r3, #0]
	q1 = -0.5f * sqrt(2.0f);
 8004d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8004d78 <initialize_orientation+0x38>)
 8004d4e:	4a0b      	ldr	r2, [pc, #44]	@ (8004d7c <initialize_orientation+0x3c>)
 8004d50:	601a      	str	r2, [r3, #0]
	q2 = -q1;
 8004d52:	4b09      	ldr	r3, [pc, #36]	@ (8004d78 <initialize_orientation+0x38>)
 8004d54:	edd3 7a00 	vldr	s15, [r3]
 8004d58:	eef1 7a67 	vneg.f32	s15, s15
 8004d5c:	4b08      	ldr	r3, [pc, #32]	@ (8004d80 <initialize_orientation+0x40>)
 8004d5e:	edc3 7a00 	vstr	s15, [r3]
	q3 = 0.0f;
 8004d62:	4b08      	ldr	r3, [pc, #32]	@ (8004d84 <initialize_orientation+0x44>)
 8004d64:	f04f 0200 	mov.w	r2, #0
 8004d68:	601a      	str	r2, [r3, #0]
}
 8004d6a:	bf00      	nop
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr
 8004d74:	20000008 	.word	0x20000008
 8004d78:	20000404 	.word	0x20000404
 8004d7c:	bf3504f3 	.word	0xbf3504f3
 8004d80:	20000408 	.word	0x20000408
 8004d84:	2000040c 	.word	0x2000040c

08004d88 <calculate_orientation>:

void calculate_orientation(float* quaternion, float* roll, float* pitch, float* yaw) {
 8004d88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d8a:	b087      	sub	sp, #28
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	60f8      	str	r0, [r7, #12]
 8004d90:	60b9      	str	r1, [r7, #8]
 8004d92:	607a      	str	r2, [r7, #4]
 8004d94:	603b      	str	r3, [r7, #0]
	last_time = current_time;
 8004d96:	4bac      	ldr	r3, [pc, #688]	@ (8005048 <calculate_orientation+0x2c0>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4aac      	ldr	r2, [pc, #688]	@ (800504c <calculate_orientation+0x2c4>)
 8004d9c:	6013      	str	r3, [r2, #0]
	current_time = HAL_GetTick();
 8004d9e:	f001 fb65 	bl	800646c <HAL_GetTick>
 8004da2:	ee07 0a90 	vmov	s15, r0
 8004da6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004daa:	4ba7      	ldr	r3, [pc, #668]	@ (8005048 <calculate_orientation+0x2c0>)
 8004dac:	edc3 7a00 	vstr	s15, [r3]
	dt = current_time - last_time;
 8004db0:	4ba5      	ldr	r3, [pc, #660]	@ (8005048 <calculate_orientation+0x2c0>)
 8004db2:	ed93 7a00 	vldr	s14, [r3]
 8004db6:	4ba5      	ldr	r3, [pc, #660]	@ (800504c <calculate_orientation+0x2c4>)
 8004db8:	edd3 7a00 	vldr	s15, [r3]
 8004dbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004dc0:	4ba3      	ldr	r3, [pc, #652]	@ (8005050 <calculate_orientation+0x2c8>)
 8004dc2:	edc3 7a00 	vstr	s15, [r3]
	orientation_freq = 1.0f / dt;
 8004dc6:	4ba2      	ldr	r3, [pc, #648]	@ (8005050 <calculate_orientation+0x2c8>)
 8004dc8:	ed93 7a00 	vldr	s14, [r3]
 8004dcc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004dd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004dd4:	4b9f      	ldr	r3, [pc, #636]	@ (8005054 <calculate_orientation+0x2cc>)
 8004dd6:	edc3 7a00 	vstr	s15, [r3]

	MadgwickAHRSupdate(data.gx, data.gy, data.gz, data.ax, data.ay, data.az, data.mx, data.my, data.mz);
 8004dda:	4b9f      	ldr	r3, [pc, #636]	@ (8005058 <calculate_orientation+0x2d0>)
 8004ddc:	695a      	ldr	r2, [r3, #20]
 8004dde:	4613      	mov	r3, r2
 8004de0:	461a      	mov	r2, r3
 8004de2:	4b9d      	ldr	r3, [pc, #628]	@ (8005058 <calculate_orientation+0x2d0>)
 8004de4:	6999      	ldr	r1, [r3, #24]
 8004de6:	460b      	mov	r3, r1
 8004de8:	4619      	mov	r1, r3
 8004dea:	4b9b      	ldr	r3, [pc, #620]	@ (8005058 <calculate_orientation+0x2d0>)
 8004dec:	69d8      	ldr	r0, [r3, #28]
 8004dee:	4603      	mov	r3, r0
 8004df0:	4618      	mov	r0, r3
 8004df2:	4b99      	ldr	r3, [pc, #612]	@ (8005058 <calculate_orientation+0x2d0>)
 8004df4:	689c      	ldr	r4, [r3, #8]
 8004df6:	4623      	mov	r3, r4
 8004df8:	461c      	mov	r4, r3
 8004dfa:	4b97      	ldr	r3, [pc, #604]	@ (8005058 <calculate_orientation+0x2d0>)
 8004dfc:	68dd      	ldr	r5, [r3, #12]
 8004dfe:	462b      	mov	r3, r5
 8004e00:	461d      	mov	r5, r3
 8004e02:	4b95      	ldr	r3, [pc, #596]	@ (8005058 <calculate_orientation+0x2d0>)
 8004e04:	691e      	ldr	r6, [r3, #16]
 8004e06:	4633      	mov	r3, r6
 8004e08:	461e      	mov	r6, r3
 8004e0a:	4b93      	ldr	r3, [pc, #588]	@ (8005058 <calculate_orientation+0x2d0>)
 8004e0c:	f8d3 c020 	ldr.w	ip, [r3, #32]
 8004e10:	4663      	mov	r3, ip
 8004e12:	469c      	mov	ip, r3
 8004e14:	4b90      	ldr	r3, [pc, #576]	@ (8005058 <calculate_orientation+0x2d0>)
 8004e16:	f8d3 e024 	ldr.w	lr, [r3, #36]	@ 0x24
 8004e1a:	4673      	mov	r3, lr
 8004e1c:	469e      	mov	lr, r3
 8004e1e:	4b8e      	ldr	r3, [pc, #568]	@ (8005058 <calculate_orientation+0x2d0>)
 8004e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e22:	ee04 3a10 	vmov	s8, r3
 8004e26:	ee03 ea90 	vmov	s7, lr
 8004e2a:	ee03 ca10 	vmov	s6, ip
 8004e2e:	ee02 6a90 	vmov	s5, r6
 8004e32:	ee02 5a10 	vmov	s4, r5
 8004e36:	ee01 4a90 	vmov	s3, r4
 8004e3a:	ee01 0a10 	vmov	s2, r0
 8004e3e:	ee00 1a90 	vmov	s1, r1
 8004e42:	ee00 2a10 	vmov	s0, r2
 8004e46:	f7fd fadd 	bl	8002404 <MadgwickAHRSupdate>

	quaternion[0] = q0;
 8004e4a:	4b84      	ldr	r3, [pc, #528]	@ (800505c <calculate_orientation+0x2d4>)
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	601a      	str	r2, [r3, #0]
	quaternion[1] = q1;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	3304      	adds	r3, #4
 8004e56:	4a82      	ldr	r2, [pc, #520]	@ (8005060 <calculate_orientation+0x2d8>)
 8004e58:	6812      	ldr	r2, [r2, #0]
 8004e5a:	601a      	str	r2, [r3, #0]
	quaternion[2] = q2;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	3308      	adds	r3, #8
 8004e60:	4a80      	ldr	r2, [pc, #512]	@ (8005064 <calculate_orientation+0x2dc>)
 8004e62:	6812      	ldr	r2, [r2, #0]
 8004e64:	601a      	str	r2, [r3, #0]
	quaternion[3] = q3;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	330c      	adds	r3, #12
 8004e6a:	4a7f      	ldr	r2, [pc, #508]	@ (8005068 <calculate_orientation+0x2e0>)
 8004e6c:	6812      	ldr	r2, [r2, #0]
 8004e6e:	601a      	str	r2, [r3, #0]

	*roll = RAD_TO_DEG * -atan2f(2.0f * (q0*q3 + q1*q2), 1.0f - 2.0f * (q2*q2 + q3*q3));
 8004e70:	4b7a      	ldr	r3, [pc, #488]	@ (800505c <calculate_orientation+0x2d4>)
 8004e72:	ed93 7a00 	vldr	s14, [r3]
 8004e76:	4b7c      	ldr	r3, [pc, #496]	@ (8005068 <calculate_orientation+0x2e0>)
 8004e78:	edd3 7a00 	vldr	s15, [r3]
 8004e7c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004e80:	4b77      	ldr	r3, [pc, #476]	@ (8005060 <calculate_orientation+0x2d8>)
 8004e82:	edd3 6a00 	vldr	s13, [r3]
 8004e86:	4b77      	ldr	r3, [pc, #476]	@ (8005064 <calculate_orientation+0x2dc>)
 8004e88:	edd3 7a00 	vldr	s15, [r3]
 8004e8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e94:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8004e98:	4b72      	ldr	r3, [pc, #456]	@ (8005064 <calculate_orientation+0x2dc>)
 8004e9a:	ed93 7a00 	vldr	s14, [r3]
 8004e9e:	4b71      	ldr	r3, [pc, #452]	@ (8005064 <calculate_orientation+0x2dc>)
 8004ea0:	edd3 7a00 	vldr	s15, [r3]
 8004ea4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004ea8:	4b6f      	ldr	r3, [pc, #444]	@ (8005068 <calculate_orientation+0x2e0>)
 8004eaa:	edd3 6a00 	vldr	s13, [r3]
 8004eae:	4b6e      	ldr	r3, [pc, #440]	@ (8005068 <calculate_orientation+0x2e0>)
 8004eb0:	edd3 7a00 	vldr	s15, [r3]
 8004eb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004eb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ebc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004ec0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004ec4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ec8:	eef0 0a67 	vmov.f32	s1, s15
 8004ecc:	eeb0 0a46 	vmov.f32	s0, s12
 8004ed0:	f015 f86a 	bl	8019fa8 <atan2f>
 8004ed4:	eef0 7a40 	vmov.f32	s15, s0
 8004ed8:	eef1 7a67 	vneg.f32	s15, s15
 8004edc:	ee17 3a90 	vmov	r3, s15
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f7fb fb41 	bl	8000568 <__aeabi_f2d>
 8004ee6:	a356      	add	r3, pc, #344	@ (adr r3, 8005040 <calculate_orientation+0x2b8>)
 8004ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eec:	f7fb fb94 	bl	8000618 <__aeabi_dmul>
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	460b      	mov	r3, r1
 8004ef4:	4610      	mov	r0, r2
 8004ef6:	4619      	mov	r1, r3
 8004ef8:	f7fb fe86 	bl	8000c08 <__aeabi_d2f>
 8004efc:	4602      	mov	r2, r0
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	601a      	str	r2, [r3, #0]
	*yaw = RAD_TO_DEG * -asinf(2.0f * (q0*q2 - q3*q1));
 8004f02:	4b56      	ldr	r3, [pc, #344]	@ (800505c <calculate_orientation+0x2d4>)
 8004f04:	ed93 7a00 	vldr	s14, [r3]
 8004f08:	4b56      	ldr	r3, [pc, #344]	@ (8005064 <calculate_orientation+0x2dc>)
 8004f0a:	edd3 7a00 	vldr	s15, [r3]
 8004f0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004f12:	4b55      	ldr	r3, [pc, #340]	@ (8005068 <calculate_orientation+0x2e0>)
 8004f14:	edd3 6a00 	vldr	s13, [r3]
 8004f18:	4b51      	ldr	r3, [pc, #324]	@ (8005060 <calculate_orientation+0x2d8>)
 8004f1a:	edd3 7a00 	vldr	s15, [r3]
 8004f1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004f22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004f26:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004f2a:	eeb0 0a67 	vmov.f32	s0, s15
 8004f2e:	f015 f80f 	bl	8019f50 <asinf>
 8004f32:	eef0 7a40 	vmov.f32	s15, s0
 8004f36:	eef1 7a67 	vneg.f32	s15, s15
 8004f3a:	ee17 3a90 	vmov	r3, s15
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f7fb fb12 	bl	8000568 <__aeabi_f2d>
 8004f44:	a33e      	add	r3, pc, #248	@ (adr r3, 8005040 <calculate_orientation+0x2b8>)
 8004f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f4a:	f7fb fb65 	bl	8000618 <__aeabi_dmul>
 8004f4e:	4602      	mov	r2, r0
 8004f50:	460b      	mov	r3, r1
 8004f52:	4610      	mov	r0, r2
 8004f54:	4619      	mov	r1, r3
 8004f56:	f7fb fe57 	bl	8000c08 <__aeabi_d2f>
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	601a      	str	r2, [r3, #0]

	float c_pitch = RAD_TO_DEG * atan2f(2.0f * (q0*q1 + q2*q3), 1.0f - 2.0f * (q1*q1 + q2*q2));
 8004f60:	4b3e      	ldr	r3, [pc, #248]	@ (800505c <calculate_orientation+0x2d4>)
 8004f62:	ed93 7a00 	vldr	s14, [r3]
 8004f66:	4b3e      	ldr	r3, [pc, #248]	@ (8005060 <calculate_orientation+0x2d8>)
 8004f68:	edd3 7a00 	vldr	s15, [r3]
 8004f6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004f70:	4b3c      	ldr	r3, [pc, #240]	@ (8005064 <calculate_orientation+0x2dc>)
 8004f72:	edd3 6a00 	vldr	s13, [r3]
 8004f76:	4b3c      	ldr	r3, [pc, #240]	@ (8005068 <calculate_orientation+0x2e0>)
 8004f78:	edd3 7a00 	vldr	s15, [r3]
 8004f7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004f80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f84:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8004f88:	4b35      	ldr	r3, [pc, #212]	@ (8005060 <calculate_orientation+0x2d8>)
 8004f8a:	ed93 7a00 	vldr	s14, [r3]
 8004f8e:	4b34      	ldr	r3, [pc, #208]	@ (8005060 <calculate_orientation+0x2d8>)
 8004f90:	edd3 7a00 	vldr	s15, [r3]
 8004f94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004f98:	4b32      	ldr	r3, [pc, #200]	@ (8005064 <calculate_orientation+0x2dc>)
 8004f9a:	edd3 6a00 	vldr	s13, [r3]
 8004f9e:	4b31      	ldr	r3, [pc, #196]	@ (8005064 <calculate_orientation+0x2dc>)
 8004fa0:	edd3 7a00 	vldr	s15, [r3]
 8004fa4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004fa8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004fac:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004fb0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004fb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004fb8:	eef0 0a67 	vmov.f32	s1, s15
 8004fbc:	eeb0 0a46 	vmov.f32	s0, s12
 8004fc0:	f014 fff2 	bl	8019fa8 <atan2f>
 8004fc4:	ee10 3a10 	vmov	r3, s0
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f7fb facd 	bl	8000568 <__aeabi_f2d>
 8004fce:	a31c      	add	r3, pc, #112	@ (adr r3, 8005040 <calculate_orientation+0x2b8>)
 8004fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fd4:	f7fb fb20 	bl	8000618 <__aeabi_dmul>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	460b      	mov	r3, r1
 8004fdc:	4610      	mov	r0, r2
 8004fde:	4619      	mov	r1, r3
 8004fe0:	f7fb fe12 	bl	8000c08 <__aeabi_d2f>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	617b      	str	r3, [r7, #20]

	if (c_pitch > 0.0f) {
 8004fe8:	edd7 7a05 	vldr	s15, [r7, #20]
 8004fec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ff4:	dd09      	ble.n	800500a <calculate_orientation+0x282>
		*pitch = 180.0f - c_pitch;
 8004ff6:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800506c <calculate_orientation+0x2e4>
 8004ffa:	edd7 7a05 	vldr	s15, [r7, #20]
 8004ffe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	edc3 7a00 	vstr	s15, [r3]
	} else if (c_pitch < 0.0f) {
		*pitch = -180.0f - c_pitch;
	} else {
		*pitch = 0.0f;
	}
}
 8005008:	e014      	b.n	8005034 <calculate_orientation+0x2ac>
	} else if (c_pitch < 0.0f) {
 800500a:	edd7 7a05 	vldr	s15, [r7, #20]
 800500e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005016:	d509      	bpl.n	800502c <calculate_orientation+0x2a4>
		*pitch = -180.0f - c_pitch;
 8005018:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8005070 <calculate_orientation+0x2e8>
 800501c:	edd7 7a05 	vldr	s15, [r7, #20]
 8005020:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	edc3 7a00 	vstr	s15, [r3]
}
 800502a:	e003      	b.n	8005034 <calculate_orientation+0x2ac>
		*pitch = 0.0f;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	f04f 0200 	mov.w	r2, #0
 8005032:	601a      	str	r2, [r3, #0]
}
 8005034:	bf00      	nop
 8005036:	371c      	adds	r7, #28
 8005038:	46bd      	mov	sp, r7
 800503a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800503c:	f3af 8000 	nop.w
 8005040:	1a63c1f8 	.word	0x1a63c1f8
 8005044:	404ca5dc 	.word	0x404ca5dc
 8005048:	20002a80 	.word	0x20002a80
 800504c:	20002a7c 	.word	0x20002a7c
 8005050:	20002a84 	.word	0x20002a84
 8005054:	20002a88 	.word	0x20002a88
 8005058:	20002a28 	.word	0x20002a28
 800505c:	20000008 	.word	0x20000008
 8005060:	20000404 	.word	0x20000404
 8005064:	20000408 	.word	0x20000408
 8005068:	2000040c 	.word	0x2000040c
 800506c:	43340000 	.word	0x43340000
 8005070:	c3340000 	.word	0xc3340000

08005074 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005074:	b480      	push	{r7}
 8005076:	b083      	sub	sp, #12
 8005078:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800507a:	2300      	movs	r3, #0
 800507c:	607b      	str	r3, [r7, #4]
 800507e:	4b10      	ldr	r3, [pc, #64]	@ (80050c0 <HAL_MspInit+0x4c>)
 8005080:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005082:	4a0f      	ldr	r2, [pc, #60]	@ (80050c0 <HAL_MspInit+0x4c>)
 8005084:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005088:	6453      	str	r3, [r2, #68]	@ 0x44
 800508a:	4b0d      	ldr	r3, [pc, #52]	@ (80050c0 <HAL_MspInit+0x4c>)
 800508c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800508e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005092:	607b      	str	r3, [r7, #4]
 8005094:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005096:	2300      	movs	r3, #0
 8005098:	603b      	str	r3, [r7, #0]
 800509a:	4b09      	ldr	r3, [pc, #36]	@ (80050c0 <HAL_MspInit+0x4c>)
 800509c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800509e:	4a08      	ldr	r2, [pc, #32]	@ (80050c0 <HAL_MspInit+0x4c>)
 80050a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80050a6:	4b06      	ldr	r3, [pc, #24]	@ (80050c0 <HAL_MspInit+0x4c>)
 80050a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050ae:	603b      	str	r3, [r7, #0]
 80050b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80050b2:	bf00      	nop
 80050b4:	370c      	adds	r7, #12
 80050b6:	46bd      	mov	sp, r7
 80050b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050bc:	4770      	bx	lr
 80050be:	bf00      	nop
 80050c0:	40023800 	.word	0x40023800

080050c4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b08a      	sub	sp, #40	@ 0x28
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050cc:	f107 0314 	add.w	r3, r7, #20
 80050d0:	2200      	movs	r2, #0
 80050d2:	601a      	str	r2, [r3, #0]
 80050d4:	605a      	str	r2, [r3, #4]
 80050d6:	609a      	str	r2, [r3, #8]
 80050d8:	60da      	str	r2, [r3, #12]
 80050da:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a2f      	ldr	r2, [pc, #188]	@ (80051a0 <HAL_ADC_MspInit+0xdc>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d157      	bne.n	8005196 <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80050e6:	2300      	movs	r3, #0
 80050e8:	613b      	str	r3, [r7, #16]
 80050ea:	4b2e      	ldr	r3, [pc, #184]	@ (80051a4 <HAL_ADC_MspInit+0xe0>)
 80050ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050ee:	4a2d      	ldr	r2, [pc, #180]	@ (80051a4 <HAL_ADC_MspInit+0xe0>)
 80050f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80050f6:	4b2b      	ldr	r3, [pc, #172]	@ (80051a4 <HAL_ADC_MspInit+0xe0>)
 80050f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050fe:	613b      	str	r3, [r7, #16]
 8005100:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005102:	2300      	movs	r3, #0
 8005104:	60fb      	str	r3, [r7, #12]
 8005106:	4b27      	ldr	r3, [pc, #156]	@ (80051a4 <HAL_ADC_MspInit+0xe0>)
 8005108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800510a:	4a26      	ldr	r2, [pc, #152]	@ (80051a4 <HAL_ADC_MspInit+0xe0>)
 800510c:	f043 0301 	orr.w	r3, r3, #1
 8005110:	6313      	str	r3, [r2, #48]	@ 0x30
 8005112:	4b24      	ldr	r3, [pc, #144]	@ (80051a4 <HAL_ADC_MspInit+0xe0>)
 8005114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005116:	f003 0301 	and.w	r3, r3, #1
 800511a:	60fb      	str	r3, [r7, #12]
 800511c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = VBAT_SENSING_Pin;
 800511e:	2301      	movs	r3, #1
 8005120:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005122:	2303      	movs	r3, #3
 8005124:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005126:	2300      	movs	r3, #0
 8005128:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBAT_SENSING_GPIO_Port, &GPIO_InitStruct);
 800512a:	f107 0314 	add.w	r3, r7, #20
 800512e:	4619      	mov	r1, r3
 8005130:	481d      	ldr	r0, [pc, #116]	@ (80051a8 <HAL_ADC_MspInit+0xe4>)
 8005132:	f002 fb81 	bl	8007838 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8005136:	4b1d      	ldr	r3, [pc, #116]	@ (80051ac <HAL_ADC_MspInit+0xe8>)
 8005138:	4a1d      	ldr	r2, [pc, #116]	@ (80051b0 <HAL_ADC_MspInit+0xec>)
 800513a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800513c:	4b1b      	ldr	r3, [pc, #108]	@ (80051ac <HAL_ADC_MspInit+0xe8>)
 800513e:	2200      	movs	r2, #0
 8005140:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005142:	4b1a      	ldr	r3, [pc, #104]	@ (80051ac <HAL_ADC_MspInit+0xe8>)
 8005144:	2200      	movs	r2, #0
 8005146:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005148:	4b18      	ldr	r3, [pc, #96]	@ (80051ac <HAL_ADC_MspInit+0xe8>)
 800514a:	2200      	movs	r2, #0
 800514c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800514e:	4b17      	ldr	r3, [pc, #92]	@ (80051ac <HAL_ADC_MspInit+0xe8>)
 8005150:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005154:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005156:	4b15      	ldr	r3, [pc, #84]	@ (80051ac <HAL_ADC_MspInit+0xe8>)
 8005158:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800515c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800515e:	4b13      	ldr	r3, [pc, #76]	@ (80051ac <HAL_ADC_MspInit+0xe8>)
 8005160:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005164:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005166:	4b11      	ldr	r3, [pc, #68]	@ (80051ac <HAL_ADC_MspInit+0xe8>)
 8005168:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800516c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800516e:	4b0f      	ldr	r3, [pc, #60]	@ (80051ac <HAL_ADC_MspInit+0xe8>)
 8005170:	2200      	movs	r2, #0
 8005172:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005174:	4b0d      	ldr	r3, [pc, #52]	@ (80051ac <HAL_ADC_MspInit+0xe8>)
 8005176:	2200      	movs	r2, #0
 8005178:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800517a:	480c      	ldr	r0, [pc, #48]	@ (80051ac <HAL_ADC_MspInit+0xe8>)
 800517c:	f001 ff40 	bl	8007000 <HAL_DMA_Init>
 8005180:	4603      	mov	r3, r0
 8005182:	2b00      	cmp	r3, #0
 8005184:	d001      	beq.n	800518a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8005186:	f7ff fdd5 	bl	8004d34 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a07      	ldr	r2, [pc, #28]	@ (80051ac <HAL_ADC_MspInit+0xe8>)
 800518e:	639a      	str	r2, [r3, #56]	@ 0x38
 8005190:	4a06      	ldr	r2, [pc, #24]	@ (80051ac <HAL_ADC_MspInit+0xe8>)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8005196:	bf00      	nop
 8005198:	3728      	adds	r7, #40	@ 0x28
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	40012000 	.word	0x40012000
 80051a4:	40023800 	.word	0x40023800
 80051a8:	40020000 	.word	0x40020000
 80051ac:	200025e4 	.word	0x200025e4
 80051b0:	40026410 	.word	0x40026410

080051b4 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b085      	sub	sp, #20
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a0b      	ldr	r2, [pc, #44]	@ (80051f0 <HAL_CRC_MspInit+0x3c>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d10d      	bne.n	80051e2 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80051c6:	2300      	movs	r3, #0
 80051c8:	60fb      	str	r3, [r7, #12]
 80051ca:	4b0a      	ldr	r3, [pc, #40]	@ (80051f4 <HAL_CRC_MspInit+0x40>)
 80051cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051ce:	4a09      	ldr	r2, [pc, #36]	@ (80051f4 <HAL_CRC_MspInit+0x40>)
 80051d0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80051d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80051d6:	4b07      	ldr	r3, [pc, #28]	@ (80051f4 <HAL_CRC_MspInit+0x40>)
 80051d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80051de:	60fb      	str	r3, [r7, #12]
 80051e0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80051e2:	bf00      	nop
 80051e4:	3714      	adds	r7, #20
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr
 80051ee:	bf00      	nop
 80051f0:	40023000 	.word	0x40023000
 80051f4:	40023800 	.word	0x40023800

080051f8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b08c      	sub	sp, #48	@ 0x30
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005200:	f107 031c 	add.w	r3, r7, #28
 8005204:	2200      	movs	r2, #0
 8005206:	601a      	str	r2, [r3, #0]
 8005208:	605a      	str	r2, [r3, #4]
 800520a:	609a      	str	r2, [r3, #8]
 800520c:	60da      	str	r2, [r3, #12]
 800520e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a3f      	ldr	r2, [pc, #252]	@ (8005314 <HAL_I2C_MspInit+0x11c>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d135      	bne.n	8005286 <HAL_I2C_MspInit+0x8e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800521a:	2300      	movs	r3, #0
 800521c:	61bb      	str	r3, [r7, #24]
 800521e:	4b3e      	ldr	r3, [pc, #248]	@ (8005318 <HAL_I2C_MspInit+0x120>)
 8005220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005222:	4a3d      	ldr	r2, [pc, #244]	@ (8005318 <HAL_I2C_MspInit+0x120>)
 8005224:	f043 0302 	orr.w	r3, r3, #2
 8005228:	6313      	str	r3, [r2, #48]	@ 0x30
 800522a:	4b3b      	ldr	r3, [pc, #236]	@ (8005318 <HAL_I2C_MspInit+0x120>)
 800522c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800522e:	f003 0302 	and.w	r3, r3, #2
 8005232:	61bb      	str	r3, [r7, #24]
 8005234:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005236:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800523a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800523c:	2312      	movs	r3, #18
 800523e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005240:	2300      	movs	r3, #0
 8005242:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005244:	2303      	movs	r3, #3
 8005246:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005248:	2304      	movs	r3, #4
 800524a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800524c:	f107 031c 	add.w	r3, r7, #28
 8005250:	4619      	mov	r1, r3
 8005252:	4832      	ldr	r0, [pc, #200]	@ (800531c <HAL_I2C_MspInit+0x124>)
 8005254:	f002 faf0 	bl	8007838 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005258:	2300      	movs	r3, #0
 800525a:	617b      	str	r3, [r7, #20]
 800525c:	4b2e      	ldr	r3, [pc, #184]	@ (8005318 <HAL_I2C_MspInit+0x120>)
 800525e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005260:	4a2d      	ldr	r2, [pc, #180]	@ (8005318 <HAL_I2C_MspInit+0x120>)
 8005262:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005266:	6413      	str	r3, [r2, #64]	@ 0x40
 8005268:	4b2b      	ldr	r3, [pc, #172]	@ (8005318 <HAL_I2C_MspInit+0x120>)
 800526a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800526c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005270:	617b      	str	r3, [r7, #20]
 8005272:	697b      	ldr	r3, [r7, #20]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8005274:	2200      	movs	r2, #0
 8005276:	2100      	movs	r1, #0
 8005278:	201f      	movs	r0, #31
 800527a:	f001 fe2e 	bl	8006eda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800527e:	201f      	movs	r0, #31
 8005280:	f001 fe47 	bl	8006f12 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8005284:	e041      	b.n	800530a <HAL_I2C_MspInit+0x112>
  else if(hi2c->Instance==I2C2)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a25      	ldr	r2, [pc, #148]	@ (8005320 <HAL_I2C_MspInit+0x128>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d13c      	bne.n	800530a <HAL_I2C_MspInit+0x112>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005290:	2300      	movs	r3, #0
 8005292:	613b      	str	r3, [r7, #16]
 8005294:	4b20      	ldr	r3, [pc, #128]	@ (8005318 <HAL_I2C_MspInit+0x120>)
 8005296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005298:	4a1f      	ldr	r2, [pc, #124]	@ (8005318 <HAL_I2C_MspInit+0x120>)
 800529a:	f043 0302 	orr.w	r3, r3, #2
 800529e:	6313      	str	r3, [r2, #48]	@ 0x30
 80052a0:	4b1d      	ldr	r3, [pc, #116]	@ (8005318 <HAL_I2C_MspInit+0x120>)
 80052a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052a4:	f003 0302 	and.w	r3, r3, #2
 80052a8:	613b      	str	r3, [r7, #16]
 80052aa:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80052ac:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80052b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80052b2:	2312      	movs	r3, #18
 80052b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052b6:	2300      	movs	r3, #0
 80052b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80052ba:	2303      	movs	r3, #3
 80052bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80052be:	2304      	movs	r3, #4
 80052c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052c2:	f107 031c 	add.w	r3, r7, #28
 80052c6:	4619      	mov	r1, r3
 80052c8:	4814      	ldr	r0, [pc, #80]	@ (800531c <HAL_I2C_MspInit+0x124>)
 80052ca:	f002 fab5 	bl	8007838 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80052ce:	2300      	movs	r3, #0
 80052d0:	60fb      	str	r3, [r7, #12]
 80052d2:	4b11      	ldr	r3, [pc, #68]	@ (8005318 <HAL_I2C_MspInit+0x120>)
 80052d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d6:	4a10      	ldr	r2, [pc, #64]	@ (8005318 <HAL_I2C_MspInit+0x120>)
 80052d8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80052dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80052de:	4b0e      	ldr	r3, [pc, #56]	@ (8005318 <HAL_I2C_MspInit+0x120>)
 80052e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052e6:	60fb      	str	r3, [r7, #12]
 80052e8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 80052ea:	2200      	movs	r2, #0
 80052ec:	2100      	movs	r1, #0
 80052ee:	2021      	movs	r0, #33	@ 0x21
 80052f0:	f001 fdf3 	bl	8006eda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80052f4:	2021      	movs	r0, #33	@ 0x21
 80052f6:	f001 fe0c 	bl	8006f12 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 80052fa:	2200      	movs	r2, #0
 80052fc:	2100      	movs	r1, #0
 80052fe:	2022      	movs	r0, #34	@ 0x22
 8005300:	f001 fdeb 	bl	8006eda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8005304:	2022      	movs	r0, #34	@ 0x22
 8005306:	f001 fe04 	bl	8006f12 <HAL_NVIC_EnableIRQ>
}
 800530a:	bf00      	nop
 800530c:	3730      	adds	r7, #48	@ 0x30
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}
 8005312:	bf00      	nop
 8005314:	40005400 	.word	0x40005400
 8005318:	40023800 	.word	0x40023800
 800531c:	40020400 	.word	0x40020400
 8005320:	40005800 	.word	0x40005800

08005324 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b082      	sub	sp, #8
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a1a      	ldr	r2, [pc, #104]	@ (800539c <HAL_I2C_MspDeInit+0x78>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d113      	bne.n	800535e <HAL_I2C_MspDeInit+0x3a>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8005336:	4b1a      	ldr	r3, [pc, #104]	@ (80053a0 <HAL_I2C_MspDeInit+0x7c>)
 8005338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800533a:	4a19      	ldr	r2, [pc, #100]	@ (80053a0 <HAL_I2C_MspDeInit+0x7c>)
 800533c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005340:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8005342:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005346:	4817      	ldr	r0, [pc, #92]	@ (80053a4 <HAL_I2C_MspDeInit+0x80>)
 8005348:	f002 fc12 	bl	8007b70 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 800534c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005350:	4814      	ldr	r0, [pc, #80]	@ (80053a4 <HAL_I2C_MspDeInit+0x80>)
 8005352:	f002 fc0d 	bl	8007b70 <HAL_GPIO_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8005356:	201f      	movs	r0, #31
 8005358:	f001 fde9 	bl	8006f2e <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 800535c:	e01a      	b.n	8005394 <HAL_I2C_MspDeInit+0x70>
  else if(hi2c->Instance==I2C2)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4a11      	ldr	r2, [pc, #68]	@ (80053a8 <HAL_I2C_MspDeInit+0x84>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d115      	bne.n	8005394 <HAL_I2C_MspDeInit+0x70>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8005368:	4b0d      	ldr	r3, [pc, #52]	@ (80053a0 <HAL_I2C_MspDeInit+0x7c>)
 800536a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800536c:	4a0c      	ldr	r2, [pc, #48]	@ (80053a0 <HAL_I2C_MspDeInit+0x7c>)
 800536e:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8005372:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8005374:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005378:	480a      	ldr	r0, [pc, #40]	@ (80053a4 <HAL_I2C_MspDeInit+0x80>)
 800537a:	f002 fbf9 	bl	8007b70 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 800537e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005382:	4808      	ldr	r0, [pc, #32]	@ (80053a4 <HAL_I2C_MspDeInit+0x80>)
 8005384:	f002 fbf4 	bl	8007b70 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 8005388:	2021      	movs	r0, #33	@ 0x21
 800538a:	f001 fdd0 	bl	8006f2e <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 800538e:	2022      	movs	r0, #34	@ 0x22
 8005390:	f001 fdcd 	bl	8006f2e <HAL_NVIC_DisableIRQ>
}
 8005394:	bf00      	nop
 8005396:	3708      	adds	r7, #8
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}
 800539c:	40005400 	.word	0x40005400
 80053a0:	40023800 	.word	0x40023800
 80053a4:	40020400 	.word	0x40020400
 80053a8:	40005800 	.word	0x40005800

080053ac <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b08e      	sub	sp, #56	@ 0x38
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80053b8:	2200      	movs	r2, #0
 80053ba:	601a      	str	r2, [r3, #0]
 80053bc:	605a      	str	r2, [r3, #4]
 80053be:	609a      	str	r2, [r3, #8]
 80053c0:	60da      	str	r2, [r3, #12]
 80053c2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a4b      	ldr	r2, [pc, #300]	@ (80054f8 <HAL_SPI_MspInit+0x14c>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d12c      	bne.n	8005428 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80053ce:	2300      	movs	r3, #0
 80053d0:	623b      	str	r3, [r7, #32]
 80053d2:	4b4a      	ldr	r3, [pc, #296]	@ (80054fc <HAL_SPI_MspInit+0x150>)
 80053d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053d6:	4a49      	ldr	r2, [pc, #292]	@ (80054fc <HAL_SPI_MspInit+0x150>)
 80053d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80053dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80053de:	4b47      	ldr	r3, [pc, #284]	@ (80054fc <HAL_SPI_MspInit+0x150>)
 80053e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80053e6:	623b      	str	r3, [r7, #32]
 80053e8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80053ea:	2300      	movs	r3, #0
 80053ec:	61fb      	str	r3, [r7, #28]
 80053ee:	4b43      	ldr	r3, [pc, #268]	@ (80054fc <HAL_SPI_MspInit+0x150>)
 80053f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053f2:	4a42      	ldr	r2, [pc, #264]	@ (80054fc <HAL_SPI_MspInit+0x150>)
 80053f4:	f043 0301 	orr.w	r3, r3, #1
 80053f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80053fa:	4b40      	ldr	r3, [pc, #256]	@ (80054fc <HAL_SPI_MspInit+0x150>)
 80053fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053fe:	f003 0301 	and.w	r3, r3, #1
 8005402:	61fb      	str	r3, [r7, #28]
 8005404:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005406:	23e0      	movs	r3, #224	@ 0xe0
 8005408:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800540a:	2302      	movs	r3, #2
 800540c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800540e:	2300      	movs	r3, #0
 8005410:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005412:	2303      	movs	r3, #3
 8005414:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005416:	2305      	movs	r3, #5
 8005418:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800541a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800541e:	4619      	mov	r1, r3
 8005420:	4837      	ldr	r0, [pc, #220]	@ (8005500 <HAL_SPI_MspInit+0x154>)
 8005422:	f002 fa09 	bl	8007838 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8005426:	e063      	b.n	80054f0 <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI2)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a35      	ldr	r2, [pc, #212]	@ (8005504 <HAL_SPI_MspInit+0x158>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d12d      	bne.n	800548e <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005432:	2300      	movs	r3, #0
 8005434:	61bb      	str	r3, [r7, #24]
 8005436:	4b31      	ldr	r3, [pc, #196]	@ (80054fc <HAL_SPI_MspInit+0x150>)
 8005438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800543a:	4a30      	ldr	r2, [pc, #192]	@ (80054fc <HAL_SPI_MspInit+0x150>)
 800543c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005440:	6413      	str	r3, [r2, #64]	@ 0x40
 8005442:	4b2e      	ldr	r3, [pc, #184]	@ (80054fc <HAL_SPI_MspInit+0x150>)
 8005444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005446:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800544a:	61bb      	str	r3, [r7, #24]
 800544c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800544e:	2300      	movs	r3, #0
 8005450:	617b      	str	r3, [r7, #20]
 8005452:	4b2a      	ldr	r3, [pc, #168]	@ (80054fc <HAL_SPI_MspInit+0x150>)
 8005454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005456:	4a29      	ldr	r2, [pc, #164]	@ (80054fc <HAL_SPI_MspInit+0x150>)
 8005458:	f043 0302 	orr.w	r3, r3, #2
 800545c:	6313      	str	r3, [r2, #48]	@ 0x30
 800545e:	4b27      	ldr	r3, [pc, #156]	@ (80054fc <HAL_SPI_MspInit+0x150>)
 8005460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005462:	f003 0302 	and.w	r3, r3, #2
 8005466:	617b      	str	r3, [r7, #20]
 8005468:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800546a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800546e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005470:	2302      	movs	r3, #2
 8005472:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005474:	2300      	movs	r3, #0
 8005476:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005478:	2303      	movs	r3, #3
 800547a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800547c:	2305      	movs	r3, #5
 800547e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005480:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005484:	4619      	mov	r1, r3
 8005486:	4820      	ldr	r0, [pc, #128]	@ (8005508 <HAL_SPI_MspInit+0x15c>)
 8005488:	f002 f9d6 	bl	8007838 <HAL_GPIO_Init>
}
 800548c:	e030      	b.n	80054f0 <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI3)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a1e      	ldr	r2, [pc, #120]	@ (800550c <HAL_SPI_MspInit+0x160>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d12b      	bne.n	80054f0 <HAL_SPI_MspInit+0x144>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005498:	2300      	movs	r3, #0
 800549a:	613b      	str	r3, [r7, #16]
 800549c:	4b17      	ldr	r3, [pc, #92]	@ (80054fc <HAL_SPI_MspInit+0x150>)
 800549e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054a0:	4a16      	ldr	r2, [pc, #88]	@ (80054fc <HAL_SPI_MspInit+0x150>)
 80054a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80054a8:	4b14      	ldr	r3, [pc, #80]	@ (80054fc <HAL_SPI_MspInit+0x150>)
 80054aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80054b0:	613b      	str	r3, [r7, #16]
 80054b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80054b4:	2300      	movs	r3, #0
 80054b6:	60fb      	str	r3, [r7, #12]
 80054b8:	4b10      	ldr	r3, [pc, #64]	@ (80054fc <HAL_SPI_MspInit+0x150>)
 80054ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054bc:	4a0f      	ldr	r2, [pc, #60]	@ (80054fc <HAL_SPI_MspInit+0x150>)
 80054be:	f043 0302 	orr.w	r3, r3, #2
 80054c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80054c4:	4b0d      	ldr	r3, [pc, #52]	@ (80054fc <HAL_SPI_MspInit+0x150>)
 80054c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054c8:	f003 0302 	and.w	r3, r3, #2
 80054cc:	60fb      	str	r3, [r7, #12]
 80054ce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80054d0:	2338      	movs	r3, #56	@ 0x38
 80054d2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054d4:	2302      	movs	r3, #2
 80054d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054d8:	2300      	movs	r3, #0
 80054da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80054dc:	2303      	movs	r3, #3
 80054de:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80054e0:	2306      	movs	r3, #6
 80054e2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80054e8:	4619      	mov	r1, r3
 80054ea:	4807      	ldr	r0, [pc, #28]	@ (8005508 <HAL_SPI_MspInit+0x15c>)
 80054ec:	f002 f9a4 	bl	8007838 <HAL_GPIO_Init>
}
 80054f0:	bf00      	nop
 80054f2:	3738      	adds	r7, #56	@ 0x38
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	40013000 	.word	0x40013000
 80054fc:	40023800 	.word	0x40023800
 8005500:	40020000 	.word	0x40020000
 8005504:	40003800 	.word	0x40003800
 8005508:	40020400 	.word	0x40020400
 800550c:	40003c00 	.word	0x40003c00

08005510 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b086      	sub	sp, #24
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a30      	ldr	r2, [pc, #192]	@ (80055e0 <HAL_TIM_Base_MspInit+0xd0>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d10e      	bne.n	8005540 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005522:	2300      	movs	r3, #0
 8005524:	617b      	str	r3, [r7, #20]
 8005526:	4b2f      	ldr	r3, [pc, #188]	@ (80055e4 <HAL_TIM_Base_MspInit+0xd4>)
 8005528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800552a:	4a2e      	ldr	r2, [pc, #184]	@ (80055e4 <HAL_TIM_Base_MspInit+0xd4>)
 800552c:	f043 0301 	orr.w	r3, r3, #1
 8005530:	6453      	str	r3, [r2, #68]	@ 0x44
 8005532:	4b2c      	ldr	r3, [pc, #176]	@ (80055e4 <HAL_TIM_Base_MspInit+0xd4>)
 8005534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005536:	f003 0301 	and.w	r3, r3, #1
 800553a:	617b      	str	r3, [r7, #20]
 800553c:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM7_MspInit 1 */

    /* USER CODE END TIM7_MspInit 1 */
  }

}
 800553e:	e04a      	b.n	80055d6 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM2)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005548:	d10e      	bne.n	8005568 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800554a:	2300      	movs	r3, #0
 800554c:	613b      	str	r3, [r7, #16]
 800554e:	4b25      	ldr	r3, [pc, #148]	@ (80055e4 <HAL_TIM_Base_MspInit+0xd4>)
 8005550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005552:	4a24      	ldr	r2, [pc, #144]	@ (80055e4 <HAL_TIM_Base_MspInit+0xd4>)
 8005554:	f043 0301 	orr.w	r3, r3, #1
 8005558:	6413      	str	r3, [r2, #64]	@ 0x40
 800555a:	4b22      	ldr	r3, [pc, #136]	@ (80055e4 <HAL_TIM_Base_MspInit+0xd4>)
 800555c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800555e:	f003 0301 	and.w	r3, r3, #1
 8005562:	613b      	str	r3, [r7, #16]
 8005564:	693b      	ldr	r3, [r7, #16]
}
 8005566:	e036      	b.n	80055d6 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM6)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a1e      	ldr	r2, [pc, #120]	@ (80055e8 <HAL_TIM_Base_MspInit+0xd8>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d116      	bne.n	80055a0 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005572:	2300      	movs	r3, #0
 8005574:	60fb      	str	r3, [r7, #12]
 8005576:	4b1b      	ldr	r3, [pc, #108]	@ (80055e4 <HAL_TIM_Base_MspInit+0xd4>)
 8005578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800557a:	4a1a      	ldr	r2, [pc, #104]	@ (80055e4 <HAL_TIM_Base_MspInit+0xd4>)
 800557c:	f043 0310 	orr.w	r3, r3, #16
 8005580:	6413      	str	r3, [r2, #64]	@ 0x40
 8005582:	4b18      	ldr	r3, [pc, #96]	@ (80055e4 <HAL_TIM_Base_MspInit+0xd4>)
 8005584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005586:	f003 0310 	and.w	r3, r3, #16
 800558a:	60fb      	str	r3, [r7, #12]
 800558c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800558e:	2200      	movs	r2, #0
 8005590:	2100      	movs	r1, #0
 8005592:	2036      	movs	r0, #54	@ 0x36
 8005594:	f001 fca1 	bl	8006eda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005598:	2036      	movs	r0, #54	@ 0x36
 800559a:	f001 fcba 	bl	8006f12 <HAL_NVIC_EnableIRQ>
}
 800559e:	e01a      	b.n	80055d6 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM7)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a11      	ldr	r2, [pc, #68]	@ (80055ec <HAL_TIM_Base_MspInit+0xdc>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d115      	bne.n	80055d6 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80055aa:	2300      	movs	r3, #0
 80055ac:	60bb      	str	r3, [r7, #8]
 80055ae:	4b0d      	ldr	r3, [pc, #52]	@ (80055e4 <HAL_TIM_Base_MspInit+0xd4>)
 80055b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b2:	4a0c      	ldr	r2, [pc, #48]	@ (80055e4 <HAL_TIM_Base_MspInit+0xd4>)
 80055b4:	f043 0320 	orr.w	r3, r3, #32
 80055b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80055ba:	4b0a      	ldr	r3, [pc, #40]	@ (80055e4 <HAL_TIM_Base_MspInit+0xd4>)
 80055bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055be:	f003 0320 	and.w	r3, r3, #32
 80055c2:	60bb      	str	r3, [r7, #8]
 80055c4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80055c6:	2200      	movs	r2, #0
 80055c8:	2100      	movs	r1, #0
 80055ca:	2037      	movs	r0, #55	@ 0x37
 80055cc:	f001 fc85 	bl	8006eda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80055d0:	2037      	movs	r0, #55	@ 0x37
 80055d2:	f001 fc9e 	bl	8006f12 <HAL_NVIC_EnableIRQ>
}
 80055d6:	bf00      	nop
 80055d8:	3718      	adds	r7, #24
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	40010000 	.word	0x40010000
 80055e4:	40023800 	.word	0x40023800
 80055e8:	40001000 	.word	0x40001000
 80055ec:	40001400 	.word	0x40001400

080055f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b08a      	sub	sp, #40	@ 0x28
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055f8:	f107 0314 	add.w	r3, r7, #20
 80055fc:	2200      	movs	r2, #0
 80055fe:	601a      	str	r2, [r3, #0]
 8005600:	605a      	str	r2, [r3, #4]
 8005602:	609a      	str	r2, [r3, #8]
 8005604:	60da      	str	r2, [r3, #12]
 8005606:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a25      	ldr	r2, [pc, #148]	@ (80056a4 <HAL_TIM_MspPostInit+0xb4>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d11f      	bne.n	8005652 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005612:	2300      	movs	r3, #0
 8005614:	613b      	str	r3, [r7, #16]
 8005616:	4b24      	ldr	r3, [pc, #144]	@ (80056a8 <HAL_TIM_MspPostInit+0xb8>)
 8005618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800561a:	4a23      	ldr	r2, [pc, #140]	@ (80056a8 <HAL_TIM_MspPostInit+0xb8>)
 800561c:	f043 0301 	orr.w	r3, r3, #1
 8005620:	6313      	str	r3, [r2, #48]	@ 0x30
 8005622:	4b21      	ldr	r3, [pc, #132]	@ (80056a8 <HAL_TIM_MspPostInit+0xb8>)
 8005624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005626:	f003 0301 	and.w	r3, r3, #1
 800562a:	613b      	str	r3, [r7, #16]
 800562c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = TVC_SERVO_X_Pin|TVC_SERVO_Y_Pin;
 800562e:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8005632:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005634:	2302      	movs	r3, #2
 8005636:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005638:	2300      	movs	r3, #0
 800563a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800563c:	2300      	movs	r3, #0
 800563e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005640:	2301      	movs	r3, #1
 8005642:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005644:	f107 0314 	add.w	r3, r7, #20
 8005648:	4619      	mov	r1, r3
 800564a:	4818      	ldr	r0, [pc, #96]	@ (80056ac <HAL_TIM_MspPostInit+0xbc>)
 800564c:	f002 f8f4 	bl	8007838 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8005650:	e023      	b.n	800569a <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM2)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800565a:	d11e      	bne.n	800569a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800565c:	2300      	movs	r3, #0
 800565e:	60fb      	str	r3, [r7, #12]
 8005660:	4b11      	ldr	r3, [pc, #68]	@ (80056a8 <HAL_TIM_MspPostInit+0xb8>)
 8005662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005664:	4a10      	ldr	r2, [pc, #64]	@ (80056a8 <HAL_TIM_MspPostInit+0xb8>)
 8005666:	f043 0301 	orr.w	r3, r3, #1
 800566a:	6313      	str	r3, [r2, #48]	@ 0x30
 800566c:	4b0e      	ldr	r3, [pc, #56]	@ (80056a8 <HAL_TIM_MspPostInit+0xb8>)
 800566e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005670:	f003 0301 	and.w	r3, r3, #1
 8005674:	60fb      	str	r3, [r7, #12]
 8005676:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STATUS_R_Pin|STATUS_G_Pin|STATUS_B_Pin|BUZZER_Pin;
 8005678:	f248 030e 	movw	r3, #32782	@ 0x800e
 800567c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800567e:	2302      	movs	r3, #2
 8005680:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005682:	2300      	movs	r3, #0
 8005684:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005686:	2300      	movs	r3, #0
 8005688:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800568a:	2301      	movs	r3, #1
 800568c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800568e:	f107 0314 	add.w	r3, r7, #20
 8005692:	4619      	mov	r1, r3
 8005694:	4805      	ldr	r0, [pc, #20]	@ (80056ac <HAL_TIM_MspPostInit+0xbc>)
 8005696:	f002 f8cf 	bl	8007838 <HAL_GPIO_Init>
}
 800569a:	bf00      	nop
 800569c:	3728      	adds	r7, #40	@ 0x28
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	bf00      	nop
 80056a4:	40010000 	.word	0x40010000
 80056a8:	40023800 	.word	0x40023800
 80056ac:	40020000 	.word	0x40020000

080056b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b08a      	sub	sp, #40	@ 0x28
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056b8:	f107 0314 	add.w	r3, r7, #20
 80056bc:	2200      	movs	r2, #0
 80056be:	601a      	str	r2, [r3, #0]
 80056c0:	605a      	str	r2, [r3, #4]
 80056c2:	609a      	str	r2, [r3, #8]
 80056c4:	60da      	str	r2, [r3, #12]
 80056c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a35      	ldr	r2, [pc, #212]	@ (80057a4 <HAL_UART_MspInit+0xf4>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d163      	bne.n	800579a <HAL_UART_MspInit+0xea>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80056d2:	2300      	movs	r3, #0
 80056d4:	613b      	str	r3, [r7, #16]
 80056d6:	4b34      	ldr	r3, [pc, #208]	@ (80057a8 <HAL_UART_MspInit+0xf8>)
 80056d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056da:	4a33      	ldr	r2, [pc, #204]	@ (80057a8 <HAL_UART_MspInit+0xf8>)
 80056dc:	f043 0310 	orr.w	r3, r3, #16
 80056e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80056e2:	4b31      	ldr	r3, [pc, #196]	@ (80057a8 <HAL_UART_MspInit+0xf8>)
 80056e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056e6:	f003 0310 	and.w	r3, r3, #16
 80056ea:	613b      	str	r3, [r7, #16]
 80056ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80056ee:	2300      	movs	r3, #0
 80056f0:	60fb      	str	r3, [r7, #12]
 80056f2:	4b2d      	ldr	r3, [pc, #180]	@ (80057a8 <HAL_UART_MspInit+0xf8>)
 80056f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056f6:	4a2c      	ldr	r2, [pc, #176]	@ (80057a8 <HAL_UART_MspInit+0xf8>)
 80056f8:	f043 0302 	orr.w	r3, r3, #2
 80056fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80056fe:	4b2a      	ldr	r3, [pc, #168]	@ (80057a8 <HAL_UART_MspInit+0xf8>)
 8005700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005702:	f003 0302 	and.w	r3, r3, #2
 8005706:	60fb      	str	r3, [r7, #12]
 8005708:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800570a:	23c0      	movs	r3, #192	@ 0xc0
 800570c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800570e:	2302      	movs	r3, #2
 8005710:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005712:	2300      	movs	r3, #0
 8005714:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005716:	2303      	movs	r3, #3
 8005718:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800571a:	2307      	movs	r3, #7
 800571c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800571e:	f107 0314 	add.w	r3, r7, #20
 8005722:	4619      	mov	r1, r3
 8005724:	4821      	ldr	r0, [pc, #132]	@ (80057ac <HAL_UART_MspInit+0xfc>)
 8005726:	f002 f887 	bl	8007838 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800572a:	4b21      	ldr	r3, [pc, #132]	@ (80057b0 <HAL_UART_MspInit+0x100>)
 800572c:	4a21      	ldr	r2, [pc, #132]	@ (80057b4 <HAL_UART_MspInit+0x104>)
 800572e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8005730:	4b1f      	ldr	r3, [pc, #124]	@ (80057b0 <HAL_UART_MspInit+0x100>)
 8005732:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005736:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005738:	4b1d      	ldr	r3, [pc, #116]	@ (80057b0 <HAL_UART_MspInit+0x100>)
 800573a:	2200      	movs	r2, #0
 800573c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800573e:	4b1c      	ldr	r3, [pc, #112]	@ (80057b0 <HAL_UART_MspInit+0x100>)
 8005740:	2200      	movs	r2, #0
 8005742:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005744:	4b1a      	ldr	r3, [pc, #104]	@ (80057b0 <HAL_UART_MspInit+0x100>)
 8005746:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800574a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800574c:	4b18      	ldr	r3, [pc, #96]	@ (80057b0 <HAL_UART_MspInit+0x100>)
 800574e:	2200      	movs	r2, #0
 8005750:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005752:	4b17      	ldr	r3, [pc, #92]	@ (80057b0 <HAL_UART_MspInit+0x100>)
 8005754:	2200      	movs	r2, #0
 8005756:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8005758:	4b15      	ldr	r3, [pc, #84]	@ (80057b0 <HAL_UART_MspInit+0x100>)
 800575a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800575e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8005760:	4b13      	ldr	r3, [pc, #76]	@ (80057b0 <HAL_UART_MspInit+0x100>)
 8005762:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005766:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005768:	4b11      	ldr	r3, [pc, #68]	@ (80057b0 <HAL_UART_MspInit+0x100>)
 800576a:	2200      	movs	r2, #0
 800576c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800576e:	4810      	ldr	r0, [pc, #64]	@ (80057b0 <HAL_UART_MspInit+0x100>)
 8005770:	f001 fc46 	bl	8007000 <HAL_DMA_Init>
 8005774:	4603      	mov	r3, r0
 8005776:	2b00      	cmp	r3, #0
 8005778:	d001      	beq.n	800577e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800577a:	f7ff fadb 	bl	8004d34 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	4a0b      	ldr	r2, [pc, #44]	@ (80057b0 <HAL_UART_MspInit+0x100>)
 8005782:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005784:	4a0a      	ldr	r2, [pc, #40]	@ (80057b0 <HAL_UART_MspInit+0x100>)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800578a:	2200      	movs	r2, #0
 800578c:	2100      	movs	r1, #0
 800578e:	2025      	movs	r0, #37	@ 0x25
 8005790:	f001 fba3 	bl	8006eda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005794:	2025      	movs	r0, #37	@ 0x25
 8005796:	f001 fbbc 	bl	8006f12 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800579a:	bf00      	nop
 800579c:	3728      	adds	r7, #40	@ 0x28
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	40011000 	.word	0x40011000
 80057a8:	40023800 	.word	0x40023800
 80057ac:	40020400 	.word	0x40020400
 80057b0:	20002964 	.word	0x20002964
 80057b4:	40026440 	.word	0x40026440

080057b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80057b8:	b480      	push	{r7}
 80057ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80057bc:	bf00      	nop
 80057be:	e7fd      	b.n	80057bc <NMI_Handler+0x4>

080057c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80057c0:	b480      	push	{r7}
 80057c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80057c4:	bf00      	nop
 80057c6:	e7fd      	b.n	80057c4 <HardFault_Handler+0x4>

080057c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80057c8:	b480      	push	{r7}
 80057ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80057cc:	bf00      	nop
 80057ce:	e7fd      	b.n	80057cc <MemManage_Handler+0x4>

080057d0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80057d0:	b480      	push	{r7}
 80057d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80057d4:	bf00      	nop
 80057d6:	e7fd      	b.n	80057d4 <BusFault_Handler+0x4>

080057d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80057d8:	b480      	push	{r7}
 80057da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80057dc:	bf00      	nop
 80057de:	e7fd      	b.n	80057dc <UsageFault_Handler+0x4>

080057e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80057e0:	b480      	push	{r7}
 80057e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80057e4:	bf00      	nop
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr

080057ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80057ee:	b480      	push	{r7}
 80057f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80057f2:	bf00      	nop
 80057f4:	46bd      	mov	sp, r7
 80057f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fa:	4770      	bx	lr

080057fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80057fc:	b480      	push	{r7}
 80057fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005800:	bf00      	nop
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr
	...

0800580c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  if (Timer1 > 0)
 8005810:	4b0b      	ldr	r3, [pc, #44]	@ (8005840 <SysTick_Handler+0x34>)
 8005812:	881b      	ldrh	r3, [r3, #0]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d005      	beq.n	8005824 <SysTick_Handler+0x18>
	  Timer1--;
 8005818:	4b09      	ldr	r3, [pc, #36]	@ (8005840 <SysTick_Handler+0x34>)
 800581a:	881b      	ldrh	r3, [r3, #0]
 800581c:	3b01      	subs	r3, #1
 800581e:	b29a      	uxth	r2, r3
 8005820:	4b07      	ldr	r3, [pc, #28]	@ (8005840 <SysTick_Handler+0x34>)
 8005822:	801a      	strh	r2, [r3, #0]
  if (Timer2 > 0)
 8005824:	4b07      	ldr	r3, [pc, #28]	@ (8005844 <SysTick_Handler+0x38>)
 8005826:	881b      	ldrh	r3, [r3, #0]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d005      	beq.n	8005838 <SysTick_Handler+0x2c>
	  Timer2--;
 800582c:	4b05      	ldr	r3, [pc, #20]	@ (8005844 <SysTick_Handler+0x38>)
 800582e:	881b      	ldrh	r3, [r3, #0]
 8005830:	3b01      	subs	r3, #1
 8005832:	b29a      	uxth	r2, r3
 8005834:	4b03      	ldr	r3, [pc, #12]	@ (8005844 <SysTick_Handler+0x38>)
 8005836:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005838:	f000 fe04 	bl	8006444 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800583c:	bf00      	nop
 800583e:	bd80      	pop	{r7, pc}
 8005840:	200003fc 	.word	0x200003fc
 8005844:	200003fe 	.word	0x200003fe

08005848 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800584c:	4802      	ldr	r0, [pc, #8]	@ (8005858 <I2C1_EV_IRQHandler+0x10>)
 800584e:	f002 fd7b 	bl	8008348 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8005852:	bf00      	nop
 8005854:	bd80      	pop	{r7, pc}
 8005856:	bf00      	nop
 8005858:	2000264c 	.word	0x2000264c

0800585c <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8005860:	4802      	ldr	r0, [pc, #8]	@ (800586c <I2C2_EV_IRQHandler+0x10>)
 8005862:	f002 fd71 	bl	8008348 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8005866:	bf00      	nop
 8005868:	bd80      	pop	{r7, pc}
 800586a:	bf00      	nop
 800586c:	200026a0 	.word	0x200026a0

08005870 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8005874:	4802      	ldr	r0, [pc, #8]	@ (8005880 <I2C2_ER_IRQHandler+0x10>)
 8005876:	f002 fed8 	bl	800862a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 800587a:	bf00      	nop
 800587c:	bd80      	pop	{r7, pc}
 800587e:	bf00      	nop
 8005880:	200026a0 	.word	0x200026a0

08005884 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005888:	4802      	ldr	r0, [pc, #8]	@ (8005894 <USART1_IRQHandler+0x10>)
 800588a:	f008 f8b9 	bl	800da00 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800588e:	bf00      	nop
 8005890:	bd80      	pop	{r7, pc}
 8005892:	bf00      	nop
 8005894:	2000291c 	.word	0x2000291c

08005898 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800589c:	4802      	ldr	r0, [pc, #8]	@ (80058a8 <TIM6_DAC_IRQHandler+0x10>)
 800589e:	f007 f877 	bl	800c990 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80058a2:	bf00      	nop
 80058a4:	bd80      	pop	{r7, pc}
 80058a6:	bf00      	nop
 80058a8:	2000288c 	.word	0x2000288c

080058ac <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80058b0:	4802      	ldr	r0, [pc, #8]	@ (80058bc <TIM7_IRQHandler+0x10>)
 80058b2:	f007 f86d 	bl	800c990 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80058b6:	bf00      	nop
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	bf00      	nop
 80058bc:	200028d4 	.word	0x200028d4

080058c0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80058c4:	4802      	ldr	r0, [pc, #8]	@ (80058d0 <DMA2_Stream0_IRQHandler+0x10>)
 80058c6:	f001 fd33 	bl	8007330 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80058ca:	bf00      	nop
 80058cc:	bd80      	pop	{r7, pc}
 80058ce:	bf00      	nop
 80058d0:	200025e4 	.word	0x200025e4

080058d4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80058d8:	4802      	ldr	r0, [pc, #8]	@ (80058e4 <DMA2_Stream2_IRQHandler+0x10>)
 80058da:	f001 fd29 	bl	8007330 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80058de:	bf00      	nop
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	20002964 	.word	0x20002964

080058e8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80058ec:	4802      	ldr	r0, [pc, #8]	@ (80058f8 <OTG_FS_IRQHandler+0x10>)
 80058ee:	f004 fb34 	bl	8009f5a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80058f2:	bf00      	nop
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	20007878 	.word	0x20007878

080058fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80058fc:	b480      	push	{r7}
 80058fe:	af00      	add	r7, sp, #0
  return 1;
 8005900:	2301      	movs	r3, #1
}
 8005902:	4618      	mov	r0, r3
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr

0800590c <_kill>:

int _kill(int pid, int sig)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b082      	sub	sp, #8
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005916:	f011 fec1 	bl	801769c <__errno>
 800591a:	4603      	mov	r3, r0
 800591c:	2216      	movs	r2, #22
 800591e:	601a      	str	r2, [r3, #0]
  return -1;
 8005920:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005924:	4618      	mov	r0, r3
 8005926:	3708      	adds	r7, #8
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}

0800592c <_exit>:

void _exit (int status)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b082      	sub	sp, #8
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005934:	f04f 31ff 	mov.w	r1, #4294967295
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f7ff ffe7 	bl	800590c <_kill>
  while (1) {}    /* Make sure we hang here */
 800593e:	bf00      	nop
 8005940:	e7fd      	b.n	800593e <_exit+0x12>

08005942 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005942:	b580      	push	{r7, lr}
 8005944:	b086      	sub	sp, #24
 8005946:	af00      	add	r7, sp, #0
 8005948:	60f8      	str	r0, [r7, #12]
 800594a:	60b9      	str	r1, [r7, #8]
 800594c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800594e:	2300      	movs	r3, #0
 8005950:	617b      	str	r3, [r7, #20]
 8005952:	e00a      	b.n	800596a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005954:	f3af 8000 	nop.w
 8005958:	4601      	mov	r1, r0
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	1c5a      	adds	r2, r3, #1
 800595e:	60ba      	str	r2, [r7, #8]
 8005960:	b2ca      	uxtb	r2, r1
 8005962:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	3301      	adds	r3, #1
 8005968:	617b      	str	r3, [r7, #20]
 800596a:	697a      	ldr	r2, [r7, #20]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	429a      	cmp	r2, r3
 8005970:	dbf0      	blt.n	8005954 <_read+0x12>
  }

  return len;
 8005972:	687b      	ldr	r3, [r7, #4]
}
 8005974:	4618      	mov	r0, r3
 8005976:	3718      	adds	r7, #24
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}

0800597c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b086      	sub	sp, #24
 8005980:	af00      	add	r7, sp, #0
 8005982:	60f8      	str	r0, [r7, #12]
 8005984:	60b9      	str	r1, [r7, #8]
 8005986:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005988:	2300      	movs	r3, #0
 800598a:	617b      	str	r3, [r7, #20]
 800598c:	e009      	b.n	80059a2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	1c5a      	adds	r2, r3, #1
 8005992:	60ba      	str	r2, [r7, #8]
 8005994:	781b      	ldrb	r3, [r3, #0]
 8005996:	4618      	mov	r0, r3
 8005998:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	3301      	adds	r3, #1
 80059a0:	617b      	str	r3, [r7, #20]
 80059a2:	697a      	ldr	r2, [r7, #20]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	429a      	cmp	r2, r3
 80059a8:	dbf1      	blt.n	800598e <_write+0x12>
  }
  return len;
 80059aa:	687b      	ldr	r3, [r7, #4]
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3718      	adds	r7, #24
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}

080059b4 <_close>:

int _close(int file)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b083      	sub	sp, #12
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80059bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	370c      	adds	r7, #12
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr

080059cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b083      	sub	sp, #12
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80059dc:	605a      	str	r2, [r3, #4]
  return 0;
 80059de:	2300      	movs	r3, #0
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	370c      	adds	r7, #12
 80059e4:	46bd      	mov	sp, r7
 80059e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ea:	4770      	bx	lr

080059ec <_isatty>:

int _isatty(int file)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b083      	sub	sp, #12
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80059f4:	2301      	movs	r3, #1
}
 80059f6:	4618      	mov	r0, r3
 80059f8:	370c      	adds	r7, #12
 80059fa:	46bd      	mov	sp, r7
 80059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a00:	4770      	bx	lr

08005a02 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005a02:	b480      	push	{r7}
 8005a04:	b085      	sub	sp, #20
 8005a06:	af00      	add	r7, sp, #0
 8005a08:	60f8      	str	r0, [r7, #12]
 8005a0a:	60b9      	str	r1, [r7, #8]
 8005a0c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005a0e:	2300      	movs	r3, #0
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3714      	adds	r7, #20
 8005a14:	46bd      	mov	sp, r7
 8005a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1a:	4770      	bx	lr

08005a1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b086      	sub	sp, #24
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005a24:	4a14      	ldr	r2, [pc, #80]	@ (8005a78 <_sbrk+0x5c>)
 8005a26:	4b15      	ldr	r3, [pc, #84]	@ (8005a7c <_sbrk+0x60>)
 8005a28:	1ad3      	subs	r3, r2, r3
 8005a2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005a30:	4b13      	ldr	r3, [pc, #76]	@ (8005a80 <_sbrk+0x64>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d102      	bne.n	8005a3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005a38:	4b11      	ldr	r3, [pc, #68]	@ (8005a80 <_sbrk+0x64>)
 8005a3a:	4a12      	ldr	r2, [pc, #72]	@ (8005a84 <_sbrk+0x68>)
 8005a3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005a3e:	4b10      	ldr	r3, [pc, #64]	@ (8005a80 <_sbrk+0x64>)
 8005a40:	681a      	ldr	r2, [r3, #0]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4413      	add	r3, r2
 8005a46:	693a      	ldr	r2, [r7, #16]
 8005a48:	429a      	cmp	r2, r3
 8005a4a:	d207      	bcs.n	8005a5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005a4c:	f011 fe26 	bl	801769c <__errno>
 8005a50:	4603      	mov	r3, r0
 8005a52:	220c      	movs	r2, #12
 8005a54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005a56:	f04f 33ff 	mov.w	r3, #4294967295
 8005a5a:	e009      	b.n	8005a70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005a5c:	4b08      	ldr	r3, [pc, #32]	@ (8005a80 <_sbrk+0x64>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005a62:	4b07      	ldr	r3, [pc, #28]	@ (8005a80 <_sbrk+0x64>)
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	4413      	add	r3, r2
 8005a6a:	4a05      	ldr	r2, [pc, #20]	@ (8005a80 <_sbrk+0x64>)
 8005a6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	3718      	adds	r7, #24
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}
 8005a78:	20020000 	.word	0x20020000
 8005a7c:	00000400 	.word	0x00000400
 8005a80:	20002a8c 	.word	0x20002a8c
 8005a84:	200080c8 	.word	0x200080c8

08005a88 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005a8c:	4b06      	ldr	r3, [pc, #24]	@ (8005aa8 <SystemInit+0x20>)
 8005a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a92:	4a05      	ldr	r2, [pc, #20]	@ (8005aa8 <SystemInit+0x20>)
 8005a94:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005a98:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005a9c:	bf00      	nop
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa4:	4770      	bx	lr
 8005aa6:	bf00      	nop
 8005aa8:	e000ed00 	.word	0xe000ed00

08005aac <initialize_uart_dma>:
uint32_t valid_packets = 0;
uint32_t invalid_packets = 0;
uint32_t corrupted_packets = 0;
uint32_t missed_packets = 0;

void initialize_uart_dma() {
 8005aac:	b580      	push	{r7, lr}
 8005aae:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8005ab0:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 8005ab4:	4906      	ldr	r1, [pc, #24]	@ (8005ad0 <initialize_uart_dma+0x24>)
 8005ab6:	4807      	ldr	r0, [pc, #28]	@ (8005ad4 <initialize_uart_dma+0x28>)
 8005ab8:	f007 fe5a 	bl	800d770 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8005abc:	4b06      	ldr	r3, [pc, #24]	@ (8005ad8 <initialize_uart_dma+0x2c>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	4b05      	ldr	r3, [pc, #20]	@ (8005ad8 <initialize_uart_dma+0x2c>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f022 0208 	bic.w	r2, r2, #8
 8005aca:	601a      	str	r2, [r3, #0]
}
 8005acc:	bf00      	nop
 8005ace:	bd80      	pop	{r7, pc}
 8005ad0:	20002b38 	.word	0x20002b38
 8005ad4:	2000291c 	.word	0x2000291c
 8005ad8:	20002964 	.word	0x20002964

08005adc <HAL_UARTEx_RxEventCallback>:

extern void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8005adc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ade:	b085      	sub	sp, #20
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	460b      	mov	r3, r1
 8005ae6:	807b      	strh	r3, [r7, #2]
	if (huart->Instance != USART1) return;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a8f      	ldr	r2, [pc, #572]	@ (8005d2c <HAL_UARTEx_RxEventCallback+0x250>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	f040 8115 	bne.w	8005d1e <HAL_UARTEx_RxEventCallback+0x242>

	rx_callback_counter++;
 8005af4:	4b8e      	ldr	r3, [pc, #568]	@ (8005d30 <HAL_UARTEx_RxEventCallback+0x254>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	3301      	adds	r3, #1
 8005afa:	4a8d      	ldr	r2, [pc, #564]	@ (8005d30 <HAL_UARTEx_RxEventCallback+0x254>)
 8005afc:	6013      	str	r3, [r2, #0]

	rx_tail = rx_head;
 8005afe:	4b8d      	ldr	r3, [pc, #564]	@ (8005d34 <HAL_UARTEx_RxEventCallback+0x258>)
 8005b00:	881a      	ldrh	r2, [r3, #0]
 8005b02:	4b8d      	ldr	r3, [pc, #564]	@ (8005d38 <HAL_UARTEx_RxEventCallback+0x25c>)
 8005b04:	801a      	strh	r2, [r3, #0]

	if (Size == RX_BUFFER_SIZE) {
 8005b06:	887b      	ldrh	r3, [r7, #2]
 8005b08:	f5b3 5f58 	cmp.w	r3, #13824	@ 0x3600
 8005b0c:	d103      	bne.n	8005b16 <HAL_UARTEx_RxEventCallback+0x3a>
		rx_head = 0;
 8005b0e:	4b89      	ldr	r3, [pc, #548]	@ (8005d34 <HAL_UARTEx_RxEventCallback+0x258>)
 8005b10:	2200      	movs	r2, #0
 8005b12:	801a      	strh	r2, [r3, #0]
 8005b14:	e002      	b.n	8005b1c <HAL_UARTEx_RxEventCallback+0x40>
	} else {
		rx_head = Size;
 8005b16:	4a87      	ldr	r2, [pc, #540]	@ (8005d34 <HAL_UARTEx_RxEventCallback+0x258>)
 8005b18:	887b      	ldrh	r3, [r7, #2]
 8005b1a:	8013      	strh	r3, [r2, #0]
	}

	if (wrap_size != 0) {
 8005b1c:	4b87      	ldr	r3, [pc, #540]	@ (8005d3c <HAL_UARTEx_RxEventCallback+0x260>)
 8005b1e:	881b      	ldrh	r3, [r3, #0]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d033      	beq.n	8005b8c <HAL_UARTEx_RxEventCallback+0xb0>
		rx_bytes = Size + wrap_size;
 8005b24:	4b85      	ldr	r3, [pc, #532]	@ (8005d3c <HAL_UARTEx_RxEventCallback+0x260>)
 8005b26:	881a      	ldrh	r2, [r3, #0]
 8005b28:	887b      	ldrh	r3, [r7, #2]
 8005b2a:	4413      	add	r3, r2
 8005b2c:	b29a      	uxth	r2, r3
 8005b2e:	4b84      	ldr	r3, [pc, #528]	@ (8005d40 <HAL_UARTEx_RxEventCallback+0x264>)
 8005b30:	801a      	strh	r2, [r3, #0]

		if (rx_bytes != PACKET_SIZE) {
 8005b32:	4b83      	ldr	r3, [pc, #524]	@ (8005d40 <HAL_UARTEx_RxEventCallback+0x264>)
 8005b34:	881b      	ldrh	r3, [r3, #0]
 8005b36:	2b36      	cmp	r3, #54	@ 0x36
 8005b38:	d00e      	beq.n	8005b58 <HAL_UARTEx_RxEventCallback+0x7c>
			invalid_packets++;
 8005b3a:	4b82      	ldr	r3, [pc, #520]	@ (8005d44 <HAL_UARTEx_RxEventCallback+0x268>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	3301      	adds	r3, #1
 8005b40:	4a80      	ldr	r2, [pc, #512]	@ (8005d44 <HAL_UARTEx_RxEventCallback+0x268>)
 8005b42:	6013      	str	r3, [r2, #0]
			wrap_size = 0;
 8005b44:	4b7d      	ldr	r3, [pc, #500]	@ (8005d3c <HAL_UARTEx_RxEventCallback+0x260>)
 8005b46:	2200      	movs	r2, #0
 8005b48:	801a      	strh	r2, [r3, #0]
			HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005b50:	487d      	ldr	r0, [pc, #500]	@ (8005d48 <HAL_UARTEx_RxEventCallback+0x26c>)
 8005b52:	f002 f921 	bl	8007d98 <HAL_GPIO_WritePin>
			return;
 8005b56:	e0e5      	b.n	8005d24 <HAL_UARTEx_RxEventCallback+0x248>
		}

		memcpy(rx_data_buffer, &rx_dma_buffer[RX_BUFFER_SIZE - wrap_size], wrap_size);
 8005b58:	4b78      	ldr	r3, [pc, #480]	@ (8005d3c <HAL_UARTEx_RxEventCallback+0x260>)
 8005b5a:	881b      	ldrh	r3, [r3, #0]
 8005b5c:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 8005b60:	4a7a      	ldr	r2, [pc, #488]	@ (8005d4c <HAL_UARTEx_RxEventCallback+0x270>)
 8005b62:	4413      	add	r3, r2
 8005b64:	4a75      	ldr	r2, [pc, #468]	@ (8005d3c <HAL_UARTEx_RxEventCallback+0x260>)
 8005b66:	8812      	ldrh	r2, [r2, #0]
 8005b68:	4619      	mov	r1, r3
 8005b6a:	4879      	ldr	r0, [pc, #484]	@ (8005d50 <HAL_UARTEx_RxEventCallback+0x274>)
 8005b6c:	f011 fdc3 	bl	80176f6 <memcpy>
		memcpy(&rx_data_buffer[wrap_size], rx_dma_buffer, Size);
 8005b70:	4b72      	ldr	r3, [pc, #456]	@ (8005d3c <HAL_UARTEx_RxEventCallback+0x260>)
 8005b72:	881b      	ldrh	r3, [r3, #0]
 8005b74:	461a      	mov	r2, r3
 8005b76:	4b76      	ldr	r3, [pc, #472]	@ (8005d50 <HAL_UARTEx_RxEventCallback+0x274>)
 8005b78:	4413      	add	r3, r2
 8005b7a:	887a      	ldrh	r2, [r7, #2]
 8005b7c:	4973      	ldr	r1, [pc, #460]	@ (8005d4c <HAL_UARTEx_RxEventCallback+0x270>)
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f011 fdb9 	bl	80176f6 <memcpy>

		wrap_size = 0;
 8005b84:	4b6d      	ldr	r3, [pc, #436]	@ (8005d3c <HAL_UARTEx_RxEventCallback+0x260>)
 8005b86:	2200      	movs	r2, #0
 8005b88:	801a      	strh	r2, [r3, #0]
 8005b8a:	e083      	b.n	8005c94 <HAL_UARTEx_RxEventCallback+0x1b8>
	} else {
		if (rx_tail > rx_head) {
 8005b8c:	4b6a      	ldr	r3, [pc, #424]	@ (8005d38 <HAL_UARTEx_RxEventCallback+0x25c>)
 8005b8e:	881a      	ldrh	r2, [r3, #0]
 8005b90:	4b68      	ldr	r3, [pc, #416]	@ (8005d34 <HAL_UARTEx_RxEventCallback+0x258>)
 8005b92:	881b      	ldrh	r3, [r3, #0]
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d942      	bls.n	8005c1e <HAL_UARTEx_RxEventCallback+0x142>
			if (rx_head == 0) {
 8005b98:	4b66      	ldr	r3, [pc, #408]	@ (8005d34 <HAL_UARTEx_RxEventCallback+0x258>)
 8005b9a:	881b      	ldrh	r3, [r3, #0]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d12f      	bne.n	8005c00 <HAL_UARTEx_RxEventCallback+0x124>
				wrap_size = RX_BUFFER_SIZE - rx_tail;
 8005ba0:	4b65      	ldr	r3, [pc, #404]	@ (8005d38 <HAL_UARTEx_RxEventCallback+0x25c>)
 8005ba2:	881b      	ldrh	r3, [r3, #0]
 8005ba4:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 8005ba8:	b29a      	uxth	r2, r3
 8005baa:	4b64      	ldr	r3, [pc, #400]	@ (8005d3c <HAL_UARTEx_RxEventCallback+0x260>)
 8005bac:	801a      	strh	r2, [r3, #0]
				if (wrap_size == PACKET_SIZE) {
 8005bae:	4b63      	ldr	r3, [pc, #396]	@ (8005d3c <HAL_UARTEx_RxEventCallback+0x260>)
 8005bb0:	881b      	ldrh	r3, [r3, #0]
 8005bb2:	2b36      	cmp	r3, #54	@ 0x36
 8005bb4:	d11e      	bne.n	8005bf4 <HAL_UARTEx_RxEventCallback+0x118>
					memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8005bb6:	4b60      	ldr	r3, [pc, #384]	@ (8005d38 <HAL_UARTEx_RxEventCallback+0x25c>)
 8005bb8:	881b      	ldrh	r3, [r3, #0]
 8005bba:	461a      	mov	r2, r3
 8005bbc:	4b63      	ldr	r3, [pc, #396]	@ (8005d4c <HAL_UARTEx_RxEventCallback+0x270>)
 8005bbe:	4413      	add	r3, r2
 8005bc0:	4a63      	ldr	r2, [pc, #396]	@ (8005d50 <HAL_UARTEx_RxEventCallback+0x274>)
 8005bc2:	461c      	mov	r4, r3
 8005bc4:	4616      	mov	r6, r2
 8005bc6:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8005bca:	4635      	mov	r5, r6
 8005bcc:	4623      	mov	r3, r4
 8005bce:	6818      	ldr	r0, [r3, #0]
 8005bd0:	6859      	ldr	r1, [r3, #4]
 8005bd2:	689a      	ldr	r2, [r3, #8]
 8005bd4:	68db      	ldr	r3, [r3, #12]
 8005bd6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005bd8:	3410      	adds	r4, #16
 8005bda:	3610      	adds	r6, #16
 8005bdc:	4564      	cmp	r4, ip
 8005bde:	d1f4      	bne.n	8005bca <HAL_UARTEx_RxEventCallback+0xee>
 8005be0:	4633      	mov	r3, r6
 8005be2:	4622      	mov	r2, r4
 8005be4:	6810      	ldr	r0, [r2, #0]
 8005be6:	6018      	str	r0, [r3, #0]
 8005be8:	8892      	ldrh	r2, [r2, #4]
 8005bea:	809a      	strh	r2, [r3, #4]
					wrap_size = 0;
 8005bec:	4b53      	ldr	r3, [pc, #332]	@ (8005d3c <HAL_UARTEx_RxEventCallback+0x260>)
 8005bee:	2200      	movs	r2, #0
 8005bf0:	801a      	strh	r2, [r3, #0]
 8005bf2:	e04f      	b.n	8005c94 <HAL_UARTEx_RxEventCallback+0x1b8>
				} else {
					rx_wrap_counter++;
 8005bf4:	4b57      	ldr	r3, [pc, #348]	@ (8005d54 <HAL_UARTEx_RxEventCallback+0x278>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	4a56      	ldr	r2, [pc, #344]	@ (8005d54 <HAL_UARTEx_RxEventCallback+0x278>)
 8005bfc:	6013      	str	r3, [r2, #0]
					return;
 8005bfe:	e091      	b.n	8005d24 <HAL_UARTEx_RxEventCallback+0x248>
				}
			} else {
				invalid_packets++;
 8005c00:	4b50      	ldr	r3, [pc, #320]	@ (8005d44 <HAL_UARTEx_RxEventCallback+0x268>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	3301      	adds	r3, #1
 8005c06:	4a4f      	ldr	r2, [pc, #316]	@ (8005d44 <HAL_UARTEx_RxEventCallback+0x268>)
 8005c08:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 8005c0a:	4b4c      	ldr	r3, [pc, #304]	@ (8005d3c <HAL_UARTEx_RxEventCallback+0x260>)
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8005c10:	2201      	movs	r2, #1
 8005c12:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005c16:	484c      	ldr	r0, [pc, #304]	@ (8005d48 <HAL_UARTEx_RxEventCallback+0x26c>)
 8005c18:	f002 f8be 	bl	8007d98 <HAL_GPIO_WritePin>
				return;
 8005c1c:	e082      	b.n	8005d24 <HAL_UARTEx_RxEventCallback+0x248>
			}
		} else {
			rx_bytes = rx_head - rx_tail;
 8005c1e:	4b45      	ldr	r3, [pc, #276]	@ (8005d34 <HAL_UARTEx_RxEventCallback+0x258>)
 8005c20:	881a      	ldrh	r2, [r3, #0]
 8005c22:	4b45      	ldr	r3, [pc, #276]	@ (8005d38 <HAL_UARTEx_RxEventCallback+0x25c>)
 8005c24:	881b      	ldrh	r3, [r3, #0]
 8005c26:	1ad3      	subs	r3, r2, r3
 8005c28:	b29a      	uxth	r2, r3
 8005c2a:	4b45      	ldr	r3, [pc, #276]	@ (8005d40 <HAL_UARTEx_RxEventCallback+0x264>)
 8005c2c:	801a      	strh	r2, [r3, #0]

			if (rx_bytes == PACKET_SIZE) {
 8005c2e:	4b44      	ldr	r3, [pc, #272]	@ (8005d40 <HAL_UARTEx_RxEventCallback+0x264>)
 8005c30:	881b      	ldrh	r3, [r3, #0]
 8005c32:	2b36      	cmp	r3, #54	@ 0x36
 8005c34:	d11b      	bne.n	8005c6e <HAL_UARTEx_RxEventCallback+0x192>
				memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8005c36:	4b40      	ldr	r3, [pc, #256]	@ (8005d38 <HAL_UARTEx_RxEventCallback+0x25c>)
 8005c38:	881b      	ldrh	r3, [r3, #0]
 8005c3a:	461a      	mov	r2, r3
 8005c3c:	4b43      	ldr	r3, [pc, #268]	@ (8005d4c <HAL_UARTEx_RxEventCallback+0x270>)
 8005c3e:	4413      	add	r3, r2
 8005c40:	4a43      	ldr	r2, [pc, #268]	@ (8005d50 <HAL_UARTEx_RxEventCallback+0x274>)
 8005c42:	461c      	mov	r4, r3
 8005c44:	4616      	mov	r6, r2
 8005c46:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8005c4a:	4635      	mov	r5, r6
 8005c4c:	4623      	mov	r3, r4
 8005c4e:	6818      	ldr	r0, [r3, #0]
 8005c50:	6859      	ldr	r1, [r3, #4]
 8005c52:	689a      	ldr	r2, [r3, #8]
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005c58:	3410      	adds	r4, #16
 8005c5a:	3610      	adds	r6, #16
 8005c5c:	4564      	cmp	r4, ip
 8005c5e:	d1f4      	bne.n	8005c4a <HAL_UARTEx_RxEventCallback+0x16e>
 8005c60:	4633      	mov	r3, r6
 8005c62:	4622      	mov	r2, r4
 8005c64:	6810      	ldr	r0, [r2, #0]
 8005c66:	6018      	str	r0, [r3, #0]
 8005c68:	8892      	ldrh	r2, [r2, #4]
 8005c6a:	809a      	strh	r2, [r3, #4]
 8005c6c:	e012      	b.n	8005c94 <HAL_UARTEx_RxEventCallback+0x1b8>
			} else if (rx_bytes == 0) {
 8005c6e:	4b34      	ldr	r3, [pc, #208]	@ (8005d40 <HAL_UARTEx_RxEventCallback+0x264>)
 8005c70:	881b      	ldrh	r3, [r3, #0]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d055      	beq.n	8005d22 <HAL_UARTEx_RxEventCallback+0x246>
				return;
			} else {
				invalid_packets++;
 8005c76:	4b33      	ldr	r3, [pc, #204]	@ (8005d44 <HAL_UARTEx_RxEventCallback+0x268>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	3301      	adds	r3, #1
 8005c7c:	4a31      	ldr	r2, [pc, #196]	@ (8005d44 <HAL_UARTEx_RxEventCallback+0x268>)
 8005c7e:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 8005c80:	4b2e      	ldr	r3, [pc, #184]	@ (8005d3c <HAL_UARTEx_RxEventCallback+0x260>)
 8005c82:	2200      	movs	r2, #0
 8005c84:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8005c86:	2201      	movs	r2, #1
 8005c88:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005c8c:	482e      	ldr	r0, [pc, #184]	@ (8005d48 <HAL_UARTEx_RxEventCallback+0x26c>)
 8005c8e:	f002 f883 	bl	8007d98 <HAL_GPIO_WritePin>
				return;
 8005c92:	e047      	b.n	8005d24 <HAL_UARTEx_RxEventCallback+0x248>
			}
		}
	}

	bytes_to_packet(rx_data_buffer, write_packet);
 8005c94:	4b30      	ldr	r3, [pc, #192]	@ (8005d58 <HAL_UARTEx_RxEventCallback+0x27c>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4619      	mov	r1, r3
 8005c9a:	482d      	ldr	r0, [pc, #180]	@ (8005d50 <HAL_UARTEx_RxEventCallback+0x274>)
 8005c9c:	f000 fb48 	bl	8006330 <bytes_to_packet>
	uint8_t is_valid = validate_packet(write_packet);
 8005ca0:	4b2d      	ldr	r3, [pc, #180]	@ (8005d58 <HAL_UARTEx_RxEventCallback+0x27c>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	f000 f8df 	bl	8005e68 <validate_packet>
 8005caa:	4603      	mov	r3, r0
 8005cac:	73fb      	strb	r3, [r7, #15]

	if (is_valid) {
 8005cae:	7bfb      	ldrb	r3, [r7, #15]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d018      	beq.n	8005ce6 <HAL_UARTEx_RxEventCallback+0x20a>
		// Swap read/write buffers
		sensor_packet* temp = write_packet;
 8005cb4:	4b28      	ldr	r3, [pc, #160]	@ (8005d58 <HAL_UARTEx_RxEventCallback+0x27c>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	60bb      	str	r3, [r7, #8]
		write_packet = read_packet;
 8005cba:	4b28      	ldr	r3, [pc, #160]	@ (8005d5c <HAL_UARTEx_RxEventCallback+0x280>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a26      	ldr	r2, [pc, #152]	@ (8005d58 <HAL_UARTEx_RxEventCallback+0x27c>)
 8005cc0:	6013      	str	r3, [r2, #0]
		read_packet = temp;
 8005cc2:	4a26      	ldr	r2, [pc, #152]	@ (8005d5c <HAL_UARTEx_RxEventCallback+0x280>)
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	6013      	str	r3, [r2, #0]

		data_ready = 1;
 8005cc8:	4b25      	ldr	r3, [pc, #148]	@ (8005d60 <HAL_UARTEx_RxEventCallback+0x284>)
 8005cca:	2201      	movs	r2, #1
 8005ccc:	701a      	strb	r2, [r3, #0]
		valid_packets++;
 8005cce:	4b25      	ldr	r3, [pc, #148]	@ (8005d64 <HAL_UARTEx_RxEventCallback+0x288>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	4a23      	ldr	r2, [pc, #140]	@ (8005d64 <HAL_UARTEx_RxEventCallback+0x288>)
 8005cd6:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, RESET);
 8005cd8:	2200      	movs	r2, #0
 8005cda:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005cde:	481a      	ldr	r0, [pc, #104]	@ (8005d48 <HAL_UARTEx_RxEventCallback+0x26c>)
 8005ce0:	f002 f85a 	bl	8007d98 <HAL_GPIO_WritePin>
 8005ce4:	e00a      	b.n	8005cfc <HAL_UARTEx_RxEventCallback+0x220>
	} else {
		corrupted_packets++;
 8005ce6:	4b20      	ldr	r3, [pc, #128]	@ (8005d68 <HAL_UARTEx_RxEventCallback+0x28c>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	3301      	adds	r3, #1
 8005cec:	4a1e      	ldr	r2, [pc, #120]	@ (8005d68 <HAL_UARTEx_RxEventCallback+0x28c>)
 8005cee:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005cf6:	4814      	ldr	r0, [pc, #80]	@ (8005d48 <HAL_UARTEx_RxEventCallback+0x26c>)
 8005cf8:	f002 f84e 	bl	8007d98 <HAL_GPIO_WritePin>
	}

	missed_packets = rx_callback_counter - (rx_wrap_counter + valid_packets + invalid_packets + corrupted_packets);
 8005cfc:	4b0c      	ldr	r3, [pc, #48]	@ (8005d30 <HAL_UARTEx_RxEventCallback+0x254>)
 8005cfe:	681a      	ldr	r2, [r3, #0]
 8005d00:	4b14      	ldr	r3, [pc, #80]	@ (8005d54 <HAL_UARTEx_RxEventCallback+0x278>)
 8005d02:	6819      	ldr	r1, [r3, #0]
 8005d04:	4b17      	ldr	r3, [pc, #92]	@ (8005d64 <HAL_UARTEx_RxEventCallback+0x288>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4419      	add	r1, r3
 8005d0a:	4b0e      	ldr	r3, [pc, #56]	@ (8005d44 <HAL_UARTEx_RxEventCallback+0x268>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4419      	add	r1, r3
 8005d10:	4b15      	ldr	r3, [pc, #84]	@ (8005d68 <HAL_UARTEx_RxEventCallback+0x28c>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	440b      	add	r3, r1
 8005d16:	1ad3      	subs	r3, r2, r3
 8005d18:	4a14      	ldr	r2, [pc, #80]	@ (8005d6c <HAL_UARTEx_RxEventCallback+0x290>)
 8005d1a:	6013      	str	r3, [r2, #0]
 8005d1c:	e002      	b.n	8005d24 <HAL_UARTEx_RxEventCallback+0x248>
	if (huart->Instance != USART1) return;
 8005d1e:	bf00      	nop
 8005d20:	e000      	b.n	8005d24 <HAL_UARTEx_RxEventCallback+0x248>
				return;
 8005d22:	bf00      	nop
}
 8005d24:	3714      	adds	r7, #20
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d2a:	bf00      	nop
 8005d2c:	40011000 	.word	0x40011000
 8005d30:	20006140 	.word	0x20006140
 8005d34:	2000613a 	.word	0x2000613a
 8005d38:	20006138 	.word	0x20006138
 8005d3c:	2000613e 	.word	0x2000613e
 8005d40:	2000613c 	.word	0x2000613c
 8005d44:	2000614c 	.word	0x2000614c
 8005d48:	40020800 	.word	0x40020800
 8005d4c:	20002b38 	.word	0x20002b38
 8005d50:	20002b00 	.word	0x20002b00
 8005d54:	20006144 	.word	0x20006144
 8005d58:	20000104 	.word	0x20000104
 8005d5c:	20000108 	.word	0x20000108
 8005d60:	20002afe 	.word	0x20002afe
 8005d64:	20006148 	.word	0x20006148
 8005d68:	20006150 	.word	0x20006150
 8005d6c:	20006154 	.word	0x20006154

08005d70 <HAL_UART_ErrorCallback>:

extern void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b082      	sub	sp, #8
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
	if (huart->Instance != USART1) return;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	4a0c      	ldr	r2, [pc, #48]	@ (8005db0 <HAL_UART_ErrorCallback+0x40>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d111      	bne.n	8005da6 <HAL_UART_ErrorCallback+0x36>

	HAL_UART_Abort(&huart1);
 8005d82:	480c      	ldr	r0, [pc, #48]	@ (8005db4 <HAL_UART_ErrorCallback+0x44>)
 8005d84:	f007 fd51 	bl	800d82a <HAL_UART_Abort>

	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8005d88:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 8005d8c:	490a      	ldr	r1, [pc, #40]	@ (8005db8 <HAL_UART_ErrorCallback+0x48>)
 8005d8e:	4809      	ldr	r0, [pc, #36]	@ (8005db4 <HAL_UART_ErrorCallback+0x44>)
 8005d90:	f007 fcee 	bl	800d770 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8005d94:	4b09      	ldr	r3, [pc, #36]	@ (8005dbc <HAL_UART_ErrorCallback+0x4c>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	681a      	ldr	r2, [r3, #0]
 8005d9a:	4b08      	ldr	r3, [pc, #32]	@ (8005dbc <HAL_UART_ErrorCallback+0x4c>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f022 0208 	bic.w	r2, r2, #8
 8005da2:	601a      	str	r2, [r3, #0]
 8005da4:	e000      	b.n	8005da8 <HAL_UART_ErrorCallback+0x38>
	if (huart->Instance != USART1) return;
 8005da6:	bf00      	nop
}
 8005da8:	3708      	adds	r7, #8
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}
 8005dae:	bf00      	nop
 8005db0:	40011000 	.word	0x40011000
 8005db4:	2000291c 	.word	0x2000291c
 8005db8:	20002b38 	.word	0x20002b38
 8005dbc:	20002964 	.word	0x20002964

08005dc0 <uart_dma_is_data_ready>:

uint8_t uart_dma_is_data_ready() {
 8005dc0:	b480      	push	{r7}
 8005dc2:	af00      	add	r7, sp, #0
	return data_ready;
 8005dc4:	4b03      	ldr	r3, [pc, #12]	@ (8005dd4 <uart_dma_is_data_ready+0x14>)
 8005dc6:	781b      	ldrb	r3, [r3, #0]
 8005dc8:	b2db      	uxtb	r3, r3
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr
 8005dd4:	20002afe 	.word	0x20002afe

08005dd8 <uart_dma_reset_data_ready>:

void uart_dma_reset_data_ready() {
 8005dd8:	b480      	push	{r7}
 8005dda:	af00      	add	r7, sp, #0
	data_ready = 0;
 8005ddc:	4b03      	ldr	r3, [pc, #12]	@ (8005dec <uart_dma_reset_data_ready+0x14>)
 8005dde:	2200      	movs	r2, #0
 8005de0:	701a      	strb	r2, [r3, #0]
}
 8005de2:	bf00      	nop
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr
 8005dec:	20002afe 	.word	0x20002afe

08005df0 <uart_dma_get_latest_packet>:

sensor_packet* uart_dma_get_latest_packet() {
 8005df0:	b480      	push	{r7}
 8005df2:	af00      	add	r7, sp, #0
	return read_packet;
 8005df4:	4b03      	ldr	r3, [pc, #12]	@ (8005e04 <uart_dma_get_latest_packet+0x14>)
 8005df6:	681b      	ldr	r3, [r3, #0]
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e00:	4770      	bx	lr
 8005e02:	bf00      	nop
 8005e04:	20000108 	.word	0x20000108

08005e08 <calculate_crc32>:
	{-0.00553700002f, -0.0103890002f, 1.19613802f}
};

extern CRC_HandleTypeDef hcrc;

uint32_t calculate_crc32(uint8_t *data, size_t len) {
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b0a0      	sub	sp, #128	@ 0x80
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
 8005e10:	6039      	str	r1, [r7, #0]
    size_t padded_len = (len + 3) & ~0x03;
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	3303      	adds	r3, #3
 8005e16:	f023 0303 	bic.w	r3, r3, #3
 8005e1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    size_t buffer_len = 2 * PACKET_SIZE;
 8005e1c:	236c      	movs	r3, #108	@ 0x6c
 8005e1e:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint8_t buffer[2 * PACKET_SIZE];

    if (padded_len > buffer_len) return 0;
 8005e20:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005e22:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d901      	bls.n	8005e2c <calculate_crc32+0x24>
 8005e28:	2300      	movs	r3, #0
 8005e2a:	e016      	b.n	8005e5a <calculate_crc32+0x52>

    memset(buffer, 0, buffer_len);
 8005e2c:	f107 030c 	add.w	r3, r7, #12
 8005e30:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8005e32:	2100      	movs	r1, #0
 8005e34:	4618      	mov	r0, r3
 8005e36:	f011 fb80 	bl	801753a <memset>
    memcpy(buffer, data, len);
 8005e3a:	f107 030c 	add.w	r3, r7, #12
 8005e3e:	683a      	ldr	r2, [r7, #0]
 8005e40:	6879      	ldr	r1, [r7, #4]
 8005e42:	4618      	mov	r0, r3
 8005e44:	f011 fc57 	bl	80176f6 <memcpy>

    return HAL_CRC_Calculate(&hcrc, (uint32_t*)buffer, padded_len >> 2);
 8005e48:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005e4a:	089a      	lsrs	r2, r3, #2
 8005e4c:	f107 030c 	add.w	r3, r7, #12
 8005e50:	4619      	mov	r1, r3
 8005e52:	4804      	ldr	r0, [pc, #16]	@ (8005e64 <calculate_crc32+0x5c>)
 8005e54:	f001 f8a1 	bl	8006f9a <HAL_CRC_Calculate>
 8005e58:	4603      	mov	r3, r0
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	3780      	adds	r7, #128	@ 0x80
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}
 8005e62:	bf00      	nop
 8005e64:	20002644 	.word	0x20002644

08005e68 <validate_packet>:
	packet->header = PACKET_HEADER;
	packet->data = *data;
	packet->crc = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
}

uint8_t validate_packet(sensor_packet *packet) {
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b084      	sub	sp, #16
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
    if (packet->header != PACKET_HEADER) return 0;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	881b      	ldrh	r3, [r3, #0]
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d001      	beq.n	8005e82 <validate_packet+0x1a>
 8005e7e:	2300      	movs	r3, #0
 8005e80:	e00f      	b.n	8005ea2 <validate_packet+0x3a>
    uint32_t expected = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	3302      	adds	r3, #2
 8005e86:	2130      	movs	r1, #48	@ 0x30
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f7ff ffbd 	bl	8005e08 <calculate_crc32>
 8005e8e:	60f8      	str	r0, [r7, #12]
    return (packet->crc == expected);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f8d3 3032 	ldr.w	r3, [r3, #50]	@ 0x32
 8005e96:	68fa      	ldr	r2, [r7, #12]
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	bf0c      	ite	eq
 8005e9c:	2301      	moveq	r3, #1
 8005e9e:	2300      	movne	r3, #0
 8005ea0:	b2db      	uxtb	r3, r3
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3710      	adds	r7, #16
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}
 8005eaa:	0000      	movs	r0, r0
 8005eac:	0000      	movs	r0, r0
	...

08005eb0 <process_raw_sensor_data>:

void process_raw_sensor_data(raw_sensor_data* raw_data, sensor_data* data) {
 8005eb0:	b5b0      	push	{r4, r5, r7, lr}
 8005eb2:	b086      	sub	sp, #24
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
 8005eb8:	6039      	str	r1, [r7, #0]
	data->time = raw_data->time;
 8005eba:	6879      	ldr	r1, [r7, #4]
 8005ebc:	680a      	ldr	r2, [r1, #0]
 8005ebe:	684b      	ldr	r3, [r1, #4]
 8005ec0:	6839      	ldr	r1, [r7, #0]
 8005ec2:	600a      	str	r2, [r1, #0]
 8005ec4:	604b      	str	r3, [r1, #4]

	data->pressure = PRESSURE_SCALER * raw_data->bmp390.pressure;
 8005ec6:	6879      	ldr	r1, [r7, #4]
 8005ec8:	f8d1 201a 	ldr.w	r2, [r1, #26]
 8005ecc:	f8d1 301e 	ldr.w	r3, [r1, #30]
 8005ed0:	4610      	mov	r0, r2
 8005ed2:	4619      	mov	r1, r3
 8005ed4:	f7fa ffb0 	bl	8000e38 <__aeabi_ul2f>
 8005ed8:	ee07 0a10 	vmov	s14, r0
 8005edc:	eddf 7ada 	vldr	s15, [pc, #872]	@ 8006248 <process_raw_sensor_data+0x398>
 8005ee0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	ee17 2a90 	vmov	r2, s15
 8005eea:	62da      	str	r2, [r3, #44]	@ 0x2c
	data->temperature = TEMPERATURE_SCALER * raw_data->bmp390.temperature;
 8005eec:	6879      	ldr	r1, [r7, #4]
 8005eee:	f8d1 2022 	ldr.w	r2, [r1, #34]	@ 0x22
 8005ef2:	f8d1 3026 	ldr.w	r3, [r1, #38]	@ 0x26
 8005ef6:	4610      	mov	r0, r2
 8005ef8:	4619      	mov	r1, r3
 8005efa:	f7fa ffa5 	bl	8000e48 <__aeabi_l2f>
 8005efe:	ee07 0a10 	vmov	s14, r0
 8005f02:	eddf 7ad1 	vldr	s15, [pc, #836]	@ 8006248 <process_raw_sensor_data+0x398>
 8005f06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	ee17 2a90 	vmov	r2, s15
 8005f10:	631a      	str	r2, [r3, #48]	@ 0x30

	// swap x-y
	data->ax = ACC_SCALER * (int16_t)raw_data->bno055.ay;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	895b      	ldrh	r3, [r3, #10]
 8005f16:	b29b      	uxth	r3, r3
 8005f18:	b21b      	sxth	r3, r3
 8005f1a:	ee07 3a90 	vmov	s15, r3
 8005f1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005f22:	ed9f 7ac9 	vldr	s14, [pc, #804]	@ 8006248 <process_raw_sensor_data+0x398>
 8005f26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	ee17 2a90 	vmov	r2, s15
 8005f30:	609a      	str	r2, [r3, #8]
	data->gx = GYR_SCALER * (int16_t)raw_data->bno055.gy;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	8a1b      	ldrh	r3, [r3, #16]
 8005f36:	b29b      	uxth	r3, r3
 8005f38:	b21b      	sxth	r3, r3
 8005f3a:	ee07 3a90 	vmov	s15, r3
 8005f3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005f42:	ed9f 7ac2 	vldr	s14, [pc, #776]	@ 800624c <process_raw_sensor_data+0x39c>
 8005f46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	ee17 2a90 	vmov	r2, s15
 8005f50:	615a      	str	r2, [r3, #20]
	data->mx = MAG_SCALER * (int16_t)raw_data->bno055.my;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	8adb      	ldrh	r3, [r3, #22]
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	b21b      	sxth	r3, r3
 8005f5a:	ee07 3a90 	vmov	s15, r3
 8005f5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005f62:	ed9f 7abb 	vldr	s14, [pc, #748]	@ 8006250 <process_raw_sensor_data+0x3a0>
 8005f66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	ee17 2a90 	vmov	r2, s15
 8005f70:	621a      	str	r2, [r3, #32]

	// swap x-y
	data->ay = ACC_SCALER * (int16_t)raw_data->bno055.ax;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	891b      	ldrh	r3, [r3, #8]
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	b21b      	sxth	r3, r3
 8005f7a:	ee07 3a90 	vmov	s15, r3
 8005f7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005f82:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8006248 <process_raw_sensor_data+0x398>
 8005f86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	ee17 2a90 	vmov	r2, s15
 8005f90:	60da      	str	r2, [r3, #12]
	data->gy = GYR_SCALER * (int16_t)raw_data->bno055.gx;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	89db      	ldrh	r3, [r3, #14]
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	b21b      	sxth	r3, r3
 8005f9a:	ee07 3a90 	vmov	s15, r3
 8005f9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005fa2:	ed9f 7aaa 	vldr	s14, [pc, #680]	@ 800624c <process_raw_sensor_data+0x39c>
 8005fa6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	ee17 2a90 	vmov	r2, s15
 8005fb0:	619a      	str	r2, [r3, #24]
	data->my = MAG_SCALER * (int16_t)raw_data->bno055.mx;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	8a9b      	ldrh	r3, [r3, #20]
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	b21b      	sxth	r3, r3
 8005fba:	ee07 3a90 	vmov	s15, r3
 8005fbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005fc2:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 8006250 <process_raw_sensor_data+0x3a0>
 8005fc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	ee17 2a90 	vmov	r2, s15
 8005fd0:	625a      	str	r2, [r3, #36]	@ 0x24

	// invert z
	data->az = -ACC_SCALER * (int16_t)raw_data->bno055.az;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	899b      	ldrh	r3, [r3, #12]
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	b21b      	sxth	r3, r3
 8005fda:	ee07 3a90 	vmov	s15, r3
 8005fde:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005fe2:	ed9f 7a9c 	vldr	s14, [pc, #624]	@ 8006254 <process_raw_sensor_data+0x3a4>
 8005fe6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	ee17 2a90 	vmov	r2, s15
 8005ff0:	611a      	str	r2, [r3, #16]
	data->gz = -GYR_SCALER * (int16_t)raw_data->bno055.gz;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	8a5b      	ldrh	r3, [r3, #18]
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	b21b      	sxth	r3, r3
 8005ffa:	ee07 3a90 	vmov	s15, r3
 8005ffe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006002:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8006258 <process_raw_sensor_data+0x3a8>
 8006006:	ee67 7a87 	vmul.f32	s15, s15, s14
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	ee17 2a90 	vmov	r2, s15
 8006010:	61da      	str	r2, [r3, #28]
	data->mz = -MAG_SCALER * (int16_t)raw_data->bno055.mz;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	8b1b      	ldrh	r3, [r3, #24]
 8006016:	b29b      	uxth	r3, r3
 8006018:	b21b      	sxth	r3, r3
 800601a:	ee07 3a90 	vmov	s15, r3
 800601e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006022:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 800625c <process_raw_sensor_data+0x3ac>
 8006026:	ee67 7a87 	vmul.f32	s15, s15, s14
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	ee17 2a90 	vmov	r2, s15
 8006030:	629a      	str	r2, [r3, #40]	@ 0x28

	// remove biases
#ifndef CALIBRATE_ACC
	data->ax = (data->ax / CONSTANT_g - ACC_BIAS[0]) * ACC_SCALE_FACTOR[0][0] * CONSTANT_g;
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	689b      	ldr	r3, [r3, #8]
 8006036:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8006260 <process_raw_sensor_data+0x3b0>
 800603a:	ee07 3a90 	vmov	s15, r3
 800603e:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8006042:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8006264 <process_raw_sensor_data+0x3b4>
 8006046:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800604a:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8006268 <process_raw_sensor_data+0x3b8>
 800604e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006052:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8006260 <process_raw_sensor_data+0x3b0>
 8006056:	ee67 7a87 	vmul.f32	s15, s15, s14
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	ee17 2a90 	vmov	r2, s15
 8006060:	609a      	str	r2, [r3, #8]
	data->ay = (data->ay / CONSTANT_g - ACC_BIAS[1]) * ACC_SCALE_FACTOR[1][1] * CONSTANT_g;
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	68db      	ldr	r3, [r3, #12]
 8006066:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8006260 <process_raw_sensor_data+0x3b0>
 800606a:	ee07 3a90 	vmov	s15, r3
 800606e:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8006072:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 800626c <process_raw_sensor_data+0x3bc>
 8006076:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800607a:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 8006270 <process_raw_sensor_data+0x3c0>
 800607e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006082:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 8006260 <process_raw_sensor_data+0x3b0>
 8006086:	ee67 7a87 	vmul.f32	s15, s15, s14
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	ee17 2a90 	vmov	r2, s15
 8006090:	60da      	str	r2, [r3, #12]
	data->az = (data->az / CONSTANT_g - ACC_BIAS[2]) * ACC_SCALE_FACTOR[2][2] * CONSTANT_g;
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	691b      	ldr	r3, [r3, #16]
 8006096:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8006260 <process_raw_sensor_data+0x3b0>
 800609a:	ee07 3a90 	vmov	s15, r3
 800609e:	eec7 7a87 	vdiv.f32	s15, s15, s14
 80060a2:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 8006274 <process_raw_sensor_data+0x3c4>
 80060a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80060aa:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8006278 <process_raw_sensor_data+0x3c8>
 80060ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80060b2:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8006260 <process_raw_sensor_data+0x3b0>
 80060b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	ee17 2a90 	vmov	r2, s15
 80060c0:	611a      	str	r2, [r3, #16]
#endif

#ifndef CALIBRATE_GYR
	data->gx = (data->gx - GYR_BIAS[0] / RAD_TO_DEG);
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	695b      	ldr	r3, [r3, #20]
 80060c6:	4618      	mov	r0, r3
 80060c8:	f7fa fa4e 	bl	8000568 <__aeabi_f2d>
 80060cc:	4604      	mov	r4, r0
 80060ce:	460d      	mov	r5, r1
 80060d0:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 800627c <process_raw_sensor_data+0x3cc>
 80060d4:	eddf 7a6a 	vldr	s15, [pc, #424]	@ 8006280 <process_raw_sensor_data+0x3d0>
 80060d8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80060dc:	ee16 0a90 	vmov	r0, s13
 80060e0:	f7fa fa42 	bl	8000568 <__aeabi_f2d>
 80060e4:	a356      	add	r3, pc, #344	@ (adr r3, 8006240 <process_raw_sensor_data+0x390>)
 80060e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ea:	f7fa fbbf 	bl	800086c <__aeabi_ddiv>
 80060ee:	4602      	mov	r2, r0
 80060f0:	460b      	mov	r3, r1
 80060f2:	4620      	mov	r0, r4
 80060f4:	4629      	mov	r1, r5
 80060f6:	f7fa f8d7 	bl	80002a8 <__aeabi_dsub>
 80060fa:	4602      	mov	r2, r0
 80060fc:	460b      	mov	r3, r1
 80060fe:	4610      	mov	r0, r2
 8006100:	4619      	mov	r1, r3
 8006102:	f7fa fd81 	bl	8000c08 <__aeabi_d2f>
 8006106:	4602      	mov	r2, r0
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	615a      	str	r2, [r3, #20]
	data->gy = (data->gy - GYR_BIAS[1] / RAD_TO_DEG);
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	699b      	ldr	r3, [r3, #24]
 8006110:	4618      	mov	r0, r3
 8006112:	f7fa fa29 	bl	8000568 <__aeabi_f2d>
 8006116:	4604      	mov	r4, r0
 8006118:	460d      	mov	r5, r1
 800611a:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8006284 <process_raw_sensor_data+0x3d4>
 800611e:	eddf 7a58 	vldr	s15, [pc, #352]	@ 8006280 <process_raw_sensor_data+0x3d0>
 8006122:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006126:	ee16 0a90 	vmov	r0, s13
 800612a:	f7fa fa1d 	bl	8000568 <__aeabi_f2d>
 800612e:	a344      	add	r3, pc, #272	@ (adr r3, 8006240 <process_raw_sensor_data+0x390>)
 8006130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006134:	f7fa fb9a 	bl	800086c <__aeabi_ddiv>
 8006138:	4602      	mov	r2, r0
 800613a:	460b      	mov	r3, r1
 800613c:	4620      	mov	r0, r4
 800613e:	4629      	mov	r1, r5
 8006140:	f7fa f8b2 	bl	80002a8 <__aeabi_dsub>
 8006144:	4602      	mov	r2, r0
 8006146:	460b      	mov	r3, r1
 8006148:	4610      	mov	r0, r2
 800614a:	4619      	mov	r1, r3
 800614c:	f7fa fd5c 	bl	8000c08 <__aeabi_d2f>
 8006150:	4602      	mov	r2, r0
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	619a      	str	r2, [r3, #24]
	data->gz = (data->gz - GYR_BIAS[2] / RAD_TO_DEG);
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	69db      	ldr	r3, [r3, #28]
 800615a:	4618      	mov	r0, r3
 800615c:	f7fa fa04 	bl	8000568 <__aeabi_f2d>
 8006160:	4604      	mov	r4, r0
 8006162:	460d      	mov	r5, r1
 8006164:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8006288 <process_raw_sensor_data+0x3d8>
 8006168:	eddf 7a45 	vldr	s15, [pc, #276]	@ 8006280 <process_raw_sensor_data+0x3d0>
 800616c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006170:	ee16 0a90 	vmov	r0, s13
 8006174:	f7fa f9f8 	bl	8000568 <__aeabi_f2d>
 8006178:	a331      	add	r3, pc, #196	@ (adr r3, 8006240 <process_raw_sensor_data+0x390>)
 800617a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800617e:	f7fa fb75 	bl	800086c <__aeabi_ddiv>
 8006182:	4602      	mov	r2, r0
 8006184:	460b      	mov	r3, r1
 8006186:	4620      	mov	r0, r4
 8006188:	4629      	mov	r1, r5
 800618a:	f7fa f88d 	bl	80002a8 <__aeabi_dsub>
 800618e:	4602      	mov	r2, r0
 8006190:	460b      	mov	r3, r1
 8006192:	4610      	mov	r0, r2
 8006194:	4619      	mov	r1, r3
 8006196:	f7fa fd37 	bl	8000c08 <__aeabi_d2f>
 800619a:	4602      	mov	r2, r0
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	61da      	str	r2, [r3, #28]
#endif

#ifndef CALIBRATE_MAG
	data->mx = (data->mx - MAG_BIAS[0]);
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	6a1b      	ldr	r3, [r3, #32]
 80061a4:	eddf 7a39 	vldr	s15, [pc, #228]	@ 800628c <process_raw_sensor_data+0x3dc>
 80061a8:	ee07 3a10 	vmov	s14, r3
 80061ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	ee17 2a90 	vmov	r2, s15
 80061b6:	621a      	str	r2, [r3, #32]
	data->my = (data->my - MAG_BIAS[1]);
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061bc:	eddf 7a34 	vldr	s15, [pc, #208]	@ 8006290 <process_raw_sensor_data+0x3e0>
 80061c0:	ee07 3a10 	vmov	s14, r3
 80061c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	ee17 2a90 	vmov	r2, s15
 80061ce:	625a      	str	r2, [r3, #36]	@ 0x24
	data->mz = (data->mz - MAG_BIAS[2]);
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d4:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 8006294 <process_raw_sensor_data+0x3e4>
 80061d8:	ee07 3a10 	vmov	s14, r3
 80061dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	ee17 2a90 	vmov	r2, s15
 80061e6:	629a      	str	r2, [r3, #40]	@ 0x28

	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	6a1b      	ldr	r3, [r3, #32]
 80061ec:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 8006298 <process_raw_sensor_data+0x3e8>
 80061f0:	ee07 3a10 	vmov	s14, r3
 80061f4:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[0][1] +
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061fc:	eddf 7a27 	vldr	s15, [pc, #156]	@ 800629c <process_raw_sensor_data+0x3ec>
 8006200:	ee06 3a90 	vmov	s13, r3
 8006204:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8006208:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[0][2];
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006210:	eddf 7a24 	vldr	s15, [pc, #144]	@ 80062a4 <process_raw_sensor_data+0x3f4>
 8006214:	ee06 3a90 	vmov	s13, r3
 8006218:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 800621c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006220:	edc7 7a05 	vstr	s15, [r7, #20]

	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	6a1b      	ldr	r3, [r3, #32]
 8006228:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 800629c <process_raw_sensor_data+0x3ec>
 800622c:	ee07 3a10 	vmov	s14, r3
 8006230:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[1][1] +
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006238:	e03a      	b.n	80062b0 <process_raw_sensor_data+0x400>
 800623a:	bf00      	nop
 800623c:	f3af 8000 	nop.w
 8006240:	54442d18 	.word	0x54442d18
 8006244:	400921fb 	.word	0x400921fb
 8006248:	3c23d70a 	.word	0x3c23d70a
 800624c:	3a91a2b4 	.word	0x3a91a2b4
 8006250:	3d800000 	.word	0x3d800000
 8006254:	bc23d70a 	.word	0xbc23d70a
 8006258:	ba91a2b4 	.word	0xba91a2b4
 800625c:	bd800000 	.word	0xbd800000
 8006260:	411ce83e 	.word	0x411ce83e
 8006264:	bdae147b 	.word	0xbdae147b
 8006268:	3f7e17c8 	.word	0x3f7e17c8
 800626c:	bd03126f 	.word	0xbd03126f
 8006270:	3f7edefc 	.word	0x3f7edefc
 8006274:	3cf5c290 	.word	0x3cf5c290
 8006278:	3f7e46bc 	.word	0x3f7e46bc
 800627c:	be089388 	.word	0xbe089388
 8006280:	43340000 	.word	0x43340000
 8006284:	bd3b114d 	.word	0xbd3b114d
 8006288:	be151fea 	.word	0xbe151fea
 800628c:	c1dc0000 	.word	0xc1dc0000
 8006290:	c1926666 	.word	0xc1926666
 8006294:	41d66666 	.word	0x41d66666
 8006298:	3f97ea92 	.word	0x3f97ea92
 800629c:	bd6cf638 	.word	0xbd6cf638
 80062a0:	3f92b242 	.word	0x3f92b242
 80062a4:	bbb56fb9 	.word	0xbbb56fb9
 80062a8:	bc2a36a0 	.word	0xbc2a36a0
 80062ac:	3f991b0d 	.word	0x3f991b0d
 80062b0:	ed5f 7a05 	vldr	s15, [pc, #-20]	@ 80062a0 <process_raw_sensor_data+0x3f0>
 80062b4:	ee06 3a90 	vmov	s13, r3
 80062b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 80062bc:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[1][2];
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062c4:	ed5f 7a08 	vldr	s15, [pc, #-32]	@ 80062a8 <process_raw_sensor_data+0x3f8>
 80062c8:	ee06 3a90 	vmov	s13, r3
 80062cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 80062d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80062d4:	edc7 7a04 	vstr	s15, [r7, #16]

	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	6a1b      	ldr	r3, [r3, #32]
 80062dc:	ed5f 7a0f 	vldr	s15, [pc, #-60]	@ 80062a4 <process_raw_sensor_data+0x3f4>
 80062e0:	ee07 3a10 	vmov	s14, r3
 80062e4:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[2][1] +
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ec:	ed5f 7a12 	vldr	s15, [pc, #-72]	@ 80062a8 <process_raw_sensor_data+0x3f8>
 80062f0:	ee06 3a90 	vmov	s13, r3
 80062f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 80062f8:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[2][2];
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006300:	ed5f 7a16 	vldr	s15, [pc, #-88]	@ 80062ac <process_raw_sensor_data+0x3fc>
 8006304:	ee06 3a90 	vmov	s13, r3
 8006308:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 800630c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006310:	edc7 7a03 	vstr	s15, [r7, #12]

	data->mx = cal_mx;
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	697a      	ldr	r2, [r7, #20]
 8006318:	621a      	str	r2, [r3, #32]
	data->my = cal_my;
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	693a      	ldr	r2, [r7, #16]
 800631e:	625a      	str	r2, [r3, #36]	@ 0x24
	data->mz = cal_mz;
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	68fa      	ldr	r2, [r7, #12]
 8006324:	629a      	str	r2, [r3, #40]	@ 0x28
#endif
}
 8006326:	bf00      	nop
 8006328:	3718      	adds	r7, #24
 800632a:	46bd      	mov	sp, r7
 800632c:	bdb0      	pop	{r4, r5, r7, pc}
 800632e:	bf00      	nop

08006330 <bytes_to_packet>:

void bytes_to_packet(uint8_t* bytes, sensor_packet* packet) {
 8006330:	b580      	push	{r7, lr}
 8006332:	b082      	sub	sp, #8
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	6039      	str	r1, [r7, #0]
	memcpy(packet, bytes, sizeof(sensor_packet));
 800633a:	2236      	movs	r2, #54	@ 0x36
 800633c:	6879      	ldr	r1, [r7, #4]
 800633e:	6838      	ldr	r0, [r7, #0]
 8006340:	f011 f9d9 	bl	80176f6 <memcpy>
}
 8006344:	bf00      	nop
 8006346:	3708      	adds	r7, #8
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}

0800634c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800634c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8006384 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8006350:	f7ff fb9a 	bl	8005a88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006354:	480c      	ldr	r0, [pc, #48]	@ (8006388 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006356:	490d      	ldr	r1, [pc, #52]	@ (800638c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006358:	4a0d      	ldr	r2, [pc, #52]	@ (8006390 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800635a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800635c:	e002      	b.n	8006364 <LoopCopyDataInit>

0800635e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800635e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006360:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006362:	3304      	adds	r3, #4

08006364 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006364:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006366:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006368:	d3f9      	bcc.n	800635e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800636a:	4a0a      	ldr	r2, [pc, #40]	@ (8006394 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800636c:	4c0a      	ldr	r4, [pc, #40]	@ (8006398 <LoopFillZerobss+0x22>)
  movs r3, #0
 800636e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006370:	e001      	b.n	8006376 <LoopFillZerobss>

08006372 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006372:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006374:	3204      	adds	r2, #4

08006376 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006376:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006378:	d3fb      	bcc.n	8006372 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800637a:	f011 f995 	bl	80176a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800637e:	f7fd fee9 	bl	8004154 <main>
  bx  lr    
 8006382:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006384:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006388:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800638c:	200003e0 	.word	0x200003e0
  ldr r2, =_sidata
 8006390:	0801b100 	.word	0x0801b100
  ldr r2, =_sbss
 8006394:	200003e0 	.word	0x200003e0
  ldr r4, =_ebss
 8006398:	200080c8 	.word	0x200080c8

0800639c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800639c:	e7fe      	b.n	800639c <ADC_IRQHandler>
	...

080063a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80063a4:	4b0e      	ldr	r3, [pc, #56]	@ (80063e0 <HAL_Init+0x40>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a0d      	ldr	r2, [pc, #52]	@ (80063e0 <HAL_Init+0x40>)
 80063aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80063ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80063b0:	4b0b      	ldr	r3, [pc, #44]	@ (80063e0 <HAL_Init+0x40>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a0a      	ldr	r2, [pc, #40]	@ (80063e0 <HAL_Init+0x40>)
 80063b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80063ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80063bc:	4b08      	ldr	r3, [pc, #32]	@ (80063e0 <HAL_Init+0x40>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a07      	ldr	r2, [pc, #28]	@ (80063e0 <HAL_Init+0x40>)
 80063c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80063c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80063c8:	2003      	movs	r0, #3
 80063ca:	f000 fd7b 	bl	8006ec4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80063ce:	200f      	movs	r0, #15
 80063d0:	f000 f808 	bl	80063e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80063d4:	f7fe fe4e 	bl	8005074 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80063d8:	2300      	movs	r3, #0
}
 80063da:	4618      	mov	r0, r3
 80063dc:	bd80      	pop	{r7, pc}
 80063de:	bf00      	nop
 80063e0:	40023c00 	.word	0x40023c00

080063e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b082      	sub	sp, #8
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80063ec:	4b12      	ldr	r3, [pc, #72]	@ (8006438 <HAL_InitTick+0x54>)
 80063ee:	681a      	ldr	r2, [r3, #0]
 80063f0:	4b12      	ldr	r3, [pc, #72]	@ (800643c <HAL_InitTick+0x58>)
 80063f2:	781b      	ldrb	r3, [r3, #0]
 80063f4:	4619      	mov	r1, r3
 80063f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80063fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80063fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006402:	4618      	mov	r0, r3
 8006404:	f000 fda1 	bl	8006f4a <HAL_SYSTICK_Config>
 8006408:	4603      	mov	r3, r0
 800640a:	2b00      	cmp	r3, #0
 800640c:	d001      	beq.n	8006412 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	e00e      	b.n	8006430 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2b0f      	cmp	r3, #15
 8006416:	d80a      	bhi.n	800642e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006418:	2200      	movs	r2, #0
 800641a:	6879      	ldr	r1, [r7, #4]
 800641c:	f04f 30ff 	mov.w	r0, #4294967295
 8006420:	f000 fd5b 	bl	8006eda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006424:	4a06      	ldr	r2, [pc, #24]	@ (8006440 <HAL_InitTick+0x5c>)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800642a:	2300      	movs	r3, #0
 800642c:	e000      	b.n	8006430 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800642e:	2301      	movs	r3, #1
}
 8006430:	4618      	mov	r0, r3
 8006432:	3708      	adds	r7, #8
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}
 8006438:	20000100 	.word	0x20000100
 800643c:	20000110 	.word	0x20000110
 8006440:	2000010c 	.word	0x2000010c

08006444 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006444:	b480      	push	{r7}
 8006446:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006448:	4b06      	ldr	r3, [pc, #24]	@ (8006464 <HAL_IncTick+0x20>)
 800644a:	781b      	ldrb	r3, [r3, #0]
 800644c:	461a      	mov	r2, r3
 800644e:	4b06      	ldr	r3, [pc, #24]	@ (8006468 <HAL_IncTick+0x24>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4413      	add	r3, r2
 8006454:	4a04      	ldr	r2, [pc, #16]	@ (8006468 <HAL_IncTick+0x24>)
 8006456:	6013      	str	r3, [r2, #0]
}
 8006458:	bf00      	nop
 800645a:	46bd      	mov	sp, r7
 800645c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006460:	4770      	bx	lr
 8006462:	bf00      	nop
 8006464:	20000110 	.word	0x20000110
 8006468:	20006158 	.word	0x20006158

0800646c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800646c:	b480      	push	{r7}
 800646e:	af00      	add	r7, sp, #0
  return uwTick;
 8006470:	4b03      	ldr	r3, [pc, #12]	@ (8006480 <HAL_GetTick+0x14>)
 8006472:	681b      	ldr	r3, [r3, #0]
}
 8006474:	4618      	mov	r0, r3
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr
 800647e:	bf00      	nop
 8006480:	20006158 	.word	0x20006158

08006484 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b084      	sub	sp, #16
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800648c:	f7ff ffee 	bl	800646c <HAL_GetTick>
 8006490:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800649c:	d005      	beq.n	80064aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800649e:	4b0a      	ldr	r3, [pc, #40]	@ (80064c8 <HAL_Delay+0x44>)
 80064a0:	781b      	ldrb	r3, [r3, #0]
 80064a2:	461a      	mov	r2, r3
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	4413      	add	r3, r2
 80064a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80064aa:	bf00      	nop
 80064ac:	f7ff ffde 	bl	800646c <HAL_GetTick>
 80064b0:	4602      	mov	r2, r0
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	1ad3      	subs	r3, r2, r3
 80064b6:	68fa      	ldr	r2, [r7, #12]
 80064b8:	429a      	cmp	r2, r3
 80064ba:	d8f7      	bhi.n	80064ac <HAL_Delay+0x28>
  {
  }
}
 80064bc:	bf00      	nop
 80064be:	bf00      	nop
 80064c0:	3710      	adds	r7, #16
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}
 80064c6:	bf00      	nop
 80064c8:	20000110 	.word	0x20000110

080064cc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b084      	sub	sp, #16
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80064d4:	2300      	movs	r3, #0
 80064d6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d101      	bne.n	80064e2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	e033      	b.n	800654a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d109      	bne.n	80064fe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f7fe fdea 	bl	80050c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2200      	movs	r2, #0
 80064f4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2200      	movs	r2, #0
 80064fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006502:	f003 0310 	and.w	r3, r3, #16
 8006506:	2b00      	cmp	r3, #0
 8006508:	d118      	bne.n	800653c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800650e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006512:	f023 0302 	bic.w	r3, r3, #2
 8006516:	f043 0202 	orr.w	r2, r3, #2
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800651e:	6878      	ldr	r0, [r7, #4]
 8006520:	f000 fa5e 	bl	80069e0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2200      	movs	r2, #0
 8006528:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800652e:	f023 0303 	bic.w	r3, r3, #3
 8006532:	f043 0201 	orr.w	r2, r3, #1
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	641a      	str	r2, [r3, #64]	@ 0x40
 800653a:	e001      	b.n	8006540 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800653c:	2301      	movs	r3, #1
 800653e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2200      	movs	r2, #0
 8006544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006548:	7bfb      	ldrb	r3, [r7, #15]
}
 800654a:	4618      	mov	r0, r3
 800654c:	3710      	adds	r7, #16
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}
	...

08006554 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b086      	sub	sp, #24
 8006558:	af00      	add	r7, sp, #0
 800655a:	60f8      	str	r0, [r7, #12]
 800655c:	60b9      	str	r1, [r7, #8]
 800655e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8006560:	2300      	movs	r3, #0
 8006562:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800656a:	2b01      	cmp	r3, #1
 800656c:	d101      	bne.n	8006572 <HAL_ADC_Start_DMA+0x1e>
 800656e:	2302      	movs	r3, #2
 8006570:	e0e9      	b.n	8006746 <HAL_ADC_Start_DMA+0x1f2>
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2201      	movs	r2, #1
 8006576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	689b      	ldr	r3, [r3, #8]
 8006580:	f003 0301 	and.w	r3, r3, #1
 8006584:	2b01      	cmp	r3, #1
 8006586:	d018      	beq.n	80065ba <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	689a      	ldr	r2, [r3, #8]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f042 0201 	orr.w	r2, r2, #1
 8006596:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006598:	4b6d      	ldr	r3, [pc, #436]	@ (8006750 <HAL_ADC_Start_DMA+0x1fc>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	4a6d      	ldr	r2, [pc, #436]	@ (8006754 <HAL_ADC_Start_DMA+0x200>)
 800659e:	fba2 2303 	umull	r2, r3, r2, r3
 80065a2:	0c9a      	lsrs	r2, r3, #18
 80065a4:	4613      	mov	r3, r2
 80065a6:	005b      	lsls	r3, r3, #1
 80065a8:	4413      	add	r3, r2
 80065aa:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80065ac:	e002      	b.n	80065b4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	3b01      	subs	r3, #1
 80065b2:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d1f9      	bne.n	80065ae <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	689b      	ldr	r3, [r3, #8]
 80065c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065c8:	d107      	bne.n	80065da <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	689a      	ldr	r2, [r3, #8]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80065d8:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	f003 0301 	and.w	r3, r3, #1
 80065e4:	2b01      	cmp	r3, #1
 80065e6:	f040 80a1 	bne.w	800672c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ee:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80065f2:	f023 0301 	bic.w	r3, r3, #1
 80065f6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006608:	2b00      	cmp	r3, #0
 800660a:	d007      	beq.n	800661c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006610:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006614:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006620:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006624:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006628:	d106      	bne.n	8006638 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800662e:	f023 0206 	bic.w	r2, r3, #6
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	645a      	str	r2, [r3, #68]	@ 0x44
 8006636:	e002      	b.n	800663e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2200      	movs	r2, #0
 800663c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2200      	movs	r2, #0
 8006642:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006646:	4b44      	ldr	r3, [pc, #272]	@ (8006758 <HAL_ADC_Start_DMA+0x204>)
 8006648:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800664e:	4a43      	ldr	r2, [pc, #268]	@ (800675c <HAL_ADC_Start_DMA+0x208>)
 8006650:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006656:	4a42      	ldr	r2, [pc, #264]	@ (8006760 <HAL_ADC_Start_DMA+0x20c>)
 8006658:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800665e:	4a41      	ldr	r2, [pc, #260]	@ (8006764 <HAL_ADC_Start_DMA+0x210>)
 8006660:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800666a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	685a      	ldr	r2, [r3, #4]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800667a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	689a      	ldr	r2, [r3, #8]
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800668a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	334c      	adds	r3, #76	@ 0x4c
 8006696:	4619      	mov	r1, r3
 8006698:	68ba      	ldr	r2, [r7, #8]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f000 fd5e 	bl	800715c <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	f003 031f 	and.w	r3, r3, #31
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d12a      	bne.n	8006702 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4a2d      	ldr	r2, [pc, #180]	@ (8006768 <HAL_ADC_Start_DMA+0x214>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d015      	beq.n	80066e2 <HAL_ADC_Start_DMA+0x18e>
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a2c      	ldr	r2, [pc, #176]	@ (800676c <HAL_ADC_Start_DMA+0x218>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d105      	bne.n	80066cc <HAL_ADC_Start_DMA+0x178>
 80066c0:	4b25      	ldr	r3, [pc, #148]	@ (8006758 <HAL_ADC_Start_DMA+0x204>)
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	f003 031f 	and.w	r3, r3, #31
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d00a      	beq.n	80066e2 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a27      	ldr	r2, [pc, #156]	@ (8006770 <HAL_ADC_Start_DMA+0x21c>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d136      	bne.n	8006744 <HAL_ADC_Start_DMA+0x1f0>
 80066d6:	4b20      	ldr	r3, [pc, #128]	@ (8006758 <HAL_ADC_Start_DMA+0x204>)
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	f003 0310 	and.w	r3, r3, #16
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d130      	bne.n	8006744 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	689b      	ldr	r3, [r3, #8]
 80066e8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d129      	bne.n	8006744 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	689a      	ldr	r2, [r3, #8]
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80066fe:	609a      	str	r2, [r3, #8]
 8006700:	e020      	b.n	8006744 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a18      	ldr	r2, [pc, #96]	@ (8006768 <HAL_ADC_Start_DMA+0x214>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d11b      	bne.n	8006744 <HAL_ADC_Start_DMA+0x1f0>
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	689b      	ldr	r3, [r3, #8]
 8006712:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006716:	2b00      	cmp	r3, #0
 8006718:	d114      	bne.n	8006744 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	689a      	ldr	r2, [r3, #8]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8006728:	609a      	str	r2, [r3, #8]
 800672a:	e00b      	b.n	8006744 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006730:	f043 0210 	orr.w	r2, r3, #16
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800673c:	f043 0201 	orr.w	r2, r3, #1
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8006744:	2300      	movs	r3, #0
}
 8006746:	4618      	mov	r0, r3
 8006748:	3718      	adds	r7, #24
 800674a:	46bd      	mov	sp, r7
 800674c:	bd80      	pop	{r7, pc}
 800674e:	bf00      	nop
 8006750:	20000100 	.word	0x20000100
 8006754:	431bde83 	.word	0x431bde83
 8006758:	40012300 	.word	0x40012300
 800675c:	08006bd9 	.word	0x08006bd9
 8006760:	08006c93 	.word	0x08006c93
 8006764:	08006caf 	.word	0x08006caf
 8006768:	40012000 	.word	0x40012000
 800676c:	40012100 	.word	0x40012100
 8006770:	40012200 	.word	0x40012200

08006774 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800677c:	bf00      	nop
 800677e:	370c      	adds	r7, #12
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr

08006788 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006788:	b480      	push	{r7}
 800678a:	b083      	sub	sp, #12
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8006790:	bf00      	nop
 8006792:	370c      	adds	r7, #12
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr

0800679c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800679c:	b480      	push	{r7}
 800679e:	b085      	sub	sp, #20
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
 80067a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80067a6:	2300      	movs	r3, #0
 80067a8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d101      	bne.n	80067b8 <HAL_ADC_ConfigChannel+0x1c>
 80067b4:	2302      	movs	r3, #2
 80067b6:	e105      	b.n	80069c4 <HAL_ADC_ConfigChannel+0x228>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	2b09      	cmp	r3, #9
 80067c6:	d925      	bls.n	8006814 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	68d9      	ldr	r1, [r3, #12]
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	b29b      	uxth	r3, r3
 80067d4:	461a      	mov	r2, r3
 80067d6:	4613      	mov	r3, r2
 80067d8:	005b      	lsls	r3, r3, #1
 80067da:	4413      	add	r3, r2
 80067dc:	3b1e      	subs	r3, #30
 80067de:	2207      	movs	r2, #7
 80067e0:	fa02 f303 	lsl.w	r3, r2, r3
 80067e4:	43da      	mvns	r2, r3
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	400a      	ands	r2, r1
 80067ec:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	68d9      	ldr	r1, [r3, #12]
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	689a      	ldr	r2, [r3, #8]
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	4618      	mov	r0, r3
 8006800:	4603      	mov	r3, r0
 8006802:	005b      	lsls	r3, r3, #1
 8006804:	4403      	add	r3, r0
 8006806:	3b1e      	subs	r3, #30
 8006808:	409a      	lsls	r2, r3
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	430a      	orrs	r2, r1
 8006810:	60da      	str	r2, [r3, #12]
 8006812:	e022      	b.n	800685a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	6919      	ldr	r1, [r3, #16]
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	b29b      	uxth	r3, r3
 8006820:	461a      	mov	r2, r3
 8006822:	4613      	mov	r3, r2
 8006824:	005b      	lsls	r3, r3, #1
 8006826:	4413      	add	r3, r2
 8006828:	2207      	movs	r2, #7
 800682a:	fa02 f303 	lsl.w	r3, r2, r3
 800682e:	43da      	mvns	r2, r3
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	400a      	ands	r2, r1
 8006836:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	6919      	ldr	r1, [r3, #16]
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	689a      	ldr	r2, [r3, #8]
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	b29b      	uxth	r3, r3
 8006848:	4618      	mov	r0, r3
 800684a:	4603      	mov	r3, r0
 800684c:	005b      	lsls	r3, r3, #1
 800684e:	4403      	add	r3, r0
 8006850:	409a      	lsls	r2, r3
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	430a      	orrs	r2, r1
 8006858:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	2b06      	cmp	r3, #6
 8006860:	d824      	bhi.n	80068ac <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	685a      	ldr	r2, [r3, #4]
 800686c:	4613      	mov	r3, r2
 800686e:	009b      	lsls	r3, r3, #2
 8006870:	4413      	add	r3, r2
 8006872:	3b05      	subs	r3, #5
 8006874:	221f      	movs	r2, #31
 8006876:	fa02 f303 	lsl.w	r3, r2, r3
 800687a:	43da      	mvns	r2, r3
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	400a      	ands	r2, r1
 8006882:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	b29b      	uxth	r3, r3
 8006890:	4618      	mov	r0, r3
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	685a      	ldr	r2, [r3, #4]
 8006896:	4613      	mov	r3, r2
 8006898:	009b      	lsls	r3, r3, #2
 800689a:	4413      	add	r3, r2
 800689c:	3b05      	subs	r3, #5
 800689e:	fa00 f203 	lsl.w	r2, r0, r3
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	430a      	orrs	r2, r1
 80068a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80068aa:	e04c      	b.n	8006946 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	2b0c      	cmp	r3, #12
 80068b2:	d824      	bhi.n	80068fe <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	685a      	ldr	r2, [r3, #4]
 80068be:	4613      	mov	r3, r2
 80068c0:	009b      	lsls	r3, r3, #2
 80068c2:	4413      	add	r3, r2
 80068c4:	3b23      	subs	r3, #35	@ 0x23
 80068c6:	221f      	movs	r2, #31
 80068c8:	fa02 f303 	lsl.w	r3, r2, r3
 80068cc:	43da      	mvns	r2, r3
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	400a      	ands	r2, r1
 80068d4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	b29b      	uxth	r3, r3
 80068e2:	4618      	mov	r0, r3
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	685a      	ldr	r2, [r3, #4]
 80068e8:	4613      	mov	r3, r2
 80068ea:	009b      	lsls	r3, r3, #2
 80068ec:	4413      	add	r3, r2
 80068ee:	3b23      	subs	r3, #35	@ 0x23
 80068f0:	fa00 f203 	lsl.w	r2, r0, r3
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	430a      	orrs	r2, r1
 80068fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80068fc:	e023      	b.n	8006946 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	685a      	ldr	r2, [r3, #4]
 8006908:	4613      	mov	r3, r2
 800690a:	009b      	lsls	r3, r3, #2
 800690c:	4413      	add	r3, r2
 800690e:	3b41      	subs	r3, #65	@ 0x41
 8006910:	221f      	movs	r2, #31
 8006912:	fa02 f303 	lsl.w	r3, r2, r3
 8006916:	43da      	mvns	r2, r3
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	400a      	ands	r2, r1
 800691e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	b29b      	uxth	r3, r3
 800692c:	4618      	mov	r0, r3
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	685a      	ldr	r2, [r3, #4]
 8006932:	4613      	mov	r3, r2
 8006934:	009b      	lsls	r3, r3, #2
 8006936:	4413      	add	r3, r2
 8006938:	3b41      	subs	r3, #65	@ 0x41
 800693a:	fa00 f203 	lsl.w	r2, r0, r3
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	430a      	orrs	r2, r1
 8006944:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006946:	4b22      	ldr	r3, [pc, #136]	@ (80069d0 <HAL_ADC_ConfigChannel+0x234>)
 8006948:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4a21      	ldr	r2, [pc, #132]	@ (80069d4 <HAL_ADC_ConfigChannel+0x238>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d109      	bne.n	8006968 <HAL_ADC_ConfigChannel+0x1cc>
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	2b12      	cmp	r3, #18
 800695a:	d105      	bne.n	8006968 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	685b      	ldr	r3, [r3, #4]
 8006960:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a19      	ldr	r2, [pc, #100]	@ (80069d4 <HAL_ADC_ConfigChannel+0x238>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d123      	bne.n	80069ba <HAL_ADC_ConfigChannel+0x21e>
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	2b10      	cmp	r3, #16
 8006978:	d003      	beq.n	8006982 <HAL_ADC_ConfigChannel+0x1e6>
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	2b11      	cmp	r3, #17
 8006980:	d11b      	bne.n	80069ba <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	2b10      	cmp	r3, #16
 8006994:	d111      	bne.n	80069ba <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006996:	4b10      	ldr	r3, [pc, #64]	@ (80069d8 <HAL_ADC_ConfigChannel+0x23c>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a10      	ldr	r2, [pc, #64]	@ (80069dc <HAL_ADC_ConfigChannel+0x240>)
 800699c:	fba2 2303 	umull	r2, r3, r2, r3
 80069a0:	0c9a      	lsrs	r2, r3, #18
 80069a2:	4613      	mov	r3, r2
 80069a4:	009b      	lsls	r3, r3, #2
 80069a6:	4413      	add	r3, r2
 80069a8:	005b      	lsls	r3, r3, #1
 80069aa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80069ac:	e002      	b.n	80069b4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	3b01      	subs	r3, #1
 80069b2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d1f9      	bne.n	80069ae <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2200      	movs	r2, #0
 80069be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80069c2:	2300      	movs	r3, #0
}
 80069c4:	4618      	mov	r0, r3
 80069c6:	3714      	adds	r7, #20
 80069c8:	46bd      	mov	sp, r7
 80069ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ce:	4770      	bx	lr
 80069d0:	40012300 	.word	0x40012300
 80069d4:	40012000 	.word	0x40012000
 80069d8:	20000100 	.word	0x20000100
 80069dc:	431bde83 	.word	0x431bde83

080069e0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80069e0:	b480      	push	{r7}
 80069e2:	b085      	sub	sp, #20
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80069e8:	4b79      	ldr	r3, [pc, #484]	@ (8006bd0 <ADC_Init+0x1f0>)
 80069ea:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	685a      	ldr	r2, [r3, #4]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	431a      	orrs	r2, r3
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	685a      	ldr	r2, [r3, #4]
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006a14:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	6859      	ldr	r1, [r3, #4]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	691b      	ldr	r3, [r3, #16]
 8006a20:	021a      	lsls	r2, r3, #8
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	430a      	orrs	r2, r1
 8006a28:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	685a      	ldr	r2, [r3, #4]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006a38:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	6859      	ldr	r1, [r3, #4]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	689a      	ldr	r2, [r3, #8]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	430a      	orrs	r2, r1
 8006a4a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	689a      	ldr	r2, [r3, #8]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a5a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	6899      	ldr	r1, [r3, #8]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	68da      	ldr	r2, [r3, #12]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	430a      	orrs	r2, r1
 8006a6c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a72:	4a58      	ldr	r2, [pc, #352]	@ (8006bd4 <ADC_Init+0x1f4>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d022      	beq.n	8006abe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	689a      	ldr	r2, [r3, #8]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006a86:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	6899      	ldr	r1, [r3, #8]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	430a      	orrs	r2, r1
 8006a98:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	689a      	ldr	r2, [r3, #8]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006aa8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	6899      	ldr	r1, [r3, #8]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	430a      	orrs	r2, r1
 8006aba:	609a      	str	r2, [r3, #8]
 8006abc:	e00f      	b.n	8006ade <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	689a      	ldr	r2, [r3, #8]
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006acc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	689a      	ldr	r2, [r3, #8]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006adc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	689a      	ldr	r2, [r3, #8]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f022 0202 	bic.w	r2, r2, #2
 8006aec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	6899      	ldr	r1, [r3, #8]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	7e1b      	ldrb	r3, [r3, #24]
 8006af8:	005a      	lsls	r2, r3, #1
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	430a      	orrs	r2, r1
 8006b00:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d01b      	beq.n	8006b44 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	685a      	ldr	r2, [r3, #4]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b1a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	685a      	ldr	r2, [r3, #4]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8006b2a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	6859      	ldr	r1, [r3, #4]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b36:	3b01      	subs	r3, #1
 8006b38:	035a      	lsls	r2, r3, #13
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	430a      	orrs	r2, r1
 8006b40:	605a      	str	r2, [r3, #4]
 8006b42:	e007      	b.n	8006b54 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	685a      	ldr	r2, [r3, #4]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006b52:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8006b62:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	69db      	ldr	r3, [r3, #28]
 8006b6e:	3b01      	subs	r3, #1
 8006b70:	051a      	lsls	r2, r3, #20
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	430a      	orrs	r2, r1
 8006b78:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	689a      	ldr	r2, [r3, #8]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006b88:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	6899      	ldr	r1, [r3, #8]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006b96:	025a      	lsls	r2, r3, #9
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	430a      	orrs	r2, r1
 8006b9e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	689a      	ldr	r2, [r3, #8]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006bae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	6899      	ldr	r1, [r3, #8]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	695b      	ldr	r3, [r3, #20]
 8006bba:	029a      	lsls	r2, r3, #10
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	430a      	orrs	r2, r1
 8006bc2:	609a      	str	r2, [r3, #8]
}
 8006bc4:	bf00      	nop
 8006bc6:	3714      	adds	r7, #20
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bce:	4770      	bx	lr
 8006bd0:	40012300 	.word	0x40012300
 8006bd4:	0f000001 	.word	0x0f000001

08006bd8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b084      	sub	sp, #16
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006be4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bea:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d13c      	bne.n	8006c6c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bf6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	689b      	ldr	r3, [r3, #8]
 8006c04:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d12b      	bne.n	8006c64 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d127      	bne.n	8006c64 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c1a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d006      	beq.n	8006c30 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d119      	bne.n	8006c64 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	685a      	ldr	r2, [r3, #4]
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f022 0220 	bic.w	r2, r2, #32
 8006c3e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c44:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d105      	bne.n	8006c64 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c5c:	f043 0201 	orr.w	r2, r3, #1
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006c64:	68f8      	ldr	r0, [r7, #12]
 8006c66:	f7fc feb5 	bl	80039d4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006c6a:	e00e      	b.n	8006c8a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c70:	f003 0310 	and.w	r3, r3, #16
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d003      	beq.n	8006c80 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8006c78:	68f8      	ldr	r0, [r7, #12]
 8006c7a:	f7ff fd85 	bl	8006788 <HAL_ADC_ErrorCallback>
}
 8006c7e:	e004      	b.n	8006c8a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	4798      	blx	r3
}
 8006c8a:	bf00      	nop
 8006c8c:	3710      	adds	r7, #16
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bd80      	pop	{r7, pc}

08006c92 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006c92:	b580      	push	{r7, lr}
 8006c94:	b084      	sub	sp, #16
 8006c96:	af00      	add	r7, sp, #0
 8006c98:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c9e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006ca0:	68f8      	ldr	r0, [r7, #12]
 8006ca2:	f7ff fd67 	bl	8006774 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006ca6:	bf00      	nop
 8006ca8:	3710      	adds	r7, #16
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}

08006cae <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006cae:	b580      	push	{r7, lr}
 8006cb0:	b084      	sub	sp, #16
 8006cb2:	af00      	add	r7, sp, #0
 8006cb4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cba:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2240      	movs	r2, #64	@ 0x40
 8006cc0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cc6:	f043 0204 	orr.w	r2, r3, #4
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006cce:	68f8      	ldr	r0, [r7, #12]
 8006cd0:	f7ff fd5a 	bl	8006788 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006cd4:	bf00      	nop
 8006cd6:	3710      	adds	r7, #16
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	bd80      	pop	{r7, pc}

08006cdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b085      	sub	sp, #20
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	f003 0307 	and.w	r3, r3, #7
 8006cea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006cec:	4b0c      	ldr	r3, [pc, #48]	@ (8006d20 <__NVIC_SetPriorityGrouping+0x44>)
 8006cee:	68db      	ldr	r3, [r3, #12]
 8006cf0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006cf2:	68ba      	ldr	r2, [r7, #8]
 8006cf4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006cf8:	4013      	ands	r3, r2
 8006cfa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006d04:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006d08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006d0e:	4a04      	ldr	r2, [pc, #16]	@ (8006d20 <__NVIC_SetPriorityGrouping+0x44>)
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	60d3      	str	r3, [r2, #12]
}
 8006d14:	bf00      	nop
 8006d16:	3714      	adds	r7, #20
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr
 8006d20:	e000ed00 	.word	0xe000ed00

08006d24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006d24:	b480      	push	{r7}
 8006d26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006d28:	4b04      	ldr	r3, [pc, #16]	@ (8006d3c <__NVIC_GetPriorityGrouping+0x18>)
 8006d2a:	68db      	ldr	r3, [r3, #12]
 8006d2c:	0a1b      	lsrs	r3, r3, #8
 8006d2e:	f003 0307 	and.w	r3, r3, #7
}
 8006d32:	4618      	mov	r0, r3
 8006d34:	46bd      	mov	sp, r7
 8006d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3a:	4770      	bx	lr
 8006d3c:	e000ed00 	.word	0xe000ed00

08006d40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b083      	sub	sp, #12
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	4603      	mov	r3, r0
 8006d48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	db0b      	blt.n	8006d6a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006d52:	79fb      	ldrb	r3, [r7, #7]
 8006d54:	f003 021f 	and.w	r2, r3, #31
 8006d58:	4907      	ldr	r1, [pc, #28]	@ (8006d78 <__NVIC_EnableIRQ+0x38>)
 8006d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d5e:	095b      	lsrs	r3, r3, #5
 8006d60:	2001      	movs	r0, #1
 8006d62:	fa00 f202 	lsl.w	r2, r0, r2
 8006d66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006d6a:	bf00      	nop
 8006d6c:	370c      	adds	r7, #12
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d74:	4770      	bx	lr
 8006d76:	bf00      	nop
 8006d78:	e000e100 	.word	0xe000e100

08006d7c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b083      	sub	sp, #12
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	4603      	mov	r3, r0
 8006d84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	db12      	blt.n	8006db4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006d8e:	79fb      	ldrb	r3, [r7, #7]
 8006d90:	f003 021f 	and.w	r2, r3, #31
 8006d94:	490a      	ldr	r1, [pc, #40]	@ (8006dc0 <__NVIC_DisableIRQ+0x44>)
 8006d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d9a:	095b      	lsrs	r3, r3, #5
 8006d9c:	2001      	movs	r0, #1
 8006d9e:	fa00 f202 	lsl.w	r2, r0, r2
 8006da2:	3320      	adds	r3, #32
 8006da4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006da8:	f3bf 8f4f 	dsb	sy
}
 8006dac:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006dae:	f3bf 8f6f 	isb	sy
}
 8006db2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8006db4:	bf00      	nop
 8006db6:	370c      	adds	r7, #12
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr
 8006dc0:	e000e100 	.word	0xe000e100

08006dc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b083      	sub	sp, #12
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	4603      	mov	r3, r0
 8006dcc:	6039      	str	r1, [r7, #0]
 8006dce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	db0a      	blt.n	8006dee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	b2da      	uxtb	r2, r3
 8006ddc:	490c      	ldr	r1, [pc, #48]	@ (8006e10 <__NVIC_SetPriority+0x4c>)
 8006dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006de2:	0112      	lsls	r2, r2, #4
 8006de4:	b2d2      	uxtb	r2, r2
 8006de6:	440b      	add	r3, r1
 8006de8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006dec:	e00a      	b.n	8006e04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	b2da      	uxtb	r2, r3
 8006df2:	4908      	ldr	r1, [pc, #32]	@ (8006e14 <__NVIC_SetPriority+0x50>)
 8006df4:	79fb      	ldrb	r3, [r7, #7]
 8006df6:	f003 030f 	and.w	r3, r3, #15
 8006dfa:	3b04      	subs	r3, #4
 8006dfc:	0112      	lsls	r2, r2, #4
 8006dfe:	b2d2      	uxtb	r2, r2
 8006e00:	440b      	add	r3, r1
 8006e02:	761a      	strb	r2, [r3, #24]
}
 8006e04:	bf00      	nop
 8006e06:	370c      	adds	r7, #12
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0e:	4770      	bx	lr
 8006e10:	e000e100 	.word	0xe000e100
 8006e14:	e000ed00 	.word	0xe000ed00

08006e18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b089      	sub	sp, #36	@ 0x24
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	60f8      	str	r0, [r7, #12]
 8006e20:	60b9      	str	r1, [r7, #8]
 8006e22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f003 0307 	and.w	r3, r3, #7
 8006e2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006e2c:	69fb      	ldr	r3, [r7, #28]
 8006e2e:	f1c3 0307 	rsb	r3, r3, #7
 8006e32:	2b04      	cmp	r3, #4
 8006e34:	bf28      	it	cs
 8006e36:	2304      	movcs	r3, #4
 8006e38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006e3a:	69fb      	ldr	r3, [r7, #28]
 8006e3c:	3304      	adds	r3, #4
 8006e3e:	2b06      	cmp	r3, #6
 8006e40:	d902      	bls.n	8006e48 <NVIC_EncodePriority+0x30>
 8006e42:	69fb      	ldr	r3, [r7, #28]
 8006e44:	3b03      	subs	r3, #3
 8006e46:	e000      	b.n	8006e4a <NVIC_EncodePriority+0x32>
 8006e48:	2300      	movs	r3, #0
 8006e4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e4c:	f04f 32ff 	mov.w	r2, #4294967295
 8006e50:	69bb      	ldr	r3, [r7, #24]
 8006e52:	fa02 f303 	lsl.w	r3, r2, r3
 8006e56:	43da      	mvns	r2, r3
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	401a      	ands	r2, r3
 8006e5c:	697b      	ldr	r3, [r7, #20]
 8006e5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006e60:	f04f 31ff 	mov.w	r1, #4294967295
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	fa01 f303 	lsl.w	r3, r1, r3
 8006e6a:	43d9      	mvns	r1, r3
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e70:	4313      	orrs	r3, r2
         );
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3724      	adds	r7, #36	@ 0x24
 8006e76:	46bd      	mov	sp, r7
 8006e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7c:	4770      	bx	lr
	...

08006e80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b082      	sub	sp, #8
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	3b01      	subs	r3, #1
 8006e8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006e90:	d301      	bcc.n	8006e96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006e92:	2301      	movs	r3, #1
 8006e94:	e00f      	b.n	8006eb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006e96:	4a0a      	ldr	r2, [pc, #40]	@ (8006ec0 <SysTick_Config+0x40>)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	3b01      	subs	r3, #1
 8006e9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006e9e:	210f      	movs	r1, #15
 8006ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ea4:	f7ff ff8e 	bl	8006dc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006ea8:	4b05      	ldr	r3, [pc, #20]	@ (8006ec0 <SysTick_Config+0x40>)
 8006eaa:	2200      	movs	r2, #0
 8006eac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006eae:	4b04      	ldr	r3, [pc, #16]	@ (8006ec0 <SysTick_Config+0x40>)
 8006eb0:	2207      	movs	r2, #7
 8006eb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006eb4:	2300      	movs	r3, #0
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	3708      	adds	r7, #8
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bd80      	pop	{r7, pc}
 8006ebe:	bf00      	nop
 8006ec0:	e000e010 	.word	0xe000e010

08006ec4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b082      	sub	sp, #8
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f7ff ff05 	bl	8006cdc <__NVIC_SetPriorityGrouping>
}
 8006ed2:	bf00      	nop
 8006ed4:	3708      	adds	r7, #8
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}

08006eda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006eda:	b580      	push	{r7, lr}
 8006edc:	b086      	sub	sp, #24
 8006ede:	af00      	add	r7, sp, #0
 8006ee0:	4603      	mov	r3, r0
 8006ee2:	60b9      	str	r1, [r7, #8]
 8006ee4:	607a      	str	r2, [r7, #4]
 8006ee6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006ee8:	2300      	movs	r3, #0
 8006eea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006eec:	f7ff ff1a 	bl	8006d24 <__NVIC_GetPriorityGrouping>
 8006ef0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006ef2:	687a      	ldr	r2, [r7, #4]
 8006ef4:	68b9      	ldr	r1, [r7, #8]
 8006ef6:	6978      	ldr	r0, [r7, #20]
 8006ef8:	f7ff ff8e 	bl	8006e18 <NVIC_EncodePriority>
 8006efc:	4602      	mov	r2, r0
 8006efe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f02:	4611      	mov	r1, r2
 8006f04:	4618      	mov	r0, r3
 8006f06:	f7ff ff5d 	bl	8006dc4 <__NVIC_SetPriority>
}
 8006f0a:	bf00      	nop
 8006f0c:	3718      	adds	r7, #24
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}

08006f12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006f12:	b580      	push	{r7, lr}
 8006f14:	b082      	sub	sp, #8
 8006f16:	af00      	add	r7, sp, #0
 8006f18:	4603      	mov	r3, r0
 8006f1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f20:	4618      	mov	r0, r3
 8006f22:	f7ff ff0d 	bl	8006d40 <__NVIC_EnableIRQ>
}
 8006f26:	bf00      	nop
 8006f28:	3708      	adds	r7, #8
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd80      	pop	{r7, pc}

08006f2e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006f2e:	b580      	push	{r7, lr}
 8006f30:	b082      	sub	sp, #8
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	4603      	mov	r3, r0
 8006f36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8006f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f7ff ff1d 	bl	8006d7c <__NVIC_DisableIRQ>
}
 8006f42:	bf00      	nop
 8006f44:	3708      	adds	r7, #8
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd80      	pop	{r7, pc}

08006f4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006f4a:	b580      	push	{r7, lr}
 8006f4c:	b082      	sub	sp, #8
 8006f4e:	af00      	add	r7, sp, #0
 8006f50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f7ff ff94 	bl	8006e80 <SysTick_Config>
 8006f58:	4603      	mov	r3, r0
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3708      	adds	r7, #8
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}

08006f62 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8006f62:	b580      	push	{r7, lr}
 8006f64:	b082      	sub	sp, #8
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d101      	bne.n	8006f74 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8006f70:	2301      	movs	r3, #1
 8006f72:	e00e      	b.n	8006f92 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	795b      	ldrb	r3, [r3, #5]
 8006f78:	b2db      	uxtb	r3, r3
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d105      	bne.n	8006f8a <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2200      	movs	r2, #0
 8006f82:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f7fe f915 	bl	80051b4 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2201      	movs	r2, #1
 8006f8e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006f90:	2300      	movs	r3, #0
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3708      	adds	r7, #8
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}

08006f9a <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8006f9a:	b480      	push	{r7}
 8006f9c:	b087      	sub	sp, #28
 8006f9e:	af00      	add	r7, sp, #0
 8006fa0:	60f8      	str	r0, [r7, #12]
 8006fa2:	60b9      	str	r1, [r7, #8]
 8006fa4:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2202      	movs	r2, #2
 8006fae:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	689a      	ldr	r2, [r3, #8]
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f042 0201 	orr.w	r2, r2, #1
 8006fbe:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	617b      	str	r3, [r7, #20]
 8006fc4:	e00a      	b.n	8006fdc <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	009b      	lsls	r3, r3, #2
 8006fca:	68ba      	ldr	r2, [r7, #8]
 8006fcc:	441a      	add	r2, r3
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	6812      	ldr	r2, [r2, #0]
 8006fd4:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	3301      	adds	r3, #1
 8006fda:	617b      	str	r3, [r7, #20]
 8006fdc:	697a      	ldr	r2, [r7, #20]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	d3f0      	bcc.n	8006fc6 <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	2201      	movs	r2, #1
 8006ff0:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8006ff2:	693b      	ldr	r3, [r7, #16]
}
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	371c      	adds	r7, #28
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffe:	4770      	bx	lr

08007000 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b086      	sub	sp, #24
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007008:	2300      	movs	r3, #0
 800700a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800700c:	f7ff fa2e 	bl	800646c <HAL_GetTick>
 8007010:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d101      	bne.n	800701c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8007018:	2301      	movs	r3, #1
 800701a:	e099      	b.n	8007150 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2202      	movs	r2, #2
 8007020:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2200      	movs	r2, #0
 8007028:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	681a      	ldr	r2, [r3, #0]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f022 0201 	bic.w	r2, r2, #1
 800703a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800703c:	e00f      	b.n	800705e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800703e:	f7ff fa15 	bl	800646c <HAL_GetTick>
 8007042:	4602      	mov	r2, r0
 8007044:	693b      	ldr	r3, [r7, #16]
 8007046:	1ad3      	subs	r3, r2, r3
 8007048:	2b05      	cmp	r3, #5
 800704a:	d908      	bls.n	800705e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2220      	movs	r2, #32
 8007050:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2203      	movs	r2, #3
 8007056:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800705a:	2303      	movs	r3, #3
 800705c:	e078      	b.n	8007150 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f003 0301 	and.w	r3, r3, #1
 8007068:	2b00      	cmp	r3, #0
 800706a:	d1e8      	bne.n	800703e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007074:	697a      	ldr	r2, [r7, #20]
 8007076:	4b38      	ldr	r3, [pc, #224]	@ (8007158 <HAL_DMA_Init+0x158>)
 8007078:	4013      	ands	r3, r2
 800707a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	685a      	ldr	r2, [r3, #4]
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	689b      	ldr	r3, [r3, #8]
 8007084:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800708a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	691b      	ldr	r3, [r3, #16]
 8007090:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007096:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	699b      	ldr	r3, [r3, #24]
 800709c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80070a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6a1b      	ldr	r3, [r3, #32]
 80070a8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80070aa:	697a      	ldr	r2, [r7, #20]
 80070ac:	4313      	orrs	r3, r2
 80070ae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070b4:	2b04      	cmp	r3, #4
 80070b6:	d107      	bne.n	80070c8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070c0:	4313      	orrs	r3, r2
 80070c2:	697a      	ldr	r2, [r7, #20]
 80070c4:	4313      	orrs	r3, r2
 80070c6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	697a      	ldr	r2, [r7, #20]
 80070ce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	695b      	ldr	r3, [r3, #20]
 80070d6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	f023 0307 	bic.w	r3, r3, #7
 80070de:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070e4:	697a      	ldr	r2, [r7, #20]
 80070e6:	4313      	orrs	r3, r2
 80070e8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ee:	2b04      	cmp	r3, #4
 80070f0:	d117      	bne.n	8007122 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070f6:	697a      	ldr	r2, [r7, #20]
 80070f8:	4313      	orrs	r3, r2
 80070fa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007100:	2b00      	cmp	r3, #0
 8007102:	d00e      	beq.n	8007122 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	f000 fb1b 	bl	8007740 <DMA_CheckFifoParam>
 800710a:	4603      	mov	r3, r0
 800710c:	2b00      	cmp	r3, #0
 800710e:	d008      	beq.n	8007122 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2240      	movs	r2, #64	@ 0x40
 8007114:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2201      	movs	r2, #1
 800711a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800711e:	2301      	movs	r3, #1
 8007120:	e016      	b.n	8007150 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	697a      	ldr	r2, [r7, #20]
 8007128:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f000 fad2 	bl	80076d4 <DMA_CalcBaseAndBitshift>
 8007130:	4603      	mov	r3, r0
 8007132:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007138:	223f      	movs	r2, #63	@ 0x3f
 800713a:	409a      	lsls	r2, r3
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2200      	movs	r2, #0
 8007144:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2201      	movs	r2, #1
 800714a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800714e:	2300      	movs	r3, #0
}
 8007150:	4618      	mov	r0, r3
 8007152:	3718      	adds	r7, #24
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}
 8007158:	f010803f 	.word	0xf010803f

0800715c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b086      	sub	sp, #24
 8007160:	af00      	add	r7, sp, #0
 8007162:	60f8      	str	r0, [r7, #12]
 8007164:	60b9      	str	r1, [r7, #8]
 8007166:	607a      	str	r2, [r7, #4]
 8007168:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800716a:	2300      	movs	r3, #0
 800716c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007172:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800717a:	2b01      	cmp	r3, #1
 800717c:	d101      	bne.n	8007182 <HAL_DMA_Start_IT+0x26>
 800717e:	2302      	movs	r3, #2
 8007180:	e040      	b.n	8007204 <HAL_DMA_Start_IT+0xa8>
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	2201      	movs	r2, #1
 8007186:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007190:	b2db      	uxtb	r3, r3
 8007192:	2b01      	cmp	r3, #1
 8007194:	d12f      	bne.n	80071f6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2202      	movs	r2, #2
 800719a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	2200      	movs	r2, #0
 80071a2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	687a      	ldr	r2, [r7, #4]
 80071a8:	68b9      	ldr	r1, [r7, #8]
 80071aa:	68f8      	ldr	r0, [r7, #12]
 80071ac:	f000 fa64 	bl	8007678 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071b4:	223f      	movs	r2, #63	@ 0x3f
 80071b6:	409a      	lsls	r2, r3
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	681a      	ldr	r2, [r3, #0]
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f042 0216 	orr.w	r2, r2, #22
 80071ca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d007      	beq.n	80071e4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	681a      	ldr	r2, [r3, #0]
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f042 0208 	orr.w	r2, r2, #8
 80071e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	681a      	ldr	r2, [r3, #0]
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f042 0201 	orr.w	r2, r2, #1
 80071f2:	601a      	str	r2, [r3, #0]
 80071f4:	e005      	b.n	8007202 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2200      	movs	r2, #0
 80071fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80071fe:	2302      	movs	r3, #2
 8007200:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007202:	7dfb      	ldrb	r3, [r7, #23]
}
 8007204:	4618      	mov	r0, r3
 8007206:	3718      	adds	r7, #24
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}

0800720c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b084      	sub	sp, #16
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007218:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800721a:	f7ff f927 	bl	800646c <HAL_GetTick>
 800721e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007226:	b2db      	uxtb	r3, r3
 8007228:	2b02      	cmp	r3, #2
 800722a:	d008      	beq.n	800723e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2280      	movs	r2, #128	@ 0x80
 8007230:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2200      	movs	r2, #0
 8007236:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800723a:	2301      	movs	r3, #1
 800723c:	e052      	b.n	80072e4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	681a      	ldr	r2, [r3, #0]
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f022 0216 	bic.w	r2, r2, #22
 800724c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	695a      	ldr	r2, [r3, #20]
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800725c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007262:	2b00      	cmp	r3, #0
 8007264:	d103      	bne.n	800726e <HAL_DMA_Abort+0x62>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800726a:	2b00      	cmp	r3, #0
 800726c:	d007      	beq.n	800727e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	681a      	ldr	r2, [r3, #0]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f022 0208 	bic.w	r2, r2, #8
 800727c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	681a      	ldr	r2, [r3, #0]
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f022 0201 	bic.w	r2, r2, #1
 800728c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800728e:	e013      	b.n	80072b8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007290:	f7ff f8ec 	bl	800646c <HAL_GetTick>
 8007294:	4602      	mov	r2, r0
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	1ad3      	subs	r3, r2, r3
 800729a:	2b05      	cmp	r3, #5
 800729c:	d90c      	bls.n	80072b8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2220      	movs	r2, #32
 80072a2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2203      	movs	r2, #3
 80072a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2200      	movs	r2, #0
 80072b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80072b4:	2303      	movs	r3, #3
 80072b6:	e015      	b.n	80072e4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f003 0301 	and.w	r3, r3, #1
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d1e4      	bne.n	8007290 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072ca:	223f      	movs	r2, #63	@ 0x3f
 80072cc:	409a      	lsls	r2, r3
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2201      	movs	r2, #1
 80072d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2200      	movs	r2, #0
 80072de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80072e2:	2300      	movs	r3, #0
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	3710      	adds	r7, #16
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bd80      	pop	{r7, pc}

080072ec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b083      	sub	sp, #12
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80072fa:	b2db      	uxtb	r3, r3
 80072fc:	2b02      	cmp	r3, #2
 80072fe:	d004      	beq.n	800730a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2280      	movs	r2, #128	@ 0x80
 8007304:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8007306:	2301      	movs	r3, #1
 8007308:	e00c      	b.n	8007324 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2205      	movs	r2, #5
 800730e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	681a      	ldr	r2, [r3, #0]
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f022 0201 	bic.w	r2, r2, #1
 8007320:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007322:	2300      	movs	r3, #0
}
 8007324:	4618      	mov	r0, r3
 8007326:	370c      	adds	r7, #12
 8007328:	46bd      	mov	sp, r7
 800732a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732e:	4770      	bx	lr

08007330 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b086      	sub	sp, #24
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007338:	2300      	movs	r3, #0
 800733a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800733c:	4b8e      	ldr	r3, [pc, #568]	@ (8007578 <HAL_DMA_IRQHandler+0x248>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4a8e      	ldr	r2, [pc, #568]	@ (800757c <HAL_DMA_IRQHandler+0x24c>)
 8007342:	fba2 2303 	umull	r2, r3, r2, r3
 8007346:	0a9b      	lsrs	r3, r3, #10
 8007348:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800734e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800735a:	2208      	movs	r2, #8
 800735c:	409a      	lsls	r2, r3
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	4013      	ands	r3, r2
 8007362:	2b00      	cmp	r3, #0
 8007364:	d01a      	beq.n	800739c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f003 0304 	and.w	r3, r3, #4
 8007370:	2b00      	cmp	r3, #0
 8007372:	d013      	beq.n	800739c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	681a      	ldr	r2, [r3, #0]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f022 0204 	bic.w	r2, r2, #4
 8007382:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007388:	2208      	movs	r2, #8
 800738a:	409a      	lsls	r2, r3
 800738c:	693b      	ldr	r3, [r7, #16]
 800738e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007394:	f043 0201 	orr.w	r2, r3, #1
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073a0:	2201      	movs	r2, #1
 80073a2:	409a      	lsls	r2, r3
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	4013      	ands	r3, r2
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d012      	beq.n	80073d2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	695b      	ldr	r3, [r3, #20]
 80073b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d00b      	beq.n	80073d2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073be:	2201      	movs	r2, #1
 80073c0:	409a      	lsls	r2, r3
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073ca:	f043 0202 	orr.w	r2, r3, #2
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073d6:	2204      	movs	r2, #4
 80073d8:	409a      	lsls	r2, r3
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	4013      	ands	r3, r2
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d012      	beq.n	8007408 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f003 0302 	and.w	r3, r3, #2
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d00b      	beq.n	8007408 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073f4:	2204      	movs	r2, #4
 80073f6:	409a      	lsls	r2, r3
 80073f8:	693b      	ldr	r3, [r7, #16]
 80073fa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007400:	f043 0204 	orr.w	r2, r3, #4
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800740c:	2210      	movs	r2, #16
 800740e:	409a      	lsls	r2, r3
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	4013      	ands	r3, r2
 8007414:	2b00      	cmp	r3, #0
 8007416:	d043      	beq.n	80074a0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f003 0308 	and.w	r3, r3, #8
 8007422:	2b00      	cmp	r3, #0
 8007424:	d03c      	beq.n	80074a0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800742a:	2210      	movs	r2, #16
 800742c:	409a      	lsls	r2, r3
 800742e:	693b      	ldr	r3, [r7, #16]
 8007430:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800743c:	2b00      	cmp	r3, #0
 800743e:	d018      	beq.n	8007472 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800744a:	2b00      	cmp	r3, #0
 800744c:	d108      	bne.n	8007460 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007452:	2b00      	cmp	r3, #0
 8007454:	d024      	beq.n	80074a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	4798      	blx	r3
 800745e:	e01f      	b.n	80074a0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007464:	2b00      	cmp	r3, #0
 8007466:	d01b      	beq.n	80074a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800746c:	6878      	ldr	r0, [r7, #4]
 800746e:	4798      	blx	r3
 8007470:	e016      	b.n	80074a0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800747c:	2b00      	cmp	r3, #0
 800747e:	d107      	bne.n	8007490 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	681a      	ldr	r2, [r3, #0]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f022 0208 	bic.w	r2, r2, #8
 800748e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007494:	2b00      	cmp	r3, #0
 8007496:	d003      	beq.n	80074a0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800749c:	6878      	ldr	r0, [r7, #4]
 800749e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074a4:	2220      	movs	r2, #32
 80074a6:	409a      	lsls	r2, r3
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	4013      	ands	r3, r2
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	f000 808f 	beq.w	80075d0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f003 0310 	and.w	r3, r3, #16
 80074bc:	2b00      	cmp	r3, #0
 80074be:	f000 8087 	beq.w	80075d0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074c6:	2220      	movs	r2, #32
 80074c8:	409a      	lsls	r2, r3
 80074ca:	693b      	ldr	r3, [r7, #16]
 80074cc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80074d4:	b2db      	uxtb	r3, r3
 80074d6:	2b05      	cmp	r3, #5
 80074d8:	d136      	bne.n	8007548 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	681a      	ldr	r2, [r3, #0]
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f022 0216 	bic.w	r2, r2, #22
 80074e8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	695a      	ldr	r2, [r3, #20]
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80074f8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d103      	bne.n	800750a <HAL_DMA_IRQHandler+0x1da>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007506:	2b00      	cmp	r3, #0
 8007508:	d007      	beq.n	800751a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	681a      	ldr	r2, [r3, #0]
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f022 0208 	bic.w	r2, r2, #8
 8007518:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800751e:	223f      	movs	r2, #63	@ 0x3f
 8007520:	409a      	lsls	r2, r3
 8007522:	693b      	ldr	r3, [r7, #16]
 8007524:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2201      	movs	r2, #1
 800752a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2200      	movs	r2, #0
 8007532:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800753a:	2b00      	cmp	r3, #0
 800753c:	d07e      	beq.n	800763c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	4798      	blx	r3
        }
        return;
 8007546:	e079      	b.n	800763c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007552:	2b00      	cmp	r3, #0
 8007554:	d01d      	beq.n	8007592 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007560:	2b00      	cmp	r3, #0
 8007562:	d10d      	bne.n	8007580 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007568:	2b00      	cmp	r3, #0
 800756a:	d031      	beq.n	80075d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	4798      	blx	r3
 8007574:	e02c      	b.n	80075d0 <HAL_DMA_IRQHandler+0x2a0>
 8007576:	bf00      	nop
 8007578:	20000100 	.word	0x20000100
 800757c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007584:	2b00      	cmp	r3, #0
 8007586:	d023      	beq.n	80075d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	4798      	blx	r3
 8007590:	e01e      	b.n	80075d0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800759c:	2b00      	cmp	r3, #0
 800759e:	d10f      	bne.n	80075c0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	681a      	ldr	r2, [r3, #0]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f022 0210 	bic.w	r2, r2, #16
 80075ae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2201      	movs	r2, #1
 80075b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2200      	movs	r2, #0
 80075bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d003      	beq.n	80075d0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075cc:	6878      	ldr	r0, [r7, #4]
 80075ce:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d032      	beq.n	800763e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075dc:	f003 0301 	and.w	r3, r3, #1
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d022      	beq.n	800762a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2205      	movs	r2, #5
 80075e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	681a      	ldr	r2, [r3, #0]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f022 0201 	bic.w	r2, r2, #1
 80075fa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	3301      	adds	r3, #1
 8007600:	60bb      	str	r3, [r7, #8]
 8007602:	697a      	ldr	r2, [r7, #20]
 8007604:	429a      	cmp	r2, r3
 8007606:	d307      	bcc.n	8007618 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f003 0301 	and.w	r3, r3, #1
 8007612:	2b00      	cmp	r3, #0
 8007614:	d1f2      	bne.n	80075fc <HAL_DMA_IRQHandler+0x2cc>
 8007616:	e000      	b.n	800761a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8007618:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2201      	movs	r2, #1
 800761e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2200      	movs	r2, #0
 8007626:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800762e:	2b00      	cmp	r3, #0
 8007630:	d005      	beq.n	800763e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007636:	6878      	ldr	r0, [r7, #4]
 8007638:	4798      	blx	r3
 800763a:	e000      	b.n	800763e <HAL_DMA_IRQHandler+0x30e>
        return;
 800763c:	bf00      	nop
    }
  }
}
 800763e:	3718      	adds	r7, #24
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}

08007644 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8007644:	b480      	push	{r7}
 8007646:	b083      	sub	sp, #12
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007652:	b2db      	uxtb	r3, r3
}
 8007654:	4618      	mov	r0, r3
 8007656:	370c      	adds	r7, #12
 8007658:	46bd      	mov	sp, r7
 800765a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765e:	4770      	bx	lr

08007660 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8007660:	b480      	push	{r7}
 8007662:	b083      	sub	sp, #12
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800766c:	4618      	mov	r0, r3
 800766e:	370c      	adds	r7, #12
 8007670:	46bd      	mov	sp, r7
 8007672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007676:	4770      	bx	lr

08007678 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007678:	b480      	push	{r7}
 800767a:	b085      	sub	sp, #20
 800767c:	af00      	add	r7, sp, #0
 800767e:	60f8      	str	r0, [r7, #12]
 8007680:	60b9      	str	r1, [r7, #8]
 8007682:	607a      	str	r2, [r7, #4]
 8007684:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	681a      	ldr	r2, [r3, #0]
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007694:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	683a      	ldr	r2, [r7, #0]
 800769c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	2b40      	cmp	r3, #64	@ 0x40
 80076a4:	d108      	bne.n	80076b8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	687a      	ldr	r2, [r7, #4]
 80076ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	68ba      	ldr	r2, [r7, #8]
 80076b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80076b6:	e007      	b.n	80076c8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	68ba      	ldr	r2, [r7, #8]
 80076be:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	687a      	ldr	r2, [r7, #4]
 80076c6:	60da      	str	r2, [r3, #12]
}
 80076c8:	bf00      	nop
 80076ca:	3714      	adds	r7, #20
 80076cc:	46bd      	mov	sp, r7
 80076ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d2:	4770      	bx	lr

080076d4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b085      	sub	sp, #20
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	b2db      	uxtb	r3, r3
 80076e2:	3b10      	subs	r3, #16
 80076e4:	4a14      	ldr	r2, [pc, #80]	@ (8007738 <DMA_CalcBaseAndBitshift+0x64>)
 80076e6:	fba2 2303 	umull	r2, r3, r2, r3
 80076ea:	091b      	lsrs	r3, r3, #4
 80076ec:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80076ee:	4a13      	ldr	r2, [pc, #76]	@ (800773c <DMA_CalcBaseAndBitshift+0x68>)
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	4413      	add	r3, r2
 80076f4:	781b      	ldrb	r3, [r3, #0]
 80076f6:	461a      	mov	r2, r3
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	2b03      	cmp	r3, #3
 8007700:	d909      	bls.n	8007716 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800770a:	f023 0303 	bic.w	r3, r3, #3
 800770e:	1d1a      	adds	r2, r3, #4
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	659a      	str	r2, [r3, #88]	@ 0x58
 8007714:	e007      	b.n	8007726 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800771e:	f023 0303 	bic.w	r3, r3, #3
 8007722:	687a      	ldr	r2, [r7, #4]
 8007724:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800772a:	4618      	mov	r0, r3
 800772c:	3714      	adds	r7, #20
 800772e:	46bd      	mov	sp, r7
 8007730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007734:	4770      	bx	lr
 8007736:	bf00      	nop
 8007738:	aaaaaaab 	.word	0xaaaaaaab
 800773c:	0801a83c 	.word	0x0801a83c

08007740 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007740:	b480      	push	{r7}
 8007742:	b085      	sub	sp, #20
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007748:	2300      	movs	r3, #0
 800774a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007750:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	699b      	ldr	r3, [r3, #24]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d11f      	bne.n	800779a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	2b03      	cmp	r3, #3
 800775e:	d856      	bhi.n	800780e <DMA_CheckFifoParam+0xce>
 8007760:	a201      	add	r2, pc, #4	@ (adr r2, 8007768 <DMA_CheckFifoParam+0x28>)
 8007762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007766:	bf00      	nop
 8007768:	08007779 	.word	0x08007779
 800776c:	0800778b 	.word	0x0800778b
 8007770:	08007779 	.word	0x08007779
 8007774:	0800780f 	.word	0x0800780f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800777c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007780:	2b00      	cmp	r3, #0
 8007782:	d046      	beq.n	8007812 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007784:	2301      	movs	r3, #1
 8007786:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007788:	e043      	b.n	8007812 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800778e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007792:	d140      	bne.n	8007816 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007794:	2301      	movs	r3, #1
 8007796:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007798:	e03d      	b.n	8007816 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	699b      	ldr	r3, [r3, #24]
 800779e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077a2:	d121      	bne.n	80077e8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	2b03      	cmp	r3, #3
 80077a8:	d837      	bhi.n	800781a <DMA_CheckFifoParam+0xda>
 80077aa:	a201      	add	r2, pc, #4	@ (adr r2, 80077b0 <DMA_CheckFifoParam+0x70>)
 80077ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077b0:	080077c1 	.word	0x080077c1
 80077b4:	080077c7 	.word	0x080077c7
 80077b8:	080077c1 	.word	0x080077c1
 80077bc:	080077d9 	.word	0x080077d9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	73fb      	strb	r3, [r7, #15]
      break;
 80077c4:	e030      	b.n	8007828 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077ca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d025      	beq.n	800781e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80077d2:	2301      	movs	r3, #1
 80077d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80077d6:	e022      	b.n	800781e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077dc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80077e0:	d11f      	bne.n	8007822 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80077e2:	2301      	movs	r3, #1
 80077e4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80077e6:	e01c      	b.n	8007822 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80077e8:	68bb      	ldr	r3, [r7, #8]
 80077ea:	2b02      	cmp	r3, #2
 80077ec:	d903      	bls.n	80077f6 <DMA_CheckFifoParam+0xb6>
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	2b03      	cmp	r3, #3
 80077f2:	d003      	beq.n	80077fc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80077f4:	e018      	b.n	8007828 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80077f6:	2301      	movs	r3, #1
 80077f8:	73fb      	strb	r3, [r7, #15]
      break;
 80077fa:	e015      	b.n	8007828 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007800:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007804:	2b00      	cmp	r3, #0
 8007806:	d00e      	beq.n	8007826 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8007808:	2301      	movs	r3, #1
 800780a:	73fb      	strb	r3, [r7, #15]
      break;
 800780c:	e00b      	b.n	8007826 <DMA_CheckFifoParam+0xe6>
      break;
 800780e:	bf00      	nop
 8007810:	e00a      	b.n	8007828 <DMA_CheckFifoParam+0xe8>
      break;
 8007812:	bf00      	nop
 8007814:	e008      	b.n	8007828 <DMA_CheckFifoParam+0xe8>
      break;
 8007816:	bf00      	nop
 8007818:	e006      	b.n	8007828 <DMA_CheckFifoParam+0xe8>
      break;
 800781a:	bf00      	nop
 800781c:	e004      	b.n	8007828 <DMA_CheckFifoParam+0xe8>
      break;
 800781e:	bf00      	nop
 8007820:	e002      	b.n	8007828 <DMA_CheckFifoParam+0xe8>
      break;   
 8007822:	bf00      	nop
 8007824:	e000      	b.n	8007828 <DMA_CheckFifoParam+0xe8>
      break;
 8007826:	bf00      	nop
    }
  } 
  
  return status; 
 8007828:	7bfb      	ldrb	r3, [r7, #15]
}
 800782a:	4618      	mov	r0, r3
 800782c:	3714      	adds	r7, #20
 800782e:	46bd      	mov	sp, r7
 8007830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007834:	4770      	bx	lr
 8007836:	bf00      	nop

08007838 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007838:	b480      	push	{r7}
 800783a:	b089      	sub	sp, #36	@ 0x24
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
 8007840:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007842:	2300      	movs	r3, #0
 8007844:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007846:	2300      	movs	r3, #0
 8007848:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800784a:	2300      	movs	r3, #0
 800784c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800784e:	2300      	movs	r3, #0
 8007850:	61fb      	str	r3, [r7, #28]
 8007852:	e16b      	b.n	8007b2c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007854:	2201      	movs	r2, #1
 8007856:	69fb      	ldr	r3, [r7, #28]
 8007858:	fa02 f303 	lsl.w	r3, r2, r3
 800785c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	697a      	ldr	r2, [r7, #20]
 8007864:	4013      	ands	r3, r2
 8007866:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007868:	693a      	ldr	r2, [r7, #16]
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	429a      	cmp	r2, r3
 800786e:	f040 815a 	bne.w	8007b26 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	f003 0303 	and.w	r3, r3, #3
 800787a:	2b01      	cmp	r3, #1
 800787c:	d005      	beq.n	800788a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	685b      	ldr	r3, [r3, #4]
 8007882:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007886:	2b02      	cmp	r3, #2
 8007888:	d130      	bne.n	80078ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	689b      	ldr	r3, [r3, #8]
 800788e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	005b      	lsls	r3, r3, #1
 8007894:	2203      	movs	r2, #3
 8007896:	fa02 f303 	lsl.w	r3, r2, r3
 800789a:	43db      	mvns	r3, r3
 800789c:	69ba      	ldr	r2, [r7, #24]
 800789e:	4013      	ands	r3, r2
 80078a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	68da      	ldr	r2, [r3, #12]
 80078a6:	69fb      	ldr	r3, [r7, #28]
 80078a8:	005b      	lsls	r3, r3, #1
 80078aa:	fa02 f303 	lsl.w	r3, r2, r3
 80078ae:	69ba      	ldr	r2, [r7, #24]
 80078b0:	4313      	orrs	r3, r2
 80078b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	69ba      	ldr	r2, [r7, #24]
 80078b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80078c0:	2201      	movs	r2, #1
 80078c2:	69fb      	ldr	r3, [r7, #28]
 80078c4:	fa02 f303 	lsl.w	r3, r2, r3
 80078c8:	43db      	mvns	r3, r3
 80078ca:	69ba      	ldr	r2, [r7, #24]
 80078cc:	4013      	ands	r3, r2
 80078ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	685b      	ldr	r3, [r3, #4]
 80078d4:	091b      	lsrs	r3, r3, #4
 80078d6:	f003 0201 	and.w	r2, r3, #1
 80078da:	69fb      	ldr	r3, [r7, #28]
 80078dc:	fa02 f303 	lsl.w	r3, r2, r3
 80078e0:	69ba      	ldr	r2, [r7, #24]
 80078e2:	4313      	orrs	r3, r2
 80078e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	69ba      	ldr	r2, [r7, #24]
 80078ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	f003 0303 	and.w	r3, r3, #3
 80078f4:	2b03      	cmp	r3, #3
 80078f6:	d017      	beq.n	8007928 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	68db      	ldr	r3, [r3, #12]
 80078fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80078fe:	69fb      	ldr	r3, [r7, #28]
 8007900:	005b      	lsls	r3, r3, #1
 8007902:	2203      	movs	r2, #3
 8007904:	fa02 f303 	lsl.w	r3, r2, r3
 8007908:	43db      	mvns	r3, r3
 800790a:	69ba      	ldr	r2, [r7, #24]
 800790c:	4013      	ands	r3, r2
 800790e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	689a      	ldr	r2, [r3, #8]
 8007914:	69fb      	ldr	r3, [r7, #28]
 8007916:	005b      	lsls	r3, r3, #1
 8007918:	fa02 f303 	lsl.w	r3, r2, r3
 800791c:	69ba      	ldr	r2, [r7, #24]
 800791e:	4313      	orrs	r3, r2
 8007920:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	69ba      	ldr	r2, [r7, #24]
 8007926:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	f003 0303 	and.w	r3, r3, #3
 8007930:	2b02      	cmp	r3, #2
 8007932:	d123      	bne.n	800797c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007934:	69fb      	ldr	r3, [r7, #28]
 8007936:	08da      	lsrs	r2, r3, #3
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	3208      	adds	r2, #8
 800793c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007940:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007942:	69fb      	ldr	r3, [r7, #28]
 8007944:	f003 0307 	and.w	r3, r3, #7
 8007948:	009b      	lsls	r3, r3, #2
 800794a:	220f      	movs	r2, #15
 800794c:	fa02 f303 	lsl.w	r3, r2, r3
 8007950:	43db      	mvns	r3, r3
 8007952:	69ba      	ldr	r2, [r7, #24]
 8007954:	4013      	ands	r3, r2
 8007956:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	691a      	ldr	r2, [r3, #16]
 800795c:	69fb      	ldr	r3, [r7, #28]
 800795e:	f003 0307 	and.w	r3, r3, #7
 8007962:	009b      	lsls	r3, r3, #2
 8007964:	fa02 f303 	lsl.w	r3, r2, r3
 8007968:	69ba      	ldr	r2, [r7, #24]
 800796a:	4313      	orrs	r3, r2
 800796c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800796e:	69fb      	ldr	r3, [r7, #28]
 8007970:	08da      	lsrs	r2, r3, #3
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	3208      	adds	r2, #8
 8007976:	69b9      	ldr	r1, [r7, #24]
 8007978:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007982:	69fb      	ldr	r3, [r7, #28]
 8007984:	005b      	lsls	r3, r3, #1
 8007986:	2203      	movs	r2, #3
 8007988:	fa02 f303 	lsl.w	r3, r2, r3
 800798c:	43db      	mvns	r3, r3
 800798e:	69ba      	ldr	r2, [r7, #24]
 8007990:	4013      	ands	r3, r2
 8007992:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	f003 0203 	and.w	r2, r3, #3
 800799c:	69fb      	ldr	r3, [r7, #28]
 800799e:	005b      	lsls	r3, r3, #1
 80079a0:	fa02 f303 	lsl.w	r3, r2, r3
 80079a4:	69ba      	ldr	r2, [r7, #24]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	69ba      	ldr	r2, [r7, #24]
 80079ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	685b      	ldr	r3, [r3, #4]
 80079b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	f000 80b4 	beq.w	8007b26 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80079be:	2300      	movs	r3, #0
 80079c0:	60fb      	str	r3, [r7, #12]
 80079c2:	4b60      	ldr	r3, [pc, #384]	@ (8007b44 <HAL_GPIO_Init+0x30c>)
 80079c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079c6:	4a5f      	ldr	r2, [pc, #380]	@ (8007b44 <HAL_GPIO_Init+0x30c>)
 80079c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80079cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80079ce:	4b5d      	ldr	r3, [pc, #372]	@ (8007b44 <HAL_GPIO_Init+0x30c>)
 80079d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80079d6:	60fb      	str	r3, [r7, #12]
 80079d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80079da:	4a5b      	ldr	r2, [pc, #364]	@ (8007b48 <HAL_GPIO_Init+0x310>)
 80079dc:	69fb      	ldr	r3, [r7, #28]
 80079de:	089b      	lsrs	r3, r3, #2
 80079e0:	3302      	adds	r3, #2
 80079e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80079e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80079e8:	69fb      	ldr	r3, [r7, #28]
 80079ea:	f003 0303 	and.w	r3, r3, #3
 80079ee:	009b      	lsls	r3, r3, #2
 80079f0:	220f      	movs	r2, #15
 80079f2:	fa02 f303 	lsl.w	r3, r2, r3
 80079f6:	43db      	mvns	r3, r3
 80079f8:	69ba      	ldr	r2, [r7, #24]
 80079fa:	4013      	ands	r3, r2
 80079fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	4a52      	ldr	r2, [pc, #328]	@ (8007b4c <HAL_GPIO_Init+0x314>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d02b      	beq.n	8007a5e <HAL_GPIO_Init+0x226>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	4a51      	ldr	r2, [pc, #324]	@ (8007b50 <HAL_GPIO_Init+0x318>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d025      	beq.n	8007a5a <HAL_GPIO_Init+0x222>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	4a50      	ldr	r2, [pc, #320]	@ (8007b54 <HAL_GPIO_Init+0x31c>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d01f      	beq.n	8007a56 <HAL_GPIO_Init+0x21e>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	4a4f      	ldr	r2, [pc, #316]	@ (8007b58 <HAL_GPIO_Init+0x320>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d019      	beq.n	8007a52 <HAL_GPIO_Init+0x21a>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	4a4e      	ldr	r2, [pc, #312]	@ (8007b5c <HAL_GPIO_Init+0x324>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d013      	beq.n	8007a4e <HAL_GPIO_Init+0x216>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	4a4d      	ldr	r2, [pc, #308]	@ (8007b60 <HAL_GPIO_Init+0x328>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d00d      	beq.n	8007a4a <HAL_GPIO_Init+0x212>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	4a4c      	ldr	r2, [pc, #304]	@ (8007b64 <HAL_GPIO_Init+0x32c>)
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d007      	beq.n	8007a46 <HAL_GPIO_Init+0x20e>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	4a4b      	ldr	r2, [pc, #300]	@ (8007b68 <HAL_GPIO_Init+0x330>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d101      	bne.n	8007a42 <HAL_GPIO_Init+0x20a>
 8007a3e:	2307      	movs	r3, #7
 8007a40:	e00e      	b.n	8007a60 <HAL_GPIO_Init+0x228>
 8007a42:	2308      	movs	r3, #8
 8007a44:	e00c      	b.n	8007a60 <HAL_GPIO_Init+0x228>
 8007a46:	2306      	movs	r3, #6
 8007a48:	e00a      	b.n	8007a60 <HAL_GPIO_Init+0x228>
 8007a4a:	2305      	movs	r3, #5
 8007a4c:	e008      	b.n	8007a60 <HAL_GPIO_Init+0x228>
 8007a4e:	2304      	movs	r3, #4
 8007a50:	e006      	b.n	8007a60 <HAL_GPIO_Init+0x228>
 8007a52:	2303      	movs	r3, #3
 8007a54:	e004      	b.n	8007a60 <HAL_GPIO_Init+0x228>
 8007a56:	2302      	movs	r3, #2
 8007a58:	e002      	b.n	8007a60 <HAL_GPIO_Init+0x228>
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	e000      	b.n	8007a60 <HAL_GPIO_Init+0x228>
 8007a5e:	2300      	movs	r3, #0
 8007a60:	69fa      	ldr	r2, [r7, #28]
 8007a62:	f002 0203 	and.w	r2, r2, #3
 8007a66:	0092      	lsls	r2, r2, #2
 8007a68:	4093      	lsls	r3, r2
 8007a6a:	69ba      	ldr	r2, [r7, #24]
 8007a6c:	4313      	orrs	r3, r2
 8007a6e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007a70:	4935      	ldr	r1, [pc, #212]	@ (8007b48 <HAL_GPIO_Init+0x310>)
 8007a72:	69fb      	ldr	r3, [r7, #28]
 8007a74:	089b      	lsrs	r3, r3, #2
 8007a76:	3302      	adds	r3, #2
 8007a78:	69ba      	ldr	r2, [r7, #24]
 8007a7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007a7e:	4b3b      	ldr	r3, [pc, #236]	@ (8007b6c <HAL_GPIO_Init+0x334>)
 8007a80:	689b      	ldr	r3, [r3, #8]
 8007a82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007a84:	693b      	ldr	r3, [r7, #16]
 8007a86:	43db      	mvns	r3, r3
 8007a88:	69ba      	ldr	r2, [r7, #24]
 8007a8a:	4013      	ands	r3, r2
 8007a8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d003      	beq.n	8007aa2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8007a9a:	69ba      	ldr	r2, [r7, #24]
 8007a9c:	693b      	ldr	r3, [r7, #16]
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007aa2:	4a32      	ldr	r2, [pc, #200]	@ (8007b6c <HAL_GPIO_Init+0x334>)
 8007aa4:	69bb      	ldr	r3, [r7, #24]
 8007aa6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007aa8:	4b30      	ldr	r3, [pc, #192]	@ (8007b6c <HAL_GPIO_Init+0x334>)
 8007aaa:	68db      	ldr	r3, [r3, #12]
 8007aac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007aae:	693b      	ldr	r3, [r7, #16]
 8007ab0:	43db      	mvns	r3, r3
 8007ab2:	69ba      	ldr	r2, [r7, #24]
 8007ab4:	4013      	ands	r3, r2
 8007ab6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	685b      	ldr	r3, [r3, #4]
 8007abc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d003      	beq.n	8007acc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007ac4:	69ba      	ldr	r2, [r7, #24]
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	4313      	orrs	r3, r2
 8007aca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007acc:	4a27      	ldr	r2, [pc, #156]	@ (8007b6c <HAL_GPIO_Init+0x334>)
 8007ace:	69bb      	ldr	r3, [r7, #24]
 8007ad0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007ad2:	4b26      	ldr	r3, [pc, #152]	@ (8007b6c <HAL_GPIO_Init+0x334>)
 8007ad4:	685b      	ldr	r3, [r3, #4]
 8007ad6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007ad8:	693b      	ldr	r3, [r7, #16]
 8007ada:	43db      	mvns	r3, r3
 8007adc:	69ba      	ldr	r2, [r7, #24]
 8007ade:	4013      	ands	r3, r2
 8007ae0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d003      	beq.n	8007af6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007aee:	69ba      	ldr	r2, [r7, #24]
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	4313      	orrs	r3, r2
 8007af4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007af6:	4a1d      	ldr	r2, [pc, #116]	@ (8007b6c <HAL_GPIO_Init+0x334>)
 8007af8:	69bb      	ldr	r3, [r7, #24]
 8007afa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007afc:	4b1b      	ldr	r3, [pc, #108]	@ (8007b6c <HAL_GPIO_Init+0x334>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007b02:	693b      	ldr	r3, [r7, #16]
 8007b04:	43db      	mvns	r3, r3
 8007b06:	69ba      	ldr	r2, [r7, #24]
 8007b08:	4013      	ands	r3, r2
 8007b0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	685b      	ldr	r3, [r3, #4]
 8007b10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d003      	beq.n	8007b20 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007b18:	69ba      	ldr	r2, [r7, #24]
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	4313      	orrs	r3, r2
 8007b1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007b20:	4a12      	ldr	r2, [pc, #72]	@ (8007b6c <HAL_GPIO_Init+0x334>)
 8007b22:	69bb      	ldr	r3, [r7, #24]
 8007b24:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007b26:	69fb      	ldr	r3, [r7, #28]
 8007b28:	3301      	adds	r3, #1
 8007b2a:	61fb      	str	r3, [r7, #28]
 8007b2c:	69fb      	ldr	r3, [r7, #28]
 8007b2e:	2b0f      	cmp	r3, #15
 8007b30:	f67f ae90 	bls.w	8007854 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007b34:	bf00      	nop
 8007b36:	bf00      	nop
 8007b38:	3724      	adds	r7, #36	@ 0x24
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr
 8007b42:	bf00      	nop
 8007b44:	40023800 	.word	0x40023800
 8007b48:	40013800 	.word	0x40013800
 8007b4c:	40020000 	.word	0x40020000
 8007b50:	40020400 	.word	0x40020400
 8007b54:	40020800 	.word	0x40020800
 8007b58:	40020c00 	.word	0x40020c00
 8007b5c:	40021000 	.word	0x40021000
 8007b60:	40021400 	.word	0x40021400
 8007b64:	40021800 	.word	0x40021800
 8007b68:	40021c00 	.word	0x40021c00
 8007b6c:	40013c00 	.word	0x40013c00

08007b70 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007b70:	b480      	push	{r7}
 8007b72:	b087      	sub	sp, #28
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
 8007b78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8007b82:	2300      	movs	r3, #0
 8007b84:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007b86:	2300      	movs	r3, #0
 8007b88:	617b      	str	r3, [r7, #20]
 8007b8a:	e0cd      	b.n	8007d28 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007b8c:	2201      	movs	r2, #1
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	fa02 f303 	lsl.w	r3, r2, r3
 8007b94:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8007b96:	683a      	ldr	r2, [r7, #0]
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	4013      	ands	r3, r2
 8007b9c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8007b9e:	68fa      	ldr	r2, [r7, #12]
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	429a      	cmp	r2, r3
 8007ba4:	f040 80bd 	bne.w	8007d22 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8007ba8:	4a65      	ldr	r2, [pc, #404]	@ (8007d40 <HAL_GPIO_DeInit+0x1d0>)
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	089b      	lsrs	r3, r3, #2
 8007bae:	3302      	adds	r3, #2
 8007bb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007bb4:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	f003 0303 	and.w	r3, r3, #3
 8007bbc:	009b      	lsls	r3, r3, #2
 8007bbe:	220f      	movs	r2, #15
 8007bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8007bc4:	68ba      	ldr	r2, [r7, #8]
 8007bc6:	4013      	ands	r3, r2
 8007bc8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	4a5d      	ldr	r2, [pc, #372]	@ (8007d44 <HAL_GPIO_DeInit+0x1d4>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d02b      	beq.n	8007c2a <HAL_GPIO_DeInit+0xba>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	4a5c      	ldr	r2, [pc, #368]	@ (8007d48 <HAL_GPIO_DeInit+0x1d8>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d025      	beq.n	8007c26 <HAL_GPIO_DeInit+0xb6>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	4a5b      	ldr	r2, [pc, #364]	@ (8007d4c <HAL_GPIO_DeInit+0x1dc>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d01f      	beq.n	8007c22 <HAL_GPIO_DeInit+0xb2>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	4a5a      	ldr	r2, [pc, #360]	@ (8007d50 <HAL_GPIO_DeInit+0x1e0>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d019      	beq.n	8007c1e <HAL_GPIO_DeInit+0xae>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	4a59      	ldr	r2, [pc, #356]	@ (8007d54 <HAL_GPIO_DeInit+0x1e4>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d013      	beq.n	8007c1a <HAL_GPIO_DeInit+0xaa>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	4a58      	ldr	r2, [pc, #352]	@ (8007d58 <HAL_GPIO_DeInit+0x1e8>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d00d      	beq.n	8007c16 <HAL_GPIO_DeInit+0xa6>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	4a57      	ldr	r2, [pc, #348]	@ (8007d5c <HAL_GPIO_DeInit+0x1ec>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d007      	beq.n	8007c12 <HAL_GPIO_DeInit+0xa2>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	4a56      	ldr	r2, [pc, #344]	@ (8007d60 <HAL_GPIO_DeInit+0x1f0>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d101      	bne.n	8007c0e <HAL_GPIO_DeInit+0x9e>
 8007c0a:	2307      	movs	r3, #7
 8007c0c:	e00e      	b.n	8007c2c <HAL_GPIO_DeInit+0xbc>
 8007c0e:	2308      	movs	r3, #8
 8007c10:	e00c      	b.n	8007c2c <HAL_GPIO_DeInit+0xbc>
 8007c12:	2306      	movs	r3, #6
 8007c14:	e00a      	b.n	8007c2c <HAL_GPIO_DeInit+0xbc>
 8007c16:	2305      	movs	r3, #5
 8007c18:	e008      	b.n	8007c2c <HAL_GPIO_DeInit+0xbc>
 8007c1a:	2304      	movs	r3, #4
 8007c1c:	e006      	b.n	8007c2c <HAL_GPIO_DeInit+0xbc>
 8007c1e:	2303      	movs	r3, #3
 8007c20:	e004      	b.n	8007c2c <HAL_GPIO_DeInit+0xbc>
 8007c22:	2302      	movs	r3, #2
 8007c24:	e002      	b.n	8007c2c <HAL_GPIO_DeInit+0xbc>
 8007c26:	2301      	movs	r3, #1
 8007c28:	e000      	b.n	8007c2c <HAL_GPIO_DeInit+0xbc>
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	697a      	ldr	r2, [r7, #20]
 8007c2e:	f002 0203 	and.w	r2, r2, #3
 8007c32:	0092      	lsls	r2, r2, #2
 8007c34:	4093      	lsls	r3, r2
 8007c36:	68ba      	ldr	r2, [r7, #8]
 8007c38:	429a      	cmp	r2, r3
 8007c3a:	d132      	bne.n	8007ca2 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007c3c:	4b49      	ldr	r3, [pc, #292]	@ (8007d64 <HAL_GPIO_DeInit+0x1f4>)
 8007c3e:	681a      	ldr	r2, [r3, #0]
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	43db      	mvns	r3, r3
 8007c44:	4947      	ldr	r1, [pc, #284]	@ (8007d64 <HAL_GPIO_DeInit+0x1f4>)
 8007c46:	4013      	ands	r3, r2
 8007c48:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8007c4a:	4b46      	ldr	r3, [pc, #280]	@ (8007d64 <HAL_GPIO_DeInit+0x1f4>)
 8007c4c:	685a      	ldr	r2, [r3, #4]
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	43db      	mvns	r3, r3
 8007c52:	4944      	ldr	r1, [pc, #272]	@ (8007d64 <HAL_GPIO_DeInit+0x1f4>)
 8007c54:	4013      	ands	r3, r2
 8007c56:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007c58:	4b42      	ldr	r3, [pc, #264]	@ (8007d64 <HAL_GPIO_DeInit+0x1f4>)
 8007c5a:	68da      	ldr	r2, [r3, #12]
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	43db      	mvns	r3, r3
 8007c60:	4940      	ldr	r1, [pc, #256]	@ (8007d64 <HAL_GPIO_DeInit+0x1f4>)
 8007c62:	4013      	ands	r3, r2
 8007c64:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8007c66:	4b3f      	ldr	r3, [pc, #252]	@ (8007d64 <HAL_GPIO_DeInit+0x1f4>)
 8007c68:	689a      	ldr	r2, [r3, #8]
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	43db      	mvns	r3, r3
 8007c6e:	493d      	ldr	r1, [pc, #244]	@ (8007d64 <HAL_GPIO_DeInit+0x1f4>)
 8007c70:	4013      	ands	r3, r2
 8007c72:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8007c74:	697b      	ldr	r3, [r7, #20]
 8007c76:	f003 0303 	and.w	r3, r3, #3
 8007c7a:	009b      	lsls	r3, r3, #2
 8007c7c:	220f      	movs	r2, #15
 8007c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8007c82:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8007c84:	4a2e      	ldr	r2, [pc, #184]	@ (8007d40 <HAL_GPIO_DeInit+0x1d0>)
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	089b      	lsrs	r3, r3, #2
 8007c8a:	3302      	adds	r3, #2
 8007c8c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	43da      	mvns	r2, r3
 8007c94:	482a      	ldr	r0, [pc, #168]	@ (8007d40 <HAL_GPIO_DeInit+0x1d0>)
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	089b      	lsrs	r3, r3, #2
 8007c9a:	400a      	ands	r2, r1
 8007c9c:	3302      	adds	r3, #2
 8007c9e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681a      	ldr	r2, [r3, #0]
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	005b      	lsls	r3, r3, #1
 8007caa:	2103      	movs	r1, #3
 8007cac:	fa01 f303 	lsl.w	r3, r1, r3
 8007cb0:	43db      	mvns	r3, r3
 8007cb2:	401a      	ands	r2, r3
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007cb8:	697b      	ldr	r3, [r7, #20]
 8007cba:	08da      	lsrs	r2, r3, #3
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	3208      	adds	r2, #8
 8007cc0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007cc4:	697b      	ldr	r3, [r7, #20]
 8007cc6:	f003 0307 	and.w	r3, r3, #7
 8007cca:	009b      	lsls	r3, r3, #2
 8007ccc:	220f      	movs	r2, #15
 8007cce:	fa02 f303 	lsl.w	r3, r2, r3
 8007cd2:	43db      	mvns	r3, r3
 8007cd4:	697a      	ldr	r2, [r7, #20]
 8007cd6:	08d2      	lsrs	r2, r2, #3
 8007cd8:	4019      	ands	r1, r3
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	3208      	adds	r2, #8
 8007cde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	68da      	ldr	r2, [r3, #12]
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	005b      	lsls	r3, r3, #1
 8007cea:	2103      	movs	r1, #3
 8007cec:	fa01 f303 	lsl.w	r3, r1, r3
 8007cf0:	43db      	mvns	r3, r3
 8007cf2:	401a      	ands	r2, r3
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	685a      	ldr	r2, [r3, #4]
 8007cfc:	2101      	movs	r1, #1
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	fa01 f303 	lsl.w	r3, r1, r3
 8007d04:	43db      	mvns	r3, r3
 8007d06:	401a      	ands	r2, r3
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	689a      	ldr	r2, [r3, #8]
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	005b      	lsls	r3, r3, #1
 8007d14:	2103      	movs	r1, #3
 8007d16:	fa01 f303 	lsl.w	r3, r1, r3
 8007d1a:	43db      	mvns	r3, r3
 8007d1c:	401a      	ands	r2, r3
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	3301      	adds	r3, #1
 8007d26:	617b      	str	r3, [r7, #20]
 8007d28:	697b      	ldr	r3, [r7, #20]
 8007d2a:	2b0f      	cmp	r3, #15
 8007d2c:	f67f af2e 	bls.w	8007b8c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007d30:	bf00      	nop
 8007d32:	bf00      	nop
 8007d34:	371c      	adds	r7, #28
 8007d36:	46bd      	mov	sp, r7
 8007d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3c:	4770      	bx	lr
 8007d3e:	bf00      	nop
 8007d40:	40013800 	.word	0x40013800
 8007d44:	40020000 	.word	0x40020000
 8007d48:	40020400 	.word	0x40020400
 8007d4c:	40020800 	.word	0x40020800
 8007d50:	40020c00 	.word	0x40020c00
 8007d54:	40021000 	.word	0x40021000
 8007d58:	40021400 	.word	0x40021400
 8007d5c:	40021800 	.word	0x40021800
 8007d60:	40021c00 	.word	0x40021c00
 8007d64:	40013c00 	.word	0x40013c00

08007d68 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b085      	sub	sp, #20
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
 8007d70:	460b      	mov	r3, r1
 8007d72:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	691a      	ldr	r2, [r3, #16]
 8007d78:	887b      	ldrh	r3, [r7, #2]
 8007d7a:	4013      	ands	r3, r2
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d002      	beq.n	8007d86 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007d80:	2301      	movs	r3, #1
 8007d82:	73fb      	strb	r3, [r7, #15]
 8007d84:	e001      	b.n	8007d8a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007d86:	2300      	movs	r3, #0
 8007d88:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007d8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3714      	adds	r7, #20
 8007d90:	46bd      	mov	sp, r7
 8007d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d96:	4770      	bx	lr

08007d98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b083      	sub	sp, #12
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
 8007da0:	460b      	mov	r3, r1
 8007da2:	807b      	strh	r3, [r7, #2]
 8007da4:	4613      	mov	r3, r2
 8007da6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007da8:	787b      	ldrb	r3, [r7, #1]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d003      	beq.n	8007db6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007dae:	887a      	ldrh	r2, [r7, #2]
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007db4:	e003      	b.n	8007dbe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007db6:	887b      	ldrh	r3, [r7, #2]
 8007db8:	041a      	lsls	r2, r3, #16
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	619a      	str	r2, [r3, #24]
}
 8007dbe:	bf00      	nop
 8007dc0:	370c      	adds	r7, #12
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc8:	4770      	bx	lr

08007dca <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007dca:	b480      	push	{r7}
 8007dcc:	b085      	sub	sp, #20
 8007dce:	af00      	add	r7, sp, #0
 8007dd0:	6078      	str	r0, [r7, #4]
 8007dd2:	460b      	mov	r3, r1
 8007dd4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	695b      	ldr	r3, [r3, #20]
 8007dda:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007ddc:	887a      	ldrh	r2, [r7, #2]
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	4013      	ands	r3, r2
 8007de2:	041a      	lsls	r2, r3, #16
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	43d9      	mvns	r1, r3
 8007de8:	887b      	ldrh	r3, [r7, #2]
 8007dea:	400b      	ands	r3, r1
 8007dec:	431a      	orrs	r2, r3
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	619a      	str	r2, [r3, #24]
}
 8007df2:	bf00      	nop
 8007df4:	3714      	adds	r7, #20
 8007df6:	46bd      	mov	sp, r7
 8007df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfc:	4770      	bx	lr
	...

08007e00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b084      	sub	sp, #16
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d101      	bne.n	8007e12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007e0e:	2301      	movs	r3, #1
 8007e10:	e12b      	b.n	800806a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e18:	b2db      	uxtb	r3, r3
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d106      	bne.n	8007e2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2200      	movs	r2, #0
 8007e22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007e26:	6878      	ldr	r0, [r7, #4]
 8007e28:	f7fd f9e6 	bl	80051f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2224      	movs	r2, #36	@ 0x24
 8007e30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	681a      	ldr	r2, [r3, #0]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f022 0201 	bic.w	r2, r2, #1
 8007e42:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	681a      	ldr	r2, [r3, #0]
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007e52:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	681a      	ldr	r2, [r3, #0]
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007e62:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007e64:	f003 fdb8 	bl	800b9d8 <HAL_RCC_GetPCLK1Freq>
 8007e68:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	685b      	ldr	r3, [r3, #4]
 8007e6e:	4a81      	ldr	r2, [pc, #516]	@ (8008074 <HAL_I2C_Init+0x274>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d807      	bhi.n	8007e84 <HAL_I2C_Init+0x84>
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	4a80      	ldr	r2, [pc, #512]	@ (8008078 <HAL_I2C_Init+0x278>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	bf94      	ite	ls
 8007e7c:	2301      	movls	r3, #1
 8007e7e:	2300      	movhi	r3, #0
 8007e80:	b2db      	uxtb	r3, r3
 8007e82:	e006      	b.n	8007e92 <HAL_I2C_Init+0x92>
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	4a7d      	ldr	r2, [pc, #500]	@ (800807c <HAL_I2C_Init+0x27c>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	bf94      	ite	ls
 8007e8c:	2301      	movls	r3, #1
 8007e8e:	2300      	movhi	r3, #0
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d001      	beq.n	8007e9a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007e96:	2301      	movs	r3, #1
 8007e98:	e0e7      	b.n	800806a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	4a78      	ldr	r2, [pc, #480]	@ (8008080 <HAL_I2C_Init+0x280>)
 8007e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8007ea2:	0c9b      	lsrs	r3, r3, #18
 8007ea4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	685b      	ldr	r3, [r3, #4]
 8007eac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	68ba      	ldr	r2, [r7, #8]
 8007eb6:	430a      	orrs	r2, r1
 8007eb8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	6a1b      	ldr	r3, [r3, #32]
 8007ec0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	4a6a      	ldr	r2, [pc, #424]	@ (8008074 <HAL_I2C_Init+0x274>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d802      	bhi.n	8007ed4 <HAL_I2C_Init+0xd4>
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	3301      	adds	r3, #1
 8007ed2:	e009      	b.n	8007ee8 <HAL_I2C_Init+0xe8>
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8007eda:	fb02 f303 	mul.w	r3, r2, r3
 8007ede:	4a69      	ldr	r2, [pc, #420]	@ (8008084 <HAL_I2C_Init+0x284>)
 8007ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8007ee4:	099b      	lsrs	r3, r3, #6
 8007ee6:	3301      	adds	r3, #1
 8007ee8:	687a      	ldr	r2, [r7, #4]
 8007eea:	6812      	ldr	r2, [r2, #0]
 8007eec:	430b      	orrs	r3, r1
 8007eee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	69db      	ldr	r3, [r3, #28]
 8007ef6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8007efa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	685b      	ldr	r3, [r3, #4]
 8007f02:	495c      	ldr	r1, [pc, #368]	@ (8008074 <HAL_I2C_Init+0x274>)
 8007f04:	428b      	cmp	r3, r1
 8007f06:	d819      	bhi.n	8007f3c <HAL_I2C_Init+0x13c>
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	1e59      	subs	r1, r3, #1
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	685b      	ldr	r3, [r3, #4]
 8007f10:	005b      	lsls	r3, r3, #1
 8007f12:	fbb1 f3f3 	udiv	r3, r1, r3
 8007f16:	1c59      	adds	r1, r3, #1
 8007f18:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007f1c:	400b      	ands	r3, r1
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d00a      	beq.n	8007f38 <HAL_I2C_Init+0x138>
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	1e59      	subs	r1, r3, #1
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	685b      	ldr	r3, [r3, #4]
 8007f2a:	005b      	lsls	r3, r3, #1
 8007f2c:	fbb1 f3f3 	udiv	r3, r1, r3
 8007f30:	3301      	adds	r3, #1
 8007f32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007f36:	e051      	b.n	8007fdc <HAL_I2C_Init+0x1dc>
 8007f38:	2304      	movs	r3, #4
 8007f3a:	e04f      	b.n	8007fdc <HAL_I2C_Init+0x1dc>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	689b      	ldr	r3, [r3, #8]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d111      	bne.n	8007f68 <HAL_I2C_Init+0x168>
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	1e58      	subs	r0, r3, #1
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6859      	ldr	r1, [r3, #4]
 8007f4c:	460b      	mov	r3, r1
 8007f4e:	005b      	lsls	r3, r3, #1
 8007f50:	440b      	add	r3, r1
 8007f52:	fbb0 f3f3 	udiv	r3, r0, r3
 8007f56:	3301      	adds	r3, #1
 8007f58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	bf0c      	ite	eq
 8007f60:	2301      	moveq	r3, #1
 8007f62:	2300      	movne	r3, #0
 8007f64:	b2db      	uxtb	r3, r3
 8007f66:	e012      	b.n	8007f8e <HAL_I2C_Init+0x18e>
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	1e58      	subs	r0, r3, #1
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	6859      	ldr	r1, [r3, #4]
 8007f70:	460b      	mov	r3, r1
 8007f72:	009b      	lsls	r3, r3, #2
 8007f74:	440b      	add	r3, r1
 8007f76:	0099      	lsls	r1, r3, #2
 8007f78:	440b      	add	r3, r1
 8007f7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8007f7e:	3301      	adds	r3, #1
 8007f80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	bf0c      	ite	eq
 8007f88:	2301      	moveq	r3, #1
 8007f8a:	2300      	movne	r3, #0
 8007f8c:	b2db      	uxtb	r3, r3
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d001      	beq.n	8007f96 <HAL_I2C_Init+0x196>
 8007f92:	2301      	movs	r3, #1
 8007f94:	e022      	b.n	8007fdc <HAL_I2C_Init+0x1dc>
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	689b      	ldr	r3, [r3, #8]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d10e      	bne.n	8007fbc <HAL_I2C_Init+0x1bc>
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	1e58      	subs	r0, r3, #1
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6859      	ldr	r1, [r3, #4]
 8007fa6:	460b      	mov	r3, r1
 8007fa8:	005b      	lsls	r3, r3, #1
 8007faa:	440b      	add	r3, r1
 8007fac:	fbb0 f3f3 	udiv	r3, r0, r3
 8007fb0:	3301      	adds	r3, #1
 8007fb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007fb6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007fba:	e00f      	b.n	8007fdc <HAL_I2C_Init+0x1dc>
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	1e58      	subs	r0, r3, #1
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6859      	ldr	r1, [r3, #4]
 8007fc4:	460b      	mov	r3, r1
 8007fc6:	009b      	lsls	r3, r3, #2
 8007fc8:	440b      	add	r3, r1
 8007fca:	0099      	lsls	r1, r3, #2
 8007fcc:	440b      	add	r3, r1
 8007fce:	fbb0 f3f3 	udiv	r3, r0, r3
 8007fd2:	3301      	adds	r3, #1
 8007fd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007fd8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007fdc:	6879      	ldr	r1, [r7, #4]
 8007fde:	6809      	ldr	r1, [r1, #0]
 8007fe0:	4313      	orrs	r3, r2
 8007fe2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	69da      	ldr	r2, [r3, #28]
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6a1b      	ldr	r3, [r3, #32]
 8007ff6:	431a      	orrs	r2, r3
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	430a      	orrs	r2, r1
 8007ffe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	689b      	ldr	r3, [r3, #8]
 8008006:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800800a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800800e:	687a      	ldr	r2, [r7, #4]
 8008010:	6911      	ldr	r1, [r2, #16]
 8008012:	687a      	ldr	r2, [r7, #4]
 8008014:	68d2      	ldr	r2, [r2, #12]
 8008016:	4311      	orrs	r1, r2
 8008018:	687a      	ldr	r2, [r7, #4]
 800801a:	6812      	ldr	r2, [r2, #0]
 800801c:	430b      	orrs	r3, r1
 800801e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	68db      	ldr	r3, [r3, #12]
 8008026:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	695a      	ldr	r2, [r3, #20]
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	699b      	ldr	r3, [r3, #24]
 8008032:	431a      	orrs	r2, r3
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	430a      	orrs	r2, r1
 800803a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	681a      	ldr	r2, [r3, #0]
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f042 0201 	orr.w	r2, r2, #1
 800804a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2200      	movs	r2, #0
 8008050:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2220      	movs	r2, #32
 8008056:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2200      	movs	r2, #0
 800805e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2200      	movs	r2, #0
 8008064:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8008068:	2300      	movs	r3, #0
}
 800806a:	4618      	mov	r0, r3
 800806c:	3710      	adds	r7, #16
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}
 8008072:	bf00      	nop
 8008074:	000186a0 	.word	0x000186a0
 8008078:	001e847f 	.word	0x001e847f
 800807c:	003d08ff 	.word	0x003d08ff
 8008080:	431bde83 	.word	0x431bde83
 8008084:	10624dd3 	.word	0x10624dd3

08008088 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b082      	sub	sp, #8
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d101      	bne.n	800809a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8008096:	2301      	movs	r3, #1
 8008098:	e021      	b.n	80080de <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2224      	movs	r2, #36	@ 0x24
 800809e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	681a      	ldr	r2, [r3, #0]
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	f022 0201 	bic.w	r2, r2, #1
 80080b0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f7fd f936 	bl	8005324 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2200      	movs	r2, #0
 80080bc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2200      	movs	r2, #0
 80080c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2200      	movs	r2, #0
 80080ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2200      	movs	r2, #0
 80080d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2200      	movs	r2, #0
 80080d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80080dc:	2300      	movs	r3, #0
}
 80080de:	4618      	mov	r0, r3
 80080e0:	3708      	adds	r7, #8
 80080e2:	46bd      	mov	sp, r7
 80080e4:	bd80      	pop	{r7, pc}

080080e6 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80080e6:	b480      	push	{r7}
 80080e8:	b083      	sub	sp, #12
 80080ea:	af00      	add	r7, sp, #0
 80080ec:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	695b      	ldr	r3, [r3, #20]
 80080f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080f8:	2b80      	cmp	r3, #128	@ 0x80
 80080fa:	d103      	bne.n	8008104 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	2200      	movs	r2, #0
 8008102:	611a      	str	r2, [r3, #16]
  }
}
 8008104:	bf00      	nop
 8008106:	370c      	adds	r7, #12
 8008108:	46bd      	mov	sp, r7
 800810a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810e:	4770      	bx	lr

08008110 <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8008110:	b480      	push	{r7}
 8008112:	b087      	sub	sp, #28
 8008114:	af00      	add	r7, sp, #0
 8008116:	60f8      	str	r0, [r7, #12]
 8008118:	60b9      	str	r1, [r7, #8]
 800811a:	603b      	str	r3, [r7, #0]
 800811c:	4613      	mov	r3, r2
 800811e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008126:	b2db      	uxtb	r3, r3
 8008128:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800812c:	2b28      	cmp	r3, #40	@ 0x28
 800812e:	d15b      	bne.n	80081e8 <HAL_I2C_Slave_Seq_Transmit_IT+0xd8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d002      	beq.n	800813c <HAL_I2C_Slave_Seq_Transmit_IT+0x2c>
 8008136:	88fb      	ldrh	r3, [r7, #6]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d101      	bne.n	8008140 <HAL_I2C_Slave_Seq_Transmit_IT+0x30>
    {
      return  HAL_ERROR;
 800813c:	2301      	movs	r3, #1
 800813e:	e054      	b.n	80081ea <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008146:	2b01      	cmp	r3, #1
 8008148:	d101      	bne.n	800814e <HAL_I2C_Slave_Seq_Transmit_IT+0x3e>
 800814a:	2302      	movs	r3, #2
 800814c:	e04d      	b.n	80081ea <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	2201      	movs	r2, #1
 8008152:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f003 0301 	and.w	r3, r3, #1
 8008160:	2b01      	cmp	r3, #1
 8008162:	d007      	beq.n	8008174 <HAL_I2C_Slave_Seq_Transmit_IT+0x64>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	681a      	ldr	r2, [r3, #0]
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f042 0201 	orr.w	r2, r2, #1
 8008172:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	681a      	ldr	r2, [r3, #0]
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008182:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	2229      	movs	r2, #41	@ 0x29
 8008188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	2220      	movs	r2, #32
 8008190:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2200      	movs	r2, #0
 8008198:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	68ba      	ldr	r2, [r7, #8]
 800819e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	88fa      	ldrh	r2, [r7, #6]
 80081a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081aa:	b29a      	uxth	r2, r3
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	683a      	ldr	r2, [r7, #0]
 80081b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80081b6:	2300      	movs	r3, #0
 80081b8:	617b      	str	r3, [r7, #20]
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	695b      	ldr	r3, [r3, #20]
 80081c0:	617b      	str	r3, [r7, #20]
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	699b      	ldr	r3, [r3, #24]
 80081c8:	617b      	str	r3, [r7, #20]
 80081ca:	697b      	ldr	r3, [r7, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	2200      	movs	r2, #0
 80081d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	685a      	ldr	r2, [r3, #4]
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 80081e2:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80081e4:	2300      	movs	r3, #0
 80081e6:	e000      	b.n	80081ea <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
  }
  else
  {
    return HAL_BUSY;
 80081e8:	2302      	movs	r3, #2
  }
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	371c      	adds	r7, #28
 80081ee:	46bd      	mov	sp, r7
 80081f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f4:	4770      	bx	lr

080081f6 <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 80081f6:	b480      	push	{r7}
 80081f8:	b087      	sub	sp, #28
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	60f8      	str	r0, [r7, #12]
 80081fe:	60b9      	str	r1, [r7, #8]
 8008200:	603b      	str	r3, [r7, #0]
 8008202:	4613      	mov	r3, r2
 8008204:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800820c:	b2db      	uxtb	r3, r3
 800820e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008212:	2b28      	cmp	r3, #40	@ 0x28
 8008214:	d15b      	bne.n	80082ce <HAL_I2C_Slave_Seq_Receive_IT+0xd8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d002      	beq.n	8008222 <HAL_I2C_Slave_Seq_Receive_IT+0x2c>
 800821c:	88fb      	ldrh	r3, [r7, #6]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d101      	bne.n	8008226 <HAL_I2C_Slave_Seq_Receive_IT+0x30>
    {
      return  HAL_ERROR;
 8008222:	2301      	movs	r3, #1
 8008224:	e054      	b.n	80082d0 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800822c:	2b01      	cmp	r3, #1
 800822e:	d101      	bne.n	8008234 <HAL_I2C_Slave_Seq_Receive_IT+0x3e>
 8008230:	2302      	movs	r3, #2
 8008232:	e04d      	b.n	80082d0 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	2201      	movs	r2, #1
 8008238:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f003 0301 	and.w	r3, r3, #1
 8008246:	2b01      	cmp	r3, #1
 8008248:	d007      	beq.n	800825a <HAL_I2C_Slave_Seq_Receive_IT+0x64>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	681a      	ldr	r2, [r3, #0]
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f042 0201 	orr.w	r2, r2, #1
 8008258:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	681a      	ldr	r2, [r3, #0]
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008268:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	222a      	movs	r2, #42	@ 0x2a
 800826e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	2220      	movs	r2, #32
 8008276:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	2200      	movs	r2, #0
 800827e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	68ba      	ldr	r2, [r7, #8]
 8008284:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	88fa      	ldrh	r2, [r7, #6]
 800828a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008290:	b29a      	uxth	r2, r3
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	683a      	ldr	r2, [r7, #0]
 800829a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800829c:	2300      	movs	r3, #0
 800829e:	617b      	str	r3, [r7, #20]
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	695b      	ldr	r3, [r3, #20]
 80082a6:	617b      	str	r3, [r7, #20]
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	699b      	ldr	r3, [r3, #24]
 80082ae:	617b      	str	r3, [r7, #20]
 80082b0:	697b      	ldr	r3, [r7, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	2200      	movs	r2, #0
 80082b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	685a      	ldr	r2, [r3, #4]
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 80082c8:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80082ca:	2300      	movs	r3, #0
 80082cc:	e000      	b.n	80082d0 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
  }
  else
  {
    return HAL_BUSY;
 80082ce:	2302      	movs	r3, #2
  }
}
 80082d0:	4618      	mov	r0, r3
 80082d2:	371c      	adds	r7, #28
 80082d4:	46bd      	mov	sp, r7
 80082d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082da:	4770      	bx	lr

080082dc <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 80082dc:	b480      	push	{r7}
 80082de:	b083      	sub	sp, #12
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80082ea:	b2db      	uxtb	r3, r3
 80082ec:	2b20      	cmp	r3, #32
 80082ee:	d124      	bne.n	800833a <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2228      	movs	r2, #40	@ 0x28
 80082f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f003 0301 	and.w	r3, r3, #1
 8008302:	2b01      	cmp	r3, #1
 8008304:	d007      	beq.n	8008316 <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	681a      	ldr	r2, [r3, #0]
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f042 0201 	orr.w	r2, r2, #1
 8008314:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	681a      	ldr	r2, [r3, #0]
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008324:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	685a      	ldr	r2, [r3, #4]
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8008334:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8008336:	2300      	movs	r3, #0
 8008338:	e000      	b.n	800833c <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800833a:	2302      	movs	r3, #2
  }
}
 800833c:	4618      	mov	r0, r3
 800833e:	370c      	adds	r7, #12
 8008340:	46bd      	mov	sp, r7
 8008342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008346:	4770      	bx	lr

08008348 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b088      	sub	sp, #32
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8008350:	2300      	movs	r3, #0
 8008352:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	685b      	ldr	r3, [r3, #4]
 800835a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008360:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008368:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008370:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8008372:	7bfb      	ldrb	r3, [r7, #15]
 8008374:	2b10      	cmp	r3, #16
 8008376:	d003      	beq.n	8008380 <HAL_I2C_EV_IRQHandler+0x38>
 8008378:	7bfb      	ldrb	r3, [r7, #15]
 800837a:	2b40      	cmp	r3, #64	@ 0x40
 800837c:	f040 80c1 	bne.w	8008502 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	699b      	ldr	r3, [r3, #24]
 8008386:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	695b      	ldr	r3, [r3, #20]
 800838e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8008390:	69fb      	ldr	r3, [r7, #28]
 8008392:	f003 0301 	and.w	r3, r3, #1
 8008396:	2b00      	cmp	r3, #0
 8008398:	d10d      	bne.n	80083b6 <HAL_I2C_EV_IRQHandler+0x6e>
 800839a:	693b      	ldr	r3, [r7, #16]
 800839c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80083a0:	d003      	beq.n	80083aa <HAL_I2C_EV_IRQHandler+0x62>
 80083a2:	693b      	ldr	r3, [r7, #16]
 80083a4:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80083a8:	d101      	bne.n	80083ae <HAL_I2C_EV_IRQHandler+0x66>
 80083aa:	2301      	movs	r3, #1
 80083ac:	e000      	b.n	80083b0 <HAL_I2C_EV_IRQHandler+0x68>
 80083ae:	2300      	movs	r3, #0
 80083b0:	2b01      	cmp	r3, #1
 80083b2:	f000 8132 	beq.w	800861a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80083b6:	69fb      	ldr	r3, [r7, #28]
 80083b8:	f003 0301 	and.w	r3, r3, #1
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d00c      	beq.n	80083da <HAL_I2C_EV_IRQHandler+0x92>
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	0a5b      	lsrs	r3, r3, #9
 80083c4:	f003 0301 	and.w	r3, r3, #1
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d006      	beq.n	80083da <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f001 fc65 	bl	8009c9c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 fd69 	bl	8008eaa <I2C_Master_SB>
 80083d8:	e092      	b.n	8008500 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80083da:	69fb      	ldr	r3, [r7, #28]
 80083dc:	08db      	lsrs	r3, r3, #3
 80083de:	f003 0301 	and.w	r3, r3, #1
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d009      	beq.n	80083fa <HAL_I2C_EV_IRQHandler+0xb2>
 80083e6:	697b      	ldr	r3, [r7, #20]
 80083e8:	0a5b      	lsrs	r3, r3, #9
 80083ea:	f003 0301 	and.w	r3, r3, #1
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d003      	beq.n	80083fa <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f000 fddf 	bl	8008fb6 <I2C_Master_ADD10>
 80083f8:	e082      	b.n	8008500 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80083fa:	69fb      	ldr	r3, [r7, #28]
 80083fc:	085b      	lsrs	r3, r3, #1
 80083fe:	f003 0301 	and.w	r3, r3, #1
 8008402:	2b00      	cmp	r3, #0
 8008404:	d009      	beq.n	800841a <HAL_I2C_EV_IRQHandler+0xd2>
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	0a5b      	lsrs	r3, r3, #9
 800840a:	f003 0301 	and.w	r3, r3, #1
 800840e:	2b00      	cmp	r3, #0
 8008410:	d003      	beq.n	800841a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8008412:	6878      	ldr	r0, [r7, #4]
 8008414:	f000 fdf9 	bl	800900a <I2C_Master_ADDR>
 8008418:	e072      	b.n	8008500 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800841a:	69bb      	ldr	r3, [r7, #24]
 800841c:	089b      	lsrs	r3, r3, #2
 800841e:	f003 0301 	and.w	r3, r3, #1
 8008422:	2b00      	cmp	r3, #0
 8008424:	d03b      	beq.n	800849e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008430:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008434:	f000 80f3 	beq.w	800861e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008438:	69fb      	ldr	r3, [r7, #28]
 800843a:	09db      	lsrs	r3, r3, #7
 800843c:	f003 0301 	and.w	r3, r3, #1
 8008440:	2b00      	cmp	r3, #0
 8008442:	d00f      	beq.n	8008464 <HAL_I2C_EV_IRQHandler+0x11c>
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	0a9b      	lsrs	r3, r3, #10
 8008448:	f003 0301 	and.w	r3, r3, #1
 800844c:	2b00      	cmp	r3, #0
 800844e:	d009      	beq.n	8008464 <HAL_I2C_EV_IRQHandler+0x11c>
 8008450:	69fb      	ldr	r3, [r7, #28]
 8008452:	089b      	lsrs	r3, r3, #2
 8008454:	f003 0301 	and.w	r3, r3, #1
 8008458:	2b00      	cmp	r3, #0
 800845a:	d103      	bne.n	8008464 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	f000 f9bd 	bl	80087dc <I2C_MasterTransmit_TXE>
 8008462:	e04d      	b.n	8008500 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008464:	69fb      	ldr	r3, [r7, #28]
 8008466:	089b      	lsrs	r3, r3, #2
 8008468:	f003 0301 	and.w	r3, r3, #1
 800846c:	2b00      	cmp	r3, #0
 800846e:	f000 80d6 	beq.w	800861e <HAL_I2C_EV_IRQHandler+0x2d6>
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	0a5b      	lsrs	r3, r3, #9
 8008476:	f003 0301 	and.w	r3, r3, #1
 800847a:	2b00      	cmp	r3, #0
 800847c:	f000 80cf 	beq.w	800861e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8008480:	7bbb      	ldrb	r3, [r7, #14]
 8008482:	2b21      	cmp	r3, #33	@ 0x21
 8008484:	d103      	bne.n	800848e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f000 fa44 	bl	8008914 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800848c:	e0c7      	b.n	800861e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800848e:	7bfb      	ldrb	r3, [r7, #15]
 8008490:	2b40      	cmp	r3, #64	@ 0x40
 8008492:	f040 80c4 	bne.w	800861e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f000 fab2 	bl	8008a00 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800849c:	e0bf      	b.n	800861e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	685b      	ldr	r3, [r3, #4]
 80084a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80084a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80084ac:	f000 80b7 	beq.w	800861e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80084b0:	69fb      	ldr	r3, [r7, #28]
 80084b2:	099b      	lsrs	r3, r3, #6
 80084b4:	f003 0301 	and.w	r3, r3, #1
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d00f      	beq.n	80084dc <HAL_I2C_EV_IRQHandler+0x194>
 80084bc:	697b      	ldr	r3, [r7, #20]
 80084be:	0a9b      	lsrs	r3, r3, #10
 80084c0:	f003 0301 	and.w	r3, r3, #1
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d009      	beq.n	80084dc <HAL_I2C_EV_IRQHandler+0x194>
 80084c8:	69fb      	ldr	r3, [r7, #28]
 80084ca:	089b      	lsrs	r3, r3, #2
 80084cc:	f003 0301 	and.w	r3, r3, #1
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d103      	bne.n	80084dc <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80084d4:	6878      	ldr	r0, [r7, #4]
 80084d6:	f000 fb2b 	bl	8008b30 <I2C_MasterReceive_RXNE>
 80084da:	e011      	b.n	8008500 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80084dc:	69fb      	ldr	r3, [r7, #28]
 80084de:	089b      	lsrs	r3, r3, #2
 80084e0:	f003 0301 	and.w	r3, r3, #1
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	f000 809a 	beq.w	800861e <HAL_I2C_EV_IRQHandler+0x2d6>
 80084ea:	697b      	ldr	r3, [r7, #20]
 80084ec:	0a5b      	lsrs	r3, r3, #9
 80084ee:	f003 0301 	and.w	r3, r3, #1
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	f000 8093 	beq.w	800861e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80084f8:	6878      	ldr	r0, [r7, #4]
 80084fa:	f000 fbe1 	bl	8008cc0 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80084fe:	e08e      	b.n	800861e <HAL_I2C_EV_IRQHandler+0x2d6>
 8008500:	e08d      	b.n	800861e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008506:	2b00      	cmp	r3, #0
 8008508:	d004      	beq.n	8008514 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	695b      	ldr	r3, [r3, #20]
 8008510:	61fb      	str	r3, [r7, #28]
 8008512:	e007      	b.n	8008524 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	699b      	ldr	r3, [r3, #24]
 800851a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	695b      	ldr	r3, [r3, #20]
 8008522:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008524:	69fb      	ldr	r3, [r7, #28]
 8008526:	085b      	lsrs	r3, r3, #1
 8008528:	f003 0301 	and.w	r3, r3, #1
 800852c:	2b00      	cmp	r3, #0
 800852e:	d012      	beq.n	8008556 <HAL_I2C_EV_IRQHandler+0x20e>
 8008530:	697b      	ldr	r3, [r7, #20]
 8008532:	0a5b      	lsrs	r3, r3, #9
 8008534:	f003 0301 	and.w	r3, r3, #1
 8008538:	2b00      	cmp	r3, #0
 800853a:	d00c      	beq.n	8008556 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008540:	2b00      	cmp	r3, #0
 8008542:	d003      	beq.n	800854c <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	699b      	ldr	r3, [r3, #24]
 800854a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800854c:	69b9      	ldr	r1, [r7, #24]
 800854e:	6878      	ldr	r0, [r7, #4]
 8008550:	f000 ffaa 	bl	80094a8 <I2C_Slave_ADDR>
 8008554:	e066      	b.n	8008624 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008556:	69fb      	ldr	r3, [r7, #28]
 8008558:	091b      	lsrs	r3, r3, #4
 800855a:	f003 0301 	and.w	r3, r3, #1
 800855e:	2b00      	cmp	r3, #0
 8008560:	d009      	beq.n	8008576 <HAL_I2C_EV_IRQHandler+0x22e>
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	0a5b      	lsrs	r3, r3, #9
 8008566:	f003 0301 	and.w	r3, r3, #1
 800856a:	2b00      	cmp	r3, #0
 800856c:	d003      	beq.n	8008576 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800856e:	6878      	ldr	r0, [r7, #4]
 8008570:	f000 ffe4 	bl	800953c <I2C_Slave_STOPF>
 8008574:	e056      	b.n	8008624 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008576:	7bbb      	ldrb	r3, [r7, #14]
 8008578:	2b21      	cmp	r3, #33	@ 0x21
 800857a:	d002      	beq.n	8008582 <HAL_I2C_EV_IRQHandler+0x23a>
 800857c:	7bbb      	ldrb	r3, [r7, #14]
 800857e:	2b29      	cmp	r3, #41	@ 0x29
 8008580:	d125      	bne.n	80085ce <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008582:	69fb      	ldr	r3, [r7, #28]
 8008584:	09db      	lsrs	r3, r3, #7
 8008586:	f003 0301 	and.w	r3, r3, #1
 800858a:	2b00      	cmp	r3, #0
 800858c:	d00f      	beq.n	80085ae <HAL_I2C_EV_IRQHandler+0x266>
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	0a9b      	lsrs	r3, r3, #10
 8008592:	f003 0301 	and.w	r3, r3, #1
 8008596:	2b00      	cmp	r3, #0
 8008598:	d009      	beq.n	80085ae <HAL_I2C_EV_IRQHandler+0x266>
 800859a:	69fb      	ldr	r3, [r7, #28]
 800859c:	089b      	lsrs	r3, r3, #2
 800859e:	f003 0301 	and.w	r3, r3, #1
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d103      	bne.n	80085ae <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f000 fec0 	bl	800932c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80085ac:	e039      	b.n	8008622 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80085ae:	69fb      	ldr	r3, [r7, #28]
 80085b0:	089b      	lsrs	r3, r3, #2
 80085b2:	f003 0301 	and.w	r3, r3, #1
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d033      	beq.n	8008622 <HAL_I2C_EV_IRQHandler+0x2da>
 80085ba:	697b      	ldr	r3, [r7, #20]
 80085bc:	0a5b      	lsrs	r3, r3, #9
 80085be:	f003 0301 	and.w	r3, r3, #1
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d02d      	beq.n	8008622 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	f000 feed 	bl	80093a6 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80085cc:	e029      	b.n	8008622 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80085ce:	69fb      	ldr	r3, [r7, #28]
 80085d0:	099b      	lsrs	r3, r3, #6
 80085d2:	f003 0301 	and.w	r3, r3, #1
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d00f      	beq.n	80085fa <HAL_I2C_EV_IRQHandler+0x2b2>
 80085da:	697b      	ldr	r3, [r7, #20]
 80085dc:	0a9b      	lsrs	r3, r3, #10
 80085de:	f003 0301 	and.w	r3, r3, #1
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d009      	beq.n	80085fa <HAL_I2C_EV_IRQHandler+0x2b2>
 80085e6:	69fb      	ldr	r3, [r7, #28]
 80085e8:	089b      	lsrs	r3, r3, #2
 80085ea:	f003 0301 	and.w	r3, r3, #1
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d103      	bne.n	80085fa <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f000 fef8 	bl	80093e8 <I2C_SlaveReceive_RXNE>
 80085f8:	e014      	b.n	8008624 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80085fa:	69fb      	ldr	r3, [r7, #28]
 80085fc:	089b      	lsrs	r3, r3, #2
 80085fe:	f003 0301 	and.w	r3, r3, #1
 8008602:	2b00      	cmp	r3, #0
 8008604:	d00e      	beq.n	8008624 <HAL_I2C_EV_IRQHandler+0x2dc>
 8008606:	697b      	ldr	r3, [r7, #20]
 8008608:	0a5b      	lsrs	r3, r3, #9
 800860a:	f003 0301 	and.w	r3, r3, #1
 800860e:	2b00      	cmp	r3, #0
 8008610:	d008      	beq.n	8008624 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f000 ff26 	bl	8009464 <I2C_SlaveReceive_BTF>
 8008618:	e004      	b.n	8008624 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800861a:	bf00      	nop
 800861c:	e002      	b.n	8008624 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800861e:	bf00      	nop
 8008620:	e000      	b.n	8008624 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008622:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8008624:	3720      	adds	r7, #32
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}

0800862a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800862a:	b580      	push	{r7, lr}
 800862c:	b08a      	sub	sp, #40	@ 0x28
 800862e:	af00      	add	r7, sp, #0
 8008630:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	695b      	ldr	r3, [r3, #20]
 8008638:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	685b      	ldr	r3, [r3, #4]
 8008640:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8008642:	2300      	movs	r3, #0
 8008644:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800864c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800864e:	6a3b      	ldr	r3, [r7, #32]
 8008650:	0a1b      	lsrs	r3, r3, #8
 8008652:	f003 0301 	and.w	r3, r3, #1
 8008656:	2b00      	cmp	r3, #0
 8008658:	d00e      	beq.n	8008678 <HAL_I2C_ER_IRQHandler+0x4e>
 800865a:	69fb      	ldr	r3, [r7, #28]
 800865c:	0a1b      	lsrs	r3, r3, #8
 800865e:	f003 0301 	and.w	r3, r3, #1
 8008662:	2b00      	cmp	r3, #0
 8008664:	d008      	beq.n	8008678 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8008666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008668:	f043 0301 	orr.w	r3, r3, #1
 800866c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008676:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008678:	6a3b      	ldr	r3, [r7, #32]
 800867a:	0a5b      	lsrs	r3, r3, #9
 800867c:	f003 0301 	and.w	r3, r3, #1
 8008680:	2b00      	cmp	r3, #0
 8008682:	d00e      	beq.n	80086a2 <HAL_I2C_ER_IRQHandler+0x78>
 8008684:	69fb      	ldr	r3, [r7, #28]
 8008686:	0a1b      	lsrs	r3, r3, #8
 8008688:	f003 0301 	and.w	r3, r3, #1
 800868c:	2b00      	cmp	r3, #0
 800868e:	d008      	beq.n	80086a2 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8008690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008692:	f043 0302 	orr.w	r3, r3, #2
 8008696:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80086a0:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80086a2:	6a3b      	ldr	r3, [r7, #32]
 80086a4:	0a9b      	lsrs	r3, r3, #10
 80086a6:	f003 0301 	and.w	r3, r3, #1
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d03f      	beq.n	800872e <HAL_I2C_ER_IRQHandler+0x104>
 80086ae:	69fb      	ldr	r3, [r7, #28]
 80086b0:	0a1b      	lsrs	r3, r3, #8
 80086b2:	f003 0301 	and.w	r3, r3, #1
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d039      	beq.n	800872e <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80086ba:	7efb      	ldrb	r3, [r7, #27]
 80086bc:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80086c2:	b29b      	uxth	r3, r3
 80086c4:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80086cc:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086d2:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80086d4:	7ebb      	ldrb	r3, [r7, #26]
 80086d6:	2b20      	cmp	r3, #32
 80086d8:	d112      	bne.n	8008700 <HAL_I2C_ER_IRQHandler+0xd6>
 80086da:	697b      	ldr	r3, [r7, #20]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d10f      	bne.n	8008700 <HAL_I2C_ER_IRQHandler+0xd6>
 80086e0:	7cfb      	ldrb	r3, [r7, #19]
 80086e2:	2b21      	cmp	r3, #33	@ 0x21
 80086e4:	d008      	beq.n	80086f8 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80086e6:	7cfb      	ldrb	r3, [r7, #19]
 80086e8:	2b29      	cmp	r3, #41	@ 0x29
 80086ea:	d005      	beq.n	80086f8 <HAL_I2C_ER_IRQHandler+0xce>
 80086ec:	7cfb      	ldrb	r3, [r7, #19]
 80086ee:	2b28      	cmp	r3, #40	@ 0x28
 80086f0:	d106      	bne.n	8008700 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	2b21      	cmp	r3, #33	@ 0x21
 80086f6:	d103      	bne.n	8008700 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f001 f84f 	bl	800979c <I2C_Slave_AF>
 80086fe:	e016      	b.n	800872e <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008708:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800870a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800870c:	f043 0304 	orr.w	r3, r3, #4
 8008710:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8008712:	7efb      	ldrb	r3, [r7, #27]
 8008714:	2b10      	cmp	r3, #16
 8008716:	d002      	beq.n	800871e <HAL_I2C_ER_IRQHandler+0xf4>
 8008718:	7efb      	ldrb	r3, [r7, #27]
 800871a:	2b40      	cmp	r3, #64	@ 0x40
 800871c:	d107      	bne.n	800872e <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	681a      	ldr	r2, [r3, #0]
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800872c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800872e:	6a3b      	ldr	r3, [r7, #32]
 8008730:	0adb      	lsrs	r3, r3, #11
 8008732:	f003 0301 	and.w	r3, r3, #1
 8008736:	2b00      	cmp	r3, #0
 8008738:	d00e      	beq.n	8008758 <HAL_I2C_ER_IRQHandler+0x12e>
 800873a:	69fb      	ldr	r3, [r7, #28]
 800873c:	0a1b      	lsrs	r3, r3, #8
 800873e:	f003 0301 	and.w	r3, r3, #1
 8008742:	2b00      	cmp	r3, #0
 8008744:	d008      	beq.n	8008758 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8008746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008748:	f043 0308 	orr.w	r3, r3, #8
 800874c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8008756:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8008758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800875a:	2b00      	cmp	r3, #0
 800875c:	d008      	beq.n	8008770 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008764:	431a      	orrs	r2, r3
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f001 f88a 	bl	8009884 <I2C_ITError>
  }
}
 8008770:	bf00      	nop
 8008772:	3728      	adds	r7, #40	@ 0x28
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}

08008778 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008778:	b480      	push	{r7}
 800877a:	b083      	sub	sp, #12
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8008780:	bf00      	nop
 8008782:	370c      	adds	r7, #12
 8008784:	46bd      	mov	sp, r7
 8008786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878a:	4770      	bx	lr

0800878c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800878c:	b480      	push	{r7}
 800878e:	b083      	sub	sp, #12
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8008794:	bf00      	nop
 8008796:	370c      	adds	r7, #12
 8008798:	46bd      	mov	sp, r7
 800879a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879e:	4770      	bx	lr

080087a0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80087a0:	b480      	push	{r7}
 80087a2:	b083      	sub	sp, #12
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80087a8:	bf00      	nop
 80087aa:	370c      	adds	r7, #12
 80087ac:	46bd      	mov	sp, r7
 80087ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b2:	4770      	bx	lr

080087b4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80087b4:	b480      	push	{r7}
 80087b6:	b083      	sub	sp, #12
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80087bc:	bf00      	nop
 80087be:	370c      	adds	r7, #12
 80087c0:	46bd      	mov	sp, r7
 80087c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c6:	4770      	bx	lr

080087c8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80087c8:	b480      	push	{r7}
 80087ca:	b083      	sub	sp, #12
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80087d0:	bf00      	nop
 80087d2:	370c      	adds	r7, #12
 80087d4:	46bd      	mov	sp, r7
 80087d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087da:	4770      	bx	lr

080087dc <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b084      	sub	sp, #16
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80087ea:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80087f2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087f8:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d150      	bne.n	80088a4 <I2C_MasterTransmit_TXE+0xc8>
 8008802:	7bfb      	ldrb	r3, [r7, #15]
 8008804:	2b21      	cmp	r3, #33	@ 0x21
 8008806:	d14d      	bne.n	80088a4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	2b08      	cmp	r3, #8
 800880c:	d01d      	beq.n	800884a <I2C_MasterTransmit_TXE+0x6e>
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	2b20      	cmp	r3, #32
 8008812:	d01a      	beq.n	800884a <I2C_MasterTransmit_TXE+0x6e>
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800881a:	d016      	beq.n	800884a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	685a      	ldr	r2, [r3, #4]
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800882a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2211      	movs	r2, #17
 8008830:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2200      	movs	r2, #0
 8008836:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	2220      	movs	r2, #32
 800883e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8008842:	6878      	ldr	r0, [r7, #4]
 8008844:	f7ff ff98 	bl	8008778 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008848:	e060      	b.n	800890c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	685a      	ldr	r2, [r3, #4]
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008858:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	681a      	ldr	r2, [r3, #0]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008868:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	2200      	movs	r2, #0
 800886e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2220      	movs	r2, #32
 8008874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800887e:	b2db      	uxtb	r3, r3
 8008880:	2b40      	cmp	r3, #64	@ 0x40
 8008882:	d107      	bne.n	8008894 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2200      	movs	r2, #0
 8008888:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800888c:	6878      	ldr	r0, [r7, #4]
 800888e:	f7ff ff87 	bl	80087a0 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008892:	e03b      	b.n	800890c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2200      	movs	r2, #0
 8008898:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f7ff ff6b 	bl	8008778 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80088a2:	e033      	b.n	800890c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80088a4:	7bfb      	ldrb	r3, [r7, #15]
 80088a6:	2b21      	cmp	r3, #33	@ 0x21
 80088a8:	d005      	beq.n	80088b6 <I2C_MasterTransmit_TXE+0xda>
 80088aa:	7bbb      	ldrb	r3, [r7, #14]
 80088ac:	2b40      	cmp	r3, #64	@ 0x40
 80088ae:	d12d      	bne.n	800890c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80088b0:	7bfb      	ldrb	r3, [r7, #15]
 80088b2:	2b22      	cmp	r3, #34	@ 0x22
 80088b4:	d12a      	bne.n	800890c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088ba:	b29b      	uxth	r3, r3
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d108      	bne.n	80088d2 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	685a      	ldr	r2, [r3, #4]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80088ce:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80088d0:	e01c      	b.n	800890c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80088d8:	b2db      	uxtb	r3, r3
 80088da:	2b40      	cmp	r3, #64	@ 0x40
 80088dc:	d103      	bne.n	80088e6 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f000 f88e 	bl	8008a00 <I2C_MemoryTransmit_TXE_BTF>
}
 80088e4:	e012      	b.n	800890c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088ea:	781a      	ldrb	r2, [r3, #0]
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088f6:	1c5a      	adds	r2, r3, #1
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008900:	b29b      	uxth	r3, r3
 8008902:	3b01      	subs	r3, #1
 8008904:	b29a      	uxth	r2, r3
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800890a:	e7ff      	b.n	800890c <I2C_MasterTransmit_TXE+0x130>
 800890c:	bf00      	nop
 800890e:	3710      	adds	r7, #16
 8008910:	46bd      	mov	sp, r7
 8008912:	bd80      	pop	{r7, pc}

08008914 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b084      	sub	sp, #16
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008920:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008928:	b2db      	uxtb	r3, r3
 800892a:	2b21      	cmp	r3, #33	@ 0x21
 800892c:	d164      	bne.n	80089f8 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008932:	b29b      	uxth	r3, r3
 8008934:	2b00      	cmp	r3, #0
 8008936:	d012      	beq.n	800895e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800893c:	781a      	ldrb	r2, [r3, #0]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008948:	1c5a      	adds	r2, r3, #1
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008952:	b29b      	uxth	r3, r3
 8008954:	3b01      	subs	r3, #1
 8008956:	b29a      	uxth	r2, r3
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800895c:	e04c      	b.n	80089f8 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	2b08      	cmp	r3, #8
 8008962:	d01d      	beq.n	80089a0 <I2C_MasterTransmit_BTF+0x8c>
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	2b20      	cmp	r3, #32
 8008968:	d01a      	beq.n	80089a0 <I2C_MasterTransmit_BTF+0x8c>
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008970:	d016      	beq.n	80089a0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	685a      	ldr	r2, [r3, #4]
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008980:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2211      	movs	r2, #17
 8008986:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2200      	movs	r2, #0
 800898c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2220      	movs	r2, #32
 8008994:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8008998:	6878      	ldr	r0, [r7, #4]
 800899a:	f7ff feed 	bl	8008778 <HAL_I2C_MasterTxCpltCallback>
}
 800899e:	e02b      	b.n	80089f8 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	685a      	ldr	r2, [r3, #4]
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80089ae:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	681a      	ldr	r2, [r3, #0]
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80089be:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2200      	movs	r2, #0
 80089c4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2220      	movs	r2, #32
 80089ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80089d4:	b2db      	uxtb	r3, r3
 80089d6:	2b40      	cmp	r3, #64	@ 0x40
 80089d8:	d107      	bne.n	80089ea <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2200      	movs	r2, #0
 80089de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80089e2:	6878      	ldr	r0, [r7, #4]
 80089e4:	f7ff fedc 	bl	80087a0 <HAL_I2C_MemTxCpltCallback>
}
 80089e8:	e006      	b.n	80089f8 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	2200      	movs	r2, #0
 80089ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f7ff fec0 	bl	8008778 <HAL_I2C_MasterTxCpltCallback>
}
 80089f8:	bf00      	nop
 80089fa:	3710      	adds	r7, #16
 80089fc:	46bd      	mov	sp, r7
 80089fe:	bd80      	pop	{r7, pc}

08008a00 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b084      	sub	sp, #16
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a0e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d11d      	bne.n	8008a54 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a1c:	2b01      	cmp	r3, #1
 8008a1e:	d10b      	bne.n	8008a38 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a24:	b2da      	uxtb	r2, r3
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a30:	1c9a      	adds	r2, r3, #2
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8008a36:	e077      	b.n	8008b28 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a3c:	b29b      	uxth	r3, r3
 8008a3e:	121b      	asrs	r3, r3, #8
 8008a40:	b2da      	uxtb	r2, r3
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a4c:	1c5a      	adds	r2, r3, #1
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008a52:	e069      	b.n	8008b28 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a58:	2b01      	cmp	r3, #1
 8008a5a:	d10b      	bne.n	8008a74 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a60:	b2da      	uxtb	r2, r3
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a6c:	1c5a      	adds	r2, r3, #1
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008a72:	e059      	b.n	8008b28 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a78:	2b02      	cmp	r3, #2
 8008a7a:	d152      	bne.n	8008b22 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8008a7c:	7bfb      	ldrb	r3, [r7, #15]
 8008a7e:	2b22      	cmp	r3, #34	@ 0x22
 8008a80:	d10d      	bne.n	8008a9e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	681a      	ldr	r2, [r3, #0]
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008a90:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a96:	1c5a      	adds	r2, r3, #1
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008a9c:	e044      	b.n	8008b28 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008aa2:	b29b      	uxth	r3, r3
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d015      	beq.n	8008ad4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8008aa8:	7bfb      	ldrb	r3, [r7, #15]
 8008aaa:	2b21      	cmp	r3, #33	@ 0x21
 8008aac:	d112      	bne.n	8008ad4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ab2:	781a      	ldrb	r2, [r3, #0]
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008abe:	1c5a      	adds	r2, r3, #1
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ac8:	b29b      	uxth	r3, r3
 8008aca:	3b01      	subs	r3, #1
 8008acc:	b29a      	uxth	r2, r3
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008ad2:	e029      	b.n	8008b28 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ad8:	b29b      	uxth	r3, r3
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d124      	bne.n	8008b28 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8008ade:	7bfb      	ldrb	r3, [r7, #15]
 8008ae0:	2b21      	cmp	r3, #33	@ 0x21
 8008ae2:	d121      	bne.n	8008b28 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	685a      	ldr	r2, [r3, #4]
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008af2:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	681a      	ldr	r2, [r3, #0]
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b02:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2200      	movs	r2, #0
 8008b08:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2220      	movs	r2, #32
 8008b0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2200      	movs	r2, #0
 8008b16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	f7ff fe40 	bl	80087a0 <HAL_I2C_MemTxCpltCallback>
}
 8008b20:	e002      	b.n	8008b28 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8008b22:	6878      	ldr	r0, [r7, #4]
 8008b24:	f7ff fadf 	bl	80080e6 <I2C_Flush_DR>
}
 8008b28:	bf00      	nop
 8008b2a:	3710      	adds	r7, #16
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bd80      	pop	{r7, pc}

08008b30 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b084      	sub	sp, #16
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008b3e:	b2db      	uxtb	r3, r3
 8008b40:	2b22      	cmp	r3, #34	@ 0x22
 8008b42:	f040 80b9 	bne.w	8008cb8 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b4a:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b50:	b29b      	uxth	r3, r3
 8008b52:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	2b03      	cmp	r3, #3
 8008b58:	d921      	bls.n	8008b9e <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	691a      	ldr	r2, [r3, #16]
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b64:	b2d2      	uxtb	r2, r2
 8008b66:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b6c:	1c5a      	adds	r2, r3, #1
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b76:	b29b      	uxth	r3, r3
 8008b78:	3b01      	subs	r3, #1
 8008b7a:	b29a      	uxth	r2, r3
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b84:	b29b      	uxth	r3, r3
 8008b86:	2b03      	cmp	r3, #3
 8008b88:	f040 8096 	bne.w	8008cb8 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	685a      	ldr	r2, [r3, #4]
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b9a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8008b9c:	e08c      	b.n	8008cb8 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ba2:	2b02      	cmp	r3, #2
 8008ba4:	d07f      	beq.n	8008ca6 <I2C_MasterReceive_RXNE+0x176>
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	2b01      	cmp	r3, #1
 8008baa:	d002      	beq.n	8008bb2 <I2C_MasterReceive_RXNE+0x82>
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d179      	bne.n	8008ca6 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008bb2:	6878      	ldr	r0, [r7, #4]
 8008bb4:	f001 f840 	bl	8009c38 <I2C_WaitOnSTOPRequestThroughIT>
 8008bb8:	4603      	mov	r3, r0
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d14c      	bne.n	8008c58 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	681a      	ldr	r2, [r3, #0]
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008bcc:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	685a      	ldr	r2, [r3, #4]
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008bdc:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	691a      	ldr	r2, [r3, #16]
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008be8:	b2d2      	uxtb	r2, r2
 8008bea:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bf0:	1c5a      	adds	r2, r3, #1
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008bfa:	b29b      	uxth	r3, r3
 8008bfc:	3b01      	subs	r3, #1
 8008bfe:	b29a      	uxth	r2, r3
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2220      	movs	r2, #32
 8008c08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008c12:	b2db      	uxtb	r3, r3
 8008c14:	2b40      	cmp	r3, #64	@ 0x40
 8008c16:	d10a      	bne.n	8008c2e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2200      	movs	r2, #0
 8008c24:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f7ff fdc4 	bl	80087b4 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008c2c:	e044      	b.n	8008cb8 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2200      	movs	r2, #0
 8008c32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	2b08      	cmp	r3, #8
 8008c3a:	d002      	beq.n	8008c42 <I2C_MasterReceive_RXNE+0x112>
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	2b20      	cmp	r3, #32
 8008c40:	d103      	bne.n	8008c4a <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2200      	movs	r2, #0
 8008c46:	631a      	str	r2, [r3, #48]	@ 0x30
 8008c48:	e002      	b.n	8008c50 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2212      	movs	r2, #18
 8008c4e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f7ff fd9b 	bl	800878c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008c56:	e02f      	b.n	8008cb8 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	685a      	ldr	r2, [r3, #4]
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008c66:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	691a      	ldr	r2, [r3, #16]
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c72:	b2d2      	uxtb	r2, r2
 8008c74:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c7a:	1c5a      	adds	r2, r3, #1
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c84:	b29b      	uxth	r3, r3
 8008c86:	3b01      	subs	r3, #1
 8008c88:	b29a      	uxth	r2, r3
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	2220      	movs	r2, #32
 8008c92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2200      	movs	r2, #0
 8008c9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f7fb f99e 	bl	8003fe0 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008ca4:	e008      	b.n	8008cb8 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	685a      	ldr	r2, [r3, #4]
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008cb4:	605a      	str	r2, [r3, #4]
}
 8008cb6:	e7ff      	b.n	8008cb8 <I2C_MasterReceive_RXNE+0x188>
 8008cb8:	bf00      	nop
 8008cba:	3710      	adds	r7, #16
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	bd80      	pop	{r7, pc}

08008cc0 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b084      	sub	sp, #16
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ccc:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cd2:	b29b      	uxth	r3, r3
 8008cd4:	2b04      	cmp	r3, #4
 8008cd6:	d11b      	bne.n	8008d10 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	685a      	ldr	r2, [r3, #4]
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008ce6:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	691a      	ldr	r2, [r3, #16]
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cf2:	b2d2      	uxtb	r2, r2
 8008cf4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cfa:	1c5a      	adds	r2, r3, #1
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d04:	b29b      	uxth	r3, r3
 8008d06:	3b01      	subs	r3, #1
 8008d08:	b29a      	uxth	r2, r3
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8008d0e:	e0c8      	b.n	8008ea2 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d14:	b29b      	uxth	r3, r3
 8008d16:	2b03      	cmp	r3, #3
 8008d18:	d129      	bne.n	8008d6e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	685a      	ldr	r2, [r3, #4]
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008d28:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	2b04      	cmp	r3, #4
 8008d2e:	d00a      	beq.n	8008d46 <I2C_MasterReceive_BTF+0x86>
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2b02      	cmp	r3, #2
 8008d34:	d007      	beq.n	8008d46 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	681a      	ldr	r2, [r3, #0]
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008d44:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	691a      	ldr	r2, [r3, #16]
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d50:	b2d2      	uxtb	r2, r2
 8008d52:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d58:	1c5a      	adds	r2, r3, #1
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d62:	b29b      	uxth	r3, r3
 8008d64:	3b01      	subs	r3, #1
 8008d66:	b29a      	uxth	r2, r3
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008d6c:	e099      	b.n	8008ea2 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d72:	b29b      	uxth	r3, r3
 8008d74:	2b02      	cmp	r3, #2
 8008d76:	f040 8081 	bne.w	8008e7c <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	2b01      	cmp	r3, #1
 8008d7e:	d002      	beq.n	8008d86 <I2C_MasterReceive_BTF+0xc6>
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	2b10      	cmp	r3, #16
 8008d84:	d108      	bne.n	8008d98 <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	681a      	ldr	r2, [r3, #0]
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008d94:	601a      	str	r2, [r3, #0]
 8008d96:	e019      	b.n	8008dcc <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	2b04      	cmp	r3, #4
 8008d9c:	d002      	beq.n	8008da4 <I2C_MasterReceive_BTF+0xe4>
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	2b02      	cmp	r3, #2
 8008da2:	d108      	bne.n	8008db6 <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	681a      	ldr	r2, [r3, #0]
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008db2:	601a      	str	r2, [r3, #0]
 8008db4:	e00a      	b.n	8008dcc <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	2b10      	cmp	r3, #16
 8008dba:	d007      	beq.n	8008dcc <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	681a      	ldr	r2, [r3, #0]
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008dca:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	691a      	ldr	r2, [r3, #16]
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dd6:	b2d2      	uxtb	r2, r2
 8008dd8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dde:	1c5a      	adds	r2, r3, #1
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008de8:	b29b      	uxth	r3, r3
 8008dea:	3b01      	subs	r3, #1
 8008dec:	b29a      	uxth	r2, r3
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	691a      	ldr	r2, [r3, #16]
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dfc:	b2d2      	uxtb	r2, r2
 8008dfe:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e04:	1c5a      	adds	r2, r3, #1
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e0e:	b29b      	uxth	r3, r3
 8008e10:	3b01      	subs	r3, #1
 8008e12:	b29a      	uxth	r2, r3
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	685a      	ldr	r2, [r3, #4]
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8008e26:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2220      	movs	r2, #32
 8008e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008e36:	b2db      	uxtb	r3, r3
 8008e38:	2b40      	cmp	r3, #64	@ 0x40
 8008e3a:	d10a      	bne.n	8008e52 <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2200      	movs	r2, #0
 8008e48:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8008e4a:	6878      	ldr	r0, [r7, #4]
 8008e4c:	f7ff fcb2 	bl	80087b4 <HAL_I2C_MemRxCpltCallback>
}
 8008e50:	e027      	b.n	8008ea2 <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	2200      	movs	r2, #0
 8008e56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	2b08      	cmp	r3, #8
 8008e5e:	d002      	beq.n	8008e66 <I2C_MasterReceive_BTF+0x1a6>
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	2b20      	cmp	r3, #32
 8008e64:	d103      	bne.n	8008e6e <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	631a      	str	r2, [r3, #48]	@ 0x30
 8008e6c:	e002      	b.n	8008e74 <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2212      	movs	r2, #18
 8008e72:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f7ff fc89 	bl	800878c <HAL_I2C_MasterRxCpltCallback>
}
 8008e7a:	e012      	b.n	8008ea2 <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	691a      	ldr	r2, [r3, #16]
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e86:	b2d2      	uxtb	r2, r2
 8008e88:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e8e:	1c5a      	adds	r2, r3, #1
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e98:	b29b      	uxth	r3, r3
 8008e9a:	3b01      	subs	r3, #1
 8008e9c:	b29a      	uxth	r2, r3
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008ea2:	bf00      	nop
 8008ea4:	3710      	adds	r7, #16
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bd80      	pop	{r7, pc}

08008eaa <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8008eaa:	b480      	push	{r7}
 8008eac:	b083      	sub	sp, #12
 8008eae:	af00      	add	r7, sp, #0
 8008eb0:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008eb8:	b2db      	uxtb	r3, r3
 8008eba:	2b40      	cmp	r3, #64	@ 0x40
 8008ebc:	d117      	bne.n	8008eee <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d109      	bne.n	8008eda <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008eca:	b2db      	uxtb	r3, r3
 8008ecc:	461a      	mov	r2, r3
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008ed6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8008ed8:	e067      	b.n	8008faa <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ede:	b2db      	uxtb	r3, r3
 8008ee0:	f043 0301 	orr.w	r3, r3, #1
 8008ee4:	b2da      	uxtb	r2, r3
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	611a      	str	r2, [r3, #16]
}
 8008eec:	e05d      	b.n	8008faa <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	691b      	ldr	r3, [r3, #16]
 8008ef2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008ef6:	d133      	bne.n	8008f60 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008efe:	b2db      	uxtb	r3, r3
 8008f00:	2b21      	cmp	r3, #33	@ 0x21
 8008f02:	d109      	bne.n	8008f18 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f08:	b2db      	uxtb	r3, r3
 8008f0a:	461a      	mov	r2, r3
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008f14:	611a      	str	r2, [r3, #16]
 8008f16:	e008      	b.n	8008f2a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f1c:	b2db      	uxtb	r3, r3
 8008f1e:	f043 0301 	orr.w	r3, r3, #1
 8008f22:	b2da      	uxtb	r2, r3
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d004      	beq.n	8008f3c <I2C_Master_SB+0x92>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d108      	bne.n	8008f4e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d032      	beq.n	8008faa <I2C_Master_SB+0x100>
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d02d      	beq.n	8008faa <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	685a      	ldr	r2, [r3, #4]
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008f5c:	605a      	str	r2, [r3, #4]
}
 8008f5e:	e024      	b.n	8008faa <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d10e      	bne.n	8008f86 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f6c:	b29b      	uxth	r3, r3
 8008f6e:	11db      	asrs	r3, r3, #7
 8008f70:	b2db      	uxtb	r3, r3
 8008f72:	f003 0306 	and.w	r3, r3, #6
 8008f76:	b2db      	uxtb	r3, r3
 8008f78:	f063 030f 	orn	r3, r3, #15
 8008f7c:	b2da      	uxtb	r2, r3
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	611a      	str	r2, [r3, #16]
}
 8008f84:	e011      	b.n	8008faa <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f8a:	2b01      	cmp	r3, #1
 8008f8c:	d10d      	bne.n	8008faa <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f92:	b29b      	uxth	r3, r3
 8008f94:	11db      	asrs	r3, r3, #7
 8008f96:	b2db      	uxtb	r3, r3
 8008f98:	f003 0306 	and.w	r3, r3, #6
 8008f9c:	b2db      	uxtb	r3, r3
 8008f9e:	f063 030e 	orn	r3, r3, #14
 8008fa2:	b2da      	uxtb	r2, r3
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	611a      	str	r2, [r3, #16]
}
 8008faa:	bf00      	nop
 8008fac:	370c      	adds	r7, #12
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb4:	4770      	bx	lr

08008fb6 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8008fb6:	b480      	push	{r7}
 8008fb8:	b083      	sub	sp, #12
 8008fba:	af00      	add	r7, sp, #0
 8008fbc:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008fc2:	b2da      	uxtb	r2, r3
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d004      	beq.n	8008fdc <I2C_Master_ADD10+0x26>
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d108      	bne.n	8008fee <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d00c      	beq.n	8008ffe <I2C_Master_ADD10+0x48>
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fe8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d007      	beq.n	8008ffe <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	685a      	ldr	r2, [r3, #4]
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008ffc:	605a      	str	r2, [r3, #4]
  }
}
 8008ffe:	bf00      	nop
 8009000:	370c      	adds	r7, #12
 8009002:	46bd      	mov	sp, r7
 8009004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009008:	4770      	bx	lr

0800900a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800900a:	b480      	push	{r7}
 800900c:	b091      	sub	sp, #68	@ 0x44
 800900e:	af00      	add	r7, sp, #0
 8009010:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009018:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009020:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009026:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800902e:	b2db      	uxtb	r3, r3
 8009030:	2b22      	cmp	r3, #34	@ 0x22
 8009032:	f040 8169 	bne.w	8009308 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800903a:	2b00      	cmp	r3, #0
 800903c:	d10f      	bne.n	800905e <I2C_Master_ADDR+0x54>
 800903e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009042:	2b40      	cmp	r3, #64	@ 0x40
 8009044:	d10b      	bne.n	800905e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009046:	2300      	movs	r3, #0
 8009048:	633b      	str	r3, [r7, #48]	@ 0x30
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	695b      	ldr	r3, [r3, #20]
 8009050:	633b      	str	r3, [r7, #48]	@ 0x30
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	699b      	ldr	r3, [r3, #24]
 8009058:	633b      	str	r3, [r7, #48]	@ 0x30
 800905a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800905c:	e160      	b.n	8009320 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009062:	2b00      	cmp	r3, #0
 8009064:	d11d      	bne.n	80090a2 <I2C_Master_ADDR+0x98>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	691b      	ldr	r3, [r3, #16]
 800906a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800906e:	d118      	bne.n	80090a2 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009070:	2300      	movs	r3, #0
 8009072:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	695b      	ldr	r3, [r3, #20]
 800907a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	699b      	ldr	r3, [r3, #24]
 8009082:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	681a      	ldr	r2, [r3, #0]
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009094:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800909a:	1c5a      	adds	r2, r3, #1
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	651a      	str	r2, [r3, #80]	@ 0x50
 80090a0:	e13e      	b.n	8009320 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090a6:	b29b      	uxth	r3, r3
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d113      	bne.n	80090d4 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80090ac:	2300      	movs	r3, #0
 80090ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	695b      	ldr	r3, [r3, #20]
 80090b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	699b      	ldr	r3, [r3, #24]
 80090be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80090c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	681a      	ldr	r2, [r3, #0]
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80090d0:	601a      	str	r2, [r3, #0]
 80090d2:	e115      	b.n	8009300 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090d8:	b29b      	uxth	r3, r3
 80090da:	2b01      	cmp	r3, #1
 80090dc:	f040 808a 	bne.w	80091f4 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80090e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090e2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80090e6:	d137      	bne.n	8009158 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	681a      	ldr	r2, [r3, #0]
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80090f6:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	685b      	ldr	r3, [r3, #4]
 80090fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009102:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009106:	d113      	bne.n	8009130 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	681a      	ldr	r2, [r3, #0]
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009116:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009118:	2300      	movs	r3, #0
 800911a:	627b      	str	r3, [r7, #36]	@ 0x24
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	695b      	ldr	r3, [r3, #20]
 8009122:	627b      	str	r3, [r7, #36]	@ 0x24
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	699b      	ldr	r3, [r3, #24]
 800912a:	627b      	str	r3, [r7, #36]	@ 0x24
 800912c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800912e:	e0e7      	b.n	8009300 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009130:	2300      	movs	r3, #0
 8009132:	623b      	str	r3, [r7, #32]
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	695b      	ldr	r3, [r3, #20]
 800913a:	623b      	str	r3, [r7, #32]
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	699b      	ldr	r3, [r3, #24]
 8009142:	623b      	str	r3, [r7, #32]
 8009144:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	681a      	ldr	r2, [r3, #0]
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009154:	601a      	str	r2, [r3, #0]
 8009156:	e0d3      	b.n	8009300 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8009158:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800915a:	2b08      	cmp	r3, #8
 800915c:	d02e      	beq.n	80091bc <I2C_Master_ADDR+0x1b2>
 800915e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009160:	2b20      	cmp	r3, #32
 8009162:	d02b      	beq.n	80091bc <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8009164:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009166:	2b12      	cmp	r3, #18
 8009168:	d102      	bne.n	8009170 <I2C_Master_ADDR+0x166>
 800916a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800916c:	2b01      	cmp	r3, #1
 800916e:	d125      	bne.n	80091bc <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8009170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009172:	2b04      	cmp	r3, #4
 8009174:	d00e      	beq.n	8009194 <I2C_Master_ADDR+0x18a>
 8009176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009178:	2b02      	cmp	r3, #2
 800917a:	d00b      	beq.n	8009194 <I2C_Master_ADDR+0x18a>
 800917c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800917e:	2b10      	cmp	r3, #16
 8009180:	d008      	beq.n	8009194 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	681a      	ldr	r2, [r3, #0]
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009190:	601a      	str	r2, [r3, #0]
 8009192:	e007      	b.n	80091a4 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	681a      	ldr	r2, [r3, #0]
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80091a2:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80091a4:	2300      	movs	r3, #0
 80091a6:	61fb      	str	r3, [r7, #28]
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	695b      	ldr	r3, [r3, #20]
 80091ae:	61fb      	str	r3, [r7, #28]
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	699b      	ldr	r3, [r3, #24]
 80091b6:	61fb      	str	r3, [r7, #28]
 80091b8:	69fb      	ldr	r3, [r7, #28]
 80091ba:	e0a1      	b.n	8009300 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	681a      	ldr	r2, [r3, #0]
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80091ca:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80091cc:	2300      	movs	r3, #0
 80091ce:	61bb      	str	r3, [r7, #24]
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	695b      	ldr	r3, [r3, #20]
 80091d6:	61bb      	str	r3, [r7, #24]
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	699b      	ldr	r3, [r3, #24]
 80091de:	61bb      	str	r3, [r7, #24]
 80091e0:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	681a      	ldr	r2, [r3, #0]
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80091f0:	601a      	str	r2, [r3, #0]
 80091f2:	e085      	b.n	8009300 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091f8:	b29b      	uxth	r3, r3
 80091fa:	2b02      	cmp	r3, #2
 80091fc:	d14d      	bne.n	800929a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80091fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009200:	2b04      	cmp	r3, #4
 8009202:	d016      	beq.n	8009232 <I2C_Master_ADDR+0x228>
 8009204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009206:	2b02      	cmp	r3, #2
 8009208:	d013      	beq.n	8009232 <I2C_Master_ADDR+0x228>
 800920a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800920c:	2b10      	cmp	r3, #16
 800920e:	d010      	beq.n	8009232 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	681a      	ldr	r2, [r3, #0]
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800921e:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	681a      	ldr	r2, [r3, #0]
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800922e:	601a      	str	r2, [r3, #0]
 8009230:	e007      	b.n	8009242 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	681a      	ldr	r2, [r3, #0]
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009240:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	685b      	ldr	r3, [r3, #4]
 8009248:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800924c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009250:	d117      	bne.n	8009282 <I2C_Master_ADDR+0x278>
 8009252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009254:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009258:	d00b      	beq.n	8009272 <I2C_Master_ADDR+0x268>
 800925a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800925c:	2b01      	cmp	r3, #1
 800925e:	d008      	beq.n	8009272 <I2C_Master_ADDR+0x268>
 8009260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009262:	2b08      	cmp	r3, #8
 8009264:	d005      	beq.n	8009272 <I2C_Master_ADDR+0x268>
 8009266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009268:	2b10      	cmp	r3, #16
 800926a:	d002      	beq.n	8009272 <I2C_Master_ADDR+0x268>
 800926c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800926e:	2b20      	cmp	r3, #32
 8009270:	d107      	bne.n	8009282 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	685a      	ldr	r2, [r3, #4]
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009280:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009282:	2300      	movs	r3, #0
 8009284:	617b      	str	r3, [r7, #20]
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	695b      	ldr	r3, [r3, #20]
 800928c:	617b      	str	r3, [r7, #20]
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	699b      	ldr	r3, [r3, #24]
 8009294:	617b      	str	r3, [r7, #20]
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	e032      	b.n	8009300 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	681a      	ldr	r2, [r3, #0]
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80092a8:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	685b      	ldr	r3, [r3, #4]
 80092b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80092b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80092b8:	d117      	bne.n	80092ea <I2C_Master_ADDR+0x2e0>
 80092ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092bc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80092c0:	d00b      	beq.n	80092da <I2C_Master_ADDR+0x2d0>
 80092c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092c4:	2b01      	cmp	r3, #1
 80092c6:	d008      	beq.n	80092da <I2C_Master_ADDR+0x2d0>
 80092c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092ca:	2b08      	cmp	r3, #8
 80092cc:	d005      	beq.n	80092da <I2C_Master_ADDR+0x2d0>
 80092ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092d0:	2b10      	cmp	r3, #16
 80092d2:	d002      	beq.n	80092da <I2C_Master_ADDR+0x2d0>
 80092d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092d6:	2b20      	cmp	r3, #32
 80092d8:	d107      	bne.n	80092ea <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	685a      	ldr	r2, [r3, #4]
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80092e8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80092ea:	2300      	movs	r3, #0
 80092ec:	613b      	str	r3, [r7, #16]
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	695b      	ldr	r3, [r3, #20]
 80092f4:	613b      	str	r3, [r7, #16]
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	699b      	ldr	r3, [r3, #24]
 80092fc:	613b      	str	r3, [r7, #16]
 80092fe:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2200      	movs	r2, #0
 8009304:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8009306:	e00b      	b.n	8009320 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009308:	2300      	movs	r3, #0
 800930a:	60fb      	str	r3, [r7, #12]
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	695b      	ldr	r3, [r3, #20]
 8009312:	60fb      	str	r3, [r7, #12]
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	699b      	ldr	r3, [r3, #24]
 800931a:	60fb      	str	r3, [r7, #12]
 800931c:	68fb      	ldr	r3, [r7, #12]
}
 800931e:	e7ff      	b.n	8009320 <I2C_Master_ADDR+0x316>
 8009320:	bf00      	nop
 8009322:	3744      	adds	r7, #68	@ 0x44
 8009324:	46bd      	mov	sp, r7
 8009326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932a:	4770      	bx	lr

0800932c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800932c:	b580      	push	{r7, lr}
 800932e:	b084      	sub	sp, #16
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800933a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009340:	b29b      	uxth	r3, r3
 8009342:	2b00      	cmp	r3, #0
 8009344:	d02b      	beq.n	800939e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800934a:	781a      	ldrb	r2, [r3, #0]
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009356:	1c5a      	adds	r2, r3, #1
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009360:	b29b      	uxth	r3, r3
 8009362:	3b01      	subs	r3, #1
 8009364:	b29a      	uxth	r2, r3
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800936e:	b29b      	uxth	r3, r3
 8009370:	2b00      	cmp	r3, #0
 8009372:	d114      	bne.n	800939e <I2C_SlaveTransmit_TXE+0x72>
 8009374:	7bfb      	ldrb	r3, [r7, #15]
 8009376:	2b29      	cmp	r3, #41	@ 0x29
 8009378:	d111      	bne.n	800939e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	685a      	ldr	r2, [r3, #4]
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009388:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2221      	movs	r2, #33	@ 0x21
 800938e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2228      	movs	r2, #40	@ 0x28
 8009394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009398:	6878      	ldr	r0, [r7, #4]
 800939a:	f7fa fe0f 	bl	8003fbc <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800939e:	bf00      	nop
 80093a0:	3710      	adds	r7, #16
 80093a2:	46bd      	mov	sp, r7
 80093a4:	bd80      	pop	{r7, pc}

080093a6 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80093a6:	b480      	push	{r7}
 80093a8:	b083      	sub	sp, #12
 80093aa:	af00      	add	r7, sp, #0
 80093ac:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093b2:	b29b      	uxth	r3, r3
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d011      	beq.n	80093dc <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093bc:	781a      	ldrb	r2, [r3, #0]
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093c8:	1c5a      	adds	r2, r3, #1
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093d2:	b29b      	uxth	r3, r3
 80093d4:	3b01      	subs	r3, #1
 80093d6:	b29a      	uxth	r2, r3
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80093dc:	bf00      	nop
 80093de:	370c      	adds	r7, #12
 80093e0:	46bd      	mov	sp, r7
 80093e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e6:	4770      	bx	lr

080093e8 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b084      	sub	sp, #16
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80093f6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093fc:	b29b      	uxth	r3, r3
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d02c      	beq.n	800945c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	691a      	ldr	r2, [r3, #16]
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800940c:	b2d2      	uxtb	r2, r2
 800940e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009414:	1c5a      	adds	r2, r3, #1
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800941e:	b29b      	uxth	r3, r3
 8009420:	3b01      	subs	r3, #1
 8009422:	b29a      	uxth	r2, r3
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800942c:	b29b      	uxth	r3, r3
 800942e:	2b00      	cmp	r3, #0
 8009430:	d114      	bne.n	800945c <I2C_SlaveReceive_RXNE+0x74>
 8009432:	7bfb      	ldrb	r3, [r7, #15]
 8009434:	2b2a      	cmp	r3, #42	@ 0x2a
 8009436:	d111      	bne.n	800945c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	685a      	ldr	r2, [r3, #4]
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009446:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	2222      	movs	r2, #34	@ 0x22
 800944c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	2228      	movs	r2, #40	@ 0x28
 8009452:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009456:	6878      	ldr	r0, [r7, #4]
 8009458:	f7fa fd84 	bl	8003f64 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800945c:	bf00      	nop
 800945e:	3710      	adds	r7, #16
 8009460:	46bd      	mov	sp, r7
 8009462:	bd80      	pop	{r7, pc}

08009464 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8009464:	b480      	push	{r7}
 8009466:	b083      	sub	sp, #12
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009470:	b29b      	uxth	r3, r3
 8009472:	2b00      	cmp	r3, #0
 8009474:	d012      	beq.n	800949c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	691a      	ldr	r2, [r3, #16]
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009480:	b2d2      	uxtb	r2, r2
 8009482:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009488:	1c5a      	adds	r2, r3, #1
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009492:	b29b      	uxth	r3, r3
 8009494:	3b01      	subs	r3, #1
 8009496:	b29a      	uxth	r2, r3
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800949c:	bf00      	nop
 800949e:	370c      	adds	r7, #12
 80094a0:	46bd      	mov	sp, r7
 80094a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a6:	4770      	bx	lr

080094a8 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b084      	sub	sp, #16
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
 80094b0:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80094b2:	2300      	movs	r3, #0
 80094b4:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80094bc:	b2db      	uxtb	r3, r3
 80094be:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80094c2:	2b28      	cmp	r3, #40	@ 0x28
 80094c4:	d127      	bne.n	8009516 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	685a      	ldr	r2, [r3, #4]
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80094d4:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80094d6:	683b      	ldr	r3, [r7, #0]
 80094d8:	089b      	lsrs	r3, r3, #2
 80094da:	f003 0301 	and.w	r3, r3, #1
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d101      	bne.n	80094e6 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80094e2:	2301      	movs	r3, #1
 80094e4:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	09db      	lsrs	r3, r3, #7
 80094ea:	f003 0301 	and.w	r3, r3, #1
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d103      	bne.n	80094fa <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	68db      	ldr	r3, [r3, #12]
 80094f6:	81bb      	strh	r3, [r7, #12]
 80094f8:	e002      	b.n	8009500 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	699b      	ldr	r3, [r3, #24]
 80094fe:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	2200      	movs	r2, #0
 8009504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8009508:	89ba      	ldrh	r2, [r7, #12]
 800950a:	7bfb      	ldrb	r3, [r7, #15]
 800950c:	4619      	mov	r1, r3
 800950e:	6878      	ldr	r0, [r7, #4]
 8009510:	f7fa fcec 	bl	8003eec <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8009514:	e00e      	b.n	8009534 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009516:	2300      	movs	r3, #0
 8009518:	60bb      	str	r3, [r7, #8]
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	695b      	ldr	r3, [r3, #20]
 8009520:	60bb      	str	r3, [r7, #8]
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	699b      	ldr	r3, [r3, #24]
 8009528:	60bb      	str	r3, [r7, #8]
 800952a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2200      	movs	r2, #0
 8009530:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8009534:	bf00      	nop
 8009536:	3710      	adds	r7, #16
 8009538:	46bd      	mov	sp, r7
 800953a:	bd80      	pop	{r7, pc}

0800953c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b084      	sub	sp, #16
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800954a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	685a      	ldr	r2, [r3, #4]
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800955a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800955c:	2300      	movs	r3, #0
 800955e:	60bb      	str	r3, [r7, #8]
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	695b      	ldr	r3, [r3, #20]
 8009566:	60bb      	str	r3, [r7, #8]
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	681a      	ldr	r2, [r3, #0]
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	f042 0201 	orr.w	r2, r2, #1
 8009576:	601a      	str	r2, [r3, #0]
 8009578:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	681a      	ldr	r2, [r3, #0]
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009588:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	685b      	ldr	r3, [r3, #4]
 8009590:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009594:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009598:	d172      	bne.n	8009680 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800959a:	7bfb      	ldrb	r3, [r7, #15]
 800959c:	2b22      	cmp	r3, #34	@ 0x22
 800959e:	d002      	beq.n	80095a6 <I2C_Slave_STOPF+0x6a>
 80095a0:	7bfb      	ldrb	r3, [r7, #15]
 80095a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80095a4:	d135      	bne.n	8009612 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	685b      	ldr	r3, [r3, #4]
 80095ae:	b29a      	uxth	r2, r3
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80095b8:	b29b      	uxth	r3, r3
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d005      	beq.n	80095ca <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095c2:	f043 0204 	orr.w	r2, r3, #4
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	685a      	ldr	r2, [r3, #4]
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80095d8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095de:	4618      	mov	r0, r3
 80095e0:	f7fe f830 	bl	8007644 <HAL_DMA_GetState>
 80095e4:	4603      	mov	r3, r0
 80095e6:	2b01      	cmp	r3, #1
 80095e8:	d049      	beq.n	800967e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095ee:	4a69      	ldr	r2, [pc, #420]	@ (8009794 <I2C_Slave_STOPF+0x258>)
 80095f0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095f6:	4618      	mov	r0, r3
 80095f8:	f7fd fe78 	bl	80072ec <HAL_DMA_Abort_IT>
 80095fc:	4603      	mov	r3, r0
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d03d      	beq.n	800967e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009606:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009608:	687a      	ldr	r2, [r7, #4]
 800960a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800960c:	4610      	mov	r0, r2
 800960e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009610:	e035      	b.n	800967e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	685b      	ldr	r3, [r3, #4]
 800961a:	b29a      	uxth	r2, r3
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009624:	b29b      	uxth	r3, r3
 8009626:	2b00      	cmp	r3, #0
 8009628:	d005      	beq.n	8009636 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800962e:	f043 0204 	orr.w	r2, r3, #4
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	685a      	ldr	r2, [r3, #4]
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009644:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800964a:	4618      	mov	r0, r3
 800964c:	f7fd fffa 	bl	8007644 <HAL_DMA_GetState>
 8009650:	4603      	mov	r3, r0
 8009652:	2b01      	cmp	r3, #1
 8009654:	d014      	beq.n	8009680 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800965a:	4a4e      	ldr	r2, [pc, #312]	@ (8009794 <I2C_Slave_STOPF+0x258>)
 800965c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009662:	4618      	mov	r0, r3
 8009664:	f7fd fe42 	bl	80072ec <HAL_DMA_Abort_IT>
 8009668:	4603      	mov	r3, r0
 800966a:	2b00      	cmp	r3, #0
 800966c:	d008      	beq.n	8009680 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009672:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009674:	687a      	ldr	r2, [r7, #4]
 8009676:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009678:	4610      	mov	r0, r2
 800967a:	4798      	blx	r3
 800967c:	e000      	b.n	8009680 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800967e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009684:	b29b      	uxth	r3, r3
 8009686:	2b00      	cmp	r3, #0
 8009688:	d03e      	beq.n	8009708 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	695b      	ldr	r3, [r3, #20]
 8009690:	f003 0304 	and.w	r3, r3, #4
 8009694:	2b04      	cmp	r3, #4
 8009696:	d112      	bne.n	80096be <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	691a      	ldr	r2, [r3, #16]
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096a2:	b2d2      	uxtb	r2, r2
 80096a4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096aa:	1c5a      	adds	r2, r3, #1
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096b4:	b29b      	uxth	r3, r3
 80096b6:	3b01      	subs	r3, #1
 80096b8:	b29a      	uxth	r2, r3
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	695b      	ldr	r3, [r3, #20]
 80096c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096c8:	2b40      	cmp	r3, #64	@ 0x40
 80096ca:	d112      	bne.n	80096f2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	691a      	ldr	r2, [r3, #16]
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096d6:	b2d2      	uxtb	r2, r2
 80096d8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096de:	1c5a      	adds	r2, r3, #1
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096e8:	b29b      	uxth	r3, r3
 80096ea:	3b01      	subs	r3, #1
 80096ec:	b29a      	uxth	r2, r3
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096f6:	b29b      	uxth	r3, r3
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d005      	beq.n	8009708 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009700:	f043 0204 	orr.w	r2, r3, #4
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800970c:	2b00      	cmp	r3, #0
 800970e:	d003      	beq.n	8009718 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8009710:	6878      	ldr	r0, [r7, #4]
 8009712:	f000 f8b7 	bl	8009884 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8009716:	e039      	b.n	800978c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8009718:	7bfb      	ldrb	r3, [r7, #15]
 800971a:	2b2a      	cmp	r3, #42	@ 0x2a
 800971c:	d109      	bne.n	8009732 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	2200      	movs	r2, #0
 8009722:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2228      	movs	r2, #40	@ 0x28
 8009728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800972c:	6878      	ldr	r0, [r7, #4]
 800972e:	f7fa fc19 	bl	8003f64 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009738:	b2db      	uxtb	r3, r3
 800973a:	2b28      	cmp	r3, #40	@ 0x28
 800973c:	d111      	bne.n	8009762 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	4a15      	ldr	r2, [pc, #84]	@ (8009798 <I2C_Slave_STOPF+0x25c>)
 8009742:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2200      	movs	r2, #0
 8009748:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	2220      	movs	r2, #32
 800974e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2200      	movs	r2, #0
 8009756:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800975a:	6878      	ldr	r0, [r7, #4]
 800975c:	f7fa fbb4 	bl	8003ec8 <HAL_I2C_ListenCpltCallback>
}
 8009760:	e014      	b.n	800978c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009766:	2b22      	cmp	r3, #34	@ 0x22
 8009768:	d002      	beq.n	8009770 <I2C_Slave_STOPF+0x234>
 800976a:	7bfb      	ldrb	r3, [r7, #15]
 800976c:	2b22      	cmp	r3, #34	@ 0x22
 800976e:	d10d      	bne.n	800978c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2200      	movs	r2, #0
 8009774:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2220      	movs	r2, #32
 800977a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	2200      	movs	r2, #0
 8009782:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009786:	6878      	ldr	r0, [r7, #4]
 8009788:	f7fa fbec 	bl	8003f64 <HAL_I2C_SlaveRxCpltCallback>
}
 800978c:	bf00      	nop
 800978e:	3710      	adds	r7, #16
 8009790:	46bd      	mov	sp, r7
 8009792:	bd80      	pop	{r7, pc}
 8009794:	08009ae9 	.word	0x08009ae9
 8009798:	ffff0000 	.word	0xffff0000

0800979c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b084      	sub	sp, #16
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80097aa:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097b0:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80097b2:	68bb      	ldr	r3, [r7, #8]
 80097b4:	2b08      	cmp	r3, #8
 80097b6:	d002      	beq.n	80097be <I2C_Slave_AF+0x22>
 80097b8:	68bb      	ldr	r3, [r7, #8]
 80097ba:	2b20      	cmp	r3, #32
 80097bc:	d129      	bne.n	8009812 <I2C_Slave_AF+0x76>
 80097be:	7bfb      	ldrb	r3, [r7, #15]
 80097c0:	2b28      	cmp	r3, #40	@ 0x28
 80097c2:	d126      	bne.n	8009812 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	4a2e      	ldr	r2, [pc, #184]	@ (8009880 <I2C_Slave_AF+0xe4>)
 80097c8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	685a      	ldr	r2, [r3, #4]
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80097d8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80097e2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	681a      	ldr	r2, [r3, #0]
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80097f2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2200      	movs	r2, #0
 80097f8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2220      	movs	r2, #32
 80097fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	2200      	movs	r2, #0
 8009806:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800980a:	6878      	ldr	r0, [r7, #4]
 800980c:	f7fa fb5c 	bl	8003ec8 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8009810:	e031      	b.n	8009876 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8009812:	7bfb      	ldrb	r3, [r7, #15]
 8009814:	2b21      	cmp	r3, #33	@ 0x21
 8009816:	d129      	bne.n	800986c <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	4a19      	ldr	r2, [pc, #100]	@ (8009880 <I2C_Slave_AF+0xe4>)
 800981c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2221      	movs	r2, #33	@ 0x21
 8009822:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2220      	movs	r2, #32
 8009828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	2200      	movs	r2, #0
 8009830:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	685a      	ldr	r2, [r3, #4]
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8009842:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800984c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	681a      	ldr	r2, [r3, #0]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800985c:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f7fe fc41 	bl	80080e6 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009864:	6878      	ldr	r0, [r7, #4]
 8009866:	f7fa fba9 	bl	8003fbc <HAL_I2C_SlaveTxCpltCallback>
}
 800986a:	e004      	b.n	8009876 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009874:	615a      	str	r2, [r3, #20]
}
 8009876:	bf00      	nop
 8009878:	3710      	adds	r7, #16
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}
 800987e:	bf00      	nop
 8009880:	ffff0000 	.word	0xffff0000

08009884 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8009884:	b580      	push	{r7, lr}
 8009886:	b084      	sub	sp, #16
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009892:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800989a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800989c:	7bbb      	ldrb	r3, [r7, #14]
 800989e:	2b10      	cmp	r3, #16
 80098a0:	d002      	beq.n	80098a8 <I2C_ITError+0x24>
 80098a2:	7bbb      	ldrb	r3, [r7, #14]
 80098a4:	2b40      	cmp	r3, #64	@ 0x40
 80098a6:	d10a      	bne.n	80098be <I2C_ITError+0x3a>
 80098a8:	7bfb      	ldrb	r3, [r7, #15]
 80098aa:	2b22      	cmp	r3, #34	@ 0x22
 80098ac:	d107      	bne.n	80098be <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	681a      	ldr	r2, [r3, #0]
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80098bc:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80098be:	7bfb      	ldrb	r3, [r7, #15]
 80098c0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80098c4:	2b28      	cmp	r3, #40	@ 0x28
 80098c6:	d107      	bne.n	80098d8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2200      	movs	r2, #0
 80098cc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	2228      	movs	r2, #40	@ 0x28
 80098d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80098d6:	e015      	b.n	8009904 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	685b      	ldr	r3, [r3, #4]
 80098de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80098e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80098e6:	d00a      	beq.n	80098fe <I2C_ITError+0x7a>
 80098e8:	7bfb      	ldrb	r3, [r7, #15]
 80098ea:	2b60      	cmp	r3, #96	@ 0x60
 80098ec:	d007      	beq.n	80098fe <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	2220      	movs	r2, #32
 80098f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2200      	movs	r2, #0
 80098fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	2200      	movs	r2, #0
 8009902:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	685b      	ldr	r3, [r3, #4]
 800990a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800990e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009912:	d162      	bne.n	80099da <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	685a      	ldr	r2, [r3, #4]
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009922:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009928:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800992c:	b2db      	uxtb	r3, r3
 800992e:	2b01      	cmp	r3, #1
 8009930:	d020      	beq.n	8009974 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009936:	4a6a      	ldr	r2, [pc, #424]	@ (8009ae0 <I2C_ITError+0x25c>)
 8009938:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800993e:	4618      	mov	r0, r3
 8009940:	f7fd fcd4 	bl	80072ec <HAL_DMA_Abort_IT>
 8009944:	4603      	mov	r3, r0
 8009946:	2b00      	cmp	r3, #0
 8009948:	f000 8089 	beq.w	8009a5e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	681a      	ldr	r2, [r3, #0]
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	f022 0201 	bic.w	r2, r2, #1
 800995a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2220      	movs	r2, #32
 8009960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009968:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800996a:	687a      	ldr	r2, [r7, #4]
 800996c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800996e:	4610      	mov	r0, r2
 8009970:	4798      	blx	r3
 8009972:	e074      	b.n	8009a5e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009978:	4a59      	ldr	r2, [pc, #356]	@ (8009ae0 <I2C_ITError+0x25c>)
 800997a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009980:	4618      	mov	r0, r3
 8009982:	f7fd fcb3 	bl	80072ec <HAL_DMA_Abort_IT>
 8009986:	4603      	mov	r3, r0
 8009988:	2b00      	cmp	r3, #0
 800998a:	d068      	beq.n	8009a5e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	695b      	ldr	r3, [r3, #20]
 8009992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009996:	2b40      	cmp	r3, #64	@ 0x40
 8009998:	d10b      	bne.n	80099b2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	691a      	ldr	r2, [r3, #16]
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099a4:	b2d2      	uxtb	r2, r2
 80099a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099ac:	1c5a      	adds	r2, r3, #1
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	681a      	ldr	r2, [r3, #0]
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f022 0201 	bic.w	r2, r2, #1
 80099c0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2220      	movs	r2, #32
 80099c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099d0:	687a      	ldr	r2, [r7, #4]
 80099d2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80099d4:	4610      	mov	r0, r2
 80099d6:	4798      	blx	r3
 80099d8:	e041      	b.n	8009a5e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80099e0:	b2db      	uxtb	r3, r3
 80099e2:	2b60      	cmp	r3, #96	@ 0x60
 80099e4:	d125      	bne.n	8009a32 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2220      	movs	r2, #32
 80099ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	2200      	movs	r2, #0
 80099f2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	695b      	ldr	r3, [r3, #20]
 80099fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099fe:	2b40      	cmp	r3, #64	@ 0x40
 8009a00:	d10b      	bne.n	8009a1a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	691a      	ldr	r2, [r3, #16]
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a0c:	b2d2      	uxtb	r2, r2
 8009a0e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a14:	1c5a      	adds	r2, r3, #1
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	681a      	ldr	r2, [r3, #0]
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	f022 0201 	bic.w	r2, r2, #1
 8009a28:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f7fe fecc 	bl	80087c8 <HAL_I2C_AbortCpltCallback>
 8009a30:	e015      	b.n	8009a5e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	695b      	ldr	r3, [r3, #20]
 8009a38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a3c:	2b40      	cmp	r3, #64	@ 0x40
 8009a3e:	d10b      	bne.n	8009a58 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	691a      	ldr	r2, [r3, #16]
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a4a:	b2d2      	uxtb	r2, r2
 8009a4c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a52:	1c5a      	adds	r2, r3, #1
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f7fa fac1 	bl	8003fe0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a62:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8009a64:	68bb      	ldr	r3, [r7, #8]
 8009a66:	f003 0301 	and.w	r3, r3, #1
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d10e      	bne.n	8009a8c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8009a6e:	68bb      	ldr	r3, [r7, #8]
 8009a70:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d109      	bne.n	8009a8c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8009a78:	68bb      	ldr	r3, [r7, #8]
 8009a7a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d104      	bne.n	8009a8c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8009a82:	68bb      	ldr	r3, [r7, #8]
 8009a84:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d007      	beq.n	8009a9c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	685a      	ldr	r2, [r3, #4]
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8009a9a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009aa2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009aa8:	f003 0304 	and.w	r3, r3, #4
 8009aac:	2b04      	cmp	r3, #4
 8009aae:	d113      	bne.n	8009ad8 <I2C_ITError+0x254>
 8009ab0:	7bfb      	ldrb	r3, [r7, #15]
 8009ab2:	2b28      	cmp	r3, #40	@ 0x28
 8009ab4:	d110      	bne.n	8009ad8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	4a0a      	ldr	r2, [pc, #40]	@ (8009ae4 <I2C_ITError+0x260>)
 8009aba:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2200      	movs	r2, #0
 8009ac0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2220      	movs	r2, #32
 8009ac6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	2200      	movs	r2, #0
 8009ace:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f7fa f9f8 	bl	8003ec8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009ad8:	bf00      	nop
 8009ada:	3710      	adds	r7, #16
 8009adc:	46bd      	mov	sp, r7
 8009ade:	bd80      	pop	{r7, pc}
 8009ae0:	08009ae9 	.word	0x08009ae9
 8009ae4:	ffff0000 	.word	0xffff0000

08009ae8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b086      	sub	sp, #24
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009af0:	2300      	movs	r3, #0
 8009af2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009af8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009afa:	697b      	ldr	r3, [r7, #20]
 8009afc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009b00:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8009b02:	4b4b      	ldr	r3, [pc, #300]	@ (8009c30 <I2C_DMAAbort+0x148>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	08db      	lsrs	r3, r3, #3
 8009b08:	4a4a      	ldr	r2, [pc, #296]	@ (8009c34 <I2C_DMAAbort+0x14c>)
 8009b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8009b0e:	0a1a      	lsrs	r2, r3, #8
 8009b10:	4613      	mov	r3, r2
 8009b12:	009b      	lsls	r3, r3, #2
 8009b14:	4413      	add	r3, r2
 8009b16:	00da      	lsls	r2, r3, #3
 8009b18:	1ad3      	subs	r3, r2, r3
 8009b1a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d106      	bne.n	8009b30 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009b22:	697b      	ldr	r3, [r7, #20]
 8009b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b26:	f043 0220 	orr.w	r2, r3, #32
 8009b2a:	697b      	ldr	r3, [r7, #20]
 8009b2c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8009b2e:	e00a      	b.n	8009b46 <I2C_DMAAbort+0x5e>
    }
    count--;
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	3b01      	subs	r3, #1
 8009b34:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8009b36:	697b      	ldr	r3, [r7, #20]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009b40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b44:	d0ea      	beq.n	8009b1c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8009b46:	697b      	ldr	r3, [r7, #20]
 8009b48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d003      	beq.n	8009b56 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8009b4e:	697b      	ldr	r3, [r7, #20]
 8009b50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b52:	2200      	movs	r2, #0
 8009b54:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8009b56:	697b      	ldr	r3, [r7, #20]
 8009b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d003      	beq.n	8009b66 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8009b5e:	697b      	ldr	r3, [r7, #20]
 8009b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b62:	2200      	movs	r2, #0
 8009b64:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009b66:	697b      	ldr	r3, [r7, #20]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	681a      	ldr	r2, [r3, #0]
 8009b6c:	697b      	ldr	r3, [r7, #20]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009b74:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8009b76:	697b      	ldr	r3, [r7, #20]
 8009b78:	2200      	movs	r2, #0
 8009b7a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8009b7c:	697b      	ldr	r3, [r7, #20]
 8009b7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d003      	beq.n	8009b8c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009b84:	697b      	ldr	r3, [r7, #20]
 8009b86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b88:	2200      	movs	r2, #0
 8009b8a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8009b8c:	697b      	ldr	r3, [r7, #20]
 8009b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d003      	beq.n	8009b9c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009b94:	697b      	ldr	r3, [r7, #20]
 8009b96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b98:	2200      	movs	r2, #0
 8009b9a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8009b9c:	697b      	ldr	r3, [r7, #20]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	681a      	ldr	r2, [r3, #0]
 8009ba2:	697b      	ldr	r3, [r7, #20]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	f022 0201 	bic.w	r2, r2, #1
 8009baa:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009bac:	697b      	ldr	r3, [r7, #20]
 8009bae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009bb2:	b2db      	uxtb	r3, r3
 8009bb4:	2b60      	cmp	r3, #96	@ 0x60
 8009bb6:	d10e      	bne.n	8009bd6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	2220      	movs	r2, #32
 8009bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009bc0:	697b      	ldr	r3, [r7, #20]
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8009bc8:	697b      	ldr	r3, [r7, #20]
 8009bca:	2200      	movs	r2, #0
 8009bcc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8009bce:	6978      	ldr	r0, [r7, #20]
 8009bd0:	f7fe fdfa 	bl	80087c8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009bd4:	e027      	b.n	8009c26 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009bd6:	7cfb      	ldrb	r3, [r7, #19]
 8009bd8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009bdc:	2b28      	cmp	r3, #40	@ 0x28
 8009bde:	d117      	bne.n	8009c10 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8009be0:	697b      	ldr	r3, [r7, #20]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	681a      	ldr	r2, [r3, #0]
 8009be6:	697b      	ldr	r3, [r7, #20]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	f042 0201 	orr.w	r2, r2, #1
 8009bee:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009bf0:	697b      	ldr	r3, [r7, #20]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	681a      	ldr	r2, [r3, #0]
 8009bf6:	697b      	ldr	r3, [r7, #20]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009bfe:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8009c00:	697b      	ldr	r3, [r7, #20]
 8009c02:	2200      	movs	r2, #0
 8009c04:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009c06:	697b      	ldr	r3, [r7, #20]
 8009c08:	2228      	movs	r2, #40	@ 0x28
 8009c0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8009c0e:	e007      	b.n	8009c20 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8009c10:	697b      	ldr	r3, [r7, #20]
 8009c12:	2220      	movs	r2, #32
 8009c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c18:	697b      	ldr	r3, [r7, #20]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8009c20:	6978      	ldr	r0, [r7, #20]
 8009c22:	f7fa f9dd 	bl	8003fe0 <HAL_I2C_ErrorCallback>
}
 8009c26:	bf00      	nop
 8009c28:	3718      	adds	r7, #24
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}
 8009c2e:	bf00      	nop
 8009c30:	20000100 	.word	0x20000100
 8009c34:	14f8b589 	.word	0x14f8b589

08009c38 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8009c38:	b480      	push	{r7}
 8009c3a:	b085      	sub	sp, #20
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009c40:	2300      	movs	r3, #0
 8009c42:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8009c44:	4b13      	ldr	r3, [pc, #76]	@ (8009c94 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	08db      	lsrs	r3, r3, #3
 8009c4a:	4a13      	ldr	r2, [pc, #76]	@ (8009c98 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8009c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8009c50:	0a1a      	lsrs	r2, r3, #8
 8009c52:	4613      	mov	r3, r2
 8009c54:	009b      	lsls	r3, r3, #2
 8009c56:	4413      	add	r3, r2
 8009c58:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	3b01      	subs	r3, #1
 8009c5e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d107      	bne.n	8009c76 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c6a:	f043 0220 	orr.w	r2, r3, #32
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8009c72:	2301      	movs	r3, #1
 8009c74:	e008      	b.n	8009c88 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009c80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c84:	d0e9      	beq.n	8009c5a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8009c86:	2300      	movs	r3, #0
}
 8009c88:	4618      	mov	r0, r3
 8009c8a:	3714      	adds	r7, #20
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c92:	4770      	bx	lr
 8009c94:	20000100 	.word	0x20000100
 8009c98:	14f8b589 	.word	0x14f8b589

08009c9c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8009c9c:	b480      	push	{r7}
 8009c9e:	b083      	sub	sp, #12
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ca8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8009cac:	d103      	bne.n	8009cb6 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	2201      	movs	r2, #1
 8009cb2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8009cb4:	e007      	b.n	8009cc6 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cba:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8009cbe:	d102      	bne.n	8009cc6 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2208      	movs	r2, #8
 8009cc4:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8009cc6:	bf00      	nop
 8009cc8:	370c      	adds	r7, #12
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd0:	4770      	bx	lr

08009cd2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009cd2:	b580      	push	{r7, lr}
 8009cd4:	b086      	sub	sp, #24
 8009cd6:	af02      	add	r7, sp, #8
 8009cd8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d101      	bne.n	8009ce4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009ce0:	2301      	movs	r3, #1
 8009ce2:	e101      	b.n	8009ee8 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8009cf0:	b2db      	uxtb	r3, r3
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d106      	bne.n	8009d04 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8009cfe:	6878      	ldr	r0, [r7, #4]
 8009d00:	f00b fbe0 	bl	80154c4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	2203      	movs	r2, #3
 8009d08:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8009d0c:	68bb      	ldr	r3, [r7, #8]
 8009d0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009d12:	d102      	bne.n	8009d1a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2200      	movs	r2, #0
 8009d18:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	4618      	mov	r0, r3
 8009d20:	f005 f807 	bl	800ed32 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6818      	ldr	r0, [r3, #0]
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	7c1a      	ldrb	r2, [r3, #16]
 8009d2c:	f88d 2000 	strb.w	r2, [sp]
 8009d30:	3304      	adds	r3, #4
 8009d32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009d34:	f004 fee6 	bl	800eb04 <USB_CoreInit>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d005      	beq.n	8009d4a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	2202      	movs	r2, #2
 8009d42:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8009d46:	2301      	movs	r3, #1
 8009d48:	e0ce      	b.n	8009ee8 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	2100      	movs	r1, #0
 8009d50:	4618      	mov	r0, r3
 8009d52:	f004 ffff 	bl	800ed54 <USB_SetCurrentMode>
 8009d56:	4603      	mov	r3, r0
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d005      	beq.n	8009d68 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2202      	movs	r2, #2
 8009d60:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8009d64:	2301      	movs	r3, #1
 8009d66:	e0bf      	b.n	8009ee8 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009d68:	2300      	movs	r3, #0
 8009d6a:	73fb      	strb	r3, [r7, #15]
 8009d6c:	e04a      	b.n	8009e04 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8009d6e:	7bfa      	ldrb	r2, [r7, #15]
 8009d70:	6879      	ldr	r1, [r7, #4]
 8009d72:	4613      	mov	r3, r2
 8009d74:	00db      	lsls	r3, r3, #3
 8009d76:	4413      	add	r3, r2
 8009d78:	009b      	lsls	r3, r3, #2
 8009d7a:	440b      	add	r3, r1
 8009d7c:	3315      	adds	r3, #21
 8009d7e:	2201      	movs	r2, #1
 8009d80:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8009d82:	7bfa      	ldrb	r2, [r7, #15]
 8009d84:	6879      	ldr	r1, [r7, #4]
 8009d86:	4613      	mov	r3, r2
 8009d88:	00db      	lsls	r3, r3, #3
 8009d8a:	4413      	add	r3, r2
 8009d8c:	009b      	lsls	r3, r3, #2
 8009d8e:	440b      	add	r3, r1
 8009d90:	3314      	adds	r3, #20
 8009d92:	7bfa      	ldrb	r2, [r7, #15]
 8009d94:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8009d96:	7bfa      	ldrb	r2, [r7, #15]
 8009d98:	7bfb      	ldrb	r3, [r7, #15]
 8009d9a:	b298      	uxth	r0, r3
 8009d9c:	6879      	ldr	r1, [r7, #4]
 8009d9e:	4613      	mov	r3, r2
 8009da0:	00db      	lsls	r3, r3, #3
 8009da2:	4413      	add	r3, r2
 8009da4:	009b      	lsls	r3, r3, #2
 8009da6:	440b      	add	r3, r1
 8009da8:	332e      	adds	r3, #46	@ 0x2e
 8009daa:	4602      	mov	r2, r0
 8009dac:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009dae:	7bfa      	ldrb	r2, [r7, #15]
 8009db0:	6879      	ldr	r1, [r7, #4]
 8009db2:	4613      	mov	r3, r2
 8009db4:	00db      	lsls	r3, r3, #3
 8009db6:	4413      	add	r3, r2
 8009db8:	009b      	lsls	r3, r3, #2
 8009dba:	440b      	add	r3, r1
 8009dbc:	3318      	adds	r3, #24
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009dc2:	7bfa      	ldrb	r2, [r7, #15]
 8009dc4:	6879      	ldr	r1, [r7, #4]
 8009dc6:	4613      	mov	r3, r2
 8009dc8:	00db      	lsls	r3, r3, #3
 8009dca:	4413      	add	r3, r2
 8009dcc:	009b      	lsls	r3, r3, #2
 8009dce:	440b      	add	r3, r1
 8009dd0:	331c      	adds	r3, #28
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009dd6:	7bfa      	ldrb	r2, [r7, #15]
 8009dd8:	6879      	ldr	r1, [r7, #4]
 8009dda:	4613      	mov	r3, r2
 8009ddc:	00db      	lsls	r3, r3, #3
 8009dde:	4413      	add	r3, r2
 8009de0:	009b      	lsls	r3, r3, #2
 8009de2:	440b      	add	r3, r1
 8009de4:	3320      	adds	r3, #32
 8009de6:	2200      	movs	r2, #0
 8009de8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8009dea:	7bfa      	ldrb	r2, [r7, #15]
 8009dec:	6879      	ldr	r1, [r7, #4]
 8009dee:	4613      	mov	r3, r2
 8009df0:	00db      	lsls	r3, r3, #3
 8009df2:	4413      	add	r3, r2
 8009df4:	009b      	lsls	r3, r3, #2
 8009df6:	440b      	add	r3, r1
 8009df8:	3324      	adds	r3, #36	@ 0x24
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009dfe:	7bfb      	ldrb	r3, [r7, #15]
 8009e00:	3301      	adds	r3, #1
 8009e02:	73fb      	strb	r3, [r7, #15]
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	791b      	ldrb	r3, [r3, #4]
 8009e08:	7bfa      	ldrb	r2, [r7, #15]
 8009e0a:	429a      	cmp	r2, r3
 8009e0c:	d3af      	bcc.n	8009d6e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009e0e:	2300      	movs	r3, #0
 8009e10:	73fb      	strb	r3, [r7, #15]
 8009e12:	e044      	b.n	8009e9e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009e14:	7bfa      	ldrb	r2, [r7, #15]
 8009e16:	6879      	ldr	r1, [r7, #4]
 8009e18:	4613      	mov	r3, r2
 8009e1a:	00db      	lsls	r3, r3, #3
 8009e1c:	4413      	add	r3, r2
 8009e1e:	009b      	lsls	r3, r3, #2
 8009e20:	440b      	add	r3, r1
 8009e22:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8009e26:	2200      	movs	r2, #0
 8009e28:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8009e2a:	7bfa      	ldrb	r2, [r7, #15]
 8009e2c:	6879      	ldr	r1, [r7, #4]
 8009e2e:	4613      	mov	r3, r2
 8009e30:	00db      	lsls	r3, r3, #3
 8009e32:	4413      	add	r3, r2
 8009e34:	009b      	lsls	r3, r3, #2
 8009e36:	440b      	add	r3, r1
 8009e38:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8009e3c:	7bfa      	ldrb	r2, [r7, #15]
 8009e3e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8009e40:	7bfa      	ldrb	r2, [r7, #15]
 8009e42:	6879      	ldr	r1, [r7, #4]
 8009e44:	4613      	mov	r3, r2
 8009e46:	00db      	lsls	r3, r3, #3
 8009e48:	4413      	add	r3, r2
 8009e4a:	009b      	lsls	r3, r3, #2
 8009e4c:	440b      	add	r3, r1
 8009e4e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8009e52:	2200      	movs	r2, #0
 8009e54:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009e56:	7bfa      	ldrb	r2, [r7, #15]
 8009e58:	6879      	ldr	r1, [r7, #4]
 8009e5a:	4613      	mov	r3, r2
 8009e5c:	00db      	lsls	r3, r3, #3
 8009e5e:	4413      	add	r3, r2
 8009e60:	009b      	lsls	r3, r3, #2
 8009e62:	440b      	add	r3, r1
 8009e64:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8009e68:	2200      	movs	r2, #0
 8009e6a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8009e6c:	7bfa      	ldrb	r2, [r7, #15]
 8009e6e:	6879      	ldr	r1, [r7, #4]
 8009e70:	4613      	mov	r3, r2
 8009e72:	00db      	lsls	r3, r3, #3
 8009e74:	4413      	add	r3, r2
 8009e76:	009b      	lsls	r3, r3, #2
 8009e78:	440b      	add	r3, r1
 8009e7a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009e7e:	2200      	movs	r2, #0
 8009e80:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009e82:	7bfa      	ldrb	r2, [r7, #15]
 8009e84:	6879      	ldr	r1, [r7, #4]
 8009e86:	4613      	mov	r3, r2
 8009e88:	00db      	lsls	r3, r3, #3
 8009e8a:	4413      	add	r3, r2
 8009e8c:	009b      	lsls	r3, r3, #2
 8009e8e:	440b      	add	r3, r1
 8009e90:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8009e94:	2200      	movs	r2, #0
 8009e96:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009e98:	7bfb      	ldrb	r3, [r7, #15]
 8009e9a:	3301      	adds	r3, #1
 8009e9c:	73fb      	strb	r3, [r7, #15]
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	791b      	ldrb	r3, [r3, #4]
 8009ea2:	7bfa      	ldrb	r2, [r7, #15]
 8009ea4:	429a      	cmp	r2, r3
 8009ea6:	d3b5      	bcc.n	8009e14 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6818      	ldr	r0, [r3, #0]
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	7c1a      	ldrb	r2, [r3, #16]
 8009eb0:	f88d 2000 	strb.w	r2, [sp]
 8009eb4:	3304      	adds	r3, #4
 8009eb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009eb8:	f004 ff98 	bl	800edec <USB_DevInit>
 8009ebc:	4603      	mov	r3, r0
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d005      	beq.n	8009ece <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	2202      	movs	r2, #2
 8009ec6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8009eca:	2301      	movs	r3, #1
 8009ecc:	e00c      	b.n	8009ee8 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2201      	movs	r2, #1
 8009ed8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	f005 ffe2 	bl	800feaa <USB_DevDisconnect>

  return HAL_OK;
 8009ee6:	2300      	movs	r3, #0
}
 8009ee8:	4618      	mov	r0, r3
 8009eea:	3710      	adds	r7, #16
 8009eec:	46bd      	mov	sp, r7
 8009eee:	bd80      	pop	{r7, pc}

08009ef0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8009ef0:	b580      	push	{r7, lr}
 8009ef2:	b084      	sub	sp, #16
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009f04:	2b01      	cmp	r3, #1
 8009f06:	d101      	bne.n	8009f0c <HAL_PCD_Start+0x1c>
 8009f08:	2302      	movs	r3, #2
 8009f0a:	e022      	b.n	8009f52 <HAL_PCD_Start+0x62>
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2201      	movs	r2, #1
 8009f10:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	68db      	ldr	r3, [r3, #12]
 8009f18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d009      	beq.n	8009f34 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8009f24:	2b01      	cmp	r3, #1
 8009f26:	d105      	bne.n	8009f34 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f2c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	4618      	mov	r0, r3
 8009f3a:	f004 fee9 	bl	800ed10 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	4618      	mov	r0, r3
 8009f44:	f005 ff90 	bl	800fe68 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8009f50:	2300      	movs	r3, #0
}
 8009f52:	4618      	mov	r0, r3
 8009f54:	3710      	adds	r7, #16
 8009f56:	46bd      	mov	sp, r7
 8009f58:	bd80      	pop	{r7, pc}

08009f5a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8009f5a:	b590      	push	{r4, r7, lr}
 8009f5c:	b08d      	sub	sp, #52	@ 0x34
 8009f5e:	af00      	add	r7, sp, #0
 8009f60:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f68:	6a3b      	ldr	r3, [r7, #32]
 8009f6a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	4618      	mov	r0, r3
 8009f72:	f006 f84e 	bl	8010012 <USB_GetMode>
 8009f76:	4603      	mov	r3, r0
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	f040 848c 	bne.w	800a896 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	4618      	mov	r0, r3
 8009f84:	f005 ffb2 	bl	800feec <USB_ReadInterrupts>
 8009f88:	4603      	mov	r3, r0
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	f000 8482 	beq.w	800a894 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8009f90:	69fb      	ldr	r3, [r7, #28]
 8009f92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f96:	689b      	ldr	r3, [r3, #8]
 8009f98:	0a1b      	lsrs	r3, r3, #8
 8009f9a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	4618      	mov	r0, r3
 8009faa:	f005 ff9f 	bl	800feec <USB_ReadInterrupts>
 8009fae:	4603      	mov	r3, r0
 8009fb0:	f003 0302 	and.w	r3, r3, #2
 8009fb4:	2b02      	cmp	r3, #2
 8009fb6:	d107      	bne.n	8009fc8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	695a      	ldr	r2, [r3, #20]
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	f002 0202 	and.w	r2, r2, #2
 8009fc6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	4618      	mov	r0, r3
 8009fce:	f005 ff8d 	bl	800feec <USB_ReadInterrupts>
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	f003 0310 	and.w	r3, r3, #16
 8009fd8:	2b10      	cmp	r3, #16
 8009fda:	d161      	bne.n	800a0a0 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	699a      	ldr	r2, [r3, #24]
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f022 0210 	bic.w	r2, r2, #16
 8009fea:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8009fec:	6a3b      	ldr	r3, [r7, #32]
 8009fee:	6a1b      	ldr	r3, [r3, #32]
 8009ff0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8009ff2:	69bb      	ldr	r3, [r7, #24]
 8009ff4:	f003 020f 	and.w	r2, r3, #15
 8009ff8:	4613      	mov	r3, r2
 8009ffa:	00db      	lsls	r3, r3, #3
 8009ffc:	4413      	add	r3, r2
 8009ffe:	009b      	lsls	r3, r3, #2
 800a000:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a004:	687a      	ldr	r2, [r7, #4]
 800a006:	4413      	add	r3, r2
 800a008:	3304      	adds	r3, #4
 800a00a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800a00c:	69bb      	ldr	r3, [r7, #24]
 800a00e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800a012:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a016:	d124      	bne.n	800a062 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800a018:	69ba      	ldr	r2, [r7, #24]
 800a01a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800a01e:	4013      	ands	r3, r2
 800a020:	2b00      	cmp	r3, #0
 800a022:	d035      	beq.n	800a090 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800a024:	697b      	ldr	r3, [r7, #20]
 800a026:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800a028:	69bb      	ldr	r3, [r7, #24]
 800a02a:	091b      	lsrs	r3, r3, #4
 800a02c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800a02e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a032:	b29b      	uxth	r3, r3
 800a034:	461a      	mov	r2, r3
 800a036:	6a38      	ldr	r0, [r7, #32]
 800a038:	f005 fdc4 	bl	800fbc4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a03c:	697b      	ldr	r3, [r7, #20]
 800a03e:	68da      	ldr	r2, [r3, #12]
 800a040:	69bb      	ldr	r3, [r7, #24]
 800a042:	091b      	lsrs	r3, r3, #4
 800a044:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a048:	441a      	add	r2, r3
 800a04a:	697b      	ldr	r3, [r7, #20]
 800a04c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a04e:	697b      	ldr	r3, [r7, #20]
 800a050:	695a      	ldr	r2, [r3, #20]
 800a052:	69bb      	ldr	r3, [r7, #24]
 800a054:	091b      	lsrs	r3, r3, #4
 800a056:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a05a:	441a      	add	r2, r3
 800a05c:	697b      	ldr	r3, [r7, #20]
 800a05e:	615a      	str	r2, [r3, #20]
 800a060:	e016      	b.n	800a090 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800a062:	69bb      	ldr	r3, [r7, #24]
 800a064:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800a068:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800a06c:	d110      	bne.n	800a090 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a074:	2208      	movs	r2, #8
 800a076:	4619      	mov	r1, r3
 800a078:	6a38      	ldr	r0, [r7, #32]
 800a07a:	f005 fda3 	bl	800fbc4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a07e:	697b      	ldr	r3, [r7, #20]
 800a080:	695a      	ldr	r2, [r3, #20]
 800a082:	69bb      	ldr	r3, [r7, #24]
 800a084:	091b      	lsrs	r3, r3, #4
 800a086:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a08a:	441a      	add	r2, r3
 800a08c:	697b      	ldr	r3, [r7, #20]
 800a08e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	699a      	ldr	r2, [r3, #24]
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	f042 0210 	orr.w	r2, r2, #16
 800a09e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	f005 ff21 	bl	800feec <USB_ReadInterrupts>
 800a0aa:	4603      	mov	r3, r0
 800a0ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a0b0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a0b4:	f040 80a7 	bne.w	800a206 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	f005 ff26 	bl	800ff12 <USB_ReadDevAllOutEpInterrupt>
 800a0c6:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800a0c8:	e099      	b.n	800a1fe <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800a0ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0cc:	f003 0301 	and.w	r3, r3, #1
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	f000 808e 	beq.w	800a1f2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a0dc:	b2d2      	uxtb	r2, r2
 800a0de:	4611      	mov	r1, r2
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	f005 ff4a 	bl	800ff7a <USB_ReadDevOutEPInterrupt>
 800a0e6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800a0e8:	693b      	ldr	r3, [r7, #16]
 800a0ea:	f003 0301 	and.w	r3, r3, #1
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d00c      	beq.n	800a10c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800a0f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0f4:	015a      	lsls	r2, r3, #5
 800a0f6:	69fb      	ldr	r3, [r7, #28]
 800a0f8:	4413      	add	r3, r2
 800a0fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0fe:	461a      	mov	r2, r3
 800a100:	2301      	movs	r3, #1
 800a102:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800a104:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	f000 fea4 	bl	800ae54 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	f003 0308 	and.w	r3, r3, #8
 800a112:	2b00      	cmp	r3, #0
 800a114:	d00c      	beq.n	800a130 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800a116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a118:	015a      	lsls	r2, r3, #5
 800a11a:	69fb      	ldr	r3, [r7, #28]
 800a11c:	4413      	add	r3, r2
 800a11e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a122:	461a      	mov	r2, r3
 800a124:	2308      	movs	r3, #8
 800a126:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800a128:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a12a:	6878      	ldr	r0, [r7, #4]
 800a12c:	f000 ff7a 	bl	800b024 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800a130:	693b      	ldr	r3, [r7, #16]
 800a132:	f003 0310 	and.w	r3, r3, #16
 800a136:	2b00      	cmp	r3, #0
 800a138:	d008      	beq.n	800a14c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800a13a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a13c:	015a      	lsls	r2, r3, #5
 800a13e:	69fb      	ldr	r3, [r7, #28]
 800a140:	4413      	add	r3, r2
 800a142:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a146:	461a      	mov	r2, r3
 800a148:	2310      	movs	r3, #16
 800a14a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800a14c:	693b      	ldr	r3, [r7, #16]
 800a14e:	f003 0302 	and.w	r3, r3, #2
 800a152:	2b00      	cmp	r3, #0
 800a154:	d030      	beq.n	800a1b8 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800a156:	6a3b      	ldr	r3, [r7, #32]
 800a158:	695b      	ldr	r3, [r3, #20]
 800a15a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a15e:	2b80      	cmp	r3, #128	@ 0x80
 800a160:	d109      	bne.n	800a176 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800a162:	69fb      	ldr	r3, [r7, #28]
 800a164:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a168:	685b      	ldr	r3, [r3, #4]
 800a16a:	69fa      	ldr	r2, [r7, #28]
 800a16c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a170:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a174:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800a176:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a178:	4613      	mov	r3, r2
 800a17a:	00db      	lsls	r3, r3, #3
 800a17c:	4413      	add	r3, r2
 800a17e:	009b      	lsls	r3, r3, #2
 800a180:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a184:	687a      	ldr	r2, [r7, #4]
 800a186:	4413      	add	r3, r2
 800a188:	3304      	adds	r3, #4
 800a18a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800a18c:	697b      	ldr	r3, [r7, #20]
 800a18e:	78db      	ldrb	r3, [r3, #3]
 800a190:	2b01      	cmp	r3, #1
 800a192:	d108      	bne.n	800a1a6 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800a194:	697b      	ldr	r3, [r7, #20]
 800a196:	2200      	movs	r2, #0
 800a198:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800a19a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a19c:	b2db      	uxtb	r3, r3
 800a19e:	4619      	mov	r1, r3
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f00b fa95 	bl	80156d0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800a1a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1a8:	015a      	lsls	r2, r3, #5
 800a1aa:	69fb      	ldr	r3, [r7, #28]
 800a1ac:	4413      	add	r3, r2
 800a1ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1b2:	461a      	mov	r2, r3
 800a1b4:	2302      	movs	r3, #2
 800a1b6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a1b8:	693b      	ldr	r3, [r7, #16]
 800a1ba:	f003 0320 	and.w	r3, r3, #32
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d008      	beq.n	800a1d4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a1c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1c4:	015a      	lsls	r2, r3, #5
 800a1c6:	69fb      	ldr	r3, [r7, #28]
 800a1c8:	4413      	add	r3, r2
 800a1ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1ce:	461a      	mov	r2, r3
 800a1d0:	2320      	movs	r3, #32
 800a1d2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800a1d4:	693b      	ldr	r3, [r7, #16]
 800a1d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d009      	beq.n	800a1f2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800a1de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1e0:	015a      	lsls	r2, r3, #5
 800a1e2:	69fb      	ldr	r3, [r7, #28]
 800a1e4:	4413      	add	r3, r2
 800a1e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1ea:	461a      	mov	r2, r3
 800a1ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a1f0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800a1f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1f4:	3301      	adds	r3, #1
 800a1f6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800a1f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1fa:	085b      	lsrs	r3, r3, #1
 800a1fc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800a1fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a200:	2b00      	cmp	r3, #0
 800a202:	f47f af62 	bne.w	800a0ca <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	4618      	mov	r0, r3
 800a20c:	f005 fe6e 	bl	800feec <USB_ReadInterrupts>
 800a210:	4603      	mov	r3, r0
 800a212:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a216:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a21a:	f040 80db 	bne.w	800a3d4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	4618      	mov	r0, r3
 800a224:	f005 fe8f 	bl	800ff46 <USB_ReadDevAllInEpInterrupt>
 800a228:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800a22a:	2300      	movs	r3, #0
 800a22c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800a22e:	e0cd      	b.n	800a3cc <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800a230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a232:	f003 0301 	and.w	r3, r3, #1
 800a236:	2b00      	cmp	r3, #0
 800a238:	f000 80c2 	beq.w	800a3c0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a242:	b2d2      	uxtb	r2, r2
 800a244:	4611      	mov	r1, r2
 800a246:	4618      	mov	r0, r3
 800a248:	f005 feb5 	bl	800ffb6 <USB_ReadDevInEPInterrupt>
 800a24c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800a24e:	693b      	ldr	r3, [r7, #16]
 800a250:	f003 0301 	and.w	r3, r3, #1
 800a254:	2b00      	cmp	r3, #0
 800a256:	d057      	beq.n	800a308 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a25a:	f003 030f 	and.w	r3, r3, #15
 800a25e:	2201      	movs	r2, #1
 800a260:	fa02 f303 	lsl.w	r3, r2, r3
 800a264:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a266:	69fb      	ldr	r3, [r7, #28]
 800a268:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a26c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	43db      	mvns	r3, r3
 800a272:	69f9      	ldr	r1, [r7, #28]
 800a274:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a278:	4013      	ands	r3, r2
 800a27a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800a27c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a27e:	015a      	lsls	r2, r3, #5
 800a280:	69fb      	ldr	r3, [r7, #28]
 800a282:	4413      	add	r3, r2
 800a284:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a288:	461a      	mov	r2, r3
 800a28a:	2301      	movs	r3, #1
 800a28c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	799b      	ldrb	r3, [r3, #6]
 800a292:	2b01      	cmp	r3, #1
 800a294:	d132      	bne.n	800a2fc <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800a296:	6879      	ldr	r1, [r7, #4]
 800a298:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a29a:	4613      	mov	r3, r2
 800a29c:	00db      	lsls	r3, r3, #3
 800a29e:	4413      	add	r3, r2
 800a2a0:	009b      	lsls	r3, r3, #2
 800a2a2:	440b      	add	r3, r1
 800a2a4:	3320      	adds	r3, #32
 800a2a6:	6819      	ldr	r1, [r3, #0]
 800a2a8:	6878      	ldr	r0, [r7, #4]
 800a2aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2ac:	4613      	mov	r3, r2
 800a2ae:	00db      	lsls	r3, r3, #3
 800a2b0:	4413      	add	r3, r2
 800a2b2:	009b      	lsls	r3, r3, #2
 800a2b4:	4403      	add	r3, r0
 800a2b6:	331c      	adds	r3, #28
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	4419      	add	r1, r3
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2c0:	4613      	mov	r3, r2
 800a2c2:	00db      	lsls	r3, r3, #3
 800a2c4:	4413      	add	r3, r2
 800a2c6:	009b      	lsls	r3, r3, #2
 800a2c8:	4403      	add	r3, r0
 800a2ca:	3320      	adds	r3, #32
 800a2cc:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800a2ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d113      	bne.n	800a2fc <HAL_PCD_IRQHandler+0x3a2>
 800a2d4:	6879      	ldr	r1, [r7, #4]
 800a2d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2d8:	4613      	mov	r3, r2
 800a2da:	00db      	lsls	r3, r3, #3
 800a2dc:	4413      	add	r3, r2
 800a2de:	009b      	lsls	r3, r3, #2
 800a2e0:	440b      	add	r3, r1
 800a2e2:	3324      	adds	r3, #36	@ 0x24
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d108      	bne.n	800a2fc <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	6818      	ldr	r0, [r3, #0]
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a2f4:	461a      	mov	r2, r3
 800a2f6:	2101      	movs	r1, #1
 800a2f8:	f005 febc 	bl	8010074 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800a2fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2fe:	b2db      	uxtb	r3, r3
 800a300:	4619      	mov	r1, r3
 800a302:	6878      	ldr	r0, [r7, #4]
 800a304:	f00b f95f 	bl	80155c6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800a308:	693b      	ldr	r3, [r7, #16]
 800a30a:	f003 0308 	and.w	r3, r3, #8
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d008      	beq.n	800a324 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800a312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a314:	015a      	lsls	r2, r3, #5
 800a316:	69fb      	ldr	r3, [r7, #28]
 800a318:	4413      	add	r3, r2
 800a31a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a31e:	461a      	mov	r2, r3
 800a320:	2308      	movs	r3, #8
 800a322:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800a324:	693b      	ldr	r3, [r7, #16]
 800a326:	f003 0310 	and.w	r3, r3, #16
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d008      	beq.n	800a340 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800a32e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a330:	015a      	lsls	r2, r3, #5
 800a332:	69fb      	ldr	r3, [r7, #28]
 800a334:	4413      	add	r3, r2
 800a336:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a33a:	461a      	mov	r2, r3
 800a33c:	2310      	movs	r3, #16
 800a33e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800a340:	693b      	ldr	r3, [r7, #16]
 800a342:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a346:	2b00      	cmp	r3, #0
 800a348:	d008      	beq.n	800a35c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800a34a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a34c:	015a      	lsls	r2, r3, #5
 800a34e:	69fb      	ldr	r3, [r7, #28]
 800a350:	4413      	add	r3, r2
 800a352:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a356:	461a      	mov	r2, r3
 800a358:	2340      	movs	r3, #64	@ 0x40
 800a35a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800a35c:	693b      	ldr	r3, [r7, #16]
 800a35e:	f003 0302 	and.w	r3, r3, #2
 800a362:	2b00      	cmp	r3, #0
 800a364:	d023      	beq.n	800a3ae <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800a366:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a368:	6a38      	ldr	r0, [r7, #32]
 800a36a:	f004 fea3 	bl	800f0b4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800a36e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a370:	4613      	mov	r3, r2
 800a372:	00db      	lsls	r3, r3, #3
 800a374:	4413      	add	r3, r2
 800a376:	009b      	lsls	r3, r3, #2
 800a378:	3310      	adds	r3, #16
 800a37a:	687a      	ldr	r2, [r7, #4]
 800a37c:	4413      	add	r3, r2
 800a37e:	3304      	adds	r3, #4
 800a380:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800a382:	697b      	ldr	r3, [r7, #20]
 800a384:	78db      	ldrb	r3, [r3, #3]
 800a386:	2b01      	cmp	r3, #1
 800a388:	d108      	bne.n	800a39c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800a38a:	697b      	ldr	r3, [r7, #20]
 800a38c:	2200      	movs	r2, #0
 800a38e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800a390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a392:	b2db      	uxtb	r3, r3
 800a394:	4619      	mov	r1, r3
 800a396:	6878      	ldr	r0, [r7, #4]
 800a398:	f00b f9ac 	bl	80156f4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800a39c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a39e:	015a      	lsls	r2, r3, #5
 800a3a0:	69fb      	ldr	r3, [r7, #28]
 800a3a2:	4413      	add	r3, r2
 800a3a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3a8:	461a      	mov	r2, r3
 800a3aa:	2302      	movs	r3, #2
 800a3ac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800a3ae:	693b      	ldr	r3, [r7, #16]
 800a3b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d003      	beq.n	800a3c0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800a3b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a3ba:	6878      	ldr	r0, [r7, #4]
 800a3bc:	f000 fcbd 	bl	800ad3a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800a3c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3c2:	3301      	adds	r3, #1
 800a3c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800a3c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3c8:	085b      	lsrs	r3, r3, #1
 800a3ca:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800a3cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	f47f af2e 	bne.w	800a230 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	4618      	mov	r0, r3
 800a3da:	f005 fd87 	bl	800feec <USB_ReadInterrupts>
 800a3de:	4603      	mov	r3, r0
 800a3e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a3e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a3e8:	d122      	bne.n	800a430 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a3ea:	69fb      	ldr	r3, [r7, #28]
 800a3ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3f0:	685b      	ldr	r3, [r3, #4]
 800a3f2:	69fa      	ldr	r2, [r7, #28]
 800a3f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a3f8:	f023 0301 	bic.w	r3, r3, #1
 800a3fc:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800a404:	2b01      	cmp	r3, #1
 800a406:	d108      	bne.n	800a41a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	2200      	movs	r2, #0
 800a40c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800a410:	2100      	movs	r1, #0
 800a412:	6878      	ldr	r0, [r7, #4]
 800a414:	f000 fea4 	bl	800b160 <HAL_PCDEx_LPM_Callback>
 800a418:	e002      	b.n	800a420 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800a41a:	6878      	ldr	r0, [r7, #4]
 800a41c:	f00b f94a 	bl	80156b4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	695a      	ldr	r2, [r3, #20]
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800a42e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	4618      	mov	r0, r3
 800a436:	f005 fd59 	bl	800feec <USB_ReadInterrupts>
 800a43a:	4603      	mov	r3, r0
 800a43c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a440:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a444:	d112      	bne.n	800a46c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800a446:	69fb      	ldr	r3, [r7, #28]
 800a448:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a44c:	689b      	ldr	r3, [r3, #8]
 800a44e:	f003 0301 	and.w	r3, r3, #1
 800a452:	2b01      	cmp	r3, #1
 800a454:	d102      	bne.n	800a45c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800a456:	6878      	ldr	r0, [r7, #4]
 800a458:	f00b f906 	bl	8015668 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	695a      	ldr	r2, [r3, #20]
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800a46a:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	4618      	mov	r0, r3
 800a472:	f005 fd3b 	bl	800feec <USB_ReadInterrupts>
 800a476:	4603      	mov	r3, r0
 800a478:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a47c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a480:	f040 80b7 	bne.w	800a5f2 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a484:	69fb      	ldr	r3, [r7, #28]
 800a486:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a48a:	685b      	ldr	r3, [r3, #4]
 800a48c:	69fa      	ldr	r2, [r7, #28]
 800a48e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a492:	f023 0301 	bic.w	r3, r3, #1
 800a496:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	2110      	movs	r1, #16
 800a49e:	4618      	mov	r0, r3
 800a4a0:	f004 fe08 	bl	800f0b4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a4a8:	e046      	b.n	800a538 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800a4aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4ac:	015a      	lsls	r2, r3, #5
 800a4ae:	69fb      	ldr	r3, [r7, #28]
 800a4b0:	4413      	add	r3, r2
 800a4b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4b6:	461a      	mov	r2, r3
 800a4b8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a4bc:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a4be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4c0:	015a      	lsls	r2, r3, #5
 800a4c2:	69fb      	ldr	r3, [r7, #28]
 800a4c4:	4413      	add	r3, r2
 800a4c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a4ce:	0151      	lsls	r1, r2, #5
 800a4d0:	69fa      	ldr	r2, [r7, #28]
 800a4d2:	440a      	add	r2, r1
 800a4d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a4d8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a4dc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800a4de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4e0:	015a      	lsls	r2, r3, #5
 800a4e2:	69fb      	ldr	r3, [r7, #28]
 800a4e4:	4413      	add	r3, r2
 800a4e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4ea:	461a      	mov	r2, r3
 800a4ec:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a4f0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a4f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4f4:	015a      	lsls	r2, r3, #5
 800a4f6:	69fb      	ldr	r3, [r7, #28]
 800a4f8:	4413      	add	r3, r2
 800a4fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a502:	0151      	lsls	r1, r2, #5
 800a504:	69fa      	ldr	r2, [r7, #28]
 800a506:	440a      	add	r2, r1
 800a508:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a50c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a510:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a514:	015a      	lsls	r2, r3, #5
 800a516:	69fb      	ldr	r3, [r7, #28]
 800a518:	4413      	add	r3, r2
 800a51a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a522:	0151      	lsls	r1, r2, #5
 800a524:	69fa      	ldr	r2, [r7, #28]
 800a526:	440a      	add	r2, r1
 800a528:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a52c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a530:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a532:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a534:	3301      	adds	r3, #1
 800a536:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	791b      	ldrb	r3, [r3, #4]
 800a53c:	461a      	mov	r2, r3
 800a53e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a540:	4293      	cmp	r3, r2
 800a542:	d3b2      	bcc.n	800a4aa <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800a544:	69fb      	ldr	r3, [r7, #28]
 800a546:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a54a:	69db      	ldr	r3, [r3, #28]
 800a54c:	69fa      	ldr	r2, [r7, #28]
 800a54e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a552:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800a556:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	7bdb      	ldrb	r3, [r3, #15]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d016      	beq.n	800a58e <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800a560:	69fb      	ldr	r3, [r7, #28]
 800a562:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a566:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a56a:	69fa      	ldr	r2, [r7, #28]
 800a56c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a570:	f043 030b 	orr.w	r3, r3, #11
 800a574:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800a578:	69fb      	ldr	r3, [r7, #28]
 800a57a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a57e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a580:	69fa      	ldr	r2, [r7, #28]
 800a582:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a586:	f043 030b 	orr.w	r3, r3, #11
 800a58a:	6453      	str	r3, [r2, #68]	@ 0x44
 800a58c:	e015      	b.n	800a5ba <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800a58e:	69fb      	ldr	r3, [r7, #28]
 800a590:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a594:	695b      	ldr	r3, [r3, #20]
 800a596:	69fa      	ldr	r2, [r7, #28]
 800a598:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a59c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a5a0:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800a5a4:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800a5a6:	69fb      	ldr	r3, [r7, #28]
 800a5a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5ac:	691b      	ldr	r3, [r3, #16]
 800a5ae:	69fa      	ldr	r2, [r7, #28]
 800a5b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a5b4:	f043 030b 	orr.w	r3, r3, #11
 800a5b8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800a5ba:	69fb      	ldr	r3, [r7, #28]
 800a5bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	69fa      	ldr	r2, [r7, #28]
 800a5c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a5c8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800a5cc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	6818      	ldr	r0, [r3, #0]
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800a5dc:	461a      	mov	r2, r3
 800a5de:	f005 fd49 	bl	8010074 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	695a      	ldr	r2, [r3, #20]
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800a5f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	f005 fc78 	bl	800feec <USB_ReadInterrupts>
 800a5fc:	4603      	mov	r3, r0
 800a5fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a602:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a606:	d123      	bne.n	800a650 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	4618      	mov	r0, r3
 800a60e:	f005 fd0e 	bl	801002e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	4618      	mov	r0, r3
 800a618:	f004 fdc5 	bl	800f1a6 <USB_GetDevSpeed>
 800a61c:	4603      	mov	r3, r0
 800a61e:	461a      	mov	r2, r3
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681c      	ldr	r4, [r3, #0]
 800a628:	f001 f9ca 	bl	800b9c0 <HAL_RCC_GetHCLKFreq>
 800a62c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800a632:	461a      	mov	r2, r3
 800a634:	4620      	mov	r0, r4
 800a636:	f004 fac9 	bl	800ebcc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f00a ffeb 	bl	8015616 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	695a      	ldr	r2, [r3, #20]
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800a64e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	4618      	mov	r0, r3
 800a656:	f005 fc49 	bl	800feec <USB_ReadInterrupts>
 800a65a:	4603      	mov	r3, r0
 800a65c:	f003 0308 	and.w	r3, r3, #8
 800a660:	2b08      	cmp	r3, #8
 800a662:	d10a      	bne.n	800a67a <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800a664:	6878      	ldr	r0, [r7, #4]
 800a666:	f00a ffc8 	bl	80155fa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	695a      	ldr	r2, [r3, #20]
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	f002 0208 	and.w	r2, r2, #8
 800a678:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	4618      	mov	r0, r3
 800a680:	f005 fc34 	bl	800feec <USB_ReadInterrupts>
 800a684:	4603      	mov	r3, r0
 800a686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a68a:	2b80      	cmp	r3, #128	@ 0x80
 800a68c:	d123      	bne.n	800a6d6 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800a68e:	6a3b      	ldr	r3, [r7, #32]
 800a690:	699b      	ldr	r3, [r3, #24]
 800a692:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a696:	6a3b      	ldr	r3, [r7, #32]
 800a698:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a69a:	2301      	movs	r3, #1
 800a69c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a69e:	e014      	b.n	800a6ca <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a6a0:	6879      	ldr	r1, [r7, #4]
 800a6a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6a4:	4613      	mov	r3, r2
 800a6a6:	00db      	lsls	r3, r3, #3
 800a6a8:	4413      	add	r3, r2
 800a6aa:	009b      	lsls	r3, r3, #2
 800a6ac:	440b      	add	r3, r1
 800a6ae:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800a6b2:	781b      	ldrb	r3, [r3, #0]
 800a6b4:	2b01      	cmp	r3, #1
 800a6b6:	d105      	bne.n	800a6c4 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800a6b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6ba:	b2db      	uxtb	r3, r3
 800a6bc:	4619      	mov	r1, r3
 800a6be:	6878      	ldr	r0, [r7, #4]
 800a6c0:	f000 fb0a 	bl	800acd8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a6c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6c6:	3301      	adds	r3, #1
 800a6c8:	627b      	str	r3, [r7, #36]	@ 0x24
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	791b      	ldrb	r3, [r3, #4]
 800a6ce:	461a      	mov	r2, r3
 800a6d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6d2:	4293      	cmp	r3, r2
 800a6d4:	d3e4      	bcc.n	800a6a0 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	4618      	mov	r0, r3
 800a6dc:	f005 fc06 	bl	800feec <USB_ReadInterrupts>
 800a6e0:	4603      	mov	r3, r0
 800a6e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a6e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a6ea:	d13c      	bne.n	800a766 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	627b      	str	r3, [r7, #36]	@ 0x24
 800a6f0:	e02b      	b.n	800a74a <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a6f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6f4:	015a      	lsls	r2, r3, #5
 800a6f6:	69fb      	ldr	r3, [r7, #28]
 800a6f8:	4413      	add	r3, r2
 800a6fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a702:	6879      	ldr	r1, [r7, #4]
 800a704:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a706:	4613      	mov	r3, r2
 800a708:	00db      	lsls	r3, r3, #3
 800a70a:	4413      	add	r3, r2
 800a70c:	009b      	lsls	r3, r3, #2
 800a70e:	440b      	add	r3, r1
 800a710:	3318      	adds	r3, #24
 800a712:	781b      	ldrb	r3, [r3, #0]
 800a714:	2b01      	cmp	r3, #1
 800a716:	d115      	bne.n	800a744 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800a718:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	da12      	bge.n	800a744 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800a71e:	6879      	ldr	r1, [r7, #4]
 800a720:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a722:	4613      	mov	r3, r2
 800a724:	00db      	lsls	r3, r3, #3
 800a726:	4413      	add	r3, r2
 800a728:	009b      	lsls	r3, r3, #2
 800a72a:	440b      	add	r3, r1
 800a72c:	3317      	adds	r3, #23
 800a72e:	2201      	movs	r2, #1
 800a730:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800a732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a734:	b2db      	uxtb	r3, r3
 800a736:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a73a:	b2db      	uxtb	r3, r3
 800a73c:	4619      	mov	r1, r3
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	f000 faca 	bl	800acd8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a746:	3301      	adds	r3, #1
 800a748:	627b      	str	r3, [r7, #36]	@ 0x24
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	791b      	ldrb	r3, [r3, #4]
 800a74e:	461a      	mov	r2, r3
 800a750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a752:	4293      	cmp	r3, r2
 800a754:	d3cd      	bcc.n	800a6f2 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	695a      	ldr	r2, [r3, #20]
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800a764:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	4618      	mov	r0, r3
 800a76c:	f005 fbbe 	bl	800feec <USB_ReadInterrupts>
 800a770:	4603      	mov	r3, r0
 800a772:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a776:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a77a:	d156      	bne.n	800a82a <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a77c:	2301      	movs	r3, #1
 800a77e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a780:	e045      	b.n	800a80e <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800a782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a784:	015a      	lsls	r2, r3, #5
 800a786:	69fb      	ldr	r3, [r7, #28]
 800a788:	4413      	add	r3, r2
 800a78a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800a792:	6879      	ldr	r1, [r7, #4]
 800a794:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a796:	4613      	mov	r3, r2
 800a798:	00db      	lsls	r3, r3, #3
 800a79a:	4413      	add	r3, r2
 800a79c:	009b      	lsls	r3, r3, #2
 800a79e:	440b      	add	r3, r1
 800a7a0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800a7a4:	781b      	ldrb	r3, [r3, #0]
 800a7a6:	2b01      	cmp	r3, #1
 800a7a8:	d12e      	bne.n	800a808 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800a7aa:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	da2b      	bge.n	800a808 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800a7b0:	69bb      	ldr	r3, [r7, #24]
 800a7b2:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800a7bc:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800a7c0:	429a      	cmp	r2, r3
 800a7c2:	d121      	bne.n	800a808 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800a7c4:	6879      	ldr	r1, [r7, #4]
 800a7c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a7c8:	4613      	mov	r3, r2
 800a7ca:	00db      	lsls	r3, r3, #3
 800a7cc:	4413      	add	r3, r2
 800a7ce:	009b      	lsls	r3, r3, #2
 800a7d0:	440b      	add	r3, r1
 800a7d2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800a7d6:	2201      	movs	r2, #1
 800a7d8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800a7da:	6a3b      	ldr	r3, [r7, #32]
 800a7dc:	699b      	ldr	r3, [r3, #24]
 800a7de:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a7e2:	6a3b      	ldr	r3, [r7, #32]
 800a7e4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800a7e6:	6a3b      	ldr	r3, [r7, #32]
 800a7e8:	695b      	ldr	r3, [r3, #20]
 800a7ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d10a      	bne.n	800a808 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800a7f2:	69fb      	ldr	r3, [r7, #28]
 800a7f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a7f8:	685b      	ldr	r3, [r3, #4]
 800a7fa:	69fa      	ldr	r2, [r7, #28]
 800a7fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a800:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a804:	6053      	str	r3, [r2, #4]
            break;
 800a806:	e008      	b.n	800a81a <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a80a:	3301      	adds	r3, #1
 800a80c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	791b      	ldrb	r3, [r3, #4]
 800a812:	461a      	mov	r2, r3
 800a814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a816:	4293      	cmp	r3, r2
 800a818:	d3b3      	bcc.n	800a782 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	695a      	ldr	r2, [r3, #20]
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800a828:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	4618      	mov	r0, r3
 800a830:	f005 fb5c 	bl	800feec <USB_ReadInterrupts>
 800a834:	4603      	mov	r3, r0
 800a836:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a83a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a83e:	d10a      	bne.n	800a856 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800a840:	6878      	ldr	r0, [r7, #4]
 800a842:	f00a ff69 	bl	8015718 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	695a      	ldr	r2, [r3, #20]
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800a854:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	4618      	mov	r0, r3
 800a85c:	f005 fb46 	bl	800feec <USB_ReadInterrupts>
 800a860:	4603      	mov	r3, r0
 800a862:	f003 0304 	and.w	r3, r3, #4
 800a866:	2b04      	cmp	r3, #4
 800a868:	d115      	bne.n	800a896 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	685b      	ldr	r3, [r3, #4]
 800a870:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800a872:	69bb      	ldr	r3, [r7, #24]
 800a874:	f003 0304 	and.w	r3, r3, #4
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d002      	beq.n	800a882 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800a87c:	6878      	ldr	r0, [r7, #4]
 800a87e:	f00a ff59 	bl	8015734 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	6859      	ldr	r1, [r3, #4]
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	69ba      	ldr	r2, [r7, #24]
 800a88e:	430a      	orrs	r2, r1
 800a890:	605a      	str	r2, [r3, #4]
 800a892:	e000      	b.n	800a896 <HAL_PCD_IRQHandler+0x93c>
      return;
 800a894:	bf00      	nop
    }
  }
}
 800a896:	3734      	adds	r7, #52	@ 0x34
 800a898:	46bd      	mov	sp, r7
 800a89a:	bd90      	pop	{r4, r7, pc}

0800a89c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800a89c:	b580      	push	{r7, lr}
 800a89e:	b082      	sub	sp, #8
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	6078      	str	r0, [r7, #4]
 800a8a4:	460b      	mov	r3, r1
 800a8a6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800a8ae:	2b01      	cmp	r3, #1
 800a8b0:	d101      	bne.n	800a8b6 <HAL_PCD_SetAddress+0x1a>
 800a8b2:	2302      	movs	r3, #2
 800a8b4:	e012      	b.n	800a8dc <HAL_PCD_SetAddress+0x40>
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	2201      	movs	r2, #1
 800a8ba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	78fa      	ldrb	r2, [r7, #3]
 800a8c2:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	78fa      	ldrb	r2, [r7, #3]
 800a8ca:	4611      	mov	r1, r2
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	f005 faa5 	bl	800fe1c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800a8da:	2300      	movs	r3, #0
}
 800a8dc:	4618      	mov	r0, r3
 800a8de:	3708      	adds	r7, #8
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	bd80      	pop	{r7, pc}

0800a8e4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b084      	sub	sp, #16
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
 800a8ec:	4608      	mov	r0, r1
 800a8ee:	4611      	mov	r1, r2
 800a8f0:	461a      	mov	r2, r3
 800a8f2:	4603      	mov	r3, r0
 800a8f4:	70fb      	strb	r3, [r7, #3]
 800a8f6:	460b      	mov	r3, r1
 800a8f8:	803b      	strh	r3, [r7, #0]
 800a8fa:	4613      	mov	r3, r2
 800a8fc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800a8fe:	2300      	movs	r3, #0
 800a900:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a902:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a906:	2b00      	cmp	r3, #0
 800a908:	da0f      	bge.n	800a92a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a90a:	78fb      	ldrb	r3, [r7, #3]
 800a90c:	f003 020f 	and.w	r2, r3, #15
 800a910:	4613      	mov	r3, r2
 800a912:	00db      	lsls	r3, r3, #3
 800a914:	4413      	add	r3, r2
 800a916:	009b      	lsls	r3, r3, #2
 800a918:	3310      	adds	r3, #16
 800a91a:	687a      	ldr	r2, [r7, #4]
 800a91c:	4413      	add	r3, r2
 800a91e:	3304      	adds	r3, #4
 800a920:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	2201      	movs	r2, #1
 800a926:	705a      	strb	r2, [r3, #1]
 800a928:	e00f      	b.n	800a94a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a92a:	78fb      	ldrb	r3, [r7, #3]
 800a92c:	f003 020f 	and.w	r2, r3, #15
 800a930:	4613      	mov	r3, r2
 800a932:	00db      	lsls	r3, r3, #3
 800a934:	4413      	add	r3, r2
 800a936:	009b      	lsls	r3, r3, #2
 800a938:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a93c:	687a      	ldr	r2, [r7, #4]
 800a93e:	4413      	add	r3, r2
 800a940:	3304      	adds	r3, #4
 800a942:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	2200      	movs	r2, #0
 800a948:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800a94a:	78fb      	ldrb	r3, [r7, #3]
 800a94c:	f003 030f 	and.w	r3, r3, #15
 800a950:	b2da      	uxtb	r2, r3
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800a956:	883b      	ldrh	r3, [r7, #0]
 800a958:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	78ba      	ldrb	r2, [r7, #2]
 800a964:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	785b      	ldrb	r3, [r3, #1]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d004      	beq.n	800a978 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	781b      	ldrb	r3, [r3, #0]
 800a972:	461a      	mov	r2, r3
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800a978:	78bb      	ldrb	r3, [r7, #2]
 800a97a:	2b02      	cmp	r3, #2
 800a97c:	d102      	bne.n	800a984 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	2200      	movs	r2, #0
 800a982:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800a98a:	2b01      	cmp	r3, #1
 800a98c:	d101      	bne.n	800a992 <HAL_PCD_EP_Open+0xae>
 800a98e:	2302      	movs	r3, #2
 800a990:	e00e      	b.n	800a9b0 <HAL_PCD_EP_Open+0xcc>
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	2201      	movs	r2, #1
 800a996:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	68f9      	ldr	r1, [r7, #12]
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	f004 fc25 	bl	800f1f0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800a9ae:	7afb      	ldrb	r3, [r7, #11]
}
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	3710      	adds	r7, #16
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	bd80      	pop	{r7, pc}

0800a9b8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a9b8:	b580      	push	{r7, lr}
 800a9ba:	b084      	sub	sp, #16
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	6078      	str	r0, [r7, #4]
 800a9c0:	460b      	mov	r3, r1
 800a9c2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a9c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	da0f      	bge.n	800a9ec <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a9cc:	78fb      	ldrb	r3, [r7, #3]
 800a9ce:	f003 020f 	and.w	r2, r3, #15
 800a9d2:	4613      	mov	r3, r2
 800a9d4:	00db      	lsls	r3, r3, #3
 800a9d6:	4413      	add	r3, r2
 800a9d8:	009b      	lsls	r3, r3, #2
 800a9da:	3310      	adds	r3, #16
 800a9dc:	687a      	ldr	r2, [r7, #4]
 800a9de:	4413      	add	r3, r2
 800a9e0:	3304      	adds	r3, #4
 800a9e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	2201      	movs	r2, #1
 800a9e8:	705a      	strb	r2, [r3, #1]
 800a9ea:	e00f      	b.n	800aa0c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a9ec:	78fb      	ldrb	r3, [r7, #3]
 800a9ee:	f003 020f 	and.w	r2, r3, #15
 800a9f2:	4613      	mov	r3, r2
 800a9f4:	00db      	lsls	r3, r3, #3
 800a9f6:	4413      	add	r3, r2
 800a9f8:	009b      	lsls	r3, r3, #2
 800a9fa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a9fe:	687a      	ldr	r2, [r7, #4]
 800aa00:	4413      	add	r3, r2
 800aa02:	3304      	adds	r3, #4
 800aa04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800aa0c:	78fb      	ldrb	r3, [r7, #3]
 800aa0e:	f003 030f 	and.w	r3, r3, #15
 800aa12:	b2da      	uxtb	r2, r3
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800aa1e:	2b01      	cmp	r3, #1
 800aa20:	d101      	bne.n	800aa26 <HAL_PCD_EP_Close+0x6e>
 800aa22:	2302      	movs	r3, #2
 800aa24:	e00e      	b.n	800aa44 <HAL_PCD_EP_Close+0x8c>
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	2201      	movs	r2, #1
 800aa2a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	68f9      	ldr	r1, [r7, #12]
 800aa34:	4618      	mov	r0, r3
 800aa36:	f004 fc63 	bl	800f300 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800aa42:	2300      	movs	r3, #0
}
 800aa44:	4618      	mov	r0, r3
 800aa46:	3710      	adds	r7, #16
 800aa48:	46bd      	mov	sp, r7
 800aa4a:	bd80      	pop	{r7, pc}

0800aa4c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800aa4c:	b580      	push	{r7, lr}
 800aa4e:	b086      	sub	sp, #24
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	60f8      	str	r0, [r7, #12]
 800aa54:	607a      	str	r2, [r7, #4]
 800aa56:	603b      	str	r3, [r7, #0]
 800aa58:	460b      	mov	r3, r1
 800aa5a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800aa5c:	7afb      	ldrb	r3, [r7, #11]
 800aa5e:	f003 020f 	and.w	r2, r3, #15
 800aa62:	4613      	mov	r3, r2
 800aa64:	00db      	lsls	r3, r3, #3
 800aa66:	4413      	add	r3, r2
 800aa68:	009b      	lsls	r3, r3, #2
 800aa6a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800aa6e:	68fa      	ldr	r2, [r7, #12]
 800aa70:	4413      	add	r3, r2
 800aa72:	3304      	adds	r3, #4
 800aa74:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800aa76:	697b      	ldr	r3, [r7, #20]
 800aa78:	687a      	ldr	r2, [r7, #4]
 800aa7a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800aa7c:	697b      	ldr	r3, [r7, #20]
 800aa7e:	683a      	ldr	r2, [r7, #0]
 800aa80:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800aa82:	697b      	ldr	r3, [r7, #20]
 800aa84:	2200      	movs	r2, #0
 800aa86:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800aa88:	697b      	ldr	r3, [r7, #20]
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800aa8e:	7afb      	ldrb	r3, [r7, #11]
 800aa90:	f003 030f 	and.w	r3, r3, #15
 800aa94:	b2da      	uxtb	r2, r3
 800aa96:	697b      	ldr	r3, [r7, #20]
 800aa98:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	799b      	ldrb	r3, [r3, #6]
 800aa9e:	2b01      	cmp	r3, #1
 800aaa0:	d102      	bne.n	800aaa8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800aaa2:	687a      	ldr	r2, [r7, #4]
 800aaa4:	697b      	ldr	r3, [r7, #20]
 800aaa6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	6818      	ldr	r0, [r3, #0]
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	799b      	ldrb	r3, [r3, #6]
 800aab0:	461a      	mov	r2, r3
 800aab2:	6979      	ldr	r1, [r7, #20]
 800aab4:	f004 fd00 	bl	800f4b8 <USB_EPStartXfer>

  return HAL_OK;
 800aab8:	2300      	movs	r3, #0
}
 800aaba:	4618      	mov	r0, r3
 800aabc:	3718      	adds	r7, #24
 800aabe:	46bd      	mov	sp, r7
 800aac0:	bd80      	pop	{r7, pc}

0800aac2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800aac2:	b480      	push	{r7}
 800aac4:	b083      	sub	sp, #12
 800aac6:	af00      	add	r7, sp, #0
 800aac8:	6078      	str	r0, [r7, #4]
 800aaca:	460b      	mov	r3, r1
 800aacc:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800aace:	78fb      	ldrb	r3, [r7, #3]
 800aad0:	f003 020f 	and.w	r2, r3, #15
 800aad4:	6879      	ldr	r1, [r7, #4]
 800aad6:	4613      	mov	r3, r2
 800aad8:	00db      	lsls	r3, r3, #3
 800aada:	4413      	add	r3, r2
 800aadc:	009b      	lsls	r3, r3, #2
 800aade:	440b      	add	r3, r1
 800aae0:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800aae4:	681b      	ldr	r3, [r3, #0]
}
 800aae6:	4618      	mov	r0, r3
 800aae8:	370c      	adds	r7, #12
 800aaea:	46bd      	mov	sp, r7
 800aaec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf0:	4770      	bx	lr

0800aaf2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800aaf2:	b580      	push	{r7, lr}
 800aaf4:	b086      	sub	sp, #24
 800aaf6:	af00      	add	r7, sp, #0
 800aaf8:	60f8      	str	r0, [r7, #12]
 800aafa:	607a      	str	r2, [r7, #4]
 800aafc:	603b      	str	r3, [r7, #0]
 800aafe:	460b      	mov	r3, r1
 800ab00:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ab02:	7afb      	ldrb	r3, [r7, #11]
 800ab04:	f003 020f 	and.w	r2, r3, #15
 800ab08:	4613      	mov	r3, r2
 800ab0a:	00db      	lsls	r3, r3, #3
 800ab0c:	4413      	add	r3, r2
 800ab0e:	009b      	lsls	r3, r3, #2
 800ab10:	3310      	adds	r3, #16
 800ab12:	68fa      	ldr	r2, [r7, #12]
 800ab14:	4413      	add	r3, r2
 800ab16:	3304      	adds	r3, #4
 800ab18:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800ab1a:	697b      	ldr	r3, [r7, #20]
 800ab1c:	687a      	ldr	r2, [r7, #4]
 800ab1e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800ab20:	697b      	ldr	r3, [r7, #20]
 800ab22:	683a      	ldr	r2, [r7, #0]
 800ab24:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800ab26:	697b      	ldr	r3, [r7, #20]
 800ab28:	2200      	movs	r2, #0
 800ab2a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800ab2c:	697b      	ldr	r3, [r7, #20]
 800ab2e:	2201      	movs	r2, #1
 800ab30:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ab32:	7afb      	ldrb	r3, [r7, #11]
 800ab34:	f003 030f 	and.w	r3, r3, #15
 800ab38:	b2da      	uxtb	r2, r3
 800ab3a:	697b      	ldr	r3, [r7, #20]
 800ab3c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	799b      	ldrb	r3, [r3, #6]
 800ab42:	2b01      	cmp	r3, #1
 800ab44:	d102      	bne.n	800ab4c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800ab46:	687a      	ldr	r2, [r7, #4]
 800ab48:	697b      	ldr	r3, [r7, #20]
 800ab4a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	6818      	ldr	r0, [r3, #0]
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	799b      	ldrb	r3, [r3, #6]
 800ab54:	461a      	mov	r2, r3
 800ab56:	6979      	ldr	r1, [r7, #20]
 800ab58:	f004 fcae 	bl	800f4b8 <USB_EPStartXfer>

  return HAL_OK;
 800ab5c:	2300      	movs	r3, #0
}
 800ab5e:	4618      	mov	r0, r3
 800ab60:	3718      	adds	r7, #24
 800ab62:	46bd      	mov	sp, r7
 800ab64:	bd80      	pop	{r7, pc}

0800ab66 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ab66:	b580      	push	{r7, lr}
 800ab68:	b084      	sub	sp, #16
 800ab6a:	af00      	add	r7, sp, #0
 800ab6c:	6078      	str	r0, [r7, #4]
 800ab6e:	460b      	mov	r3, r1
 800ab70:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800ab72:	78fb      	ldrb	r3, [r7, #3]
 800ab74:	f003 030f 	and.w	r3, r3, #15
 800ab78:	687a      	ldr	r2, [r7, #4]
 800ab7a:	7912      	ldrb	r2, [r2, #4]
 800ab7c:	4293      	cmp	r3, r2
 800ab7e:	d901      	bls.n	800ab84 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800ab80:	2301      	movs	r3, #1
 800ab82:	e04f      	b.n	800ac24 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800ab84:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	da0f      	bge.n	800abac <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ab8c:	78fb      	ldrb	r3, [r7, #3]
 800ab8e:	f003 020f 	and.w	r2, r3, #15
 800ab92:	4613      	mov	r3, r2
 800ab94:	00db      	lsls	r3, r3, #3
 800ab96:	4413      	add	r3, r2
 800ab98:	009b      	lsls	r3, r3, #2
 800ab9a:	3310      	adds	r3, #16
 800ab9c:	687a      	ldr	r2, [r7, #4]
 800ab9e:	4413      	add	r3, r2
 800aba0:	3304      	adds	r3, #4
 800aba2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	2201      	movs	r2, #1
 800aba8:	705a      	strb	r2, [r3, #1]
 800abaa:	e00d      	b.n	800abc8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800abac:	78fa      	ldrb	r2, [r7, #3]
 800abae:	4613      	mov	r3, r2
 800abb0:	00db      	lsls	r3, r3, #3
 800abb2:	4413      	add	r3, r2
 800abb4:	009b      	lsls	r3, r3, #2
 800abb6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800abba:	687a      	ldr	r2, [r7, #4]
 800abbc:	4413      	add	r3, r2
 800abbe:	3304      	adds	r3, #4
 800abc0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	2200      	movs	r2, #0
 800abc6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	2201      	movs	r2, #1
 800abcc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800abce:	78fb      	ldrb	r3, [r7, #3]
 800abd0:	f003 030f 	and.w	r3, r3, #15
 800abd4:	b2da      	uxtb	r2, r3
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800abe0:	2b01      	cmp	r3, #1
 800abe2:	d101      	bne.n	800abe8 <HAL_PCD_EP_SetStall+0x82>
 800abe4:	2302      	movs	r3, #2
 800abe6:	e01d      	b.n	800ac24 <HAL_PCD_EP_SetStall+0xbe>
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	2201      	movs	r2, #1
 800abec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	68f9      	ldr	r1, [r7, #12]
 800abf6:	4618      	mov	r0, r3
 800abf8:	f005 f83c 	bl	800fc74 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800abfc:	78fb      	ldrb	r3, [r7, #3]
 800abfe:	f003 030f 	and.w	r3, r3, #15
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d109      	bne.n	800ac1a <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	6818      	ldr	r0, [r3, #0]
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	7999      	ldrb	r1, [r3, #6]
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ac14:	461a      	mov	r2, r3
 800ac16:	f005 fa2d 	bl	8010074 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800ac22:	2300      	movs	r3, #0
}
 800ac24:	4618      	mov	r0, r3
 800ac26:	3710      	adds	r7, #16
 800ac28:	46bd      	mov	sp, r7
 800ac2a:	bd80      	pop	{r7, pc}

0800ac2c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b084      	sub	sp, #16
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
 800ac34:	460b      	mov	r3, r1
 800ac36:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800ac38:	78fb      	ldrb	r3, [r7, #3]
 800ac3a:	f003 030f 	and.w	r3, r3, #15
 800ac3e:	687a      	ldr	r2, [r7, #4]
 800ac40:	7912      	ldrb	r2, [r2, #4]
 800ac42:	4293      	cmp	r3, r2
 800ac44:	d901      	bls.n	800ac4a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800ac46:	2301      	movs	r3, #1
 800ac48:	e042      	b.n	800acd0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800ac4a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	da0f      	bge.n	800ac72 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ac52:	78fb      	ldrb	r3, [r7, #3]
 800ac54:	f003 020f 	and.w	r2, r3, #15
 800ac58:	4613      	mov	r3, r2
 800ac5a:	00db      	lsls	r3, r3, #3
 800ac5c:	4413      	add	r3, r2
 800ac5e:	009b      	lsls	r3, r3, #2
 800ac60:	3310      	adds	r3, #16
 800ac62:	687a      	ldr	r2, [r7, #4]
 800ac64:	4413      	add	r3, r2
 800ac66:	3304      	adds	r3, #4
 800ac68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	2201      	movs	r2, #1
 800ac6e:	705a      	strb	r2, [r3, #1]
 800ac70:	e00f      	b.n	800ac92 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ac72:	78fb      	ldrb	r3, [r7, #3]
 800ac74:	f003 020f 	and.w	r2, r3, #15
 800ac78:	4613      	mov	r3, r2
 800ac7a:	00db      	lsls	r3, r3, #3
 800ac7c:	4413      	add	r3, r2
 800ac7e:	009b      	lsls	r3, r3, #2
 800ac80:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ac84:	687a      	ldr	r2, [r7, #4]
 800ac86:	4413      	add	r3, r2
 800ac88:	3304      	adds	r3, #4
 800ac8a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	2200      	movs	r2, #0
 800ac90:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	2200      	movs	r2, #0
 800ac96:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ac98:	78fb      	ldrb	r3, [r7, #3]
 800ac9a:	f003 030f 	and.w	r3, r3, #15
 800ac9e:	b2da      	uxtb	r2, r3
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800acaa:	2b01      	cmp	r3, #1
 800acac:	d101      	bne.n	800acb2 <HAL_PCD_EP_ClrStall+0x86>
 800acae:	2302      	movs	r3, #2
 800acb0:	e00e      	b.n	800acd0 <HAL_PCD_EP_ClrStall+0xa4>
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	2201      	movs	r2, #1
 800acb6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	68f9      	ldr	r1, [r7, #12]
 800acc0:	4618      	mov	r0, r3
 800acc2:	f005 f845 	bl	800fd50 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	2200      	movs	r2, #0
 800acca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800acce:	2300      	movs	r3, #0
}
 800acd0:	4618      	mov	r0, r3
 800acd2:	3710      	adds	r7, #16
 800acd4:	46bd      	mov	sp, r7
 800acd6:	bd80      	pop	{r7, pc}

0800acd8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800acd8:	b580      	push	{r7, lr}
 800acda:	b084      	sub	sp, #16
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
 800ace0:	460b      	mov	r3, r1
 800ace2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800ace4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	da0c      	bge.n	800ad06 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800acec:	78fb      	ldrb	r3, [r7, #3]
 800acee:	f003 020f 	and.w	r2, r3, #15
 800acf2:	4613      	mov	r3, r2
 800acf4:	00db      	lsls	r3, r3, #3
 800acf6:	4413      	add	r3, r2
 800acf8:	009b      	lsls	r3, r3, #2
 800acfa:	3310      	adds	r3, #16
 800acfc:	687a      	ldr	r2, [r7, #4]
 800acfe:	4413      	add	r3, r2
 800ad00:	3304      	adds	r3, #4
 800ad02:	60fb      	str	r3, [r7, #12]
 800ad04:	e00c      	b.n	800ad20 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ad06:	78fb      	ldrb	r3, [r7, #3]
 800ad08:	f003 020f 	and.w	r2, r3, #15
 800ad0c:	4613      	mov	r3, r2
 800ad0e:	00db      	lsls	r3, r3, #3
 800ad10:	4413      	add	r3, r2
 800ad12:	009b      	lsls	r3, r3, #2
 800ad14:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ad18:	687a      	ldr	r2, [r7, #4]
 800ad1a:	4413      	add	r3, r2
 800ad1c:	3304      	adds	r3, #4
 800ad1e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	68f9      	ldr	r1, [r7, #12]
 800ad26:	4618      	mov	r0, r3
 800ad28:	f004 fe64 	bl	800f9f4 <USB_EPStopXfer>
 800ad2c:	4603      	mov	r3, r0
 800ad2e:	72fb      	strb	r3, [r7, #11]

  return ret;
 800ad30:	7afb      	ldrb	r3, [r7, #11]
}
 800ad32:	4618      	mov	r0, r3
 800ad34:	3710      	adds	r7, #16
 800ad36:	46bd      	mov	sp, r7
 800ad38:	bd80      	pop	{r7, pc}

0800ad3a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800ad3a:	b580      	push	{r7, lr}
 800ad3c:	b08a      	sub	sp, #40	@ 0x28
 800ad3e:	af02      	add	r7, sp, #8
 800ad40:	6078      	str	r0, [r7, #4]
 800ad42:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad4a:	697b      	ldr	r3, [r7, #20]
 800ad4c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800ad4e:	683a      	ldr	r2, [r7, #0]
 800ad50:	4613      	mov	r3, r2
 800ad52:	00db      	lsls	r3, r3, #3
 800ad54:	4413      	add	r3, r2
 800ad56:	009b      	lsls	r3, r3, #2
 800ad58:	3310      	adds	r3, #16
 800ad5a:	687a      	ldr	r2, [r7, #4]
 800ad5c:	4413      	add	r3, r2
 800ad5e:	3304      	adds	r3, #4
 800ad60:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	695a      	ldr	r2, [r3, #20]
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	691b      	ldr	r3, [r3, #16]
 800ad6a:	429a      	cmp	r2, r3
 800ad6c:	d901      	bls.n	800ad72 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800ad6e:	2301      	movs	r3, #1
 800ad70:	e06b      	b.n	800ae4a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	691a      	ldr	r2, [r3, #16]
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	695b      	ldr	r3, [r3, #20]
 800ad7a:	1ad3      	subs	r3, r2, r3
 800ad7c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	689b      	ldr	r3, [r3, #8]
 800ad82:	69fa      	ldr	r2, [r7, #28]
 800ad84:	429a      	cmp	r2, r3
 800ad86:	d902      	bls.n	800ad8e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	689b      	ldr	r3, [r3, #8]
 800ad8c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800ad8e:	69fb      	ldr	r3, [r7, #28]
 800ad90:	3303      	adds	r3, #3
 800ad92:	089b      	lsrs	r3, r3, #2
 800ad94:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800ad96:	e02a      	b.n	800adee <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	691a      	ldr	r2, [r3, #16]
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	695b      	ldr	r3, [r3, #20]
 800ada0:	1ad3      	subs	r3, r2, r3
 800ada2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	689b      	ldr	r3, [r3, #8]
 800ada8:	69fa      	ldr	r2, [r7, #28]
 800adaa:	429a      	cmp	r2, r3
 800adac:	d902      	bls.n	800adb4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	689b      	ldr	r3, [r3, #8]
 800adb2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800adb4:	69fb      	ldr	r3, [r7, #28]
 800adb6:	3303      	adds	r3, #3
 800adb8:	089b      	lsrs	r3, r3, #2
 800adba:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	68d9      	ldr	r1, [r3, #12]
 800adc0:	683b      	ldr	r3, [r7, #0]
 800adc2:	b2da      	uxtb	r2, r3
 800adc4:	69fb      	ldr	r3, [r7, #28]
 800adc6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800adcc:	9300      	str	r3, [sp, #0]
 800adce:	4603      	mov	r3, r0
 800add0:	6978      	ldr	r0, [r7, #20]
 800add2:	f004 feb9 	bl	800fb48 <USB_WritePacket>

    ep->xfer_buff  += len;
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	68da      	ldr	r2, [r3, #12]
 800adda:	69fb      	ldr	r3, [r7, #28]
 800addc:	441a      	add	r2, r3
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	695a      	ldr	r2, [r3, #20]
 800ade6:	69fb      	ldr	r3, [r7, #28]
 800ade8:	441a      	add	r2, r3
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	015a      	lsls	r2, r3, #5
 800adf2:	693b      	ldr	r3, [r7, #16]
 800adf4:	4413      	add	r3, r2
 800adf6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800adfa:	699b      	ldr	r3, [r3, #24]
 800adfc:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800adfe:	69ba      	ldr	r2, [r7, #24]
 800ae00:	429a      	cmp	r2, r3
 800ae02:	d809      	bhi.n	800ae18 <PCD_WriteEmptyTxFifo+0xde>
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	695a      	ldr	r2, [r3, #20]
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800ae0c:	429a      	cmp	r2, r3
 800ae0e:	d203      	bcs.n	800ae18 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	691b      	ldr	r3, [r3, #16]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d1bf      	bne.n	800ad98 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	691a      	ldr	r2, [r3, #16]
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	695b      	ldr	r3, [r3, #20]
 800ae20:	429a      	cmp	r2, r3
 800ae22:	d811      	bhi.n	800ae48 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800ae24:	683b      	ldr	r3, [r7, #0]
 800ae26:	f003 030f 	and.w	r3, r3, #15
 800ae2a:	2201      	movs	r2, #1
 800ae2c:	fa02 f303 	lsl.w	r3, r2, r3
 800ae30:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800ae32:	693b      	ldr	r3, [r7, #16]
 800ae34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ae3a:	68bb      	ldr	r3, [r7, #8]
 800ae3c:	43db      	mvns	r3, r3
 800ae3e:	6939      	ldr	r1, [r7, #16]
 800ae40:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ae44:	4013      	ands	r3, r2
 800ae46:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800ae48:	2300      	movs	r3, #0
}
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	3720      	adds	r7, #32
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	bd80      	pop	{r7, pc}
	...

0800ae54 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	b088      	sub	sp, #32
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
 800ae5c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae64:	69fb      	ldr	r3, [r7, #28]
 800ae66:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800ae68:	69fb      	ldr	r3, [r7, #28]
 800ae6a:	333c      	adds	r3, #60	@ 0x3c
 800ae6c:	3304      	adds	r3, #4
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800ae72:	683b      	ldr	r3, [r7, #0]
 800ae74:	015a      	lsls	r2, r3, #5
 800ae76:	69bb      	ldr	r3, [r7, #24]
 800ae78:	4413      	add	r3, r2
 800ae7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae7e:	689b      	ldr	r3, [r3, #8]
 800ae80:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	799b      	ldrb	r3, [r3, #6]
 800ae86:	2b01      	cmp	r3, #1
 800ae88:	d17b      	bne.n	800af82 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800ae8a:	693b      	ldr	r3, [r7, #16]
 800ae8c:	f003 0308 	and.w	r3, r3, #8
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d015      	beq.n	800aec0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ae94:	697b      	ldr	r3, [r7, #20]
 800ae96:	4a61      	ldr	r2, [pc, #388]	@ (800b01c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800ae98:	4293      	cmp	r3, r2
 800ae9a:	f240 80b9 	bls.w	800b010 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800ae9e:	693b      	ldr	r3, [r7, #16]
 800aea0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	f000 80b3 	beq.w	800b010 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	015a      	lsls	r2, r3, #5
 800aeae:	69bb      	ldr	r3, [r7, #24]
 800aeb0:	4413      	add	r3, r2
 800aeb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aeb6:	461a      	mov	r2, r3
 800aeb8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aebc:	6093      	str	r3, [r2, #8]
 800aebe:	e0a7      	b.n	800b010 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800aec0:	693b      	ldr	r3, [r7, #16]
 800aec2:	f003 0320 	and.w	r3, r3, #32
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d009      	beq.n	800aede <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800aeca:	683b      	ldr	r3, [r7, #0]
 800aecc:	015a      	lsls	r2, r3, #5
 800aece:	69bb      	ldr	r3, [r7, #24]
 800aed0:	4413      	add	r3, r2
 800aed2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aed6:	461a      	mov	r2, r3
 800aed8:	2320      	movs	r3, #32
 800aeda:	6093      	str	r3, [r2, #8]
 800aedc:	e098      	b.n	800b010 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800aede:	693b      	ldr	r3, [r7, #16]
 800aee0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	f040 8093 	bne.w	800b010 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800aeea:	697b      	ldr	r3, [r7, #20]
 800aeec:	4a4b      	ldr	r2, [pc, #300]	@ (800b01c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800aeee:	4293      	cmp	r3, r2
 800aef0:	d90f      	bls.n	800af12 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800aef2:	693b      	ldr	r3, [r7, #16]
 800aef4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d00a      	beq.n	800af12 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800aefc:	683b      	ldr	r3, [r7, #0]
 800aefe:	015a      	lsls	r2, r3, #5
 800af00:	69bb      	ldr	r3, [r7, #24]
 800af02:	4413      	add	r3, r2
 800af04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af08:	461a      	mov	r2, r3
 800af0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800af0e:	6093      	str	r3, [r2, #8]
 800af10:	e07e      	b.n	800b010 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800af12:	683a      	ldr	r2, [r7, #0]
 800af14:	4613      	mov	r3, r2
 800af16:	00db      	lsls	r3, r3, #3
 800af18:	4413      	add	r3, r2
 800af1a:	009b      	lsls	r3, r3, #2
 800af1c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800af20:	687a      	ldr	r2, [r7, #4]
 800af22:	4413      	add	r3, r2
 800af24:	3304      	adds	r3, #4
 800af26:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	6a1a      	ldr	r2, [r3, #32]
 800af2c:	683b      	ldr	r3, [r7, #0]
 800af2e:	0159      	lsls	r1, r3, #5
 800af30:	69bb      	ldr	r3, [r7, #24]
 800af32:	440b      	add	r3, r1
 800af34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af38:	691b      	ldr	r3, [r3, #16]
 800af3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800af3e:	1ad2      	subs	r2, r2, r3
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	2b00      	cmp	r3, #0
 800af48:	d114      	bne.n	800af74 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	691b      	ldr	r3, [r3, #16]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d109      	bne.n	800af66 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	6818      	ldr	r0, [r3, #0]
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800af5c:	461a      	mov	r2, r3
 800af5e:	2101      	movs	r1, #1
 800af60:	f005 f888 	bl	8010074 <USB_EP0_OutStart>
 800af64:	e006      	b.n	800af74 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	68da      	ldr	r2, [r3, #12]
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	695b      	ldr	r3, [r3, #20]
 800af6e:	441a      	add	r2, r3
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800af74:	683b      	ldr	r3, [r7, #0]
 800af76:	b2db      	uxtb	r3, r3
 800af78:	4619      	mov	r1, r3
 800af7a:	6878      	ldr	r0, [r7, #4]
 800af7c:	f00a fb08 	bl	8015590 <HAL_PCD_DataOutStageCallback>
 800af80:	e046      	b.n	800b010 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800af82:	697b      	ldr	r3, [r7, #20]
 800af84:	4a26      	ldr	r2, [pc, #152]	@ (800b020 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800af86:	4293      	cmp	r3, r2
 800af88:	d124      	bne.n	800afd4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800af8a:	693b      	ldr	r3, [r7, #16]
 800af8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800af90:	2b00      	cmp	r3, #0
 800af92:	d00a      	beq.n	800afaa <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800af94:	683b      	ldr	r3, [r7, #0]
 800af96:	015a      	lsls	r2, r3, #5
 800af98:	69bb      	ldr	r3, [r7, #24]
 800af9a:	4413      	add	r3, r2
 800af9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800afa0:	461a      	mov	r2, r3
 800afa2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800afa6:	6093      	str	r3, [r2, #8]
 800afa8:	e032      	b.n	800b010 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800afaa:	693b      	ldr	r3, [r7, #16]
 800afac:	f003 0320 	and.w	r3, r3, #32
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d008      	beq.n	800afc6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800afb4:	683b      	ldr	r3, [r7, #0]
 800afb6:	015a      	lsls	r2, r3, #5
 800afb8:	69bb      	ldr	r3, [r7, #24]
 800afba:	4413      	add	r3, r2
 800afbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800afc0:	461a      	mov	r2, r3
 800afc2:	2320      	movs	r3, #32
 800afc4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800afc6:	683b      	ldr	r3, [r7, #0]
 800afc8:	b2db      	uxtb	r3, r3
 800afca:	4619      	mov	r1, r3
 800afcc:	6878      	ldr	r0, [r7, #4]
 800afce:	f00a fadf 	bl	8015590 <HAL_PCD_DataOutStageCallback>
 800afd2:	e01d      	b.n	800b010 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800afd4:	683b      	ldr	r3, [r7, #0]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d114      	bne.n	800b004 <PCD_EP_OutXfrComplete_int+0x1b0>
 800afda:	6879      	ldr	r1, [r7, #4]
 800afdc:	683a      	ldr	r2, [r7, #0]
 800afde:	4613      	mov	r3, r2
 800afe0:	00db      	lsls	r3, r3, #3
 800afe2:	4413      	add	r3, r2
 800afe4:	009b      	lsls	r3, r3, #2
 800afe6:	440b      	add	r3, r1
 800afe8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d108      	bne.n	800b004 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	6818      	ldr	r0, [r3, #0]
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800affc:	461a      	mov	r2, r3
 800affe:	2100      	movs	r1, #0
 800b000:	f005 f838 	bl	8010074 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b004:	683b      	ldr	r3, [r7, #0]
 800b006:	b2db      	uxtb	r3, r3
 800b008:	4619      	mov	r1, r3
 800b00a:	6878      	ldr	r0, [r7, #4]
 800b00c:	f00a fac0 	bl	8015590 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800b010:	2300      	movs	r3, #0
}
 800b012:	4618      	mov	r0, r3
 800b014:	3720      	adds	r7, #32
 800b016:	46bd      	mov	sp, r7
 800b018:	bd80      	pop	{r7, pc}
 800b01a:	bf00      	nop
 800b01c:	4f54300a 	.word	0x4f54300a
 800b020:	4f54310a 	.word	0x4f54310a

0800b024 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b024:	b580      	push	{r7, lr}
 800b026:	b086      	sub	sp, #24
 800b028:	af00      	add	r7, sp, #0
 800b02a:	6078      	str	r0, [r7, #4]
 800b02c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b034:	697b      	ldr	r3, [r7, #20]
 800b036:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b038:	697b      	ldr	r3, [r7, #20]
 800b03a:	333c      	adds	r3, #60	@ 0x3c
 800b03c:	3304      	adds	r3, #4
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b042:	683b      	ldr	r3, [r7, #0]
 800b044:	015a      	lsls	r2, r3, #5
 800b046:	693b      	ldr	r3, [r7, #16]
 800b048:	4413      	add	r3, r2
 800b04a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b04e:	689b      	ldr	r3, [r3, #8]
 800b050:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	4a15      	ldr	r2, [pc, #84]	@ (800b0ac <PCD_EP_OutSetupPacket_int+0x88>)
 800b056:	4293      	cmp	r3, r2
 800b058:	d90e      	bls.n	800b078 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b05a:	68bb      	ldr	r3, [r7, #8]
 800b05c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b060:	2b00      	cmp	r3, #0
 800b062:	d009      	beq.n	800b078 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b064:	683b      	ldr	r3, [r7, #0]
 800b066:	015a      	lsls	r2, r3, #5
 800b068:	693b      	ldr	r3, [r7, #16]
 800b06a:	4413      	add	r3, r2
 800b06c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b070:	461a      	mov	r2, r3
 800b072:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b076:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800b078:	6878      	ldr	r0, [r7, #4]
 800b07a:	f00a fa77 	bl	801556c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	4a0a      	ldr	r2, [pc, #40]	@ (800b0ac <PCD_EP_OutSetupPacket_int+0x88>)
 800b082:	4293      	cmp	r3, r2
 800b084:	d90c      	bls.n	800b0a0 <PCD_EP_OutSetupPacket_int+0x7c>
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	799b      	ldrb	r3, [r3, #6]
 800b08a:	2b01      	cmp	r3, #1
 800b08c:	d108      	bne.n	800b0a0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	6818      	ldr	r0, [r3, #0]
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b098:	461a      	mov	r2, r3
 800b09a:	2101      	movs	r1, #1
 800b09c:	f004 ffea 	bl	8010074 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800b0a0:	2300      	movs	r3, #0
}
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	3718      	adds	r7, #24
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	bd80      	pop	{r7, pc}
 800b0aa:	bf00      	nop
 800b0ac:	4f54300a 	.word	0x4f54300a

0800b0b0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800b0b0:	b480      	push	{r7}
 800b0b2:	b085      	sub	sp, #20
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	6078      	str	r0, [r7, #4]
 800b0b8:	460b      	mov	r3, r1
 800b0ba:	70fb      	strb	r3, [r7, #3]
 800b0bc:	4613      	mov	r3, r2
 800b0be:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0c6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800b0c8:	78fb      	ldrb	r3, [r7, #3]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d107      	bne.n	800b0de <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800b0ce:	883b      	ldrh	r3, [r7, #0]
 800b0d0:	0419      	lsls	r1, r3, #16
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	68ba      	ldr	r2, [r7, #8]
 800b0d8:	430a      	orrs	r2, r1
 800b0da:	629a      	str	r2, [r3, #40]	@ 0x28
 800b0dc:	e028      	b.n	800b130 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0e4:	0c1b      	lsrs	r3, r3, #16
 800b0e6:	68ba      	ldr	r2, [r7, #8]
 800b0e8:	4413      	add	r3, r2
 800b0ea:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800b0ec:	2300      	movs	r3, #0
 800b0ee:	73fb      	strb	r3, [r7, #15]
 800b0f0:	e00d      	b.n	800b10e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681a      	ldr	r2, [r3, #0]
 800b0f6:	7bfb      	ldrb	r3, [r7, #15]
 800b0f8:	3340      	adds	r3, #64	@ 0x40
 800b0fa:	009b      	lsls	r3, r3, #2
 800b0fc:	4413      	add	r3, r2
 800b0fe:	685b      	ldr	r3, [r3, #4]
 800b100:	0c1b      	lsrs	r3, r3, #16
 800b102:	68ba      	ldr	r2, [r7, #8]
 800b104:	4413      	add	r3, r2
 800b106:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800b108:	7bfb      	ldrb	r3, [r7, #15]
 800b10a:	3301      	adds	r3, #1
 800b10c:	73fb      	strb	r3, [r7, #15]
 800b10e:	7bfa      	ldrb	r2, [r7, #15]
 800b110:	78fb      	ldrb	r3, [r7, #3]
 800b112:	3b01      	subs	r3, #1
 800b114:	429a      	cmp	r2, r3
 800b116:	d3ec      	bcc.n	800b0f2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800b118:	883b      	ldrh	r3, [r7, #0]
 800b11a:	0418      	lsls	r0, r3, #16
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	6819      	ldr	r1, [r3, #0]
 800b120:	78fb      	ldrb	r3, [r7, #3]
 800b122:	3b01      	subs	r3, #1
 800b124:	68ba      	ldr	r2, [r7, #8]
 800b126:	4302      	orrs	r2, r0
 800b128:	3340      	adds	r3, #64	@ 0x40
 800b12a:	009b      	lsls	r3, r3, #2
 800b12c:	440b      	add	r3, r1
 800b12e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800b130:	2300      	movs	r3, #0
}
 800b132:	4618      	mov	r0, r3
 800b134:	3714      	adds	r7, #20
 800b136:	46bd      	mov	sp, r7
 800b138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13c:	4770      	bx	lr

0800b13e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800b13e:	b480      	push	{r7}
 800b140:	b083      	sub	sp, #12
 800b142:	af00      	add	r7, sp, #0
 800b144:	6078      	str	r0, [r7, #4]
 800b146:	460b      	mov	r3, r1
 800b148:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	887a      	ldrh	r2, [r7, #2]
 800b150:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800b152:	2300      	movs	r3, #0
}
 800b154:	4618      	mov	r0, r3
 800b156:	370c      	adds	r7, #12
 800b158:	46bd      	mov	sp, r7
 800b15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15e:	4770      	bx	lr

0800b160 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800b160:	b480      	push	{r7}
 800b162:	b083      	sub	sp, #12
 800b164:	af00      	add	r7, sp, #0
 800b166:	6078      	str	r0, [r7, #4]
 800b168:	460b      	mov	r3, r1
 800b16a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800b16c:	bf00      	nop
 800b16e:	370c      	adds	r7, #12
 800b170:	46bd      	mov	sp, r7
 800b172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b176:	4770      	bx	lr

0800b178 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b086      	sub	sp, #24
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d101      	bne.n	800b18a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b186:	2301      	movs	r3, #1
 800b188:	e267      	b.n	800b65a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	f003 0301 	and.w	r3, r3, #1
 800b192:	2b00      	cmp	r3, #0
 800b194:	d075      	beq.n	800b282 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800b196:	4b88      	ldr	r3, [pc, #544]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b198:	689b      	ldr	r3, [r3, #8]
 800b19a:	f003 030c 	and.w	r3, r3, #12
 800b19e:	2b04      	cmp	r3, #4
 800b1a0:	d00c      	beq.n	800b1bc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b1a2:	4b85      	ldr	r3, [pc, #532]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b1a4:	689b      	ldr	r3, [r3, #8]
 800b1a6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800b1aa:	2b08      	cmp	r3, #8
 800b1ac:	d112      	bne.n	800b1d4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b1ae:	4b82      	ldr	r3, [pc, #520]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b1b0:	685b      	ldr	r3, [r3, #4]
 800b1b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b1b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b1ba:	d10b      	bne.n	800b1d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b1bc:	4b7e      	ldr	r3, [pc, #504]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d05b      	beq.n	800b280 <HAL_RCC_OscConfig+0x108>
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	685b      	ldr	r3, [r3, #4]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d157      	bne.n	800b280 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800b1d0:	2301      	movs	r3, #1
 800b1d2:	e242      	b.n	800b65a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	685b      	ldr	r3, [r3, #4]
 800b1d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b1dc:	d106      	bne.n	800b1ec <HAL_RCC_OscConfig+0x74>
 800b1de:	4b76      	ldr	r3, [pc, #472]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	4a75      	ldr	r2, [pc, #468]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b1e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b1e8:	6013      	str	r3, [r2, #0]
 800b1ea:	e01d      	b.n	800b228 <HAL_RCC_OscConfig+0xb0>
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	685b      	ldr	r3, [r3, #4]
 800b1f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b1f4:	d10c      	bne.n	800b210 <HAL_RCC_OscConfig+0x98>
 800b1f6:	4b70      	ldr	r3, [pc, #448]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	4a6f      	ldr	r2, [pc, #444]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b1fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b200:	6013      	str	r3, [r2, #0]
 800b202:	4b6d      	ldr	r3, [pc, #436]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	4a6c      	ldr	r2, [pc, #432]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b208:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b20c:	6013      	str	r3, [r2, #0]
 800b20e:	e00b      	b.n	800b228 <HAL_RCC_OscConfig+0xb0>
 800b210:	4b69      	ldr	r3, [pc, #420]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	4a68      	ldr	r2, [pc, #416]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b216:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b21a:	6013      	str	r3, [r2, #0]
 800b21c:	4b66      	ldr	r3, [pc, #408]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	4a65      	ldr	r2, [pc, #404]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b222:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b226:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	685b      	ldr	r3, [r3, #4]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d013      	beq.n	800b258 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b230:	f7fb f91c 	bl	800646c <HAL_GetTick>
 800b234:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b236:	e008      	b.n	800b24a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b238:	f7fb f918 	bl	800646c <HAL_GetTick>
 800b23c:	4602      	mov	r2, r0
 800b23e:	693b      	ldr	r3, [r7, #16]
 800b240:	1ad3      	subs	r3, r2, r3
 800b242:	2b64      	cmp	r3, #100	@ 0x64
 800b244:	d901      	bls.n	800b24a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800b246:	2303      	movs	r3, #3
 800b248:	e207      	b.n	800b65a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b24a:	4b5b      	ldr	r3, [pc, #364]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b252:	2b00      	cmp	r3, #0
 800b254:	d0f0      	beq.n	800b238 <HAL_RCC_OscConfig+0xc0>
 800b256:	e014      	b.n	800b282 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b258:	f7fb f908 	bl	800646c <HAL_GetTick>
 800b25c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b25e:	e008      	b.n	800b272 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b260:	f7fb f904 	bl	800646c <HAL_GetTick>
 800b264:	4602      	mov	r2, r0
 800b266:	693b      	ldr	r3, [r7, #16]
 800b268:	1ad3      	subs	r3, r2, r3
 800b26a:	2b64      	cmp	r3, #100	@ 0x64
 800b26c:	d901      	bls.n	800b272 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b26e:	2303      	movs	r3, #3
 800b270:	e1f3      	b.n	800b65a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b272:	4b51      	ldr	r3, [pc, #324]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d1f0      	bne.n	800b260 <HAL_RCC_OscConfig+0xe8>
 800b27e:	e000      	b.n	800b282 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b280:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	f003 0302 	and.w	r3, r3, #2
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d063      	beq.n	800b356 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800b28e:	4b4a      	ldr	r3, [pc, #296]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b290:	689b      	ldr	r3, [r3, #8]
 800b292:	f003 030c 	and.w	r3, r3, #12
 800b296:	2b00      	cmp	r3, #0
 800b298:	d00b      	beq.n	800b2b2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b29a:	4b47      	ldr	r3, [pc, #284]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b29c:	689b      	ldr	r3, [r3, #8]
 800b29e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800b2a2:	2b08      	cmp	r3, #8
 800b2a4:	d11c      	bne.n	800b2e0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b2a6:	4b44      	ldr	r3, [pc, #272]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b2a8:	685b      	ldr	r3, [r3, #4]
 800b2aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d116      	bne.n	800b2e0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b2b2:	4b41      	ldr	r3, [pc, #260]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	f003 0302 	and.w	r3, r3, #2
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d005      	beq.n	800b2ca <HAL_RCC_OscConfig+0x152>
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	68db      	ldr	r3, [r3, #12]
 800b2c2:	2b01      	cmp	r3, #1
 800b2c4:	d001      	beq.n	800b2ca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	e1c7      	b.n	800b65a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b2ca:	4b3b      	ldr	r3, [pc, #236]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	691b      	ldr	r3, [r3, #16]
 800b2d6:	00db      	lsls	r3, r3, #3
 800b2d8:	4937      	ldr	r1, [pc, #220]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b2da:	4313      	orrs	r3, r2
 800b2dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b2de:	e03a      	b.n	800b356 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	68db      	ldr	r3, [r3, #12]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d020      	beq.n	800b32a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b2e8:	4b34      	ldr	r3, [pc, #208]	@ (800b3bc <HAL_RCC_OscConfig+0x244>)
 800b2ea:	2201      	movs	r2, #1
 800b2ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b2ee:	f7fb f8bd 	bl	800646c <HAL_GetTick>
 800b2f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b2f4:	e008      	b.n	800b308 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b2f6:	f7fb f8b9 	bl	800646c <HAL_GetTick>
 800b2fa:	4602      	mov	r2, r0
 800b2fc:	693b      	ldr	r3, [r7, #16]
 800b2fe:	1ad3      	subs	r3, r2, r3
 800b300:	2b02      	cmp	r3, #2
 800b302:	d901      	bls.n	800b308 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800b304:	2303      	movs	r3, #3
 800b306:	e1a8      	b.n	800b65a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b308:	4b2b      	ldr	r3, [pc, #172]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	f003 0302 	and.w	r3, r3, #2
 800b310:	2b00      	cmp	r3, #0
 800b312:	d0f0      	beq.n	800b2f6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b314:	4b28      	ldr	r3, [pc, #160]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	691b      	ldr	r3, [r3, #16]
 800b320:	00db      	lsls	r3, r3, #3
 800b322:	4925      	ldr	r1, [pc, #148]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b324:	4313      	orrs	r3, r2
 800b326:	600b      	str	r3, [r1, #0]
 800b328:	e015      	b.n	800b356 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b32a:	4b24      	ldr	r3, [pc, #144]	@ (800b3bc <HAL_RCC_OscConfig+0x244>)
 800b32c:	2200      	movs	r2, #0
 800b32e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b330:	f7fb f89c 	bl	800646c <HAL_GetTick>
 800b334:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b336:	e008      	b.n	800b34a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b338:	f7fb f898 	bl	800646c <HAL_GetTick>
 800b33c:	4602      	mov	r2, r0
 800b33e:	693b      	ldr	r3, [r7, #16]
 800b340:	1ad3      	subs	r3, r2, r3
 800b342:	2b02      	cmp	r3, #2
 800b344:	d901      	bls.n	800b34a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800b346:	2303      	movs	r3, #3
 800b348:	e187      	b.n	800b65a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b34a:	4b1b      	ldr	r3, [pc, #108]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	f003 0302 	and.w	r3, r3, #2
 800b352:	2b00      	cmp	r3, #0
 800b354:	d1f0      	bne.n	800b338 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	f003 0308 	and.w	r3, r3, #8
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d036      	beq.n	800b3d0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	695b      	ldr	r3, [r3, #20]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d016      	beq.n	800b398 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b36a:	4b15      	ldr	r3, [pc, #84]	@ (800b3c0 <HAL_RCC_OscConfig+0x248>)
 800b36c:	2201      	movs	r2, #1
 800b36e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b370:	f7fb f87c 	bl	800646c <HAL_GetTick>
 800b374:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b376:	e008      	b.n	800b38a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b378:	f7fb f878 	bl	800646c <HAL_GetTick>
 800b37c:	4602      	mov	r2, r0
 800b37e:	693b      	ldr	r3, [r7, #16]
 800b380:	1ad3      	subs	r3, r2, r3
 800b382:	2b02      	cmp	r3, #2
 800b384:	d901      	bls.n	800b38a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800b386:	2303      	movs	r3, #3
 800b388:	e167      	b.n	800b65a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b38a:	4b0b      	ldr	r3, [pc, #44]	@ (800b3b8 <HAL_RCC_OscConfig+0x240>)
 800b38c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b38e:	f003 0302 	and.w	r3, r3, #2
 800b392:	2b00      	cmp	r3, #0
 800b394:	d0f0      	beq.n	800b378 <HAL_RCC_OscConfig+0x200>
 800b396:	e01b      	b.n	800b3d0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b398:	4b09      	ldr	r3, [pc, #36]	@ (800b3c0 <HAL_RCC_OscConfig+0x248>)
 800b39a:	2200      	movs	r2, #0
 800b39c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b39e:	f7fb f865 	bl	800646c <HAL_GetTick>
 800b3a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b3a4:	e00e      	b.n	800b3c4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b3a6:	f7fb f861 	bl	800646c <HAL_GetTick>
 800b3aa:	4602      	mov	r2, r0
 800b3ac:	693b      	ldr	r3, [r7, #16]
 800b3ae:	1ad3      	subs	r3, r2, r3
 800b3b0:	2b02      	cmp	r3, #2
 800b3b2:	d907      	bls.n	800b3c4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800b3b4:	2303      	movs	r3, #3
 800b3b6:	e150      	b.n	800b65a <HAL_RCC_OscConfig+0x4e2>
 800b3b8:	40023800 	.word	0x40023800
 800b3bc:	42470000 	.word	0x42470000
 800b3c0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b3c4:	4b88      	ldr	r3, [pc, #544]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b3c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b3c8:	f003 0302 	and.w	r3, r3, #2
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d1ea      	bne.n	800b3a6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	f003 0304 	and.w	r3, r3, #4
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	f000 8097 	beq.w	800b50c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b3de:	2300      	movs	r3, #0
 800b3e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b3e2:	4b81      	ldr	r3, [pc, #516]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b3e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d10f      	bne.n	800b40e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	60bb      	str	r3, [r7, #8]
 800b3f2:	4b7d      	ldr	r3, [pc, #500]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b3f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3f6:	4a7c      	ldr	r2, [pc, #496]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b3f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b3fc:	6413      	str	r3, [r2, #64]	@ 0x40
 800b3fe:	4b7a      	ldr	r3, [pc, #488]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b402:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b406:	60bb      	str	r3, [r7, #8]
 800b408:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b40a:	2301      	movs	r3, #1
 800b40c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b40e:	4b77      	ldr	r3, [pc, #476]	@ (800b5ec <HAL_RCC_OscConfig+0x474>)
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b416:	2b00      	cmp	r3, #0
 800b418:	d118      	bne.n	800b44c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800b41a:	4b74      	ldr	r3, [pc, #464]	@ (800b5ec <HAL_RCC_OscConfig+0x474>)
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	4a73      	ldr	r2, [pc, #460]	@ (800b5ec <HAL_RCC_OscConfig+0x474>)
 800b420:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b424:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b426:	f7fb f821 	bl	800646c <HAL_GetTick>
 800b42a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b42c:	e008      	b.n	800b440 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b42e:	f7fb f81d 	bl	800646c <HAL_GetTick>
 800b432:	4602      	mov	r2, r0
 800b434:	693b      	ldr	r3, [r7, #16]
 800b436:	1ad3      	subs	r3, r2, r3
 800b438:	2b02      	cmp	r3, #2
 800b43a:	d901      	bls.n	800b440 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800b43c:	2303      	movs	r3, #3
 800b43e:	e10c      	b.n	800b65a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b440:	4b6a      	ldr	r3, [pc, #424]	@ (800b5ec <HAL_RCC_OscConfig+0x474>)
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d0f0      	beq.n	800b42e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	689b      	ldr	r3, [r3, #8]
 800b450:	2b01      	cmp	r3, #1
 800b452:	d106      	bne.n	800b462 <HAL_RCC_OscConfig+0x2ea>
 800b454:	4b64      	ldr	r3, [pc, #400]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b456:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b458:	4a63      	ldr	r2, [pc, #396]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b45a:	f043 0301 	orr.w	r3, r3, #1
 800b45e:	6713      	str	r3, [r2, #112]	@ 0x70
 800b460:	e01c      	b.n	800b49c <HAL_RCC_OscConfig+0x324>
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	689b      	ldr	r3, [r3, #8]
 800b466:	2b05      	cmp	r3, #5
 800b468:	d10c      	bne.n	800b484 <HAL_RCC_OscConfig+0x30c>
 800b46a:	4b5f      	ldr	r3, [pc, #380]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b46c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b46e:	4a5e      	ldr	r2, [pc, #376]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b470:	f043 0304 	orr.w	r3, r3, #4
 800b474:	6713      	str	r3, [r2, #112]	@ 0x70
 800b476:	4b5c      	ldr	r3, [pc, #368]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b478:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b47a:	4a5b      	ldr	r2, [pc, #364]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b47c:	f043 0301 	orr.w	r3, r3, #1
 800b480:	6713      	str	r3, [r2, #112]	@ 0x70
 800b482:	e00b      	b.n	800b49c <HAL_RCC_OscConfig+0x324>
 800b484:	4b58      	ldr	r3, [pc, #352]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b486:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b488:	4a57      	ldr	r2, [pc, #348]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b48a:	f023 0301 	bic.w	r3, r3, #1
 800b48e:	6713      	str	r3, [r2, #112]	@ 0x70
 800b490:	4b55      	ldr	r3, [pc, #340]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b492:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b494:	4a54      	ldr	r2, [pc, #336]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b496:	f023 0304 	bic.w	r3, r3, #4
 800b49a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	689b      	ldr	r3, [r3, #8]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d015      	beq.n	800b4d0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b4a4:	f7fa ffe2 	bl	800646c <HAL_GetTick>
 800b4a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b4aa:	e00a      	b.n	800b4c2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b4ac:	f7fa ffde 	bl	800646c <HAL_GetTick>
 800b4b0:	4602      	mov	r2, r0
 800b4b2:	693b      	ldr	r3, [r7, #16]
 800b4b4:	1ad3      	subs	r3, r2, r3
 800b4b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b4ba:	4293      	cmp	r3, r2
 800b4bc:	d901      	bls.n	800b4c2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800b4be:	2303      	movs	r3, #3
 800b4c0:	e0cb      	b.n	800b65a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b4c2:	4b49      	ldr	r3, [pc, #292]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b4c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b4c6:	f003 0302 	and.w	r3, r3, #2
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d0ee      	beq.n	800b4ac <HAL_RCC_OscConfig+0x334>
 800b4ce:	e014      	b.n	800b4fa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b4d0:	f7fa ffcc 	bl	800646c <HAL_GetTick>
 800b4d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b4d6:	e00a      	b.n	800b4ee <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b4d8:	f7fa ffc8 	bl	800646c <HAL_GetTick>
 800b4dc:	4602      	mov	r2, r0
 800b4de:	693b      	ldr	r3, [r7, #16]
 800b4e0:	1ad3      	subs	r3, r2, r3
 800b4e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b4e6:	4293      	cmp	r3, r2
 800b4e8:	d901      	bls.n	800b4ee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800b4ea:	2303      	movs	r3, #3
 800b4ec:	e0b5      	b.n	800b65a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b4ee:	4b3e      	ldr	r3, [pc, #248]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b4f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b4f2:	f003 0302 	and.w	r3, r3, #2
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d1ee      	bne.n	800b4d8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b4fa:	7dfb      	ldrb	r3, [r7, #23]
 800b4fc:	2b01      	cmp	r3, #1
 800b4fe:	d105      	bne.n	800b50c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b500:	4b39      	ldr	r3, [pc, #228]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b504:	4a38      	ldr	r2, [pc, #224]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b506:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b50a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	699b      	ldr	r3, [r3, #24]
 800b510:	2b00      	cmp	r3, #0
 800b512:	f000 80a1 	beq.w	800b658 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b516:	4b34      	ldr	r3, [pc, #208]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b518:	689b      	ldr	r3, [r3, #8]
 800b51a:	f003 030c 	and.w	r3, r3, #12
 800b51e:	2b08      	cmp	r3, #8
 800b520:	d05c      	beq.n	800b5dc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	699b      	ldr	r3, [r3, #24]
 800b526:	2b02      	cmp	r3, #2
 800b528:	d141      	bne.n	800b5ae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b52a:	4b31      	ldr	r3, [pc, #196]	@ (800b5f0 <HAL_RCC_OscConfig+0x478>)
 800b52c:	2200      	movs	r2, #0
 800b52e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b530:	f7fa ff9c 	bl	800646c <HAL_GetTick>
 800b534:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b536:	e008      	b.n	800b54a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b538:	f7fa ff98 	bl	800646c <HAL_GetTick>
 800b53c:	4602      	mov	r2, r0
 800b53e:	693b      	ldr	r3, [r7, #16]
 800b540:	1ad3      	subs	r3, r2, r3
 800b542:	2b02      	cmp	r3, #2
 800b544:	d901      	bls.n	800b54a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800b546:	2303      	movs	r3, #3
 800b548:	e087      	b.n	800b65a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b54a:	4b27      	ldr	r3, [pc, #156]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b552:	2b00      	cmp	r3, #0
 800b554:	d1f0      	bne.n	800b538 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	69da      	ldr	r2, [r3, #28]
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	6a1b      	ldr	r3, [r3, #32]
 800b55e:	431a      	orrs	r2, r3
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b564:	019b      	lsls	r3, r3, #6
 800b566:	431a      	orrs	r2, r3
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b56c:	085b      	lsrs	r3, r3, #1
 800b56e:	3b01      	subs	r3, #1
 800b570:	041b      	lsls	r3, r3, #16
 800b572:	431a      	orrs	r2, r3
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b578:	061b      	lsls	r3, r3, #24
 800b57a:	491b      	ldr	r1, [pc, #108]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b57c:	4313      	orrs	r3, r2
 800b57e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b580:	4b1b      	ldr	r3, [pc, #108]	@ (800b5f0 <HAL_RCC_OscConfig+0x478>)
 800b582:	2201      	movs	r2, #1
 800b584:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b586:	f7fa ff71 	bl	800646c <HAL_GetTick>
 800b58a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b58c:	e008      	b.n	800b5a0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b58e:	f7fa ff6d 	bl	800646c <HAL_GetTick>
 800b592:	4602      	mov	r2, r0
 800b594:	693b      	ldr	r3, [r7, #16]
 800b596:	1ad3      	subs	r3, r2, r3
 800b598:	2b02      	cmp	r3, #2
 800b59a:	d901      	bls.n	800b5a0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800b59c:	2303      	movs	r3, #3
 800b59e:	e05c      	b.n	800b65a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b5a0:	4b11      	ldr	r3, [pc, #68]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d0f0      	beq.n	800b58e <HAL_RCC_OscConfig+0x416>
 800b5ac:	e054      	b.n	800b658 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b5ae:	4b10      	ldr	r3, [pc, #64]	@ (800b5f0 <HAL_RCC_OscConfig+0x478>)
 800b5b0:	2200      	movs	r2, #0
 800b5b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b5b4:	f7fa ff5a 	bl	800646c <HAL_GetTick>
 800b5b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b5ba:	e008      	b.n	800b5ce <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b5bc:	f7fa ff56 	bl	800646c <HAL_GetTick>
 800b5c0:	4602      	mov	r2, r0
 800b5c2:	693b      	ldr	r3, [r7, #16]
 800b5c4:	1ad3      	subs	r3, r2, r3
 800b5c6:	2b02      	cmp	r3, #2
 800b5c8:	d901      	bls.n	800b5ce <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800b5ca:	2303      	movs	r3, #3
 800b5cc:	e045      	b.n	800b65a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b5ce:	4b06      	ldr	r3, [pc, #24]	@ (800b5e8 <HAL_RCC_OscConfig+0x470>)
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d1f0      	bne.n	800b5bc <HAL_RCC_OscConfig+0x444>
 800b5da:	e03d      	b.n	800b658 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	699b      	ldr	r3, [r3, #24]
 800b5e0:	2b01      	cmp	r3, #1
 800b5e2:	d107      	bne.n	800b5f4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800b5e4:	2301      	movs	r3, #1
 800b5e6:	e038      	b.n	800b65a <HAL_RCC_OscConfig+0x4e2>
 800b5e8:	40023800 	.word	0x40023800
 800b5ec:	40007000 	.word	0x40007000
 800b5f0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800b5f4:	4b1b      	ldr	r3, [pc, #108]	@ (800b664 <HAL_RCC_OscConfig+0x4ec>)
 800b5f6:	685b      	ldr	r3, [r3, #4]
 800b5f8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	699b      	ldr	r3, [r3, #24]
 800b5fe:	2b01      	cmp	r3, #1
 800b600:	d028      	beq.n	800b654 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b60c:	429a      	cmp	r2, r3
 800b60e:	d121      	bne.n	800b654 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b61a:	429a      	cmp	r2, r3
 800b61c:	d11a      	bne.n	800b654 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b61e:	68fa      	ldr	r2, [r7, #12]
 800b620:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800b624:	4013      	ands	r3, r2
 800b626:	687a      	ldr	r2, [r7, #4]
 800b628:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b62a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b62c:	4293      	cmp	r3, r2
 800b62e:	d111      	bne.n	800b654 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b63a:	085b      	lsrs	r3, r3, #1
 800b63c:	3b01      	subs	r3, #1
 800b63e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b640:	429a      	cmp	r2, r3
 800b642:	d107      	bne.n	800b654 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b64e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b650:	429a      	cmp	r2, r3
 800b652:	d001      	beq.n	800b658 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800b654:	2301      	movs	r3, #1
 800b656:	e000      	b.n	800b65a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800b658:	2300      	movs	r3, #0
}
 800b65a:	4618      	mov	r0, r3
 800b65c:	3718      	adds	r7, #24
 800b65e:	46bd      	mov	sp, r7
 800b660:	bd80      	pop	{r7, pc}
 800b662:	bf00      	nop
 800b664:	40023800 	.word	0x40023800

0800b668 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b668:	b580      	push	{r7, lr}
 800b66a:	b084      	sub	sp, #16
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	6078      	str	r0, [r7, #4]
 800b670:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d101      	bne.n	800b67c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b678:	2301      	movs	r3, #1
 800b67a:	e0cc      	b.n	800b816 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b67c:	4b68      	ldr	r3, [pc, #416]	@ (800b820 <HAL_RCC_ClockConfig+0x1b8>)
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	f003 0307 	and.w	r3, r3, #7
 800b684:	683a      	ldr	r2, [r7, #0]
 800b686:	429a      	cmp	r2, r3
 800b688:	d90c      	bls.n	800b6a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b68a:	4b65      	ldr	r3, [pc, #404]	@ (800b820 <HAL_RCC_ClockConfig+0x1b8>)
 800b68c:	683a      	ldr	r2, [r7, #0]
 800b68e:	b2d2      	uxtb	r2, r2
 800b690:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b692:	4b63      	ldr	r3, [pc, #396]	@ (800b820 <HAL_RCC_ClockConfig+0x1b8>)
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	f003 0307 	and.w	r3, r3, #7
 800b69a:	683a      	ldr	r2, [r7, #0]
 800b69c:	429a      	cmp	r2, r3
 800b69e:	d001      	beq.n	800b6a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800b6a0:	2301      	movs	r3, #1
 800b6a2:	e0b8      	b.n	800b816 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	f003 0302 	and.w	r3, r3, #2
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d020      	beq.n	800b6f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	f003 0304 	and.w	r3, r3, #4
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d005      	beq.n	800b6c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b6bc:	4b59      	ldr	r3, [pc, #356]	@ (800b824 <HAL_RCC_ClockConfig+0x1bc>)
 800b6be:	689b      	ldr	r3, [r3, #8]
 800b6c0:	4a58      	ldr	r2, [pc, #352]	@ (800b824 <HAL_RCC_ClockConfig+0x1bc>)
 800b6c2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800b6c6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	f003 0308 	and.w	r3, r3, #8
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d005      	beq.n	800b6e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b6d4:	4b53      	ldr	r3, [pc, #332]	@ (800b824 <HAL_RCC_ClockConfig+0x1bc>)
 800b6d6:	689b      	ldr	r3, [r3, #8]
 800b6d8:	4a52      	ldr	r2, [pc, #328]	@ (800b824 <HAL_RCC_ClockConfig+0x1bc>)
 800b6da:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800b6de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b6e0:	4b50      	ldr	r3, [pc, #320]	@ (800b824 <HAL_RCC_ClockConfig+0x1bc>)
 800b6e2:	689b      	ldr	r3, [r3, #8]
 800b6e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	689b      	ldr	r3, [r3, #8]
 800b6ec:	494d      	ldr	r1, [pc, #308]	@ (800b824 <HAL_RCC_ClockConfig+0x1bc>)
 800b6ee:	4313      	orrs	r3, r2
 800b6f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	f003 0301 	and.w	r3, r3, #1
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d044      	beq.n	800b788 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	685b      	ldr	r3, [r3, #4]
 800b702:	2b01      	cmp	r3, #1
 800b704:	d107      	bne.n	800b716 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b706:	4b47      	ldr	r3, [pc, #284]	@ (800b824 <HAL_RCC_ClockConfig+0x1bc>)
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d119      	bne.n	800b746 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b712:	2301      	movs	r3, #1
 800b714:	e07f      	b.n	800b816 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	685b      	ldr	r3, [r3, #4]
 800b71a:	2b02      	cmp	r3, #2
 800b71c:	d003      	beq.n	800b726 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b722:	2b03      	cmp	r3, #3
 800b724:	d107      	bne.n	800b736 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b726:	4b3f      	ldr	r3, [pc, #252]	@ (800b824 <HAL_RCC_ClockConfig+0x1bc>)
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d109      	bne.n	800b746 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b732:	2301      	movs	r3, #1
 800b734:	e06f      	b.n	800b816 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b736:	4b3b      	ldr	r3, [pc, #236]	@ (800b824 <HAL_RCC_ClockConfig+0x1bc>)
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	f003 0302 	and.w	r3, r3, #2
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d101      	bne.n	800b746 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b742:	2301      	movs	r3, #1
 800b744:	e067      	b.n	800b816 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b746:	4b37      	ldr	r3, [pc, #220]	@ (800b824 <HAL_RCC_ClockConfig+0x1bc>)
 800b748:	689b      	ldr	r3, [r3, #8]
 800b74a:	f023 0203 	bic.w	r2, r3, #3
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	685b      	ldr	r3, [r3, #4]
 800b752:	4934      	ldr	r1, [pc, #208]	@ (800b824 <HAL_RCC_ClockConfig+0x1bc>)
 800b754:	4313      	orrs	r3, r2
 800b756:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800b758:	f7fa fe88 	bl	800646c <HAL_GetTick>
 800b75c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b75e:	e00a      	b.n	800b776 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b760:	f7fa fe84 	bl	800646c <HAL_GetTick>
 800b764:	4602      	mov	r2, r0
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	1ad3      	subs	r3, r2, r3
 800b76a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b76e:	4293      	cmp	r3, r2
 800b770:	d901      	bls.n	800b776 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800b772:	2303      	movs	r3, #3
 800b774:	e04f      	b.n	800b816 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b776:	4b2b      	ldr	r3, [pc, #172]	@ (800b824 <HAL_RCC_ClockConfig+0x1bc>)
 800b778:	689b      	ldr	r3, [r3, #8]
 800b77a:	f003 020c 	and.w	r2, r3, #12
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	685b      	ldr	r3, [r3, #4]
 800b782:	009b      	lsls	r3, r3, #2
 800b784:	429a      	cmp	r2, r3
 800b786:	d1eb      	bne.n	800b760 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b788:	4b25      	ldr	r3, [pc, #148]	@ (800b820 <HAL_RCC_ClockConfig+0x1b8>)
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	f003 0307 	and.w	r3, r3, #7
 800b790:	683a      	ldr	r2, [r7, #0]
 800b792:	429a      	cmp	r2, r3
 800b794:	d20c      	bcs.n	800b7b0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b796:	4b22      	ldr	r3, [pc, #136]	@ (800b820 <HAL_RCC_ClockConfig+0x1b8>)
 800b798:	683a      	ldr	r2, [r7, #0]
 800b79a:	b2d2      	uxtb	r2, r2
 800b79c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b79e:	4b20      	ldr	r3, [pc, #128]	@ (800b820 <HAL_RCC_ClockConfig+0x1b8>)
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	f003 0307 	and.w	r3, r3, #7
 800b7a6:	683a      	ldr	r2, [r7, #0]
 800b7a8:	429a      	cmp	r2, r3
 800b7aa:	d001      	beq.n	800b7b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800b7ac:	2301      	movs	r3, #1
 800b7ae:	e032      	b.n	800b816 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	f003 0304 	and.w	r3, r3, #4
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d008      	beq.n	800b7ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b7bc:	4b19      	ldr	r3, [pc, #100]	@ (800b824 <HAL_RCC_ClockConfig+0x1bc>)
 800b7be:	689b      	ldr	r3, [r3, #8]
 800b7c0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	68db      	ldr	r3, [r3, #12]
 800b7c8:	4916      	ldr	r1, [pc, #88]	@ (800b824 <HAL_RCC_ClockConfig+0x1bc>)
 800b7ca:	4313      	orrs	r3, r2
 800b7cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	f003 0308 	and.w	r3, r3, #8
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d009      	beq.n	800b7ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b7da:	4b12      	ldr	r3, [pc, #72]	@ (800b824 <HAL_RCC_ClockConfig+0x1bc>)
 800b7dc:	689b      	ldr	r3, [r3, #8]
 800b7de:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	691b      	ldr	r3, [r3, #16]
 800b7e6:	00db      	lsls	r3, r3, #3
 800b7e8:	490e      	ldr	r1, [pc, #56]	@ (800b824 <HAL_RCC_ClockConfig+0x1bc>)
 800b7ea:	4313      	orrs	r3, r2
 800b7ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800b7ee:	f000 f821 	bl	800b834 <HAL_RCC_GetSysClockFreq>
 800b7f2:	4602      	mov	r2, r0
 800b7f4:	4b0b      	ldr	r3, [pc, #44]	@ (800b824 <HAL_RCC_ClockConfig+0x1bc>)
 800b7f6:	689b      	ldr	r3, [r3, #8]
 800b7f8:	091b      	lsrs	r3, r3, #4
 800b7fa:	f003 030f 	and.w	r3, r3, #15
 800b7fe:	490a      	ldr	r1, [pc, #40]	@ (800b828 <HAL_RCC_ClockConfig+0x1c0>)
 800b800:	5ccb      	ldrb	r3, [r1, r3]
 800b802:	fa22 f303 	lsr.w	r3, r2, r3
 800b806:	4a09      	ldr	r2, [pc, #36]	@ (800b82c <HAL_RCC_ClockConfig+0x1c4>)
 800b808:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800b80a:	4b09      	ldr	r3, [pc, #36]	@ (800b830 <HAL_RCC_ClockConfig+0x1c8>)
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	4618      	mov	r0, r3
 800b810:	f7fa fde8 	bl	80063e4 <HAL_InitTick>

  return HAL_OK;
 800b814:	2300      	movs	r3, #0
}
 800b816:	4618      	mov	r0, r3
 800b818:	3710      	adds	r7, #16
 800b81a:	46bd      	mov	sp, r7
 800b81c:	bd80      	pop	{r7, pc}
 800b81e:	bf00      	nop
 800b820:	40023c00 	.word	0x40023c00
 800b824:	40023800 	.word	0x40023800
 800b828:	0801a824 	.word	0x0801a824
 800b82c:	20000100 	.word	0x20000100
 800b830:	2000010c 	.word	0x2000010c

0800b834 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b834:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b838:	b090      	sub	sp, #64	@ 0x40
 800b83a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800b83c:	2300      	movs	r3, #0
 800b83e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800b840:	2300      	movs	r3, #0
 800b842:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800b844:	2300      	movs	r3, #0
 800b846:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800b848:	2300      	movs	r3, #0
 800b84a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b84c:	4b59      	ldr	r3, [pc, #356]	@ (800b9b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800b84e:	689b      	ldr	r3, [r3, #8]
 800b850:	f003 030c 	and.w	r3, r3, #12
 800b854:	2b08      	cmp	r3, #8
 800b856:	d00d      	beq.n	800b874 <HAL_RCC_GetSysClockFreq+0x40>
 800b858:	2b08      	cmp	r3, #8
 800b85a:	f200 80a1 	bhi.w	800b9a0 <HAL_RCC_GetSysClockFreq+0x16c>
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d002      	beq.n	800b868 <HAL_RCC_GetSysClockFreq+0x34>
 800b862:	2b04      	cmp	r3, #4
 800b864:	d003      	beq.n	800b86e <HAL_RCC_GetSysClockFreq+0x3a>
 800b866:	e09b      	b.n	800b9a0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b868:	4b53      	ldr	r3, [pc, #332]	@ (800b9b8 <HAL_RCC_GetSysClockFreq+0x184>)
 800b86a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b86c:	e09b      	b.n	800b9a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b86e:	4b53      	ldr	r3, [pc, #332]	@ (800b9bc <HAL_RCC_GetSysClockFreq+0x188>)
 800b870:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b872:	e098      	b.n	800b9a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b874:	4b4f      	ldr	r3, [pc, #316]	@ (800b9b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800b876:	685b      	ldr	r3, [r3, #4]
 800b878:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b87c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b87e:	4b4d      	ldr	r3, [pc, #308]	@ (800b9b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800b880:	685b      	ldr	r3, [r3, #4]
 800b882:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b886:	2b00      	cmp	r3, #0
 800b888:	d028      	beq.n	800b8dc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b88a:	4b4a      	ldr	r3, [pc, #296]	@ (800b9b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800b88c:	685b      	ldr	r3, [r3, #4]
 800b88e:	099b      	lsrs	r3, r3, #6
 800b890:	2200      	movs	r2, #0
 800b892:	623b      	str	r3, [r7, #32]
 800b894:	627a      	str	r2, [r7, #36]	@ 0x24
 800b896:	6a3b      	ldr	r3, [r7, #32]
 800b898:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800b89c:	2100      	movs	r1, #0
 800b89e:	4b47      	ldr	r3, [pc, #284]	@ (800b9bc <HAL_RCC_GetSysClockFreq+0x188>)
 800b8a0:	fb03 f201 	mul.w	r2, r3, r1
 800b8a4:	2300      	movs	r3, #0
 800b8a6:	fb00 f303 	mul.w	r3, r0, r3
 800b8aa:	4413      	add	r3, r2
 800b8ac:	4a43      	ldr	r2, [pc, #268]	@ (800b9bc <HAL_RCC_GetSysClockFreq+0x188>)
 800b8ae:	fba0 1202 	umull	r1, r2, r0, r2
 800b8b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b8b4:	460a      	mov	r2, r1
 800b8b6:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b8b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b8ba:	4413      	add	r3, r2
 800b8bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b8be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	61bb      	str	r3, [r7, #24]
 800b8c4:	61fa      	str	r2, [r7, #28]
 800b8c6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b8ca:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b8ce:	f7f5 faf9 	bl	8000ec4 <__aeabi_uldivmod>
 800b8d2:	4602      	mov	r2, r0
 800b8d4:	460b      	mov	r3, r1
 800b8d6:	4613      	mov	r3, r2
 800b8d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b8da:	e053      	b.n	800b984 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b8dc:	4b35      	ldr	r3, [pc, #212]	@ (800b9b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800b8de:	685b      	ldr	r3, [r3, #4]
 800b8e0:	099b      	lsrs	r3, r3, #6
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	613b      	str	r3, [r7, #16]
 800b8e6:	617a      	str	r2, [r7, #20]
 800b8e8:	693b      	ldr	r3, [r7, #16]
 800b8ea:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800b8ee:	f04f 0b00 	mov.w	fp, #0
 800b8f2:	4652      	mov	r2, sl
 800b8f4:	465b      	mov	r3, fp
 800b8f6:	f04f 0000 	mov.w	r0, #0
 800b8fa:	f04f 0100 	mov.w	r1, #0
 800b8fe:	0159      	lsls	r1, r3, #5
 800b900:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b904:	0150      	lsls	r0, r2, #5
 800b906:	4602      	mov	r2, r0
 800b908:	460b      	mov	r3, r1
 800b90a:	ebb2 080a 	subs.w	r8, r2, sl
 800b90e:	eb63 090b 	sbc.w	r9, r3, fp
 800b912:	f04f 0200 	mov.w	r2, #0
 800b916:	f04f 0300 	mov.w	r3, #0
 800b91a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800b91e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800b922:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800b926:	ebb2 0408 	subs.w	r4, r2, r8
 800b92a:	eb63 0509 	sbc.w	r5, r3, r9
 800b92e:	f04f 0200 	mov.w	r2, #0
 800b932:	f04f 0300 	mov.w	r3, #0
 800b936:	00eb      	lsls	r3, r5, #3
 800b938:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b93c:	00e2      	lsls	r2, r4, #3
 800b93e:	4614      	mov	r4, r2
 800b940:	461d      	mov	r5, r3
 800b942:	eb14 030a 	adds.w	r3, r4, sl
 800b946:	603b      	str	r3, [r7, #0]
 800b948:	eb45 030b 	adc.w	r3, r5, fp
 800b94c:	607b      	str	r3, [r7, #4]
 800b94e:	f04f 0200 	mov.w	r2, #0
 800b952:	f04f 0300 	mov.w	r3, #0
 800b956:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b95a:	4629      	mov	r1, r5
 800b95c:	028b      	lsls	r3, r1, #10
 800b95e:	4621      	mov	r1, r4
 800b960:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800b964:	4621      	mov	r1, r4
 800b966:	028a      	lsls	r2, r1, #10
 800b968:	4610      	mov	r0, r2
 800b96a:	4619      	mov	r1, r3
 800b96c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b96e:	2200      	movs	r2, #0
 800b970:	60bb      	str	r3, [r7, #8]
 800b972:	60fa      	str	r2, [r7, #12]
 800b974:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b978:	f7f5 faa4 	bl	8000ec4 <__aeabi_uldivmod>
 800b97c:	4602      	mov	r2, r0
 800b97e:	460b      	mov	r3, r1
 800b980:	4613      	mov	r3, r2
 800b982:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800b984:	4b0b      	ldr	r3, [pc, #44]	@ (800b9b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800b986:	685b      	ldr	r3, [r3, #4]
 800b988:	0c1b      	lsrs	r3, r3, #16
 800b98a:	f003 0303 	and.w	r3, r3, #3
 800b98e:	3301      	adds	r3, #1
 800b990:	005b      	lsls	r3, r3, #1
 800b992:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800b994:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b998:	fbb2 f3f3 	udiv	r3, r2, r3
 800b99c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b99e:	e002      	b.n	800b9a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b9a0:	4b05      	ldr	r3, [pc, #20]	@ (800b9b8 <HAL_RCC_GetSysClockFreq+0x184>)
 800b9a2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b9a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b9a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800b9a8:	4618      	mov	r0, r3
 800b9aa:	3740      	adds	r7, #64	@ 0x40
 800b9ac:	46bd      	mov	sp, r7
 800b9ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b9b2:	bf00      	nop
 800b9b4:	40023800 	.word	0x40023800
 800b9b8:	00f42400 	.word	0x00f42400
 800b9bc:	00b71b00 	.word	0x00b71b00

0800b9c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b9c0:	b480      	push	{r7}
 800b9c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b9c4:	4b03      	ldr	r3, [pc, #12]	@ (800b9d4 <HAL_RCC_GetHCLKFreq+0x14>)
 800b9c6:	681b      	ldr	r3, [r3, #0]
}
 800b9c8:	4618      	mov	r0, r3
 800b9ca:	46bd      	mov	sp, r7
 800b9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d0:	4770      	bx	lr
 800b9d2:	bf00      	nop
 800b9d4:	20000100 	.word	0x20000100

0800b9d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b9d8:	b580      	push	{r7, lr}
 800b9da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800b9dc:	f7ff fff0 	bl	800b9c0 <HAL_RCC_GetHCLKFreq>
 800b9e0:	4602      	mov	r2, r0
 800b9e2:	4b05      	ldr	r3, [pc, #20]	@ (800b9f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b9e4:	689b      	ldr	r3, [r3, #8]
 800b9e6:	0a9b      	lsrs	r3, r3, #10
 800b9e8:	f003 0307 	and.w	r3, r3, #7
 800b9ec:	4903      	ldr	r1, [pc, #12]	@ (800b9fc <HAL_RCC_GetPCLK1Freq+0x24>)
 800b9ee:	5ccb      	ldrb	r3, [r1, r3]
 800b9f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	bd80      	pop	{r7, pc}
 800b9f8:	40023800 	.word	0x40023800
 800b9fc:	0801a834 	.word	0x0801a834

0800ba00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ba00:	b580      	push	{r7, lr}
 800ba02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800ba04:	f7ff ffdc 	bl	800b9c0 <HAL_RCC_GetHCLKFreq>
 800ba08:	4602      	mov	r2, r0
 800ba0a:	4b05      	ldr	r3, [pc, #20]	@ (800ba20 <HAL_RCC_GetPCLK2Freq+0x20>)
 800ba0c:	689b      	ldr	r3, [r3, #8]
 800ba0e:	0b5b      	lsrs	r3, r3, #13
 800ba10:	f003 0307 	and.w	r3, r3, #7
 800ba14:	4903      	ldr	r1, [pc, #12]	@ (800ba24 <HAL_RCC_GetPCLK2Freq+0x24>)
 800ba16:	5ccb      	ldrb	r3, [r1, r3]
 800ba18:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ba1c:	4618      	mov	r0, r3
 800ba1e:	bd80      	pop	{r7, pc}
 800ba20:	40023800 	.word	0x40023800
 800ba24:	0801a834 	.word	0x0801a834

0800ba28 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b082      	sub	sp, #8
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d101      	bne.n	800ba3a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ba36:	2301      	movs	r3, #1
 800ba38:	e07b      	b.n	800bb32 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d108      	bne.n	800ba54 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	685b      	ldr	r3, [r3, #4]
 800ba46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ba4a:	d009      	beq.n	800ba60 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	2200      	movs	r2, #0
 800ba50:	61da      	str	r2, [r3, #28]
 800ba52:	e005      	b.n	800ba60 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	2200      	movs	r2, #0
 800ba58:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	2200      	movs	r2, #0
 800ba5e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2200      	movs	r2, #0
 800ba64:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ba6c:	b2db      	uxtb	r3, r3
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d106      	bne.n	800ba80 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	2200      	movs	r2, #0
 800ba76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ba7a:	6878      	ldr	r0, [r7, #4]
 800ba7c:	f7f9 fc96 	bl	80053ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	2202      	movs	r2, #2
 800ba84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	681a      	ldr	r2, [r3, #0]
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ba96:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	685b      	ldr	r3, [r3, #4]
 800ba9c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	689b      	ldr	r3, [r3, #8]
 800baa4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800baa8:	431a      	orrs	r2, r3
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	68db      	ldr	r3, [r3, #12]
 800baae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bab2:	431a      	orrs	r2, r3
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	691b      	ldr	r3, [r3, #16]
 800bab8:	f003 0302 	and.w	r3, r3, #2
 800babc:	431a      	orrs	r2, r3
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	695b      	ldr	r3, [r3, #20]
 800bac2:	f003 0301 	and.w	r3, r3, #1
 800bac6:	431a      	orrs	r2, r3
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	699b      	ldr	r3, [r3, #24]
 800bacc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bad0:	431a      	orrs	r2, r3
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	69db      	ldr	r3, [r3, #28]
 800bad6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bada:	431a      	orrs	r2, r3
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	6a1b      	ldr	r3, [r3, #32]
 800bae0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bae4:	ea42 0103 	orr.w	r1, r2, r3
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800baec:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	430a      	orrs	r2, r1
 800baf6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	699b      	ldr	r3, [r3, #24]
 800bafc:	0c1b      	lsrs	r3, r3, #16
 800bafe:	f003 0104 	and.w	r1, r3, #4
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb06:	f003 0210 	and.w	r2, r3, #16
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	430a      	orrs	r2, r1
 800bb10:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	69da      	ldr	r2, [r3, #28]
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800bb20:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	2200      	movs	r2, #0
 800bb26:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	2201      	movs	r2, #1
 800bb2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800bb30:	2300      	movs	r3, #0
}
 800bb32:	4618      	mov	r0, r3
 800bb34:	3708      	adds	r7, #8
 800bb36:	46bd      	mov	sp, r7
 800bb38:	bd80      	pop	{r7, pc}

0800bb3a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bb3a:	b580      	push	{r7, lr}
 800bb3c:	b088      	sub	sp, #32
 800bb3e:	af00      	add	r7, sp, #0
 800bb40:	60f8      	str	r0, [r7, #12]
 800bb42:	60b9      	str	r1, [r7, #8]
 800bb44:	603b      	str	r3, [r7, #0]
 800bb46:	4613      	mov	r3, r2
 800bb48:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bb4a:	f7fa fc8f 	bl	800646c <HAL_GetTick>
 800bb4e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800bb50:	88fb      	ldrh	r3, [r7, #6]
 800bb52:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800bb5a:	b2db      	uxtb	r3, r3
 800bb5c:	2b01      	cmp	r3, #1
 800bb5e:	d001      	beq.n	800bb64 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800bb60:	2302      	movs	r3, #2
 800bb62:	e12a      	b.n	800bdba <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800bb64:	68bb      	ldr	r3, [r7, #8]
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d002      	beq.n	800bb70 <HAL_SPI_Transmit+0x36>
 800bb6a:	88fb      	ldrh	r3, [r7, #6]
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d101      	bne.n	800bb74 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800bb70:	2301      	movs	r3, #1
 800bb72:	e122      	b.n	800bdba <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800bb7a:	2b01      	cmp	r3, #1
 800bb7c:	d101      	bne.n	800bb82 <HAL_SPI_Transmit+0x48>
 800bb7e:	2302      	movs	r3, #2
 800bb80:	e11b      	b.n	800bdba <HAL_SPI_Transmit+0x280>
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	2201      	movs	r2, #1
 800bb86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	2203      	movs	r2, #3
 800bb8e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	2200      	movs	r2, #0
 800bb96:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	68ba      	ldr	r2, [r7, #8]
 800bb9c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	88fa      	ldrh	r2, [r7, #6]
 800bba2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	88fa      	ldrh	r2, [r7, #6]
 800bba8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	2200      	movs	r2, #0
 800bbae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	2200      	movs	r2, #0
 800bbb4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	2200      	movs	r2, #0
 800bbba:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	2200      	movs	r2, #0
 800bbc0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	2200      	movs	r2, #0
 800bbc6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	689b      	ldr	r3, [r3, #8]
 800bbcc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bbd0:	d10f      	bne.n	800bbf2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	681a      	ldr	r2, [r3, #0]
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bbe0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	681a      	ldr	r2, [r3, #0]
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bbf0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbfc:	2b40      	cmp	r3, #64	@ 0x40
 800bbfe:	d007      	beq.n	800bc10 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	681a      	ldr	r2, [r3, #0]
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bc0e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	68db      	ldr	r3, [r3, #12]
 800bc14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bc18:	d152      	bne.n	800bcc0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	685b      	ldr	r3, [r3, #4]
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d002      	beq.n	800bc28 <HAL_SPI_Transmit+0xee>
 800bc22:	8b7b      	ldrh	r3, [r7, #26]
 800bc24:	2b01      	cmp	r3, #1
 800bc26:	d145      	bne.n	800bcb4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc2c:	881a      	ldrh	r2, [r3, #0]
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc38:	1c9a      	adds	r2, r3, #2
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bc42:	b29b      	uxth	r3, r3
 800bc44:	3b01      	subs	r3, #1
 800bc46:	b29a      	uxth	r2, r3
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800bc4c:	e032      	b.n	800bcb4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	689b      	ldr	r3, [r3, #8]
 800bc54:	f003 0302 	and.w	r3, r3, #2
 800bc58:	2b02      	cmp	r3, #2
 800bc5a:	d112      	bne.n	800bc82 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc60:	881a      	ldrh	r2, [r3, #0]
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc6c:	1c9a      	adds	r2, r3, #2
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bc76:	b29b      	uxth	r3, r3
 800bc78:	3b01      	subs	r3, #1
 800bc7a:	b29a      	uxth	r2, r3
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	86da      	strh	r2, [r3, #54]	@ 0x36
 800bc80:	e018      	b.n	800bcb4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bc82:	f7fa fbf3 	bl	800646c <HAL_GetTick>
 800bc86:	4602      	mov	r2, r0
 800bc88:	69fb      	ldr	r3, [r7, #28]
 800bc8a:	1ad3      	subs	r3, r2, r3
 800bc8c:	683a      	ldr	r2, [r7, #0]
 800bc8e:	429a      	cmp	r2, r3
 800bc90:	d803      	bhi.n	800bc9a <HAL_SPI_Transmit+0x160>
 800bc92:	683b      	ldr	r3, [r7, #0]
 800bc94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc98:	d102      	bne.n	800bca0 <HAL_SPI_Transmit+0x166>
 800bc9a:	683b      	ldr	r3, [r7, #0]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d109      	bne.n	800bcb4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	2201      	movs	r2, #1
 800bca4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	2200      	movs	r2, #0
 800bcac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800bcb0:	2303      	movs	r3, #3
 800bcb2:	e082      	b.n	800bdba <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bcb8:	b29b      	uxth	r3, r3
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d1c7      	bne.n	800bc4e <HAL_SPI_Transmit+0x114>
 800bcbe:	e053      	b.n	800bd68 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	685b      	ldr	r3, [r3, #4]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d002      	beq.n	800bcce <HAL_SPI_Transmit+0x194>
 800bcc8:	8b7b      	ldrh	r3, [r7, #26]
 800bcca:	2b01      	cmp	r3, #1
 800bccc:	d147      	bne.n	800bd5e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	330c      	adds	r3, #12
 800bcd8:	7812      	ldrb	r2, [r2, #0]
 800bcda:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bce0:	1c5a      	adds	r2, r3, #1
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bcea:	b29b      	uxth	r3, r3
 800bcec:	3b01      	subs	r3, #1
 800bcee:	b29a      	uxth	r2, r3
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800bcf4:	e033      	b.n	800bd5e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	689b      	ldr	r3, [r3, #8]
 800bcfc:	f003 0302 	and.w	r3, r3, #2
 800bd00:	2b02      	cmp	r3, #2
 800bd02:	d113      	bne.n	800bd2c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	330c      	adds	r3, #12
 800bd0e:	7812      	ldrb	r2, [r2, #0]
 800bd10:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd16:	1c5a      	adds	r2, r3, #1
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bd20:	b29b      	uxth	r3, r3
 800bd22:	3b01      	subs	r3, #1
 800bd24:	b29a      	uxth	r2, r3
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	86da      	strh	r2, [r3, #54]	@ 0x36
 800bd2a:	e018      	b.n	800bd5e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bd2c:	f7fa fb9e 	bl	800646c <HAL_GetTick>
 800bd30:	4602      	mov	r2, r0
 800bd32:	69fb      	ldr	r3, [r7, #28]
 800bd34:	1ad3      	subs	r3, r2, r3
 800bd36:	683a      	ldr	r2, [r7, #0]
 800bd38:	429a      	cmp	r2, r3
 800bd3a:	d803      	bhi.n	800bd44 <HAL_SPI_Transmit+0x20a>
 800bd3c:	683b      	ldr	r3, [r7, #0]
 800bd3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd42:	d102      	bne.n	800bd4a <HAL_SPI_Transmit+0x210>
 800bd44:	683b      	ldr	r3, [r7, #0]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d109      	bne.n	800bd5e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	2201      	movs	r2, #1
 800bd4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	2200      	movs	r2, #0
 800bd56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800bd5a:	2303      	movs	r3, #3
 800bd5c:	e02d      	b.n	800bdba <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bd62:	b29b      	uxth	r3, r3
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d1c6      	bne.n	800bcf6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bd68:	69fa      	ldr	r2, [r7, #28]
 800bd6a:	6839      	ldr	r1, [r7, #0]
 800bd6c:	68f8      	ldr	r0, [r7, #12]
 800bd6e:	f000 fbd9 	bl	800c524 <SPI_EndRxTxTransaction>
 800bd72:	4603      	mov	r3, r0
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d002      	beq.n	800bd7e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	2220      	movs	r2, #32
 800bd7c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	689b      	ldr	r3, [r3, #8]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d10a      	bne.n	800bd9c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bd86:	2300      	movs	r3, #0
 800bd88:	617b      	str	r3, [r7, #20]
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	68db      	ldr	r3, [r3, #12]
 800bd90:	617b      	str	r3, [r7, #20]
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	689b      	ldr	r3, [r3, #8]
 800bd98:	617b      	str	r3, [r7, #20]
 800bd9a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	2201      	movs	r2, #1
 800bda0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	2200      	movs	r2, #0
 800bda8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d001      	beq.n	800bdb8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800bdb4:	2301      	movs	r3, #1
 800bdb6:	e000      	b.n	800bdba <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800bdb8:	2300      	movs	r3, #0
  }
}
 800bdba:	4618      	mov	r0, r3
 800bdbc:	3720      	adds	r7, #32
 800bdbe:	46bd      	mov	sp, r7
 800bdc0:	bd80      	pop	{r7, pc}

0800bdc2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bdc2:	b580      	push	{r7, lr}
 800bdc4:	b088      	sub	sp, #32
 800bdc6:	af02      	add	r7, sp, #8
 800bdc8:	60f8      	str	r0, [r7, #12]
 800bdca:	60b9      	str	r1, [r7, #8]
 800bdcc:	603b      	str	r3, [r7, #0]
 800bdce:	4613      	mov	r3, r2
 800bdd0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800bdd8:	b2db      	uxtb	r3, r3
 800bdda:	2b01      	cmp	r3, #1
 800bddc:	d001      	beq.n	800bde2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800bdde:	2302      	movs	r3, #2
 800bde0:	e104      	b.n	800bfec <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	685b      	ldr	r3, [r3, #4]
 800bde6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bdea:	d112      	bne.n	800be12 <HAL_SPI_Receive+0x50>
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	689b      	ldr	r3, [r3, #8]
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d10e      	bne.n	800be12 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	2204      	movs	r2, #4
 800bdf8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800bdfc:	88fa      	ldrh	r2, [r7, #6]
 800bdfe:	683b      	ldr	r3, [r7, #0]
 800be00:	9300      	str	r3, [sp, #0]
 800be02:	4613      	mov	r3, r2
 800be04:	68ba      	ldr	r2, [r7, #8]
 800be06:	68b9      	ldr	r1, [r7, #8]
 800be08:	68f8      	ldr	r0, [r7, #12]
 800be0a:	f000 f8f3 	bl	800bff4 <HAL_SPI_TransmitReceive>
 800be0e:	4603      	mov	r3, r0
 800be10:	e0ec      	b.n	800bfec <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800be12:	f7fa fb2b 	bl	800646c <HAL_GetTick>
 800be16:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800be18:	68bb      	ldr	r3, [r7, #8]
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d002      	beq.n	800be24 <HAL_SPI_Receive+0x62>
 800be1e:	88fb      	ldrh	r3, [r7, #6]
 800be20:	2b00      	cmp	r3, #0
 800be22:	d101      	bne.n	800be28 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800be24:	2301      	movs	r3, #1
 800be26:	e0e1      	b.n	800bfec <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800be2e:	2b01      	cmp	r3, #1
 800be30:	d101      	bne.n	800be36 <HAL_SPI_Receive+0x74>
 800be32:	2302      	movs	r3, #2
 800be34:	e0da      	b.n	800bfec <HAL_SPI_Receive+0x22a>
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	2201      	movs	r2, #1
 800be3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	2204      	movs	r2, #4
 800be42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	2200      	movs	r2, #0
 800be4a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	68ba      	ldr	r2, [r7, #8]
 800be50:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	88fa      	ldrh	r2, [r7, #6]
 800be56:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	88fa      	ldrh	r2, [r7, #6]
 800be5c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	2200      	movs	r2, #0
 800be62:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	2200      	movs	r2, #0
 800be68:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	2200      	movs	r2, #0
 800be6e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	2200      	movs	r2, #0
 800be74:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	2200      	movs	r2, #0
 800be7a:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	689b      	ldr	r3, [r3, #8]
 800be80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800be84:	d10f      	bne.n	800bea6 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	681a      	ldr	r2, [r3, #0]
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800be94:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	681a      	ldr	r2, [r3, #0]
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800bea4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800beb0:	2b40      	cmp	r3, #64	@ 0x40
 800beb2:	d007      	beq.n	800bec4 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	681a      	ldr	r2, [r3, #0]
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bec2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	68db      	ldr	r3, [r3, #12]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d170      	bne.n	800bfae <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800becc:	e035      	b.n	800bf3a <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	689b      	ldr	r3, [r3, #8]
 800bed4:	f003 0301 	and.w	r3, r3, #1
 800bed8:	2b01      	cmp	r3, #1
 800beda:	d115      	bne.n	800bf08 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	f103 020c 	add.w	r2, r3, #12
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bee8:	7812      	ldrb	r2, [r2, #0]
 800beea:	b2d2      	uxtb	r2, r2
 800beec:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bef2:	1c5a      	adds	r2, r3, #1
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800befc:	b29b      	uxth	r3, r3
 800befe:	3b01      	subs	r3, #1
 800bf00:	b29a      	uxth	r2, r3
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800bf06:	e018      	b.n	800bf3a <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bf08:	f7fa fab0 	bl	800646c <HAL_GetTick>
 800bf0c:	4602      	mov	r2, r0
 800bf0e:	697b      	ldr	r3, [r7, #20]
 800bf10:	1ad3      	subs	r3, r2, r3
 800bf12:	683a      	ldr	r2, [r7, #0]
 800bf14:	429a      	cmp	r2, r3
 800bf16:	d803      	bhi.n	800bf20 <HAL_SPI_Receive+0x15e>
 800bf18:	683b      	ldr	r3, [r7, #0]
 800bf1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf1e:	d102      	bne.n	800bf26 <HAL_SPI_Receive+0x164>
 800bf20:	683b      	ldr	r3, [r7, #0]
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d109      	bne.n	800bf3a <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	2201      	movs	r2, #1
 800bf2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	2200      	movs	r2, #0
 800bf32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800bf36:	2303      	movs	r3, #3
 800bf38:	e058      	b.n	800bfec <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bf3e:	b29b      	uxth	r3, r3
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d1c4      	bne.n	800bece <HAL_SPI_Receive+0x10c>
 800bf44:	e038      	b.n	800bfb8 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	689b      	ldr	r3, [r3, #8]
 800bf4c:	f003 0301 	and.w	r3, r3, #1
 800bf50:	2b01      	cmp	r3, #1
 800bf52:	d113      	bne.n	800bf7c <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	68da      	ldr	r2, [r3, #12]
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf5e:	b292      	uxth	r2, r2
 800bf60:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf66:	1c9a      	adds	r2, r3, #2
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bf70:	b29b      	uxth	r3, r3
 800bf72:	3b01      	subs	r3, #1
 800bf74:	b29a      	uxth	r2, r3
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800bf7a:	e018      	b.n	800bfae <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bf7c:	f7fa fa76 	bl	800646c <HAL_GetTick>
 800bf80:	4602      	mov	r2, r0
 800bf82:	697b      	ldr	r3, [r7, #20]
 800bf84:	1ad3      	subs	r3, r2, r3
 800bf86:	683a      	ldr	r2, [r7, #0]
 800bf88:	429a      	cmp	r2, r3
 800bf8a:	d803      	bhi.n	800bf94 <HAL_SPI_Receive+0x1d2>
 800bf8c:	683b      	ldr	r3, [r7, #0]
 800bf8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf92:	d102      	bne.n	800bf9a <HAL_SPI_Receive+0x1d8>
 800bf94:	683b      	ldr	r3, [r7, #0]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d109      	bne.n	800bfae <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	2201      	movs	r2, #1
 800bf9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	2200      	movs	r2, #0
 800bfa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800bfaa:	2303      	movs	r3, #3
 800bfac:	e01e      	b.n	800bfec <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bfb2:	b29b      	uxth	r3, r3
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d1c6      	bne.n	800bf46 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bfb8:	697a      	ldr	r2, [r7, #20]
 800bfba:	6839      	ldr	r1, [r7, #0]
 800bfbc:	68f8      	ldr	r0, [r7, #12]
 800bfbe:	f000 fa4b 	bl	800c458 <SPI_EndRxTransaction>
 800bfc2:	4603      	mov	r3, r0
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d002      	beq.n	800bfce <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	2220      	movs	r2, #32
 800bfcc:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	2201      	movs	r2, #1
 800bfd2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	2200      	movs	r2, #0
 800bfda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d001      	beq.n	800bfea <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800bfe6:	2301      	movs	r3, #1
 800bfe8:	e000      	b.n	800bfec <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800bfea:	2300      	movs	r3, #0
  }
}
 800bfec:	4618      	mov	r0, r3
 800bfee:	3718      	adds	r7, #24
 800bff0:	46bd      	mov	sp, r7
 800bff2:	bd80      	pop	{r7, pc}

0800bff4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b08a      	sub	sp, #40	@ 0x28
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	60f8      	str	r0, [r7, #12]
 800bffc:	60b9      	str	r1, [r7, #8]
 800bffe:	607a      	str	r2, [r7, #4]
 800c000:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800c002:	2301      	movs	r3, #1
 800c004:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c006:	f7fa fa31 	bl	800646c <HAL_GetTick>
 800c00a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800c012:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	685b      	ldr	r3, [r3, #4]
 800c018:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800c01a:	887b      	ldrh	r3, [r7, #2]
 800c01c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c01e:	7ffb      	ldrb	r3, [r7, #31]
 800c020:	2b01      	cmp	r3, #1
 800c022:	d00c      	beq.n	800c03e <HAL_SPI_TransmitReceive+0x4a>
 800c024:	69bb      	ldr	r3, [r7, #24]
 800c026:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c02a:	d106      	bne.n	800c03a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	689b      	ldr	r3, [r3, #8]
 800c030:	2b00      	cmp	r3, #0
 800c032:	d102      	bne.n	800c03a <HAL_SPI_TransmitReceive+0x46>
 800c034:	7ffb      	ldrb	r3, [r7, #31]
 800c036:	2b04      	cmp	r3, #4
 800c038:	d001      	beq.n	800c03e <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 800c03a:	2302      	movs	r3, #2
 800c03c:	e17f      	b.n	800c33e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c03e:	68bb      	ldr	r3, [r7, #8]
 800c040:	2b00      	cmp	r3, #0
 800c042:	d005      	beq.n	800c050 <HAL_SPI_TransmitReceive+0x5c>
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d002      	beq.n	800c050 <HAL_SPI_TransmitReceive+0x5c>
 800c04a:	887b      	ldrh	r3, [r7, #2]
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d101      	bne.n	800c054 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800c050:	2301      	movs	r3, #1
 800c052:	e174      	b.n	800c33e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800c05a:	2b01      	cmp	r3, #1
 800c05c:	d101      	bne.n	800c062 <HAL_SPI_TransmitReceive+0x6e>
 800c05e:	2302      	movs	r3, #2
 800c060:	e16d      	b.n	800c33e <HAL_SPI_TransmitReceive+0x34a>
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	2201      	movs	r2, #1
 800c066:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800c070:	b2db      	uxtb	r3, r3
 800c072:	2b04      	cmp	r3, #4
 800c074:	d003      	beq.n	800c07e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	2205      	movs	r2, #5
 800c07a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	2200      	movs	r2, #0
 800c082:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	687a      	ldr	r2, [r7, #4]
 800c088:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	887a      	ldrh	r2, [r7, #2]
 800c08e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	887a      	ldrh	r2, [r7, #2]
 800c094:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	68ba      	ldr	r2, [r7, #8]
 800c09a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	887a      	ldrh	r2, [r7, #2]
 800c0a0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	887a      	ldrh	r2, [r7, #2]
 800c0a6:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	2200      	movs	r2, #0
 800c0b2:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0be:	2b40      	cmp	r3, #64	@ 0x40
 800c0c0:	d007      	beq.n	800c0d2 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	681a      	ldr	r2, [r3, #0]
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c0d0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	68db      	ldr	r3, [r3, #12]
 800c0d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c0da:	d17e      	bne.n	800c1da <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	685b      	ldr	r3, [r3, #4]
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d002      	beq.n	800c0ea <HAL_SPI_TransmitReceive+0xf6>
 800c0e4:	8afb      	ldrh	r3, [r7, #22]
 800c0e6:	2b01      	cmp	r3, #1
 800c0e8:	d16c      	bne.n	800c1c4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0ee:	881a      	ldrh	r2, [r3, #0]
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0fa:	1c9a      	adds	r2, r3, #2
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c104:	b29b      	uxth	r3, r3
 800c106:	3b01      	subs	r3, #1
 800c108:	b29a      	uxth	r2, r3
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c10e:	e059      	b.n	800c1c4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	689b      	ldr	r3, [r3, #8]
 800c116:	f003 0302 	and.w	r3, r3, #2
 800c11a:	2b02      	cmp	r3, #2
 800c11c:	d11b      	bne.n	800c156 <HAL_SPI_TransmitReceive+0x162>
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c122:	b29b      	uxth	r3, r3
 800c124:	2b00      	cmp	r3, #0
 800c126:	d016      	beq.n	800c156 <HAL_SPI_TransmitReceive+0x162>
 800c128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c12a:	2b01      	cmp	r3, #1
 800c12c:	d113      	bne.n	800c156 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c132:	881a      	ldrh	r2, [r3, #0]
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c13e:	1c9a      	adds	r2, r3, #2
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c148:	b29b      	uxth	r3, r3
 800c14a:	3b01      	subs	r3, #1
 800c14c:	b29a      	uxth	r2, r3
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c152:	2300      	movs	r3, #0
 800c154:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	689b      	ldr	r3, [r3, #8]
 800c15c:	f003 0301 	and.w	r3, r3, #1
 800c160:	2b01      	cmp	r3, #1
 800c162:	d119      	bne.n	800c198 <HAL_SPI_TransmitReceive+0x1a4>
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c168:	b29b      	uxth	r3, r3
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d014      	beq.n	800c198 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	68da      	ldr	r2, [r3, #12]
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c178:	b292      	uxth	r2, r2
 800c17a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c180:	1c9a      	adds	r2, r3, #2
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c18a:	b29b      	uxth	r3, r3
 800c18c:	3b01      	subs	r3, #1
 800c18e:	b29a      	uxth	r2, r3
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c194:	2301      	movs	r3, #1
 800c196:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c198:	f7fa f968 	bl	800646c <HAL_GetTick>
 800c19c:	4602      	mov	r2, r0
 800c19e:	6a3b      	ldr	r3, [r7, #32]
 800c1a0:	1ad3      	subs	r3, r2, r3
 800c1a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c1a4:	429a      	cmp	r2, r3
 800c1a6:	d80d      	bhi.n	800c1c4 <HAL_SPI_TransmitReceive+0x1d0>
 800c1a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1ae:	d009      	beq.n	800c1c4 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	2201      	movs	r2, #1
 800c1b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	2200      	movs	r2, #0
 800c1bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800c1c0:	2303      	movs	r3, #3
 800c1c2:	e0bc      	b.n	800c33e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c1c8:	b29b      	uxth	r3, r3
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d1a0      	bne.n	800c110 <HAL_SPI_TransmitReceive+0x11c>
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c1d2:	b29b      	uxth	r3, r3
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d19b      	bne.n	800c110 <HAL_SPI_TransmitReceive+0x11c>
 800c1d8:	e082      	b.n	800c2e0 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	685b      	ldr	r3, [r3, #4]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d002      	beq.n	800c1e8 <HAL_SPI_TransmitReceive+0x1f4>
 800c1e2:	8afb      	ldrh	r3, [r7, #22]
 800c1e4:	2b01      	cmp	r3, #1
 800c1e6:	d171      	bne.n	800c2cc <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	330c      	adds	r3, #12
 800c1f2:	7812      	ldrb	r2, [r2, #0]
 800c1f4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c1fa:	1c5a      	adds	r2, r3, #1
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c204:	b29b      	uxth	r3, r3
 800c206:	3b01      	subs	r3, #1
 800c208:	b29a      	uxth	r2, r3
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c20e:	e05d      	b.n	800c2cc <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	689b      	ldr	r3, [r3, #8]
 800c216:	f003 0302 	and.w	r3, r3, #2
 800c21a:	2b02      	cmp	r3, #2
 800c21c:	d11c      	bne.n	800c258 <HAL_SPI_TransmitReceive+0x264>
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c222:	b29b      	uxth	r3, r3
 800c224:	2b00      	cmp	r3, #0
 800c226:	d017      	beq.n	800c258 <HAL_SPI_TransmitReceive+0x264>
 800c228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c22a:	2b01      	cmp	r3, #1
 800c22c:	d114      	bne.n	800c258 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	330c      	adds	r3, #12
 800c238:	7812      	ldrb	r2, [r2, #0]
 800c23a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c240:	1c5a      	adds	r2, r3, #1
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c24a:	b29b      	uxth	r3, r3
 800c24c:	3b01      	subs	r3, #1
 800c24e:	b29a      	uxth	r2, r3
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c254:	2300      	movs	r3, #0
 800c256:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	689b      	ldr	r3, [r3, #8]
 800c25e:	f003 0301 	and.w	r3, r3, #1
 800c262:	2b01      	cmp	r3, #1
 800c264:	d119      	bne.n	800c29a <HAL_SPI_TransmitReceive+0x2a6>
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c26a:	b29b      	uxth	r3, r3
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d014      	beq.n	800c29a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	68da      	ldr	r2, [r3, #12]
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c27a:	b2d2      	uxtb	r2, r2
 800c27c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c282:	1c5a      	adds	r2, r3, #1
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c28c:	b29b      	uxth	r3, r3
 800c28e:	3b01      	subs	r3, #1
 800c290:	b29a      	uxth	r2, r3
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c296:	2301      	movs	r3, #1
 800c298:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c29a:	f7fa f8e7 	bl	800646c <HAL_GetTick>
 800c29e:	4602      	mov	r2, r0
 800c2a0:	6a3b      	ldr	r3, [r7, #32]
 800c2a2:	1ad3      	subs	r3, r2, r3
 800c2a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c2a6:	429a      	cmp	r2, r3
 800c2a8:	d803      	bhi.n	800c2b2 <HAL_SPI_TransmitReceive+0x2be>
 800c2aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2b0:	d102      	bne.n	800c2b8 <HAL_SPI_TransmitReceive+0x2c4>
 800c2b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d109      	bne.n	800c2cc <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	2201      	movs	r2, #1
 800c2bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800c2c8:	2303      	movs	r3, #3
 800c2ca:	e038      	b.n	800c33e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c2d0:	b29b      	uxth	r3, r3
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d19c      	bne.n	800c210 <HAL_SPI_TransmitReceive+0x21c>
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c2da:	b29b      	uxth	r3, r3
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d197      	bne.n	800c210 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c2e0:	6a3a      	ldr	r2, [r7, #32]
 800c2e2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c2e4:	68f8      	ldr	r0, [r7, #12]
 800c2e6:	f000 f91d 	bl	800c524 <SPI_EndRxTxTransaction>
 800c2ea:	4603      	mov	r3, r0
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d008      	beq.n	800c302 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	2220      	movs	r2, #32
 800c2f4:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	2200      	movs	r2, #0
 800c2fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800c2fe:	2301      	movs	r3, #1
 800c300:	e01d      	b.n	800c33e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	689b      	ldr	r3, [r3, #8]
 800c306:	2b00      	cmp	r3, #0
 800c308:	d10a      	bne.n	800c320 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c30a:	2300      	movs	r3, #0
 800c30c:	613b      	str	r3, [r7, #16]
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	68db      	ldr	r3, [r3, #12]
 800c314:	613b      	str	r3, [r7, #16]
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	689b      	ldr	r3, [r3, #8]
 800c31c:	613b      	str	r3, [r7, #16]
 800c31e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	2201      	movs	r2, #1
 800c324:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	2200      	movs	r2, #0
 800c32c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c334:	2b00      	cmp	r3, #0
 800c336:	d001      	beq.n	800c33c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800c338:	2301      	movs	r3, #1
 800c33a:	e000      	b.n	800c33e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800c33c:	2300      	movs	r3, #0
  }
}
 800c33e:	4618      	mov	r0, r3
 800c340:	3728      	adds	r7, #40	@ 0x28
 800c342:	46bd      	mov	sp, r7
 800c344:	bd80      	pop	{r7, pc}
	...

0800c348 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c348:	b580      	push	{r7, lr}
 800c34a:	b088      	sub	sp, #32
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	60f8      	str	r0, [r7, #12]
 800c350:	60b9      	str	r1, [r7, #8]
 800c352:	603b      	str	r3, [r7, #0]
 800c354:	4613      	mov	r3, r2
 800c356:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c358:	f7fa f888 	bl	800646c <HAL_GetTick>
 800c35c:	4602      	mov	r2, r0
 800c35e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c360:	1a9b      	subs	r3, r3, r2
 800c362:	683a      	ldr	r2, [r7, #0]
 800c364:	4413      	add	r3, r2
 800c366:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c368:	f7fa f880 	bl	800646c <HAL_GetTick>
 800c36c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c36e:	4b39      	ldr	r3, [pc, #228]	@ (800c454 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	015b      	lsls	r3, r3, #5
 800c374:	0d1b      	lsrs	r3, r3, #20
 800c376:	69fa      	ldr	r2, [r7, #28]
 800c378:	fb02 f303 	mul.w	r3, r2, r3
 800c37c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c37e:	e054      	b.n	800c42a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c386:	d050      	beq.n	800c42a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c388:	f7fa f870 	bl	800646c <HAL_GetTick>
 800c38c:	4602      	mov	r2, r0
 800c38e:	69bb      	ldr	r3, [r7, #24]
 800c390:	1ad3      	subs	r3, r2, r3
 800c392:	69fa      	ldr	r2, [r7, #28]
 800c394:	429a      	cmp	r2, r3
 800c396:	d902      	bls.n	800c39e <SPI_WaitFlagStateUntilTimeout+0x56>
 800c398:	69fb      	ldr	r3, [r7, #28]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d13d      	bne.n	800c41a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	685a      	ldr	r2, [r3, #4]
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c3ac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	685b      	ldr	r3, [r3, #4]
 800c3b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c3b6:	d111      	bne.n	800c3dc <SPI_WaitFlagStateUntilTimeout+0x94>
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	689b      	ldr	r3, [r3, #8]
 800c3bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c3c0:	d004      	beq.n	800c3cc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	689b      	ldr	r3, [r3, #8]
 800c3c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c3ca:	d107      	bne.n	800c3dc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	681a      	ldr	r2, [r3, #0]
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c3da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c3e4:	d10f      	bne.n	800c406 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	681a      	ldr	r2, [r3, #0]
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c3f4:	601a      	str	r2, [r3, #0]
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	681a      	ldr	r2, [r3, #0]
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c404:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	2201      	movs	r2, #1
 800c40a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	2200      	movs	r2, #0
 800c412:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800c416:	2303      	movs	r3, #3
 800c418:	e017      	b.n	800c44a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c41a:	697b      	ldr	r3, [r7, #20]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d101      	bne.n	800c424 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c420:	2300      	movs	r3, #0
 800c422:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c424:	697b      	ldr	r3, [r7, #20]
 800c426:	3b01      	subs	r3, #1
 800c428:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	689a      	ldr	r2, [r3, #8]
 800c430:	68bb      	ldr	r3, [r7, #8]
 800c432:	4013      	ands	r3, r2
 800c434:	68ba      	ldr	r2, [r7, #8]
 800c436:	429a      	cmp	r2, r3
 800c438:	bf0c      	ite	eq
 800c43a:	2301      	moveq	r3, #1
 800c43c:	2300      	movne	r3, #0
 800c43e:	b2db      	uxtb	r3, r3
 800c440:	461a      	mov	r2, r3
 800c442:	79fb      	ldrb	r3, [r7, #7]
 800c444:	429a      	cmp	r2, r3
 800c446:	d19b      	bne.n	800c380 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c448:	2300      	movs	r3, #0
}
 800c44a:	4618      	mov	r0, r3
 800c44c:	3720      	adds	r7, #32
 800c44e:	46bd      	mov	sp, r7
 800c450:	bd80      	pop	{r7, pc}
 800c452:	bf00      	nop
 800c454:	20000100 	.word	0x20000100

0800c458 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800c458:	b580      	push	{r7, lr}
 800c45a:	b086      	sub	sp, #24
 800c45c:	af02      	add	r7, sp, #8
 800c45e:	60f8      	str	r0, [r7, #12]
 800c460:	60b9      	str	r1, [r7, #8]
 800c462:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	685b      	ldr	r3, [r3, #4]
 800c468:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c46c:	d111      	bne.n	800c492 <SPI_EndRxTransaction+0x3a>
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	689b      	ldr	r3, [r3, #8]
 800c472:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c476:	d004      	beq.n	800c482 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	689b      	ldr	r3, [r3, #8]
 800c47c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c480:	d107      	bne.n	800c492 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	681a      	ldr	r2, [r3, #0]
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c490:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	685b      	ldr	r3, [r3, #4]
 800c496:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c49a:	d12a      	bne.n	800c4f2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	689b      	ldr	r3, [r3, #8]
 800c4a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c4a4:	d012      	beq.n	800c4cc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	9300      	str	r3, [sp, #0]
 800c4aa:	68bb      	ldr	r3, [r7, #8]
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	2180      	movs	r1, #128	@ 0x80
 800c4b0:	68f8      	ldr	r0, [r7, #12]
 800c4b2:	f7ff ff49 	bl	800c348 <SPI_WaitFlagStateUntilTimeout>
 800c4b6:	4603      	mov	r3, r0
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d02d      	beq.n	800c518 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c4c0:	f043 0220 	orr.w	r2, r3, #32
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800c4c8:	2303      	movs	r3, #3
 800c4ca:	e026      	b.n	800c51a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	9300      	str	r3, [sp, #0]
 800c4d0:	68bb      	ldr	r3, [r7, #8]
 800c4d2:	2200      	movs	r2, #0
 800c4d4:	2101      	movs	r1, #1
 800c4d6:	68f8      	ldr	r0, [r7, #12]
 800c4d8:	f7ff ff36 	bl	800c348 <SPI_WaitFlagStateUntilTimeout>
 800c4dc:	4603      	mov	r3, r0
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d01a      	beq.n	800c518 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c4e6:	f043 0220 	orr.w	r2, r3, #32
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800c4ee:	2303      	movs	r3, #3
 800c4f0:	e013      	b.n	800c51a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	9300      	str	r3, [sp, #0]
 800c4f6:	68bb      	ldr	r3, [r7, #8]
 800c4f8:	2200      	movs	r2, #0
 800c4fa:	2101      	movs	r1, #1
 800c4fc:	68f8      	ldr	r0, [r7, #12]
 800c4fe:	f7ff ff23 	bl	800c348 <SPI_WaitFlagStateUntilTimeout>
 800c502:	4603      	mov	r3, r0
 800c504:	2b00      	cmp	r3, #0
 800c506:	d007      	beq.n	800c518 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c50c:	f043 0220 	orr.w	r2, r3, #32
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800c514:	2303      	movs	r3, #3
 800c516:	e000      	b.n	800c51a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800c518:	2300      	movs	r3, #0
}
 800c51a:	4618      	mov	r0, r3
 800c51c:	3710      	adds	r7, #16
 800c51e:	46bd      	mov	sp, r7
 800c520:	bd80      	pop	{r7, pc}
	...

0800c524 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c524:	b580      	push	{r7, lr}
 800c526:	b088      	sub	sp, #32
 800c528:	af02      	add	r7, sp, #8
 800c52a:	60f8      	str	r0, [r7, #12]
 800c52c:	60b9      	str	r1, [r7, #8]
 800c52e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	9300      	str	r3, [sp, #0]
 800c534:	68bb      	ldr	r3, [r7, #8]
 800c536:	2201      	movs	r2, #1
 800c538:	2102      	movs	r1, #2
 800c53a:	68f8      	ldr	r0, [r7, #12]
 800c53c:	f7ff ff04 	bl	800c348 <SPI_WaitFlagStateUntilTimeout>
 800c540:	4603      	mov	r3, r0
 800c542:	2b00      	cmp	r3, #0
 800c544:	d007      	beq.n	800c556 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c54a:	f043 0220 	orr.w	r2, r3, #32
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800c552:	2303      	movs	r3, #3
 800c554:	e032      	b.n	800c5bc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c556:	4b1b      	ldr	r3, [pc, #108]	@ (800c5c4 <SPI_EndRxTxTransaction+0xa0>)
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	4a1b      	ldr	r2, [pc, #108]	@ (800c5c8 <SPI_EndRxTxTransaction+0xa4>)
 800c55c:	fba2 2303 	umull	r2, r3, r2, r3
 800c560:	0d5b      	lsrs	r3, r3, #21
 800c562:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c566:	fb02 f303 	mul.w	r3, r2, r3
 800c56a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	685b      	ldr	r3, [r3, #4]
 800c570:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c574:	d112      	bne.n	800c59c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	9300      	str	r3, [sp, #0]
 800c57a:	68bb      	ldr	r3, [r7, #8]
 800c57c:	2200      	movs	r2, #0
 800c57e:	2180      	movs	r1, #128	@ 0x80
 800c580:	68f8      	ldr	r0, [r7, #12]
 800c582:	f7ff fee1 	bl	800c348 <SPI_WaitFlagStateUntilTimeout>
 800c586:	4603      	mov	r3, r0
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d016      	beq.n	800c5ba <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c590:	f043 0220 	orr.w	r2, r3, #32
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800c598:	2303      	movs	r3, #3
 800c59a:	e00f      	b.n	800c5bc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800c59c:	697b      	ldr	r3, [r7, #20]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d00a      	beq.n	800c5b8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800c5a2:	697b      	ldr	r3, [r7, #20]
 800c5a4:	3b01      	subs	r3, #1
 800c5a6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	689b      	ldr	r3, [r3, #8]
 800c5ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c5b2:	2b80      	cmp	r3, #128	@ 0x80
 800c5b4:	d0f2      	beq.n	800c59c <SPI_EndRxTxTransaction+0x78>
 800c5b6:	e000      	b.n	800c5ba <SPI_EndRxTxTransaction+0x96>
        break;
 800c5b8:	bf00      	nop
  }

  return HAL_OK;
 800c5ba:	2300      	movs	r3, #0
}
 800c5bc:	4618      	mov	r0, r3
 800c5be:	3718      	adds	r7, #24
 800c5c0:	46bd      	mov	sp, r7
 800c5c2:	bd80      	pop	{r7, pc}
 800c5c4:	20000100 	.word	0x20000100
 800c5c8:	165e9f81 	.word	0x165e9f81

0800c5cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c5cc:	b580      	push	{r7, lr}
 800c5ce:	b082      	sub	sp, #8
 800c5d0:	af00      	add	r7, sp, #0
 800c5d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d101      	bne.n	800c5de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c5da:	2301      	movs	r3, #1
 800c5dc:	e041      	b.n	800c662 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c5e4:	b2db      	uxtb	r3, r3
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d106      	bne.n	800c5f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	2200      	movs	r2, #0
 800c5ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c5f2:	6878      	ldr	r0, [r7, #4]
 800c5f4:	f7f8 ff8c 	bl	8005510 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	2202      	movs	r2, #2
 800c5fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	681a      	ldr	r2, [r3, #0]
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	3304      	adds	r3, #4
 800c608:	4619      	mov	r1, r3
 800c60a:	4610      	mov	r0, r2
 800c60c:	f000 fc62 	bl	800ced4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	2201      	movs	r2, #1
 800c614:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	2201      	movs	r2, #1
 800c61c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	2201      	movs	r2, #1
 800c624:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	2201      	movs	r2, #1
 800c62c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	2201      	movs	r2, #1
 800c634:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	2201      	movs	r2, #1
 800c63c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	2201      	movs	r2, #1
 800c644:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	2201      	movs	r2, #1
 800c64c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	2201      	movs	r2, #1
 800c654:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	2201      	movs	r2, #1
 800c65c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c660:	2300      	movs	r3, #0
}
 800c662:	4618      	mov	r0, r3
 800c664:	3708      	adds	r7, #8
 800c666:	46bd      	mov	sp, r7
 800c668:	bd80      	pop	{r7, pc}
	...

0800c66c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c66c:	b480      	push	{r7}
 800c66e:	b085      	sub	sp, #20
 800c670:	af00      	add	r7, sp, #0
 800c672:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c67a:	b2db      	uxtb	r3, r3
 800c67c:	2b01      	cmp	r3, #1
 800c67e:	d001      	beq.n	800c684 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c680:	2301      	movs	r3, #1
 800c682:	e04e      	b.n	800c722 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	2202      	movs	r2, #2
 800c688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	68da      	ldr	r2, [r3, #12]
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	f042 0201 	orr.w	r2, r2, #1
 800c69a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	4a23      	ldr	r2, [pc, #140]	@ (800c730 <HAL_TIM_Base_Start_IT+0xc4>)
 800c6a2:	4293      	cmp	r3, r2
 800c6a4:	d022      	beq.n	800c6ec <HAL_TIM_Base_Start_IT+0x80>
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c6ae:	d01d      	beq.n	800c6ec <HAL_TIM_Base_Start_IT+0x80>
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	4a1f      	ldr	r2, [pc, #124]	@ (800c734 <HAL_TIM_Base_Start_IT+0xc8>)
 800c6b6:	4293      	cmp	r3, r2
 800c6b8:	d018      	beq.n	800c6ec <HAL_TIM_Base_Start_IT+0x80>
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	4a1e      	ldr	r2, [pc, #120]	@ (800c738 <HAL_TIM_Base_Start_IT+0xcc>)
 800c6c0:	4293      	cmp	r3, r2
 800c6c2:	d013      	beq.n	800c6ec <HAL_TIM_Base_Start_IT+0x80>
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	4a1c      	ldr	r2, [pc, #112]	@ (800c73c <HAL_TIM_Base_Start_IT+0xd0>)
 800c6ca:	4293      	cmp	r3, r2
 800c6cc:	d00e      	beq.n	800c6ec <HAL_TIM_Base_Start_IT+0x80>
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	4a1b      	ldr	r2, [pc, #108]	@ (800c740 <HAL_TIM_Base_Start_IT+0xd4>)
 800c6d4:	4293      	cmp	r3, r2
 800c6d6:	d009      	beq.n	800c6ec <HAL_TIM_Base_Start_IT+0x80>
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	4a19      	ldr	r2, [pc, #100]	@ (800c744 <HAL_TIM_Base_Start_IT+0xd8>)
 800c6de:	4293      	cmp	r3, r2
 800c6e0:	d004      	beq.n	800c6ec <HAL_TIM_Base_Start_IT+0x80>
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	4a18      	ldr	r2, [pc, #96]	@ (800c748 <HAL_TIM_Base_Start_IT+0xdc>)
 800c6e8:	4293      	cmp	r3, r2
 800c6ea:	d111      	bne.n	800c710 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	689b      	ldr	r3, [r3, #8]
 800c6f2:	f003 0307 	and.w	r3, r3, #7
 800c6f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	2b06      	cmp	r3, #6
 800c6fc:	d010      	beq.n	800c720 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	681a      	ldr	r2, [r3, #0]
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	f042 0201 	orr.w	r2, r2, #1
 800c70c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c70e:	e007      	b.n	800c720 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	681a      	ldr	r2, [r3, #0]
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	f042 0201 	orr.w	r2, r2, #1
 800c71e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c720:	2300      	movs	r3, #0
}
 800c722:	4618      	mov	r0, r3
 800c724:	3714      	adds	r7, #20
 800c726:	46bd      	mov	sp, r7
 800c728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c72c:	4770      	bx	lr
 800c72e:	bf00      	nop
 800c730:	40010000 	.word	0x40010000
 800c734:	40000400 	.word	0x40000400
 800c738:	40000800 	.word	0x40000800
 800c73c:	40000c00 	.word	0x40000c00
 800c740:	40010400 	.word	0x40010400
 800c744:	40014000 	.word	0x40014000
 800c748:	40001800 	.word	0x40001800

0800c74c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c74c:	b580      	push	{r7, lr}
 800c74e:	b082      	sub	sp, #8
 800c750:	af00      	add	r7, sp, #0
 800c752:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	2b00      	cmp	r3, #0
 800c758:	d101      	bne.n	800c75e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c75a:	2301      	movs	r3, #1
 800c75c:	e041      	b.n	800c7e2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c764:	b2db      	uxtb	r3, r3
 800c766:	2b00      	cmp	r3, #0
 800c768:	d106      	bne.n	800c778 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	2200      	movs	r2, #0
 800c76e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c772:	6878      	ldr	r0, [r7, #4]
 800c774:	f000 f839 	bl	800c7ea <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	2202      	movs	r2, #2
 800c77c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	681a      	ldr	r2, [r3, #0]
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	3304      	adds	r3, #4
 800c788:	4619      	mov	r1, r3
 800c78a:	4610      	mov	r0, r2
 800c78c:	f000 fba2 	bl	800ced4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	2201      	movs	r2, #1
 800c794:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	2201      	movs	r2, #1
 800c79c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	2201      	movs	r2, #1
 800c7a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	2201      	movs	r2, #1
 800c7ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	2201      	movs	r2, #1
 800c7b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	2201      	movs	r2, #1
 800c7bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2201      	movs	r2, #1
 800c7c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	2201      	movs	r2, #1
 800c7cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	2201      	movs	r2, #1
 800c7d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	2201      	movs	r2, #1
 800c7dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c7e0:	2300      	movs	r3, #0
}
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	3708      	adds	r7, #8
 800c7e6:	46bd      	mov	sp, r7
 800c7e8:	bd80      	pop	{r7, pc}

0800c7ea <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c7ea:	b480      	push	{r7}
 800c7ec:	b083      	sub	sp, #12
 800c7ee:	af00      	add	r7, sp, #0
 800c7f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c7f2:	bf00      	nop
 800c7f4:	370c      	adds	r7, #12
 800c7f6:	46bd      	mov	sp, r7
 800c7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7fc:	4770      	bx	lr
	...

0800c800 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c800:	b580      	push	{r7, lr}
 800c802:	b084      	sub	sp, #16
 800c804:	af00      	add	r7, sp, #0
 800c806:	6078      	str	r0, [r7, #4]
 800c808:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c80a:	683b      	ldr	r3, [r7, #0]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d109      	bne.n	800c824 <HAL_TIM_PWM_Start+0x24>
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c816:	b2db      	uxtb	r3, r3
 800c818:	2b01      	cmp	r3, #1
 800c81a:	bf14      	ite	ne
 800c81c:	2301      	movne	r3, #1
 800c81e:	2300      	moveq	r3, #0
 800c820:	b2db      	uxtb	r3, r3
 800c822:	e022      	b.n	800c86a <HAL_TIM_PWM_Start+0x6a>
 800c824:	683b      	ldr	r3, [r7, #0]
 800c826:	2b04      	cmp	r3, #4
 800c828:	d109      	bne.n	800c83e <HAL_TIM_PWM_Start+0x3e>
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c830:	b2db      	uxtb	r3, r3
 800c832:	2b01      	cmp	r3, #1
 800c834:	bf14      	ite	ne
 800c836:	2301      	movne	r3, #1
 800c838:	2300      	moveq	r3, #0
 800c83a:	b2db      	uxtb	r3, r3
 800c83c:	e015      	b.n	800c86a <HAL_TIM_PWM_Start+0x6a>
 800c83e:	683b      	ldr	r3, [r7, #0]
 800c840:	2b08      	cmp	r3, #8
 800c842:	d109      	bne.n	800c858 <HAL_TIM_PWM_Start+0x58>
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c84a:	b2db      	uxtb	r3, r3
 800c84c:	2b01      	cmp	r3, #1
 800c84e:	bf14      	ite	ne
 800c850:	2301      	movne	r3, #1
 800c852:	2300      	moveq	r3, #0
 800c854:	b2db      	uxtb	r3, r3
 800c856:	e008      	b.n	800c86a <HAL_TIM_PWM_Start+0x6a>
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c85e:	b2db      	uxtb	r3, r3
 800c860:	2b01      	cmp	r3, #1
 800c862:	bf14      	ite	ne
 800c864:	2301      	movne	r3, #1
 800c866:	2300      	moveq	r3, #0
 800c868:	b2db      	uxtb	r3, r3
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d001      	beq.n	800c872 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800c86e:	2301      	movs	r3, #1
 800c870:	e07c      	b.n	800c96c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c872:	683b      	ldr	r3, [r7, #0]
 800c874:	2b00      	cmp	r3, #0
 800c876:	d104      	bne.n	800c882 <HAL_TIM_PWM_Start+0x82>
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	2202      	movs	r2, #2
 800c87c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c880:	e013      	b.n	800c8aa <HAL_TIM_PWM_Start+0xaa>
 800c882:	683b      	ldr	r3, [r7, #0]
 800c884:	2b04      	cmp	r3, #4
 800c886:	d104      	bne.n	800c892 <HAL_TIM_PWM_Start+0x92>
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	2202      	movs	r2, #2
 800c88c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c890:	e00b      	b.n	800c8aa <HAL_TIM_PWM_Start+0xaa>
 800c892:	683b      	ldr	r3, [r7, #0]
 800c894:	2b08      	cmp	r3, #8
 800c896:	d104      	bne.n	800c8a2 <HAL_TIM_PWM_Start+0xa2>
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	2202      	movs	r2, #2
 800c89c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c8a0:	e003      	b.n	800c8aa <HAL_TIM_PWM_Start+0xaa>
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	2202      	movs	r2, #2
 800c8a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	2201      	movs	r2, #1
 800c8b0:	6839      	ldr	r1, [r7, #0]
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	f000 fe04 	bl	800d4c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	4a2d      	ldr	r2, [pc, #180]	@ (800c974 <HAL_TIM_PWM_Start+0x174>)
 800c8be:	4293      	cmp	r3, r2
 800c8c0:	d004      	beq.n	800c8cc <HAL_TIM_PWM_Start+0xcc>
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	4a2c      	ldr	r2, [pc, #176]	@ (800c978 <HAL_TIM_PWM_Start+0x178>)
 800c8c8:	4293      	cmp	r3, r2
 800c8ca:	d101      	bne.n	800c8d0 <HAL_TIM_PWM_Start+0xd0>
 800c8cc:	2301      	movs	r3, #1
 800c8ce:	e000      	b.n	800c8d2 <HAL_TIM_PWM_Start+0xd2>
 800c8d0:	2300      	movs	r3, #0
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d007      	beq.n	800c8e6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c8e4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	4a22      	ldr	r2, [pc, #136]	@ (800c974 <HAL_TIM_PWM_Start+0x174>)
 800c8ec:	4293      	cmp	r3, r2
 800c8ee:	d022      	beq.n	800c936 <HAL_TIM_PWM_Start+0x136>
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c8f8:	d01d      	beq.n	800c936 <HAL_TIM_PWM_Start+0x136>
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	4a1f      	ldr	r2, [pc, #124]	@ (800c97c <HAL_TIM_PWM_Start+0x17c>)
 800c900:	4293      	cmp	r3, r2
 800c902:	d018      	beq.n	800c936 <HAL_TIM_PWM_Start+0x136>
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	4a1d      	ldr	r2, [pc, #116]	@ (800c980 <HAL_TIM_PWM_Start+0x180>)
 800c90a:	4293      	cmp	r3, r2
 800c90c:	d013      	beq.n	800c936 <HAL_TIM_PWM_Start+0x136>
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	4a1c      	ldr	r2, [pc, #112]	@ (800c984 <HAL_TIM_PWM_Start+0x184>)
 800c914:	4293      	cmp	r3, r2
 800c916:	d00e      	beq.n	800c936 <HAL_TIM_PWM_Start+0x136>
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	4a16      	ldr	r2, [pc, #88]	@ (800c978 <HAL_TIM_PWM_Start+0x178>)
 800c91e:	4293      	cmp	r3, r2
 800c920:	d009      	beq.n	800c936 <HAL_TIM_PWM_Start+0x136>
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	4a18      	ldr	r2, [pc, #96]	@ (800c988 <HAL_TIM_PWM_Start+0x188>)
 800c928:	4293      	cmp	r3, r2
 800c92a:	d004      	beq.n	800c936 <HAL_TIM_PWM_Start+0x136>
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	4a16      	ldr	r2, [pc, #88]	@ (800c98c <HAL_TIM_PWM_Start+0x18c>)
 800c932:	4293      	cmp	r3, r2
 800c934:	d111      	bne.n	800c95a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	689b      	ldr	r3, [r3, #8]
 800c93c:	f003 0307 	and.w	r3, r3, #7
 800c940:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	2b06      	cmp	r3, #6
 800c946:	d010      	beq.n	800c96a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	681a      	ldr	r2, [r3, #0]
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	f042 0201 	orr.w	r2, r2, #1
 800c956:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c958:	e007      	b.n	800c96a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	681a      	ldr	r2, [r3, #0]
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	f042 0201 	orr.w	r2, r2, #1
 800c968:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c96a:	2300      	movs	r3, #0
}
 800c96c:	4618      	mov	r0, r3
 800c96e:	3710      	adds	r7, #16
 800c970:	46bd      	mov	sp, r7
 800c972:	bd80      	pop	{r7, pc}
 800c974:	40010000 	.word	0x40010000
 800c978:	40010400 	.word	0x40010400
 800c97c:	40000400 	.word	0x40000400
 800c980:	40000800 	.word	0x40000800
 800c984:	40000c00 	.word	0x40000c00
 800c988:	40014000 	.word	0x40014000
 800c98c:	40001800 	.word	0x40001800

0800c990 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c990:	b580      	push	{r7, lr}
 800c992:	b084      	sub	sp, #16
 800c994:	af00      	add	r7, sp, #0
 800c996:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	68db      	ldr	r3, [r3, #12]
 800c99e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	691b      	ldr	r3, [r3, #16]
 800c9a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c9a8:	68bb      	ldr	r3, [r7, #8]
 800c9aa:	f003 0302 	and.w	r3, r3, #2
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d020      	beq.n	800c9f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	f003 0302 	and.w	r3, r3, #2
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d01b      	beq.n	800c9f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	f06f 0202 	mvn.w	r2, #2
 800c9c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	2201      	movs	r2, #1
 800c9ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	699b      	ldr	r3, [r3, #24]
 800c9d2:	f003 0303 	and.w	r3, r3, #3
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d003      	beq.n	800c9e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c9da:	6878      	ldr	r0, [r7, #4]
 800c9dc:	f000 fa5b 	bl	800ce96 <HAL_TIM_IC_CaptureCallback>
 800c9e0:	e005      	b.n	800c9ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c9e2:	6878      	ldr	r0, [r7, #4]
 800c9e4:	f000 fa4d 	bl	800ce82 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c9e8:	6878      	ldr	r0, [r7, #4]
 800c9ea:	f000 fa5e 	bl	800ceaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	2200      	movs	r2, #0
 800c9f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c9f4:	68bb      	ldr	r3, [r7, #8]
 800c9f6:	f003 0304 	and.w	r3, r3, #4
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d020      	beq.n	800ca40 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	f003 0304 	and.w	r3, r3, #4
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d01b      	beq.n	800ca40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	f06f 0204 	mvn.w	r2, #4
 800ca10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	2202      	movs	r2, #2
 800ca16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	699b      	ldr	r3, [r3, #24]
 800ca1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d003      	beq.n	800ca2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ca26:	6878      	ldr	r0, [r7, #4]
 800ca28:	f000 fa35 	bl	800ce96 <HAL_TIM_IC_CaptureCallback>
 800ca2c:	e005      	b.n	800ca3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ca2e:	6878      	ldr	r0, [r7, #4]
 800ca30:	f000 fa27 	bl	800ce82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ca34:	6878      	ldr	r0, [r7, #4]
 800ca36:	f000 fa38 	bl	800ceaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	2200      	movs	r2, #0
 800ca3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ca40:	68bb      	ldr	r3, [r7, #8]
 800ca42:	f003 0308 	and.w	r3, r3, #8
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d020      	beq.n	800ca8c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	f003 0308 	and.w	r3, r3, #8
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d01b      	beq.n	800ca8c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	f06f 0208 	mvn.w	r2, #8
 800ca5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	2204      	movs	r2, #4
 800ca62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	69db      	ldr	r3, [r3, #28]
 800ca6a:	f003 0303 	and.w	r3, r3, #3
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d003      	beq.n	800ca7a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ca72:	6878      	ldr	r0, [r7, #4]
 800ca74:	f000 fa0f 	bl	800ce96 <HAL_TIM_IC_CaptureCallback>
 800ca78:	e005      	b.n	800ca86 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ca7a:	6878      	ldr	r0, [r7, #4]
 800ca7c:	f000 fa01 	bl	800ce82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ca80:	6878      	ldr	r0, [r7, #4]
 800ca82:	f000 fa12 	bl	800ceaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	2200      	movs	r2, #0
 800ca8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ca8c:	68bb      	ldr	r3, [r7, #8]
 800ca8e:	f003 0310 	and.w	r3, r3, #16
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d020      	beq.n	800cad8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	f003 0310 	and.w	r3, r3, #16
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d01b      	beq.n	800cad8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	f06f 0210 	mvn.w	r2, #16
 800caa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	2208      	movs	r2, #8
 800caae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	69db      	ldr	r3, [r3, #28]
 800cab6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d003      	beq.n	800cac6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cabe:	6878      	ldr	r0, [r7, #4]
 800cac0:	f000 f9e9 	bl	800ce96 <HAL_TIM_IC_CaptureCallback>
 800cac4:	e005      	b.n	800cad2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cac6:	6878      	ldr	r0, [r7, #4]
 800cac8:	f000 f9db 	bl	800ce82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cacc:	6878      	ldr	r0, [r7, #4]
 800cace:	f000 f9ec 	bl	800ceaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	2200      	movs	r2, #0
 800cad6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800cad8:	68bb      	ldr	r3, [r7, #8]
 800cada:	f003 0301 	and.w	r3, r3, #1
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d00c      	beq.n	800cafc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	f003 0301 	and.w	r3, r3, #1
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d007      	beq.n	800cafc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	f06f 0201 	mvn.w	r2, #1
 800caf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800caf6:	6878      	ldr	r0, [r7, #4]
 800caf8:	f7f7 fafa 	bl	80040f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800cafc:	68bb      	ldr	r3, [r7, #8]
 800cafe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d00c      	beq.n	800cb20 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d007      	beq.n	800cb20 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800cb18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cb1a:	6878      	ldr	r0, [r7, #4]
 800cb1c:	f000 fdce 	bl	800d6bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800cb20:	68bb      	ldr	r3, [r7, #8]
 800cb22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d00c      	beq.n	800cb44 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d007      	beq.n	800cb44 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800cb3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800cb3e:	6878      	ldr	r0, [r7, #4]
 800cb40:	f000 f9bd 	bl	800cebe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800cb44:	68bb      	ldr	r3, [r7, #8]
 800cb46:	f003 0320 	and.w	r3, r3, #32
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d00c      	beq.n	800cb68 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	f003 0320 	and.w	r3, r3, #32
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d007      	beq.n	800cb68 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	f06f 0220 	mvn.w	r2, #32
 800cb60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800cb62:	6878      	ldr	r0, [r7, #4]
 800cb64:	f000 fda0 	bl	800d6a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800cb68:	bf00      	nop
 800cb6a:	3710      	adds	r7, #16
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	bd80      	pop	{r7, pc}

0800cb70 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b086      	sub	sp, #24
 800cb74:	af00      	add	r7, sp, #0
 800cb76:	60f8      	str	r0, [r7, #12]
 800cb78:	60b9      	str	r1, [r7, #8]
 800cb7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cb7c:	2300      	movs	r3, #0
 800cb7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cb86:	2b01      	cmp	r3, #1
 800cb88:	d101      	bne.n	800cb8e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800cb8a:	2302      	movs	r3, #2
 800cb8c:	e0ae      	b.n	800ccec <HAL_TIM_PWM_ConfigChannel+0x17c>
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	2201      	movs	r2, #1
 800cb92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	2b0c      	cmp	r3, #12
 800cb9a:	f200 809f 	bhi.w	800ccdc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800cb9e:	a201      	add	r2, pc, #4	@ (adr r2, 800cba4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800cba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cba4:	0800cbd9 	.word	0x0800cbd9
 800cba8:	0800ccdd 	.word	0x0800ccdd
 800cbac:	0800ccdd 	.word	0x0800ccdd
 800cbb0:	0800ccdd 	.word	0x0800ccdd
 800cbb4:	0800cc19 	.word	0x0800cc19
 800cbb8:	0800ccdd 	.word	0x0800ccdd
 800cbbc:	0800ccdd 	.word	0x0800ccdd
 800cbc0:	0800ccdd 	.word	0x0800ccdd
 800cbc4:	0800cc5b 	.word	0x0800cc5b
 800cbc8:	0800ccdd 	.word	0x0800ccdd
 800cbcc:	0800ccdd 	.word	0x0800ccdd
 800cbd0:	0800ccdd 	.word	0x0800ccdd
 800cbd4:	0800cc9b 	.word	0x0800cc9b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	68b9      	ldr	r1, [r7, #8]
 800cbde:	4618      	mov	r0, r3
 800cbe0:	f000 fa24 	bl	800d02c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	699a      	ldr	r2, [r3, #24]
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	f042 0208 	orr.w	r2, r2, #8
 800cbf2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	699a      	ldr	r2, [r3, #24]
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	f022 0204 	bic.w	r2, r2, #4
 800cc02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	6999      	ldr	r1, [r3, #24]
 800cc0a:	68bb      	ldr	r3, [r7, #8]
 800cc0c:	691a      	ldr	r2, [r3, #16]
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	430a      	orrs	r2, r1
 800cc14:	619a      	str	r2, [r3, #24]
      break;
 800cc16:	e064      	b.n	800cce2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	68b9      	ldr	r1, [r7, #8]
 800cc1e:	4618      	mov	r0, r3
 800cc20:	f000 fa74 	bl	800d10c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	699a      	ldr	r2, [r3, #24]
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cc32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	699a      	ldr	r2, [r3, #24]
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800cc42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	6999      	ldr	r1, [r3, #24]
 800cc4a:	68bb      	ldr	r3, [r7, #8]
 800cc4c:	691b      	ldr	r3, [r3, #16]
 800cc4e:	021a      	lsls	r2, r3, #8
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	430a      	orrs	r2, r1
 800cc56:	619a      	str	r2, [r3, #24]
      break;
 800cc58:	e043      	b.n	800cce2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	68b9      	ldr	r1, [r7, #8]
 800cc60:	4618      	mov	r0, r3
 800cc62:	f000 fac9 	bl	800d1f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	69da      	ldr	r2, [r3, #28]
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	f042 0208 	orr.w	r2, r2, #8
 800cc74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	69da      	ldr	r2, [r3, #28]
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	f022 0204 	bic.w	r2, r2, #4
 800cc84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	69d9      	ldr	r1, [r3, #28]
 800cc8c:	68bb      	ldr	r3, [r7, #8]
 800cc8e:	691a      	ldr	r2, [r3, #16]
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	430a      	orrs	r2, r1
 800cc96:	61da      	str	r2, [r3, #28]
      break;
 800cc98:	e023      	b.n	800cce2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	68b9      	ldr	r1, [r7, #8]
 800cca0:	4618      	mov	r0, r3
 800cca2:	f000 fb1d 	bl	800d2e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	69da      	ldr	r2, [r3, #28]
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ccb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	69da      	ldr	r2, [r3, #28]
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ccc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	69d9      	ldr	r1, [r3, #28]
 800cccc:	68bb      	ldr	r3, [r7, #8]
 800ccce:	691b      	ldr	r3, [r3, #16]
 800ccd0:	021a      	lsls	r2, r3, #8
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	430a      	orrs	r2, r1
 800ccd8:	61da      	str	r2, [r3, #28]
      break;
 800ccda:	e002      	b.n	800cce2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800ccdc:	2301      	movs	r3, #1
 800ccde:	75fb      	strb	r3, [r7, #23]
      break;
 800cce0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	2200      	movs	r2, #0
 800cce6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ccea:	7dfb      	ldrb	r3, [r7, #23]
}
 800ccec:	4618      	mov	r0, r3
 800ccee:	3718      	adds	r7, #24
 800ccf0:	46bd      	mov	sp, r7
 800ccf2:	bd80      	pop	{r7, pc}

0800ccf4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ccf4:	b580      	push	{r7, lr}
 800ccf6:	b084      	sub	sp, #16
 800ccf8:	af00      	add	r7, sp, #0
 800ccfa:	6078      	str	r0, [r7, #4]
 800ccfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ccfe:	2300      	movs	r3, #0
 800cd00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cd08:	2b01      	cmp	r3, #1
 800cd0a:	d101      	bne.n	800cd10 <HAL_TIM_ConfigClockSource+0x1c>
 800cd0c:	2302      	movs	r3, #2
 800cd0e:	e0b4      	b.n	800ce7a <HAL_TIM_ConfigClockSource+0x186>
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	2201      	movs	r2, #1
 800cd14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	2202      	movs	r2, #2
 800cd1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	689b      	ldr	r3, [r3, #8]
 800cd26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800cd28:	68bb      	ldr	r3, [r7, #8]
 800cd2a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800cd2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cd30:	68bb      	ldr	r3, [r7, #8]
 800cd32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800cd36:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	68ba      	ldr	r2, [r7, #8]
 800cd3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800cd40:	683b      	ldr	r3, [r7, #0]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cd48:	d03e      	beq.n	800cdc8 <HAL_TIM_ConfigClockSource+0xd4>
 800cd4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cd4e:	f200 8087 	bhi.w	800ce60 <HAL_TIM_ConfigClockSource+0x16c>
 800cd52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cd56:	f000 8086 	beq.w	800ce66 <HAL_TIM_ConfigClockSource+0x172>
 800cd5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cd5e:	d87f      	bhi.n	800ce60 <HAL_TIM_ConfigClockSource+0x16c>
 800cd60:	2b70      	cmp	r3, #112	@ 0x70
 800cd62:	d01a      	beq.n	800cd9a <HAL_TIM_ConfigClockSource+0xa6>
 800cd64:	2b70      	cmp	r3, #112	@ 0x70
 800cd66:	d87b      	bhi.n	800ce60 <HAL_TIM_ConfigClockSource+0x16c>
 800cd68:	2b60      	cmp	r3, #96	@ 0x60
 800cd6a:	d050      	beq.n	800ce0e <HAL_TIM_ConfigClockSource+0x11a>
 800cd6c:	2b60      	cmp	r3, #96	@ 0x60
 800cd6e:	d877      	bhi.n	800ce60 <HAL_TIM_ConfigClockSource+0x16c>
 800cd70:	2b50      	cmp	r3, #80	@ 0x50
 800cd72:	d03c      	beq.n	800cdee <HAL_TIM_ConfigClockSource+0xfa>
 800cd74:	2b50      	cmp	r3, #80	@ 0x50
 800cd76:	d873      	bhi.n	800ce60 <HAL_TIM_ConfigClockSource+0x16c>
 800cd78:	2b40      	cmp	r3, #64	@ 0x40
 800cd7a:	d058      	beq.n	800ce2e <HAL_TIM_ConfigClockSource+0x13a>
 800cd7c:	2b40      	cmp	r3, #64	@ 0x40
 800cd7e:	d86f      	bhi.n	800ce60 <HAL_TIM_ConfigClockSource+0x16c>
 800cd80:	2b30      	cmp	r3, #48	@ 0x30
 800cd82:	d064      	beq.n	800ce4e <HAL_TIM_ConfigClockSource+0x15a>
 800cd84:	2b30      	cmp	r3, #48	@ 0x30
 800cd86:	d86b      	bhi.n	800ce60 <HAL_TIM_ConfigClockSource+0x16c>
 800cd88:	2b20      	cmp	r3, #32
 800cd8a:	d060      	beq.n	800ce4e <HAL_TIM_ConfigClockSource+0x15a>
 800cd8c:	2b20      	cmp	r3, #32
 800cd8e:	d867      	bhi.n	800ce60 <HAL_TIM_ConfigClockSource+0x16c>
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d05c      	beq.n	800ce4e <HAL_TIM_ConfigClockSource+0x15a>
 800cd94:	2b10      	cmp	r3, #16
 800cd96:	d05a      	beq.n	800ce4e <HAL_TIM_ConfigClockSource+0x15a>
 800cd98:	e062      	b.n	800ce60 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800cd9e:	683b      	ldr	r3, [r7, #0]
 800cda0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800cda2:	683b      	ldr	r3, [r7, #0]
 800cda4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800cda6:	683b      	ldr	r3, [r7, #0]
 800cda8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800cdaa:	f000 fb69 	bl	800d480 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	689b      	ldr	r3, [r3, #8]
 800cdb4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cdb6:	68bb      	ldr	r3, [r7, #8]
 800cdb8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800cdbc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	68ba      	ldr	r2, [r7, #8]
 800cdc4:	609a      	str	r2, [r3, #8]
      break;
 800cdc6:	e04f      	b.n	800ce68 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800cdcc:	683b      	ldr	r3, [r7, #0]
 800cdce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800cdd0:	683b      	ldr	r3, [r7, #0]
 800cdd2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800cdd4:	683b      	ldr	r3, [r7, #0]
 800cdd6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800cdd8:	f000 fb52 	bl	800d480 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	689a      	ldr	r2, [r3, #8]
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cdea:	609a      	str	r2, [r3, #8]
      break;
 800cdec:	e03c      	b.n	800ce68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cdf2:	683b      	ldr	r3, [r7, #0]
 800cdf4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cdf6:	683b      	ldr	r3, [r7, #0]
 800cdf8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cdfa:	461a      	mov	r2, r3
 800cdfc:	f000 fac6 	bl	800d38c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	2150      	movs	r1, #80	@ 0x50
 800ce06:	4618      	mov	r0, r3
 800ce08:	f000 fb1f 	bl	800d44a <TIM_ITRx_SetConfig>
      break;
 800ce0c:	e02c      	b.n	800ce68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ce12:	683b      	ldr	r3, [r7, #0]
 800ce14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ce16:	683b      	ldr	r3, [r7, #0]
 800ce18:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ce1a:	461a      	mov	r2, r3
 800ce1c:	f000 fae5 	bl	800d3ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	2160      	movs	r1, #96	@ 0x60
 800ce26:	4618      	mov	r0, r3
 800ce28:	f000 fb0f 	bl	800d44a <TIM_ITRx_SetConfig>
      break;
 800ce2c:	e01c      	b.n	800ce68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ce32:	683b      	ldr	r3, [r7, #0]
 800ce34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ce36:	683b      	ldr	r3, [r7, #0]
 800ce38:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ce3a:	461a      	mov	r2, r3
 800ce3c:	f000 faa6 	bl	800d38c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	2140      	movs	r1, #64	@ 0x40
 800ce46:	4618      	mov	r0, r3
 800ce48:	f000 faff 	bl	800d44a <TIM_ITRx_SetConfig>
      break;
 800ce4c:	e00c      	b.n	800ce68 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	681a      	ldr	r2, [r3, #0]
 800ce52:	683b      	ldr	r3, [r7, #0]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	4619      	mov	r1, r3
 800ce58:	4610      	mov	r0, r2
 800ce5a:	f000 faf6 	bl	800d44a <TIM_ITRx_SetConfig>
      break;
 800ce5e:	e003      	b.n	800ce68 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800ce60:	2301      	movs	r3, #1
 800ce62:	73fb      	strb	r3, [r7, #15]
      break;
 800ce64:	e000      	b.n	800ce68 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800ce66:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	2201      	movs	r2, #1
 800ce6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	2200      	movs	r2, #0
 800ce74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ce78:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce7a:	4618      	mov	r0, r3
 800ce7c:	3710      	adds	r7, #16
 800ce7e:	46bd      	mov	sp, r7
 800ce80:	bd80      	pop	{r7, pc}

0800ce82 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ce82:	b480      	push	{r7}
 800ce84:	b083      	sub	sp, #12
 800ce86:	af00      	add	r7, sp, #0
 800ce88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ce8a:	bf00      	nop
 800ce8c:	370c      	adds	r7, #12
 800ce8e:	46bd      	mov	sp, r7
 800ce90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce94:	4770      	bx	lr

0800ce96 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ce96:	b480      	push	{r7}
 800ce98:	b083      	sub	sp, #12
 800ce9a:	af00      	add	r7, sp, #0
 800ce9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ce9e:	bf00      	nop
 800cea0:	370c      	adds	r7, #12
 800cea2:	46bd      	mov	sp, r7
 800cea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea8:	4770      	bx	lr

0800ceaa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ceaa:	b480      	push	{r7}
 800ceac:	b083      	sub	sp, #12
 800ceae:	af00      	add	r7, sp, #0
 800ceb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ceb2:	bf00      	nop
 800ceb4:	370c      	adds	r7, #12
 800ceb6:	46bd      	mov	sp, r7
 800ceb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cebc:	4770      	bx	lr

0800cebe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800cebe:	b480      	push	{r7}
 800cec0:	b083      	sub	sp, #12
 800cec2:	af00      	add	r7, sp, #0
 800cec4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800cec6:	bf00      	nop
 800cec8:	370c      	adds	r7, #12
 800ceca:	46bd      	mov	sp, r7
 800cecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced0:	4770      	bx	lr
	...

0800ced4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ced4:	b480      	push	{r7}
 800ced6:	b085      	sub	sp, #20
 800ced8:	af00      	add	r7, sp, #0
 800ceda:	6078      	str	r0, [r7, #4]
 800cedc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	4a46      	ldr	r2, [pc, #280]	@ (800d000 <TIM_Base_SetConfig+0x12c>)
 800cee8:	4293      	cmp	r3, r2
 800ceea:	d013      	beq.n	800cf14 <TIM_Base_SetConfig+0x40>
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cef2:	d00f      	beq.n	800cf14 <TIM_Base_SetConfig+0x40>
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	4a43      	ldr	r2, [pc, #268]	@ (800d004 <TIM_Base_SetConfig+0x130>)
 800cef8:	4293      	cmp	r3, r2
 800cefa:	d00b      	beq.n	800cf14 <TIM_Base_SetConfig+0x40>
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	4a42      	ldr	r2, [pc, #264]	@ (800d008 <TIM_Base_SetConfig+0x134>)
 800cf00:	4293      	cmp	r3, r2
 800cf02:	d007      	beq.n	800cf14 <TIM_Base_SetConfig+0x40>
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	4a41      	ldr	r2, [pc, #260]	@ (800d00c <TIM_Base_SetConfig+0x138>)
 800cf08:	4293      	cmp	r3, r2
 800cf0a:	d003      	beq.n	800cf14 <TIM_Base_SetConfig+0x40>
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	4a40      	ldr	r2, [pc, #256]	@ (800d010 <TIM_Base_SetConfig+0x13c>)
 800cf10:	4293      	cmp	r3, r2
 800cf12:	d108      	bne.n	800cf26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cf1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cf1c:	683b      	ldr	r3, [r7, #0]
 800cf1e:	685b      	ldr	r3, [r3, #4]
 800cf20:	68fa      	ldr	r2, [r7, #12]
 800cf22:	4313      	orrs	r3, r2
 800cf24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	4a35      	ldr	r2, [pc, #212]	@ (800d000 <TIM_Base_SetConfig+0x12c>)
 800cf2a:	4293      	cmp	r3, r2
 800cf2c:	d02b      	beq.n	800cf86 <TIM_Base_SetConfig+0xb2>
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf34:	d027      	beq.n	800cf86 <TIM_Base_SetConfig+0xb2>
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	4a32      	ldr	r2, [pc, #200]	@ (800d004 <TIM_Base_SetConfig+0x130>)
 800cf3a:	4293      	cmp	r3, r2
 800cf3c:	d023      	beq.n	800cf86 <TIM_Base_SetConfig+0xb2>
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	4a31      	ldr	r2, [pc, #196]	@ (800d008 <TIM_Base_SetConfig+0x134>)
 800cf42:	4293      	cmp	r3, r2
 800cf44:	d01f      	beq.n	800cf86 <TIM_Base_SetConfig+0xb2>
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	4a30      	ldr	r2, [pc, #192]	@ (800d00c <TIM_Base_SetConfig+0x138>)
 800cf4a:	4293      	cmp	r3, r2
 800cf4c:	d01b      	beq.n	800cf86 <TIM_Base_SetConfig+0xb2>
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	4a2f      	ldr	r2, [pc, #188]	@ (800d010 <TIM_Base_SetConfig+0x13c>)
 800cf52:	4293      	cmp	r3, r2
 800cf54:	d017      	beq.n	800cf86 <TIM_Base_SetConfig+0xb2>
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	4a2e      	ldr	r2, [pc, #184]	@ (800d014 <TIM_Base_SetConfig+0x140>)
 800cf5a:	4293      	cmp	r3, r2
 800cf5c:	d013      	beq.n	800cf86 <TIM_Base_SetConfig+0xb2>
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	4a2d      	ldr	r2, [pc, #180]	@ (800d018 <TIM_Base_SetConfig+0x144>)
 800cf62:	4293      	cmp	r3, r2
 800cf64:	d00f      	beq.n	800cf86 <TIM_Base_SetConfig+0xb2>
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	4a2c      	ldr	r2, [pc, #176]	@ (800d01c <TIM_Base_SetConfig+0x148>)
 800cf6a:	4293      	cmp	r3, r2
 800cf6c:	d00b      	beq.n	800cf86 <TIM_Base_SetConfig+0xb2>
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	4a2b      	ldr	r2, [pc, #172]	@ (800d020 <TIM_Base_SetConfig+0x14c>)
 800cf72:	4293      	cmp	r3, r2
 800cf74:	d007      	beq.n	800cf86 <TIM_Base_SetConfig+0xb2>
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	4a2a      	ldr	r2, [pc, #168]	@ (800d024 <TIM_Base_SetConfig+0x150>)
 800cf7a:	4293      	cmp	r3, r2
 800cf7c:	d003      	beq.n	800cf86 <TIM_Base_SetConfig+0xb2>
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	4a29      	ldr	r2, [pc, #164]	@ (800d028 <TIM_Base_SetConfig+0x154>)
 800cf82:	4293      	cmp	r3, r2
 800cf84:	d108      	bne.n	800cf98 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cf8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cf8e:	683b      	ldr	r3, [r7, #0]
 800cf90:	68db      	ldr	r3, [r3, #12]
 800cf92:	68fa      	ldr	r2, [r7, #12]
 800cf94:	4313      	orrs	r3, r2
 800cf96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800cf9e:	683b      	ldr	r3, [r7, #0]
 800cfa0:	695b      	ldr	r3, [r3, #20]
 800cfa2:	4313      	orrs	r3, r2
 800cfa4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	68fa      	ldr	r2, [r7, #12]
 800cfaa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cfac:	683b      	ldr	r3, [r7, #0]
 800cfae:	689a      	ldr	r2, [r3, #8]
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cfb4:	683b      	ldr	r3, [r7, #0]
 800cfb6:	681a      	ldr	r2, [r3, #0]
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	4a10      	ldr	r2, [pc, #64]	@ (800d000 <TIM_Base_SetConfig+0x12c>)
 800cfc0:	4293      	cmp	r3, r2
 800cfc2:	d003      	beq.n	800cfcc <TIM_Base_SetConfig+0xf8>
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	4a12      	ldr	r2, [pc, #72]	@ (800d010 <TIM_Base_SetConfig+0x13c>)
 800cfc8:	4293      	cmp	r3, r2
 800cfca:	d103      	bne.n	800cfd4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cfcc:	683b      	ldr	r3, [r7, #0]
 800cfce:	691a      	ldr	r2, [r3, #16]
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	2201      	movs	r2, #1
 800cfd8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	691b      	ldr	r3, [r3, #16]
 800cfde:	f003 0301 	and.w	r3, r3, #1
 800cfe2:	2b01      	cmp	r3, #1
 800cfe4:	d105      	bne.n	800cff2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	691b      	ldr	r3, [r3, #16]
 800cfea:	f023 0201 	bic.w	r2, r3, #1
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	611a      	str	r2, [r3, #16]
  }
}
 800cff2:	bf00      	nop
 800cff4:	3714      	adds	r7, #20
 800cff6:	46bd      	mov	sp, r7
 800cff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cffc:	4770      	bx	lr
 800cffe:	bf00      	nop
 800d000:	40010000 	.word	0x40010000
 800d004:	40000400 	.word	0x40000400
 800d008:	40000800 	.word	0x40000800
 800d00c:	40000c00 	.word	0x40000c00
 800d010:	40010400 	.word	0x40010400
 800d014:	40014000 	.word	0x40014000
 800d018:	40014400 	.word	0x40014400
 800d01c:	40014800 	.word	0x40014800
 800d020:	40001800 	.word	0x40001800
 800d024:	40001c00 	.word	0x40001c00
 800d028:	40002000 	.word	0x40002000

0800d02c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d02c:	b480      	push	{r7}
 800d02e:	b087      	sub	sp, #28
 800d030:	af00      	add	r7, sp, #0
 800d032:	6078      	str	r0, [r7, #4]
 800d034:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	6a1b      	ldr	r3, [r3, #32]
 800d03a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	6a1b      	ldr	r3, [r3, #32]
 800d040:	f023 0201 	bic.w	r2, r3, #1
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	685b      	ldr	r3, [r3, #4]
 800d04c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	699b      	ldr	r3, [r3, #24]
 800d052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d05a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	f023 0303 	bic.w	r3, r3, #3
 800d062:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d064:	683b      	ldr	r3, [r7, #0]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	68fa      	ldr	r2, [r7, #12]
 800d06a:	4313      	orrs	r3, r2
 800d06c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d06e:	697b      	ldr	r3, [r7, #20]
 800d070:	f023 0302 	bic.w	r3, r3, #2
 800d074:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d076:	683b      	ldr	r3, [r7, #0]
 800d078:	689b      	ldr	r3, [r3, #8]
 800d07a:	697a      	ldr	r2, [r7, #20]
 800d07c:	4313      	orrs	r3, r2
 800d07e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	4a20      	ldr	r2, [pc, #128]	@ (800d104 <TIM_OC1_SetConfig+0xd8>)
 800d084:	4293      	cmp	r3, r2
 800d086:	d003      	beq.n	800d090 <TIM_OC1_SetConfig+0x64>
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	4a1f      	ldr	r2, [pc, #124]	@ (800d108 <TIM_OC1_SetConfig+0xdc>)
 800d08c:	4293      	cmp	r3, r2
 800d08e:	d10c      	bne.n	800d0aa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d090:	697b      	ldr	r3, [r7, #20]
 800d092:	f023 0308 	bic.w	r3, r3, #8
 800d096:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d098:	683b      	ldr	r3, [r7, #0]
 800d09a:	68db      	ldr	r3, [r3, #12]
 800d09c:	697a      	ldr	r2, [r7, #20]
 800d09e:	4313      	orrs	r3, r2
 800d0a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d0a2:	697b      	ldr	r3, [r7, #20]
 800d0a4:	f023 0304 	bic.w	r3, r3, #4
 800d0a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	4a15      	ldr	r2, [pc, #84]	@ (800d104 <TIM_OC1_SetConfig+0xd8>)
 800d0ae:	4293      	cmp	r3, r2
 800d0b0:	d003      	beq.n	800d0ba <TIM_OC1_SetConfig+0x8e>
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	4a14      	ldr	r2, [pc, #80]	@ (800d108 <TIM_OC1_SetConfig+0xdc>)
 800d0b6:	4293      	cmp	r3, r2
 800d0b8:	d111      	bne.n	800d0de <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d0ba:	693b      	ldr	r3, [r7, #16]
 800d0bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d0c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d0c2:	693b      	ldr	r3, [r7, #16]
 800d0c4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800d0c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d0ca:	683b      	ldr	r3, [r7, #0]
 800d0cc:	695b      	ldr	r3, [r3, #20]
 800d0ce:	693a      	ldr	r2, [r7, #16]
 800d0d0:	4313      	orrs	r3, r2
 800d0d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d0d4:	683b      	ldr	r3, [r7, #0]
 800d0d6:	699b      	ldr	r3, [r3, #24]
 800d0d8:	693a      	ldr	r2, [r7, #16]
 800d0da:	4313      	orrs	r3, r2
 800d0dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	693a      	ldr	r2, [r7, #16]
 800d0e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	68fa      	ldr	r2, [r7, #12]
 800d0e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d0ea:	683b      	ldr	r3, [r7, #0]
 800d0ec:	685a      	ldr	r2, [r3, #4]
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	697a      	ldr	r2, [r7, #20]
 800d0f6:	621a      	str	r2, [r3, #32]
}
 800d0f8:	bf00      	nop
 800d0fa:	371c      	adds	r7, #28
 800d0fc:	46bd      	mov	sp, r7
 800d0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d102:	4770      	bx	lr
 800d104:	40010000 	.word	0x40010000
 800d108:	40010400 	.word	0x40010400

0800d10c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d10c:	b480      	push	{r7}
 800d10e:	b087      	sub	sp, #28
 800d110:	af00      	add	r7, sp, #0
 800d112:	6078      	str	r0, [r7, #4]
 800d114:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	6a1b      	ldr	r3, [r3, #32]
 800d11a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	6a1b      	ldr	r3, [r3, #32]
 800d120:	f023 0210 	bic.w	r2, r3, #16
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	685b      	ldr	r3, [r3, #4]
 800d12c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	699b      	ldr	r3, [r3, #24]
 800d132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d13a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d142:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d144:	683b      	ldr	r3, [r7, #0]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	021b      	lsls	r3, r3, #8
 800d14a:	68fa      	ldr	r2, [r7, #12]
 800d14c:	4313      	orrs	r3, r2
 800d14e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d150:	697b      	ldr	r3, [r7, #20]
 800d152:	f023 0320 	bic.w	r3, r3, #32
 800d156:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d158:	683b      	ldr	r3, [r7, #0]
 800d15a:	689b      	ldr	r3, [r3, #8]
 800d15c:	011b      	lsls	r3, r3, #4
 800d15e:	697a      	ldr	r2, [r7, #20]
 800d160:	4313      	orrs	r3, r2
 800d162:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	4a22      	ldr	r2, [pc, #136]	@ (800d1f0 <TIM_OC2_SetConfig+0xe4>)
 800d168:	4293      	cmp	r3, r2
 800d16a:	d003      	beq.n	800d174 <TIM_OC2_SetConfig+0x68>
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	4a21      	ldr	r2, [pc, #132]	@ (800d1f4 <TIM_OC2_SetConfig+0xe8>)
 800d170:	4293      	cmp	r3, r2
 800d172:	d10d      	bne.n	800d190 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d174:	697b      	ldr	r3, [r7, #20]
 800d176:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d17a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d17c:	683b      	ldr	r3, [r7, #0]
 800d17e:	68db      	ldr	r3, [r3, #12]
 800d180:	011b      	lsls	r3, r3, #4
 800d182:	697a      	ldr	r2, [r7, #20]
 800d184:	4313      	orrs	r3, r2
 800d186:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d188:	697b      	ldr	r3, [r7, #20]
 800d18a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d18e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	4a17      	ldr	r2, [pc, #92]	@ (800d1f0 <TIM_OC2_SetConfig+0xe4>)
 800d194:	4293      	cmp	r3, r2
 800d196:	d003      	beq.n	800d1a0 <TIM_OC2_SetConfig+0x94>
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	4a16      	ldr	r2, [pc, #88]	@ (800d1f4 <TIM_OC2_SetConfig+0xe8>)
 800d19c:	4293      	cmp	r3, r2
 800d19e:	d113      	bne.n	800d1c8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d1a0:	693b      	ldr	r3, [r7, #16]
 800d1a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d1a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d1a8:	693b      	ldr	r3, [r7, #16]
 800d1aa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d1ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d1b0:	683b      	ldr	r3, [r7, #0]
 800d1b2:	695b      	ldr	r3, [r3, #20]
 800d1b4:	009b      	lsls	r3, r3, #2
 800d1b6:	693a      	ldr	r2, [r7, #16]
 800d1b8:	4313      	orrs	r3, r2
 800d1ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d1bc:	683b      	ldr	r3, [r7, #0]
 800d1be:	699b      	ldr	r3, [r3, #24]
 800d1c0:	009b      	lsls	r3, r3, #2
 800d1c2:	693a      	ldr	r2, [r7, #16]
 800d1c4:	4313      	orrs	r3, r2
 800d1c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	693a      	ldr	r2, [r7, #16]
 800d1cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	68fa      	ldr	r2, [r7, #12]
 800d1d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d1d4:	683b      	ldr	r3, [r7, #0]
 800d1d6:	685a      	ldr	r2, [r3, #4]
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	697a      	ldr	r2, [r7, #20]
 800d1e0:	621a      	str	r2, [r3, #32]
}
 800d1e2:	bf00      	nop
 800d1e4:	371c      	adds	r7, #28
 800d1e6:	46bd      	mov	sp, r7
 800d1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ec:	4770      	bx	lr
 800d1ee:	bf00      	nop
 800d1f0:	40010000 	.word	0x40010000
 800d1f4:	40010400 	.word	0x40010400

0800d1f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d1f8:	b480      	push	{r7}
 800d1fa:	b087      	sub	sp, #28
 800d1fc:	af00      	add	r7, sp, #0
 800d1fe:	6078      	str	r0, [r7, #4]
 800d200:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	6a1b      	ldr	r3, [r3, #32]
 800d206:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	6a1b      	ldr	r3, [r3, #32]
 800d20c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	685b      	ldr	r3, [r3, #4]
 800d218:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	69db      	ldr	r3, [r3, #28]
 800d21e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d226:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	f023 0303 	bic.w	r3, r3, #3
 800d22e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d230:	683b      	ldr	r3, [r7, #0]
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	68fa      	ldr	r2, [r7, #12]
 800d236:	4313      	orrs	r3, r2
 800d238:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d23a:	697b      	ldr	r3, [r7, #20]
 800d23c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800d240:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d242:	683b      	ldr	r3, [r7, #0]
 800d244:	689b      	ldr	r3, [r3, #8]
 800d246:	021b      	lsls	r3, r3, #8
 800d248:	697a      	ldr	r2, [r7, #20]
 800d24a:	4313      	orrs	r3, r2
 800d24c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	4a21      	ldr	r2, [pc, #132]	@ (800d2d8 <TIM_OC3_SetConfig+0xe0>)
 800d252:	4293      	cmp	r3, r2
 800d254:	d003      	beq.n	800d25e <TIM_OC3_SetConfig+0x66>
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	4a20      	ldr	r2, [pc, #128]	@ (800d2dc <TIM_OC3_SetConfig+0xe4>)
 800d25a:	4293      	cmp	r3, r2
 800d25c:	d10d      	bne.n	800d27a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d25e:	697b      	ldr	r3, [r7, #20]
 800d260:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d264:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d266:	683b      	ldr	r3, [r7, #0]
 800d268:	68db      	ldr	r3, [r3, #12]
 800d26a:	021b      	lsls	r3, r3, #8
 800d26c:	697a      	ldr	r2, [r7, #20]
 800d26e:	4313      	orrs	r3, r2
 800d270:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d272:	697b      	ldr	r3, [r7, #20]
 800d274:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d278:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	4a16      	ldr	r2, [pc, #88]	@ (800d2d8 <TIM_OC3_SetConfig+0xe0>)
 800d27e:	4293      	cmp	r3, r2
 800d280:	d003      	beq.n	800d28a <TIM_OC3_SetConfig+0x92>
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	4a15      	ldr	r2, [pc, #84]	@ (800d2dc <TIM_OC3_SetConfig+0xe4>)
 800d286:	4293      	cmp	r3, r2
 800d288:	d113      	bne.n	800d2b2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d28a:	693b      	ldr	r3, [r7, #16]
 800d28c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d290:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d292:	693b      	ldr	r3, [r7, #16]
 800d294:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d298:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d29a:	683b      	ldr	r3, [r7, #0]
 800d29c:	695b      	ldr	r3, [r3, #20]
 800d29e:	011b      	lsls	r3, r3, #4
 800d2a0:	693a      	ldr	r2, [r7, #16]
 800d2a2:	4313      	orrs	r3, r2
 800d2a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d2a6:	683b      	ldr	r3, [r7, #0]
 800d2a8:	699b      	ldr	r3, [r3, #24]
 800d2aa:	011b      	lsls	r3, r3, #4
 800d2ac:	693a      	ldr	r2, [r7, #16]
 800d2ae:	4313      	orrs	r3, r2
 800d2b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	693a      	ldr	r2, [r7, #16]
 800d2b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	68fa      	ldr	r2, [r7, #12]
 800d2bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d2be:	683b      	ldr	r3, [r7, #0]
 800d2c0:	685a      	ldr	r2, [r3, #4]
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	697a      	ldr	r2, [r7, #20]
 800d2ca:	621a      	str	r2, [r3, #32]
}
 800d2cc:	bf00      	nop
 800d2ce:	371c      	adds	r7, #28
 800d2d0:	46bd      	mov	sp, r7
 800d2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d6:	4770      	bx	lr
 800d2d8:	40010000 	.word	0x40010000
 800d2dc:	40010400 	.word	0x40010400

0800d2e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d2e0:	b480      	push	{r7}
 800d2e2:	b087      	sub	sp, #28
 800d2e4:	af00      	add	r7, sp, #0
 800d2e6:	6078      	str	r0, [r7, #4]
 800d2e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	6a1b      	ldr	r3, [r3, #32]
 800d2ee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	6a1b      	ldr	r3, [r3, #32]
 800d2f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	685b      	ldr	r3, [r3, #4]
 800d300:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	69db      	ldr	r3, [r3, #28]
 800d306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d30e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d316:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d318:	683b      	ldr	r3, [r7, #0]
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	021b      	lsls	r3, r3, #8
 800d31e:	68fa      	ldr	r2, [r7, #12]
 800d320:	4313      	orrs	r3, r2
 800d322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d324:	693b      	ldr	r3, [r7, #16]
 800d326:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d32a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d32c:	683b      	ldr	r3, [r7, #0]
 800d32e:	689b      	ldr	r3, [r3, #8]
 800d330:	031b      	lsls	r3, r3, #12
 800d332:	693a      	ldr	r2, [r7, #16]
 800d334:	4313      	orrs	r3, r2
 800d336:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	4a12      	ldr	r2, [pc, #72]	@ (800d384 <TIM_OC4_SetConfig+0xa4>)
 800d33c:	4293      	cmp	r3, r2
 800d33e:	d003      	beq.n	800d348 <TIM_OC4_SetConfig+0x68>
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	4a11      	ldr	r2, [pc, #68]	@ (800d388 <TIM_OC4_SetConfig+0xa8>)
 800d344:	4293      	cmp	r3, r2
 800d346:	d109      	bne.n	800d35c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d348:	697b      	ldr	r3, [r7, #20]
 800d34a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d34e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d350:	683b      	ldr	r3, [r7, #0]
 800d352:	695b      	ldr	r3, [r3, #20]
 800d354:	019b      	lsls	r3, r3, #6
 800d356:	697a      	ldr	r2, [r7, #20]
 800d358:	4313      	orrs	r3, r2
 800d35a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	697a      	ldr	r2, [r7, #20]
 800d360:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	68fa      	ldr	r2, [r7, #12]
 800d366:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d368:	683b      	ldr	r3, [r7, #0]
 800d36a:	685a      	ldr	r2, [r3, #4]
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	693a      	ldr	r2, [r7, #16]
 800d374:	621a      	str	r2, [r3, #32]
}
 800d376:	bf00      	nop
 800d378:	371c      	adds	r7, #28
 800d37a:	46bd      	mov	sp, r7
 800d37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d380:	4770      	bx	lr
 800d382:	bf00      	nop
 800d384:	40010000 	.word	0x40010000
 800d388:	40010400 	.word	0x40010400

0800d38c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d38c:	b480      	push	{r7}
 800d38e:	b087      	sub	sp, #28
 800d390:	af00      	add	r7, sp, #0
 800d392:	60f8      	str	r0, [r7, #12]
 800d394:	60b9      	str	r1, [r7, #8]
 800d396:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	6a1b      	ldr	r3, [r3, #32]
 800d39c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	6a1b      	ldr	r3, [r3, #32]
 800d3a2:	f023 0201 	bic.w	r2, r3, #1
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	699b      	ldr	r3, [r3, #24]
 800d3ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d3b0:	693b      	ldr	r3, [r7, #16]
 800d3b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d3b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	011b      	lsls	r3, r3, #4
 800d3bc:	693a      	ldr	r2, [r7, #16]
 800d3be:	4313      	orrs	r3, r2
 800d3c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d3c2:	697b      	ldr	r3, [r7, #20]
 800d3c4:	f023 030a 	bic.w	r3, r3, #10
 800d3c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d3ca:	697a      	ldr	r2, [r7, #20]
 800d3cc:	68bb      	ldr	r3, [r7, #8]
 800d3ce:	4313      	orrs	r3, r2
 800d3d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	693a      	ldr	r2, [r7, #16]
 800d3d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	697a      	ldr	r2, [r7, #20]
 800d3dc:	621a      	str	r2, [r3, #32]
}
 800d3de:	bf00      	nop
 800d3e0:	371c      	adds	r7, #28
 800d3e2:	46bd      	mov	sp, r7
 800d3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3e8:	4770      	bx	lr

0800d3ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d3ea:	b480      	push	{r7}
 800d3ec:	b087      	sub	sp, #28
 800d3ee:	af00      	add	r7, sp, #0
 800d3f0:	60f8      	str	r0, [r7, #12]
 800d3f2:	60b9      	str	r1, [r7, #8]
 800d3f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	6a1b      	ldr	r3, [r3, #32]
 800d3fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d3fc:	68fb      	ldr	r3, [r7, #12]
 800d3fe:	6a1b      	ldr	r3, [r3, #32]
 800d400:	f023 0210 	bic.w	r2, r3, #16
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	699b      	ldr	r3, [r3, #24]
 800d40c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d40e:	693b      	ldr	r3, [r7, #16]
 800d410:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d414:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	031b      	lsls	r3, r3, #12
 800d41a:	693a      	ldr	r2, [r7, #16]
 800d41c:	4313      	orrs	r3, r2
 800d41e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d420:	697b      	ldr	r3, [r7, #20]
 800d422:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d426:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d428:	68bb      	ldr	r3, [r7, #8]
 800d42a:	011b      	lsls	r3, r3, #4
 800d42c:	697a      	ldr	r2, [r7, #20]
 800d42e:	4313      	orrs	r3, r2
 800d430:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	693a      	ldr	r2, [r7, #16]
 800d436:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	697a      	ldr	r2, [r7, #20]
 800d43c:	621a      	str	r2, [r3, #32]
}
 800d43e:	bf00      	nop
 800d440:	371c      	adds	r7, #28
 800d442:	46bd      	mov	sp, r7
 800d444:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d448:	4770      	bx	lr

0800d44a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d44a:	b480      	push	{r7}
 800d44c:	b085      	sub	sp, #20
 800d44e:	af00      	add	r7, sp, #0
 800d450:	6078      	str	r0, [r7, #4]
 800d452:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	689b      	ldr	r3, [r3, #8]
 800d458:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d460:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d462:	683a      	ldr	r2, [r7, #0]
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	4313      	orrs	r3, r2
 800d468:	f043 0307 	orr.w	r3, r3, #7
 800d46c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	68fa      	ldr	r2, [r7, #12]
 800d472:	609a      	str	r2, [r3, #8]
}
 800d474:	bf00      	nop
 800d476:	3714      	adds	r7, #20
 800d478:	46bd      	mov	sp, r7
 800d47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47e:	4770      	bx	lr

0800d480 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d480:	b480      	push	{r7}
 800d482:	b087      	sub	sp, #28
 800d484:	af00      	add	r7, sp, #0
 800d486:	60f8      	str	r0, [r7, #12]
 800d488:	60b9      	str	r1, [r7, #8]
 800d48a:	607a      	str	r2, [r7, #4]
 800d48c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	689b      	ldr	r3, [r3, #8]
 800d492:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d494:	697b      	ldr	r3, [r7, #20]
 800d496:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d49a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d49c:	683b      	ldr	r3, [r7, #0]
 800d49e:	021a      	lsls	r2, r3, #8
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	431a      	orrs	r2, r3
 800d4a4:	68bb      	ldr	r3, [r7, #8]
 800d4a6:	4313      	orrs	r3, r2
 800d4a8:	697a      	ldr	r2, [r7, #20]
 800d4aa:	4313      	orrs	r3, r2
 800d4ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	697a      	ldr	r2, [r7, #20]
 800d4b2:	609a      	str	r2, [r3, #8]
}
 800d4b4:	bf00      	nop
 800d4b6:	371c      	adds	r7, #28
 800d4b8:	46bd      	mov	sp, r7
 800d4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4be:	4770      	bx	lr

0800d4c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d4c0:	b480      	push	{r7}
 800d4c2:	b087      	sub	sp, #28
 800d4c4:	af00      	add	r7, sp, #0
 800d4c6:	60f8      	str	r0, [r7, #12]
 800d4c8:	60b9      	str	r1, [r7, #8]
 800d4ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d4cc:	68bb      	ldr	r3, [r7, #8]
 800d4ce:	f003 031f 	and.w	r3, r3, #31
 800d4d2:	2201      	movs	r2, #1
 800d4d4:	fa02 f303 	lsl.w	r3, r2, r3
 800d4d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	6a1a      	ldr	r2, [r3, #32]
 800d4de:	697b      	ldr	r3, [r7, #20]
 800d4e0:	43db      	mvns	r3, r3
 800d4e2:	401a      	ands	r2, r3
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	6a1a      	ldr	r2, [r3, #32]
 800d4ec:	68bb      	ldr	r3, [r7, #8]
 800d4ee:	f003 031f 	and.w	r3, r3, #31
 800d4f2:	6879      	ldr	r1, [r7, #4]
 800d4f4:	fa01 f303 	lsl.w	r3, r1, r3
 800d4f8:	431a      	orrs	r2, r3
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	621a      	str	r2, [r3, #32]
}
 800d4fe:	bf00      	nop
 800d500:	371c      	adds	r7, #28
 800d502:	46bd      	mov	sp, r7
 800d504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d508:	4770      	bx	lr
	...

0800d50c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d50c:	b480      	push	{r7}
 800d50e:	b085      	sub	sp, #20
 800d510:	af00      	add	r7, sp, #0
 800d512:	6078      	str	r0, [r7, #4]
 800d514:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d51c:	2b01      	cmp	r3, #1
 800d51e:	d101      	bne.n	800d524 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d520:	2302      	movs	r3, #2
 800d522:	e05a      	b.n	800d5da <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	2201      	movs	r2, #1
 800d528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	2202      	movs	r2, #2
 800d530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	685b      	ldr	r3, [r3, #4]
 800d53a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	689b      	ldr	r3, [r3, #8]
 800d542:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d54a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d54c:	683b      	ldr	r3, [r7, #0]
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	68fa      	ldr	r2, [r7, #12]
 800d552:	4313      	orrs	r3, r2
 800d554:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	68fa      	ldr	r2, [r7, #12]
 800d55c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	4a21      	ldr	r2, [pc, #132]	@ (800d5e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800d564:	4293      	cmp	r3, r2
 800d566:	d022      	beq.n	800d5ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d570:	d01d      	beq.n	800d5ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	4a1d      	ldr	r2, [pc, #116]	@ (800d5ec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800d578:	4293      	cmp	r3, r2
 800d57a:	d018      	beq.n	800d5ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	4a1b      	ldr	r2, [pc, #108]	@ (800d5f0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800d582:	4293      	cmp	r3, r2
 800d584:	d013      	beq.n	800d5ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	4a1a      	ldr	r2, [pc, #104]	@ (800d5f4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800d58c:	4293      	cmp	r3, r2
 800d58e:	d00e      	beq.n	800d5ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	4a18      	ldr	r2, [pc, #96]	@ (800d5f8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800d596:	4293      	cmp	r3, r2
 800d598:	d009      	beq.n	800d5ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	681b      	ldr	r3, [r3, #0]
 800d59e:	4a17      	ldr	r2, [pc, #92]	@ (800d5fc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800d5a0:	4293      	cmp	r3, r2
 800d5a2:	d004      	beq.n	800d5ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	4a15      	ldr	r2, [pc, #84]	@ (800d600 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800d5aa:	4293      	cmp	r3, r2
 800d5ac:	d10c      	bne.n	800d5c8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d5ae:	68bb      	ldr	r3, [r7, #8]
 800d5b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d5b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d5b6:	683b      	ldr	r3, [r7, #0]
 800d5b8:	685b      	ldr	r3, [r3, #4]
 800d5ba:	68ba      	ldr	r2, [r7, #8]
 800d5bc:	4313      	orrs	r3, r2
 800d5be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	68ba      	ldr	r2, [r7, #8]
 800d5c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	2201      	movs	r2, #1
 800d5cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	2200      	movs	r2, #0
 800d5d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d5d8:	2300      	movs	r3, #0
}
 800d5da:	4618      	mov	r0, r3
 800d5dc:	3714      	adds	r7, #20
 800d5de:	46bd      	mov	sp, r7
 800d5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5e4:	4770      	bx	lr
 800d5e6:	bf00      	nop
 800d5e8:	40010000 	.word	0x40010000
 800d5ec:	40000400 	.word	0x40000400
 800d5f0:	40000800 	.word	0x40000800
 800d5f4:	40000c00 	.word	0x40000c00
 800d5f8:	40010400 	.word	0x40010400
 800d5fc:	40014000 	.word	0x40014000
 800d600:	40001800 	.word	0x40001800

0800d604 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d604:	b480      	push	{r7}
 800d606:	b085      	sub	sp, #20
 800d608:	af00      	add	r7, sp, #0
 800d60a:	6078      	str	r0, [r7, #4]
 800d60c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d60e:	2300      	movs	r3, #0
 800d610:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d618:	2b01      	cmp	r3, #1
 800d61a:	d101      	bne.n	800d620 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d61c:	2302      	movs	r3, #2
 800d61e:	e03d      	b.n	800d69c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	2201      	movs	r2, #1
 800d624:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800d62e:	683b      	ldr	r3, [r7, #0]
 800d630:	68db      	ldr	r3, [r3, #12]
 800d632:	4313      	orrs	r3, r2
 800d634:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d63c:	683b      	ldr	r3, [r7, #0]
 800d63e:	689b      	ldr	r3, [r3, #8]
 800d640:	4313      	orrs	r3, r2
 800d642:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800d64a:	683b      	ldr	r3, [r7, #0]
 800d64c:	685b      	ldr	r3, [r3, #4]
 800d64e:	4313      	orrs	r3, r2
 800d650:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800d658:	683b      	ldr	r3, [r7, #0]
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	4313      	orrs	r3, r2
 800d65e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d666:	683b      	ldr	r3, [r7, #0]
 800d668:	691b      	ldr	r3, [r3, #16]
 800d66a:	4313      	orrs	r3, r2
 800d66c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800d674:	683b      	ldr	r3, [r7, #0]
 800d676:	695b      	ldr	r3, [r3, #20]
 800d678:	4313      	orrs	r3, r2
 800d67a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800d682:	683b      	ldr	r3, [r7, #0]
 800d684:	69db      	ldr	r3, [r3, #28]
 800d686:	4313      	orrs	r3, r2
 800d688:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	68fa      	ldr	r2, [r7, #12]
 800d690:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	2200      	movs	r2, #0
 800d696:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d69a:	2300      	movs	r3, #0
}
 800d69c:	4618      	mov	r0, r3
 800d69e:	3714      	adds	r7, #20
 800d6a0:	46bd      	mov	sp, r7
 800d6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6a6:	4770      	bx	lr

0800d6a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d6a8:	b480      	push	{r7}
 800d6aa:	b083      	sub	sp, #12
 800d6ac:	af00      	add	r7, sp, #0
 800d6ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d6b0:	bf00      	nop
 800d6b2:	370c      	adds	r7, #12
 800d6b4:	46bd      	mov	sp, r7
 800d6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ba:	4770      	bx	lr

0800d6bc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d6bc:	b480      	push	{r7}
 800d6be:	b083      	sub	sp, #12
 800d6c0:	af00      	add	r7, sp, #0
 800d6c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d6c4:	bf00      	nop
 800d6c6:	370c      	adds	r7, #12
 800d6c8:	46bd      	mov	sp, r7
 800d6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ce:	4770      	bx	lr

0800d6d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	b082      	sub	sp, #8
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d101      	bne.n	800d6e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d6de:	2301      	movs	r3, #1
 800d6e0:	e042      	b.n	800d768 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d6e8:	b2db      	uxtb	r3, r3
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d106      	bne.n	800d6fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	2200      	movs	r2, #0
 800d6f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d6f6:	6878      	ldr	r0, [r7, #4]
 800d6f8:	f7f7 ffda 	bl	80056b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	2224      	movs	r2, #36	@ 0x24
 800d700:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	68da      	ldr	r2, [r3, #12]
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d712:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d714:	6878      	ldr	r0, [r7, #4]
 800d716:	f000 ff81 	bl	800e61c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	691a      	ldr	r2, [r3, #16]
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d728:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	695a      	ldr	r2, [r3, #20]
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d738:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	68da      	ldr	r2, [r3, #12]
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d748:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	2200      	movs	r2, #0
 800d74e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	2220      	movs	r2, #32
 800d754:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	2220      	movs	r2, #32
 800d75c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	2200      	movs	r2, #0
 800d764:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800d766:	2300      	movs	r3, #0
}
 800d768:	4618      	mov	r0, r3
 800d76a:	3708      	adds	r7, #8
 800d76c:	46bd      	mov	sp, r7
 800d76e:	bd80      	pop	{r7, pc}

0800d770 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d770:	b580      	push	{r7, lr}
 800d772:	b08c      	sub	sp, #48	@ 0x30
 800d774:	af00      	add	r7, sp, #0
 800d776:	60f8      	str	r0, [r7, #12]
 800d778:	60b9      	str	r1, [r7, #8]
 800d77a:	4613      	mov	r3, r2
 800d77c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d784:	b2db      	uxtb	r3, r3
 800d786:	2b20      	cmp	r3, #32
 800d788:	d14a      	bne.n	800d820 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800d78a:	68bb      	ldr	r3, [r7, #8]
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d002      	beq.n	800d796 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800d790:	88fb      	ldrh	r3, [r7, #6]
 800d792:	2b00      	cmp	r3, #0
 800d794:	d101      	bne.n	800d79a <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800d796:	2301      	movs	r3, #1
 800d798:	e043      	b.n	800d822 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800d79a:	68fb      	ldr	r3, [r7, #12]
 800d79c:	2201      	movs	r2, #1
 800d79e:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	2200      	movs	r2, #0
 800d7a4:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800d7a6:	88fb      	ldrh	r3, [r7, #6]
 800d7a8:	461a      	mov	r2, r3
 800d7aa:	68b9      	ldr	r1, [r7, #8]
 800d7ac:	68f8      	ldr	r0, [r7, #12]
 800d7ae:	f000 fcd5 	bl	800e15c <UART_Start_Receive_DMA>
 800d7b2:	4603      	mov	r3, r0
 800d7b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800d7b8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d12c      	bne.n	800d81a <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d7c4:	2b01      	cmp	r3, #1
 800d7c6:	d125      	bne.n	800d814 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d7c8:	2300      	movs	r3, #0
 800d7ca:	613b      	str	r3, [r7, #16]
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	613b      	str	r3, [r7, #16]
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	685b      	ldr	r3, [r3, #4]
 800d7da:	613b      	str	r3, [r7, #16]
 800d7dc:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	330c      	adds	r3, #12
 800d7e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7e6:	69bb      	ldr	r3, [r7, #24]
 800d7e8:	e853 3f00 	ldrex	r3, [r3]
 800d7ec:	617b      	str	r3, [r7, #20]
   return(result);
 800d7ee:	697b      	ldr	r3, [r7, #20]
 800d7f0:	f043 0310 	orr.w	r3, r3, #16
 800d7f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	330c      	adds	r3, #12
 800d7fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d7fe:	627a      	str	r2, [r7, #36]	@ 0x24
 800d800:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d802:	6a39      	ldr	r1, [r7, #32]
 800d804:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d806:	e841 2300 	strex	r3, r2, [r1]
 800d80a:	61fb      	str	r3, [r7, #28]
   return(result);
 800d80c:	69fb      	ldr	r3, [r7, #28]
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d1e5      	bne.n	800d7de <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 800d812:	e002      	b.n	800d81a <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800d814:	2301      	movs	r3, #1
 800d816:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800d81a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d81e:	e000      	b.n	800d822 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800d820:	2302      	movs	r3, #2
  }
}
 800d822:	4618      	mov	r0, r3
 800d824:	3730      	adds	r7, #48	@ 0x30
 800d826:	46bd      	mov	sp, r7
 800d828:	bd80      	pop	{r7, pc}

0800d82a <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800d82a:	b580      	push	{r7, lr}
 800d82c:	b0a0      	sub	sp, #128	@ 0x80
 800d82e:	af00      	add	r7, sp, #0
 800d830:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	330c      	adds	r3, #12
 800d838:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d83a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d83c:	e853 3f00 	ldrex	r3, [r3]
 800d840:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800d842:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d844:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800d848:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	330c      	adds	r3, #12
 800d850:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800d852:	66ba      	str	r2, [r7, #104]	@ 0x68
 800d854:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d856:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800d858:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d85a:	e841 2300 	strex	r3, r2, [r1]
 800d85e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800d860:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d862:	2b00      	cmp	r3, #0
 800d864:	d1e5      	bne.n	800d832 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	3314      	adds	r3, #20
 800d86c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d86e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d870:	e853 3f00 	ldrex	r3, [r3]
 800d874:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800d876:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d878:	f023 0301 	bic.w	r3, r3, #1
 800d87c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	3314      	adds	r3, #20
 800d884:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800d886:	657a      	str	r2, [r7, #84]	@ 0x54
 800d888:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d88a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d88c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d88e:	e841 2300 	strex	r3, r2, [r1]
 800d892:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d894:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d896:	2b00      	cmp	r3, #0
 800d898:	d1e5      	bne.n	800d866 <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d89e:	2b01      	cmp	r3, #1
 800d8a0:	d119      	bne.n	800d8d6 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	330c      	adds	r3, #12
 800d8a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8ac:	e853 3f00 	ldrex	r3, [r3]
 800d8b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d8b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8b4:	f023 0310 	bic.w	r3, r3, #16
 800d8b8:	677b      	str	r3, [r7, #116]	@ 0x74
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	330c      	adds	r3, #12
 800d8c0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800d8c2:	643a      	str	r2, [r7, #64]	@ 0x40
 800d8c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d8c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d8ca:	e841 2300 	strex	r3, r2, [r1]
 800d8ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d8d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d1e5      	bne.n	800d8a2 <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	695b      	ldr	r3, [r3, #20]
 800d8dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d8e0:	2b80      	cmp	r3, #128	@ 0x80
 800d8e2:	d136      	bne.n	800d952 <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	3314      	adds	r3, #20
 800d8ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8ec:	6a3b      	ldr	r3, [r7, #32]
 800d8ee:	e853 3f00 	ldrex	r3, [r3]
 800d8f2:	61fb      	str	r3, [r7, #28]
   return(result);
 800d8f4:	69fb      	ldr	r3, [r7, #28]
 800d8f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d8fa:	673b      	str	r3, [r7, #112]	@ 0x70
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	3314      	adds	r3, #20
 800d902:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d904:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d906:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d908:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d90a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d90c:	e841 2300 	strex	r3, r2, [r1]
 800d910:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d914:	2b00      	cmp	r3, #0
 800d916:	d1e5      	bne.n	800d8e4 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d018      	beq.n	800d952 <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d924:	2200      	movs	r2, #0
 800d926:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d92c:	4618      	mov	r0, r3
 800d92e:	f7f9 fc6d 	bl	800720c <HAL_DMA_Abort>
 800d932:	4603      	mov	r3, r0
 800d934:	2b00      	cmp	r3, #0
 800d936:	d00c      	beq.n	800d952 <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d93c:	4618      	mov	r0, r3
 800d93e:	f7f9 fe8f 	bl	8007660 <HAL_DMA_GetError>
 800d942:	4603      	mov	r3, r0
 800d944:	2b20      	cmp	r3, #32
 800d946:	d104      	bne.n	800d952 <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	2210      	movs	r2, #16
 800d94c:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800d94e:	2303      	movs	r3, #3
 800d950:	e052      	b.n	800d9f8 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	695b      	ldr	r3, [r3, #20]
 800d958:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d95c:	2b40      	cmp	r3, #64	@ 0x40
 800d95e:	d136      	bne.n	800d9ce <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	3314      	adds	r3, #20
 800d966:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	e853 3f00 	ldrex	r3, [r3]
 800d96e:	60bb      	str	r3, [r7, #8]
   return(result);
 800d970:	68bb      	ldr	r3, [r7, #8]
 800d972:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d976:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	3314      	adds	r3, #20
 800d97e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d980:	61ba      	str	r2, [r7, #24]
 800d982:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d984:	6979      	ldr	r1, [r7, #20]
 800d986:	69ba      	ldr	r2, [r7, #24]
 800d988:	e841 2300 	strex	r3, r2, [r1]
 800d98c:	613b      	str	r3, [r7, #16]
   return(result);
 800d98e:	693b      	ldr	r3, [r7, #16]
 800d990:	2b00      	cmp	r3, #0
 800d992:	d1e5      	bne.n	800d960 <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d018      	beq.n	800d9ce <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d9a0:	2200      	movs	r2, #0
 800d9a2:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d9a8:	4618      	mov	r0, r3
 800d9aa:	f7f9 fc2f 	bl	800720c <HAL_DMA_Abort>
 800d9ae:	4603      	mov	r3, r0
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d00c      	beq.n	800d9ce <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	f7f9 fe51 	bl	8007660 <HAL_DMA_GetError>
 800d9be:	4603      	mov	r3, r0
 800d9c0:	2b20      	cmp	r3, #32
 800d9c2:	d104      	bne.n	800d9ce <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	2210      	movs	r2, #16
 800d9c8:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800d9ca:	2303      	movs	r3, #3
 800d9cc:	e014      	b.n	800d9f8 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	2200      	movs	r2, #0
 800d9d2:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	2200      	movs	r2, #0
 800d9d8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	2200      	movs	r2, #0
 800d9de:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	2220      	movs	r2, #32
 800d9e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	2220      	movs	r2, #32
 800d9ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	2200      	movs	r2, #0
 800d9f4:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800d9f6:	2300      	movs	r3, #0
}
 800d9f8:	4618      	mov	r0, r3
 800d9fa:	3780      	adds	r7, #128	@ 0x80
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	bd80      	pop	{r7, pc}

0800da00 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800da00:	b580      	push	{r7, lr}
 800da02:	b0ba      	sub	sp, #232	@ 0xe8
 800da04:	af00      	add	r7, sp, #0
 800da06:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	681b      	ldr	r3, [r3, #0]
 800da16:	68db      	ldr	r3, [r3, #12]
 800da18:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	695b      	ldr	r3, [r3, #20]
 800da22:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800da26:	2300      	movs	r3, #0
 800da28:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800da2c:	2300      	movs	r3, #0
 800da2e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800da32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800da36:	f003 030f 	and.w	r3, r3, #15
 800da3a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800da3e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800da42:	2b00      	cmp	r3, #0
 800da44:	d10f      	bne.n	800da66 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800da46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800da4a:	f003 0320 	and.w	r3, r3, #32
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d009      	beq.n	800da66 <HAL_UART_IRQHandler+0x66>
 800da52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800da56:	f003 0320 	and.w	r3, r3, #32
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d003      	beq.n	800da66 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800da5e:	6878      	ldr	r0, [r7, #4]
 800da60:	f000 fd1d 	bl	800e49e <UART_Receive_IT>
      return;
 800da64:	e25b      	b.n	800df1e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800da66:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	f000 80de 	beq.w	800dc2c <HAL_UART_IRQHandler+0x22c>
 800da70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800da74:	f003 0301 	and.w	r3, r3, #1
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d106      	bne.n	800da8a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800da7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800da80:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800da84:	2b00      	cmp	r3, #0
 800da86:	f000 80d1 	beq.w	800dc2c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800da8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800da8e:	f003 0301 	and.w	r3, r3, #1
 800da92:	2b00      	cmp	r3, #0
 800da94:	d00b      	beq.n	800daae <HAL_UART_IRQHandler+0xae>
 800da96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800da9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d005      	beq.n	800daae <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800daa6:	f043 0201 	orr.w	r2, r3, #1
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800daae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dab2:	f003 0304 	and.w	r3, r3, #4
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d00b      	beq.n	800dad2 <HAL_UART_IRQHandler+0xd2>
 800daba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dabe:	f003 0301 	and.w	r3, r3, #1
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d005      	beq.n	800dad2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800daca:	f043 0202 	orr.w	r2, r3, #2
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800dad2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dad6:	f003 0302 	and.w	r3, r3, #2
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d00b      	beq.n	800daf6 <HAL_UART_IRQHandler+0xf6>
 800dade:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dae2:	f003 0301 	and.w	r3, r3, #1
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d005      	beq.n	800daf6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800daee:	f043 0204 	orr.w	r2, r3, #4
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800daf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dafa:	f003 0308 	and.w	r3, r3, #8
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d011      	beq.n	800db26 <HAL_UART_IRQHandler+0x126>
 800db02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800db06:	f003 0320 	and.w	r3, r3, #32
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d105      	bne.n	800db1a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800db0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800db12:	f003 0301 	and.w	r3, r3, #1
 800db16:	2b00      	cmp	r3, #0
 800db18:	d005      	beq.n	800db26 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800db1e:	f043 0208 	orr.w	r2, r3, #8
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	f000 81f2 	beq.w	800df14 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800db30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800db34:	f003 0320 	and.w	r3, r3, #32
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d008      	beq.n	800db4e <HAL_UART_IRQHandler+0x14e>
 800db3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800db40:	f003 0320 	and.w	r3, r3, #32
 800db44:	2b00      	cmp	r3, #0
 800db46:	d002      	beq.n	800db4e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800db48:	6878      	ldr	r0, [r7, #4]
 800db4a:	f000 fca8 	bl	800e49e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	695b      	ldr	r3, [r3, #20]
 800db54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db58:	2b40      	cmp	r3, #64	@ 0x40
 800db5a:	bf0c      	ite	eq
 800db5c:	2301      	moveq	r3, #1
 800db5e:	2300      	movne	r3, #0
 800db60:	b2db      	uxtb	r3, r3
 800db62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800db6a:	f003 0308 	and.w	r3, r3, #8
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d103      	bne.n	800db7a <HAL_UART_IRQHandler+0x17a>
 800db72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800db76:	2b00      	cmp	r3, #0
 800db78:	d04f      	beq.n	800dc1a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800db7a:	6878      	ldr	r0, [r7, #4]
 800db7c:	f000 fbb0 	bl	800e2e0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	695b      	ldr	r3, [r3, #20]
 800db86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db8a:	2b40      	cmp	r3, #64	@ 0x40
 800db8c:	d141      	bne.n	800dc12 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	3314      	adds	r3, #20
 800db94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db98:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800db9c:	e853 3f00 	ldrex	r3, [r3]
 800dba0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800dba4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dba8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dbac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	3314      	adds	r3, #20
 800dbb6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800dbba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800dbbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbc2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800dbc6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800dbca:	e841 2300 	strex	r3, r2, [r1]
 800dbce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800dbd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d1d9      	bne.n	800db8e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d013      	beq.n	800dc0a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dbe6:	4a7e      	ldr	r2, [pc, #504]	@ (800dde0 <HAL_UART_IRQHandler+0x3e0>)
 800dbe8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dbee:	4618      	mov	r0, r3
 800dbf0:	f7f9 fb7c 	bl	80072ec <HAL_DMA_Abort_IT>
 800dbf4:	4603      	mov	r3, r0
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d016      	beq.n	800dc28 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dbfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dc00:	687a      	ldr	r2, [r7, #4]
 800dc02:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800dc04:	4610      	mov	r0, r2
 800dc06:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dc08:	e00e      	b.n	800dc28 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800dc0a:	6878      	ldr	r0, [r7, #4]
 800dc0c:	f7f8 f8b0 	bl	8005d70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dc10:	e00a      	b.n	800dc28 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800dc12:	6878      	ldr	r0, [r7, #4]
 800dc14:	f7f8 f8ac 	bl	8005d70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dc18:	e006      	b.n	800dc28 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800dc1a:	6878      	ldr	r0, [r7, #4]
 800dc1c:	f7f8 f8a8 	bl	8005d70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	2200      	movs	r2, #0
 800dc24:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800dc26:	e175      	b.n	800df14 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dc28:	bf00      	nop
    return;
 800dc2a:	e173      	b.n	800df14 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dc30:	2b01      	cmp	r3, #1
 800dc32:	f040 814f 	bne.w	800ded4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800dc36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc3a:	f003 0310 	and.w	r3, r3, #16
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	f000 8148 	beq.w	800ded4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800dc44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dc48:	f003 0310 	and.w	r3, r3, #16
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	f000 8141 	beq.w	800ded4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800dc52:	2300      	movs	r3, #0
 800dc54:	60bb      	str	r3, [r7, #8]
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	60bb      	str	r3, [r7, #8]
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	685b      	ldr	r3, [r3, #4]
 800dc64:	60bb      	str	r3, [r7, #8]
 800dc66:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	695b      	ldr	r3, [r3, #20]
 800dc6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc72:	2b40      	cmp	r3, #64	@ 0x40
 800dc74:	f040 80b6 	bne.w	800dde4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	685b      	ldr	r3, [r3, #4]
 800dc80:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800dc84:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	f000 8145 	beq.w	800df18 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800dc92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800dc96:	429a      	cmp	r2, r3
 800dc98:	f080 813e 	bcs.w	800df18 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800dca2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dca8:	69db      	ldr	r3, [r3, #28]
 800dcaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dcae:	f000 8088 	beq.w	800ddc2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	330c      	adds	r3, #12
 800dcb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcbc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800dcc0:	e853 3f00 	ldrex	r3, [r3]
 800dcc4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800dcc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800dccc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dcd0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	681b      	ldr	r3, [r3, #0]
 800dcd8:	330c      	adds	r3, #12
 800dcda:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800dcde:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800dce2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dce6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800dcea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800dcee:	e841 2300 	strex	r3, r2, [r1]
 800dcf2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800dcf6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d1d9      	bne.n	800dcb2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	3314      	adds	r3, #20
 800dd04:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800dd08:	e853 3f00 	ldrex	r3, [r3]
 800dd0c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800dd0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dd10:	f023 0301 	bic.w	r3, r3, #1
 800dd14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	3314      	adds	r3, #20
 800dd1e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800dd22:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800dd26:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd28:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800dd2a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800dd2e:	e841 2300 	strex	r3, r2, [r1]
 800dd32:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800dd34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d1e1      	bne.n	800dcfe <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	3314      	adds	r3, #20
 800dd40:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dd44:	e853 3f00 	ldrex	r3, [r3]
 800dd48:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800dd4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dd50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	3314      	adds	r3, #20
 800dd5a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800dd5e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800dd60:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd62:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800dd64:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800dd66:	e841 2300 	strex	r3, r2, [r1]
 800dd6a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800dd6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d1e3      	bne.n	800dd3a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	2220      	movs	r2, #32
 800dd76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	2200      	movs	r2, #0
 800dd7e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	681b      	ldr	r3, [r3, #0]
 800dd84:	330c      	adds	r3, #12
 800dd86:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd8a:	e853 3f00 	ldrex	r3, [r3]
 800dd8e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800dd90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dd92:	f023 0310 	bic.w	r3, r3, #16
 800dd96:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	330c      	adds	r3, #12
 800dda0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800dda4:	65ba      	str	r2, [r7, #88]	@ 0x58
 800dda6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dda8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ddaa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ddac:	e841 2300 	strex	r3, r2, [r1]
 800ddb0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ddb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d1e3      	bne.n	800dd80 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ddbc:	4618      	mov	r0, r3
 800ddbe:	f7f9 fa25 	bl	800720c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	2202      	movs	r2, #2
 800ddc6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ddd0:	b29b      	uxth	r3, r3
 800ddd2:	1ad3      	subs	r3, r2, r3
 800ddd4:	b29b      	uxth	r3, r3
 800ddd6:	4619      	mov	r1, r3
 800ddd8:	6878      	ldr	r0, [r7, #4]
 800ddda:	f7f7 fe7f 	bl	8005adc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800ddde:	e09b      	b.n	800df18 <HAL_UART_IRQHandler+0x518>
 800dde0:	0800e3a7 	.word	0x0800e3a7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ddec:	b29b      	uxth	r3, r3
 800ddee:	1ad3      	subs	r3, r2, r3
 800ddf0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ddf8:	b29b      	uxth	r3, r3
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	f000 808e 	beq.w	800df1c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800de00:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800de04:	2b00      	cmp	r3, #0
 800de06:	f000 8089 	beq.w	800df1c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	330c      	adds	r3, #12
 800de10:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de14:	e853 3f00 	ldrex	r3, [r3]
 800de18:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800de1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800de20:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	330c      	adds	r3, #12
 800de2a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800de2e:	647a      	str	r2, [r7, #68]	@ 0x44
 800de30:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de32:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800de34:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800de36:	e841 2300 	strex	r3, r2, [r1]
 800de3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800de3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d1e3      	bne.n	800de0a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	3314      	adds	r3, #20
 800de48:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de4c:	e853 3f00 	ldrex	r3, [r3]
 800de50:	623b      	str	r3, [r7, #32]
   return(result);
 800de52:	6a3b      	ldr	r3, [r7, #32]
 800de54:	f023 0301 	bic.w	r3, r3, #1
 800de58:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	3314      	adds	r3, #20
 800de62:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800de66:	633a      	str	r2, [r7, #48]	@ 0x30
 800de68:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800de6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800de6e:	e841 2300 	strex	r3, r2, [r1]
 800de72:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800de74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de76:	2b00      	cmp	r3, #0
 800de78:	d1e3      	bne.n	800de42 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	2220      	movs	r2, #32
 800de7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	2200      	movs	r2, #0
 800de86:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	681b      	ldr	r3, [r3, #0]
 800de8c:	330c      	adds	r3, #12
 800de8e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de90:	693b      	ldr	r3, [r7, #16]
 800de92:	e853 3f00 	ldrex	r3, [r3]
 800de96:	60fb      	str	r3, [r7, #12]
   return(result);
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	f023 0310 	bic.w	r3, r3, #16
 800de9e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	330c      	adds	r3, #12
 800dea8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800deac:	61fa      	str	r2, [r7, #28]
 800deae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800deb0:	69b9      	ldr	r1, [r7, #24]
 800deb2:	69fa      	ldr	r2, [r7, #28]
 800deb4:	e841 2300 	strex	r3, r2, [r1]
 800deb8:	617b      	str	r3, [r7, #20]
   return(result);
 800deba:	697b      	ldr	r3, [r7, #20]
 800debc:	2b00      	cmp	r3, #0
 800debe:	d1e3      	bne.n	800de88 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	2202      	movs	r2, #2
 800dec4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800dec6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800deca:	4619      	mov	r1, r3
 800decc:	6878      	ldr	r0, [r7, #4]
 800dece:	f7f7 fe05 	bl	8005adc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800ded2:	e023      	b.n	800df1c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800ded4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ded8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d009      	beq.n	800def4 <HAL_UART_IRQHandler+0x4f4>
 800dee0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dee4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d003      	beq.n	800def4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800deec:	6878      	ldr	r0, [r7, #4]
 800deee:	f000 fa6e 	bl	800e3ce <UART_Transmit_IT>
    return;
 800def2:	e014      	b.n	800df1e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800def4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800def8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800defc:	2b00      	cmp	r3, #0
 800defe:	d00e      	beq.n	800df1e <HAL_UART_IRQHandler+0x51e>
 800df00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800df04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d008      	beq.n	800df1e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800df0c:	6878      	ldr	r0, [r7, #4]
 800df0e:	f000 faae 	bl	800e46e <UART_EndTransmit_IT>
    return;
 800df12:	e004      	b.n	800df1e <HAL_UART_IRQHandler+0x51e>
    return;
 800df14:	bf00      	nop
 800df16:	e002      	b.n	800df1e <HAL_UART_IRQHandler+0x51e>
      return;
 800df18:	bf00      	nop
 800df1a:	e000      	b.n	800df1e <HAL_UART_IRQHandler+0x51e>
      return;
 800df1c:	bf00      	nop
  }
}
 800df1e:	37e8      	adds	r7, #232	@ 0xe8
 800df20:	46bd      	mov	sp, r7
 800df22:	bd80      	pop	{r7, pc}

0800df24 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800df24:	b480      	push	{r7}
 800df26:	b083      	sub	sp, #12
 800df28:	af00      	add	r7, sp, #0
 800df2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800df2c:	bf00      	nop
 800df2e:	370c      	adds	r7, #12
 800df30:	46bd      	mov	sp, r7
 800df32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df36:	4770      	bx	lr

0800df38 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800df38:	b480      	push	{r7}
 800df3a:	b083      	sub	sp, #12
 800df3c:	af00      	add	r7, sp, #0
 800df3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800df40:	bf00      	nop
 800df42:	370c      	adds	r7, #12
 800df44:	46bd      	mov	sp, r7
 800df46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df4a:	4770      	bx	lr

0800df4c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800df4c:	b480      	push	{r7}
 800df4e:	b083      	sub	sp, #12
 800df50:	af00      	add	r7, sp, #0
 800df52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800df54:	bf00      	nop
 800df56:	370c      	adds	r7, #12
 800df58:	46bd      	mov	sp, r7
 800df5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df5e:	4770      	bx	lr

0800df60 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800df60:	b580      	push	{r7, lr}
 800df62:	b09c      	sub	sp, #112	@ 0x70
 800df64:	af00      	add	r7, sp, #0
 800df66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df6c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d172      	bne.n	800e062 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800df7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800df7e:	2200      	movs	r2, #0
 800df80:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800df82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	330c      	adds	r3, #12
 800df88:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800df8c:	e853 3f00 	ldrex	r3, [r3]
 800df90:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800df92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800df94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800df98:	66bb      	str	r3, [r7, #104]	@ 0x68
 800df9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	330c      	adds	r3, #12
 800dfa0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800dfa2:	65ba      	str	r2, [r7, #88]	@ 0x58
 800dfa4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfa6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800dfa8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800dfaa:	e841 2300 	strex	r3, r2, [r1]
 800dfae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800dfb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d1e5      	bne.n	800df82 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dfb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	3314      	adds	r3, #20
 800dfbc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfc0:	e853 3f00 	ldrex	r3, [r3]
 800dfc4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800dfc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dfc8:	f023 0301 	bic.w	r3, r3, #1
 800dfcc:	667b      	str	r3, [r7, #100]	@ 0x64
 800dfce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	3314      	adds	r3, #20
 800dfd4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800dfd6:	647a      	str	r2, [r7, #68]	@ 0x44
 800dfd8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfda:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800dfdc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dfde:	e841 2300 	strex	r3, r2, [r1]
 800dfe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800dfe4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d1e5      	bne.n	800dfb6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dfea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dfec:	681b      	ldr	r3, [r3, #0]
 800dfee:	3314      	adds	r3, #20
 800dff0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dff4:	e853 3f00 	ldrex	r3, [r3]
 800dff8:	623b      	str	r3, [r7, #32]
   return(result);
 800dffa:	6a3b      	ldr	r3, [r7, #32]
 800dffc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e000:	663b      	str	r3, [r7, #96]	@ 0x60
 800e002:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	3314      	adds	r3, #20
 800e008:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e00a:	633a      	str	r2, [r7, #48]	@ 0x30
 800e00c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e00e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e010:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e012:	e841 2300 	strex	r3, r2, [r1]
 800e016:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d1e5      	bne.n	800dfea <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e01e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e020:	2220      	movs	r2, #32
 800e022:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e026:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e02a:	2b01      	cmp	r3, #1
 800e02c:	d119      	bne.n	800e062 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e02e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	330c      	adds	r3, #12
 800e034:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e036:	693b      	ldr	r3, [r7, #16]
 800e038:	e853 3f00 	ldrex	r3, [r3]
 800e03c:	60fb      	str	r3, [r7, #12]
   return(result);
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	f023 0310 	bic.w	r3, r3, #16
 800e044:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e046:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	330c      	adds	r3, #12
 800e04c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e04e:	61fa      	str	r2, [r7, #28]
 800e050:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e052:	69b9      	ldr	r1, [r7, #24]
 800e054:	69fa      	ldr	r2, [r7, #28]
 800e056:	e841 2300 	strex	r3, r2, [r1]
 800e05a:	617b      	str	r3, [r7, #20]
   return(result);
 800e05c:	697b      	ldr	r3, [r7, #20]
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d1e5      	bne.n	800e02e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e062:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e064:	2200      	movs	r2, #0
 800e066:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e068:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e06a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e06c:	2b01      	cmp	r3, #1
 800e06e:	d106      	bne.n	800e07e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e070:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e072:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e074:	4619      	mov	r1, r3
 800e076:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e078:	f7f7 fd30 	bl	8005adc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e07c:	e002      	b.n	800e084 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800e07e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e080:	f7ff ff5a 	bl	800df38 <HAL_UART_RxCpltCallback>
}
 800e084:	bf00      	nop
 800e086:	3770      	adds	r7, #112	@ 0x70
 800e088:	46bd      	mov	sp, r7
 800e08a:	bd80      	pop	{r7, pc}

0800e08c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e08c:	b580      	push	{r7, lr}
 800e08e:	b084      	sub	sp, #16
 800e090:	af00      	add	r7, sp, #0
 800e092:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e098:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	2201      	movs	r2, #1
 800e09e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e0a4:	2b01      	cmp	r3, #1
 800e0a6:	d108      	bne.n	800e0ba <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e0ac:	085b      	lsrs	r3, r3, #1
 800e0ae:	b29b      	uxth	r3, r3
 800e0b0:	4619      	mov	r1, r3
 800e0b2:	68f8      	ldr	r0, [r7, #12]
 800e0b4:	f7f7 fd12 	bl	8005adc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e0b8:	e002      	b.n	800e0c0 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800e0ba:	68f8      	ldr	r0, [r7, #12]
 800e0bc:	f7ff ff46 	bl	800df4c <HAL_UART_RxHalfCpltCallback>
}
 800e0c0:	bf00      	nop
 800e0c2:	3710      	adds	r7, #16
 800e0c4:	46bd      	mov	sp, r7
 800e0c6:	bd80      	pop	{r7, pc}

0800e0c8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e0c8:	b580      	push	{r7, lr}
 800e0ca:	b084      	sub	sp, #16
 800e0cc:	af00      	add	r7, sp, #0
 800e0ce:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800e0d0:	2300      	movs	r3, #0
 800e0d2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0d8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800e0da:	68bb      	ldr	r3, [r7, #8]
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	695b      	ldr	r3, [r3, #20]
 800e0e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e0e4:	2b80      	cmp	r3, #128	@ 0x80
 800e0e6:	bf0c      	ite	eq
 800e0e8:	2301      	moveq	r3, #1
 800e0ea:	2300      	movne	r3, #0
 800e0ec:	b2db      	uxtb	r3, r3
 800e0ee:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800e0f0:	68bb      	ldr	r3, [r7, #8]
 800e0f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e0f6:	b2db      	uxtb	r3, r3
 800e0f8:	2b21      	cmp	r3, #33	@ 0x21
 800e0fa:	d108      	bne.n	800e10e <UART_DMAError+0x46>
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d005      	beq.n	800e10e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800e102:	68bb      	ldr	r3, [r7, #8]
 800e104:	2200      	movs	r2, #0
 800e106:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800e108:	68b8      	ldr	r0, [r7, #8]
 800e10a:	f000 f8c1 	bl	800e290 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800e10e:	68bb      	ldr	r3, [r7, #8]
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	695b      	ldr	r3, [r3, #20]
 800e114:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e118:	2b40      	cmp	r3, #64	@ 0x40
 800e11a:	bf0c      	ite	eq
 800e11c:	2301      	moveq	r3, #1
 800e11e:	2300      	movne	r3, #0
 800e120:	b2db      	uxtb	r3, r3
 800e122:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800e124:	68bb      	ldr	r3, [r7, #8]
 800e126:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e12a:	b2db      	uxtb	r3, r3
 800e12c:	2b22      	cmp	r3, #34	@ 0x22
 800e12e:	d108      	bne.n	800e142 <UART_DMAError+0x7a>
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	2b00      	cmp	r3, #0
 800e134:	d005      	beq.n	800e142 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800e136:	68bb      	ldr	r3, [r7, #8]
 800e138:	2200      	movs	r2, #0
 800e13a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800e13c:	68b8      	ldr	r0, [r7, #8]
 800e13e:	f000 f8cf 	bl	800e2e0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e142:	68bb      	ldr	r3, [r7, #8]
 800e144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e146:	f043 0210 	orr.w	r2, r3, #16
 800e14a:	68bb      	ldr	r3, [r7, #8]
 800e14c:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e14e:	68b8      	ldr	r0, [r7, #8]
 800e150:	f7f7 fe0e 	bl	8005d70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e154:	bf00      	nop
 800e156:	3710      	adds	r7, #16
 800e158:	46bd      	mov	sp, r7
 800e15a:	bd80      	pop	{r7, pc}

0800e15c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e15c:	b580      	push	{r7, lr}
 800e15e:	b098      	sub	sp, #96	@ 0x60
 800e160:	af00      	add	r7, sp, #0
 800e162:	60f8      	str	r0, [r7, #12]
 800e164:	60b9      	str	r1, [r7, #8]
 800e166:	4613      	mov	r3, r2
 800e168:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800e16a:	68ba      	ldr	r2, [r7, #8]
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	88fa      	ldrh	r2, [r7, #6]
 800e174:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	2200      	movs	r2, #0
 800e17a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	2222      	movs	r2, #34	@ 0x22
 800e180:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e188:	4a3e      	ldr	r2, [pc, #248]	@ (800e284 <UART_Start_Receive_DMA+0x128>)
 800e18a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e190:	4a3d      	ldr	r2, [pc, #244]	@ (800e288 <UART_Start_Receive_DMA+0x12c>)
 800e192:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e194:	68fb      	ldr	r3, [r7, #12]
 800e196:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e198:	4a3c      	ldr	r2, [pc, #240]	@ (800e28c <UART_Start_Receive_DMA+0x130>)
 800e19a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e1a0:	2200      	movs	r2, #0
 800e1a2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800e1a4:	f107 0308 	add.w	r3, r7, #8
 800e1a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800e1ae:	68fb      	ldr	r3, [r7, #12]
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	3304      	adds	r3, #4
 800e1b4:	4619      	mov	r1, r3
 800e1b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e1b8:	681a      	ldr	r2, [r3, #0]
 800e1ba:	88fb      	ldrh	r3, [r7, #6]
 800e1bc:	f7f8 ffce 	bl	800715c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800e1c0:	2300      	movs	r3, #0
 800e1c2:	613b      	str	r3, [r7, #16]
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	681b      	ldr	r3, [r3, #0]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	613b      	str	r3, [r7, #16]
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	685b      	ldr	r3, [r3, #4]
 800e1d2:	613b      	str	r3, [r7, #16]
 800e1d4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	691b      	ldr	r3, [r3, #16]
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d019      	beq.n	800e212 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	330c      	adds	r3, #12
 800e1e4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e1e8:	e853 3f00 	ldrex	r3, [r3]
 800e1ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e1ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e1f4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	330c      	adds	r3, #12
 800e1fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e1fe:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800e200:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e202:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800e204:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e206:	e841 2300 	strex	r3, r2, [r1]
 800e20a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e20c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d1e5      	bne.n	800e1de <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	3314      	adds	r3, #20
 800e218:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e21a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e21c:	e853 3f00 	ldrex	r3, [r3]
 800e220:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e224:	f043 0301 	orr.w	r3, r3, #1
 800e228:	657b      	str	r3, [r7, #84]	@ 0x54
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	3314      	adds	r3, #20
 800e230:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e232:	63ba      	str	r2, [r7, #56]	@ 0x38
 800e234:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e236:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800e238:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e23a:	e841 2300 	strex	r3, r2, [r1]
 800e23e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e242:	2b00      	cmp	r3, #0
 800e244:	d1e5      	bne.n	800e212 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	681b      	ldr	r3, [r3, #0]
 800e24a:	3314      	adds	r3, #20
 800e24c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e24e:	69bb      	ldr	r3, [r7, #24]
 800e250:	e853 3f00 	ldrex	r3, [r3]
 800e254:	617b      	str	r3, [r7, #20]
   return(result);
 800e256:	697b      	ldr	r3, [r7, #20]
 800e258:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e25c:	653b      	str	r3, [r7, #80]	@ 0x50
 800e25e:	68fb      	ldr	r3, [r7, #12]
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	3314      	adds	r3, #20
 800e264:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e266:	627a      	str	r2, [r7, #36]	@ 0x24
 800e268:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e26a:	6a39      	ldr	r1, [r7, #32]
 800e26c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e26e:	e841 2300 	strex	r3, r2, [r1]
 800e272:	61fb      	str	r3, [r7, #28]
   return(result);
 800e274:	69fb      	ldr	r3, [r7, #28]
 800e276:	2b00      	cmp	r3, #0
 800e278:	d1e5      	bne.n	800e246 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800e27a:	2300      	movs	r3, #0
}
 800e27c:	4618      	mov	r0, r3
 800e27e:	3760      	adds	r7, #96	@ 0x60
 800e280:	46bd      	mov	sp, r7
 800e282:	bd80      	pop	{r7, pc}
 800e284:	0800df61 	.word	0x0800df61
 800e288:	0800e08d 	.word	0x0800e08d
 800e28c:	0800e0c9 	.word	0x0800e0c9

0800e290 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e290:	b480      	push	{r7}
 800e292:	b089      	sub	sp, #36	@ 0x24
 800e294:	af00      	add	r7, sp, #0
 800e296:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	681b      	ldr	r3, [r3, #0]
 800e29c:	330c      	adds	r3, #12
 800e29e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	e853 3f00 	ldrex	r3, [r3]
 800e2a6:	60bb      	str	r3, [r7, #8]
   return(result);
 800e2a8:	68bb      	ldr	r3, [r7, #8]
 800e2aa:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800e2ae:	61fb      	str	r3, [r7, #28]
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	330c      	adds	r3, #12
 800e2b6:	69fa      	ldr	r2, [r7, #28]
 800e2b8:	61ba      	str	r2, [r7, #24]
 800e2ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2bc:	6979      	ldr	r1, [r7, #20]
 800e2be:	69ba      	ldr	r2, [r7, #24]
 800e2c0:	e841 2300 	strex	r3, r2, [r1]
 800e2c4:	613b      	str	r3, [r7, #16]
   return(result);
 800e2c6:	693b      	ldr	r3, [r7, #16]
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d1e5      	bne.n	800e298 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	2220      	movs	r2, #32
 800e2d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800e2d4:	bf00      	nop
 800e2d6:	3724      	adds	r7, #36	@ 0x24
 800e2d8:	46bd      	mov	sp, r7
 800e2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2de:	4770      	bx	lr

0800e2e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e2e0:	b480      	push	{r7}
 800e2e2:	b095      	sub	sp, #84	@ 0x54
 800e2e4:	af00      	add	r7, sp, #0
 800e2e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	330c      	adds	r3, #12
 800e2ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2f2:	e853 3f00 	ldrex	r3, [r3]
 800e2f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e2f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e2fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	330c      	adds	r3, #12
 800e306:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e308:	643a      	str	r2, [r7, #64]	@ 0x40
 800e30a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e30c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e30e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e310:	e841 2300 	strex	r3, r2, [r1]
 800e314:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d1e5      	bne.n	800e2e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	3314      	adds	r3, #20
 800e322:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e324:	6a3b      	ldr	r3, [r7, #32]
 800e326:	e853 3f00 	ldrex	r3, [r3]
 800e32a:	61fb      	str	r3, [r7, #28]
   return(result);
 800e32c:	69fb      	ldr	r3, [r7, #28]
 800e32e:	f023 0301 	bic.w	r3, r3, #1
 800e332:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	3314      	adds	r3, #20
 800e33a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e33c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e33e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e340:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e342:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e344:	e841 2300 	strex	r3, r2, [r1]
 800e348:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e34a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d1e5      	bne.n	800e31c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e354:	2b01      	cmp	r3, #1
 800e356:	d119      	bne.n	800e38c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	330c      	adds	r3, #12
 800e35e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e360:	68fb      	ldr	r3, [r7, #12]
 800e362:	e853 3f00 	ldrex	r3, [r3]
 800e366:	60bb      	str	r3, [r7, #8]
   return(result);
 800e368:	68bb      	ldr	r3, [r7, #8]
 800e36a:	f023 0310 	bic.w	r3, r3, #16
 800e36e:	647b      	str	r3, [r7, #68]	@ 0x44
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	330c      	adds	r3, #12
 800e376:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e378:	61ba      	str	r2, [r7, #24]
 800e37a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e37c:	6979      	ldr	r1, [r7, #20]
 800e37e:	69ba      	ldr	r2, [r7, #24]
 800e380:	e841 2300 	strex	r3, r2, [r1]
 800e384:	613b      	str	r3, [r7, #16]
   return(result);
 800e386:	693b      	ldr	r3, [r7, #16]
 800e388:	2b00      	cmp	r3, #0
 800e38a:	d1e5      	bne.n	800e358 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	2220      	movs	r2, #32
 800e390:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	2200      	movs	r2, #0
 800e398:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800e39a:	bf00      	nop
 800e39c:	3754      	adds	r7, #84	@ 0x54
 800e39e:	46bd      	mov	sp, r7
 800e3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3a4:	4770      	bx	lr

0800e3a6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e3a6:	b580      	push	{r7, lr}
 800e3a8:	b084      	sub	sp, #16
 800e3aa:	af00      	add	r7, sp, #0
 800e3ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3b2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	2200      	movs	r2, #0
 800e3b8:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	2200      	movs	r2, #0
 800e3be:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e3c0:	68f8      	ldr	r0, [r7, #12]
 800e3c2:	f7f7 fcd5 	bl	8005d70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e3c6:	bf00      	nop
 800e3c8:	3710      	adds	r7, #16
 800e3ca:	46bd      	mov	sp, r7
 800e3cc:	bd80      	pop	{r7, pc}

0800e3ce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800e3ce:	b480      	push	{r7}
 800e3d0:	b085      	sub	sp, #20
 800e3d2:	af00      	add	r7, sp, #0
 800e3d4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e3dc:	b2db      	uxtb	r3, r3
 800e3de:	2b21      	cmp	r3, #33	@ 0x21
 800e3e0:	d13e      	bne.n	800e460 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	689b      	ldr	r3, [r3, #8]
 800e3e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e3ea:	d114      	bne.n	800e416 <UART_Transmit_IT+0x48>
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	691b      	ldr	r3, [r3, #16]
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d110      	bne.n	800e416 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	6a1b      	ldr	r3, [r3, #32]
 800e3f8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	881b      	ldrh	r3, [r3, #0]
 800e3fe:	461a      	mov	r2, r3
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e408:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	6a1b      	ldr	r3, [r3, #32]
 800e40e:	1c9a      	adds	r2, r3, #2
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	621a      	str	r2, [r3, #32]
 800e414:	e008      	b.n	800e428 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	6a1b      	ldr	r3, [r3, #32]
 800e41a:	1c59      	adds	r1, r3, #1
 800e41c:	687a      	ldr	r2, [r7, #4]
 800e41e:	6211      	str	r1, [r2, #32]
 800e420:	781a      	ldrb	r2, [r3, #0]
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800e42c:	b29b      	uxth	r3, r3
 800e42e:	3b01      	subs	r3, #1
 800e430:	b29b      	uxth	r3, r3
 800e432:	687a      	ldr	r2, [r7, #4]
 800e434:	4619      	mov	r1, r3
 800e436:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d10f      	bne.n	800e45c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	68da      	ldr	r2, [r3, #12]
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e44a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	68da      	ldr	r2, [r3, #12]
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e45a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800e45c:	2300      	movs	r3, #0
 800e45e:	e000      	b.n	800e462 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800e460:	2302      	movs	r3, #2
  }
}
 800e462:	4618      	mov	r0, r3
 800e464:	3714      	adds	r7, #20
 800e466:	46bd      	mov	sp, r7
 800e468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e46c:	4770      	bx	lr

0800e46e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e46e:	b580      	push	{r7, lr}
 800e470:	b082      	sub	sp, #8
 800e472:	af00      	add	r7, sp, #0
 800e474:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	681b      	ldr	r3, [r3, #0]
 800e47a:	68da      	ldr	r2, [r3, #12]
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e484:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	2220      	movs	r2, #32
 800e48a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e48e:	6878      	ldr	r0, [r7, #4]
 800e490:	f7ff fd48 	bl	800df24 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800e494:	2300      	movs	r3, #0
}
 800e496:	4618      	mov	r0, r3
 800e498:	3708      	adds	r7, #8
 800e49a:	46bd      	mov	sp, r7
 800e49c:	bd80      	pop	{r7, pc}

0800e49e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800e49e:	b580      	push	{r7, lr}
 800e4a0:	b08c      	sub	sp, #48	@ 0x30
 800e4a2:	af00      	add	r7, sp, #0
 800e4a4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e4ac:	b2db      	uxtb	r3, r3
 800e4ae:	2b22      	cmp	r3, #34	@ 0x22
 800e4b0:	f040 80ae 	bne.w	800e610 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	689b      	ldr	r3, [r3, #8]
 800e4b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e4bc:	d117      	bne.n	800e4ee <UART_Receive_IT+0x50>
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	691b      	ldr	r3, [r3, #16]
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d113      	bne.n	800e4ee <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800e4c6:	2300      	movs	r3, #0
 800e4c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4ce:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	685b      	ldr	r3, [r3, #4]
 800e4d6:	b29b      	uxth	r3, r3
 800e4d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e4dc:	b29a      	uxth	r2, r3
 800e4de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4e0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4e6:	1c9a      	adds	r2, r3, #2
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	629a      	str	r2, [r3, #40]	@ 0x28
 800e4ec:	e026      	b.n	800e53c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800e4f4:	2300      	movs	r3, #0
 800e4f6:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	689b      	ldr	r3, [r3, #8]
 800e4fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e500:	d007      	beq.n	800e512 <UART_Receive_IT+0x74>
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	689b      	ldr	r3, [r3, #8]
 800e506:	2b00      	cmp	r3, #0
 800e508:	d10a      	bne.n	800e520 <UART_Receive_IT+0x82>
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	691b      	ldr	r3, [r3, #16]
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d106      	bne.n	800e520 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	681b      	ldr	r3, [r3, #0]
 800e516:	685b      	ldr	r3, [r3, #4]
 800e518:	b2da      	uxtb	r2, r3
 800e51a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e51c:	701a      	strb	r2, [r3, #0]
 800e51e:	e008      	b.n	800e532 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	685b      	ldr	r3, [r3, #4]
 800e526:	b2db      	uxtb	r3, r3
 800e528:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e52c:	b2da      	uxtb	r2, r3
 800e52e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e530:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e536:	1c5a      	adds	r2, r3, #1
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e540:	b29b      	uxth	r3, r3
 800e542:	3b01      	subs	r3, #1
 800e544:	b29b      	uxth	r3, r3
 800e546:	687a      	ldr	r2, [r7, #4]
 800e548:	4619      	mov	r1, r3
 800e54a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d15d      	bne.n	800e60c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	68da      	ldr	r2, [r3, #12]
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	681b      	ldr	r3, [r3, #0]
 800e55a:	f022 0220 	bic.w	r2, r2, #32
 800e55e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	68da      	ldr	r2, [r3, #12]
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800e56e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	695a      	ldr	r2, [r3, #20]
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	f022 0201 	bic.w	r2, r2, #1
 800e57e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	2220      	movs	r2, #32
 800e584:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	2200      	movs	r2, #0
 800e58c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e592:	2b01      	cmp	r3, #1
 800e594:	d135      	bne.n	800e602 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	2200      	movs	r2, #0
 800e59a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	330c      	adds	r3, #12
 800e5a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5a4:	697b      	ldr	r3, [r7, #20]
 800e5a6:	e853 3f00 	ldrex	r3, [r3]
 800e5aa:	613b      	str	r3, [r7, #16]
   return(result);
 800e5ac:	693b      	ldr	r3, [r7, #16]
 800e5ae:	f023 0310 	bic.w	r3, r3, #16
 800e5b2:	627b      	str	r3, [r7, #36]	@ 0x24
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	330c      	adds	r3, #12
 800e5ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e5bc:	623a      	str	r2, [r7, #32]
 800e5be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5c0:	69f9      	ldr	r1, [r7, #28]
 800e5c2:	6a3a      	ldr	r2, [r7, #32]
 800e5c4:	e841 2300 	strex	r3, r2, [r1]
 800e5c8:	61bb      	str	r3, [r7, #24]
   return(result);
 800e5ca:	69bb      	ldr	r3, [r7, #24]
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d1e5      	bne.n	800e59c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	f003 0310 	and.w	r3, r3, #16
 800e5da:	2b10      	cmp	r3, #16
 800e5dc:	d10a      	bne.n	800e5f4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800e5de:	2300      	movs	r3, #0
 800e5e0:	60fb      	str	r3, [r7, #12]
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	60fb      	str	r3, [r7, #12]
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	685b      	ldr	r3, [r3, #4]
 800e5f0:	60fb      	str	r3, [r7, #12]
 800e5f2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e5f8:	4619      	mov	r1, r3
 800e5fa:	6878      	ldr	r0, [r7, #4]
 800e5fc:	f7f7 fa6e 	bl	8005adc <HAL_UARTEx_RxEventCallback>
 800e600:	e002      	b.n	800e608 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800e602:	6878      	ldr	r0, [r7, #4]
 800e604:	f7ff fc98 	bl	800df38 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800e608:	2300      	movs	r3, #0
 800e60a:	e002      	b.n	800e612 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800e60c:	2300      	movs	r3, #0
 800e60e:	e000      	b.n	800e612 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800e610:	2302      	movs	r3, #2
  }
}
 800e612:	4618      	mov	r0, r3
 800e614:	3730      	adds	r7, #48	@ 0x30
 800e616:	46bd      	mov	sp, r7
 800e618:	bd80      	pop	{r7, pc}
	...

0800e61c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e61c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e620:	b0c0      	sub	sp, #256	@ 0x100
 800e622:	af00      	add	r7, sp, #0
 800e624:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	691b      	ldr	r3, [r3, #16]
 800e630:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800e634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e638:	68d9      	ldr	r1, [r3, #12]
 800e63a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e63e:	681a      	ldr	r2, [r3, #0]
 800e640:	ea40 0301 	orr.w	r3, r0, r1
 800e644:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800e646:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e64a:	689a      	ldr	r2, [r3, #8]
 800e64c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e650:	691b      	ldr	r3, [r3, #16]
 800e652:	431a      	orrs	r2, r3
 800e654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e658:	695b      	ldr	r3, [r3, #20]
 800e65a:	431a      	orrs	r2, r3
 800e65c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e660:	69db      	ldr	r3, [r3, #28]
 800e662:	4313      	orrs	r3, r2
 800e664:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800e668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	68db      	ldr	r3, [r3, #12]
 800e670:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800e674:	f021 010c 	bic.w	r1, r1, #12
 800e678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e67c:	681a      	ldr	r2, [r3, #0]
 800e67e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800e682:	430b      	orrs	r3, r1
 800e684:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800e686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	695b      	ldr	r3, [r3, #20]
 800e68e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800e692:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e696:	6999      	ldr	r1, [r3, #24]
 800e698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e69c:	681a      	ldr	r2, [r3, #0]
 800e69e:	ea40 0301 	orr.w	r3, r0, r1
 800e6a2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e6a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e6a8:	681a      	ldr	r2, [r3, #0]
 800e6aa:	4b8f      	ldr	r3, [pc, #572]	@ (800e8e8 <UART_SetConfig+0x2cc>)
 800e6ac:	429a      	cmp	r2, r3
 800e6ae:	d005      	beq.n	800e6bc <UART_SetConfig+0xa0>
 800e6b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e6b4:	681a      	ldr	r2, [r3, #0]
 800e6b6:	4b8d      	ldr	r3, [pc, #564]	@ (800e8ec <UART_SetConfig+0x2d0>)
 800e6b8:	429a      	cmp	r2, r3
 800e6ba:	d104      	bne.n	800e6c6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800e6bc:	f7fd f9a0 	bl	800ba00 <HAL_RCC_GetPCLK2Freq>
 800e6c0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800e6c4:	e003      	b.n	800e6ce <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800e6c6:	f7fd f987 	bl	800b9d8 <HAL_RCC_GetPCLK1Freq>
 800e6ca:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e6ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e6d2:	69db      	ldr	r3, [r3, #28]
 800e6d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e6d8:	f040 810c 	bne.w	800e8f4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e6dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e6e0:	2200      	movs	r2, #0
 800e6e2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e6e6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800e6ea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800e6ee:	4622      	mov	r2, r4
 800e6f0:	462b      	mov	r3, r5
 800e6f2:	1891      	adds	r1, r2, r2
 800e6f4:	65b9      	str	r1, [r7, #88]	@ 0x58
 800e6f6:	415b      	adcs	r3, r3
 800e6f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e6fa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800e6fe:	4621      	mov	r1, r4
 800e700:	eb12 0801 	adds.w	r8, r2, r1
 800e704:	4629      	mov	r1, r5
 800e706:	eb43 0901 	adc.w	r9, r3, r1
 800e70a:	f04f 0200 	mov.w	r2, #0
 800e70e:	f04f 0300 	mov.w	r3, #0
 800e712:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800e716:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800e71a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800e71e:	4690      	mov	r8, r2
 800e720:	4699      	mov	r9, r3
 800e722:	4623      	mov	r3, r4
 800e724:	eb18 0303 	adds.w	r3, r8, r3
 800e728:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e72c:	462b      	mov	r3, r5
 800e72e:	eb49 0303 	adc.w	r3, r9, r3
 800e732:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e736:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e73a:	685b      	ldr	r3, [r3, #4]
 800e73c:	2200      	movs	r2, #0
 800e73e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e742:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800e746:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800e74a:	460b      	mov	r3, r1
 800e74c:	18db      	adds	r3, r3, r3
 800e74e:	653b      	str	r3, [r7, #80]	@ 0x50
 800e750:	4613      	mov	r3, r2
 800e752:	eb42 0303 	adc.w	r3, r2, r3
 800e756:	657b      	str	r3, [r7, #84]	@ 0x54
 800e758:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800e75c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800e760:	f7f2 fbb0 	bl	8000ec4 <__aeabi_uldivmod>
 800e764:	4602      	mov	r2, r0
 800e766:	460b      	mov	r3, r1
 800e768:	4b61      	ldr	r3, [pc, #388]	@ (800e8f0 <UART_SetConfig+0x2d4>)
 800e76a:	fba3 2302 	umull	r2, r3, r3, r2
 800e76e:	095b      	lsrs	r3, r3, #5
 800e770:	011c      	lsls	r4, r3, #4
 800e772:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e776:	2200      	movs	r2, #0
 800e778:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e77c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800e780:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800e784:	4642      	mov	r2, r8
 800e786:	464b      	mov	r3, r9
 800e788:	1891      	adds	r1, r2, r2
 800e78a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800e78c:	415b      	adcs	r3, r3
 800e78e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e790:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800e794:	4641      	mov	r1, r8
 800e796:	eb12 0a01 	adds.w	sl, r2, r1
 800e79a:	4649      	mov	r1, r9
 800e79c:	eb43 0b01 	adc.w	fp, r3, r1
 800e7a0:	f04f 0200 	mov.w	r2, #0
 800e7a4:	f04f 0300 	mov.w	r3, #0
 800e7a8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800e7ac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800e7b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e7b4:	4692      	mov	sl, r2
 800e7b6:	469b      	mov	fp, r3
 800e7b8:	4643      	mov	r3, r8
 800e7ba:	eb1a 0303 	adds.w	r3, sl, r3
 800e7be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e7c2:	464b      	mov	r3, r9
 800e7c4:	eb4b 0303 	adc.w	r3, fp, r3
 800e7c8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800e7cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e7d0:	685b      	ldr	r3, [r3, #4]
 800e7d2:	2200      	movs	r2, #0
 800e7d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e7d8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800e7dc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800e7e0:	460b      	mov	r3, r1
 800e7e2:	18db      	adds	r3, r3, r3
 800e7e4:	643b      	str	r3, [r7, #64]	@ 0x40
 800e7e6:	4613      	mov	r3, r2
 800e7e8:	eb42 0303 	adc.w	r3, r2, r3
 800e7ec:	647b      	str	r3, [r7, #68]	@ 0x44
 800e7ee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800e7f2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800e7f6:	f7f2 fb65 	bl	8000ec4 <__aeabi_uldivmod>
 800e7fa:	4602      	mov	r2, r0
 800e7fc:	460b      	mov	r3, r1
 800e7fe:	4611      	mov	r1, r2
 800e800:	4b3b      	ldr	r3, [pc, #236]	@ (800e8f0 <UART_SetConfig+0x2d4>)
 800e802:	fba3 2301 	umull	r2, r3, r3, r1
 800e806:	095b      	lsrs	r3, r3, #5
 800e808:	2264      	movs	r2, #100	@ 0x64
 800e80a:	fb02 f303 	mul.w	r3, r2, r3
 800e80e:	1acb      	subs	r3, r1, r3
 800e810:	00db      	lsls	r3, r3, #3
 800e812:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800e816:	4b36      	ldr	r3, [pc, #216]	@ (800e8f0 <UART_SetConfig+0x2d4>)
 800e818:	fba3 2302 	umull	r2, r3, r3, r2
 800e81c:	095b      	lsrs	r3, r3, #5
 800e81e:	005b      	lsls	r3, r3, #1
 800e820:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800e824:	441c      	add	r4, r3
 800e826:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e82a:	2200      	movs	r2, #0
 800e82c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e830:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800e834:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800e838:	4642      	mov	r2, r8
 800e83a:	464b      	mov	r3, r9
 800e83c:	1891      	adds	r1, r2, r2
 800e83e:	63b9      	str	r1, [r7, #56]	@ 0x38
 800e840:	415b      	adcs	r3, r3
 800e842:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e844:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800e848:	4641      	mov	r1, r8
 800e84a:	1851      	adds	r1, r2, r1
 800e84c:	6339      	str	r1, [r7, #48]	@ 0x30
 800e84e:	4649      	mov	r1, r9
 800e850:	414b      	adcs	r3, r1
 800e852:	637b      	str	r3, [r7, #52]	@ 0x34
 800e854:	f04f 0200 	mov.w	r2, #0
 800e858:	f04f 0300 	mov.w	r3, #0
 800e85c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800e860:	4659      	mov	r1, fp
 800e862:	00cb      	lsls	r3, r1, #3
 800e864:	4651      	mov	r1, sl
 800e866:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800e86a:	4651      	mov	r1, sl
 800e86c:	00ca      	lsls	r2, r1, #3
 800e86e:	4610      	mov	r0, r2
 800e870:	4619      	mov	r1, r3
 800e872:	4603      	mov	r3, r0
 800e874:	4642      	mov	r2, r8
 800e876:	189b      	adds	r3, r3, r2
 800e878:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e87c:	464b      	mov	r3, r9
 800e87e:	460a      	mov	r2, r1
 800e880:	eb42 0303 	adc.w	r3, r2, r3
 800e884:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e88c:	685b      	ldr	r3, [r3, #4]
 800e88e:	2200      	movs	r2, #0
 800e890:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e894:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800e898:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800e89c:	460b      	mov	r3, r1
 800e89e:	18db      	adds	r3, r3, r3
 800e8a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e8a2:	4613      	mov	r3, r2
 800e8a4:	eb42 0303 	adc.w	r3, r2, r3
 800e8a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e8aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800e8ae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800e8b2:	f7f2 fb07 	bl	8000ec4 <__aeabi_uldivmod>
 800e8b6:	4602      	mov	r2, r0
 800e8b8:	460b      	mov	r3, r1
 800e8ba:	4b0d      	ldr	r3, [pc, #52]	@ (800e8f0 <UART_SetConfig+0x2d4>)
 800e8bc:	fba3 1302 	umull	r1, r3, r3, r2
 800e8c0:	095b      	lsrs	r3, r3, #5
 800e8c2:	2164      	movs	r1, #100	@ 0x64
 800e8c4:	fb01 f303 	mul.w	r3, r1, r3
 800e8c8:	1ad3      	subs	r3, r2, r3
 800e8ca:	00db      	lsls	r3, r3, #3
 800e8cc:	3332      	adds	r3, #50	@ 0x32
 800e8ce:	4a08      	ldr	r2, [pc, #32]	@ (800e8f0 <UART_SetConfig+0x2d4>)
 800e8d0:	fba2 2303 	umull	r2, r3, r2, r3
 800e8d4:	095b      	lsrs	r3, r3, #5
 800e8d6:	f003 0207 	and.w	r2, r3, #7
 800e8da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	4422      	add	r2, r4
 800e8e2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800e8e4:	e106      	b.n	800eaf4 <UART_SetConfig+0x4d8>
 800e8e6:	bf00      	nop
 800e8e8:	40011000 	.word	0x40011000
 800e8ec:	40011400 	.word	0x40011400
 800e8f0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e8f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e8f8:	2200      	movs	r2, #0
 800e8fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e8fe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800e902:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800e906:	4642      	mov	r2, r8
 800e908:	464b      	mov	r3, r9
 800e90a:	1891      	adds	r1, r2, r2
 800e90c:	6239      	str	r1, [r7, #32]
 800e90e:	415b      	adcs	r3, r3
 800e910:	627b      	str	r3, [r7, #36]	@ 0x24
 800e912:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e916:	4641      	mov	r1, r8
 800e918:	1854      	adds	r4, r2, r1
 800e91a:	4649      	mov	r1, r9
 800e91c:	eb43 0501 	adc.w	r5, r3, r1
 800e920:	f04f 0200 	mov.w	r2, #0
 800e924:	f04f 0300 	mov.w	r3, #0
 800e928:	00eb      	lsls	r3, r5, #3
 800e92a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800e92e:	00e2      	lsls	r2, r4, #3
 800e930:	4614      	mov	r4, r2
 800e932:	461d      	mov	r5, r3
 800e934:	4643      	mov	r3, r8
 800e936:	18e3      	adds	r3, r4, r3
 800e938:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e93c:	464b      	mov	r3, r9
 800e93e:	eb45 0303 	adc.w	r3, r5, r3
 800e942:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e94a:	685b      	ldr	r3, [r3, #4]
 800e94c:	2200      	movs	r2, #0
 800e94e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e952:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800e956:	f04f 0200 	mov.w	r2, #0
 800e95a:	f04f 0300 	mov.w	r3, #0
 800e95e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800e962:	4629      	mov	r1, r5
 800e964:	008b      	lsls	r3, r1, #2
 800e966:	4621      	mov	r1, r4
 800e968:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800e96c:	4621      	mov	r1, r4
 800e96e:	008a      	lsls	r2, r1, #2
 800e970:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800e974:	f7f2 faa6 	bl	8000ec4 <__aeabi_uldivmod>
 800e978:	4602      	mov	r2, r0
 800e97a:	460b      	mov	r3, r1
 800e97c:	4b60      	ldr	r3, [pc, #384]	@ (800eb00 <UART_SetConfig+0x4e4>)
 800e97e:	fba3 2302 	umull	r2, r3, r3, r2
 800e982:	095b      	lsrs	r3, r3, #5
 800e984:	011c      	lsls	r4, r3, #4
 800e986:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e98a:	2200      	movs	r2, #0
 800e98c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e990:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800e994:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800e998:	4642      	mov	r2, r8
 800e99a:	464b      	mov	r3, r9
 800e99c:	1891      	adds	r1, r2, r2
 800e99e:	61b9      	str	r1, [r7, #24]
 800e9a0:	415b      	adcs	r3, r3
 800e9a2:	61fb      	str	r3, [r7, #28]
 800e9a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e9a8:	4641      	mov	r1, r8
 800e9aa:	1851      	adds	r1, r2, r1
 800e9ac:	6139      	str	r1, [r7, #16]
 800e9ae:	4649      	mov	r1, r9
 800e9b0:	414b      	adcs	r3, r1
 800e9b2:	617b      	str	r3, [r7, #20]
 800e9b4:	f04f 0200 	mov.w	r2, #0
 800e9b8:	f04f 0300 	mov.w	r3, #0
 800e9bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800e9c0:	4659      	mov	r1, fp
 800e9c2:	00cb      	lsls	r3, r1, #3
 800e9c4:	4651      	mov	r1, sl
 800e9c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800e9ca:	4651      	mov	r1, sl
 800e9cc:	00ca      	lsls	r2, r1, #3
 800e9ce:	4610      	mov	r0, r2
 800e9d0:	4619      	mov	r1, r3
 800e9d2:	4603      	mov	r3, r0
 800e9d4:	4642      	mov	r2, r8
 800e9d6:	189b      	adds	r3, r3, r2
 800e9d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e9dc:	464b      	mov	r3, r9
 800e9de:	460a      	mov	r2, r1
 800e9e0:	eb42 0303 	adc.w	r3, r2, r3
 800e9e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e9e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e9ec:	685b      	ldr	r3, [r3, #4]
 800e9ee:	2200      	movs	r2, #0
 800e9f0:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e9f2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800e9f4:	f04f 0200 	mov.w	r2, #0
 800e9f8:	f04f 0300 	mov.w	r3, #0
 800e9fc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800ea00:	4649      	mov	r1, r9
 800ea02:	008b      	lsls	r3, r1, #2
 800ea04:	4641      	mov	r1, r8
 800ea06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ea0a:	4641      	mov	r1, r8
 800ea0c:	008a      	lsls	r2, r1, #2
 800ea0e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800ea12:	f7f2 fa57 	bl	8000ec4 <__aeabi_uldivmod>
 800ea16:	4602      	mov	r2, r0
 800ea18:	460b      	mov	r3, r1
 800ea1a:	4611      	mov	r1, r2
 800ea1c:	4b38      	ldr	r3, [pc, #224]	@ (800eb00 <UART_SetConfig+0x4e4>)
 800ea1e:	fba3 2301 	umull	r2, r3, r3, r1
 800ea22:	095b      	lsrs	r3, r3, #5
 800ea24:	2264      	movs	r2, #100	@ 0x64
 800ea26:	fb02 f303 	mul.w	r3, r2, r3
 800ea2a:	1acb      	subs	r3, r1, r3
 800ea2c:	011b      	lsls	r3, r3, #4
 800ea2e:	3332      	adds	r3, #50	@ 0x32
 800ea30:	4a33      	ldr	r2, [pc, #204]	@ (800eb00 <UART_SetConfig+0x4e4>)
 800ea32:	fba2 2303 	umull	r2, r3, r2, r3
 800ea36:	095b      	lsrs	r3, r3, #5
 800ea38:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ea3c:	441c      	add	r4, r3
 800ea3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ea42:	2200      	movs	r2, #0
 800ea44:	673b      	str	r3, [r7, #112]	@ 0x70
 800ea46:	677a      	str	r2, [r7, #116]	@ 0x74
 800ea48:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800ea4c:	4642      	mov	r2, r8
 800ea4e:	464b      	mov	r3, r9
 800ea50:	1891      	adds	r1, r2, r2
 800ea52:	60b9      	str	r1, [r7, #8]
 800ea54:	415b      	adcs	r3, r3
 800ea56:	60fb      	str	r3, [r7, #12]
 800ea58:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ea5c:	4641      	mov	r1, r8
 800ea5e:	1851      	adds	r1, r2, r1
 800ea60:	6039      	str	r1, [r7, #0]
 800ea62:	4649      	mov	r1, r9
 800ea64:	414b      	adcs	r3, r1
 800ea66:	607b      	str	r3, [r7, #4]
 800ea68:	f04f 0200 	mov.w	r2, #0
 800ea6c:	f04f 0300 	mov.w	r3, #0
 800ea70:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800ea74:	4659      	mov	r1, fp
 800ea76:	00cb      	lsls	r3, r1, #3
 800ea78:	4651      	mov	r1, sl
 800ea7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ea7e:	4651      	mov	r1, sl
 800ea80:	00ca      	lsls	r2, r1, #3
 800ea82:	4610      	mov	r0, r2
 800ea84:	4619      	mov	r1, r3
 800ea86:	4603      	mov	r3, r0
 800ea88:	4642      	mov	r2, r8
 800ea8a:	189b      	adds	r3, r3, r2
 800ea8c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ea8e:	464b      	mov	r3, r9
 800ea90:	460a      	mov	r2, r1
 800ea92:	eb42 0303 	adc.w	r3, r2, r3
 800ea96:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ea98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ea9c:	685b      	ldr	r3, [r3, #4]
 800ea9e:	2200      	movs	r2, #0
 800eaa0:	663b      	str	r3, [r7, #96]	@ 0x60
 800eaa2:	667a      	str	r2, [r7, #100]	@ 0x64
 800eaa4:	f04f 0200 	mov.w	r2, #0
 800eaa8:	f04f 0300 	mov.w	r3, #0
 800eaac:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800eab0:	4649      	mov	r1, r9
 800eab2:	008b      	lsls	r3, r1, #2
 800eab4:	4641      	mov	r1, r8
 800eab6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800eaba:	4641      	mov	r1, r8
 800eabc:	008a      	lsls	r2, r1, #2
 800eabe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800eac2:	f7f2 f9ff 	bl	8000ec4 <__aeabi_uldivmod>
 800eac6:	4602      	mov	r2, r0
 800eac8:	460b      	mov	r3, r1
 800eaca:	4b0d      	ldr	r3, [pc, #52]	@ (800eb00 <UART_SetConfig+0x4e4>)
 800eacc:	fba3 1302 	umull	r1, r3, r3, r2
 800ead0:	095b      	lsrs	r3, r3, #5
 800ead2:	2164      	movs	r1, #100	@ 0x64
 800ead4:	fb01 f303 	mul.w	r3, r1, r3
 800ead8:	1ad3      	subs	r3, r2, r3
 800eada:	011b      	lsls	r3, r3, #4
 800eadc:	3332      	adds	r3, #50	@ 0x32
 800eade:	4a08      	ldr	r2, [pc, #32]	@ (800eb00 <UART_SetConfig+0x4e4>)
 800eae0:	fba2 2303 	umull	r2, r3, r2, r3
 800eae4:	095b      	lsrs	r3, r3, #5
 800eae6:	f003 020f 	and.w	r2, r3, #15
 800eaea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	4422      	add	r2, r4
 800eaf2:	609a      	str	r2, [r3, #8]
}
 800eaf4:	bf00      	nop
 800eaf6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800eafa:	46bd      	mov	sp, r7
 800eafc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800eb00:	51eb851f 	.word	0x51eb851f

0800eb04 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800eb04:	b084      	sub	sp, #16
 800eb06:	b580      	push	{r7, lr}
 800eb08:	b084      	sub	sp, #16
 800eb0a:	af00      	add	r7, sp, #0
 800eb0c:	6078      	str	r0, [r7, #4]
 800eb0e:	f107 001c 	add.w	r0, r7, #28
 800eb12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800eb16:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800eb1a:	2b01      	cmp	r3, #1
 800eb1c:	d123      	bne.n	800eb66 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb22:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	68db      	ldr	r3, [r3, #12]
 800eb2e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800eb32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800eb36:	687a      	ldr	r2, [r7, #4]
 800eb38:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	68db      	ldr	r3, [r3, #12]
 800eb3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800eb46:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800eb4a:	2b01      	cmp	r3, #1
 800eb4c:	d105      	bne.n	800eb5a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	68db      	ldr	r3, [r3, #12]
 800eb52:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800eb5a:	6878      	ldr	r0, [r7, #4]
 800eb5c:	f001 fae8 	bl	8010130 <USB_CoreReset>
 800eb60:	4603      	mov	r3, r0
 800eb62:	73fb      	strb	r3, [r7, #15]
 800eb64:	e01b      	b.n	800eb9e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	68db      	ldr	r3, [r3, #12]
 800eb6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800eb72:	6878      	ldr	r0, [r7, #4]
 800eb74:	f001 fadc 	bl	8010130 <USB_CoreReset>
 800eb78:	4603      	mov	r3, r0
 800eb7a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800eb7c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d106      	bne.n	800eb92 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb88:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	639a      	str	r2, [r3, #56]	@ 0x38
 800eb90:	e005      	b.n	800eb9e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb96:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800eb9e:	7fbb      	ldrb	r3, [r7, #30]
 800eba0:	2b01      	cmp	r3, #1
 800eba2:	d10b      	bne.n	800ebbc <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	689b      	ldr	r3, [r3, #8]
 800eba8:	f043 0206 	orr.w	r2, r3, #6
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	689b      	ldr	r3, [r3, #8]
 800ebb4:	f043 0220 	orr.w	r2, r3, #32
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800ebbc:	7bfb      	ldrb	r3, [r7, #15]
}
 800ebbe:	4618      	mov	r0, r3
 800ebc0:	3710      	adds	r7, #16
 800ebc2:	46bd      	mov	sp, r7
 800ebc4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ebc8:	b004      	add	sp, #16
 800ebca:	4770      	bx	lr

0800ebcc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800ebcc:	b480      	push	{r7}
 800ebce:	b087      	sub	sp, #28
 800ebd0:	af00      	add	r7, sp, #0
 800ebd2:	60f8      	str	r0, [r7, #12]
 800ebd4:	60b9      	str	r1, [r7, #8]
 800ebd6:	4613      	mov	r3, r2
 800ebd8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800ebda:	79fb      	ldrb	r3, [r7, #7]
 800ebdc:	2b02      	cmp	r3, #2
 800ebde:	d165      	bne.n	800ecac <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800ebe0:	68bb      	ldr	r3, [r7, #8]
 800ebe2:	4a41      	ldr	r2, [pc, #260]	@ (800ece8 <USB_SetTurnaroundTime+0x11c>)
 800ebe4:	4293      	cmp	r3, r2
 800ebe6:	d906      	bls.n	800ebf6 <USB_SetTurnaroundTime+0x2a>
 800ebe8:	68bb      	ldr	r3, [r7, #8]
 800ebea:	4a40      	ldr	r2, [pc, #256]	@ (800ecec <USB_SetTurnaroundTime+0x120>)
 800ebec:	4293      	cmp	r3, r2
 800ebee:	d202      	bcs.n	800ebf6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800ebf0:	230f      	movs	r3, #15
 800ebf2:	617b      	str	r3, [r7, #20]
 800ebf4:	e062      	b.n	800ecbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800ebf6:	68bb      	ldr	r3, [r7, #8]
 800ebf8:	4a3c      	ldr	r2, [pc, #240]	@ (800ecec <USB_SetTurnaroundTime+0x120>)
 800ebfa:	4293      	cmp	r3, r2
 800ebfc:	d306      	bcc.n	800ec0c <USB_SetTurnaroundTime+0x40>
 800ebfe:	68bb      	ldr	r3, [r7, #8]
 800ec00:	4a3b      	ldr	r2, [pc, #236]	@ (800ecf0 <USB_SetTurnaroundTime+0x124>)
 800ec02:	4293      	cmp	r3, r2
 800ec04:	d202      	bcs.n	800ec0c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800ec06:	230e      	movs	r3, #14
 800ec08:	617b      	str	r3, [r7, #20]
 800ec0a:	e057      	b.n	800ecbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800ec0c:	68bb      	ldr	r3, [r7, #8]
 800ec0e:	4a38      	ldr	r2, [pc, #224]	@ (800ecf0 <USB_SetTurnaroundTime+0x124>)
 800ec10:	4293      	cmp	r3, r2
 800ec12:	d306      	bcc.n	800ec22 <USB_SetTurnaroundTime+0x56>
 800ec14:	68bb      	ldr	r3, [r7, #8]
 800ec16:	4a37      	ldr	r2, [pc, #220]	@ (800ecf4 <USB_SetTurnaroundTime+0x128>)
 800ec18:	4293      	cmp	r3, r2
 800ec1a:	d202      	bcs.n	800ec22 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800ec1c:	230d      	movs	r3, #13
 800ec1e:	617b      	str	r3, [r7, #20]
 800ec20:	e04c      	b.n	800ecbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800ec22:	68bb      	ldr	r3, [r7, #8]
 800ec24:	4a33      	ldr	r2, [pc, #204]	@ (800ecf4 <USB_SetTurnaroundTime+0x128>)
 800ec26:	4293      	cmp	r3, r2
 800ec28:	d306      	bcc.n	800ec38 <USB_SetTurnaroundTime+0x6c>
 800ec2a:	68bb      	ldr	r3, [r7, #8]
 800ec2c:	4a32      	ldr	r2, [pc, #200]	@ (800ecf8 <USB_SetTurnaroundTime+0x12c>)
 800ec2e:	4293      	cmp	r3, r2
 800ec30:	d802      	bhi.n	800ec38 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800ec32:	230c      	movs	r3, #12
 800ec34:	617b      	str	r3, [r7, #20]
 800ec36:	e041      	b.n	800ecbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800ec38:	68bb      	ldr	r3, [r7, #8]
 800ec3a:	4a2f      	ldr	r2, [pc, #188]	@ (800ecf8 <USB_SetTurnaroundTime+0x12c>)
 800ec3c:	4293      	cmp	r3, r2
 800ec3e:	d906      	bls.n	800ec4e <USB_SetTurnaroundTime+0x82>
 800ec40:	68bb      	ldr	r3, [r7, #8]
 800ec42:	4a2e      	ldr	r2, [pc, #184]	@ (800ecfc <USB_SetTurnaroundTime+0x130>)
 800ec44:	4293      	cmp	r3, r2
 800ec46:	d802      	bhi.n	800ec4e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800ec48:	230b      	movs	r3, #11
 800ec4a:	617b      	str	r3, [r7, #20]
 800ec4c:	e036      	b.n	800ecbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800ec4e:	68bb      	ldr	r3, [r7, #8]
 800ec50:	4a2a      	ldr	r2, [pc, #168]	@ (800ecfc <USB_SetTurnaroundTime+0x130>)
 800ec52:	4293      	cmp	r3, r2
 800ec54:	d906      	bls.n	800ec64 <USB_SetTurnaroundTime+0x98>
 800ec56:	68bb      	ldr	r3, [r7, #8]
 800ec58:	4a29      	ldr	r2, [pc, #164]	@ (800ed00 <USB_SetTurnaroundTime+0x134>)
 800ec5a:	4293      	cmp	r3, r2
 800ec5c:	d802      	bhi.n	800ec64 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800ec5e:	230a      	movs	r3, #10
 800ec60:	617b      	str	r3, [r7, #20]
 800ec62:	e02b      	b.n	800ecbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800ec64:	68bb      	ldr	r3, [r7, #8]
 800ec66:	4a26      	ldr	r2, [pc, #152]	@ (800ed00 <USB_SetTurnaroundTime+0x134>)
 800ec68:	4293      	cmp	r3, r2
 800ec6a:	d906      	bls.n	800ec7a <USB_SetTurnaroundTime+0xae>
 800ec6c:	68bb      	ldr	r3, [r7, #8]
 800ec6e:	4a25      	ldr	r2, [pc, #148]	@ (800ed04 <USB_SetTurnaroundTime+0x138>)
 800ec70:	4293      	cmp	r3, r2
 800ec72:	d202      	bcs.n	800ec7a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800ec74:	2309      	movs	r3, #9
 800ec76:	617b      	str	r3, [r7, #20]
 800ec78:	e020      	b.n	800ecbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800ec7a:	68bb      	ldr	r3, [r7, #8]
 800ec7c:	4a21      	ldr	r2, [pc, #132]	@ (800ed04 <USB_SetTurnaroundTime+0x138>)
 800ec7e:	4293      	cmp	r3, r2
 800ec80:	d306      	bcc.n	800ec90 <USB_SetTurnaroundTime+0xc4>
 800ec82:	68bb      	ldr	r3, [r7, #8]
 800ec84:	4a20      	ldr	r2, [pc, #128]	@ (800ed08 <USB_SetTurnaroundTime+0x13c>)
 800ec86:	4293      	cmp	r3, r2
 800ec88:	d802      	bhi.n	800ec90 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800ec8a:	2308      	movs	r3, #8
 800ec8c:	617b      	str	r3, [r7, #20]
 800ec8e:	e015      	b.n	800ecbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800ec90:	68bb      	ldr	r3, [r7, #8]
 800ec92:	4a1d      	ldr	r2, [pc, #116]	@ (800ed08 <USB_SetTurnaroundTime+0x13c>)
 800ec94:	4293      	cmp	r3, r2
 800ec96:	d906      	bls.n	800eca6 <USB_SetTurnaroundTime+0xda>
 800ec98:	68bb      	ldr	r3, [r7, #8]
 800ec9a:	4a1c      	ldr	r2, [pc, #112]	@ (800ed0c <USB_SetTurnaroundTime+0x140>)
 800ec9c:	4293      	cmp	r3, r2
 800ec9e:	d202      	bcs.n	800eca6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800eca0:	2307      	movs	r3, #7
 800eca2:	617b      	str	r3, [r7, #20]
 800eca4:	e00a      	b.n	800ecbc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800eca6:	2306      	movs	r3, #6
 800eca8:	617b      	str	r3, [r7, #20]
 800ecaa:	e007      	b.n	800ecbc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800ecac:	79fb      	ldrb	r3, [r7, #7]
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d102      	bne.n	800ecb8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800ecb2:	2309      	movs	r3, #9
 800ecb4:	617b      	str	r3, [r7, #20]
 800ecb6:	e001      	b.n	800ecbc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800ecb8:	2309      	movs	r3, #9
 800ecba:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	68db      	ldr	r3, [r3, #12]
 800ecc0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	68da      	ldr	r2, [r3, #12]
 800eccc:	697b      	ldr	r3, [r7, #20]
 800ecce:	029b      	lsls	r3, r3, #10
 800ecd0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800ecd4:	431a      	orrs	r2, r3
 800ecd6:	68fb      	ldr	r3, [r7, #12]
 800ecd8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800ecda:	2300      	movs	r3, #0
}
 800ecdc:	4618      	mov	r0, r3
 800ecde:	371c      	adds	r7, #28
 800ece0:	46bd      	mov	sp, r7
 800ece2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ece6:	4770      	bx	lr
 800ece8:	00d8acbf 	.word	0x00d8acbf
 800ecec:	00e4e1c0 	.word	0x00e4e1c0
 800ecf0:	00f42400 	.word	0x00f42400
 800ecf4:	01067380 	.word	0x01067380
 800ecf8:	011a499f 	.word	0x011a499f
 800ecfc:	01312cff 	.word	0x01312cff
 800ed00:	014ca43f 	.word	0x014ca43f
 800ed04:	016e3600 	.word	0x016e3600
 800ed08:	01a6ab1f 	.word	0x01a6ab1f
 800ed0c:	01e84800 	.word	0x01e84800

0800ed10 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ed10:	b480      	push	{r7}
 800ed12:	b083      	sub	sp, #12
 800ed14:	af00      	add	r7, sp, #0
 800ed16:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	689b      	ldr	r3, [r3, #8]
 800ed1c:	f043 0201 	orr.w	r2, r3, #1
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ed24:	2300      	movs	r3, #0
}
 800ed26:	4618      	mov	r0, r3
 800ed28:	370c      	adds	r7, #12
 800ed2a:	46bd      	mov	sp, r7
 800ed2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed30:	4770      	bx	lr

0800ed32 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ed32:	b480      	push	{r7}
 800ed34:	b083      	sub	sp, #12
 800ed36:	af00      	add	r7, sp, #0
 800ed38:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	689b      	ldr	r3, [r3, #8]
 800ed3e:	f023 0201 	bic.w	r2, r3, #1
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ed46:	2300      	movs	r3, #0
}
 800ed48:	4618      	mov	r0, r3
 800ed4a:	370c      	adds	r7, #12
 800ed4c:	46bd      	mov	sp, r7
 800ed4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed52:	4770      	bx	lr

0800ed54 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	b084      	sub	sp, #16
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	6078      	str	r0, [r7, #4]
 800ed5c:	460b      	mov	r3, r1
 800ed5e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800ed60:	2300      	movs	r3, #0
 800ed62:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	68db      	ldr	r3, [r3, #12]
 800ed68:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ed70:	78fb      	ldrb	r3, [r7, #3]
 800ed72:	2b01      	cmp	r3, #1
 800ed74:	d115      	bne.n	800eda2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	68db      	ldr	r3, [r3, #12]
 800ed7a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ed82:	200a      	movs	r0, #10
 800ed84:	f7f7 fb7e 	bl	8006484 <HAL_Delay>
      ms += 10U;
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	330a      	adds	r3, #10
 800ed8c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ed8e:	6878      	ldr	r0, [r7, #4]
 800ed90:	f001 f93f 	bl	8010012 <USB_GetMode>
 800ed94:	4603      	mov	r3, r0
 800ed96:	2b01      	cmp	r3, #1
 800ed98:	d01e      	beq.n	800edd8 <USB_SetCurrentMode+0x84>
 800ed9a:	68fb      	ldr	r3, [r7, #12]
 800ed9c:	2bc7      	cmp	r3, #199	@ 0xc7
 800ed9e:	d9f0      	bls.n	800ed82 <USB_SetCurrentMode+0x2e>
 800eda0:	e01a      	b.n	800edd8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800eda2:	78fb      	ldrb	r3, [r7, #3]
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d115      	bne.n	800edd4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	68db      	ldr	r3, [r3, #12]
 800edac:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800edb4:	200a      	movs	r0, #10
 800edb6:	f7f7 fb65 	bl	8006484 <HAL_Delay>
      ms += 10U;
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	330a      	adds	r3, #10
 800edbe:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800edc0:	6878      	ldr	r0, [r7, #4]
 800edc2:	f001 f926 	bl	8010012 <USB_GetMode>
 800edc6:	4603      	mov	r3, r0
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d005      	beq.n	800edd8 <USB_SetCurrentMode+0x84>
 800edcc:	68fb      	ldr	r3, [r7, #12]
 800edce:	2bc7      	cmp	r3, #199	@ 0xc7
 800edd0:	d9f0      	bls.n	800edb4 <USB_SetCurrentMode+0x60>
 800edd2:	e001      	b.n	800edd8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800edd4:	2301      	movs	r3, #1
 800edd6:	e005      	b.n	800ede4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800edd8:	68fb      	ldr	r3, [r7, #12]
 800edda:	2bc8      	cmp	r3, #200	@ 0xc8
 800eddc:	d101      	bne.n	800ede2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800edde:	2301      	movs	r3, #1
 800ede0:	e000      	b.n	800ede4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800ede2:	2300      	movs	r3, #0
}
 800ede4:	4618      	mov	r0, r3
 800ede6:	3710      	adds	r7, #16
 800ede8:	46bd      	mov	sp, r7
 800edea:	bd80      	pop	{r7, pc}

0800edec <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800edec:	b084      	sub	sp, #16
 800edee:	b580      	push	{r7, lr}
 800edf0:	b086      	sub	sp, #24
 800edf2:	af00      	add	r7, sp, #0
 800edf4:	6078      	str	r0, [r7, #4]
 800edf6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800edfa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800edfe:	2300      	movs	r3, #0
 800ee00:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800ee06:	2300      	movs	r3, #0
 800ee08:	613b      	str	r3, [r7, #16]
 800ee0a:	e009      	b.n	800ee20 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800ee0c:	687a      	ldr	r2, [r7, #4]
 800ee0e:	693b      	ldr	r3, [r7, #16]
 800ee10:	3340      	adds	r3, #64	@ 0x40
 800ee12:	009b      	lsls	r3, r3, #2
 800ee14:	4413      	add	r3, r2
 800ee16:	2200      	movs	r2, #0
 800ee18:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800ee1a:	693b      	ldr	r3, [r7, #16]
 800ee1c:	3301      	adds	r3, #1
 800ee1e:	613b      	str	r3, [r7, #16]
 800ee20:	693b      	ldr	r3, [r7, #16]
 800ee22:	2b0e      	cmp	r3, #14
 800ee24:	d9f2      	bls.n	800ee0c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800ee26:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d11c      	bne.n	800ee68 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ee2e:	68fb      	ldr	r3, [r7, #12]
 800ee30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ee34:	685b      	ldr	r3, [r3, #4]
 800ee36:	68fa      	ldr	r2, [r7, #12]
 800ee38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ee3c:	f043 0302 	orr.w	r3, r3, #2
 800ee40:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee46:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee52:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee5e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	639a      	str	r2, [r3, #56]	@ 0x38
 800ee66:	e00b      	b.n	800ee80 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee6c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee78:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ee86:	461a      	mov	r2, r3
 800ee88:	2300      	movs	r3, #0
 800ee8a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ee8c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800ee90:	2b01      	cmp	r3, #1
 800ee92:	d10d      	bne.n	800eeb0 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ee94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d104      	bne.n	800eea6 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ee9c:	2100      	movs	r1, #0
 800ee9e:	6878      	ldr	r0, [r7, #4]
 800eea0:	f000 f968 	bl	800f174 <USB_SetDevSpeed>
 800eea4:	e008      	b.n	800eeb8 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800eea6:	2101      	movs	r1, #1
 800eea8:	6878      	ldr	r0, [r7, #4]
 800eeaa:	f000 f963 	bl	800f174 <USB_SetDevSpeed>
 800eeae:	e003      	b.n	800eeb8 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800eeb0:	2103      	movs	r1, #3
 800eeb2:	6878      	ldr	r0, [r7, #4]
 800eeb4:	f000 f95e 	bl	800f174 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800eeb8:	2110      	movs	r1, #16
 800eeba:	6878      	ldr	r0, [r7, #4]
 800eebc:	f000 f8fa 	bl	800f0b4 <USB_FlushTxFifo>
 800eec0:	4603      	mov	r3, r0
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d001      	beq.n	800eeca <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800eec6:	2301      	movs	r3, #1
 800eec8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800eeca:	6878      	ldr	r0, [r7, #4]
 800eecc:	f000 f924 	bl	800f118 <USB_FlushRxFifo>
 800eed0:	4603      	mov	r3, r0
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d001      	beq.n	800eeda <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800eed6:	2301      	movs	r3, #1
 800eed8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800eeda:	68fb      	ldr	r3, [r7, #12]
 800eedc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eee0:	461a      	mov	r2, r3
 800eee2:	2300      	movs	r3, #0
 800eee4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800eee6:	68fb      	ldr	r3, [r7, #12]
 800eee8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eeec:	461a      	mov	r2, r3
 800eeee:	2300      	movs	r3, #0
 800eef0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800eef2:	68fb      	ldr	r3, [r7, #12]
 800eef4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eef8:	461a      	mov	r2, r3
 800eefa:	2300      	movs	r3, #0
 800eefc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800eefe:	2300      	movs	r3, #0
 800ef00:	613b      	str	r3, [r7, #16]
 800ef02:	e043      	b.n	800ef8c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ef04:	693b      	ldr	r3, [r7, #16]
 800ef06:	015a      	lsls	r2, r3, #5
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	4413      	add	r3, r2
 800ef0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ef10:	681b      	ldr	r3, [r3, #0]
 800ef12:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ef16:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ef1a:	d118      	bne.n	800ef4e <USB_DevInit+0x162>
    {
      if (i == 0U)
 800ef1c:	693b      	ldr	r3, [r7, #16]
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d10a      	bne.n	800ef38 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ef22:	693b      	ldr	r3, [r7, #16]
 800ef24:	015a      	lsls	r2, r3, #5
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	4413      	add	r3, r2
 800ef2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ef2e:	461a      	mov	r2, r3
 800ef30:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ef34:	6013      	str	r3, [r2, #0]
 800ef36:	e013      	b.n	800ef60 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ef38:	693b      	ldr	r3, [r7, #16]
 800ef3a:	015a      	lsls	r2, r3, #5
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	4413      	add	r3, r2
 800ef40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ef44:	461a      	mov	r2, r3
 800ef46:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ef4a:	6013      	str	r3, [r2, #0]
 800ef4c:	e008      	b.n	800ef60 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800ef4e:	693b      	ldr	r3, [r7, #16]
 800ef50:	015a      	lsls	r2, r3, #5
 800ef52:	68fb      	ldr	r3, [r7, #12]
 800ef54:	4413      	add	r3, r2
 800ef56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ef5a:	461a      	mov	r2, r3
 800ef5c:	2300      	movs	r3, #0
 800ef5e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800ef60:	693b      	ldr	r3, [r7, #16]
 800ef62:	015a      	lsls	r2, r3, #5
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	4413      	add	r3, r2
 800ef68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ef6c:	461a      	mov	r2, r3
 800ef6e:	2300      	movs	r3, #0
 800ef70:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ef72:	693b      	ldr	r3, [r7, #16]
 800ef74:	015a      	lsls	r2, r3, #5
 800ef76:	68fb      	ldr	r3, [r7, #12]
 800ef78:	4413      	add	r3, r2
 800ef7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ef7e:	461a      	mov	r2, r3
 800ef80:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ef84:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ef86:	693b      	ldr	r3, [r7, #16]
 800ef88:	3301      	adds	r3, #1
 800ef8a:	613b      	str	r3, [r7, #16]
 800ef8c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ef90:	461a      	mov	r2, r3
 800ef92:	693b      	ldr	r3, [r7, #16]
 800ef94:	4293      	cmp	r3, r2
 800ef96:	d3b5      	bcc.n	800ef04 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ef98:	2300      	movs	r3, #0
 800ef9a:	613b      	str	r3, [r7, #16]
 800ef9c:	e043      	b.n	800f026 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ef9e:	693b      	ldr	r3, [r7, #16]
 800efa0:	015a      	lsls	r2, r3, #5
 800efa2:	68fb      	ldr	r3, [r7, #12]
 800efa4:	4413      	add	r3, r2
 800efa6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800efaa:	681b      	ldr	r3, [r3, #0]
 800efac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800efb0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800efb4:	d118      	bne.n	800efe8 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800efb6:	693b      	ldr	r3, [r7, #16]
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d10a      	bne.n	800efd2 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800efbc:	693b      	ldr	r3, [r7, #16]
 800efbe:	015a      	lsls	r2, r3, #5
 800efc0:	68fb      	ldr	r3, [r7, #12]
 800efc2:	4413      	add	r3, r2
 800efc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800efc8:	461a      	mov	r2, r3
 800efca:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800efce:	6013      	str	r3, [r2, #0]
 800efd0:	e013      	b.n	800effa <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800efd2:	693b      	ldr	r3, [r7, #16]
 800efd4:	015a      	lsls	r2, r3, #5
 800efd6:	68fb      	ldr	r3, [r7, #12]
 800efd8:	4413      	add	r3, r2
 800efda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800efde:	461a      	mov	r2, r3
 800efe0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800efe4:	6013      	str	r3, [r2, #0]
 800efe6:	e008      	b.n	800effa <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800efe8:	693b      	ldr	r3, [r7, #16]
 800efea:	015a      	lsls	r2, r3, #5
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	4413      	add	r3, r2
 800eff0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eff4:	461a      	mov	r2, r3
 800eff6:	2300      	movs	r3, #0
 800eff8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800effa:	693b      	ldr	r3, [r7, #16]
 800effc:	015a      	lsls	r2, r3, #5
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	4413      	add	r3, r2
 800f002:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f006:	461a      	mov	r2, r3
 800f008:	2300      	movs	r3, #0
 800f00a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800f00c:	693b      	ldr	r3, [r7, #16]
 800f00e:	015a      	lsls	r2, r3, #5
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	4413      	add	r3, r2
 800f014:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f018:	461a      	mov	r2, r3
 800f01a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800f01e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f020:	693b      	ldr	r3, [r7, #16]
 800f022:	3301      	adds	r3, #1
 800f024:	613b      	str	r3, [r7, #16]
 800f026:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f02a:	461a      	mov	r2, r3
 800f02c:	693b      	ldr	r3, [r7, #16]
 800f02e:	4293      	cmp	r3, r2
 800f030:	d3b5      	bcc.n	800ef9e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f038:	691b      	ldr	r3, [r3, #16]
 800f03a:	68fa      	ldr	r2, [r7, #12]
 800f03c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f040:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f044:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	2200      	movs	r2, #0
 800f04a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800f052:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800f054:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d105      	bne.n	800f068 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	699b      	ldr	r3, [r3, #24]
 800f060:	f043 0210 	orr.w	r2, r3, #16
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	699a      	ldr	r2, [r3, #24]
 800f06c:	4b10      	ldr	r3, [pc, #64]	@ (800f0b0 <USB_DevInit+0x2c4>)
 800f06e:	4313      	orrs	r3, r2
 800f070:	687a      	ldr	r2, [r7, #4]
 800f072:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800f074:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d005      	beq.n	800f088 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	699b      	ldr	r3, [r3, #24]
 800f080:	f043 0208 	orr.w	r2, r3, #8
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800f088:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800f08c:	2b01      	cmp	r3, #1
 800f08e:	d107      	bne.n	800f0a0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	699b      	ldr	r3, [r3, #24]
 800f094:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f098:	f043 0304 	orr.w	r3, r3, #4
 800f09c:	687a      	ldr	r2, [r7, #4]
 800f09e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800f0a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800f0a2:	4618      	mov	r0, r3
 800f0a4:	3718      	adds	r7, #24
 800f0a6:	46bd      	mov	sp, r7
 800f0a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f0ac:	b004      	add	sp, #16
 800f0ae:	4770      	bx	lr
 800f0b0:	803c3800 	.word	0x803c3800

0800f0b4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800f0b4:	b480      	push	{r7}
 800f0b6:	b085      	sub	sp, #20
 800f0b8:	af00      	add	r7, sp, #0
 800f0ba:	6078      	str	r0, [r7, #4]
 800f0bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800f0be:	2300      	movs	r3, #0
 800f0c0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f0c2:	68fb      	ldr	r3, [r7, #12]
 800f0c4:	3301      	adds	r3, #1
 800f0c6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f0c8:	68fb      	ldr	r3, [r7, #12]
 800f0ca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f0ce:	d901      	bls.n	800f0d4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800f0d0:	2303      	movs	r3, #3
 800f0d2:	e01b      	b.n	800f10c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	691b      	ldr	r3, [r3, #16]
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	daf2      	bge.n	800f0c2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800f0dc:	2300      	movs	r3, #0
 800f0de:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f0e0:	683b      	ldr	r3, [r7, #0]
 800f0e2:	019b      	lsls	r3, r3, #6
 800f0e4:	f043 0220 	orr.w	r2, r3, #32
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f0ec:	68fb      	ldr	r3, [r7, #12]
 800f0ee:	3301      	adds	r3, #1
 800f0f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f0f2:	68fb      	ldr	r3, [r7, #12]
 800f0f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f0f8:	d901      	bls.n	800f0fe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800f0fa:	2303      	movs	r3, #3
 800f0fc:	e006      	b.n	800f10c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	691b      	ldr	r3, [r3, #16]
 800f102:	f003 0320 	and.w	r3, r3, #32
 800f106:	2b20      	cmp	r3, #32
 800f108:	d0f0      	beq.n	800f0ec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800f10a:	2300      	movs	r3, #0
}
 800f10c:	4618      	mov	r0, r3
 800f10e:	3714      	adds	r7, #20
 800f110:	46bd      	mov	sp, r7
 800f112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f116:	4770      	bx	lr

0800f118 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800f118:	b480      	push	{r7}
 800f11a:	b085      	sub	sp, #20
 800f11c:	af00      	add	r7, sp, #0
 800f11e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f120:	2300      	movs	r3, #0
 800f122:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	3301      	adds	r3, #1
 800f128:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f130:	d901      	bls.n	800f136 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800f132:	2303      	movs	r3, #3
 800f134:	e018      	b.n	800f168 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	691b      	ldr	r3, [r3, #16]
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	daf2      	bge.n	800f124 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800f13e:	2300      	movs	r3, #0
 800f140:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	2210      	movs	r2, #16
 800f146:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f148:	68fb      	ldr	r3, [r7, #12]
 800f14a:	3301      	adds	r3, #1
 800f14c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f154:	d901      	bls.n	800f15a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800f156:	2303      	movs	r3, #3
 800f158:	e006      	b.n	800f168 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	691b      	ldr	r3, [r3, #16]
 800f15e:	f003 0310 	and.w	r3, r3, #16
 800f162:	2b10      	cmp	r3, #16
 800f164:	d0f0      	beq.n	800f148 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800f166:	2300      	movs	r3, #0
}
 800f168:	4618      	mov	r0, r3
 800f16a:	3714      	adds	r7, #20
 800f16c:	46bd      	mov	sp, r7
 800f16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f172:	4770      	bx	lr

0800f174 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800f174:	b480      	push	{r7}
 800f176:	b085      	sub	sp, #20
 800f178:	af00      	add	r7, sp, #0
 800f17a:	6078      	str	r0, [r7, #4]
 800f17c:	460b      	mov	r3, r1
 800f17e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800f184:	68fb      	ldr	r3, [r7, #12]
 800f186:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f18a:	681a      	ldr	r2, [r3, #0]
 800f18c:	78fb      	ldrb	r3, [r7, #3]
 800f18e:	68f9      	ldr	r1, [r7, #12]
 800f190:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f194:	4313      	orrs	r3, r2
 800f196:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800f198:	2300      	movs	r3, #0
}
 800f19a:	4618      	mov	r0, r3
 800f19c:	3714      	adds	r7, #20
 800f19e:	46bd      	mov	sp, r7
 800f1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1a4:	4770      	bx	lr

0800f1a6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800f1a6:	b480      	push	{r7}
 800f1a8:	b087      	sub	sp, #28
 800f1aa:	af00      	add	r7, sp, #0
 800f1ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800f1b2:	693b      	ldr	r3, [r7, #16]
 800f1b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f1b8:	689b      	ldr	r3, [r3, #8]
 800f1ba:	f003 0306 	and.w	r3, r3, #6
 800f1be:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d102      	bne.n	800f1cc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800f1c6:	2300      	movs	r3, #0
 800f1c8:	75fb      	strb	r3, [r7, #23]
 800f1ca:	e00a      	b.n	800f1e2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800f1cc:	68fb      	ldr	r3, [r7, #12]
 800f1ce:	2b02      	cmp	r3, #2
 800f1d0:	d002      	beq.n	800f1d8 <USB_GetDevSpeed+0x32>
 800f1d2:	68fb      	ldr	r3, [r7, #12]
 800f1d4:	2b06      	cmp	r3, #6
 800f1d6:	d102      	bne.n	800f1de <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800f1d8:	2302      	movs	r3, #2
 800f1da:	75fb      	strb	r3, [r7, #23]
 800f1dc:	e001      	b.n	800f1e2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800f1de:	230f      	movs	r3, #15
 800f1e0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800f1e2:	7dfb      	ldrb	r3, [r7, #23]
}
 800f1e4:	4618      	mov	r0, r3
 800f1e6:	371c      	adds	r7, #28
 800f1e8:	46bd      	mov	sp, r7
 800f1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ee:	4770      	bx	lr

0800f1f0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800f1f0:	b480      	push	{r7}
 800f1f2:	b085      	sub	sp, #20
 800f1f4:	af00      	add	r7, sp, #0
 800f1f6:	6078      	str	r0, [r7, #4]
 800f1f8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f1fe:	683b      	ldr	r3, [r7, #0]
 800f200:	781b      	ldrb	r3, [r3, #0]
 800f202:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f204:	683b      	ldr	r3, [r7, #0]
 800f206:	785b      	ldrb	r3, [r3, #1]
 800f208:	2b01      	cmp	r3, #1
 800f20a:	d13a      	bne.n	800f282 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f212:	69da      	ldr	r2, [r3, #28]
 800f214:	683b      	ldr	r3, [r7, #0]
 800f216:	781b      	ldrb	r3, [r3, #0]
 800f218:	f003 030f 	and.w	r3, r3, #15
 800f21c:	2101      	movs	r1, #1
 800f21e:	fa01 f303 	lsl.w	r3, r1, r3
 800f222:	b29b      	uxth	r3, r3
 800f224:	68f9      	ldr	r1, [r7, #12]
 800f226:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f22a:	4313      	orrs	r3, r2
 800f22c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800f22e:	68bb      	ldr	r3, [r7, #8]
 800f230:	015a      	lsls	r2, r3, #5
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	4413      	add	r3, r2
 800f236:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800f240:	2b00      	cmp	r3, #0
 800f242:	d155      	bne.n	800f2f0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f244:	68bb      	ldr	r3, [r7, #8]
 800f246:	015a      	lsls	r2, r3, #5
 800f248:	68fb      	ldr	r3, [r7, #12]
 800f24a:	4413      	add	r3, r2
 800f24c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f250:	681a      	ldr	r2, [r3, #0]
 800f252:	683b      	ldr	r3, [r7, #0]
 800f254:	689b      	ldr	r3, [r3, #8]
 800f256:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800f25a:	683b      	ldr	r3, [r7, #0]
 800f25c:	791b      	ldrb	r3, [r3, #4]
 800f25e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f260:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800f262:	68bb      	ldr	r3, [r7, #8]
 800f264:	059b      	lsls	r3, r3, #22
 800f266:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f268:	4313      	orrs	r3, r2
 800f26a:	68ba      	ldr	r2, [r7, #8]
 800f26c:	0151      	lsls	r1, r2, #5
 800f26e:	68fa      	ldr	r2, [r7, #12]
 800f270:	440a      	add	r2, r1
 800f272:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f276:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f27a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f27e:	6013      	str	r3, [r2, #0]
 800f280:	e036      	b.n	800f2f0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f288:	69da      	ldr	r2, [r3, #28]
 800f28a:	683b      	ldr	r3, [r7, #0]
 800f28c:	781b      	ldrb	r3, [r3, #0]
 800f28e:	f003 030f 	and.w	r3, r3, #15
 800f292:	2101      	movs	r1, #1
 800f294:	fa01 f303 	lsl.w	r3, r1, r3
 800f298:	041b      	lsls	r3, r3, #16
 800f29a:	68f9      	ldr	r1, [r7, #12]
 800f29c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f2a0:	4313      	orrs	r3, r2
 800f2a2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800f2a4:	68bb      	ldr	r3, [r7, #8]
 800f2a6:	015a      	lsls	r2, r3, #5
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	4413      	add	r3, r2
 800f2ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d11a      	bne.n	800f2f0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800f2ba:	68bb      	ldr	r3, [r7, #8]
 800f2bc:	015a      	lsls	r2, r3, #5
 800f2be:	68fb      	ldr	r3, [r7, #12]
 800f2c0:	4413      	add	r3, r2
 800f2c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f2c6:	681a      	ldr	r2, [r3, #0]
 800f2c8:	683b      	ldr	r3, [r7, #0]
 800f2ca:	689b      	ldr	r3, [r3, #8]
 800f2cc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800f2d0:	683b      	ldr	r3, [r7, #0]
 800f2d2:	791b      	ldrb	r3, [r3, #4]
 800f2d4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800f2d6:	430b      	orrs	r3, r1
 800f2d8:	4313      	orrs	r3, r2
 800f2da:	68ba      	ldr	r2, [r7, #8]
 800f2dc:	0151      	lsls	r1, r2, #5
 800f2de:	68fa      	ldr	r2, [r7, #12]
 800f2e0:	440a      	add	r2, r1
 800f2e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f2e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f2ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f2ee:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800f2f0:	2300      	movs	r3, #0
}
 800f2f2:	4618      	mov	r0, r3
 800f2f4:	3714      	adds	r7, #20
 800f2f6:	46bd      	mov	sp, r7
 800f2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2fc:	4770      	bx	lr
	...

0800f300 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800f300:	b480      	push	{r7}
 800f302:	b085      	sub	sp, #20
 800f304:	af00      	add	r7, sp, #0
 800f306:	6078      	str	r0, [r7, #4]
 800f308:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f30e:	683b      	ldr	r3, [r7, #0]
 800f310:	781b      	ldrb	r3, [r3, #0]
 800f312:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800f314:	683b      	ldr	r3, [r7, #0]
 800f316:	785b      	ldrb	r3, [r3, #1]
 800f318:	2b01      	cmp	r3, #1
 800f31a:	d161      	bne.n	800f3e0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f31c:	68bb      	ldr	r3, [r7, #8]
 800f31e:	015a      	lsls	r2, r3, #5
 800f320:	68fb      	ldr	r3, [r7, #12]
 800f322:	4413      	add	r3, r2
 800f324:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f32e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f332:	d11f      	bne.n	800f374 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800f334:	68bb      	ldr	r3, [r7, #8]
 800f336:	015a      	lsls	r2, r3, #5
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	4413      	add	r3, r2
 800f33c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	68ba      	ldr	r2, [r7, #8]
 800f344:	0151      	lsls	r1, r2, #5
 800f346:	68fa      	ldr	r2, [r7, #12]
 800f348:	440a      	add	r2, r1
 800f34a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f34e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800f352:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800f354:	68bb      	ldr	r3, [r7, #8]
 800f356:	015a      	lsls	r2, r3, #5
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	4413      	add	r3, r2
 800f35c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	68ba      	ldr	r2, [r7, #8]
 800f364:	0151      	lsls	r1, r2, #5
 800f366:	68fa      	ldr	r2, [r7, #12]
 800f368:	440a      	add	r2, r1
 800f36a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f36e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f372:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f37a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f37c:	683b      	ldr	r3, [r7, #0]
 800f37e:	781b      	ldrb	r3, [r3, #0]
 800f380:	f003 030f 	and.w	r3, r3, #15
 800f384:	2101      	movs	r1, #1
 800f386:	fa01 f303 	lsl.w	r3, r1, r3
 800f38a:	b29b      	uxth	r3, r3
 800f38c:	43db      	mvns	r3, r3
 800f38e:	68f9      	ldr	r1, [r7, #12]
 800f390:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f394:	4013      	ands	r3, r2
 800f396:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f39e:	69da      	ldr	r2, [r3, #28]
 800f3a0:	683b      	ldr	r3, [r7, #0]
 800f3a2:	781b      	ldrb	r3, [r3, #0]
 800f3a4:	f003 030f 	and.w	r3, r3, #15
 800f3a8:	2101      	movs	r1, #1
 800f3aa:	fa01 f303 	lsl.w	r3, r1, r3
 800f3ae:	b29b      	uxth	r3, r3
 800f3b0:	43db      	mvns	r3, r3
 800f3b2:	68f9      	ldr	r1, [r7, #12]
 800f3b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f3b8:	4013      	ands	r3, r2
 800f3ba:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800f3bc:	68bb      	ldr	r3, [r7, #8]
 800f3be:	015a      	lsls	r2, r3, #5
 800f3c0:	68fb      	ldr	r3, [r7, #12]
 800f3c2:	4413      	add	r3, r2
 800f3c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f3c8:	681a      	ldr	r2, [r3, #0]
 800f3ca:	68bb      	ldr	r3, [r7, #8]
 800f3cc:	0159      	lsls	r1, r3, #5
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	440b      	add	r3, r1
 800f3d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f3d6:	4619      	mov	r1, r3
 800f3d8:	4b35      	ldr	r3, [pc, #212]	@ (800f4b0 <USB_DeactivateEndpoint+0x1b0>)
 800f3da:	4013      	ands	r3, r2
 800f3dc:	600b      	str	r3, [r1, #0]
 800f3de:	e060      	b.n	800f4a2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f3e0:	68bb      	ldr	r3, [r7, #8]
 800f3e2:	015a      	lsls	r2, r3, #5
 800f3e4:	68fb      	ldr	r3, [r7, #12]
 800f3e6:	4413      	add	r3, r2
 800f3e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f3ec:	681b      	ldr	r3, [r3, #0]
 800f3ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f3f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f3f6:	d11f      	bne.n	800f438 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800f3f8:	68bb      	ldr	r3, [r7, #8]
 800f3fa:	015a      	lsls	r2, r3, #5
 800f3fc:	68fb      	ldr	r3, [r7, #12]
 800f3fe:	4413      	add	r3, r2
 800f400:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	68ba      	ldr	r2, [r7, #8]
 800f408:	0151      	lsls	r1, r2, #5
 800f40a:	68fa      	ldr	r2, [r7, #12]
 800f40c:	440a      	add	r2, r1
 800f40e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f412:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800f416:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800f418:	68bb      	ldr	r3, [r7, #8]
 800f41a:	015a      	lsls	r2, r3, #5
 800f41c:	68fb      	ldr	r3, [r7, #12]
 800f41e:	4413      	add	r3, r2
 800f420:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	68ba      	ldr	r2, [r7, #8]
 800f428:	0151      	lsls	r1, r2, #5
 800f42a:	68fa      	ldr	r2, [r7, #12]
 800f42c:	440a      	add	r2, r1
 800f42e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f432:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f436:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f43e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f440:	683b      	ldr	r3, [r7, #0]
 800f442:	781b      	ldrb	r3, [r3, #0]
 800f444:	f003 030f 	and.w	r3, r3, #15
 800f448:	2101      	movs	r1, #1
 800f44a:	fa01 f303 	lsl.w	r3, r1, r3
 800f44e:	041b      	lsls	r3, r3, #16
 800f450:	43db      	mvns	r3, r3
 800f452:	68f9      	ldr	r1, [r7, #12]
 800f454:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f458:	4013      	ands	r3, r2
 800f45a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f45c:	68fb      	ldr	r3, [r7, #12]
 800f45e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f462:	69da      	ldr	r2, [r3, #28]
 800f464:	683b      	ldr	r3, [r7, #0]
 800f466:	781b      	ldrb	r3, [r3, #0]
 800f468:	f003 030f 	and.w	r3, r3, #15
 800f46c:	2101      	movs	r1, #1
 800f46e:	fa01 f303 	lsl.w	r3, r1, r3
 800f472:	041b      	lsls	r3, r3, #16
 800f474:	43db      	mvns	r3, r3
 800f476:	68f9      	ldr	r1, [r7, #12]
 800f478:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f47c:	4013      	ands	r3, r2
 800f47e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800f480:	68bb      	ldr	r3, [r7, #8]
 800f482:	015a      	lsls	r2, r3, #5
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	4413      	add	r3, r2
 800f488:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f48c:	681a      	ldr	r2, [r3, #0]
 800f48e:	68bb      	ldr	r3, [r7, #8]
 800f490:	0159      	lsls	r1, r3, #5
 800f492:	68fb      	ldr	r3, [r7, #12]
 800f494:	440b      	add	r3, r1
 800f496:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f49a:	4619      	mov	r1, r3
 800f49c:	4b05      	ldr	r3, [pc, #20]	@ (800f4b4 <USB_DeactivateEndpoint+0x1b4>)
 800f49e:	4013      	ands	r3, r2
 800f4a0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800f4a2:	2300      	movs	r3, #0
}
 800f4a4:	4618      	mov	r0, r3
 800f4a6:	3714      	adds	r7, #20
 800f4a8:	46bd      	mov	sp, r7
 800f4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ae:	4770      	bx	lr
 800f4b0:	ec337800 	.word	0xec337800
 800f4b4:	eff37800 	.word	0xeff37800

0800f4b8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800f4b8:	b580      	push	{r7, lr}
 800f4ba:	b08a      	sub	sp, #40	@ 0x28
 800f4bc:	af02      	add	r7, sp, #8
 800f4be:	60f8      	str	r0, [r7, #12]
 800f4c0:	60b9      	str	r1, [r7, #8]
 800f4c2:	4613      	mov	r3, r2
 800f4c4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f4c6:	68fb      	ldr	r3, [r7, #12]
 800f4c8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800f4ca:	68bb      	ldr	r3, [r7, #8]
 800f4cc:	781b      	ldrb	r3, [r3, #0]
 800f4ce:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f4d0:	68bb      	ldr	r3, [r7, #8]
 800f4d2:	785b      	ldrb	r3, [r3, #1]
 800f4d4:	2b01      	cmp	r3, #1
 800f4d6:	f040 817f 	bne.w	800f7d8 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800f4da:	68bb      	ldr	r3, [r7, #8]
 800f4dc:	691b      	ldr	r3, [r3, #16]
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	d132      	bne.n	800f548 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f4e2:	69bb      	ldr	r3, [r7, #24]
 800f4e4:	015a      	lsls	r2, r3, #5
 800f4e6:	69fb      	ldr	r3, [r7, #28]
 800f4e8:	4413      	add	r3, r2
 800f4ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f4ee:	691b      	ldr	r3, [r3, #16]
 800f4f0:	69ba      	ldr	r2, [r7, #24]
 800f4f2:	0151      	lsls	r1, r2, #5
 800f4f4:	69fa      	ldr	r2, [r7, #28]
 800f4f6:	440a      	add	r2, r1
 800f4f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f4fc:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800f500:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800f504:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f506:	69bb      	ldr	r3, [r7, #24]
 800f508:	015a      	lsls	r2, r3, #5
 800f50a:	69fb      	ldr	r3, [r7, #28]
 800f50c:	4413      	add	r3, r2
 800f50e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f512:	691b      	ldr	r3, [r3, #16]
 800f514:	69ba      	ldr	r2, [r7, #24]
 800f516:	0151      	lsls	r1, r2, #5
 800f518:	69fa      	ldr	r2, [r7, #28]
 800f51a:	440a      	add	r2, r1
 800f51c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f520:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f524:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f526:	69bb      	ldr	r3, [r7, #24]
 800f528:	015a      	lsls	r2, r3, #5
 800f52a:	69fb      	ldr	r3, [r7, #28]
 800f52c:	4413      	add	r3, r2
 800f52e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f532:	691b      	ldr	r3, [r3, #16]
 800f534:	69ba      	ldr	r2, [r7, #24]
 800f536:	0151      	lsls	r1, r2, #5
 800f538:	69fa      	ldr	r2, [r7, #28]
 800f53a:	440a      	add	r2, r1
 800f53c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f540:	0cdb      	lsrs	r3, r3, #19
 800f542:	04db      	lsls	r3, r3, #19
 800f544:	6113      	str	r3, [r2, #16]
 800f546:	e097      	b.n	800f678 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f548:	69bb      	ldr	r3, [r7, #24]
 800f54a:	015a      	lsls	r2, r3, #5
 800f54c:	69fb      	ldr	r3, [r7, #28]
 800f54e:	4413      	add	r3, r2
 800f550:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f554:	691b      	ldr	r3, [r3, #16]
 800f556:	69ba      	ldr	r2, [r7, #24]
 800f558:	0151      	lsls	r1, r2, #5
 800f55a:	69fa      	ldr	r2, [r7, #28]
 800f55c:	440a      	add	r2, r1
 800f55e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f562:	0cdb      	lsrs	r3, r3, #19
 800f564:	04db      	lsls	r3, r3, #19
 800f566:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f568:	69bb      	ldr	r3, [r7, #24]
 800f56a:	015a      	lsls	r2, r3, #5
 800f56c:	69fb      	ldr	r3, [r7, #28]
 800f56e:	4413      	add	r3, r2
 800f570:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f574:	691b      	ldr	r3, [r3, #16]
 800f576:	69ba      	ldr	r2, [r7, #24]
 800f578:	0151      	lsls	r1, r2, #5
 800f57a:	69fa      	ldr	r2, [r7, #28]
 800f57c:	440a      	add	r2, r1
 800f57e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f582:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800f586:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800f58a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800f58c:	69bb      	ldr	r3, [r7, #24]
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d11a      	bne.n	800f5c8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800f592:	68bb      	ldr	r3, [r7, #8]
 800f594:	691a      	ldr	r2, [r3, #16]
 800f596:	68bb      	ldr	r3, [r7, #8]
 800f598:	689b      	ldr	r3, [r3, #8]
 800f59a:	429a      	cmp	r2, r3
 800f59c:	d903      	bls.n	800f5a6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800f59e:	68bb      	ldr	r3, [r7, #8]
 800f5a0:	689a      	ldr	r2, [r3, #8]
 800f5a2:	68bb      	ldr	r3, [r7, #8]
 800f5a4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f5a6:	69bb      	ldr	r3, [r7, #24]
 800f5a8:	015a      	lsls	r2, r3, #5
 800f5aa:	69fb      	ldr	r3, [r7, #28]
 800f5ac:	4413      	add	r3, r2
 800f5ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f5b2:	691b      	ldr	r3, [r3, #16]
 800f5b4:	69ba      	ldr	r2, [r7, #24]
 800f5b6:	0151      	lsls	r1, r2, #5
 800f5b8:	69fa      	ldr	r2, [r7, #28]
 800f5ba:	440a      	add	r2, r1
 800f5bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f5c0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f5c4:	6113      	str	r3, [r2, #16]
 800f5c6:	e044      	b.n	800f652 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800f5c8:	68bb      	ldr	r3, [r7, #8]
 800f5ca:	691a      	ldr	r2, [r3, #16]
 800f5cc:	68bb      	ldr	r3, [r7, #8]
 800f5ce:	689b      	ldr	r3, [r3, #8]
 800f5d0:	4413      	add	r3, r2
 800f5d2:	1e5a      	subs	r2, r3, #1
 800f5d4:	68bb      	ldr	r3, [r7, #8]
 800f5d6:	689b      	ldr	r3, [r3, #8]
 800f5d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800f5dc:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800f5de:	69bb      	ldr	r3, [r7, #24]
 800f5e0:	015a      	lsls	r2, r3, #5
 800f5e2:	69fb      	ldr	r3, [r7, #28]
 800f5e4:	4413      	add	r3, r2
 800f5e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f5ea:	691a      	ldr	r2, [r3, #16]
 800f5ec:	8afb      	ldrh	r3, [r7, #22]
 800f5ee:	04d9      	lsls	r1, r3, #19
 800f5f0:	4ba4      	ldr	r3, [pc, #656]	@ (800f884 <USB_EPStartXfer+0x3cc>)
 800f5f2:	400b      	ands	r3, r1
 800f5f4:	69b9      	ldr	r1, [r7, #24]
 800f5f6:	0148      	lsls	r0, r1, #5
 800f5f8:	69f9      	ldr	r1, [r7, #28]
 800f5fa:	4401      	add	r1, r0
 800f5fc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800f600:	4313      	orrs	r3, r2
 800f602:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800f604:	68bb      	ldr	r3, [r7, #8]
 800f606:	791b      	ldrb	r3, [r3, #4]
 800f608:	2b01      	cmp	r3, #1
 800f60a:	d122      	bne.n	800f652 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800f60c:	69bb      	ldr	r3, [r7, #24]
 800f60e:	015a      	lsls	r2, r3, #5
 800f610:	69fb      	ldr	r3, [r7, #28]
 800f612:	4413      	add	r3, r2
 800f614:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f618:	691b      	ldr	r3, [r3, #16]
 800f61a:	69ba      	ldr	r2, [r7, #24]
 800f61c:	0151      	lsls	r1, r2, #5
 800f61e:	69fa      	ldr	r2, [r7, #28]
 800f620:	440a      	add	r2, r1
 800f622:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f626:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800f62a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 800f62c:	69bb      	ldr	r3, [r7, #24]
 800f62e:	015a      	lsls	r2, r3, #5
 800f630:	69fb      	ldr	r3, [r7, #28]
 800f632:	4413      	add	r3, r2
 800f634:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f638:	691a      	ldr	r2, [r3, #16]
 800f63a:	8afb      	ldrh	r3, [r7, #22]
 800f63c:	075b      	lsls	r3, r3, #29
 800f63e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800f642:	69b9      	ldr	r1, [r7, #24]
 800f644:	0148      	lsls	r0, r1, #5
 800f646:	69f9      	ldr	r1, [r7, #28]
 800f648:	4401      	add	r1, r0
 800f64a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800f64e:	4313      	orrs	r3, r2
 800f650:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800f652:	69bb      	ldr	r3, [r7, #24]
 800f654:	015a      	lsls	r2, r3, #5
 800f656:	69fb      	ldr	r3, [r7, #28]
 800f658:	4413      	add	r3, r2
 800f65a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f65e:	691a      	ldr	r2, [r3, #16]
 800f660:	68bb      	ldr	r3, [r7, #8]
 800f662:	691b      	ldr	r3, [r3, #16]
 800f664:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f668:	69b9      	ldr	r1, [r7, #24]
 800f66a:	0148      	lsls	r0, r1, #5
 800f66c:	69f9      	ldr	r1, [r7, #28]
 800f66e:	4401      	add	r1, r0
 800f670:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800f674:	4313      	orrs	r3, r2
 800f676:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800f678:	79fb      	ldrb	r3, [r7, #7]
 800f67a:	2b01      	cmp	r3, #1
 800f67c:	d14b      	bne.n	800f716 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800f67e:	68bb      	ldr	r3, [r7, #8]
 800f680:	69db      	ldr	r3, [r3, #28]
 800f682:	2b00      	cmp	r3, #0
 800f684:	d009      	beq.n	800f69a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800f686:	69bb      	ldr	r3, [r7, #24]
 800f688:	015a      	lsls	r2, r3, #5
 800f68a:	69fb      	ldr	r3, [r7, #28]
 800f68c:	4413      	add	r3, r2
 800f68e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f692:	461a      	mov	r2, r3
 800f694:	68bb      	ldr	r3, [r7, #8]
 800f696:	69db      	ldr	r3, [r3, #28]
 800f698:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800f69a:	68bb      	ldr	r3, [r7, #8]
 800f69c:	791b      	ldrb	r3, [r3, #4]
 800f69e:	2b01      	cmp	r3, #1
 800f6a0:	d128      	bne.n	800f6f4 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f6a2:	69fb      	ldr	r3, [r7, #28]
 800f6a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f6a8:	689b      	ldr	r3, [r3, #8]
 800f6aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f6ae:	2b00      	cmp	r3, #0
 800f6b0:	d110      	bne.n	800f6d4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f6b2:	69bb      	ldr	r3, [r7, #24]
 800f6b4:	015a      	lsls	r2, r3, #5
 800f6b6:	69fb      	ldr	r3, [r7, #28]
 800f6b8:	4413      	add	r3, r2
 800f6ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f6be:	681b      	ldr	r3, [r3, #0]
 800f6c0:	69ba      	ldr	r2, [r7, #24]
 800f6c2:	0151      	lsls	r1, r2, #5
 800f6c4:	69fa      	ldr	r2, [r7, #28]
 800f6c6:	440a      	add	r2, r1
 800f6c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f6cc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800f6d0:	6013      	str	r3, [r2, #0]
 800f6d2:	e00f      	b.n	800f6f4 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f6d4:	69bb      	ldr	r3, [r7, #24]
 800f6d6:	015a      	lsls	r2, r3, #5
 800f6d8:	69fb      	ldr	r3, [r7, #28]
 800f6da:	4413      	add	r3, r2
 800f6dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f6e0:	681b      	ldr	r3, [r3, #0]
 800f6e2:	69ba      	ldr	r2, [r7, #24]
 800f6e4:	0151      	lsls	r1, r2, #5
 800f6e6:	69fa      	ldr	r2, [r7, #28]
 800f6e8:	440a      	add	r2, r1
 800f6ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f6ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f6f2:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f6f4:	69bb      	ldr	r3, [r7, #24]
 800f6f6:	015a      	lsls	r2, r3, #5
 800f6f8:	69fb      	ldr	r3, [r7, #28]
 800f6fa:	4413      	add	r3, r2
 800f6fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	69ba      	ldr	r2, [r7, #24]
 800f704:	0151      	lsls	r1, r2, #5
 800f706:	69fa      	ldr	r2, [r7, #28]
 800f708:	440a      	add	r2, r1
 800f70a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f70e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800f712:	6013      	str	r3, [r2, #0]
 800f714:	e166      	b.n	800f9e4 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f716:	69bb      	ldr	r3, [r7, #24]
 800f718:	015a      	lsls	r2, r3, #5
 800f71a:	69fb      	ldr	r3, [r7, #28]
 800f71c:	4413      	add	r3, r2
 800f71e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	69ba      	ldr	r2, [r7, #24]
 800f726:	0151      	lsls	r1, r2, #5
 800f728:	69fa      	ldr	r2, [r7, #28]
 800f72a:	440a      	add	r2, r1
 800f72c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f730:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800f734:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800f736:	68bb      	ldr	r3, [r7, #8]
 800f738:	791b      	ldrb	r3, [r3, #4]
 800f73a:	2b01      	cmp	r3, #1
 800f73c:	d015      	beq.n	800f76a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800f73e:	68bb      	ldr	r3, [r7, #8]
 800f740:	691b      	ldr	r3, [r3, #16]
 800f742:	2b00      	cmp	r3, #0
 800f744:	f000 814e 	beq.w	800f9e4 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800f748:	69fb      	ldr	r3, [r7, #28]
 800f74a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f74e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f750:	68bb      	ldr	r3, [r7, #8]
 800f752:	781b      	ldrb	r3, [r3, #0]
 800f754:	f003 030f 	and.w	r3, r3, #15
 800f758:	2101      	movs	r1, #1
 800f75a:	fa01 f303 	lsl.w	r3, r1, r3
 800f75e:	69f9      	ldr	r1, [r7, #28]
 800f760:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f764:	4313      	orrs	r3, r2
 800f766:	634b      	str	r3, [r1, #52]	@ 0x34
 800f768:	e13c      	b.n	800f9e4 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f76a:	69fb      	ldr	r3, [r7, #28]
 800f76c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f770:	689b      	ldr	r3, [r3, #8]
 800f772:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f776:	2b00      	cmp	r3, #0
 800f778:	d110      	bne.n	800f79c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f77a:	69bb      	ldr	r3, [r7, #24]
 800f77c:	015a      	lsls	r2, r3, #5
 800f77e:	69fb      	ldr	r3, [r7, #28]
 800f780:	4413      	add	r3, r2
 800f782:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	69ba      	ldr	r2, [r7, #24]
 800f78a:	0151      	lsls	r1, r2, #5
 800f78c:	69fa      	ldr	r2, [r7, #28]
 800f78e:	440a      	add	r2, r1
 800f790:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f794:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800f798:	6013      	str	r3, [r2, #0]
 800f79a:	e00f      	b.n	800f7bc <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f79c:	69bb      	ldr	r3, [r7, #24]
 800f79e:	015a      	lsls	r2, r3, #5
 800f7a0:	69fb      	ldr	r3, [r7, #28]
 800f7a2:	4413      	add	r3, r2
 800f7a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	69ba      	ldr	r2, [r7, #24]
 800f7ac:	0151      	lsls	r1, r2, #5
 800f7ae:	69fa      	ldr	r2, [r7, #28]
 800f7b0:	440a      	add	r2, r1
 800f7b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f7b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f7ba:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800f7bc:	68bb      	ldr	r3, [r7, #8]
 800f7be:	68d9      	ldr	r1, [r3, #12]
 800f7c0:	68bb      	ldr	r3, [r7, #8]
 800f7c2:	781a      	ldrb	r2, [r3, #0]
 800f7c4:	68bb      	ldr	r3, [r7, #8]
 800f7c6:	691b      	ldr	r3, [r3, #16]
 800f7c8:	b298      	uxth	r0, r3
 800f7ca:	79fb      	ldrb	r3, [r7, #7]
 800f7cc:	9300      	str	r3, [sp, #0]
 800f7ce:	4603      	mov	r3, r0
 800f7d0:	68f8      	ldr	r0, [r7, #12]
 800f7d2:	f000 f9b9 	bl	800fb48 <USB_WritePacket>
 800f7d6:	e105      	b.n	800f9e4 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f7d8:	69bb      	ldr	r3, [r7, #24]
 800f7da:	015a      	lsls	r2, r3, #5
 800f7dc:	69fb      	ldr	r3, [r7, #28]
 800f7de:	4413      	add	r3, r2
 800f7e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f7e4:	691b      	ldr	r3, [r3, #16]
 800f7e6:	69ba      	ldr	r2, [r7, #24]
 800f7e8:	0151      	lsls	r1, r2, #5
 800f7ea:	69fa      	ldr	r2, [r7, #28]
 800f7ec:	440a      	add	r2, r1
 800f7ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f7f2:	0cdb      	lsrs	r3, r3, #19
 800f7f4:	04db      	lsls	r3, r3, #19
 800f7f6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f7f8:	69bb      	ldr	r3, [r7, #24]
 800f7fa:	015a      	lsls	r2, r3, #5
 800f7fc:	69fb      	ldr	r3, [r7, #28]
 800f7fe:	4413      	add	r3, r2
 800f800:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f804:	691b      	ldr	r3, [r3, #16]
 800f806:	69ba      	ldr	r2, [r7, #24]
 800f808:	0151      	lsls	r1, r2, #5
 800f80a:	69fa      	ldr	r2, [r7, #28]
 800f80c:	440a      	add	r2, r1
 800f80e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f812:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800f816:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800f81a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800f81c:	69bb      	ldr	r3, [r7, #24]
 800f81e:	2b00      	cmp	r3, #0
 800f820:	d132      	bne.n	800f888 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800f822:	68bb      	ldr	r3, [r7, #8]
 800f824:	691b      	ldr	r3, [r3, #16]
 800f826:	2b00      	cmp	r3, #0
 800f828:	d003      	beq.n	800f832 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800f82a:	68bb      	ldr	r3, [r7, #8]
 800f82c:	689a      	ldr	r2, [r3, #8]
 800f82e:	68bb      	ldr	r3, [r7, #8]
 800f830:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800f832:	68bb      	ldr	r3, [r7, #8]
 800f834:	689a      	ldr	r2, [r3, #8]
 800f836:	68bb      	ldr	r3, [r7, #8]
 800f838:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800f83a:	69bb      	ldr	r3, [r7, #24]
 800f83c:	015a      	lsls	r2, r3, #5
 800f83e:	69fb      	ldr	r3, [r7, #28]
 800f840:	4413      	add	r3, r2
 800f842:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f846:	691a      	ldr	r2, [r3, #16]
 800f848:	68bb      	ldr	r3, [r7, #8]
 800f84a:	6a1b      	ldr	r3, [r3, #32]
 800f84c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f850:	69b9      	ldr	r1, [r7, #24]
 800f852:	0148      	lsls	r0, r1, #5
 800f854:	69f9      	ldr	r1, [r7, #28]
 800f856:	4401      	add	r1, r0
 800f858:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800f85c:	4313      	orrs	r3, r2
 800f85e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f860:	69bb      	ldr	r3, [r7, #24]
 800f862:	015a      	lsls	r2, r3, #5
 800f864:	69fb      	ldr	r3, [r7, #28]
 800f866:	4413      	add	r3, r2
 800f868:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f86c:	691b      	ldr	r3, [r3, #16]
 800f86e:	69ba      	ldr	r2, [r7, #24]
 800f870:	0151      	lsls	r1, r2, #5
 800f872:	69fa      	ldr	r2, [r7, #28]
 800f874:	440a      	add	r2, r1
 800f876:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f87a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f87e:	6113      	str	r3, [r2, #16]
 800f880:	e062      	b.n	800f948 <USB_EPStartXfer+0x490>
 800f882:	bf00      	nop
 800f884:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800f888:	68bb      	ldr	r3, [r7, #8]
 800f88a:	691b      	ldr	r3, [r3, #16]
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	d123      	bne.n	800f8d8 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800f890:	69bb      	ldr	r3, [r7, #24]
 800f892:	015a      	lsls	r2, r3, #5
 800f894:	69fb      	ldr	r3, [r7, #28]
 800f896:	4413      	add	r3, r2
 800f898:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f89c:	691a      	ldr	r2, [r3, #16]
 800f89e:	68bb      	ldr	r3, [r7, #8]
 800f8a0:	689b      	ldr	r3, [r3, #8]
 800f8a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f8a6:	69b9      	ldr	r1, [r7, #24]
 800f8a8:	0148      	lsls	r0, r1, #5
 800f8aa:	69f9      	ldr	r1, [r7, #28]
 800f8ac:	4401      	add	r1, r0
 800f8ae:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800f8b2:	4313      	orrs	r3, r2
 800f8b4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f8b6:	69bb      	ldr	r3, [r7, #24]
 800f8b8:	015a      	lsls	r2, r3, #5
 800f8ba:	69fb      	ldr	r3, [r7, #28]
 800f8bc:	4413      	add	r3, r2
 800f8be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f8c2:	691b      	ldr	r3, [r3, #16]
 800f8c4:	69ba      	ldr	r2, [r7, #24]
 800f8c6:	0151      	lsls	r1, r2, #5
 800f8c8:	69fa      	ldr	r2, [r7, #28]
 800f8ca:	440a      	add	r2, r1
 800f8cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f8d0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f8d4:	6113      	str	r3, [r2, #16]
 800f8d6:	e037      	b.n	800f948 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800f8d8:	68bb      	ldr	r3, [r7, #8]
 800f8da:	691a      	ldr	r2, [r3, #16]
 800f8dc:	68bb      	ldr	r3, [r7, #8]
 800f8de:	689b      	ldr	r3, [r3, #8]
 800f8e0:	4413      	add	r3, r2
 800f8e2:	1e5a      	subs	r2, r3, #1
 800f8e4:	68bb      	ldr	r3, [r7, #8]
 800f8e6:	689b      	ldr	r3, [r3, #8]
 800f8e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800f8ec:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800f8ee:	68bb      	ldr	r3, [r7, #8]
 800f8f0:	689b      	ldr	r3, [r3, #8]
 800f8f2:	8afa      	ldrh	r2, [r7, #22]
 800f8f4:	fb03 f202 	mul.w	r2, r3, r2
 800f8f8:	68bb      	ldr	r3, [r7, #8]
 800f8fa:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f8fc:	69bb      	ldr	r3, [r7, #24]
 800f8fe:	015a      	lsls	r2, r3, #5
 800f900:	69fb      	ldr	r3, [r7, #28]
 800f902:	4413      	add	r3, r2
 800f904:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f908:	691a      	ldr	r2, [r3, #16]
 800f90a:	8afb      	ldrh	r3, [r7, #22]
 800f90c:	04d9      	lsls	r1, r3, #19
 800f90e:	4b38      	ldr	r3, [pc, #224]	@ (800f9f0 <USB_EPStartXfer+0x538>)
 800f910:	400b      	ands	r3, r1
 800f912:	69b9      	ldr	r1, [r7, #24]
 800f914:	0148      	lsls	r0, r1, #5
 800f916:	69f9      	ldr	r1, [r7, #28]
 800f918:	4401      	add	r1, r0
 800f91a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800f91e:	4313      	orrs	r3, r2
 800f920:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800f922:	69bb      	ldr	r3, [r7, #24]
 800f924:	015a      	lsls	r2, r3, #5
 800f926:	69fb      	ldr	r3, [r7, #28]
 800f928:	4413      	add	r3, r2
 800f92a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f92e:	691a      	ldr	r2, [r3, #16]
 800f930:	68bb      	ldr	r3, [r7, #8]
 800f932:	6a1b      	ldr	r3, [r3, #32]
 800f934:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f938:	69b9      	ldr	r1, [r7, #24]
 800f93a:	0148      	lsls	r0, r1, #5
 800f93c:	69f9      	ldr	r1, [r7, #28]
 800f93e:	4401      	add	r1, r0
 800f940:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800f944:	4313      	orrs	r3, r2
 800f946:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800f948:	79fb      	ldrb	r3, [r7, #7]
 800f94a:	2b01      	cmp	r3, #1
 800f94c:	d10d      	bne.n	800f96a <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800f94e:	68bb      	ldr	r3, [r7, #8]
 800f950:	68db      	ldr	r3, [r3, #12]
 800f952:	2b00      	cmp	r3, #0
 800f954:	d009      	beq.n	800f96a <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800f956:	68bb      	ldr	r3, [r7, #8]
 800f958:	68d9      	ldr	r1, [r3, #12]
 800f95a:	69bb      	ldr	r3, [r7, #24]
 800f95c:	015a      	lsls	r2, r3, #5
 800f95e:	69fb      	ldr	r3, [r7, #28]
 800f960:	4413      	add	r3, r2
 800f962:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f966:	460a      	mov	r2, r1
 800f968:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800f96a:	68bb      	ldr	r3, [r7, #8]
 800f96c:	791b      	ldrb	r3, [r3, #4]
 800f96e:	2b01      	cmp	r3, #1
 800f970:	d128      	bne.n	800f9c4 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f972:	69fb      	ldr	r3, [r7, #28]
 800f974:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f978:	689b      	ldr	r3, [r3, #8]
 800f97a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d110      	bne.n	800f9a4 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800f982:	69bb      	ldr	r3, [r7, #24]
 800f984:	015a      	lsls	r2, r3, #5
 800f986:	69fb      	ldr	r3, [r7, #28]
 800f988:	4413      	add	r3, r2
 800f98a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f98e:	681b      	ldr	r3, [r3, #0]
 800f990:	69ba      	ldr	r2, [r7, #24]
 800f992:	0151      	lsls	r1, r2, #5
 800f994:	69fa      	ldr	r2, [r7, #28]
 800f996:	440a      	add	r2, r1
 800f998:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f99c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800f9a0:	6013      	str	r3, [r2, #0]
 800f9a2:	e00f      	b.n	800f9c4 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800f9a4:	69bb      	ldr	r3, [r7, #24]
 800f9a6:	015a      	lsls	r2, r3, #5
 800f9a8:	69fb      	ldr	r3, [r7, #28]
 800f9aa:	4413      	add	r3, r2
 800f9ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f9b0:	681b      	ldr	r3, [r3, #0]
 800f9b2:	69ba      	ldr	r2, [r7, #24]
 800f9b4:	0151      	lsls	r1, r2, #5
 800f9b6:	69fa      	ldr	r2, [r7, #28]
 800f9b8:	440a      	add	r2, r1
 800f9ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f9be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f9c2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f9c4:	69bb      	ldr	r3, [r7, #24]
 800f9c6:	015a      	lsls	r2, r3, #5
 800f9c8:	69fb      	ldr	r3, [r7, #28]
 800f9ca:	4413      	add	r3, r2
 800f9cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f9d0:	681b      	ldr	r3, [r3, #0]
 800f9d2:	69ba      	ldr	r2, [r7, #24]
 800f9d4:	0151      	lsls	r1, r2, #5
 800f9d6:	69fa      	ldr	r2, [r7, #28]
 800f9d8:	440a      	add	r2, r1
 800f9da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f9de:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800f9e2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f9e4:	2300      	movs	r3, #0
}
 800f9e6:	4618      	mov	r0, r3
 800f9e8:	3720      	adds	r7, #32
 800f9ea:	46bd      	mov	sp, r7
 800f9ec:	bd80      	pop	{r7, pc}
 800f9ee:	bf00      	nop
 800f9f0:	1ff80000 	.word	0x1ff80000

0800f9f4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800f9f4:	b480      	push	{r7}
 800f9f6:	b087      	sub	sp, #28
 800f9f8:	af00      	add	r7, sp, #0
 800f9fa:	6078      	str	r0, [r7, #4]
 800f9fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800f9fe:	2300      	movs	r3, #0
 800fa00:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800fa02:	2300      	movs	r3, #0
 800fa04:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800fa0a:	683b      	ldr	r3, [r7, #0]
 800fa0c:	785b      	ldrb	r3, [r3, #1]
 800fa0e:	2b01      	cmp	r3, #1
 800fa10:	d14a      	bne.n	800faa8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800fa12:	683b      	ldr	r3, [r7, #0]
 800fa14:	781b      	ldrb	r3, [r3, #0]
 800fa16:	015a      	lsls	r2, r3, #5
 800fa18:	693b      	ldr	r3, [r7, #16]
 800fa1a:	4413      	add	r3, r2
 800fa1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fa20:	681b      	ldr	r3, [r3, #0]
 800fa22:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800fa26:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800fa2a:	f040 8086 	bne.w	800fb3a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800fa2e:	683b      	ldr	r3, [r7, #0]
 800fa30:	781b      	ldrb	r3, [r3, #0]
 800fa32:	015a      	lsls	r2, r3, #5
 800fa34:	693b      	ldr	r3, [r7, #16]
 800fa36:	4413      	add	r3, r2
 800fa38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fa3c:	681b      	ldr	r3, [r3, #0]
 800fa3e:	683a      	ldr	r2, [r7, #0]
 800fa40:	7812      	ldrb	r2, [r2, #0]
 800fa42:	0151      	lsls	r1, r2, #5
 800fa44:	693a      	ldr	r2, [r7, #16]
 800fa46:	440a      	add	r2, r1
 800fa48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800fa4c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800fa50:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800fa52:	683b      	ldr	r3, [r7, #0]
 800fa54:	781b      	ldrb	r3, [r3, #0]
 800fa56:	015a      	lsls	r2, r3, #5
 800fa58:	693b      	ldr	r3, [r7, #16]
 800fa5a:	4413      	add	r3, r2
 800fa5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	683a      	ldr	r2, [r7, #0]
 800fa64:	7812      	ldrb	r2, [r2, #0]
 800fa66:	0151      	lsls	r1, r2, #5
 800fa68:	693a      	ldr	r2, [r7, #16]
 800fa6a:	440a      	add	r2, r1
 800fa6c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800fa70:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fa74:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800fa76:	68fb      	ldr	r3, [r7, #12]
 800fa78:	3301      	adds	r3, #1
 800fa7a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800fa7c:	68fb      	ldr	r3, [r7, #12]
 800fa7e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800fa82:	4293      	cmp	r3, r2
 800fa84:	d902      	bls.n	800fa8c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800fa86:	2301      	movs	r3, #1
 800fa88:	75fb      	strb	r3, [r7, #23]
          break;
 800fa8a:	e056      	b.n	800fb3a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800fa8c:	683b      	ldr	r3, [r7, #0]
 800fa8e:	781b      	ldrb	r3, [r3, #0]
 800fa90:	015a      	lsls	r2, r3, #5
 800fa92:	693b      	ldr	r3, [r7, #16]
 800fa94:	4413      	add	r3, r2
 800fa96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800faa0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800faa4:	d0e7      	beq.n	800fa76 <USB_EPStopXfer+0x82>
 800faa6:	e048      	b.n	800fb3a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800faa8:	683b      	ldr	r3, [r7, #0]
 800faaa:	781b      	ldrb	r3, [r3, #0]
 800faac:	015a      	lsls	r2, r3, #5
 800faae:	693b      	ldr	r3, [r7, #16]
 800fab0:	4413      	add	r3, r2
 800fab2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800fabc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800fac0:	d13b      	bne.n	800fb3a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800fac2:	683b      	ldr	r3, [r7, #0]
 800fac4:	781b      	ldrb	r3, [r3, #0]
 800fac6:	015a      	lsls	r2, r3, #5
 800fac8:	693b      	ldr	r3, [r7, #16]
 800faca:	4413      	add	r3, r2
 800facc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	683a      	ldr	r2, [r7, #0]
 800fad4:	7812      	ldrb	r2, [r2, #0]
 800fad6:	0151      	lsls	r1, r2, #5
 800fad8:	693a      	ldr	r2, [r7, #16]
 800fada:	440a      	add	r2, r1
 800fadc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fae0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800fae4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800fae6:	683b      	ldr	r3, [r7, #0]
 800fae8:	781b      	ldrb	r3, [r3, #0]
 800faea:	015a      	lsls	r2, r3, #5
 800faec:	693b      	ldr	r3, [r7, #16]
 800faee:	4413      	add	r3, r2
 800faf0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800faf4:	681b      	ldr	r3, [r3, #0]
 800faf6:	683a      	ldr	r2, [r7, #0]
 800faf8:	7812      	ldrb	r2, [r2, #0]
 800fafa:	0151      	lsls	r1, r2, #5
 800fafc:	693a      	ldr	r2, [r7, #16]
 800fafe:	440a      	add	r2, r1
 800fb00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fb04:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fb08:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800fb0a:	68fb      	ldr	r3, [r7, #12]
 800fb0c:	3301      	adds	r3, #1
 800fb0e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	f242 7210 	movw	r2, #10000	@ 0x2710
 800fb16:	4293      	cmp	r3, r2
 800fb18:	d902      	bls.n	800fb20 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800fb1a:	2301      	movs	r3, #1
 800fb1c:	75fb      	strb	r3, [r7, #23]
          break;
 800fb1e:	e00c      	b.n	800fb3a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800fb20:	683b      	ldr	r3, [r7, #0]
 800fb22:	781b      	ldrb	r3, [r3, #0]
 800fb24:	015a      	lsls	r2, r3, #5
 800fb26:	693b      	ldr	r3, [r7, #16]
 800fb28:	4413      	add	r3, r2
 800fb2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fb2e:	681b      	ldr	r3, [r3, #0]
 800fb30:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800fb34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800fb38:	d0e7      	beq.n	800fb0a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800fb3a:	7dfb      	ldrb	r3, [r7, #23]
}
 800fb3c:	4618      	mov	r0, r3
 800fb3e:	371c      	adds	r7, #28
 800fb40:	46bd      	mov	sp, r7
 800fb42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb46:	4770      	bx	lr

0800fb48 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800fb48:	b480      	push	{r7}
 800fb4a:	b089      	sub	sp, #36	@ 0x24
 800fb4c:	af00      	add	r7, sp, #0
 800fb4e:	60f8      	str	r0, [r7, #12]
 800fb50:	60b9      	str	r1, [r7, #8]
 800fb52:	4611      	mov	r1, r2
 800fb54:	461a      	mov	r2, r3
 800fb56:	460b      	mov	r3, r1
 800fb58:	71fb      	strb	r3, [r7, #7]
 800fb5a:	4613      	mov	r3, r2
 800fb5c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fb5e:	68fb      	ldr	r3, [r7, #12]
 800fb60:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800fb62:	68bb      	ldr	r3, [r7, #8]
 800fb64:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800fb66:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	d123      	bne.n	800fbb6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800fb6e:	88bb      	ldrh	r3, [r7, #4]
 800fb70:	3303      	adds	r3, #3
 800fb72:	089b      	lsrs	r3, r3, #2
 800fb74:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800fb76:	2300      	movs	r3, #0
 800fb78:	61bb      	str	r3, [r7, #24]
 800fb7a:	e018      	b.n	800fbae <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800fb7c:	79fb      	ldrb	r3, [r7, #7]
 800fb7e:	031a      	lsls	r2, r3, #12
 800fb80:	697b      	ldr	r3, [r7, #20]
 800fb82:	4413      	add	r3, r2
 800fb84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800fb88:	461a      	mov	r2, r3
 800fb8a:	69fb      	ldr	r3, [r7, #28]
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800fb90:	69fb      	ldr	r3, [r7, #28]
 800fb92:	3301      	adds	r3, #1
 800fb94:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800fb96:	69fb      	ldr	r3, [r7, #28]
 800fb98:	3301      	adds	r3, #1
 800fb9a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800fb9c:	69fb      	ldr	r3, [r7, #28]
 800fb9e:	3301      	adds	r3, #1
 800fba0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800fba2:	69fb      	ldr	r3, [r7, #28]
 800fba4:	3301      	adds	r3, #1
 800fba6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800fba8:	69bb      	ldr	r3, [r7, #24]
 800fbaa:	3301      	adds	r3, #1
 800fbac:	61bb      	str	r3, [r7, #24]
 800fbae:	69ba      	ldr	r2, [r7, #24]
 800fbb0:	693b      	ldr	r3, [r7, #16]
 800fbb2:	429a      	cmp	r2, r3
 800fbb4:	d3e2      	bcc.n	800fb7c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800fbb6:	2300      	movs	r3, #0
}
 800fbb8:	4618      	mov	r0, r3
 800fbba:	3724      	adds	r7, #36	@ 0x24
 800fbbc:	46bd      	mov	sp, r7
 800fbbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbc2:	4770      	bx	lr

0800fbc4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800fbc4:	b480      	push	{r7}
 800fbc6:	b08b      	sub	sp, #44	@ 0x2c
 800fbc8:	af00      	add	r7, sp, #0
 800fbca:	60f8      	str	r0, [r7, #12]
 800fbcc:	60b9      	str	r1, [r7, #8]
 800fbce:	4613      	mov	r3, r2
 800fbd0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fbd2:	68fb      	ldr	r3, [r7, #12]
 800fbd4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800fbd6:	68bb      	ldr	r3, [r7, #8]
 800fbd8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800fbda:	88fb      	ldrh	r3, [r7, #6]
 800fbdc:	089b      	lsrs	r3, r3, #2
 800fbde:	b29b      	uxth	r3, r3
 800fbe0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800fbe2:	88fb      	ldrh	r3, [r7, #6]
 800fbe4:	f003 0303 	and.w	r3, r3, #3
 800fbe8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800fbea:	2300      	movs	r3, #0
 800fbec:	623b      	str	r3, [r7, #32]
 800fbee:	e014      	b.n	800fc1a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800fbf0:	69bb      	ldr	r3, [r7, #24]
 800fbf2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800fbf6:	681a      	ldr	r2, [r3, #0]
 800fbf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbfa:	601a      	str	r2, [r3, #0]
    pDest++;
 800fbfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbfe:	3301      	adds	r3, #1
 800fc00:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800fc02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc04:	3301      	adds	r3, #1
 800fc06:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800fc08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc0a:	3301      	adds	r3, #1
 800fc0c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800fc0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc10:	3301      	adds	r3, #1
 800fc12:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800fc14:	6a3b      	ldr	r3, [r7, #32]
 800fc16:	3301      	adds	r3, #1
 800fc18:	623b      	str	r3, [r7, #32]
 800fc1a:	6a3a      	ldr	r2, [r7, #32]
 800fc1c:	697b      	ldr	r3, [r7, #20]
 800fc1e:	429a      	cmp	r2, r3
 800fc20:	d3e6      	bcc.n	800fbf0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800fc22:	8bfb      	ldrh	r3, [r7, #30]
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d01e      	beq.n	800fc66 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800fc28:	2300      	movs	r3, #0
 800fc2a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800fc2c:	69bb      	ldr	r3, [r7, #24]
 800fc2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800fc32:	461a      	mov	r2, r3
 800fc34:	f107 0310 	add.w	r3, r7, #16
 800fc38:	6812      	ldr	r2, [r2, #0]
 800fc3a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800fc3c:	693a      	ldr	r2, [r7, #16]
 800fc3e:	6a3b      	ldr	r3, [r7, #32]
 800fc40:	b2db      	uxtb	r3, r3
 800fc42:	00db      	lsls	r3, r3, #3
 800fc44:	fa22 f303 	lsr.w	r3, r2, r3
 800fc48:	b2da      	uxtb	r2, r3
 800fc4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc4c:	701a      	strb	r2, [r3, #0]
      i++;
 800fc4e:	6a3b      	ldr	r3, [r7, #32]
 800fc50:	3301      	adds	r3, #1
 800fc52:	623b      	str	r3, [r7, #32]
      pDest++;
 800fc54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc56:	3301      	adds	r3, #1
 800fc58:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800fc5a:	8bfb      	ldrh	r3, [r7, #30]
 800fc5c:	3b01      	subs	r3, #1
 800fc5e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800fc60:	8bfb      	ldrh	r3, [r7, #30]
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d1ea      	bne.n	800fc3c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800fc66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800fc68:	4618      	mov	r0, r3
 800fc6a:	372c      	adds	r7, #44	@ 0x2c
 800fc6c:	46bd      	mov	sp, r7
 800fc6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc72:	4770      	bx	lr

0800fc74 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800fc74:	b480      	push	{r7}
 800fc76:	b085      	sub	sp, #20
 800fc78:	af00      	add	r7, sp, #0
 800fc7a:	6078      	str	r0, [r7, #4]
 800fc7c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fc82:	683b      	ldr	r3, [r7, #0]
 800fc84:	781b      	ldrb	r3, [r3, #0]
 800fc86:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800fc88:	683b      	ldr	r3, [r7, #0]
 800fc8a:	785b      	ldrb	r3, [r3, #1]
 800fc8c:	2b01      	cmp	r3, #1
 800fc8e:	d12c      	bne.n	800fcea <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800fc90:	68bb      	ldr	r3, [r7, #8]
 800fc92:	015a      	lsls	r2, r3, #5
 800fc94:	68fb      	ldr	r3, [r7, #12]
 800fc96:	4413      	add	r3, r2
 800fc98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	db12      	blt.n	800fcc8 <USB_EPSetStall+0x54>
 800fca2:	68bb      	ldr	r3, [r7, #8]
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	d00f      	beq.n	800fcc8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800fca8:	68bb      	ldr	r3, [r7, #8]
 800fcaa:	015a      	lsls	r2, r3, #5
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	4413      	add	r3, r2
 800fcb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fcb4:	681b      	ldr	r3, [r3, #0]
 800fcb6:	68ba      	ldr	r2, [r7, #8]
 800fcb8:	0151      	lsls	r1, r2, #5
 800fcba:	68fa      	ldr	r2, [r7, #12]
 800fcbc:	440a      	add	r2, r1
 800fcbe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800fcc2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800fcc6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800fcc8:	68bb      	ldr	r3, [r7, #8]
 800fcca:	015a      	lsls	r2, r3, #5
 800fccc:	68fb      	ldr	r3, [r7, #12]
 800fcce:	4413      	add	r3, r2
 800fcd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fcd4:	681b      	ldr	r3, [r3, #0]
 800fcd6:	68ba      	ldr	r2, [r7, #8]
 800fcd8:	0151      	lsls	r1, r2, #5
 800fcda:	68fa      	ldr	r2, [r7, #12]
 800fcdc:	440a      	add	r2, r1
 800fcde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800fce2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800fce6:	6013      	str	r3, [r2, #0]
 800fce8:	e02b      	b.n	800fd42 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800fcea:	68bb      	ldr	r3, [r7, #8]
 800fcec:	015a      	lsls	r2, r3, #5
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	4413      	add	r3, r2
 800fcf2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fcf6:	681b      	ldr	r3, [r3, #0]
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	db12      	blt.n	800fd22 <USB_EPSetStall+0xae>
 800fcfc:	68bb      	ldr	r3, [r7, #8]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d00f      	beq.n	800fd22 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800fd02:	68bb      	ldr	r3, [r7, #8]
 800fd04:	015a      	lsls	r2, r3, #5
 800fd06:	68fb      	ldr	r3, [r7, #12]
 800fd08:	4413      	add	r3, r2
 800fd0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	68ba      	ldr	r2, [r7, #8]
 800fd12:	0151      	lsls	r1, r2, #5
 800fd14:	68fa      	ldr	r2, [r7, #12]
 800fd16:	440a      	add	r2, r1
 800fd18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fd1c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800fd20:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800fd22:	68bb      	ldr	r3, [r7, #8]
 800fd24:	015a      	lsls	r2, r3, #5
 800fd26:	68fb      	ldr	r3, [r7, #12]
 800fd28:	4413      	add	r3, r2
 800fd2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fd2e:	681b      	ldr	r3, [r3, #0]
 800fd30:	68ba      	ldr	r2, [r7, #8]
 800fd32:	0151      	lsls	r1, r2, #5
 800fd34:	68fa      	ldr	r2, [r7, #12]
 800fd36:	440a      	add	r2, r1
 800fd38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fd3c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800fd40:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800fd42:	2300      	movs	r3, #0
}
 800fd44:	4618      	mov	r0, r3
 800fd46:	3714      	adds	r7, #20
 800fd48:	46bd      	mov	sp, r7
 800fd4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd4e:	4770      	bx	lr

0800fd50 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800fd50:	b480      	push	{r7}
 800fd52:	b085      	sub	sp, #20
 800fd54:	af00      	add	r7, sp, #0
 800fd56:	6078      	str	r0, [r7, #4]
 800fd58:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fd5e:	683b      	ldr	r3, [r7, #0]
 800fd60:	781b      	ldrb	r3, [r3, #0]
 800fd62:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800fd64:	683b      	ldr	r3, [r7, #0]
 800fd66:	785b      	ldrb	r3, [r3, #1]
 800fd68:	2b01      	cmp	r3, #1
 800fd6a:	d128      	bne.n	800fdbe <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800fd6c:	68bb      	ldr	r3, [r7, #8]
 800fd6e:	015a      	lsls	r2, r3, #5
 800fd70:	68fb      	ldr	r3, [r7, #12]
 800fd72:	4413      	add	r3, r2
 800fd74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fd78:	681b      	ldr	r3, [r3, #0]
 800fd7a:	68ba      	ldr	r2, [r7, #8]
 800fd7c:	0151      	lsls	r1, r2, #5
 800fd7e:	68fa      	ldr	r2, [r7, #12]
 800fd80:	440a      	add	r2, r1
 800fd82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800fd86:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800fd8a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800fd8c:	683b      	ldr	r3, [r7, #0]
 800fd8e:	791b      	ldrb	r3, [r3, #4]
 800fd90:	2b03      	cmp	r3, #3
 800fd92:	d003      	beq.n	800fd9c <USB_EPClearStall+0x4c>
 800fd94:	683b      	ldr	r3, [r7, #0]
 800fd96:	791b      	ldrb	r3, [r3, #4]
 800fd98:	2b02      	cmp	r3, #2
 800fd9a:	d138      	bne.n	800fe0e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800fd9c:	68bb      	ldr	r3, [r7, #8]
 800fd9e:	015a      	lsls	r2, r3, #5
 800fda0:	68fb      	ldr	r3, [r7, #12]
 800fda2:	4413      	add	r3, r2
 800fda4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	68ba      	ldr	r2, [r7, #8]
 800fdac:	0151      	lsls	r1, r2, #5
 800fdae:	68fa      	ldr	r2, [r7, #12]
 800fdb0:	440a      	add	r2, r1
 800fdb2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800fdb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800fdba:	6013      	str	r3, [r2, #0]
 800fdbc:	e027      	b.n	800fe0e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800fdbe:	68bb      	ldr	r3, [r7, #8]
 800fdc0:	015a      	lsls	r2, r3, #5
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	4413      	add	r3, r2
 800fdc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fdca:	681b      	ldr	r3, [r3, #0]
 800fdcc:	68ba      	ldr	r2, [r7, #8]
 800fdce:	0151      	lsls	r1, r2, #5
 800fdd0:	68fa      	ldr	r2, [r7, #12]
 800fdd2:	440a      	add	r2, r1
 800fdd4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fdd8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800fddc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800fdde:	683b      	ldr	r3, [r7, #0]
 800fde0:	791b      	ldrb	r3, [r3, #4]
 800fde2:	2b03      	cmp	r3, #3
 800fde4:	d003      	beq.n	800fdee <USB_EPClearStall+0x9e>
 800fde6:	683b      	ldr	r3, [r7, #0]
 800fde8:	791b      	ldrb	r3, [r3, #4]
 800fdea:	2b02      	cmp	r3, #2
 800fdec:	d10f      	bne.n	800fe0e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800fdee:	68bb      	ldr	r3, [r7, #8]
 800fdf0:	015a      	lsls	r2, r3, #5
 800fdf2:	68fb      	ldr	r3, [r7, #12]
 800fdf4:	4413      	add	r3, r2
 800fdf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fdfa:	681b      	ldr	r3, [r3, #0]
 800fdfc:	68ba      	ldr	r2, [r7, #8]
 800fdfe:	0151      	lsls	r1, r2, #5
 800fe00:	68fa      	ldr	r2, [r7, #12]
 800fe02:	440a      	add	r2, r1
 800fe04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fe08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800fe0c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800fe0e:	2300      	movs	r3, #0
}
 800fe10:	4618      	mov	r0, r3
 800fe12:	3714      	adds	r7, #20
 800fe14:	46bd      	mov	sp, r7
 800fe16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe1a:	4770      	bx	lr

0800fe1c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800fe1c:	b480      	push	{r7}
 800fe1e:	b085      	sub	sp, #20
 800fe20:	af00      	add	r7, sp, #0
 800fe22:	6078      	str	r0, [r7, #4]
 800fe24:	460b      	mov	r3, r1
 800fe26:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800fe2c:	68fb      	ldr	r3, [r7, #12]
 800fe2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fe32:	681b      	ldr	r3, [r3, #0]
 800fe34:	68fa      	ldr	r2, [r7, #12]
 800fe36:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800fe3a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800fe3e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800fe40:	68fb      	ldr	r3, [r7, #12]
 800fe42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fe46:	681a      	ldr	r2, [r3, #0]
 800fe48:	78fb      	ldrb	r3, [r7, #3]
 800fe4a:	011b      	lsls	r3, r3, #4
 800fe4c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800fe50:	68f9      	ldr	r1, [r7, #12]
 800fe52:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800fe56:	4313      	orrs	r3, r2
 800fe58:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800fe5a:	2300      	movs	r3, #0
}
 800fe5c:	4618      	mov	r0, r3
 800fe5e:	3714      	adds	r7, #20
 800fe60:	46bd      	mov	sp, r7
 800fe62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe66:	4770      	bx	lr

0800fe68 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800fe68:	b480      	push	{r7}
 800fe6a:	b085      	sub	sp, #20
 800fe6c:	af00      	add	r7, sp, #0
 800fe6e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	68fa      	ldr	r2, [r7, #12]
 800fe7e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800fe82:	f023 0303 	bic.w	r3, r3, #3
 800fe86:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800fe88:	68fb      	ldr	r3, [r7, #12]
 800fe8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fe8e:	685b      	ldr	r3, [r3, #4]
 800fe90:	68fa      	ldr	r2, [r7, #12]
 800fe92:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800fe96:	f023 0302 	bic.w	r3, r3, #2
 800fe9a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800fe9c:	2300      	movs	r3, #0
}
 800fe9e:	4618      	mov	r0, r3
 800fea0:	3714      	adds	r7, #20
 800fea2:	46bd      	mov	sp, r7
 800fea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fea8:	4770      	bx	lr

0800feaa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800feaa:	b480      	push	{r7}
 800feac:	b085      	sub	sp, #20
 800feae:	af00      	add	r7, sp, #0
 800feb0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	68fa      	ldr	r2, [r7, #12]
 800fec0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800fec4:	f023 0303 	bic.w	r3, r3, #3
 800fec8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800feca:	68fb      	ldr	r3, [r7, #12]
 800fecc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fed0:	685b      	ldr	r3, [r3, #4]
 800fed2:	68fa      	ldr	r2, [r7, #12]
 800fed4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800fed8:	f043 0302 	orr.w	r3, r3, #2
 800fedc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800fede:	2300      	movs	r3, #0
}
 800fee0:	4618      	mov	r0, r3
 800fee2:	3714      	adds	r7, #20
 800fee4:	46bd      	mov	sp, r7
 800fee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800feea:	4770      	bx	lr

0800feec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800feec:	b480      	push	{r7}
 800feee:	b085      	sub	sp, #20
 800fef0:	af00      	add	r7, sp, #0
 800fef2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	695b      	ldr	r3, [r3, #20]
 800fef8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	699b      	ldr	r3, [r3, #24]
 800fefe:	68fa      	ldr	r2, [r7, #12]
 800ff00:	4013      	ands	r3, r2
 800ff02:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ff04:	68fb      	ldr	r3, [r7, #12]
}
 800ff06:	4618      	mov	r0, r3
 800ff08:	3714      	adds	r7, #20
 800ff0a:	46bd      	mov	sp, r7
 800ff0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff10:	4770      	bx	lr

0800ff12 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800ff12:	b480      	push	{r7}
 800ff14:	b085      	sub	sp, #20
 800ff16:	af00      	add	r7, sp, #0
 800ff18:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ff1e:	68fb      	ldr	r3, [r7, #12]
 800ff20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ff24:	699b      	ldr	r3, [r3, #24]
 800ff26:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ff28:	68fb      	ldr	r3, [r7, #12]
 800ff2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ff2e:	69db      	ldr	r3, [r3, #28]
 800ff30:	68ba      	ldr	r2, [r7, #8]
 800ff32:	4013      	ands	r3, r2
 800ff34:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800ff36:	68bb      	ldr	r3, [r7, #8]
 800ff38:	0c1b      	lsrs	r3, r3, #16
}
 800ff3a:	4618      	mov	r0, r3
 800ff3c:	3714      	adds	r7, #20
 800ff3e:	46bd      	mov	sp, r7
 800ff40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff44:	4770      	bx	lr

0800ff46 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800ff46:	b480      	push	{r7}
 800ff48:	b085      	sub	sp, #20
 800ff4a:	af00      	add	r7, sp, #0
 800ff4c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ff52:	68fb      	ldr	r3, [r7, #12]
 800ff54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ff58:	699b      	ldr	r3, [r3, #24]
 800ff5a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ff5c:	68fb      	ldr	r3, [r7, #12]
 800ff5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ff62:	69db      	ldr	r3, [r3, #28]
 800ff64:	68ba      	ldr	r2, [r7, #8]
 800ff66:	4013      	ands	r3, r2
 800ff68:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800ff6a:	68bb      	ldr	r3, [r7, #8]
 800ff6c:	b29b      	uxth	r3, r3
}
 800ff6e:	4618      	mov	r0, r3
 800ff70:	3714      	adds	r7, #20
 800ff72:	46bd      	mov	sp, r7
 800ff74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff78:	4770      	bx	lr

0800ff7a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ff7a:	b480      	push	{r7}
 800ff7c:	b085      	sub	sp, #20
 800ff7e:	af00      	add	r7, sp, #0
 800ff80:	6078      	str	r0, [r7, #4]
 800ff82:	460b      	mov	r3, r1
 800ff84:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800ff8a:	78fb      	ldrb	r3, [r7, #3]
 800ff8c:	015a      	lsls	r2, r3, #5
 800ff8e:	68fb      	ldr	r3, [r7, #12]
 800ff90:	4413      	add	r3, r2
 800ff92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ff96:	689b      	ldr	r3, [r3, #8]
 800ff98:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ffa0:	695b      	ldr	r3, [r3, #20]
 800ffa2:	68ba      	ldr	r2, [r7, #8]
 800ffa4:	4013      	ands	r3, r2
 800ffa6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ffa8:	68bb      	ldr	r3, [r7, #8]
}
 800ffaa:	4618      	mov	r0, r3
 800ffac:	3714      	adds	r7, #20
 800ffae:	46bd      	mov	sp, r7
 800ffb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffb4:	4770      	bx	lr

0800ffb6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ffb6:	b480      	push	{r7}
 800ffb8:	b087      	sub	sp, #28
 800ffba:	af00      	add	r7, sp, #0
 800ffbc:	6078      	str	r0, [r7, #4]
 800ffbe:	460b      	mov	r3, r1
 800ffc0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800ffc6:	697b      	ldr	r3, [r7, #20]
 800ffc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ffcc:	691b      	ldr	r3, [r3, #16]
 800ffce:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800ffd0:	697b      	ldr	r3, [r7, #20]
 800ffd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ffd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ffd8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800ffda:	78fb      	ldrb	r3, [r7, #3]
 800ffdc:	f003 030f 	and.w	r3, r3, #15
 800ffe0:	68fa      	ldr	r2, [r7, #12]
 800ffe2:	fa22 f303 	lsr.w	r3, r2, r3
 800ffe6:	01db      	lsls	r3, r3, #7
 800ffe8:	b2db      	uxtb	r3, r3
 800ffea:	693a      	ldr	r2, [r7, #16]
 800ffec:	4313      	orrs	r3, r2
 800ffee:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800fff0:	78fb      	ldrb	r3, [r7, #3]
 800fff2:	015a      	lsls	r2, r3, #5
 800fff4:	697b      	ldr	r3, [r7, #20]
 800fff6:	4413      	add	r3, r2
 800fff8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fffc:	689b      	ldr	r3, [r3, #8]
 800fffe:	693a      	ldr	r2, [r7, #16]
 8010000:	4013      	ands	r3, r2
 8010002:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8010004:	68bb      	ldr	r3, [r7, #8]
}
 8010006:	4618      	mov	r0, r3
 8010008:	371c      	adds	r7, #28
 801000a:	46bd      	mov	sp, r7
 801000c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010010:	4770      	bx	lr

08010012 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8010012:	b480      	push	{r7}
 8010014:	b083      	sub	sp, #12
 8010016:	af00      	add	r7, sp, #0
 8010018:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	695b      	ldr	r3, [r3, #20]
 801001e:	f003 0301 	and.w	r3, r3, #1
}
 8010022:	4618      	mov	r0, r3
 8010024:	370c      	adds	r7, #12
 8010026:	46bd      	mov	sp, r7
 8010028:	f85d 7b04 	ldr.w	r7, [sp], #4
 801002c:	4770      	bx	lr

0801002e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 801002e:	b480      	push	{r7}
 8010030:	b085      	sub	sp, #20
 8010032:	af00      	add	r7, sp, #0
 8010034:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801003a:	68fb      	ldr	r3, [r7, #12]
 801003c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010040:	681b      	ldr	r3, [r3, #0]
 8010042:	68fa      	ldr	r2, [r7, #12]
 8010044:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010048:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 801004c:	f023 0307 	bic.w	r3, r3, #7
 8010050:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8010052:	68fb      	ldr	r3, [r7, #12]
 8010054:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010058:	685b      	ldr	r3, [r3, #4]
 801005a:	68fa      	ldr	r2, [r7, #12]
 801005c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010060:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010064:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010066:	2300      	movs	r3, #0
}
 8010068:	4618      	mov	r0, r3
 801006a:	3714      	adds	r7, #20
 801006c:	46bd      	mov	sp, r7
 801006e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010072:	4770      	bx	lr

08010074 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8010074:	b480      	push	{r7}
 8010076:	b087      	sub	sp, #28
 8010078:	af00      	add	r7, sp, #0
 801007a:	60f8      	str	r0, [r7, #12]
 801007c:	460b      	mov	r3, r1
 801007e:	607a      	str	r2, [r7, #4]
 8010080:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010082:	68fb      	ldr	r3, [r7, #12]
 8010084:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8010086:	68fb      	ldr	r3, [r7, #12]
 8010088:	333c      	adds	r3, #60	@ 0x3c
 801008a:	3304      	adds	r3, #4
 801008c:	681b      	ldr	r3, [r3, #0]
 801008e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8010090:	693b      	ldr	r3, [r7, #16]
 8010092:	4a26      	ldr	r2, [pc, #152]	@ (801012c <USB_EP0_OutStart+0xb8>)
 8010094:	4293      	cmp	r3, r2
 8010096:	d90a      	bls.n	80100ae <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010098:	697b      	ldr	r3, [r7, #20]
 801009a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80100a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80100a8:	d101      	bne.n	80100ae <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80100aa:	2300      	movs	r3, #0
 80100ac:	e037      	b.n	801011e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80100ae:	697b      	ldr	r3, [r7, #20]
 80100b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80100b4:	461a      	mov	r2, r3
 80100b6:	2300      	movs	r3, #0
 80100b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80100ba:	697b      	ldr	r3, [r7, #20]
 80100bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80100c0:	691b      	ldr	r3, [r3, #16]
 80100c2:	697a      	ldr	r2, [r7, #20]
 80100c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80100c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80100cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80100ce:	697b      	ldr	r3, [r7, #20]
 80100d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80100d4:	691b      	ldr	r3, [r3, #16]
 80100d6:	697a      	ldr	r2, [r7, #20]
 80100d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80100dc:	f043 0318 	orr.w	r3, r3, #24
 80100e0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80100e2:	697b      	ldr	r3, [r7, #20]
 80100e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80100e8:	691b      	ldr	r3, [r3, #16]
 80100ea:	697a      	ldr	r2, [r7, #20]
 80100ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80100f0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80100f4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80100f6:	7afb      	ldrb	r3, [r7, #11]
 80100f8:	2b01      	cmp	r3, #1
 80100fa:	d10f      	bne.n	801011c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80100fc:	697b      	ldr	r3, [r7, #20]
 80100fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010102:	461a      	mov	r2, r3
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8010108:	697b      	ldr	r3, [r7, #20]
 801010a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801010e:	681b      	ldr	r3, [r3, #0]
 8010110:	697a      	ldr	r2, [r7, #20]
 8010112:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010116:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 801011a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801011c:	2300      	movs	r3, #0
}
 801011e:	4618      	mov	r0, r3
 8010120:	371c      	adds	r7, #28
 8010122:	46bd      	mov	sp, r7
 8010124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010128:	4770      	bx	lr
 801012a:	bf00      	nop
 801012c:	4f54300a 	.word	0x4f54300a

08010130 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8010130:	b480      	push	{r7}
 8010132:	b085      	sub	sp, #20
 8010134:	af00      	add	r7, sp, #0
 8010136:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010138:	2300      	movs	r3, #0
 801013a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801013c:	68fb      	ldr	r3, [r7, #12]
 801013e:	3301      	adds	r3, #1
 8010140:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010142:	68fb      	ldr	r3, [r7, #12]
 8010144:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010148:	d901      	bls.n	801014e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801014a:	2303      	movs	r3, #3
 801014c:	e01b      	b.n	8010186 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	691b      	ldr	r3, [r3, #16]
 8010152:	2b00      	cmp	r3, #0
 8010154:	daf2      	bge.n	801013c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8010156:	2300      	movs	r3, #0
 8010158:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	691b      	ldr	r3, [r3, #16]
 801015e:	f043 0201 	orr.w	r2, r3, #1
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	3301      	adds	r3, #1
 801016a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010172:	d901      	bls.n	8010178 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8010174:	2303      	movs	r3, #3
 8010176:	e006      	b.n	8010186 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	691b      	ldr	r3, [r3, #16]
 801017c:	f003 0301 	and.w	r3, r3, #1
 8010180:	2b01      	cmp	r3, #1
 8010182:	d0f0      	beq.n	8010166 <USB_CoreReset+0x36>

  return HAL_OK;
 8010184:	2300      	movs	r3, #0
}
 8010186:	4618      	mov	r0, r3
 8010188:	3714      	adds	r7, #20
 801018a:	46bd      	mov	sp, r7
 801018c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010190:	4770      	bx	lr
	...

08010194 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8010194:	b580      	push	{r7, lr}
 8010196:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8010198:	4904      	ldr	r1, [pc, #16]	@ (80101ac <MX_FATFS_Init+0x18>)
 801019a:	4805      	ldr	r0, [pc, #20]	@ (80101b0 <MX_FATFS_Init+0x1c>)
 801019c:	f004 feb6 	bl	8014f0c <FATFS_LinkDriver>
 80101a0:	4603      	mov	r3, r0
 80101a2:	461a      	mov	r2, r3
 80101a4:	4b03      	ldr	r3, [pc, #12]	@ (80101b4 <MX_FATFS_Init+0x20>)
 80101a6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80101a8:	bf00      	nop
 80101aa:	bd80      	pop	{r7, pc}
 80101ac:	20006160 	.word	0x20006160
 80101b0:	20000114 	.word	0x20000114
 80101b4:	2000615c 	.word	0x2000615c

080101b8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80101b8:	b480      	push	{r7}
 80101ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80101bc:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80101be:	4618      	mov	r0, r3
 80101c0:	46bd      	mov	sp, r7
 80101c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101c6:	4770      	bx	lr

080101c8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80101c8:	b580      	push	{r7, lr}
 80101ca:	b082      	sub	sp, #8
 80101cc:	af00      	add	r7, sp, #0
 80101ce:	4603      	mov	r3, r0
 80101d0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 80101d2:	79fb      	ldrb	r3, [r7, #7]
 80101d4:	4618      	mov	r0, r3
 80101d6:	f7f1 f9f1 	bl	80015bc <SD_disk_initialize>
 80101da:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80101dc:	4618      	mov	r0, r3
 80101de:	3708      	adds	r7, #8
 80101e0:	46bd      	mov	sp, r7
 80101e2:	bd80      	pop	{r7, pc}

080101e4 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80101e4:	b580      	push	{r7, lr}
 80101e6:	b082      	sub	sp, #8
 80101e8:	af00      	add	r7, sp, #0
 80101ea:	4603      	mov	r3, r0
 80101ec:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status(pdrv);
 80101ee:	79fb      	ldrb	r3, [r7, #7]
 80101f0:	4618      	mov	r0, r3
 80101f2:	f7f1 fac9 	bl	8001788 <SD_disk_status>
 80101f6:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80101f8:	4618      	mov	r0, r3
 80101fa:	3708      	adds	r7, #8
 80101fc:	46bd      	mov	sp, r7
 80101fe:	bd80      	pop	{r7, pc}

08010200 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8010200:	b580      	push	{r7, lr}
 8010202:	b084      	sub	sp, #16
 8010204:	af00      	add	r7, sp, #0
 8010206:	60b9      	str	r1, [r7, #8]
 8010208:	607a      	str	r2, [r7, #4]
 801020a:	603b      	str	r3, [r7, #0]
 801020c:	4603      	mov	r3, r0
 801020e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read(pdrv, buff, sector, count);
 8010210:	7bf8      	ldrb	r0, [r7, #15]
 8010212:	683b      	ldr	r3, [r7, #0]
 8010214:	687a      	ldr	r2, [r7, #4]
 8010216:	68b9      	ldr	r1, [r7, #8]
 8010218:	f7f1 facc 	bl	80017b4 <SD_disk_read>
 801021c:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 801021e:	4618      	mov	r0, r3
 8010220:	3710      	adds	r7, #16
 8010222:	46bd      	mov	sp, r7
 8010224:	bd80      	pop	{r7, pc}

08010226 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8010226:	b580      	push	{r7, lr}
 8010228:	b084      	sub	sp, #16
 801022a:	af00      	add	r7, sp, #0
 801022c:	60b9      	str	r1, [r7, #8]
 801022e:	607a      	str	r2, [r7, #4]
 8010230:	603b      	str	r3, [r7, #0]
 8010232:	4603      	mov	r3, r0
 8010234:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write(pdrv, buff, sector, count);
 8010236:	7bf8      	ldrb	r0, [r7, #15]
 8010238:	683b      	ldr	r3, [r7, #0]
 801023a:	687a      	ldr	r2, [r7, #4]
 801023c:	68b9      	ldr	r1, [r7, #8]
 801023e:	f7f1 fb23 	bl	8001888 <SD_disk_write>
 8010242:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8010244:	4618      	mov	r0, r3
 8010246:	3710      	adds	r7, #16
 8010248:	46bd      	mov	sp, r7
 801024a:	bd80      	pop	{r7, pc}

0801024c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 801024c:	b580      	push	{r7, lr}
 801024e:	b082      	sub	sp, #8
 8010250:	af00      	add	r7, sp, #0
 8010252:	4603      	mov	r3, r0
 8010254:	603a      	str	r2, [r7, #0]
 8010256:	71fb      	strb	r3, [r7, #7]
 8010258:	460b      	mov	r3, r1
 801025a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl(pdrv, cmd, buff);
 801025c:	79b9      	ldrb	r1, [r7, #6]
 801025e:	79fb      	ldrb	r3, [r7, #7]
 8010260:	683a      	ldr	r2, [r7, #0]
 8010262:	4618      	mov	r0, r3
 8010264:	f7f1 fb94 	bl	8001990 <SD_disk_ioctl>
 8010268:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 801026a:	4618      	mov	r0, r3
 801026c:	3708      	adds	r7, #8
 801026e:	46bd      	mov	sp, r7
 8010270:	bd80      	pop	{r7, pc}
	...

08010274 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010274:	b580      	push	{r7, lr}
 8010276:	b084      	sub	sp, #16
 8010278:	af00      	add	r7, sp, #0
 801027a:	6078      	str	r0, [r7, #4]
 801027c:	460b      	mov	r3, r1
 801027e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8010280:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8010284:	f005 fbee 	bl	8015a64 <USBD_static_malloc>
 8010288:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 801028a:	68fb      	ldr	r3, [r7, #12]
 801028c:	2b00      	cmp	r3, #0
 801028e:	d109      	bne.n	80102a4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	32b0      	adds	r2, #176	@ 0xb0
 801029a:	2100      	movs	r1, #0
 801029c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80102a0:	2302      	movs	r3, #2
 80102a2:	e0d4      	b.n	801044e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80102a4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80102a8:	2100      	movs	r1, #0
 80102aa:	68f8      	ldr	r0, [r7, #12]
 80102ac:	f007 f945 	bl	801753a <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	32b0      	adds	r2, #176	@ 0xb0
 80102ba:	68f9      	ldr	r1, [r7, #12]
 80102bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	32b0      	adds	r2, #176	@ 0xb0
 80102ca:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80102ce:	687b      	ldr	r3, [r7, #4]
 80102d0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	7c1b      	ldrb	r3, [r3, #16]
 80102d8:	2b00      	cmp	r3, #0
 80102da:	d138      	bne.n	801034e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80102dc:	4b5e      	ldr	r3, [pc, #376]	@ (8010458 <USBD_CDC_Init+0x1e4>)
 80102de:	7819      	ldrb	r1, [r3, #0]
 80102e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80102e4:	2202      	movs	r2, #2
 80102e6:	6878      	ldr	r0, [r7, #4]
 80102e8:	f005 fa99 	bl	801581e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80102ec:	4b5a      	ldr	r3, [pc, #360]	@ (8010458 <USBD_CDC_Init+0x1e4>)
 80102ee:	781b      	ldrb	r3, [r3, #0]
 80102f0:	f003 020f 	and.w	r2, r3, #15
 80102f4:	6879      	ldr	r1, [r7, #4]
 80102f6:	4613      	mov	r3, r2
 80102f8:	009b      	lsls	r3, r3, #2
 80102fa:	4413      	add	r3, r2
 80102fc:	009b      	lsls	r3, r3, #2
 80102fe:	440b      	add	r3, r1
 8010300:	3324      	adds	r3, #36	@ 0x24
 8010302:	2201      	movs	r2, #1
 8010304:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8010306:	4b55      	ldr	r3, [pc, #340]	@ (801045c <USBD_CDC_Init+0x1e8>)
 8010308:	7819      	ldrb	r1, [r3, #0]
 801030a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801030e:	2202      	movs	r2, #2
 8010310:	6878      	ldr	r0, [r7, #4]
 8010312:	f005 fa84 	bl	801581e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8010316:	4b51      	ldr	r3, [pc, #324]	@ (801045c <USBD_CDC_Init+0x1e8>)
 8010318:	781b      	ldrb	r3, [r3, #0]
 801031a:	f003 020f 	and.w	r2, r3, #15
 801031e:	6879      	ldr	r1, [r7, #4]
 8010320:	4613      	mov	r3, r2
 8010322:	009b      	lsls	r3, r3, #2
 8010324:	4413      	add	r3, r2
 8010326:	009b      	lsls	r3, r3, #2
 8010328:	440b      	add	r3, r1
 801032a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801032e:	2201      	movs	r2, #1
 8010330:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8010332:	4b4b      	ldr	r3, [pc, #300]	@ (8010460 <USBD_CDC_Init+0x1ec>)
 8010334:	781b      	ldrb	r3, [r3, #0]
 8010336:	f003 020f 	and.w	r2, r3, #15
 801033a:	6879      	ldr	r1, [r7, #4]
 801033c:	4613      	mov	r3, r2
 801033e:	009b      	lsls	r3, r3, #2
 8010340:	4413      	add	r3, r2
 8010342:	009b      	lsls	r3, r3, #2
 8010344:	440b      	add	r3, r1
 8010346:	3326      	adds	r3, #38	@ 0x26
 8010348:	2210      	movs	r2, #16
 801034a:	801a      	strh	r2, [r3, #0]
 801034c:	e035      	b.n	80103ba <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 801034e:	4b42      	ldr	r3, [pc, #264]	@ (8010458 <USBD_CDC_Init+0x1e4>)
 8010350:	7819      	ldrb	r1, [r3, #0]
 8010352:	2340      	movs	r3, #64	@ 0x40
 8010354:	2202      	movs	r2, #2
 8010356:	6878      	ldr	r0, [r7, #4]
 8010358:	f005 fa61 	bl	801581e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 801035c:	4b3e      	ldr	r3, [pc, #248]	@ (8010458 <USBD_CDC_Init+0x1e4>)
 801035e:	781b      	ldrb	r3, [r3, #0]
 8010360:	f003 020f 	and.w	r2, r3, #15
 8010364:	6879      	ldr	r1, [r7, #4]
 8010366:	4613      	mov	r3, r2
 8010368:	009b      	lsls	r3, r3, #2
 801036a:	4413      	add	r3, r2
 801036c:	009b      	lsls	r3, r3, #2
 801036e:	440b      	add	r3, r1
 8010370:	3324      	adds	r3, #36	@ 0x24
 8010372:	2201      	movs	r2, #1
 8010374:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8010376:	4b39      	ldr	r3, [pc, #228]	@ (801045c <USBD_CDC_Init+0x1e8>)
 8010378:	7819      	ldrb	r1, [r3, #0]
 801037a:	2340      	movs	r3, #64	@ 0x40
 801037c:	2202      	movs	r2, #2
 801037e:	6878      	ldr	r0, [r7, #4]
 8010380:	f005 fa4d 	bl	801581e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8010384:	4b35      	ldr	r3, [pc, #212]	@ (801045c <USBD_CDC_Init+0x1e8>)
 8010386:	781b      	ldrb	r3, [r3, #0]
 8010388:	f003 020f 	and.w	r2, r3, #15
 801038c:	6879      	ldr	r1, [r7, #4]
 801038e:	4613      	mov	r3, r2
 8010390:	009b      	lsls	r3, r3, #2
 8010392:	4413      	add	r3, r2
 8010394:	009b      	lsls	r3, r3, #2
 8010396:	440b      	add	r3, r1
 8010398:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801039c:	2201      	movs	r2, #1
 801039e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80103a0:	4b2f      	ldr	r3, [pc, #188]	@ (8010460 <USBD_CDC_Init+0x1ec>)
 80103a2:	781b      	ldrb	r3, [r3, #0]
 80103a4:	f003 020f 	and.w	r2, r3, #15
 80103a8:	6879      	ldr	r1, [r7, #4]
 80103aa:	4613      	mov	r3, r2
 80103ac:	009b      	lsls	r3, r3, #2
 80103ae:	4413      	add	r3, r2
 80103b0:	009b      	lsls	r3, r3, #2
 80103b2:	440b      	add	r3, r1
 80103b4:	3326      	adds	r3, #38	@ 0x26
 80103b6:	2210      	movs	r2, #16
 80103b8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80103ba:	4b29      	ldr	r3, [pc, #164]	@ (8010460 <USBD_CDC_Init+0x1ec>)
 80103bc:	7819      	ldrb	r1, [r3, #0]
 80103be:	2308      	movs	r3, #8
 80103c0:	2203      	movs	r2, #3
 80103c2:	6878      	ldr	r0, [r7, #4]
 80103c4:	f005 fa2b 	bl	801581e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80103c8:	4b25      	ldr	r3, [pc, #148]	@ (8010460 <USBD_CDC_Init+0x1ec>)
 80103ca:	781b      	ldrb	r3, [r3, #0]
 80103cc:	f003 020f 	and.w	r2, r3, #15
 80103d0:	6879      	ldr	r1, [r7, #4]
 80103d2:	4613      	mov	r3, r2
 80103d4:	009b      	lsls	r3, r3, #2
 80103d6:	4413      	add	r3, r2
 80103d8:	009b      	lsls	r3, r3, #2
 80103da:	440b      	add	r3, r1
 80103dc:	3324      	adds	r3, #36	@ 0x24
 80103de:	2201      	movs	r2, #1
 80103e0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80103e2:	68fb      	ldr	r3, [r7, #12]
 80103e4:	2200      	movs	r2, #0
 80103e6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80103f0:	687a      	ldr	r2, [r7, #4]
 80103f2:	33b0      	adds	r3, #176	@ 0xb0
 80103f4:	009b      	lsls	r3, r3, #2
 80103f6:	4413      	add	r3, r2
 80103f8:	685b      	ldr	r3, [r3, #4]
 80103fa:	681b      	ldr	r3, [r3, #0]
 80103fc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80103fe:	68fb      	ldr	r3, [r7, #12]
 8010400:	2200      	movs	r2, #0
 8010402:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8010406:	68fb      	ldr	r3, [r7, #12]
 8010408:	2200      	movs	r2, #0
 801040a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 801040e:	68fb      	ldr	r3, [r7, #12]
 8010410:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8010414:	2b00      	cmp	r3, #0
 8010416:	d101      	bne.n	801041c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8010418:	2302      	movs	r3, #2
 801041a:	e018      	b.n	801044e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	7c1b      	ldrb	r3, [r3, #16]
 8010420:	2b00      	cmp	r3, #0
 8010422:	d10a      	bne.n	801043a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8010424:	4b0d      	ldr	r3, [pc, #52]	@ (801045c <USBD_CDC_Init+0x1e8>)
 8010426:	7819      	ldrb	r1, [r3, #0]
 8010428:	68fb      	ldr	r3, [r7, #12]
 801042a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801042e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010432:	6878      	ldr	r0, [r7, #4]
 8010434:	f005 fae2 	bl	80159fc <USBD_LL_PrepareReceive>
 8010438:	e008      	b.n	801044c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801043a:	4b08      	ldr	r3, [pc, #32]	@ (801045c <USBD_CDC_Init+0x1e8>)
 801043c:	7819      	ldrb	r1, [r3, #0]
 801043e:	68fb      	ldr	r3, [r7, #12]
 8010440:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8010444:	2340      	movs	r3, #64	@ 0x40
 8010446:	6878      	ldr	r0, [r7, #4]
 8010448:	f005 fad8 	bl	80159fc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801044c:	2300      	movs	r3, #0
}
 801044e:	4618      	mov	r0, r3
 8010450:	3710      	adds	r7, #16
 8010452:	46bd      	mov	sp, r7
 8010454:	bd80      	pop	{r7, pc}
 8010456:	bf00      	nop
 8010458:	200001af 	.word	0x200001af
 801045c:	200001b0 	.word	0x200001b0
 8010460:	200001b1 	.word	0x200001b1

08010464 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010464:	b580      	push	{r7, lr}
 8010466:	b082      	sub	sp, #8
 8010468:	af00      	add	r7, sp, #0
 801046a:	6078      	str	r0, [r7, #4]
 801046c:	460b      	mov	r3, r1
 801046e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8010470:	4b3a      	ldr	r3, [pc, #232]	@ (801055c <USBD_CDC_DeInit+0xf8>)
 8010472:	781b      	ldrb	r3, [r3, #0]
 8010474:	4619      	mov	r1, r3
 8010476:	6878      	ldr	r0, [r7, #4]
 8010478:	f005 f9f7 	bl	801586a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 801047c:	4b37      	ldr	r3, [pc, #220]	@ (801055c <USBD_CDC_DeInit+0xf8>)
 801047e:	781b      	ldrb	r3, [r3, #0]
 8010480:	f003 020f 	and.w	r2, r3, #15
 8010484:	6879      	ldr	r1, [r7, #4]
 8010486:	4613      	mov	r3, r2
 8010488:	009b      	lsls	r3, r3, #2
 801048a:	4413      	add	r3, r2
 801048c:	009b      	lsls	r3, r3, #2
 801048e:	440b      	add	r3, r1
 8010490:	3324      	adds	r3, #36	@ 0x24
 8010492:	2200      	movs	r2, #0
 8010494:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8010496:	4b32      	ldr	r3, [pc, #200]	@ (8010560 <USBD_CDC_DeInit+0xfc>)
 8010498:	781b      	ldrb	r3, [r3, #0]
 801049a:	4619      	mov	r1, r3
 801049c:	6878      	ldr	r0, [r7, #4]
 801049e:	f005 f9e4 	bl	801586a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80104a2:	4b2f      	ldr	r3, [pc, #188]	@ (8010560 <USBD_CDC_DeInit+0xfc>)
 80104a4:	781b      	ldrb	r3, [r3, #0]
 80104a6:	f003 020f 	and.w	r2, r3, #15
 80104aa:	6879      	ldr	r1, [r7, #4]
 80104ac:	4613      	mov	r3, r2
 80104ae:	009b      	lsls	r3, r3, #2
 80104b0:	4413      	add	r3, r2
 80104b2:	009b      	lsls	r3, r3, #2
 80104b4:	440b      	add	r3, r1
 80104b6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80104ba:	2200      	movs	r2, #0
 80104bc:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80104be:	4b29      	ldr	r3, [pc, #164]	@ (8010564 <USBD_CDC_DeInit+0x100>)
 80104c0:	781b      	ldrb	r3, [r3, #0]
 80104c2:	4619      	mov	r1, r3
 80104c4:	6878      	ldr	r0, [r7, #4]
 80104c6:	f005 f9d0 	bl	801586a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80104ca:	4b26      	ldr	r3, [pc, #152]	@ (8010564 <USBD_CDC_DeInit+0x100>)
 80104cc:	781b      	ldrb	r3, [r3, #0]
 80104ce:	f003 020f 	and.w	r2, r3, #15
 80104d2:	6879      	ldr	r1, [r7, #4]
 80104d4:	4613      	mov	r3, r2
 80104d6:	009b      	lsls	r3, r3, #2
 80104d8:	4413      	add	r3, r2
 80104da:	009b      	lsls	r3, r3, #2
 80104dc:	440b      	add	r3, r1
 80104de:	3324      	adds	r3, #36	@ 0x24
 80104e0:	2200      	movs	r2, #0
 80104e2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80104e4:	4b1f      	ldr	r3, [pc, #124]	@ (8010564 <USBD_CDC_DeInit+0x100>)
 80104e6:	781b      	ldrb	r3, [r3, #0]
 80104e8:	f003 020f 	and.w	r2, r3, #15
 80104ec:	6879      	ldr	r1, [r7, #4]
 80104ee:	4613      	mov	r3, r2
 80104f0:	009b      	lsls	r3, r3, #2
 80104f2:	4413      	add	r3, r2
 80104f4:	009b      	lsls	r3, r3, #2
 80104f6:	440b      	add	r3, r1
 80104f8:	3326      	adds	r3, #38	@ 0x26
 80104fa:	2200      	movs	r2, #0
 80104fc:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	32b0      	adds	r2, #176	@ 0xb0
 8010508:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801050c:	2b00      	cmp	r3, #0
 801050e:	d01f      	beq.n	8010550 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010516:	687a      	ldr	r2, [r7, #4]
 8010518:	33b0      	adds	r3, #176	@ 0xb0
 801051a:	009b      	lsls	r3, r3, #2
 801051c:	4413      	add	r3, r2
 801051e:	685b      	ldr	r3, [r3, #4]
 8010520:	685b      	ldr	r3, [r3, #4]
 8010522:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	32b0      	adds	r2, #176	@ 0xb0
 801052e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010532:	4618      	mov	r0, r3
 8010534:	f005 faa4 	bl	8015a80 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	32b0      	adds	r2, #176	@ 0xb0
 8010542:	2100      	movs	r1, #0
 8010544:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	2200      	movs	r2, #0
 801054c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8010550:	2300      	movs	r3, #0
}
 8010552:	4618      	mov	r0, r3
 8010554:	3708      	adds	r7, #8
 8010556:	46bd      	mov	sp, r7
 8010558:	bd80      	pop	{r7, pc}
 801055a:	bf00      	nop
 801055c:	200001af 	.word	0x200001af
 8010560:	200001b0 	.word	0x200001b0
 8010564:	200001b1 	.word	0x200001b1

08010568 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8010568:	b580      	push	{r7, lr}
 801056a:	b086      	sub	sp, #24
 801056c:	af00      	add	r7, sp, #0
 801056e:	6078      	str	r0, [r7, #4]
 8010570:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	32b0      	adds	r2, #176	@ 0xb0
 801057c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010580:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8010582:	2300      	movs	r3, #0
 8010584:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8010586:	2300      	movs	r3, #0
 8010588:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 801058a:	2300      	movs	r3, #0
 801058c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 801058e:	693b      	ldr	r3, [r7, #16]
 8010590:	2b00      	cmp	r3, #0
 8010592:	d101      	bne.n	8010598 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8010594:	2303      	movs	r3, #3
 8010596:	e0bf      	b.n	8010718 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010598:	683b      	ldr	r3, [r7, #0]
 801059a:	781b      	ldrb	r3, [r3, #0]
 801059c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	d050      	beq.n	8010646 <USBD_CDC_Setup+0xde>
 80105a4:	2b20      	cmp	r3, #32
 80105a6:	f040 80af 	bne.w	8010708 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80105aa:	683b      	ldr	r3, [r7, #0]
 80105ac:	88db      	ldrh	r3, [r3, #6]
 80105ae:	2b00      	cmp	r3, #0
 80105b0:	d03a      	beq.n	8010628 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80105b2:	683b      	ldr	r3, [r7, #0]
 80105b4:	781b      	ldrb	r3, [r3, #0]
 80105b6:	b25b      	sxtb	r3, r3
 80105b8:	2b00      	cmp	r3, #0
 80105ba:	da1b      	bge.n	80105f4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80105c2:	687a      	ldr	r2, [r7, #4]
 80105c4:	33b0      	adds	r3, #176	@ 0xb0
 80105c6:	009b      	lsls	r3, r3, #2
 80105c8:	4413      	add	r3, r2
 80105ca:	685b      	ldr	r3, [r3, #4]
 80105cc:	689b      	ldr	r3, [r3, #8]
 80105ce:	683a      	ldr	r2, [r7, #0]
 80105d0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80105d2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80105d4:	683a      	ldr	r2, [r7, #0]
 80105d6:	88d2      	ldrh	r2, [r2, #6]
 80105d8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80105da:	683b      	ldr	r3, [r7, #0]
 80105dc:	88db      	ldrh	r3, [r3, #6]
 80105de:	2b07      	cmp	r3, #7
 80105e0:	bf28      	it	cs
 80105e2:	2307      	movcs	r3, #7
 80105e4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80105e6:	693b      	ldr	r3, [r7, #16]
 80105e8:	89fa      	ldrh	r2, [r7, #14]
 80105ea:	4619      	mov	r1, r3
 80105ec:	6878      	ldr	r0, [r7, #4]
 80105ee:	f001 fd93 	bl	8012118 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80105f2:	e090      	b.n	8010716 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80105f4:	683b      	ldr	r3, [r7, #0]
 80105f6:	785a      	ldrb	r2, [r3, #1]
 80105f8:	693b      	ldr	r3, [r7, #16]
 80105fa:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80105fe:	683b      	ldr	r3, [r7, #0]
 8010600:	88db      	ldrh	r3, [r3, #6]
 8010602:	2b3f      	cmp	r3, #63	@ 0x3f
 8010604:	d803      	bhi.n	801060e <USBD_CDC_Setup+0xa6>
 8010606:	683b      	ldr	r3, [r7, #0]
 8010608:	88db      	ldrh	r3, [r3, #6]
 801060a:	b2da      	uxtb	r2, r3
 801060c:	e000      	b.n	8010610 <USBD_CDC_Setup+0xa8>
 801060e:	2240      	movs	r2, #64	@ 0x40
 8010610:	693b      	ldr	r3, [r7, #16]
 8010612:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8010616:	6939      	ldr	r1, [r7, #16]
 8010618:	693b      	ldr	r3, [r7, #16]
 801061a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 801061e:	461a      	mov	r2, r3
 8010620:	6878      	ldr	r0, [r7, #4]
 8010622:	f001 fda5 	bl	8012170 <USBD_CtlPrepareRx>
      break;
 8010626:	e076      	b.n	8010716 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801062e:	687a      	ldr	r2, [r7, #4]
 8010630:	33b0      	adds	r3, #176	@ 0xb0
 8010632:	009b      	lsls	r3, r3, #2
 8010634:	4413      	add	r3, r2
 8010636:	685b      	ldr	r3, [r3, #4]
 8010638:	689b      	ldr	r3, [r3, #8]
 801063a:	683a      	ldr	r2, [r7, #0]
 801063c:	7850      	ldrb	r0, [r2, #1]
 801063e:	2200      	movs	r2, #0
 8010640:	6839      	ldr	r1, [r7, #0]
 8010642:	4798      	blx	r3
      break;
 8010644:	e067      	b.n	8010716 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010646:	683b      	ldr	r3, [r7, #0]
 8010648:	785b      	ldrb	r3, [r3, #1]
 801064a:	2b0b      	cmp	r3, #11
 801064c:	d851      	bhi.n	80106f2 <USBD_CDC_Setup+0x18a>
 801064e:	a201      	add	r2, pc, #4	@ (adr r2, 8010654 <USBD_CDC_Setup+0xec>)
 8010650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010654:	08010685 	.word	0x08010685
 8010658:	08010701 	.word	0x08010701
 801065c:	080106f3 	.word	0x080106f3
 8010660:	080106f3 	.word	0x080106f3
 8010664:	080106f3 	.word	0x080106f3
 8010668:	080106f3 	.word	0x080106f3
 801066c:	080106f3 	.word	0x080106f3
 8010670:	080106f3 	.word	0x080106f3
 8010674:	080106f3 	.word	0x080106f3
 8010678:	080106f3 	.word	0x080106f3
 801067c:	080106af 	.word	0x080106af
 8010680:	080106d9 	.word	0x080106d9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801068a:	b2db      	uxtb	r3, r3
 801068c:	2b03      	cmp	r3, #3
 801068e:	d107      	bne.n	80106a0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8010690:	f107 030a 	add.w	r3, r7, #10
 8010694:	2202      	movs	r2, #2
 8010696:	4619      	mov	r1, r3
 8010698:	6878      	ldr	r0, [r7, #4]
 801069a:	f001 fd3d 	bl	8012118 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801069e:	e032      	b.n	8010706 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80106a0:	6839      	ldr	r1, [r7, #0]
 80106a2:	6878      	ldr	r0, [r7, #4]
 80106a4:	f001 fcbb 	bl	801201e <USBD_CtlError>
            ret = USBD_FAIL;
 80106a8:	2303      	movs	r3, #3
 80106aa:	75fb      	strb	r3, [r7, #23]
          break;
 80106ac:	e02b      	b.n	8010706 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80106ae:	687b      	ldr	r3, [r7, #4]
 80106b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80106b4:	b2db      	uxtb	r3, r3
 80106b6:	2b03      	cmp	r3, #3
 80106b8:	d107      	bne.n	80106ca <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80106ba:	f107 030d 	add.w	r3, r7, #13
 80106be:	2201      	movs	r2, #1
 80106c0:	4619      	mov	r1, r3
 80106c2:	6878      	ldr	r0, [r7, #4]
 80106c4:	f001 fd28 	bl	8012118 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80106c8:	e01d      	b.n	8010706 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80106ca:	6839      	ldr	r1, [r7, #0]
 80106cc:	6878      	ldr	r0, [r7, #4]
 80106ce:	f001 fca6 	bl	801201e <USBD_CtlError>
            ret = USBD_FAIL;
 80106d2:	2303      	movs	r3, #3
 80106d4:	75fb      	strb	r3, [r7, #23]
          break;
 80106d6:	e016      	b.n	8010706 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80106de:	b2db      	uxtb	r3, r3
 80106e0:	2b03      	cmp	r3, #3
 80106e2:	d00f      	beq.n	8010704 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80106e4:	6839      	ldr	r1, [r7, #0]
 80106e6:	6878      	ldr	r0, [r7, #4]
 80106e8:	f001 fc99 	bl	801201e <USBD_CtlError>
            ret = USBD_FAIL;
 80106ec:	2303      	movs	r3, #3
 80106ee:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80106f0:	e008      	b.n	8010704 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80106f2:	6839      	ldr	r1, [r7, #0]
 80106f4:	6878      	ldr	r0, [r7, #4]
 80106f6:	f001 fc92 	bl	801201e <USBD_CtlError>
          ret = USBD_FAIL;
 80106fa:	2303      	movs	r3, #3
 80106fc:	75fb      	strb	r3, [r7, #23]
          break;
 80106fe:	e002      	b.n	8010706 <USBD_CDC_Setup+0x19e>
          break;
 8010700:	bf00      	nop
 8010702:	e008      	b.n	8010716 <USBD_CDC_Setup+0x1ae>
          break;
 8010704:	bf00      	nop
      }
      break;
 8010706:	e006      	b.n	8010716 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8010708:	6839      	ldr	r1, [r7, #0]
 801070a:	6878      	ldr	r0, [r7, #4]
 801070c:	f001 fc87 	bl	801201e <USBD_CtlError>
      ret = USBD_FAIL;
 8010710:	2303      	movs	r3, #3
 8010712:	75fb      	strb	r3, [r7, #23]
      break;
 8010714:	bf00      	nop
  }

  return (uint8_t)ret;
 8010716:	7dfb      	ldrb	r3, [r7, #23]
}
 8010718:	4618      	mov	r0, r3
 801071a:	3718      	adds	r7, #24
 801071c:	46bd      	mov	sp, r7
 801071e:	bd80      	pop	{r7, pc}

08010720 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010720:	b580      	push	{r7, lr}
 8010722:	b084      	sub	sp, #16
 8010724:	af00      	add	r7, sp, #0
 8010726:	6078      	str	r0, [r7, #4]
 8010728:	460b      	mov	r3, r1
 801072a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010732:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	32b0      	adds	r2, #176	@ 0xb0
 801073e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010742:	2b00      	cmp	r3, #0
 8010744:	d101      	bne.n	801074a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8010746:	2303      	movs	r3, #3
 8010748:	e065      	b.n	8010816 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801074a:	687b      	ldr	r3, [r7, #4]
 801074c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	32b0      	adds	r2, #176	@ 0xb0
 8010754:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010758:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801075a:	78fb      	ldrb	r3, [r7, #3]
 801075c:	f003 020f 	and.w	r2, r3, #15
 8010760:	6879      	ldr	r1, [r7, #4]
 8010762:	4613      	mov	r3, r2
 8010764:	009b      	lsls	r3, r3, #2
 8010766:	4413      	add	r3, r2
 8010768:	009b      	lsls	r3, r3, #2
 801076a:	440b      	add	r3, r1
 801076c:	3318      	adds	r3, #24
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	2b00      	cmp	r3, #0
 8010772:	d02f      	beq.n	80107d4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8010774:	78fb      	ldrb	r3, [r7, #3]
 8010776:	f003 020f 	and.w	r2, r3, #15
 801077a:	6879      	ldr	r1, [r7, #4]
 801077c:	4613      	mov	r3, r2
 801077e:	009b      	lsls	r3, r3, #2
 8010780:	4413      	add	r3, r2
 8010782:	009b      	lsls	r3, r3, #2
 8010784:	440b      	add	r3, r1
 8010786:	3318      	adds	r3, #24
 8010788:	681a      	ldr	r2, [r3, #0]
 801078a:	78fb      	ldrb	r3, [r7, #3]
 801078c:	f003 010f 	and.w	r1, r3, #15
 8010790:	68f8      	ldr	r0, [r7, #12]
 8010792:	460b      	mov	r3, r1
 8010794:	00db      	lsls	r3, r3, #3
 8010796:	440b      	add	r3, r1
 8010798:	009b      	lsls	r3, r3, #2
 801079a:	4403      	add	r3, r0
 801079c:	331c      	adds	r3, #28
 801079e:	681b      	ldr	r3, [r3, #0]
 80107a0:	fbb2 f1f3 	udiv	r1, r2, r3
 80107a4:	fb01 f303 	mul.w	r3, r1, r3
 80107a8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	d112      	bne.n	80107d4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80107ae:	78fb      	ldrb	r3, [r7, #3]
 80107b0:	f003 020f 	and.w	r2, r3, #15
 80107b4:	6879      	ldr	r1, [r7, #4]
 80107b6:	4613      	mov	r3, r2
 80107b8:	009b      	lsls	r3, r3, #2
 80107ba:	4413      	add	r3, r2
 80107bc:	009b      	lsls	r3, r3, #2
 80107be:	440b      	add	r3, r1
 80107c0:	3318      	adds	r3, #24
 80107c2:	2200      	movs	r2, #0
 80107c4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80107c6:	78f9      	ldrb	r1, [r7, #3]
 80107c8:	2300      	movs	r3, #0
 80107ca:	2200      	movs	r2, #0
 80107cc:	6878      	ldr	r0, [r7, #4]
 80107ce:	f005 f8f4 	bl	80159ba <USBD_LL_Transmit>
 80107d2:	e01f      	b.n	8010814 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80107d4:	68bb      	ldr	r3, [r7, #8]
 80107d6:	2200      	movs	r2, #0
 80107d8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80107e2:	687a      	ldr	r2, [r7, #4]
 80107e4:	33b0      	adds	r3, #176	@ 0xb0
 80107e6:	009b      	lsls	r3, r3, #2
 80107e8:	4413      	add	r3, r2
 80107ea:	685b      	ldr	r3, [r3, #4]
 80107ec:	691b      	ldr	r3, [r3, #16]
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d010      	beq.n	8010814 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80107f8:	687a      	ldr	r2, [r7, #4]
 80107fa:	33b0      	adds	r3, #176	@ 0xb0
 80107fc:	009b      	lsls	r3, r3, #2
 80107fe:	4413      	add	r3, r2
 8010800:	685b      	ldr	r3, [r3, #4]
 8010802:	691b      	ldr	r3, [r3, #16]
 8010804:	68ba      	ldr	r2, [r7, #8]
 8010806:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 801080a:	68ba      	ldr	r2, [r7, #8]
 801080c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8010810:	78fa      	ldrb	r2, [r7, #3]
 8010812:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8010814:	2300      	movs	r3, #0
}
 8010816:	4618      	mov	r0, r3
 8010818:	3710      	adds	r7, #16
 801081a:	46bd      	mov	sp, r7
 801081c:	bd80      	pop	{r7, pc}

0801081e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801081e:	b580      	push	{r7, lr}
 8010820:	b084      	sub	sp, #16
 8010822:	af00      	add	r7, sp, #0
 8010824:	6078      	str	r0, [r7, #4]
 8010826:	460b      	mov	r3, r1
 8010828:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	32b0      	adds	r2, #176	@ 0xb0
 8010834:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010838:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	32b0      	adds	r2, #176	@ 0xb0
 8010844:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010848:	2b00      	cmp	r3, #0
 801084a:	d101      	bne.n	8010850 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 801084c:	2303      	movs	r3, #3
 801084e:	e01a      	b.n	8010886 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8010850:	78fb      	ldrb	r3, [r7, #3]
 8010852:	4619      	mov	r1, r3
 8010854:	6878      	ldr	r0, [r7, #4]
 8010856:	f005 f8f2 	bl	8015a3e <USBD_LL_GetRxDataSize>
 801085a:	4602      	mov	r2, r0
 801085c:	68fb      	ldr	r3, [r7, #12]
 801085e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010868:	687a      	ldr	r2, [r7, #4]
 801086a:	33b0      	adds	r3, #176	@ 0xb0
 801086c:	009b      	lsls	r3, r3, #2
 801086e:	4413      	add	r3, r2
 8010870:	685b      	ldr	r3, [r3, #4]
 8010872:	68db      	ldr	r3, [r3, #12]
 8010874:	68fa      	ldr	r2, [r7, #12]
 8010876:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 801087a:	68fa      	ldr	r2, [r7, #12]
 801087c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8010880:	4611      	mov	r1, r2
 8010882:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8010884:	2300      	movs	r3, #0
}
 8010886:	4618      	mov	r0, r3
 8010888:	3710      	adds	r7, #16
 801088a:	46bd      	mov	sp, r7
 801088c:	bd80      	pop	{r7, pc}

0801088e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 801088e:	b580      	push	{r7, lr}
 8010890:	b084      	sub	sp, #16
 8010892:	af00      	add	r7, sp, #0
 8010894:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	32b0      	adds	r2, #176	@ 0xb0
 80108a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80108a4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80108a6:	68fb      	ldr	r3, [r7, #12]
 80108a8:	2b00      	cmp	r3, #0
 80108aa:	d101      	bne.n	80108b0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80108ac:	2303      	movs	r3, #3
 80108ae:	e024      	b.n	80108fa <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80108b6:	687a      	ldr	r2, [r7, #4]
 80108b8:	33b0      	adds	r3, #176	@ 0xb0
 80108ba:	009b      	lsls	r3, r3, #2
 80108bc:	4413      	add	r3, r2
 80108be:	685b      	ldr	r3, [r3, #4]
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	d019      	beq.n	80108f8 <USBD_CDC_EP0_RxReady+0x6a>
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80108ca:	2bff      	cmp	r3, #255	@ 0xff
 80108cc:	d014      	beq.n	80108f8 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80108d4:	687a      	ldr	r2, [r7, #4]
 80108d6:	33b0      	adds	r3, #176	@ 0xb0
 80108d8:	009b      	lsls	r3, r3, #2
 80108da:	4413      	add	r3, r2
 80108dc:	685b      	ldr	r3, [r3, #4]
 80108de:	689b      	ldr	r3, [r3, #8]
 80108e0:	68fa      	ldr	r2, [r7, #12]
 80108e2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80108e6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80108e8:	68fa      	ldr	r2, [r7, #12]
 80108ea:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80108ee:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80108f0:	68fb      	ldr	r3, [r7, #12]
 80108f2:	22ff      	movs	r2, #255	@ 0xff
 80108f4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80108f8:	2300      	movs	r3, #0
}
 80108fa:	4618      	mov	r0, r3
 80108fc:	3710      	adds	r7, #16
 80108fe:	46bd      	mov	sp, r7
 8010900:	bd80      	pop	{r7, pc}
	...

08010904 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8010904:	b580      	push	{r7, lr}
 8010906:	b086      	sub	sp, #24
 8010908:	af00      	add	r7, sp, #0
 801090a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801090c:	2182      	movs	r1, #130	@ 0x82
 801090e:	4818      	ldr	r0, [pc, #96]	@ (8010970 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8010910:	f000 fd4f 	bl	80113b2 <USBD_GetEpDesc>
 8010914:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8010916:	2101      	movs	r1, #1
 8010918:	4815      	ldr	r0, [pc, #84]	@ (8010970 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801091a:	f000 fd4a 	bl	80113b2 <USBD_GetEpDesc>
 801091e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8010920:	2181      	movs	r1, #129	@ 0x81
 8010922:	4813      	ldr	r0, [pc, #76]	@ (8010970 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8010924:	f000 fd45 	bl	80113b2 <USBD_GetEpDesc>
 8010928:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801092a:	697b      	ldr	r3, [r7, #20]
 801092c:	2b00      	cmp	r3, #0
 801092e:	d002      	beq.n	8010936 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8010930:	697b      	ldr	r3, [r7, #20]
 8010932:	2210      	movs	r2, #16
 8010934:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8010936:	693b      	ldr	r3, [r7, #16]
 8010938:	2b00      	cmp	r3, #0
 801093a:	d006      	beq.n	801094a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801093c:	693b      	ldr	r3, [r7, #16]
 801093e:	2200      	movs	r2, #0
 8010940:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010944:	711a      	strb	r2, [r3, #4]
 8010946:	2200      	movs	r2, #0
 8010948:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801094a:	68fb      	ldr	r3, [r7, #12]
 801094c:	2b00      	cmp	r3, #0
 801094e:	d006      	beq.n	801095e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8010950:	68fb      	ldr	r3, [r7, #12]
 8010952:	2200      	movs	r2, #0
 8010954:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010958:	711a      	strb	r2, [r3, #4]
 801095a:	2200      	movs	r2, #0
 801095c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	2243      	movs	r2, #67	@ 0x43
 8010962:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8010964:	4b02      	ldr	r3, [pc, #8]	@ (8010970 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8010966:	4618      	mov	r0, r3
 8010968:	3718      	adds	r7, #24
 801096a:	46bd      	mov	sp, r7
 801096c:	bd80      	pop	{r7, pc}
 801096e:	bf00      	nop
 8010970:	2000016c 	.word	0x2000016c

08010974 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8010974:	b580      	push	{r7, lr}
 8010976:	b086      	sub	sp, #24
 8010978:	af00      	add	r7, sp, #0
 801097a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801097c:	2182      	movs	r1, #130	@ 0x82
 801097e:	4818      	ldr	r0, [pc, #96]	@ (80109e0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8010980:	f000 fd17 	bl	80113b2 <USBD_GetEpDesc>
 8010984:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8010986:	2101      	movs	r1, #1
 8010988:	4815      	ldr	r0, [pc, #84]	@ (80109e0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801098a:	f000 fd12 	bl	80113b2 <USBD_GetEpDesc>
 801098e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8010990:	2181      	movs	r1, #129	@ 0x81
 8010992:	4813      	ldr	r0, [pc, #76]	@ (80109e0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8010994:	f000 fd0d 	bl	80113b2 <USBD_GetEpDesc>
 8010998:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801099a:	697b      	ldr	r3, [r7, #20]
 801099c:	2b00      	cmp	r3, #0
 801099e:	d002      	beq.n	80109a6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80109a0:	697b      	ldr	r3, [r7, #20]
 80109a2:	2210      	movs	r2, #16
 80109a4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80109a6:	693b      	ldr	r3, [r7, #16]
 80109a8:	2b00      	cmp	r3, #0
 80109aa:	d006      	beq.n	80109ba <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80109ac:	693b      	ldr	r3, [r7, #16]
 80109ae:	2200      	movs	r2, #0
 80109b0:	711a      	strb	r2, [r3, #4]
 80109b2:	2200      	movs	r2, #0
 80109b4:	f042 0202 	orr.w	r2, r2, #2
 80109b8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80109ba:	68fb      	ldr	r3, [r7, #12]
 80109bc:	2b00      	cmp	r3, #0
 80109be:	d006      	beq.n	80109ce <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80109c0:	68fb      	ldr	r3, [r7, #12]
 80109c2:	2200      	movs	r2, #0
 80109c4:	711a      	strb	r2, [r3, #4]
 80109c6:	2200      	movs	r2, #0
 80109c8:	f042 0202 	orr.w	r2, r2, #2
 80109cc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	2243      	movs	r2, #67	@ 0x43
 80109d2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80109d4:	4b02      	ldr	r3, [pc, #8]	@ (80109e0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80109d6:	4618      	mov	r0, r3
 80109d8:	3718      	adds	r7, #24
 80109da:	46bd      	mov	sp, r7
 80109dc:	bd80      	pop	{r7, pc}
 80109de:	bf00      	nop
 80109e0:	2000016c 	.word	0x2000016c

080109e4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80109e4:	b580      	push	{r7, lr}
 80109e6:	b086      	sub	sp, #24
 80109e8:	af00      	add	r7, sp, #0
 80109ea:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80109ec:	2182      	movs	r1, #130	@ 0x82
 80109ee:	4818      	ldr	r0, [pc, #96]	@ (8010a50 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80109f0:	f000 fcdf 	bl	80113b2 <USBD_GetEpDesc>
 80109f4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80109f6:	2101      	movs	r1, #1
 80109f8:	4815      	ldr	r0, [pc, #84]	@ (8010a50 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80109fa:	f000 fcda 	bl	80113b2 <USBD_GetEpDesc>
 80109fe:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8010a00:	2181      	movs	r1, #129	@ 0x81
 8010a02:	4813      	ldr	r0, [pc, #76]	@ (8010a50 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8010a04:	f000 fcd5 	bl	80113b2 <USBD_GetEpDesc>
 8010a08:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8010a0a:	697b      	ldr	r3, [r7, #20]
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d002      	beq.n	8010a16 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8010a10:	697b      	ldr	r3, [r7, #20]
 8010a12:	2210      	movs	r2, #16
 8010a14:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8010a16:	693b      	ldr	r3, [r7, #16]
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d006      	beq.n	8010a2a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8010a1c:	693b      	ldr	r3, [r7, #16]
 8010a1e:	2200      	movs	r2, #0
 8010a20:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010a24:	711a      	strb	r2, [r3, #4]
 8010a26:	2200      	movs	r2, #0
 8010a28:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8010a2a:	68fb      	ldr	r3, [r7, #12]
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d006      	beq.n	8010a3e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8010a30:	68fb      	ldr	r3, [r7, #12]
 8010a32:	2200      	movs	r2, #0
 8010a34:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010a38:	711a      	strb	r2, [r3, #4]
 8010a3a:	2200      	movs	r2, #0
 8010a3c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	2243      	movs	r2, #67	@ 0x43
 8010a42:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8010a44:	4b02      	ldr	r3, [pc, #8]	@ (8010a50 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8010a46:	4618      	mov	r0, r3
 8010a48:	3718      	adds	r7, #24
 8010a4a:	46bd      	mov	sp, r7
 8010a4c:	bd80      	pop	{r7, pc}
 8010a4e:	bf00      	nop
 8010a50:	2000016c 	.word	0x2000016c

08010a54 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8010a54:	b480      	push	{r7}
 8010a56:	b083      	sub	sp, #12
 8010a58:	af00      	add	r7, sp, #0
 8010a5a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8010a5c:	687b      	ldr	r3, [r7, #4]
 8010a5e:	220a      	movs	r2, #10
 8010a60:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8010a62:	4b03      	ldr	r3, [pc, #12]	@ (8010a70 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8010a64:	4618      	mov	r0, r3
 8010a66:	370c      	adds	r7, #12
 8010a68:	46bd      	mov	sp, r7
 8010a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a6e:	4770      	bx	lr
 8010a70:	20000128 	.word	0x20000128

08010a74 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8010a74:	b480      	push	{r7}
 8010a76:	b083      	sub	sp, #12
 8010a78:	af00      	add	r7, sp, #0
 8010a7a:	6078      	str	r0, [r7, #4]
 8010a7c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8010a7e:	683b      	ldr	r3, [r7, #0]
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	d101      	bne.n	8010a88 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8010a84:	2303      	movs	r3, #3
 8010a86:	e009      	b.n	8010a9c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8010a88:	687b      	ldr	r3, [r7, #4]
 8010a8a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010a8e:	687a      	ldr	r2, [r7, #4]
 8010a90:	33b0      	adds	r3, #176	@ 0xb0
 8010a92:	009b      	lsls	r3, r3, #2
 8010a94:	4413      	add	r3, r2
 8010a96:	683a      	ldr	r2, [r7, #0]
 8010a98:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8010a9a:	2300      	movs	r3, #0
}
 8010a9c:	4618      	mov	r0, r3
 8010a9e:	370c      	adds	r7, #12
 8010aa0:	46bd      	mov	sp, r7
 8010aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aa6:	4770      	bx	lr

08010aa8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8010aa8:	b480      	push	{r7}
 8010aaa:	b087      	sub	sp, #28
 8010aac:	af00      	add	r7, sp, #0
 8010aae:	60f8      	str	r0, [r7, #12]
 8010ab0:	60b9      	str	r1, [r7, #8]
 8010ab2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010ab4:	68fb      	ldr	r3, [r7, #12]
 8010ab6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010aba:	68fb      	ldr	r3, [r7, #12]
 8010abc:	32b0      	adds	r2, #176	@ 0xb0
 8010abe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ac2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8010ac4:	697b      	ldr	r3, [r7, #20]
 8010ac6:	2b00      	cmp	r3, #0
 8010ac8:	d101      	bne.n	8010ace <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8010aca:	2303      	movs	r3, #3
 8010acc:	e008      	b.n	8010ae0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8010ace:	697b      	ldr	r3, [r7, #20]
 8010ad0:	68ba      	ldr	r2, [r7, #8]
 8010ad2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8010ad6:	697b      	ldr	r3, [r7, #20]
 8010ad8:	687a      	ldr	r2, [r7, #4]
 8010ada:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8010ade:	2300      	movs	r3, #0
}
 8010ae0:	4618      	mov	r0, r3
 8010ae2:	371c      	adds	r7, #28
 8010ae4:	46bd      	mov	sp, r7
 8010ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aea:	4770      	bx	lr

08010aec <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8010aec:	b480      	push	{r7}
 8010aee:	b085      	sub	sp, #20
 8010af0:	af00      	add	r7, sp, #0
 8010af2:	6078      	str	r0, [r7, #4]
 8010af4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	32b0      	adds	r2, #176	@ 0xb0
 8010b00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010b04:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8010b06:	68fb      	ldr	r3, [r7, #12]
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	d101      	bne.n	8010b10 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8010b0c:	2303      	movs	r3, #3
 8010b0e:	e004      	b.n	8010b1a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	683a      	ldr	r2, [r7, #0]
 8010b14:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8010b18:	2300      	movs	r3, #0
}
 8010b1a:	4618      	mov	r0, r3
 8010b1c:	3714      	adds	r7, #20
 8010b1e:	46bd      	mov	sp, r7
 8010b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b24:	4770      	bx	lr
	...

08010b28 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8010b28:	b580      	push	{r7, lr}
 8010b2a:	b084      	sub	sp, #16
 8010b2c:	af00      	add	r7, sp, #0
 8010b2e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010b30:	687b      	ldr	r3, [r7, #4]
 8010b32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	32b0      	adds	r2, #176	@ 0xb0
 8010b3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010b3e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8010b40:	2301      	movs	r3, #1
 8010b42:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8010b44:	68bb      	ldr	r3, [r7, #8]
 8010b46:	2b00      	cmp	r3, #0
 8010b48:	d101      	bne.n	8010b4e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8010b4a:	2303      	movs	r3, #3
 8010b4c:	e025      	b.n	8010b9a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8010b4e:	68bb      	ldr	r3, [r7, #8]
 8010b50:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d11f      	bne.n	8010b98 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8010b58:	68bb      	ldr	r3, [r7, #8]
 8010b5a:	2201      	movs	r2, #1
 8010b5c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8010b60:	4b10      	ldr	r3, [pc, #64]	@ (8010ba4 <USBD_CDC_TransmitPacket+0x7c>)
 8010b62:	781b      	ldrb	r3, [r3, #0]
 8010b64:	f003 020f 	and.w	r2, r3, #15
 8010b68:	68bb      	ldr	r3, [r7, #8]
 8010b6a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8010b6e:	6878      	ldr	r0, [r7, #4]
 8010b70:	4613      	mov	r3, r2
 8010b72:	009b      	lsls	r3, r3, #2
 8010b74:	4413      	add	r3, r2
 8010b76:	009b      	lsls	r3, r3, #2
 8010b78:	4403      	add	r3, r0
 8010b7a:	3318      	adds	r3, #24
 8010b7c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8010b7e:	4b09      	ldr	r3, [pc, #36]	@ (8010ba4 <USBD_CDC_TransmitPacket+0x7c>)
 8010b80:	7819      	ldrb	r1, [r3, #0]
 8010b82:	68bb      	ldr	r3, [r7, #8]
 8010b84:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8010b88:	68bb      	ldr	r3, [r7, #8]
 8010b8a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8010b8e:	6878      	ldr	r0, [r7, #4]
 8010b90:	f004 ff13 	bl	80159ba <USBD_LL_Transmit>

    ret = USBD_OK;
 8010b94:	2300      	movs	r3, #0
 8010b96:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8010b98:	7bfb      	ldrb	r3, [r7, #15]
}
 8010b9a:	4618      	mov	r0, r3
 8010b9c:	3710      	adds	r7, #16
 8010b9e:	46bd      	mov	sp, r7
 8010ba0:	bd80      	pop	{r7, pc}
 8010ba2:	bf00      	nop
 8010ba4:	200001af 	.word	0x200001af

08010ba8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8010ba8:	b580      	push	{r7, lr}
 8010baa:	b084      	sub	sp, #16
 8010bac:	af00      	add	r7, sp, #0
 8010bae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010bb6:	687b      	ldr	r3, [r7, #4]
 8010bb8:	32b0      	adds	r2, #176	@ 0xb0
 8010bba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010bbe:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	32b0      	adds	r2, #176	@ 0xb0
 8010bca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d101      	bne.n	8010bd6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8010bd2:	2303      	movs	r3, #3
 8010bd4:	e018      	b.n	8010c08 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	7c1b      	ldrb	r3, [r3, #16]
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	d10a      	bne.n	8010bf4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8010bde:	4b0c      	ldr	r3, [pc, #48]	@ (8010c10 <USBD_CDC_ReceivePacket+0x68>)
 8010be0:	7819      	ldrb	r1, [r3, #0]
 8010be2:	68fb      	ldr	r3, [r7, #12]
 8010be4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8010be8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010bec:	6878      	ldr	r0, [r7, #4]
 8010bee:	f004 ff05 	bl	80159fc <USBD_LL_PrepareReceive>
 8010bf2:	e008      	b.n	8010c06 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8010bf4:	4b06      	ldr	r3, [pc, #24]	@ (8010c10 <USBD_CDC_ReceivePacket+0x68>)
 8010bf6:	7819      	ldrb	r1, [r3, #0]
 8010bf8:	68fb      	ldr	r3, [r7, #12]
 8010bfa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8010bfe:	2340      	movs	r3, #64	@ 0x40
 8010c00:	6878      	ldr	r0, [r7, #4]
 8010c02:	f004 fefb 	bl	80159fc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8010c06:	2300      	movs	r3, #0
}
 8010c08:	4618      	mov	r0, r3
 8010c0a:	3710      	adds	r7, #16
 8010c0c:	46bd      	mov	sp, r7
 8010c0e:	bd80      	pop	{r7, pc}
 8010c10:	200001b0 	.word	0x200001b0

08010c14 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8010c14:	b580      	push	{r7, lr}
 8010c16:	b086      	sub	sp, #24
 8010c18:	af00      	add	r7, sp, #0
 8010c1a:	60f8      	str	r0, [r7, #12]
 8010c1c:	60b9      	str	r1, [r7, #8]
 8010c1e:	4613      	mov	r3, r2
 8010c20:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8010c22:	68fb      	ldr	r3, [r7, #12]
 8010c24:	2b00      	cmp	r3, #0
 8010c26:	d101      	bne.n	8010c2c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8010c28:	2303      	movs	r3, #3
 8010c2a:	e01f      	b.n	8010c6c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8010c2c:	68fb      	ldr	r3, [r7, #12]
 8010c2e:	2200      	movs	r2, #0
 8010c30:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8010c34:	68fb      	ldr	r3, [r7, #12]
 8010c36:	2200      	movs	r2, #0
 8010c38:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8010c3c:	68fb      	ldr	r3, [r7, #12]
 8010c3e:	2200      	movs	r2, #0
 8010c40:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8010c44:	68bb      	ldr	r3, [r7, #8]
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d003      	beq.n	8010c52 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8010c4a:	68fb      	ldr	r3, [r7, #12]
 8010c4c:	68ba      	ldr	r2, [r7, #8]
 8010c4e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010c52:	68fb      	ldr	r3, [r7, #12]
 8010c54:	2201      	movs	r2, #1
 8010c56:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8010c5a:	68fb      	ldr	r3, [r7, #12]
 8010c5c:	79fa      	ldrb	r2, [r7, #7]
 8010c5e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8010c60:	68f8      	ldr	r0, [r7, #12]
 8010c62:	f004 fd75 	bl	8015750 <USBD_LL_Init>
 8010c66:	4603      	mov	r3, r0
 8010c68:	75fb      	strb	r3, [r7, #23]

  return ret;
 8010c6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8010c6c:	4618      	mov	r0, r3
 8010c6e:	3718      	adds	r7, #24
 8010c70:	46bd      	mov	sp, r7
 8010c72:	bd80      	pop	{r7, pc}

08010c74 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8010c74:	b580      	push	{r7, lr}
 8010c76:	b084      	sub	sp, #16
 8010c78:	af00      	add	r7, sp, #0
 8010c7a:	6078      	str	r0, [r7, #4]
 8010c7c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8010c7e:	2300      	movs	r3, #0
 8010c80:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8010c82:	683b      	ldr	r3, [r7, #0]
 8010c84:	2b00      	cmp	r3, #0
 8010c86:	d101      	bne.n	8010c8c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8010c88:	2303      	movs	r3, #3
 8010c8a:	e025      	b.n	8010cd8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8010c8c:	687b      	ldr	r3, [r7, #4]
 8010c8e:	683a      	ldr	r2, [r7, #0]
 8010c90:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	32ae      	adds	r2, #174	@ 0xae
 8010c9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	d00f      	beq.n	8010cc8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010cae:	687b      	ldr	r3, [r7, #4]
 8010cb0:	32ae      	adds	r2, #174	@ 0xae
 8010cb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010cb8:	f107 020e 	add.w	r2, r7, #14
 8010cbc:	4610      	mov	r0, r2
 8010cbe:	4798      	blx	r3
 8010cc0:	4602      	mov	r2, r0
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010cce:	1c5a      	adds	r2, r3, #1
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8010cd6:	2300      	movs	r3, #0
}
 8010cd8:	4618      	mov	r0, r3
 8010cda:	3710      	adds	r7, #16
 8010cdc:	46bd      	mov	sp, r7
 8010cde:	bd80      	pop	{r7, pc}

08010ce0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8010ce0:	b580      	push	{r7, lr}
 8010ce2:	b082      	sub	sp, #8
 8010ce4:	af00      	add	r7, sp, #0
 8010ce6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8010ce8:	6878      	ldr	r0, [r7, #4]
 8010cea:	f004 fd7d 	bl	80157e8 <USBD_LL_Start>
 8010cee:	4603      	mov	r3, r0
}
 8010cf0:	4618      	mov	r0, r3
 8010cf2:	3708      	adds	r7, #8
 8010cf4:	46bd      	mov	sp, r7
 8010cf6:	bd80      	pop	{r7, pc}

08010cf8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8010cf8:	b480      	push	{r7}
 8010cfa:	b083      	sub	sp, #12
 8010cfc:	af00      	add	r7, sp, #0
 8010cfe:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8010d00:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8010d02:	4618      	mov	r0, r3
 8010d04:	370c      	adds	r7, #12
 8010d06:	46bd      	mov	sp, r7
 8010d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d0c:	4770      	bx	lr

08010d0e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010d0e:	b580      	push	{r7, lr}
 8010d10:	b084      	sub	sp, #16
 8010d12:	af00      	add	r7, sp, #0
 8010d14:	6078      	str	r0, [r7, #4]
 8010d16:	460b      	mov	r3, r1
 8010d18:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8010d1a:	2300      	movs	r3, #0
 8010d1c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	d009      	beq.n	8010d3c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010d2e:	681b      	ldr	r3, [r3, #0]
 8010d30:	78fa      	ldrb	r2, [r7, #3]
 8010d32:	4611      	mov	r1, r2
 8010d34:	6878      	ldr	r0, [r7, #4]
 8010d36:	4798      	blx	r3
 8010d38:	4603      	mov	r3, r0
 8010d3a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8010d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d3e:	4618      	mov	r0, r3
 8010d40:	3710      	adds	r7, #16
 8010d42:	46bd      	mov	sp, r7
 8010d44:	bd80      	pop	{r7, pc}

08010d46 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010d46:	b580      	push	{r7, lr}
 8010d48:	b084      	sub	sp, #16
 8010d4a:	af00      	add	r7, sp, #0
 8010d4c:	6078      	str	r0, [r7, #4]
 8010d4e:	460b      	mov	r3, r1
 8010d50:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8010d52:	2300      	movs	r3, #0
 8010d54:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010d5c:	685b      	ldr	r3, [r3, #4]
 8010d5e:	78fa      	ldrb	r2, [r7, #3]
 8010d60:	4611      	mov	r1, r2
 8010d62:	6878      	ldr	r0, [r7, #4]
 8010d64:	4798      	blx	r3
 8010d66:	4603      	mov	r3, r0
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	d001      	beq.n	8010d70 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8010d6c:	2303      	movs	r3, #3
 8010d6e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8010d70:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d72:	4618      	mov	r0, r3
 8010d74:	3710      	adds	r7, #16
 8010d76:	46bd      	mov	sp, r7
 8010d78:	bd80      	pop	{r7, pc}

08010d7a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8010d7a:	b580      	push	{r7, lr}
 8010d7c:	b084      	sub	sp, #16
 8010d7e:	af00      	add	r7, sp, #0
 8010d80:	6078      	str	r0, [r7, #4]
 8010d82:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010d8a:	6839      	ldr	r1, [r7, #0]
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	f001 f90c 	bl	8011faa <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8010d92:	687b      	ldr	r3, [r7, #4]
 8010d94:	2201      	movs	r2, #1
 8010d96:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8010da0:	461a      	mov	r2, r3
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010dae:	f003 031f 	and.w	r3, r3, #31
 8010db2:	2b02      	cmp	r3, #2
 8010db4:	d01a      	beq.n	8010dec <USBD_LL_SetupStage+0x72>
 8010db6:	2b02      	cmp	r3, #2
 8010db8:	d822      	bhi.n	8010e00 <USBD_LL_SetupStage+0x86>
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	d002      	beq.n	8010dc4 <USBD_LL_SetupStage+0x4a>
 8010dbe:	2b01      	cmp	r3, #1
 8010dc0:	d00a      	beq.n	8010dd8 <USBD_LL_SetupStage+0x5e>
 8010dc2:	e01d      	b.n	8010e00 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010dca:	4619      	mov	r1, r3
 8010dcc:	6878      	ldr	r0, [r7, #4]
 8010dce:	f000 fb63 	bl	8011498 <USBD_StdDevReq>
 8010dd2:	4603      	mov	r3, r0
 8010dd4:	73fb      	strb	r3, [r7, #15]
      break;
 8010dd6:	e020      	b.n	8010e1a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010dde:	4619      	mov	r1, r3
 8010de0:	6878      	ldr	r0, [r7, #4]
 8010de2:	f000 fbcb 	bl	801157c <USBD_StdItfReq>
 8010de6:	4603      	mov	r3, r0
 8010de8:	73fb      	strb	r3, [r7, #15]
      break;
 8010dea:	e016      	b.n	8010e1a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010df2:	4619      	mov	r1, r3
 8010df4:	6878      	ldr	r0, [r7, #4]
 8010df6:	f000 fc2d 	bl	8011654 <USBD_StdEPReq>
 8010dfa:	4603      	mov	r3, r0
 8010dfc:	73fb      	strb	r3, [r7, #15]
      break;
 8010dfe:	e00c      	b.n	8010e1a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010e06:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8010e0a:	b2db      	uxtb	r3, r3
 8010e0c:	4619      	mov	r1, r3
 8010e0e:	6878      	ldr	r0, [r7, #4]
 8010e10:	f004 fd4a 	bl	80158a8 <USBD_LL_StallEP>
 8010e14:	4603      	mov	r3, r0
 8010e16:	73fb      	strb	r3, [r7, #15]
      break;
 8010e18:	bf00      	nop
  }

  return ret;
 8010e1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e1c:	4618      	mov	r0, r3
 8010e1e:	3710      	adds	r7, #16
 8010e20:	46bd      	mov	sp, r7
 8010e22:	bd80      	pop	{r7, pc}

08010e24 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8010e24:	b580      	push	{r7, lr}
 8010e26:	b086      	sub	sp, #24
 8010e28:	af00      	add	r7, sp, #0
 8010e2a:	60f8      	str	r0, [r7, #12]
 8010e2c:	460b      	mov	r3, r1
 8010e2e:	607a      	str	r2, [r7, #4]
 8010e30:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8010e32:	2300      	movs	r3, #0
 8010e34:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8010e36:	7afb      	ldrb	r3, [r7, #11]
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d16e      	bne.n	8010f1a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8010e3c:	68fb      	ldr	r3, [r7, #12]
 8010e3e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8010e42:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8010e44:	68fb      	ldr	r3, [r7, #12]
 8010e46:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8010e4a:	2b03      	cmp	r3, #3
 8010e4c:	f040 8098 	bne.w	8010f80 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8010e50:	693b      	ldr	r3, [r7, #16]
 8010e52:	689a      	ldr	r2, [r3, #8]
 8010e54:	693b      	ldr	r3, [r7, #16]
 8010e56:	68db      	ldr	r3, [r3, #12]
 8010e58:	429a      	cmp	r2, r3
 8010e5a:	d913      	bls.n	8010e84 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8010e5c:	693b      	ldr	r3, [r7, #16]
 8010e5e:	689a      	ldr	r2, [r3, #8]
 8010e60:	693b      	ldr	r3, [r7, #16]
 8010e62:	68db      	ldr	r3, [r3, #12]
 8010e64:	1ad2      	subs	r2, r2, r3
 8010e66:	693b      	ldr	r3, [r7, #16]
 8010e68:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8010e6a:	693b      	ldr	r3, [r7, #16]
 8010e6c:	68da      	ldr	r2, [r3, #12]
 8010e6e:	693b      	ldr	r3, [r7, #16]
 8010e70:	689b      	ldr	r3, [r3, #8]
 8010e72:	4293      	cmp	r3, r2
 8010e74:	bf28      	it	cs
 8010e76:	4613      	movcs	r3, r2
 8010e78:	461a      	mov	r2, r3
 8010e7a:	6879      	ldr	r1, [r7, #4]
 8010e7c:	68f8      	ldr	r0, [r7, #12]
 8010e7e:	f001 f994 	bl	80121aa <USBD_CtlContinueRx>
 8010e82:	e07d      	b.n	8010f80 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8010e84:	68fb      	ldr	r3, [r7, #12]
 8010e86:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010e8a:	f003 031f 	and.w	r3, r3, #31
 8010e8e:	2b02      	cmp	r3, #2
 8010e90:	d014      	beq.n	8010ebc <USBD_LL_DataOutStage+0x98>
 8010e92:	2b02      	cmp	r3, #2
 8010e94:	d81d      	bhi.n	8010ed2 <USBD_LL_DataOutStage+0xae>
 8010e96:	2b00      	cmp	r3, #0
 8010e98:	d002      	beq.n	8010ea0 <USBD_LL_DataOutStage+0x7c>
 8010e9a:	2b01      	cmp	r3, #1
 8010e9c:	d003      	beq.n	8010ea6 <USBD_LL_DataOutStage+0x82>
 8010e9e:	e018      	b.n	8010ed2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8010ea0:	2300      	movs	r3, #0
 8010ea2:	75bb      	strb	r3, [r7, #22]
            break;
 8010ea4:	e018      	b.n	8010ed8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8010ea6:	68fb      	ldr	r3, [r7, #12]
 8010ea8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8010eac:	b2db      	uxtb	r3, r3
 8010eae:	4619      	mov	r1, r3
 8010eb0:	68f8      	ldr	r0, [r7, #12]
 8010eb2:	f000 fa64 	bl	801137e <USBD_CoreFindIF>
 8010eb6:	4603      	mov	r3, r0
 8010eb8:	75bb      	strb	r3, [r7, #22]
            break;
 8010eba:	e00d      	b.n	8010ed8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8010ebc:	68fb      	ldr	r3, [r7, #12]
 8010ebe:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8010ec2:	b2db      	uxtb	r3, r3
 8010ec4:	4619      	mov	r1, r3
 8010ec6:	68f8      	ldr	r0, [r7, #12]
 8010ec8:	f000 fa66 	bl	8011398 <USBD_CoreFindEP>
 8010ecc:	4603      	mov	r3, r0
 8010ece:	75bb      	strb	r3, [r7, #22]
            break;
 8010ed0:	e002      	b.n	8010ed8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8010ed2:	2300      	movs	r3, #0
 8010ed4:	75bb      	strb	r3, [r7, #22]
            break;
 8010ed6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8010ed8:	7dbb      	ldrb	r3, [r7, #22]
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	d119      	bne.n	8010f12 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010ede:	68fb      	ldr	r3, [r7, #12]
 8010ee0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010ee4:	b2db      	uxtb	r3, r3
 8010ee6:	2b03      	cmp	r3, #3
 8010ee8:	d113      	bne.n	8010f12 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8010eea:	7dba      	ldrb	r2, [r7, #22]
 8010eec:	68fb      	ldr	r3, [r7, #12]
 8010eee:	32ae      	adds	r2, #174	@ 0xae
 8010ef0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ef4:	691b      	ldr	r3, [r3, #16]
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	d00b      	beq.n	8010f12 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8010efa:	7dba      	ldrb	r2, [r7, #22]
 8010efc:	68fb      	ldr	r3, [r7, #12]
 8010efe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8010f02:	7dba      	ldrb	r2, [r7, #22]
 8010f04:	68fb      	ldr	r3, [r7, #12]
 8010f06:	32ae      	adds	r2, #174	@ 0xae
 8010f08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010f0c:	691b      	ldr	r3, [r3, #16]
 8010f0e:	68f8      	ldr	r0, [r7, #12]
 8010f10:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8010f12:	68f8      	ldr	r0, [r7, #12]
 8010f14:	f001 f95a 	bl	80121cc <USBD_CtlSendStatus>
 8010f18:	e032      	b.n	8010f80 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8010f1a:	7afb      	ldrb	r3, [r7, #11]
 8010f1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010f20:	b2db      	uxtb	r3, r3
 8010f22:	4619      	mov	r1, r3
 8010f24:	68f8      	ldr	r0, [r7, #12]
 8010f26:	f000 fa37 	bl	8011398 <USBD_CoreFindEP>
 8010f2a:	4603      	mov	r3, r0
 8010f2c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010f2e:	7dbb      	ldrb	r3, [r7, #22]
 8010f30:	2bff      	cmp	r3, #255	@ 0xff
 8010f32:	d025      	beq.n	8010f80 <USBD_LL_DataOutStage+0x15c>
 8010f34:	7dbb      	ldrb	r3, [r7, #22]
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d122      	bne.n	8010f80 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010f3a:	68fb      	ldr	r3, [r7, #12]
 8010f3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010f40:	b2db      	uxtb	r3, r3
 8010f42:	2b03      	cmp	r3, #3
 8010f44:	d117      	bne.n	8010f76 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8010f46:	7dba      	ldrb	r2, [r7, #22]
 8010f48:	68fb      	ldr	r3, [r7, #12]
 8010f4a:	32ae      	adds	r2, #174	@ 0xae
 8010f4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010f50:	699b      	ldr	r3, [r3, #24]
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	d00f      	beq.n	8010f76 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8010f56:	7dba      	ldrb	r2, [r7, #22]
 8010f58:	68fb      	ldr	r3, [r7, #12]
 8010f5a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8010f5e:	7dba      	ldrb	r2, [r7, #22]
 8010f60:	68fb      	ldr	r3, [r7, #12]
 8010f62:	32ae      	adds	r2, #174	@ 0xae
 8010f64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010f68:	699b      	ldr	r3, [r3, #24]
 8010f6a:	7afa      	ldrb	r2, [r7, #11]
 8010f6c:	4611      	mov	r1, r2
 8010f6e:	68f8      	ldr	r0, [r7, #12]
 8010f70:	4798      	blx	r3
 8010f72:	4603      	mov	r3, r0
 8010f74:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8010f76:	7dfb      	ldrb	r3, [r7, #23]
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d001      	beq.n	8010f80 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8010f7c:	7dfb      	ldrb	r3, [r7, #23]
 8010f7e:	e000      	b.n	8010f82 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8010f80:	2300      	movs	r3, #0
}
 8010f82:	4618      	mov	r0, r3
 8010f84:	3718      	adds	r7, #24
 8010f86:	46bd      	mov	sp, r7
 8010f88:	bd80      	pop	{r7, pc}

08010f8a <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8010f8a:	b580      	push	{r7, lr}
 8010f8c:	b086      	sub	sp, #24
 8010f8e:	af00      	add	r7, sp, #0
 8010f90:	60f8      	str	r0, [r7, #12]
 8010f92:	460b      	mov	r3, r1
 8010f94:	607a      	str	r2, [r7, #4]
 8010f96:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8010f98:	7afb      	ldrb	r3, [r7, #11]
 8010f9a:	2b00      	cmp	r3, #0
 8010f9c:	d16f      	bne.n	801107e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8010f9e:	68fb      	ldr	r3, [r7, #12]
 8010fa0:	3314      	adds	r3, #20
 8010fa2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8010fa4:	68fb      	ldr	r3, [r7, #12]
 8010fa6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8010faa:	2b02      	cmp	r3, #2
 8010fac:	d15a      	bne.n	8011064 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8010fae:	693b      	ldr	r3, [r7, #16]
 8010fb0:	689a      	ldr	r2, [r3, #8]
 8010fb2:	693b      	ldr	r3, [r7, #16]
 8010fb4:	68db      	ldr	r3, [r3, #12]
 8010fb6:	429a      	cmp	r2, r3
 8010fb8:	d914      	bls.n	8010fe4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8010fba:	693b      	ldr	r3, [r7, #16]
 8010fbc:	689a      	ldr	r2, [r3, #8]
 8010fbe:	693b      	ldr	r3, [r7, #16]
 8010fc0:	68db      	ldr	r3, [r3, #12]
 8010fc2:	1ad2      	subs	r2, r2, r3
 8010fc4:	693b      	ldr	r3, [r7, #16]
 8010fc6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8010fc8:	693b      	ldr	r3, [r7, #16]
 8010fca:	689b      	ldr	r3, [r3, #8]
 8010fcc:	461a      	mov	r2, r3
 8010fce:	6879      	ldr	r1, [r7, #4]
 8010fd0:	68f8      	ldr	r0, [r7, #12]
 8010fd2:	f001 f8bc 	bl	801214e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010fd6:	2300      	movs	r3, #0
 8010fd8:	2200      	movs	r2, #0
 8010fda:	2100      	movs	r1, #0
 8010fdc:	68f8      	ldr	r0, [r7, #12]
 8010fde:	f004 fd0d 	bl	80159fc <USBD_LL_PrepareReceive>
 8010fe2:	e03f      	b.n	8011064 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8010fe4:	693b      	ldr	r3, [r7, #16]
 8010fe6:	68da      	ldr	r2, [r3, #12]
 8010fe8:	693b      	ldr	r3, [r7, #16]
 8010fea:	689b      	ldr	r3, [r3, #8]
 8010fec:	429a      	cmp	r2, r3
 8010fee:	d11c      	bne.n	801102a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8010ff0:	693b      	ldr	r3, [r7, #16]
 8010ff2:	685a      	ldr	r2, [r3, #4]
 8010ff4:	693b      	ldr	r3, [r7, #16]
 8010ff6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8010ff8:	429a      	cmp	r2, r3
 8010ffa:	d316      	bcc.n	801102a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8010ffc:	693b      	ldr	r3, [r7, #16]
 8010ffe:	685a      	ldr	r2, [r3, #4]
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8011006:	429a      	cmp	r2, r3
 8011008:	d20f      	bcs.n	801102a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801100a:	2200      	movs	r2, #0
 801100c:	2100      	movs	r1, #0
 801100e:	68f8      	ldr	r0, [r7, #12]
 8011010:	f001 f89d 	bl	801214e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8011014:	68fb      	ldr	r3, [r7, #12]
 8011016:	2200      	movs	r2, #0
 8011018:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801101c:	2300      	movs	r3, #0
 801101e:	2200      	movs	r2, #0
 8011020:	2100      	movs	r1, #0
 8011022:	68f8      	ldr	r0, [r7, #12]
 8011024:	f004 fcea 	bl	80159fc <USBD_LL_PrepareReceive>
 8011028:	e01c      	b.n	8011064 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801102a:	68fb      	ldr	r3, [r7, #12]
 801102c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011030:	b2db      	uxtb	r3, r3
 8011032:	2b03      	cmp	r3, #3
 8011034:	d10f      	bne.n	8011056 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8011036:	68fb      	ldr	r3, [r7, #12]
 8011038:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801103c:	68db      	ldr	r3, [r3, #12]
 801103e:	2b00      	cmp	r3, #0
 8011040:	d009      	beq.n	8011056 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8011042:	68fb      	ldr	r3, [r7, #12]
 8011044:	2200      	movs	r2, #0
 8011046:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011050:	68db      	ldr	r3, [r3, #12]
 8011052:	68f8      	ldr	r0, [r7, #12]
 8011054:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8011056:	2180      	movs	r1, #128	@ 0x80
 8011058:	68f8      	ldr	r0, [r7, #12]
 801105a:	f004 fc25 	bl	80158a8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 801105e:	68f8      	ldr	r0, [r7, #12]
 8011060:	f001 f8c7 	bl	80121f2 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8011064:	68fb      	ldr	r3, [r7, #12]
 8011066:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 801106a:	2b00      	cmp	r3, #0
 801106c:	d03a      	beq.n	80110e4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 801106e:	68f8      	ldr	r0, [r7, #12]
 8011070:	f7ff fe42 	bl	8010cf8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8011074:	68fb      	ldr	r3, [r7, #12]
 8011076:	2200      	movs	r2, #0
 8011078:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 801107c:	e032      	b.n	80110e4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 801107e:	7afb      	ldrb	r3, [r7, #11]
 8011080:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8011084:	b2db      	uxtb	r3, r3
 8011086:	4619      	mov	r1, r3
 8011088:	68f8      	ldr	r0, [r7, #12]
 801108a:	f000 f985 	bl	8011398 <USBD_CoreFindEP>
 801108e:	4603      	mov	r3, r0
 8011090:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011092:	7dfb      	ldrb	r3, [r7, #23]
 8011094:	2bff      	cmp	r3, #255	@ 0xff
 8011096:	d025      	beq.n	80110e4 <USBD_LL_DataInStage+0x15a>
 8011098:	7dfb      	ldrb	r3, [r7, #23]
 801109a:	2b00      	cmp	r3, #0
 801109c:	d122      	bne.n	80110e4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801109e:	68fb      	ldr	r3, [r7, #12]
 80110a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80110a4:	b2db      	uxtb	r3, r3
 80110a6:	2b03      	cmp	r3, #3
 80110a8:	d11c      	bne.n	80110e4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80110aa:	7dfa      	ldrb	r2, [r7, #23]
 80110ac:	68fb      	ldr	r3, [r7, #12]
 80110ae:	32ae      	adds	r2, #174	@ 0xae
 80110b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80110b4:	695b      	ldr	r3, [r3, #20]
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	d014      	beq.n	80110e4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80110ba:	7dfa      	ldrb	r2, [r7, #23]
 80110bc:	68fb      	ldr	r3, [r7, #12]
 80110be:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80110c2:	7dfa      	ldrb	r2, [r7, #23]
 80110c4:	68fb      	ldr	r3, [r7, #12]
 80110c6:	32ae      	adds	r2, #174	@ 0xae
 80110c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80110cc:	695b      	ldr	r3, [r3, #20]
 80110ce:	7afa      	ldrb	r2, [r7, #11]
 80110d0:	4611      	mov	r1, r2
 80110d2:	68f8      	ldr	r0, [r7, #12]
 80110d4:	4798      	blx	r3
 80110d6:	4603      	mov	r3, r0
 80110d8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80110da:	7dbb      	ldrb	r3, [r7, #22]
 80110dc:	2b00      	cmp	r3, #0
 80110de:	d001      	beq.n	80110e4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80110e0:	7dbb      	ldrb	r3, [r7, #22]
 80110e2:	e000      	b.n	80110e6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80110e4:	2300      	movs	r3, #0
}
 80110e6:	4618      	mov	r0, r3
 80110e8:	3718      	adds	r7, #24
 80110ea:	46bd      	mov	sp, r7
 80110ec:	bd80      	pop	{r7, pc}

080110ee <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80110ee:	b580      	push	{r7, lr}
 80110f0:	b084      	sub	sp, #16
 80110f2:	af00      	add	r7, sp, #0
 80110f4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80110f6:	2300      	movs	r3, #0
 80110f8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80110fa:	687b      	ldr	r3, [r7, #4]
 80110fc:	2201      	movs	r2, #1
 80110fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	2200      	movs	r2, #0
 8011106:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	2200      	movs	r2, #0
 801110e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8011110:	687b      	ldr	r3, [r7, #4]
 8011112:	2200      	movs	r2, #0
 8011114:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	2200      	movs	r2, #0
 801111c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8011120:	687b      	ldr	r3, [r7, #4]
 8011122:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011126:	2b00      	cmp	r3, #0
 8011128:	d014      	beq.n	8011154 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011130:	685b      	ldr	r3, [r3, #4]
 8011132:	2b00      	cmp	r3, #0
 8011134:	d00e      	beq.n	8011154 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8011136:	687b      	ldr	r3, [r7, #4]
 8011138:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801113c:	685b      	ldr	r3, [r3, #4]
 801113e:	687a      	ldr	r2, [r7, #4]
 8011140:	6852      	ldr	r2, [r2, #4]
 8011142:	b2d2      	uxtb	r2, r2
 8011144:	4611      	mov	r1, r2
 8011146:	6878      	ldr	r0, [r7, #4]
 8011148:	4798      	blx	r3
 801114a:	4603      	mov	r3, r0
 801114c:	2b00      	cmp	r3, #0
 801114e:	d001      	beq.n	8011154 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8011150:	2303      	movs	r3, #3
 8011152:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011154:	2340      	movs	r3, #64	@ 0x40
 8011156:	2200      	movs	r2, #0
 8011158:	2100      	movs	r1, #0
 801115a:	6878      	ldr	r0, [r7, #4]
 801115c:	f004 fb5f 	bl	801581e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8011160:	687b      	ldr	r3, [r7, #4]
 8011162:	2201      	movs	r2, #1
 8011164:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	2240      	movs	r2, #64	@ 0x40
 801116c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011170:	2340      	movs	r3, #64	@ 0x40
 8011172:	2200      	movs	r2, #0
 8011174:	2180      	movs	r1, #128	@ 0x80
 8011176:	6878      	ldr	r0, [r7, #4]
 8011178:	f004 fb51 	bl	801581e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	2201      	movs	r2, #1
 8011180:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	2240      	movs	r2, #64	@ 0x40
 8011186:	621a      	str	r2, [r3, #32]

  return ret;
 8011188:	7bfb      	ldrb	r3, [r7, #15]
}
 801118a:	4618      	mov	r0, r3
 801118c:	3710      	adds	r7, #16
 801118e:	46bd      	mov	sp, r7
 8011190:	bd80      	pop	{r7, pc}

08011192 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8011192:	b480      	push	{r7}
 8011194:	b083      	sub	sp, #12
 8011196:	af00      	add	r7, sp, #0
 8011198:	6078      	str	r0, [r7, #4]
 801119a:	460b      	mov	r3, r1
 801119c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	78fa      	ldrb	r2, [r7, #3]
 80111a2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80111a4:	2300      	movs	r3, #0
}
 80111a6:	4618      	mov	r0, r3
 80111a8:	370c      	adds	r7, #12
 80111aa:	46bd      	mov	sp, r7
 80111ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111b0:	4770      	bx	lr

080111b2 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80111b2:	b480      	push	{r7}
 80111b4:	b083      	sub	sp, #12
 80111b6:	af00      	add	r7, sp, #0
 80111b8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80111c0:	b2db      	uxtb	r3, r3
 80111c2:	2b04      	cmp	r3, #4
 80111c4:	d006      	beq.n	80111d4 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80111cc:	b2da      	uxtb	r2, r3
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	2204      	movs	r2, #4
 80111d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80111dc:	2300      	movs	r3, #0
}
 80111de:	4618      	mov	r0, r3
 80111e0:	370c      	adds	r7, #12
 80111e2:	46bd      	mov	sp, r7
 80111e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111e8:	4770      	bx	lr

080111ea <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80111ea:	b480      	push	{r7}
 80111ec:	b083      	sub	sp, #12
 80111ee:	af00      	add	r7, sp, #0
 80111f0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80111f8:	b2db      	uxtb	r3, r3
 80111fa:	2b04      	cmp	r3, #4
 80111fc:	d106      	bne.n	801120c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8011204:	b2da      	uxtb	r2, r3
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 801120c:	2300      	movs	r3, #0
}
 801120e:	4618      	mov	r0, r3
 8011210:	370c      	adds	r7, #12
 8011212:	46bd      	mov	sp, r7
 8011214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011218:	4770      	bx	lr

0801121a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801121a:	b580      	push	{r7, lr}
 801121c:	b082      	sub	sp, #8
 801121e:	af00      	add	r7, sp, #0
 8011220:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011228:	b2db      	uxtb	r3, r3
 801122a:	2b03      	cmp	r3, #3
 801122c:	d110      	bne.n	8011250 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011234:	2b00      	cmp	r3, #0
 8011236:	d00b      	beq.n	8011250 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801123e:	69db      	ldr	r3, [r3, #28]
 8011240:	2b00      	cmp	r3, #0
 8011242:	d005      	beq.n	8011250 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801124a:	69db      	ldr	r3, [r3, #28]
 801124c:	6878      	ldr	r0, [r7, #4]
 801124e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8011250:	2300      	movs	r3, #0
}
 8011252:	4618      	mov	r0, r3
 8011254:	3708      	adds	r7, #8
 8011256:	46bd      	mov	sp, r7
 8011258:	bd80      	pop	{r7, pc}

0801125a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 801125a:	b580      	push	{r7, lr}
 801125c:	b082      	sub	sp, #8
 801125e:	af00      	add	r7, sp, #0
 8011260:	6078      	str	r0, [r7, #4]
 8011262:	460b      	mov	r3, r1
 8011264:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8011266:	687b      	ldr	r3, [r7, #4]
 8011268:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	32ae      	adds	r2, #174	@ 0xae
 8011270:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011274:	2b00      	cmp	r3, #0
 8011276:	d101      	bne.n	801127c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8011278:	2303      	movs	r3, #3
 801127a:	e01c      	b.n	80112b6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011282:	b2db      	uxtb	r3, r3
 8011284:	2b03      	cmp	r3, #3
 8011286:	d115      	bne.n	80112b4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	32ae      	adds	r2, #174	@ 0xae
 8011292:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011296:	6a1b      	ldr	r3, [r3, #32]
 8011298:	2b00      	cmp	r3, #0
 801129a:	d00b      	beq.n	80112b4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80112a2:	687b      	ldr	r3, [r7, #4]
 80112a4:	32ae      	adds	r2, #174	@ 0xae
 80112a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80112aa:	6a1b      	ldr	r3, [r3, #32]
 80112ac:	78fa      	ldrb	r2, [r7, #3]
 80112ae:	4611      	mov	r1, r2
 80112b0:	6878      	ldr	r0, [r7, #4]
 80112b2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80112b4:	2300      	movs	r3, #0
}
 80112b6:	4618      	mov	r0, r3
 80112b8:	3708      	adds	r7, #8
 80112ba:	46bd      	mov	sp, r7
 80112bc:	bd80      	pop	{r7, pc}

080112be <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80112be:	b580      	push	{r7, lr}
 80112c0:	b082      	sub	sp, #8
 80112c2:	af00      	add	r7, sp, #0
 80112c4:	6078      	str	r0, [r7, #4]
 80112c6:	460b      	mov	r3, r1
 80112c8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	32ae      	adds	r2, #174	@ 0xae
 80112d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d101      	bne.n	80112e0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80112dc:	2303      	movs	r3, #3
 80112de:	e01c      	b.n	801131a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80112e6:	b2db      	uxtb	r3, r3
 80112e8:	2b03      	cmp	r3, #3
 80112ea:	d115      	bne.n	8011318 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	32ae      	adds	r2, #174	@ 0xae
 80112f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80112fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112fc:	2b00      	cmp	r3, #0
 80112fe:	d00b      	beq.n	8011318 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	32ae      	adds	r2, #174	@ 0xae
 801130a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801130e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011310:	78fa      	ldrb	r2, [r7, #3]
 8011312:	4611      	mov	r1, r2
 8011314:	6878      	ldr	r0, [r7, #4]
 8011316:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8011318:	2300      	movs	r3, #0
}
 801131a:	4618      	mov	r0, r3
 801131c:	3708      	adds	r7, #8
 801131e:	46bd      	mov	sp, r7
 8011320:	bd80      	pop	{r7, pc}

08011322 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8011322:	b480      	push	{r7}
 8011324:	b083      	sub	sp, #12
 8011326:	af00      	add	r7, sp, #0
 8011328:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801132a:	2300      	movs	r3, #0
}
 801132c:	4618      	mov	r0, r3
 801132e:	370c      	adds	r7, #12
 8011330:	46bd      	mov	sp, r7
 8011332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011336:	4770      	bx	lr

08011338 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8011338:	b580      	push	{r7, lr}
 801133a:	b084      	sub	sp, #16
 801133c:	af00      	add	r7, sp, #0
 801133e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8011340:	2300      	movs	r3, #0
 8011342:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011344:	687b      	ldr	r3, [r7, #4]
 8011346:	2201      	movs	r2, #1
 8011348:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011352:	2b00      	cmp	r3, #0
 8011354:	d00e      	beq.n	8011374 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801135c:	685b      	ldr	r3, [r3, #4]
 801135e:	687a      	ldr	r2, [r7, #4]
 8011360:	6852      	ldr	r2, [r2, #4]
 8011362:	b2d2      	uxtb	r2, r2
 8011364:	4611      	mov	r1, r2
 8011366:	6878      	ldr	r0, [r7, #4]
 8011368:	4798      	blx	r3
 801136a:	4603      	mov	r3, r0
 801136c:	2b00      	cmp	r3, #0
 801136e:	d001      	beq.n	8011374 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8011370:	2303      	movs	r3, #3
 8011372:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8011374:	7bfb      	ldrb	r3, [r7, #15]
}
 8011376:	4618      	mov	r0, r3
 8011378:	3710      	adds	r7, #16
 801137a:	46bd      	mov	sp, r7
 801137c:	bd80      	pop	{r7, pc}

0801137e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801137e:	b480      	push	{r7}
 8011380:	b083      	sub	sp, #12
 8011382:	af00      	add	r7, sp, #0
 8011384:	6078      	str	r0, [r7, #4]
 8011386:	460b      	mov	r3, r1
 8011388:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801138a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801138c:	4618      	mov	r0, r3
 801138e:	370c      	adds	r7, #12
 8011390:	46bd      	mov	sp, r7
 8011392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011396:	4770      	bx	lr

08011398 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8011398:	b480      	push	{r7}
 801139a:	b083      	sub	sp, #12
 801139c:	af00      	add	r7, sp, #0
 801139e:	6078      	str	r0, [r7, #4]
 80113a0:	460b      	mov	r3, r1
 80113a2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80113a4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80113a6:	4618      	mov	r0, r3
 80113a8:	370c      	adds	r7, #12
 80113aa:	46bd      	mov	sp, r7
 80113ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113b0:	4770      	bx	lr

080113b2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80113b2:	b580      	push	{r7, lr}
 80113b4:	b086      	sub	sp, #24
 80113b6:	af00      	add	r7, sp, #0
 80113b8:	6078      	str	r0, [r7, #4]
 80113ba:	460b      	mov	r3, r1
 80113bc:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80113be:	687b      	ldr	r3, [r7, #4]
 80113c0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80113c6:	2300      	movs	r3, #0
 80113c8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80113ca:	68fb      	ldr	r3, [r7, #12]
 80113cc:	885b      	ldrh	r3, [r3, #2]
 80113ce:	b29b      	uxth	r3, r3
 80113d0:	68fa      	ldr	r2, [r7, #12]
 80113d2:	7812      	ldrb	r2, [r2, #0]
 80113d4:	4293      	cmp	r3, r2
 80113d6:	d91f      	bls.n	8011418 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80113d8:	68fb      	ldr	r3, [r7, #12]
 80113da:	781b      	ldrb	r3, [r3, #0]
 80113dc:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80113de:	e013      	b.n	8011408 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80113e0:	f107 030a 	add.w	r3, r7, #10
 80113e4:	4619      	mov	r1, r3
 80113e6:	6978      	ldr	r0, [r7, #20]
 80113e8:	f000 f81b 	bl	8011422 <USBD_GetNextDesc>
 80113ec:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80113ee:	697b      	ldr	r3, [r7, #20]
 80113f0:	785b      	ldrb	r3, [r3, #1]
 80113f2:	2b05      	cmp	r3, #5
 80113f4:	d108      	bne.n	8011408 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80113f6:	697b      	ldr	r3, [r7, #20]
 80113f8:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80113fa:	693b      	ldr	r3, [r7, #16]
 80113fc:	789b      	ldrb	r3, [r3, #2]
 80113fe:	78fa      	ldrb	r2, [r7, #3]
 8011400:	429a      	cmp	r2, r3
 8011402:	d008      	beq.n	8011416 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8011404:	2300      	movs	r3, #0
 8011406:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8011408:	68fb      	ldr	r3, [r7, #12]
 801140a:	885b      	ldrh	r3, [r3, #2]
 801140c:	b29a      	uxth	r2, r3
 801140e:	897b      	ldrh	r3, [r7, #10]
 8011410:	429a      	cmp	r2, r3
 8011412:	d8e5      	bhi.n	80113e0 <USBD_GetEpDesc+0x2e>
 8011414:	e000      	b.n	8011418 <USBD_GetEpDesc+0x66>
          break;
 8011416:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8011418:	693b      	ldr	r3, [r7, #16]
}
 801141a:	4618      	mov	r0, r3
 801141c:	3718      	adds	r7, #24
 801141e:	46bd      	mov	sp, r7
 8011420:	bd80      	pop	{r7, pc}

08011422 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8011422:	b480      	push	{r7}
 8011424:	b085      	sub	sp, #20
 8011426:	af00      	add	r7, sp, #0
 8011428:	6078      	str	r0, [r7, #4]
 801142a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8011430:	683b      	ldr	r3, [r7, #0]
 8011432:	881b      	ldrh	r3, [r3, #0]
 8011434:	68fa      	ldr	r2, [r7, #12]
 8011436:	7812      	ldrb	r2, [r2, #0]
 8011438:	4413      	add	r3, r2
 801143a:	b29a      	uxth	r2, r3
 801143c:	683b      	ldr	r3, [r7, #0]
 801143e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	781b      	ldrb	r3, [r3, #0]
 8011444:	461a      	mov	r2, r3
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	4413      	add	r3, r2
 801144a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 801144c:	68fb      	ldr	r3, [r7, #12]
}
 801144e:	4618      	mov	r0, r3
 8011450:	3714      	adds	r7, #20
 8011452:	46bd      	mov	sp, r7
 8011454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011458:	4770      	bx	lr

0801145a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801145a:	b480      	push	{r7}
 801145c:	b087      	sub	sp, #28
 801145e:	af00      	add	r7, sp, #0
 8011460:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8011466:	697b      	ldr	r3, [r7, #20]
 8011468:	781b      	ldrb	r3, [r3, #0]
 801146a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801146c:	697b      	ldr	r3, [r7, #20]
 801146e:	3301      	adds	r3, #1
 8011470:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8011472:	697b      	ldr	r3, [r7, #20]
 8011474:	781b      	ldrb	r3, [r3, #0]
 8011476:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8011478:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 801147c:	021b      	lsls	r3, r3, #8
 801147e:	b21a      	sxth	r2, r3
 8011480:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8011484:	4313      	orrs	r3, r2
 8011486:	b21b      	sxth	r3, r3
 8011488:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801148a:	89fb      	ldrh	r3, [r7, #14]
}
 801148c:	4618      	mov	r0, r3
 801148e:	371c      	adds	r7, #28
 8011490:	46bd      	mov	sp, r7
 8011492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011496:	4770      	bx	lr

08011498 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011498:	b580      	push	{r7, lr}
 801149a:	b084      	sub	sp, #16
 801149c:	af00      	add	r7, sp, #0
 801149e:	6078      	str	r0, [r7, #4]
 80114a0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80114a2:	2300      	movs	r3, #0
 80114a4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80114a6:	683b      	ldr	r3, [r7, #0]
 80114a8:	781b      	ldrb	r3, [r3, #0]
 80114aa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80114ae:	2b40      	cmp	r3, #64	@ 0x40
 80114b0:	d005      	beq.n	80114be <USBD_StdDevReq+0x26>
 80114b2:	2b40      	cmp	r3, #64	@ 0x40
 80114b4:	d857      	bhi.n	8011566 <USBD_StdDevReq+0xce>
 80114b6:	2b00      	cmp	r3, #0
 80114b8:	d00f      	beq.n	80114da <USBD_StdDevReq+0x42>
 80114ba:	2b20      	cmp	r3, #32
 80114bc:	d153      	bne.n	8011566 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	32ae      	adds	r2, #174	@ 0xae
 80114c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80114cc:	689b      	ldr	r3, [r3, #8]
 80114ce:	6839      	ldr	r1, [r7, #0]
 80114d0:	6878      	ldr	r0, [r7, #4]
 80114d2:	4798      	blx	r3
 80114d4:	4603      	mov	r3, r0
 80114d6:	73fb      	strb	r3, [r7, #15]
      break;
 80114d8:	e04a      	b.n	8011570 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80114da:	683b      	ldr	r3, [r7, #0]
 80114dc:	785b      	ldrb	r3, [r3, #1]
 80114de:	2b09      	cmp	r3, #9
 80114e0:	d83b      	bhi.n	801155a <USBD_StdDevReq+0xc2>
 80114e2:	a201      	add	r2, pc, #4	@ (adr r2, 80114e8 <USBD_StdDevReq+0x50>)
 80114e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80114e8:	0801153d 	.word	0x0801153d
 80114ec:	08011551 	.word	0x08011551
 80114f0:	0801155b 	.word	0x0801155b
 80114f4:	08011547 	.word	0x08011547
 80114f8:	0801155b 	.word	0x0801155b
 80114fc:	0801151b 	.word	0x0801151b
 8011500:	08011511 	.word	0x08011511
 8011504:	0801155b 	.word	0x0801155b
 8011508:	08011533 	.word	0x08011533
 801150c:	08011525 	.word	0x08011525
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8011510:	6839      	ldr	r1, [r7, #0]
 8011512:	6878      	ldr	r0, [r7, #4]
 8011514:	f000 fa3c 	bl	8011990 <USBD_GetDescriptor>
          break;
 8011518:	e024      	b.n	8011564 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801151a:	6839      	ldr	r1, [r7, #0]
 801151c:	6878      	ldr	r0, [r7, #4]
 801151e:	f000 fba1 	bl	8011c64 <USBD_SetAddress>
          break;
 8011522:	e01f      	b.n	8011564 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8011524:	6839      	ldr	r1, [r7, #0]
 8011526:	6878      	ldr	r0, [r7, #4]
 8011528:	f000 fbe0 	bl	8011cec <USBD_SetConfig>
 801152c:	4603      	mov	r3, r0
 801152e:	73fb      	strb	r3, [r7, #15]
          break;
 8011530:	e018      	b.n	8011564 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8011532:	6839      	ldr	r1, [r7, #0]
 8011534:	6878      	ldr	r0, [r7, #4]
 8011536:	f000 fc83 	bl	8011e40 <USBD_GetConfig>
          break;
 801153a:	e013      	b.n	8011564 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 801153c:	6839      	ldr	r1, [r7, #0]
 801153e:	6878      	ldr	r0, [r7, #4]
 8011540:	f000 fcb4 	bl	8011eac <USBD_GetStatus>
          break;
 8011544:	e00e      	b.n	8011564 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8011546:	6839      	ldr	r1, [r7, #0]
 8011548:	6878      	ldr	r0, [r7, #4]
 801154a:	f000 fce3 	bl	8011f14 <USBD_SetFeature>
          break;
 801154e:	e009      	b.n	8011564 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8011550:	6839      	ldr	r1, [r7, #0]
 8011552:	6878      	ldr	r0, [r7, #4]
 8011554:	f000 fd07 	bl	8011f66 <USBD_ClrFeature>
          break;
 8011558:	e004      	b.n	8011564 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801155a:	6839      	ldr	r1, [r7, #0]
 801155c:	6878      	ldr	r0, [r7, #4]
 801155e:	f000 fd5e 	bl	801201e <USBD_CtlError>
          break;
 8011562:	bf00      	nop
      }
      break;
 8011564:	e004      	b.n	8011570 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8011566:	6839      	ldr	r1, [r7, #0]
 8011568:	6878      	ldr	r0, [r7, #4]
 801156a:	f000 fd58 	bl	801201e <USBD_CtlError>
      break;
 801156e:	bf00      	nop
  }

  return ret;
 8011570:	7bfb      	ldrb	r3, [r7, #15]
}
 8011572:	4618      	mov	r0, r3
 8011574:	3710      	adds	r7, #16
 8011576:	46bd      	mov	sp, r7
 8011578:	bd80      	pop	{r7, pc}
 801157a:	bf00      	nop

0801157c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801157c:	b580      	push	{r7, lr}
 801157e:	b084      	sub	sp, #16
 8011580:	af00      	add	r7, sp, #0
 8011582:	6078      	str	r0, [r7, #4]
 8011584:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011586:	2300      	movs	r3, #0
 8011588:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801158a:	683b      	ldr	r3, [r7, #0]
 801158c:	781b      	ldrb	r3, [r3, #0]
 801158e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8011592:	2b40      	cmp	r3, #64	@ 0x40
 8011594:	d005      	beq.n	80115a2 <USBD_StdItfReq+0x26>
 8011596:	2b40      	cmp	r3, #64	@ 0x40
 8011598:	d852      	bhi.n	8011640 <USBD_StdItfReq+0xc4>
 801159a:	2b00      	cmp	r3, #0
 801159c:	d001      	beq.n	80115a2 <USBD_StdItfReq+0x26>
 801159e:	2b20      	cmp	r3, #32
 80115a0:	d14e      	bne.n	8011640 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80115a8:	b2db      	uxtb	r3, r3
 80115aa:	3b01      	subs	r3, #1
 80115ac:	2b02      	cmp	r3, #2
 80115ae:	d840      	bhi.n	8011632 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80115b0:	683b      	ldr	r3, [r7, #0]
 80115b2:	889b      	ldrh	r3, [r3, #4]
 80115b4:	b2db      	uxtb	r3, r3
 80115b6:	2b01      	cmp	r3, #1
 80115b8:	d836      	bhi.n	8011628 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80115ba:	683b      	ldr	r3, [r7, #0]
 80115bc:	889b      	ldrh	r3, [r3, #4]
 80115be:	b2db      	uxtb	r3, r3
 80115c0:	4619      	mov	r1, r3
 80115c2:	6878      	ldr	r0, [r7, #4]
 80115c4:	f7ff fedb 	bl	801137e <USBD_CoreFindIF>
 80115c8:	4603      	mov	r3, r0
 80115ca:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80115cc:	7bbb      	ldrb	r3, [r7, #14]
 80115ce:	2bff      	cmp	r3, #255	@ 0xff
 80115d0:	d01d      	beq.n	801160e <USBD_StdItfReq+0x92>
 80115d2:	7bbb      	ldrb	r3, [r7, #14]
 80115d4:	2b00      	cmp	r3, #0
 80115d6:	d11a      	bne.n	801160e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80115d8:	7bba      	ldrb	r2, [r7, #14]
 80115da:	687b      	ldr	r3, [r7, #4]
 80115dc:	32ae      	adds	r2, #174	@ 0xae
 80115de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80115e2:	689b      	ldr	r3, [r3, #8]
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	d00f      	beq.n	8011608 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80115e8:	7bba      	ldrb	r2, [r7, #14]
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80115f0:	7bba      	ldrb	r2, [r7, #14]
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	32ae      	adds	r2, #174	@ 0xae
 80115f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80115fa:	689b      	ldr	r3, [r3, #8]
 80115fc:	6839      	ldr	r1, [r7, #0]
 80115fe:	6878      	ldr	r0, [r7, #4]
 8011600:	4798      	blx	r3
 8011602:	4603      	mov	r3, r0
 8011604:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8011606:	e004      	b.n	8011612 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8011608:	2303      	movs	r3, #3
 801160a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801160c:	e001      	b.n	8011612 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 801160e:	2303      	movs	r3, #3
 8011610:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8011612:	683b      	ldr	r3, [r7, #0]
 8011614:	88db      	ldrh	r3, [r3, #6]
 8011616:	2b00      	cmp	r3, #0
 8011618:	d110      	bne.n	801163c <USBD_StdItfReq+0xc0>
 801161a:	7bfb      	ldrb	r3, [r7, #15]
 801161c:	2b00      	cmp	r3, #0
 801161e:	d10d      	bne.n	801163c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8011620:	6878      	ldr	r0, [r7, #4]
 8011622:	f000 fdd3 	bl	80121cc <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8011626:	e009      	b.n	801163c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8011628:	6839      	ldr	r1, [r7, #0]
 801162a:	6878      	ldr	r0, [r7, #4]
 801162c:	f000 fcf7 	bl	801201e <USBD_CtlError>
          break;
 8011630:	e004      	b.n	801163c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8011632:	6839      	ldr	r1, [r7, #0]
 8011634:	6878      	ldr	r0, [r7, #4]
 8011636:	f000 fcf2 	bl	801201e <USBD_CtlError>
          break;
 801163a:	e000      	b.n	801163e <USBD_StdItfReq+0xc2>
          break;
 801163c:	bf00      	nop
      }
      break;
 801163e:	e004      	b.n	801164a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8011640:	6839      	ldr	r1, [r7, #0]
 8011642:	6878      	ldr	r0, [r7, #4]
 8011644:	f000 fceb 	bl	801201e <USBD_CtlError>
      break;
 8011648:	bf00      	nop
  }

  return ret;
 801164a:	7bfb      	ldrb	r3, [r7, #15]
}
 801164c:	4618      	mov	r0, r3
 801164e:	3710      	adds	r7, #16
 8011650:	46bd      	mov	sp, r7
 8011652:	bd80      	pop	{r7, pc}

08011654 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011654:	b580      	push	{r7, lr}
 8011656:	b084      	sub	sp, #16
 8011658:	af00      	add	r7, sp, #0
 801165a:	6078      	str	r0, [r7, #4]
 801165c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 801165e:	2300      	movs	r3, #0
 8011660:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8011662:	683b      	ldr	r3, [r7, #0]
 8011664:	889b      	ldrh	r3, [r3, #4]
 8011666:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011668:	683b      	ldr	r3, [r7, #0]
 801166a:	781b      	ldrb	r3, [r3, #0]
 801166c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8011670:	2b40      	cmp	r3, #64	@ 0x40
 8011672:	d007      	beq.n	8011684 <USBD_StdEPReq+0x30>
 8011674:	2b40      	cmp	r3, #64	@ 0x40
 8011676:	f200 817f 	bhi.w	8011978 <USBD_StdEPReq+0x324>
 801167a:	2b00      	cmp	r3, #0
 801167c:	d02a      	beq.n	80116d4 <USBD_StdEPReq+0x80>
 801167e:	2b20      	cmp	r3, #32
 8011680:	f040 817a 	bne.w	8011978 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8011684:	7bbb      	ldrb	r3, [r7, #14]
 8011686:	4619      	mov	r1, r3
 8011688:	6878      	ldr	r0, [r7, #4]
 801168a:	f7ff fe85 	bl	8011398 <USBD_CoreFindEP>
 801168e:	4603      	mov	r3, r0
 8011690:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011692:	7b7b      	ldrb	r3, [r7, #13]
 8011694:	2bff      	cmp	r3, #255	@ 0xff
 8011696:	f000 8174 	beq.w	8011982 <USBD_StdEPReq+0x32e>
 801169a:	7b7b      	ldrb	r3, [r7, #13]
 801169c:	2b00      	cmp	r3, #0
 801169e:	f040 8170 	bne.w	8011982 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80116a2:	7b7a      	ldrb	r2, [r7, #13]
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80116aa:	7b7a      	ldrb	r2, [r7, #13]
 80116ac:	687b      	ldr	r3, [r7, #4]
 80116ae:	32ae      	adds	r2, #174	@ 0xae
 80116b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80116b4:	689b      	ldr	r3, [r3, #8]
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	f000 8163 	beq.w	8011982 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80116bc:	7b7a      	ldrb	r2, [r7, #13]
 80116be:	687b      	ldr	r3, [r7, #4]
 80116c0:	32ae      	adds	r2, #174	@ 0xae
 80116c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80116c6:	689b      	ldr	r3, [r3, #8]
 80116c8:	6839      	ldr	r1, [r7, #0]
 80116ca:	6878      	ldr	r0, [r7, #4]
 80116cc:	4798      	blx	r3
 80116ce:	4603      	mov	r3, r0
 80116d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80116d2:	e156      	b.n	8011982 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80116d4:	683b      	ldr	r3, [r7, #0]
 80116d6:	785b      	ldrb	r3, [r3, #1]
 80116d8:	2b03      	cmp	r3, #3
 80116da:	d008      	beq.n	80116ee <USBD_StdEPReq+0x9a>
 80116dc:	2b03      	cmp	r3, #3
 80116de:	f300 8145 	bgt.w	801196c <USBD_StdEPReq+0x318>
 80116e2:	2b00      	cmp	r3, #0
 80116e4:	f000 809b 	beq.w	801181e <USBD_StdEPReq+0x1ca>
 80116e8:	2b01      	cmp	r3, #1
 80116ea:	d03c      	beq.n	8011766 <USBD_StdEPReq+0x112>
 80116ec:	e13e      	b.n	801196c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80116f4:	b2db      	uxtb	r3, r3
 80116f6:	2b02      	cmp	r3, #2
 80116f8:	d002      	beq.n	8011700 <USBD_StdEPReq+0xac>
 80116fa:	2b03      	cmp	r3, #3
 80116fc:	d016      	beq.n	801172c <USBD_StdEPReq+0xd8>
 80116fe:	e02c      	b.n	801175a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011700:	7bbb      	ldrb	r3, [r7, #14]
 8011702:	2b00      	cmp	r3, #0
 8011704:	d00d      	beq.n	8011722 <USBD_StdEPReq+0xce>
 8011706:	7bbb      	ldrb	r3, [r7, #14]
 8011708:	2b80      	cmp	r3, #128	@ 0x80
 801170a:	d00a      	beq.n	8011722 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801170c:	7bbb      	ldrb	r3, [r7, #14]
 801170e:	4619      	mov	r1, r3
 8011710:	6878      	ldr	r0, [r7, #4]
 8011712:	f004 f8c9 	bl	80158a8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8011716:	2180      	movs	r1, #128	@ 0x80
 8011718:	6878      	ldr	r0, [r7, #4]
 801171a:	f004 f8c5 	bl	80158a8 <USBD_LL_StallEP>
 801171e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8011720:	e020      	b.n	8011764 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8011722:	6839      	ldr	r1, [r7, #0]
 8011724:	6878      	ldr	r0, [r7, #4]
 8011726:	f000 fc7a 	bl	801201e <USBD_CtlError>
              break;
 801172a:	e01b      	b.n	8011764 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801172c:	683b      	ldr	r3, [r7, #0]
 801172e:	885b      	ldrh	r3, [r3, #2]
 8011730:	2b00      	cmp	r3, #0
 8011732:	d10e      	bne.n	8011752 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8011734:	7bbb      	ldrb	r3, [r7, #14]
 8011736:	2b00      	cmp	r3, #0
 8011738:	d00b      	beq.n	8011752 <USBD_StdEPReq+0xfe>
 801173a:	7bbb      	ldrb	r3, [r7, #14]
 801173c:	2b80      	cmp	r3, #128	@ 0x80
 801173e:	d008      	beq.n	8011752 <USBD_StdEPReq+0xfe>
 8011740:	683b      	ldr	r3, [r7, #0]
 8011742:	88db      	ldrh	r3, [r3, #6]
 8011744:	2b00      	cmp	r3, #0
 8011746:	d104      	bne.n	8011752 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8011748:	7bbb      	ldrb	r3, [r7, #14]
 801174a:	4619      	mov	r1, r3
 801174c:	6878      	ldr	r0, [r7, #4]
 801174e:	f004 f8ab 	bl	80158a8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8011752:	6878      	ldr	r0, [r7, #4]
 8011754:	f000 fd3a 	bl	80121cc <USBD_CtlSendStatus>

              break;
 8011758:	e004      	b.n	8011764 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 801175a:	6839      	ldr	r1, [r7, #0]
 801175c:	6878      	ldr	r0, [r7, #4]
 801175e:	f000 fc5e 	bl	801201e <USBD_CtlError>
              break;
 8011762:	bf00      	nop
          }
          break;
 8011764:	e107      	b.n	8011976 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801176c:	b2db      	uxtb	r3, r3
 801176e:	2b02      	cmp	r3, #2
 8011770:	d002      	beq.n	8011778 <USBD_StdEPReq+0x124>
 8011772:	2b03      	cmp	r3, #3
 8011774:	d016      	beq.n	80117a4 <USBD_StdEPReq+0x150>
 8011776:	e04b      	b.n	8011810 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011778:	7bbb      	ldrb	r3, [r7, #14]
 801177a:	2b00      	cmp	r3, #0
 801177c:	d00d      	beq.n	801179a <USBD_StdEPReq+0x146>
 801177e:	7bbb      	ldrb	r3, [r7, #14]
 8011780:	2b80      	cmp	r3, #128	@ 0x80
 8011782:	d00a      	beq.n	801179a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8011784:	7bbb      	ldrb	r3, [r7, #14]
 8011786:	4619      	mov	r1, r3
 8011788:	6878      	ldr	r0, [r7, #4]
 801178a:	f004 f88d 	bl	80158a8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801178e:	2180      	movs	r1, #128	@ 0x80
 8011790:	6878      	ldr	r0, [r7, #4]
 8011792:	f004 f889 	bl	80158a8 <USBD_LL_StallEP>
 8011796:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8011798:	e040      	b.n	801181c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801179a:	6839      	ldr	r1, [r7, #0]
 801179c:	6878      	ldr	r0, [r7, #4]
 801179e:	f000 fc3e 	bl	801201e <USBD_CtlError>
              break;
 80117a2:	e03b      	b.n	801181c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80117a4:	683b      	ldr	r3, [r7, #0]
 80117a6:	885b      	ldrh	r3, [r3, #2]
 80117a8:	2b00      	cmp	r3, #0
 80117aa:	d136      	bne.n	801181a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80117ac:	7bbb      	ldrb	r3, [r7, #14]
 80117ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d004      	beq.n	80117c0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80117b6:	7bbb      	ldrb	r3, [r7, #14]
 80117b8:	4619      	mov	r1, r3
 80117ba:	6878      	ldr	r0, [r7, #4]
 80117bc:	f004 f893 	bl	80158e6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80117c0:	6878      	ldr	r0, [r7, #4]
 80117c2:	f000 fd03 	bl	80121cc <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80117c6:	7bbb      	ldrb	r3, [r7, #14]
 80117c8:	4619      	mov	r1, r3
 80117ca:	6878      	ldr	r0, [r7, #4]
 80117cc:	f7ff fde4 	bl	8011398 <USBD_CoreFindEP>
 80117d0:	4603      	mov	r3, r0
 80117d2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80117d4:	7b7b      	ldrb	r3, [r7, #13]
 80117d6:	2bff      	cmp	r3, #255	@ 0xff
 80117d8:	d01f      	beq.n	801181a <USBD_StdEPReq+0x1c6>
 80117da:	7b7b      	ldrb	r3, [r7, #13]
 80117dc:	2b00      	cmp	r3, #0
 80117de:	d11c      	bne.n	801181a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80117e0:	7b7a      	ldrb	r2, [r7, #13]
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80117e8:	7b7a      	ldrb	r2, [r7, #13]
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	32ae      	adds	r2, #174	@ 0xae
 80117ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80117f2:	689b      	ldr	r3, [r3, #8]
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	d010      	beq.n	801181a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80117f8:	7b7a      	ldrb	r2, [r7, #13]
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	32ae      	adds	r2, #174	@ 0xae
 80117fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011802:	689b      	ldr	r3, [r3, #8]
 8011804:	6839      	ldr	r1, [r7, #0]
 8011806:	6878      	ldr	r0, [r7, #4]
 8011808:	4798      	blx	r3
 801180a:	4603      	mov	r3, r0
 801180c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 801180e:	e004      	b.n	801181a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8011810:	6839      	ldr	r1, [r7, #0]
 8011812:	6878      	ldr	r0, [r7, #4]
 8011814:	f000 fc03 	bl	801201e <USBD_CtlError>
              break;
 8011818:	e000      	b.n	801181c <USBD_StdEPReq+0x1c8>
              break;
 801181a:	bf00      	nop
          }
          break;
 801181c:	e0ab      	b.n	8011976 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011824:	b2db      	uxtb	r3, r3
 8011826:	2b02      	cmp	r3, #2
 8011828:	d002      	beq.n	8011830 <USBD_StdEPReq+0x1dc>
 801182a:	2b03      	cmp	r3, #3
 801182c:	d032      	beq.n	8011894 <USBD_StdEPReq+0x240>
 801182e:	e097      	b.n	8011960 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011830:	7bbb      	ldrb	r3, [r7, #14]
 8011832:	2b00      	cmp	r3, #0
 8011834:	d007      	beq.n	8011846 <USBD_StdEPReq+0x1f2>
 8011836:	7bbb      	ldrb	r3, [r7, #14]
 8011838:	2b80      	cmp	r3, #128	@ 0x80
 801183a:	d004      	beq.n	8011846 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 801183c:	6839      	ldr	r1, [r7, #0]
 801183e:	6878      	ldr	r0, [r7, #4]
 8011840:	f000 fbed 	bl	801201e <USBD_CtlError>
                break;
 8011844:	e091      	b.n	801196a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011846:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801184a:	2b00      	cmp	r3, #0
 801184c:	da0b      	bge.n	8011866 <USBD_StdEPReq+0x212>
 801184e:	7bbb      	ldrb	r3, [r7, #14]
 8011850:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011854:	4613      	mov	r3, r2
 8011856:	009b      	lsls	r3, r3, #2
 8011858:	4413      	add	r3, r2
 801185a:	009b      	lsls	r3, r3, #2
 801185c:	3310      	adds	r3, #16
 801185e:	687a      	ldr	r2, [r7, #4]
 8011860:	4413      	add	r3, r2
 8011862:	3304      	adds	r3, #4
 8011864:	e00b      	b.n	801187e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8011866:	7bbb      	ldrb	r3, [r7, #14]
 8011868:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801186c:	4613      	mov	r3, r2
 801186e:	009b      	lsls	r3, r3, #2
 8011870:	4413      	add	r3, r2
 8011872:	009b      	lsls	r3, r3, #2
 8011874:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8011878:	687a      	ldr	r2, [r7, #4]
 801187a:	4413      	add	r3, r2
 801187c:	3304      	adds	r3, #4
 801187e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8011880:	68bb      	ldr	r3, [r7, #8]
 8011882:	2200      	movs	r2, #0
 8011884:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011886:	68bb      	ldr	r3, [r7, #8]
 8011888:	2202      	movs	r2, #2
 801188a:	4619      	mov	r1, r3
 801188c:	6878      	ldr	r0, [r7, #4]
 801188e:	f000 fc43 	bl	8012118 <USBD_CtlSendData>
              break;
 8011892:	e06a      	b.n	801196a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8011894:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011898:	2b00      	cmp	r3, #0
 801189a:	da11      	bge.n	80118c0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801189c:	7bbb      	ldrb	r3, [r7, #14]
 801189e:	f003 020f 	and.w	r2, r3, #15
 80118a2:	6879      	ldr	r1, [r7, #4]
 80118a4:	4613      	mov	r3, r2
 80118a6:	009b      	lsls	r3, r3, #2
 80118a8:	4413      	add	r3, r2
 80118aa:	009b      	lsls	r3, r3, #2
 80118ac:	440b      	add	r3, r1
 80118ae:	3324      	adds	r3, #36	@ 0x24
 80118b0:	881b      	ldrh	r3, [r3, #0]
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	d117      	bne.n	80118e6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80118b6:	6839      	ldr	r1, [r7, #0]
 80118b8:	6878      	ldr	r0, [r7, #4]
 80118ba:	f000 fbb0 	bl	801201e <USBD_CtlError>
                  break;
 80118be:	e054      	b.n	801196a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80118c0:	7bbb      	ldrb	r3, [r7, #14]
 80118c2:	f003 020f 	and.w	r2, r3, #15
 80118c6:	6879      	ldr	r1, [r7, #4]
 80118c8:	4613      	mov	r3, r2
 80118ca:	009b      	lsls	r3, r3, #2
 80118cc:	4413      	add	r3, r2
 80118ce:	009b      	lsls	r3, r3, #2
 80118d0:	440b      	add	r3, r1
 80118d2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80118d6:	881b      	ldrh	r3, [r3, #0]
 80118d8:	2b00      	cmp	r3, #0
 80118da:	d104      	bne.n	80118e6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80118dc:	6839      	ldr	r1, [r7, #0]
 80118de:	6878      	ldr	r0, [r7, #4]
 80118e0:	f000 fb9d 	bl	801201e <USBD_CtlError>
                  break;
 80118e4:	e041      	b.n	801196a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80118e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80118ea:	2b00      	cmp	r3, #0
 80118ec:	da0b      	bge.n	8011906 <USBD_StdEPReq+0x2b2>
 80118ee:	7bbb      	ldrb	r3, [r7, #14]
 80118f0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80118f4:	4613      	mov	r3, r2
 80118f6:	009b      	lsls	r3, r3, #2
 80118f8:	4413      	add	r3, r2
 80118fa:	009b      	lsls	r3, r3, #2
 80118fc:	3310      	adds	r3, #16
 80118fe:	687a      	ldr	r2, [r7, #4]
 8011900:	4413      	add	r3, r2
 8011902:	3304      	adds	r3, #4
 8011904:	e00b      	b.n	801191e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8011906:	7bbb      	ldrb	r3, [r7, #14]
 8011908:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801190c:	4613      	mov	r3, r2
 801190e:	009b      	lsls	r3, r3, #2
 8011910:	4413      	add	r3, r2
 8011912:	009b      	lsls	r3, r3, #2
 8011914:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8011918:	687a      	ldr	r2, [r7, #4]
 801191a:	4413      	add	r3, r2
 801191c:	3304      	adds	r3, #4
 801191e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8011920:	7bbb      	ldrb	r3, [r7, #14]
 8011922:	2b00      	cmp	r3, #0
 8011924:	d002      	beq.n	801192c <USBD_StdEPReq+0x2d8>
 8011926:	7bbb      	ldrb	r3, [r7, #14]
 8011928:	2b80      	cmp	r3, #128	@ 0x80
 801192a:	d103      	bne.n	8011934 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 801192c:	68bb      	ldr	r3, [r7, #8]
 801192e:	2200      	movs	r2, #0
 8011930:	601a      	str	r2, [r3, #0]
 8011932:	e00e      	b.n	8011952 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8011934:	7bbb      	ldrb	r3, [r7, #14]
 8011936:	4619      	mov	r1, r3
 8011938:	6878      	ldr	r0, [r7, #4]
 801193a:	f003 fff3 	bl	8015924 <USBD_LL_IsStallEP>
 801193e:	4603      	mov	r3, r0
 8011940:	2b00      	cmp	r3, #0
 8011942:	d003      	beq.n	801194c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8011944:	68bb      	ldr	r3, [r7, #8]
 8011946:	2201      	movs	r2, #1
 8011948:	601a      	str	r2, [r3, #0]
 801194a:	e002      	b.n	8011952 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 801194c:	68bb      	ldr	r3, [r7, #8]
 801194e:	2200      	movs	r2, #0
 8011950:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011952:	68bb      	ldr	r3, [r7, #8]
 8011954:	2202      	movs	r2, #2
 8011956:	4619      	mov	r1, r3
 8011958:	6878      	ldr	r0, [r7, #4]
 801195a:	f000 fbdd 	bl	8012118 <USBD_CtlSendData>
              break;
 801195e:	e004      	b.n	801196a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8011960:	6839      	ldr	r1, [r7, #0]
 8011962:	6878      	ldr	r0, [r7, #4]
 8011964:	f000 fb5b 	bl	801201e <USBD_CtlError>
              break;
 8011968:	bf00      	nop
          }
          break;
 801196a:	e004      	b.n	8011976 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 801196c:	6839      	ldr	r1, [r7, #0]
 801196e:	6878      	ldr	r0, [r7, #4]
 8011970:	f000 fb55 	bl	801201e <USBD_CtlError>
          break;
 8011974:	bf00      	nop
      }
      break;
 8011976:	e005      	b.n	8011984 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8011978:	6839      	ldr	r1, [r7, #0]
 801197a:	6878      	ldr	r0, [r7, #4]
 801197c:	f000 fb4f 	bl	801201e <USBD_CtlError>
      break;
 8011980:	e000      	b.n	8011984 <USBD_StdEPReq+0x330>
      break;
 8011982:	bf00      	nop
  }

  return ret;
 8011984:	7bfb      	ldrb	r3, [r7, #15]
}
 8011986:	4618      	mov	r0, r3
 8011988:	3710      	adds	r7, #16
 801198a:	46bd      	mov	sp, r7
 801198c:	bd80      	pop	{r7, pc}
	...

08011990 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011990:	b580      	push	{r7, lr}
 8011992:	b084      	sub	sp, #16
 8011994:	af00      	add	r7, sp, #0
 8011996:	6078      	str	r0, [r7, #4]
 8011998:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801199a:	2300      	movs	r3, #0
 801199c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801199e:	2300      	movs	r3, #0
 80119a0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80119a2:	2300      	movs	r3, #0
 80119a4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80119a6:	683b      	ldr	r3, [r7, #0]
 80119a8:	885b      	ldrh	r3, [r3, #2]
 80119aa:	0a1b      	lsrs	r3, r3, #8
 80119ac:	b29b      	uxth	r3, r3
 80119ae:	3b01      	subs	r3, #1
 80119b0:	2b06      	cmp	r3, #6
 80119b2:	f200 8128 	bhi.w	8011c06 <USBD_GetDescriptor+0x276>
 80119b6:	a201      	add	r2, pc, #4	@ (adr r2, 80119bc <USBD_GetDescriptor+0x2c>)
 80119b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80119bc:	080119d9 	.word	0x080119d9
 80119c0:	080119f1 	.word	0x080119f1
 80119c4:	08011a31 	.word	0x08011a31
 80119c8:	08011c07 	.word	0x08011c07
 80119cc:	08011c07 	.word	0x08011c07
 80119d0:	08011ba7 	.word	0x08011ba7
 80119d4:	08011bd3 	.word	0x08011bd3
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80119d8:	687b      	ldr	r3, [r7, #4]
 80119da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80119de:	681b      	ldr	r3, [r3, #0]
 80119e0:	687a      	ldr	r2, [r7, #4]
 80119e2:	7c12      	ldrb	r2, [r2, #16]
 80119e4:	f107 0108 	add.w	r1, r7, #8
 80119e8:	4610      	mov	r0, r2
 80119ea:	4798      	blx	r3
 80119ec:	60f8      	str	r0, [r7, #12]
      break;
 80119ee:	e112      	b.n	8011c16 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	7c1b      	ldrb	r3, [r3, #16]
 80119f4:	2b00      	cmp	r3, #0
 80119f6:	d10d      	bne.n	8011a14 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80119fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011a00:	f107 0208 	add.w	r2, r7, #8
 8011a04:	4610      	mov	r0, r2
 8011a06:	4798      	blx	r3
 8011a08:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8011a0a:	68fb      	ldr	r3, [r7, #12]
 8011a0c:	3301      	adds	r3, #1
 8011a0e:	2202      	movs	r2, #2
 8011a10:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8011a12:	e100      	b.n	8011c16 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a1c:	f107 0208 	add.w	r2, r7, #8
 8011a20:	4610      	mov	r0, r2
 8011a22:	4798      	blx	r3
 8011a24:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8011a26:	68fb      	ldr	r3, [r7, #12]
 8011a28:	3301      	adds	r3, #1
 8011a2a:	2202      	movs	r2, #2
 8011a2c:	701a      	strb	r2, [r3, #0]
      break;
 8011a2e:	e0f2      	b.n	8011c16 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8011a30:	683b      	ldr	r3, [r7, #0]
 8011a32:	885b      	ldrh	r3, [r3, #2]
 8011a34:	b2db      	uxtb	r3, r3
 8011a36:	2b05      	cmp	r3, #5
 8011a38:	f200 80ac 	bhi.w	8011b94 <USBD_GetDescriptor+0x204>
 8011a3c:	a201      	add	r2, pc, #4	@ (adr r2, 8011a44 <USBD_GetDescriptor+0xb4>)
 8011a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011a42:	bf00      	nop
 8011a44:	08011a5d 	.word	0x08011a5d
 8011a48:	08011a91 	.word	0x08011a91
 8011a4c:	08011ac5 	.word	0x08011ac5
 8011a50:	08011af9 	.word	0x08011af9
 8011a54:	08011b2d 	.word	0x08011b2d
 8011a58:	08011b61 	.word	0x08011b61
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011a62:	685b      	ldr	r3, [r3, #4]
 8011a64:	2b00      	cmp	r3, #0
 8011a66:	d00b      	beq.n	8011a80 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8011a68:	687b      	ldr	r3, [r7, #4]
 8011a6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011a6e:	685b      	ldr	r3, [r3, #4]
 8011a70:	687a      	ldr	r2, [r7, #4]
 8011a72:	7c12      	ldrb	r2, [r2, #16]
 8011a74:	f107 0108 	add.w	r1, r7, #8
 8011a78:	4610      	mov	r0, r2
 8011a7a:	4798      	blx	r3
 8011a7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011a7e:	e091      	b.n	8011ba4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011a80:	6839      	ldr	r1, [r7, #0]
 8011a82:	6878      	ldr	r0, [r7, #4]
 8011a84:	f000 facb 	bl	801201e <USBD_CtlError>
            err++;
 8011a88:	7afb      	ldrb	r3, [r7, #11]
 8011a8a:	3301      	adds	r3, #1
 8011a8c:	72fb      	strb	r3, [r7, #11]
          break;
 8011a8e:	e089      	b.n	8011ba4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011a96:	689b      	ldr	r3, [r3, #8]
 8011a98:	2b00      	cmp	r3, #0
 8011a9a:	d00b      	beq.n	8011ab4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8011a9c:	687b      	ldr	r3, [r7, #4]
 8011a9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011aa2:	689b      	ldr	r3, [r3, #8]
 8011aa4:	687a      	ldr	r2, [r7, #4]
 8011aa6:	7c12      	ldrb	r2, [r2, #16]
 8011aa8:	f107 0108 	add.w	r1, r7, #8
 8011aac:	4610      	mov	r0, r2
 8011aae:	4798      	blx	r3
 8011ab0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011ab2:	e077      	b.n	8011ba4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011ab4:	6839      	ldr	r1, [r7, #0]
 8011ab6:	6878      	ldr	r0, [r7, #4]
 8011ab8:	f000 fab1 	bl	801201e <USBD_CtlError>
            err++;
 8011abc:	7afb      	ldrb	r3, [r7, #11]
 8011abe:	3301      	adds	r3, #1
 8011ac0:	72fb      	strb	r3, [r7, #11]
          break;
 8011ac2:	e06f      	b.n	8011ba4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011aca:	68db      	ldr	r3, [r3, #12]
 8011acc:	2b00      	cmp	r3, #0
 8011ace:	d00b      	beq.n	8011ae8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8011ad0:	687b      	ldr	r3, [r7, #4]
 8011ad2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011ad6:	68db      	ldr	r3, [r3, #12]
 8011ad8:	687a      	ldr	r2, [r7, #4]
 8011ada:	7c12      	ldrb	r2, [r2, #16]
 8011adc:	f107 0108 	add.w	r1, r7, #8
 8011ae0:	4610      	mov	r0, r2
 8011ae2:	4798      	blx	r3
 8011ae4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011ae6:	e05d      	b.n	8011ba4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011ae8:	6839      	ldr	r1, [r7, #0]
 8011aea:	6878      	ldr	r0, [r7, #4]
 8011aec:	f000 fa97 	bl	801201e <USBD_CtlError>
            err++;
 8011af0:	7afb      	ldrb	r3, [r7, #11]
 8011af2:	3301      	adds	r3, #1
 8011af4:	72fb      	strb	r3, [r7, #11]
          break;
 8011af6:	e055      	b.n	8011ba4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8011af8:	687b      	ldr	r3, [r7, #4]
 8011afa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011afe:	691b      	ldr	r3, [r3, #16]
 8011b00:	2b00      	cmp	r3, #0
 8011b02:	d00b      	beq.n	8011b1c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011b0a:	691b      	ldr	r3, [r3, #16]
 8011b0c:	687a      	ldr	r2, [r7, #4]
 8011b0e:	7c12      	ldrb	r2, [r2, #16]
 8011b10:	f107 0108 	add.w	r1, r7, #8
 8011b14:	4610      	mov	r0, r2
 8011b16:	4798      	blx	r3
 8011b18:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011b1a:	e043      	b.n	8011ba4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011b1c:	6839      	ldr	r1, [r7, #0]
 8011b1e:	6878      	ldr	r0, [r7, #4]
 8011b20:	f000 fa7d 	bl	801201e <USBD_CtlError>
            err++;
 8011b24:	7afb      	ldrb	r3, [r7, #11]
 8011b26:	3301      	adds	r3, #1
 8011b28:	72fb      	strb	r3, [r7, #11]
          break;
 8011b2a:	e03b      	b.n	8011ba4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011b32:	695b      	ldr	r3, [r3, #20]
 8011b34:	2b00      	cmp	r3, #0
 8011b36:	d00b      	beq.n	8011b50 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011b3e:	695b      	ldr	r3, [r3, #20]
 8011b40:	687a      	ldr	r2, [r7, #4]
 8011b42:	7c12      	ldrb	r2, [r2, #16]
 8011b44:	f107 0108 	add.w	r1, r7, #8
 8011b48:	4610      	mov	r0, r2
 8011b4a:	4798      	blx	r3
 8011b4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011b4e:	e029      	b.n	8011ba4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011b50:	6839      	ldr	r1, [r7, #0]
 8011b52:	6878      	ldr	r0, [r7, #4]
 8011b54:	f000 fa63 	bl	801201e <USBD_CtlError>
            err++;
 8011b58:	7afb      	ldrb	r3, [r7, #11]
 8011b5a:	3301      	adds	r3, #1
 8011b5c:	72fb      	strb	r3, [r7, #11]
          break;
 8011b5e:	e021      	b.n	8011ba4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8011b60:	687b      	ldr	r3, [r7, #4]
 8011b62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011b66:	699b      	ldr	r3, [r3, #24]
 8011b68:	2b00      	cmp	r3, #0
 8011b6a:	d00b      	beq.n	8011b84 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011b72:	699b      	ldr	r3, [r3, #24]
 8011b74:	687a      	ldr	r2, [r7, #4]
 8011b76:	7c12      	ldrb	r2, [r2, #16]
 8011b78:	f107 0108 	add.w	r1, r7, #8
 8011b7c:	4610      	mov	r0, r2
 8011b7e:	4798      	blx	r3
 8011b80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011b82:	e00f      	b.n	8011ba4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011b84:	6839      	ldr	r1, [r7, #0]
 8011b86:	6878      	ldr	r0, [r7, #4]
 8011b88:	f000 fa49 	bl	801201e <USBD_CtlError>
            err++;
 8011b8c:	7afb      	ldrb	r3, [r7, #11]
 8011b8e:	3301      	adds	r3, #1
 8011b90:	72fb      	strb	r3, [r7, #11]
          break;
 8011b92:	e007      	b.n	8011ba4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8011b94:	6839      	ldr	r1, [r7, #0]
 8011b96:	6878      	ldr	r0, [r7, #4]
 8011b98:	f000 fa41 	bl	801201e <USBD_CtlError>
          err++;
 8011b9c:	7afb      	ldrb	r3, [r7, #11]
 8011b9e:	3301      	adds	r3, #1
 8011ba0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8011ba2:	bf00      	nop
      }
      break;
 8011ba4:	e037      	b.n	8011c16 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011ba6:	687b      	ldr	r3, [r7, #4]
 8011ba8:	7c1b      	ldrb	r3, [r3, #16]
 8011baa:	2b00      	cmp	r3, #0
 8011bac:	d109      	bne.n	8011bc2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011bb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011bb6:	f107 0208 	add.w	r2, r7, #8
 8011bba:	4610      	mov	r0, r2
 8011bbc:	4798      	blx	r3
 8011bbe:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011bc0:	e029      	b.n	8011c16 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8011bc2:	6839      	ldr	r1, [r7, #0]
 8011bc4:	6878      	ldr	r0, [r7, #4]
 8011bc6:	f000 fa2a 	bl	801201e <USBD_CtlError>
        err++;
 8011bca:	7afb      	ldrb	r3, [r7, #11]
 8011bcc:	3301      	adds	r3, #1
 8011bce:	72fb      	strb	r3, [r7, #11]
      break;
 8011bd0:	e021      	b.n	8011c16 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	7c1b      	ldrb	r3, [r3, #16]
 8011bd6:	2b00      	cmp	r3, #0
 8011bd8:	d10d      	bne.n	8011bf6 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011be2:	f107 0208 	add.w	r2, r7, #8
 8011be6:	4610      	mov	r0, r2
 8011be8:	4798      	blx	r3
 8011bea:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8011bec:	68fb      	ldr	r3, [r7, #12]
 8011bee:	3301      	adds	r3, #1
 8011bf0:	2207      	movs	r2, #7
 8011bf2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011bf4:	e00f      	b.n	8011c16 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8011bf6:	6839      	ldr	r1, [r7, #0]
 8011bf8:	6878      	ldr	r0, [r7, #4]
 8011bfa:	f000 fa10 	bl	801201e <USBD_CtlError>
        err++;
 8011bfe:	7afb      	ldrb	r3, [r7, #11]
 8011c00:	3301      	adds	r3, #1
 8011c02:	72fb      	strb	r3, [r7, #11]
      break;
 8011c04:	e007      	b.n	8011c16 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8011c06:	6839      	ldr	r1, [r7, #0]
 8011c08:	6878      	ldr	r0, [r7, #4]
 8011c0a:	f000 fa08 	bl	801201e <USBD_CtlError>
      err++;
 8011c0e:	7afb      	ldrb	r3, [r7, #11]
 8011c10:	3301      	adds	r3, #1
 8011c12:	72fb      	strb	r3, [r7, #11]
      break;
 8011c14:	bf00      	nop
  }

  if (err != 0U)
 8011c16:	7afb      	ldrb	r3, [r7, #11]
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	d11e      	bne.n	8011c5a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8011c1c:	683b      	ldr	r3, [r7, #0]
 8011c1e:	88db      	ldrh	r3, [r3, #6]
 8011c20:	2b00      	cmp	r3, #0
 8011c22:	d016      	beq.n	8011c52 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8011c24:	893b      	ldrh	r3, [r7, #8]
 8011c26:	2b00      	cmp	r3, #0
 8011c28:	d00e      	beq.n	8011c48 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8011c2a:	683b      	ldr	r3, [r7, #0]
 8011c2c:	88da      	ldrh	r2, [r3, #6]
 8011c2e:	893b      	ldrh	r3, [r7, #8]
 8011c30:	4293      	cmp	r3, r2
 8011c32:	bf28      	it	cs
 8011c34:	4613      	movcs	r3, r2
 8011c36:	b29b      	uxth	r3, r3
 8011c38:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8011c3a:	893b      	ldrh	r3, [r7, #8]
 8011c3c:	461a      	mov	r2, r3
 8011c3e:	68f9      	ldr	r1, [r7, #12]
 8011c40:	6878      	ldr	r0, [r7, #4]
 8011c42:	f000 fa69 	bl	8012118 <USBD_CtlSendData>
 8011c46:	e009      	b.n	8011c5c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8011c48:	6839      	ldr	r1, [r7, #0]
 8011c4a:	6878      	ldr	r0, [r7, #4]
 8011c4c:	f000 f9e7 	bl	801201e <USBD_CtlError>
 8011c50:	e004      	b.n	8011c5c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8011c52:	6878      	ldr	r0, [r7, #4]
 8011c54:	f000 faba 	bl	80121cc <USBD_CtlSendStatus>
 8011c58:	e000      	b.n	8011c5c <USBD_GetDescriptor+0x2cc>
    return;
 8011c5a:	bf00      	nop
  }
}
 8011c5c:	3710      	adds	r7, #16
 8011c5e:	46bd      	mov	sp, r7
 8011c60:	bd80      	pop	{r7, pc}
 8011c62:	bf00      	nop

08011c64 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011c64:	b580      	push	{r7, lr}
 8011c66:	b084      	sub	sp, #16
 8011c68:	af00      	add	r7, sp, #0
 8011c6a:	6078      	str	r0, [r7, #4]
 8011c6c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8011c6e:	683b      	ldr	r3, [r7, #0]
 8011c70:	889b      	ldrh	r3, [r3, #4]
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	d131      	bne.n	8011cda <USBD_SetAddress+0x76>
 8011c76:	683b      	ldr	r3, [r7, #0]
 8011c78:	88db      	ldrh	r3, [r3, #6]
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	d12d      	bne.n	8011cda <USBD_SetAddress+0x76>
 8011c7e:	683b      	ldr	r3, [r7, #0]
 8011c80:	885b      	ldrh	r3, [r3, #2]
 8011c82:	2b7f      	cmp	r3, #127	@ 0x7f
 8011c84:	d829      	bhi.n	8011cda <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8011c86:	683b      	ldr	r3, [r7, #0]
 8011c88:	885b      	ldrh	r3, [r3, #2]
 8011c8a:	b2db      	uxtb	r3, r3
 8011c8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011c90:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011c92:	687b      	ldr	r3, [r7, #4]
 8011c94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011c98:	b2db      	uxtb	r3, r3
 8011c9a:	2b03      	cmp	r3, #3
 8011c9c:	d104      	bne.n	8011ca8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8011c9e:	6839      	ldr	r1, [r7, #0]
 8011ca0:	6878      	ldr	r0, [r7, #4]
 8011ca2:	f000 f9bc 	bl	801201e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011ca6:	e01d      	b.n	8011ce4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	7bfa      	ldrb	r2, [r7, #15]
 8011cac:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8011cb0:	7bfb      	ldrb	r3, [r7, #15]
 8011cb2:	4619      	mov	r1, r3
 8011cb4:	6878      	ldr	r0, [r7, #4]
 8011cb6:	f003 fe61 	bl	801597c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8011cba:	6878      	ldr	r0, [r7, #4]
 8011cbc:	f000 fa86 	bl	80121cc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8011cc0:	7bfb      	ldrb	r3, [r7, #15]
 8011cc2:	2b00      	cmp	r3, #0
 8011cc4:	d004      	beq.n	8011cd0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	2202      	movs	r2, #2
 8011cca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011cce:	e009      	b.n	8011ce4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	2201      	movs	r2, #1
 8011cd4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011cd8:	e004      	b.n	8011ce4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8011cda:	6839      	ldr	r1, [r7, #0]
 8011cdc:	6878      	ldr	r0, [r7, #4]
 8011cde:	f000 f99e 	bl	801201e <USBD_CtlError>
  }
}
 8011ce2:	bf00      	nop
 8011ce4:	bf00      	nop
 8011ce6:	3710      	adds	r7, #16
 8011ce8:	46bd      	mov	sp, r7
 8011cea:	bd80      	pop	{r7, pc}

08011cec <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011cec:	b580      	push	{r7, lr}
 8011cee:	b084      	sub	sp, #16
 8011cf0:	af00      	add	r7, sp, #0
 8011cf2:	6078      	str	r0, [r7, #4]
 8011cf4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011cf6:	2300      	movs	r3, #0
 8011cf8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8011cfa:	683b      	ldr	r3, [r7, #0]
 8011cfc:	885b      	ldrh	r3, [r3, #2]
 8011cfe:	b2da      	uxtb	r2, r3
 8011d00:	4b4e      	ldr	r3, [pc, #312]	@ (8011e3c <USBD_SetConfig+0x150>)
 8011d02:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8011d04:	4b4d      	ldr	r3, [pc, #308]	@ (8011e3c <USBD_SetConfig+0x150>)
 8011d06:	781b      	ldrb	r3, [r3, #0]
 8011d08:	2b01      	cmp	r3, #1
 8011d0a:	d905      	bls.n	8011d18 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8011d0c:	6839      	ldr	r1, [r7, #0]
 8011d0e:	6878      	ldr	r0, [r7, #4]
 8011d10:	f000 f985 	bl	801201e <USBD_CtlError>
    return USBD_FAIL;
 8011d14:	2303      	movs	r3, #3
 8011d16:	e08c      	b.n	8011e32 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011d1e:	b2db      	uxtb	r3, r3
 8011d20:	2b02      	cmp	r3, #2
 8011d22:	d002      	beq.n	8011d2a <USBD_SetConfig+0x3e>
 8011d24:	2b03      	cmp	r3, #3
 8011d26:	d029      	beq.n	8011d7c <USBD_SetConfig+0x90>
 8011d28:	e075      	b.n	8011e16 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8011d2a:	4b44      	ldr	r3, [pc, #272]	@ (8011e3c <USBD_SetConfig+0x150>)
 8011d2c:	781b      	ldrb	r3, [r3, #0]
 8011d2e:	2b00      	cmp	r3, #0
 8011d30:	d020      	beq.n	8011d74 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8011d32:	4b42      	ldr	r3, [pc, #264]	@ (8011e3c <USBD_SetConfig+0x150>)
 8011d34:	781b      	ldrb	r3, [r3, #0]
 8011d36:	461a      	mov	r2, r3
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8011d3c:	4b3f      	ldr	r3, [pc, #252]	@ (8011e3c <USBD_SetConfig+0x150>)
 8011d3e:	781b      	ldrb	r3, [r3, #0]
 8011d40:	4619      	mov	r1, r3
 8011d42:	6878      	ldr	r0, [r7, #4]
 8011d44:	f7fe ffe3 	bl	8010d0e <USBD_SetClassConfig>
 8011d48:	4603      	mov	r3, r0
 8011d4a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8011d4c:	7bfb      	ldrb	r3, [r7, #15]
 8011d4e:	2b00      	cmp	r3, #0
 8011d50:	d008      	beq.n	8011d64 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8011d52:	6839      	ldr	r1, [r7, #0]
 8011d54:	6878      	ldr	r0, [r7, #4]
 8011d56:	f000 f962 	bl	801201e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	2202      	movs	r2, #2
 8011d5e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8011d62:	e065      	b.n	8011e30 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8011d64:	6878      	ldr	r0, [r7, #4]
 8011d66:	f000 fa31 	bl	80121cc <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	2203      	movs	r2, #3
 8011d6e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8011d72:	e05d      	b.n	8011e30 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8011d74:	6878      	ldr	r0, [r7, #4]
 8011d76:	f000 fa29 	bl	80121cc <USBD_CtlSendStatus>
      break;
 8011d7a:	e059      	b.n	8011e30 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8011d7c:	4b2f      	ldr	r3, [pc, #188]	@ (8011e3c <USBD_SetConfig+0x150>)
 8011d7e:	781b      	ldrb	r3, [r3, #0]
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	d112      	bne.n	8011daa <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011d84:	687b      	ldr	r3, [r7, #4]
 8011d86:	2202      	movs	r2, #2
 8011d88:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8011d8c:	4b2b      	ldr	r3, [pc, #172]	@ (8011e3c <USBD_SetConfig+0x150>)
 8011d8e:	781b      	ldrb	r3, [r3, #0]
 8011d90:	461a      	mov	r2, r3
 8011d92:	687b      	ldr	r3, [r7, #4]
 8011d94:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011d96:	4b29      	ldr	r3, [pc, #164]	@ (8011e3c <USBD_SetConfig+0x150>)
 8011d98:	781b      	ldrb	r3, [r3, #0]
 8011d9a:	4619      	mov	r1, r3
 8011d9c:	6878      	ldr	r0, [r7, #4]
 8011d9e:	f7fe ffd2 	bl	8010d46 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8011da2:	6878      	ldr	r0, [r7, #4]
 8011da4:	f000 fa12 	bl	80121cc <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8011da8:	e042      	b.n	8011e30 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8011daa:	4b24      	ldr	r3, [pc, #144]	@ (8011e3c <USBD_SetConfig+0x150>)
 8011dac:	781b      	ldrb	r3, [r3, #0]
 8011dae:	461a      	mov	r2, r3
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	685b      	ldr	r3, [r3, #4]
 8011db4:	429a      	cmp	r2, r3
 8011db6:	d02a      	beq.n	8011e0e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011db8:	687b      	ldr	r3, [r7, #4]
 8011dba:	685b      	ldr	r3, [r3, #4]
 8011dbc:	b2db      	uxtb	r3, r3
 8011dbe:	4619      	mov	r1, r3
 8011dc0:	6878      	ldr	r0, [r7, #4]
 8011dc2:	f7fe ffc0 	bl	8010d46 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8011dc6:	4b1d      	ldr	r3, [pc, #116]	@ (8011e3c <USBD_SetConfig+0x150>)
 8011dc8:	781b      	ldrb	r3, [r3, #0]
 8011dca:	461a      	mov	r2, r3
 8011dcc:	687b      	ldr	r3, [r7, #4]
 8011dce:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8011dd0:	4b1a      	ldr	r3, [pc, #104]	@ (8011e3c <USBD_SetConfig+0x150>)
 8011dd2:	781b      	ldrb	r3, [r3, #0]
 8011dd4:	4619      	mov	r1, r3
 8011dd6:	6878      	ldr	r0, [r7, #4]
 8011dd8:	f7fe ff99 	bl	8010d0e <USBD_SetClassConfig>
 8011ddc:	4603      	mov	r3, r0
 8011dde:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8011de0:	7bfb      	ldrb	r3, [r7, #15]
 8011de2:	2b00      	cmp	r3, #0
 8011de4:	d00f      	beq.n	8011e06 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8011de6:	6839      	ldr	r1, [r7, #0]
 8011de8:	6878      	ldr	r0, [r7, #4]
 8011dea:	f000 f918 	bl	801201e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	685b      	ldr	r3, [r3, #4]
 8011df2:	b2db      	uxtb	r3, r3
 8011df4:	4619      	mov	r1, r3
 8011df6:	6878      	ldr	r0, [r7, #4]
 8011df8:	f7fe ffa5 	bl	8010d46 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	2202      	movs	r2, #2
 8011e00:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8011e04:	e014      	b.n	8011e30 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8011e06:	6878      	ldr	r0, [r7, #4]
 8011e08:	f000 f9e0 	bl	80121cc <USBD_CtlSendStatus>
      break;
 8011e0c:	e010      	b.n	8011e30 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8011e0e:	6878      	ldr	r0, [r7, #4]
 8011e10:	f000 f9dc 	bl	80121cc <USBD_CtlSendStatus>
      break;
 8011e14:	e00c      	b.n	8011e30 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8011e16:	6839      	ldr	r1, [r7, #0]
 8011e18:	6878      	ldr	r0, [r7, #4]
 8011e1a:	f000 f900 	bl	801201e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011e1e:	4b07      	ldr	r3, [pc, #28]	@ (8011e3c <USBD_SetConfig+0x150>)
 8011e20:	781b      	ldrb	r3, [r3, #0]
 8011e22:	4619      	mov	r1, r3
 8011e24:	6878      	ldr	r0, [r7, #4]
 8011e26:	f7fe ff8e 	bl	8010d46 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8011e2a:	2303      	movs	r3, #3
 8011e2c:	73fb      	strb	r3, [r7, #15]
      break;
 8011e2e:	bf00      	nop
  }

  return ret;
 8011e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8011e32:	4618      	mov	r0, r3
 8011e34:	3710      	adds	r7, #16
 8011e36:	46bd      	mov	sp, r7
 8011e38:	bd80      	pop	{r7, pc}
 8011e3a:	bf00      	nop
 8011e3c:	20006164 	.word	0x20006164

08011e40 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011e40:	b580      	push	{r7, lr}
 8011e42:	b082      	sub	sp, #8
 8011e44:	af00      	add	r7, sp, #0
 8011e46:	6078      	str	r0, [r7, #4]
 8011e48:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8011e4a:	683b      	ldr	r3, [r7, #0]
 8011e4c:	88db      	ldrh	r3, [r3, #6]
 8011e4e:	2b01      	cmp	r3, #1
 8011e50:	d004      	beq.n	8011e5c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8011e52:	6839      	ldr	r1, [r7, #0]
 8011e54:	6878      	ldr	r0, [r7, #4]
 8011e56:	f000 f8e2 	bl	801201e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8011e5a:	e023      	b.n	8011ea4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8011e5c:	687b      	ldr	r3, [r7, #4]
 8011e5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011e62:	b2db      	uxtb	r3, r3
 8011e64:	2b02      	cmp	r3, #2
 8011e66:	dc02      	bgt.n	8011e6e <USBD_GetConfig+0x2e>
 8011e68:	2b00      	cmp	r3, #0
 8011e6a:	dc03      	bgt.n	8011e74 <USBD_GetConfig+0x34>
 8011e6c:	e015      	b.n	8011e9a <USBD_GetConfig+0x5a>
 8011e6e:	2b03      	cmp	r3, #3
 8011e70:	d00b      	beq.n	8011e8a <USBD_GetConfig+0x4a>
 8011e72:	e012      	b.n	8011e9a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	2200      	movs	r2, #0
 8011e78:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8011e7a:	687b      	ldr	r3, [r7, #4]
 8011e7c:	3308      	adds	r3, #8
 8011e7e:	2201      	movs	r2, #1
 8011e80:	4619      	mov	r1, r3
 8011e82:	6878      	ldr	r0, [r7, #4]
 8011e84:	f000 f948 	bl	8012118 <USBD_CtlSendData>
        break;
 8011e88:	e00c      	b.n	8011ea4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	3304      	adds	r3, #4
 8011e8e:	2201      	movs	r2, #1
 8011e90:	4619      	mov	r1, r3
 8011e92:	6878      	ldr	r0, [r7, #4]
 8011e94:	f000 f940 	bl	8012118 <USBD_CtlSendData>
        break;
 8011e98:	e004      	b.n	8011ea4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8011e9a:	6839      	ldr	r1, [r7, #0]
 8011e9c:	6878      	ldr	r0, [r7, #4]
 8011e9e:	f000 f8be 	bl	801201e <USBD_CtlError>
        break;
 8011ea2:	bf00      	nop
}
 8011ea4:	bf00      	nop
 8011ea6:	3708      	adds	r7, #8
 8011ea8:	46bd      	mov	sp, r7
 8011eaa:	bd80      	pop	{r7, pc}

08011eac <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011eac:	b580      	push	{r7, lr}
 8011eae:	b082      	sub	sp, #8
 8011eb0:	af00      	add	r7, sp, #0
 8011eb2:	6078      	str	r0, [r7, #4]
 8011eb4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011eb6:	687b      	ldr	r3, [r7, #4]
 8011eb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011ebc:	b2db      	uxtb	r3, r3
 8011ebe:	3b01      	subs	r3, #1
 8011ec0:	2b02      	cmp	r3, #2
 8011ec2:	d81e      	bhi.n	8011f02 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8011ec4:	683b      	ldr	r3, [r7, #0]
 8011ec6:	88db      	ldrh	r3, [r3, #6]
 8011ec8:	2b02      	cmp	r3, #2
 8011eca:	d004      	beq.n	8011ed6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8011ecc:	6839      	ldr	r1, [r7, #0]
 8011ece:	6878      	ldr	r0, [r7, #4]
 8011ed0:	f000 f8a5 	bl	801201e <USBD_CtlError>
        break;
 8011ed4:	e01a      	b.n	8011f0c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	2201      	movs	r2, #1
 8011eda:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8011edc:	687b      	ldr	r3, [r7, #4]
 8011ede:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	d005      	beq.n	8011ef2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	68db      	ldr	r3, [r3, #12]
 8011eea:	f043 0202 	orr.w	r2, r3, #2
 8011eee:	687b      	ldr	r3, [r7, #4]
 8011ef0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8011ef2:	687b      	ldr	r3, [r7, #4]
 8011ef4:	330c      	adds	r3, #12
 8011ef6:	2202      	movs	r2, #2
 8011ef8:	4619      	mov	r1, r3
 8011efa:	6878      	ldr	r0, [r7, #4]
 8011efc:	f000 f90c 	bl	8012118 <USBD_CtlSendData>
      break;
 8011f00:	e004      	b.n	8011f0c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8011f02:	6839      	ldr	r1, [r7, #0]
 8011f04:	6878      	ldr	r0, [r7, #4]
 8011f06:	f000 f88a 	bl	801201e <USBD_CtlError>
      break;
 8011f0a:	bf00      	nop
  }
}
 8011f0c:	bf00      	nop
 8011f0e:	3708      	adds	r7, #8
 8011f10:	46bd      	mov	sp, r7
 8011f12:	bd80      	pop	{r7, pc}

08011f14 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011f14:	b580      	push	{r7, lr}
 8011f16:	b082      	sub	sp, #8
 8011f18:	af00      	add	r7, sp, #0
 8011f1a:	6078      	str	r0, [r7, #4]
 8011f1c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011f1e:	683b      	ldr	r3, [r7, #0]
 8011f20:	885b      	ldrh	r3, [r3, #2]
 8011f22:	2b01      	cmp	r3, #1
 8011f24:	d107      	bne.n	8011f36 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8011f26:	687b      	ldr	r3, [r7, #4]
 8011f28:	2201      	movs	r2, #1
 8011f2a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8011f2e:	6878      	ldr	r0, [r7, #4]
 8011f30:	f000 f94c 	bl	80121cc <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8011f34:	e013      	b.n	8011f5e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8011f36:	683b      	ldr	r3, [r7, #0]
 8011f38:	885b      	ldrh	r3, [r3, #2]
 8011f3a:	2b02      	cmp	r3, #2
 8011f3c:	d10b      	bne.n	8011f56 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8011f3e:	683b      	ldr	r3, [r7, #0]
 8011f40:	889b      	ldrh	r3, [r3, #4]
 8011f42:	0a1b      	lsrs	r3, r3, #8
 8011f44:	b29b      	uxth	r3, r3
 8011f46:	b2da      	uxtb	r2, r3
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8011f4e:	6878      	ldr	r0, [r7, #4]
 8011f50:	f000 f93c 	bl	80121cc <USBD_CtlSendStatus>
}
 8011f54:	e003      	b.n	8011f5e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8011f56:	6839      	ldr	r1, [r7, #0]
 8011f58:	6878      	ldr	r0, [r7, #4]
 8011f5a:	f000 f860 	bl	801201e <USBD_CtlError>
}
 8011f5e:	bf00      	nop
 8011f60:	3708      	adds	r7, #8
 8011f62:	46bd      	mov	sp, r7
 8011f64:	bd80      	pop	{r7, pc}

08011f66 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011f66:	b580      	push	{r7, lr}
 8011f68:	b082      	sub	sp, #8
 8011f6a:	af00      	add	r7, sp, #0
 8011f6c:	6078      	str	r0, [r7, #4]
 8011f6e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011f76:	b2db      	uxtb	r3, r3
 8011f78:	3b01      	subs	r3, #1
 8011f7a:	2b02      	cmp	r3, #2
 8011f7c:	d80b      	bhi.n	8011f96 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011f7e:	683b      	ldr	r3, [r7, #0]
 8011f80:	885b      	ldrh	r3, [r3, #2]
 8011f82:	2b01      	cmp	r3, #1
 8011f84:	d10c      	bne.n	8011fa0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	2200      	movs	r2, #0
 8011f8a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8011f8e:	6878      	ldr	r0, [r7, #4]
 8011f90:	f000 f91c 	bl	80121cc <USBD_CtlSendStatus>
      }
      break;
 8011f94:	e004      	b.n	8011fa0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8011f96:	6839      	ldr	r1, [r7, #0]
 8011f98:	6878      	ldr	r0, [r7, #4]
 8011f9a:	f000 f840 	bl	801201e <USBD_CtlError>
      break;
 8011f9e:	e000      	b.n	8011fa2 <USBD_ClrFeature+0x3c>
      break;
 8011fa0:	bf00      	nop
  }
}
 8011fa2:	bf00      	nop
 8011fa4:	3708      	adds	r7, #8
 8011fa6:	46bd      	mov	sp, r7
 8011fa8:	bd80      	pop	{r7, pc}

08011faa <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8011faa:	b580      	push	{r7, lr}
 8011fac:	b084      	sub	sp, #16
 8011fae:	af00      	add	r7, sp, #0
 8011fb0:	6078      	str	r0, [r7, #4]
 8011fb2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8011fb4:	683b      	ldr	r3, [r7, #0]
 8011fb6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8011fb8:	68fb      	ldr	r3, [r7, #12]
 8011fba:	781a      	ldrb	r2, [r3, #0]
 8011fbc:	687b      	ldr	r3, [r7, #4]
 8011fbe:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8011fc0:	68fb      	ldr	r3, [r7, #12]
 8011fc2:	3301      	adds	r3, #1
 8011fc4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8011fc6:	68fb      	ldr	r3, [r7, #12]
 8011fc8:	781a      	ldrb	r2, [r3, #0]
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8011fce:	68fb      	ldr	r3, [r7, #12]
 8011fd0:	3301      	adds	r3, #1
 8011fd2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8011fd4:	68f8      	ldr	r0, [r7, #12]
 8011fd6:	f7ff fa40 	bl	801145a <SWAPBYTE>
 8011fda:	4603      	mov	r3, r0
 8011fdc:	461a      	mov	r2, r3
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8011fe2:	68fb      	ldr	r3, [r7, #12]
 8011fe4:	3301      	adds	r3, #1
 8011fe6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011fe8:	68fb      	ldr	r3, [r7, #12]
 8011fea:	3301      	adds	r3, #1
 8011fec:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8011fee:	68f8      	ldr	r0, [r7, #12]
 8011ff0:	f7ff fa33 	bl	801145a <SWAPBYTE>
 8011ff4:	4603      	mov	r3, r0
 8011ff6:	461a      	mov	r2, r3
 8011ff8:	687b      	ldr	r3, [r7, #4]
 8011ffa:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8011ffc:	68fb      	ldr	r3, [r7, #12]
 8011ffe:	3301      	adds	r3, #1
 8012000:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012002:	68fb      	ldr	r3, [r7, #12]
 8012004:	3301      	adds	r3, #1
 8012006:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8012008:	68f8      	ldr	r0, [r7, #12]
 801200a:	f7ff fa26 	bl	801145a <SWAPBYTE>
 801200e:	4603      	mov	r3, r0
 8012010:	461a      	mov	r2, r3
 8012012:	687b      	ldr	r3, [r7, #4]
 8012014:	80da      	strh	r2, [r3, #6]
}
 8012016:	bf00      	nop
 8012018:	3710      	adds	r7, #16
 801201a:	46bd      	mov	sp, r7
 801201c:	bd80      	pop	{r7, pc}

0801201e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801201e:	b580      	push	{r7, lr}
 8012020:	b082      	sub	sp, #8
 8012022:	af00      	add	r7, sp, #0
 8012024:	6078      	str	r0, [r7, #4]
 8012026:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8012028:	2180      	movs	r1, #128	@ 0x80
 801202a:	6878      	ldr	r0, [r7, #4]
 801202c:	f003 fc3c 	bl	80158a8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8012030:	2100      	movs	r1, #0
 8012032:	6878      	ldr	r0, [r7, #4]
 8012034:	f003 fc38 	bl	80158a8 <USBD_LL_StallEP>
}
 8012038:	bf00      	nop
 801203a:	3708      	adds	r7, #8
 801203c:	46bd      	mov	sp, r7
 801203e:	bd80      	pop	{r7, pc}

08012040 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8012040:	b580      	push	{r7, lr}
 8012042:	b086      	sub	sp, #24
 8012044:	af00      	add	r7, sp, #0
 8012046:	60f8      	str	r0, [r7, #12]
 8012048:	60b9      	str	r1, [r7, #8]
 801204a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801204c:	2300      	movs	r3, #0
 801204e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8012050:	68fb      	ldr	r3, [r7, #12]
 8012052:	2b00      	cmp	r3, #0
 8012054:	d042      	beq.n	80120dc <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8012056:	68fb      	ldr	r3, [r7, #12]
 8012058:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 801205a:	6938      	ldr	r0, [r7, #16]
 801205c:	f000 f842 	bl	80120e4 <USBD_GetLen>
 8012060:	4603      	mov	r3, r0
 8012062:	3301      	adds	r3, #1
 8012064:	005b      	lsls	r3, r3, #1
 8012066:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801206a:	d808      	bhi.n	801207e <USBD_GetString+0x3e>
 801206c:	6938      	ldr	r0, [r7, #16]
 801206e:	f000 f839 	bl	80120e4 <USBD_GetLen>
 8012072:	4603      	mov	r3, r0
 8012074:	3301      	adds	r3, #1
 8012076:	b29b      	uxth	r3, r3
 8012078:	005b      	lsls	r3, r3, #1
 801207a:	b29a      	uxth	r2, r3
 801207c:	e001      	b.n	8012082 <USBD_GetString+0x42>
 801207e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8012086:	7dfb      	ldrb	r3, [r7, #23]
 8012088:	68ba      	ldr	r2, [r7, #8]
 801208a:	4413      	add	r3, r2
 801208c:	687a      	ldr	r2, [r7, #4]
 801208e:	7812      	ldrb	r2, [r2, #0]
 8012090:	701a      	strb	r2, [r3, #0]
  idx++;
 8012092:	7dfb      	ldrb	r3, [r7, #23]
 8012094:	3301      	adds	r3, #1
 8012096:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8012098:	7dfb      	ldrb	r3, [r7, #23]
 801209a:	68ba      	ldr	r2, [r7, #8]
 801209c:	4413      	add	r3, r2
 801209e:	2203      	movs	r2, #3
 80120a0:	701a      	strb	r2, [r3, #0]
  idx++;
 80120a2:	7dfb      	ldrb	r3, [r7, #23]
 80120a4:	3301      	adds	r3, #1
 80120a6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80120a8:	e013      	b.n	80120d2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80120aa:	7dfb      	ldrb	r3, [r7, #23]
 80120ac:	68ba      	ldr	r2, [r7, #8]
 80120ae:	4413      	add	r3, r2
 80120b0:	693a      	ldr	r2, [r7, #16]
 80120b2:	7812      	ldrb	r2, [r2, #0]
 80120b4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80120b6:	693b      	ldr	r3, [r7, #16]
 80120b8:	3301      	adds	r3, #1
 80120ba:	613b      	str	r3, [r7, #16]
    idx++;
 80120bc:	7dfb      	ldrb	r3, [r7, #23]
 80120be:	3301      	adds	r3, #1
 80120c0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80120c2:	7dfb      	ldrb	r3, [r7, #23]
 80120c4:	68ba      	ldr	r2, [r7, #8]
 80120c6:	4413      	add	r3, r2
 80120c8:	2200      	movs	r2, #0
 80120ca:	701a      	strb	r2, [r3, #0]
    idx++;
 80120cc:	7dfb      	ldrb	r3, [r7, #23]
 80120ce:	3301      	adds	r3, #1
 80120d0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80120d2:	693b      	ldr	r3, [r7, #16]
 80120d4:	781b      	ldrb	r3, [r3, #0]
 80120d6:	2b00      	cmp	r3, #0
 80120d8:	d1e7      	bne.n	80120aa <USBD_GetString+0x6a>
 80120da:	e000      	b.n	80120de <USBD_GetString+0x9e>
    return;
 80120dc:	bf00      	nop
  }
}
 80120de:	3718      	adds	r7, #24
 80120e0:	46bd      	mov	sp, r7
 80120e2:	bd80      	pop	{r7, pc}

080120e4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80120e4:	b480      	push	{r7}
 80120e6:	b085      	sub	sp, #20
 80120e8:	af00      	add	r7, sp, #0
 80120ea:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80120ec:	2300      	movs	r3, #0
 80120ee:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80120f4:	e005      	b.n	8012102 <USBD_GetLen+0x1e>
  {
    len++;
 80120f6:	7bfb      	ldrb	r3, [r7, #15]
 80120f8:	3301      	adds	r3, #1
 80120fa:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80120fc:	68bb      	ldr	r3, [r7, #8]
 80120fe:	3301      	adds	r3, #1
 8012100:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8012102:	68bb      	ldr	r3, [r7, #8]
 8012104:	781b      	ldrb	r3, [r3, #0]
 8012106:	2b00      	cmp	r3, #0
 8012108:	d1f5      	bne.n	80120f6 <USBD_GetLen+0x12>
  }

  return len;
 801210a:	7bfb      	ldrb	r3, [r7, #15]
}
 801210c:	4618      	mov	r0, r3
 801210e:	3714      	adds	r7, #20
 8012110:	46bd      	mov	sp, r7
 8012112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012116:	4770      	bx	lr

08012118 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8012118:	b580      	push	{r7, lr}
 801211a:	b084      	sub	sp, #16
 801211c:	af00      	add	r7, sp, #0
 801211e:	60f8      	str	r0, [r7, #12]
 8012120:	60b9      	str	r1, [r7, #8]
 8012122:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8012124:	68fb      	ldr	r3, [r7, #12]
 8012126:	2202      	movs	r2, #2
 8012128:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 801212c:	68fb      	ldr	r3, [r7, #12]
 801212e:	687a      	ldr	r2, [r7, #4]
 8012130:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8012132:	68fb      	ldr	r3, [r7, #12]
 8012134:	687a      	ldr	r2, [r7, #4]
 8012136:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	68ba      	ldr	r2, [r7, #8]
 801213c:	2100      	movs	r1, #0
 801213e:	68f8      	ldr	r0, [r7, #12]
 8012140:	f003 fc3b 	bl	80159ba <USBD_LL_Transmit>

  return USBD_OK;
 8012144:	2300      	movs	r3, #0
}
 8012146:	4618      	mov	r0, r3
 8012148:	3710      	adds	r7, #16
 801214a:	46bd      	mov	sp, r7
 801214c:	bd80      	pop	{r7, pc}

0801214e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801214e:	b580      	push	{r7, lr}
 8012150:	b084      	sub	sp, #16
 8012152:	af00      	add	r7, sp, #0
 8012154:	60f8      	str	r0, [r7, #12]
 8012156:	60b9      	str	r1, [r7, #8]
 8012158:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	68ba      	ldr	r2, [r7, #8]
 801215e:	2100      	movs	r1, #0
 8012160:	68f8      	ldr	r0, [r7, #12]
 8012162:	f003 fc2a 	bl	80159ba <USBD_LL_Transmit>

  return USBD_OK;
 8012166:	2300      	movs	r3, #0
}
 8012168:	4618      	mov	r0, r3
 801216a:	3710      	adds	r7, #16
 801216c:	46bd      	mov	sp, r7
 801216e:	bd80      	pop	{r7, pc}

08012170 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8012170:	b580      	push	{r7, lr}
 8012172:	b084      	sub	sp, #16
 8012174:	af00      	add	r7, sp, #0
 8012176:	60f8      	str	r0, [r7, #12]
 8012178:	60b9      	str	r1, [r7, #8]
 801217a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801217c:	68fb      	ldr	r3, [r7, #12]
 801217e:	2203      	movs	r2, #3
 8012180:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8012184:	68fb      	ldr	r3, [r7, #12]
 8012186:	687a      	ldr	r2, [r7, #4]
 8012188:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 801218c:	68fb      	ldr	r3, [r7, #12]
 801218e:	687a      	ldr	r2, [r7, #4]
 8012190:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012194:	687b      	ldr	r3, [r7, #4]
 8012196:	68ba      	ldr	r2, [r7, #8]
 8012198:	2100      	movs	r1, #0
 801219a:	68f8      	ldr	r0, [r7, #12]
 801219c:	f003 fc2e 	bl	80159fc <USBD_LL_PrepareReceive>

  return USBD_OK;
 80121a0:	2300      	movs	r3, #0
}
 80121a2:	4618      	mov	r0, r3
 80121a4:	3710      	adds	r7, #16
 80121a6:	46bd      	mov	sp, r7
 80121a8:	bd80      	pop	{r7, pc}

080121aa <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80121aa:	b580      	push	{r7, lr}
 80121ac:	b084      	sub	sp, #16
 80121ae:	af00      	add	r7, sp, #0
 80121b0:	60f8      	str	r0, [r7, #12]
 80121b2:	60b9      	str	r1, [r7, #8]
 80121b4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80121b6:	687b      	ldr	r3, [r7, #4]
 80121b8:	68ba      	ldr	r2, [r7, #8]
 80121ba:	2100      	movs	r1, #0
 80121bc:	68f8      	ldr	r0, [r7, #12]
 80121be:	f003 fc1d 	bl	80159fc <USBD_LL_PrepareReceive>

  return USBD_OK;
 80121c2:	2300      	movs	r3, #0
}
 80121c4:	4618      	mov	r0, r3
 80121c6:	3710      	adds	r7, #16
 80121c8:	46bd      	mov	sp, r7
 80121ca:	bd80      	pop	{r7, pc}

080121cc <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80121cc:	b580      	push	{r7, lr}
 80121ce:	b082      	sub	sp, #8
 80121d0:	af00      	add	r7, sp, #0
 80121d2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80121d4:	687b      	ldr	r3, [r7, #4]
 80121d6:	2204      	movs	r2, #4
 80121d8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80121dc:	2300      	movs	r3, #0
 80121de:	2200      	movs	r2, #0
 80121e0:	2100      	movs	r1, #0
 80121e2:	6878      	ldr	r0, [r7, #4]
 80121e4:	f003 fbe9 	bl	80159ba <USBD_LL_Transmit>

  return USBD_OK;
 80121e8:	2300      	movs	r3, #0
}
 80121ea:	4618      	mov	r0, r3
 80121ec:	3708      	adds	r7, #8
 80121ee:	46bd      	mov	sp, r7
 80121f0:	bd80      	pop	{r7, pc}

080121f2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80121f2:	b580      	push	{r7, lr}
 80121f4:	b082      	sub	sp, #8
 80121f6:	af00      	add	r7, sp, #0
 80121f8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80121fa:	687b      	ldr	r3, [r7, #4]
 80121fc:	2205      	movs	r2, #5
 80121fe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012202:	2300      	movs	r3, #0
 8012204:	2200      	movs	r2, #0
 8012206:	2100      	movs	r1, #0
 8012208:	6878      	ldr	r0, [r7, #4]
 801220a:	f003 fbf7 	bl	80159fc <USBD_LL_PrepareReceive>

  return USBD_OK;
 801220e:	2300      	movs	r3, #0
}
 8012210:	4618      	mov	r0, r3
 8012212:	3708      	adds	r7, #8
 8012214:	46bd      	mov	sp, r7
 8012216:	bd80      	pop	{r7, pc}

08012218 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8012218:	b580      	push	{r7, lr}
 801221a:	b084      	sub	sp, #16
 801221c:	af00      	add	r7, sp, #0
 801221e:	4603      	mov	r3, r0
 8012220:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8012222:	79fb      	ldrb	r3, [r7, #7]
 8012224:	4a08      	ldr	r2, [pc, #32]	@ (8012248 <disk_status+0x30>)
 8012226:	009b      	lsls	r3, r3, #2
 8012228:	4413      	add	r3, r2
 801222a:	685b      	ldr	r3, [r3, #4]
 801222c:	685b      	ldr	r3, [r3, #4]
 801222e:	79fa      	ldrb	r2, [r7, #7]
 8012230:	4905      	ldr	r1, [pc, #20]	@ (8012248 <disk_status+0x30>)
 8012232:	440a      	add	r2, r1
 8012234:	7a12      	ldrb	r2, [r2, #8]
 8012236:	4610      	mov	r0, r2
 8012238:	4798      	blx	r3
 801223a:	4603      	mov	r3, r0
 801223c:	73fb      	strb	r3, [r7, #15]
  return stat;
 801223e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012240:	4618      	mov	r0, r3
 8012242:	3710      	adds	r7, #16
 8012244:	46bd      	mov	sp, r7
 8012246:	bd80      	pop	{r7, pc}
 8012248:	20006390 	.word	0x20006390

0801224c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 801224c:	b580      	push	{r7, lr}
 801224e:	b084      	sub	sp, #16
 8012250:	af00      	add	r7, sp, #0
 8012252:	4603      	mov	r3, r0
 8012254:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8012256:	2300      	movs	r3, #0
 8012258:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 801225a:	79fb      	ldrb	r3, [r7, #7]
 801225c:	4a0e      	ldr	r2, [pc, #56]	@ (8012298 <disk_initialize+0x4c>)
 801225e:	5cd3      	ldrb	r3, [r2, r3]
 8012260:	2b00      	cmp	r3, #0
 8012262:	d114      	bne.n	801228e <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8012264:	79fb      	ldrb	r3, [r7, #7]
 8012266:	4a0c      	ldr	r2, [pc, #48]	@ (8012298 <disk_initialize+0x4c>)
 8012268:	009b      	lsls	r3, r3, #2
 801226a:	4413      	add	r3, r2
 801226c:	685b      	ldr	r3, [r3, #4]
 801226e:	681b      	ldr	r3, [r3, #0]
 8012270:	79fa      	ldrb	r2, [r7, #7]
 8012272:	4909      	ldr	r1, [pc, #36]	@ (8012298 <disk_initialize+0x4c>)
 8012274:	440a      	add	r2, r1
 8012276:	7a12      	ldrb	r2, [r2, #8]
 8012278:	4610      	mov	r0, r2
 801227a:	4798      	blx	r3
 801227c:	4603      	mov	r3, r0
 801227e:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8012280:	7bfb      	ldrb	r3, [r7, #15]
 8012282:	2b00      	cmp	r3, #0
 8012284:	d103      	bne.n	801228e <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 8012286:	79fb      	ldrb	r3, [r7, #7]
 8012288:	4a03      	ldr	r2, [pc, #12]	@ (8012298 <disk_initialize+0x4c>)
 801228a:	2101      	movs	r1, #1
 801228c:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 801228e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012290:	4618      	mov	r0, r3
 8012292:	3710      	adds	r7, #16
 8012294:	46bd      	mov	sp, r7
 8012296:	bd80      	pop	{r7, pc}
 8012298:	20006390 	.word	0x20006390

0801229c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 801229c:	b590      	push	{r4, r7, lr}
 801229e:	b087      	sub	sp, #28
 80122a0:	af00      	add	r7, sp, #0
 80122a2:	60b9      	str	r1, [r7, #8]
 80122a4:	607a      	str	r2, [r7, #4]
 80122a6:	603b      	str	r3, [r7, #0]
 80122a8:	4603      	mov	r3, r0
 80122aa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80122ac:	7bfb      	ldrb	r3, [r7, #15]
 80122ae:	4a0a      	ldr	r2, [pc, #40]	@ (80122d8 <disk_read+0x3c>)
 80122b0:	009b      	lsls	r3, r3, #2
 80122b2:	4413      	add	r3, r2
 80122b4:	685b      	ldr	r3, [r3, #4]
 80122b6:	689c      	ldr	r4, [r3, #8]
 80122b8:	7bfb      	ldrb	r3, [r7, #15]
 80122ba:	4a07      	ldr	r2, [pc, #28]	@ (80122d8 <disk_read+0x3c>)
 80122bc:	4413      	add	r3, r2
 80122be:	7a18      	ldrb	r0, [r3, #8]
 80122c0:	683b      	ldr	r3, [r7, #0]
 80122c2:	687a      	ldr	r2, [r7, #4]
 80122c4:	68b9      	ldr	r1, [r7, #8]
 80122c6:	47a0      	blx	r4
 80122c8:	4603      	mov	r3, r0
 80122ca:	75fb      	strb	r3, [r7, #23]
  return res;
 80122cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80122ce:	4618      	mov	r0, r3
 80122d0:	371c      	adds	r7, #28
 80122d2:	46bd      	mov	sp, r7
 80122d4:	bd90      	pop	{r4, r7, pc}
 80122d6:	bf00      	nop
 80122d8:	20006390 	.word	0x20006390

080122dc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80122dc:	b590      	push	{r4, r7, lr}
 80122de:	b087      	sub	sp, #28
 80122e0:	af00      	add	r7, sp, #0
 80122e2:	60b9      	str	r1, [r7, #8]
 80122e4:	607a      	str	r2, [r7, #4]
 80122e6:	603b      	str	r3, [r7, #0]
 80122e8:	4603      	mov	r3, r0
 80122ea:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80122ec:	7bfb      	ldrb	r3, [r7, #15]
 80122ee:	4a0a      	ldr	r2, [pc, #40]	@ (8012318 <disk_write+0x3c>)
 80122f0:	009b      	lsls	r3, r3, #2
 80122f2:	4413      	add	r3, r2
 80122f4:	685b      	ldr	r3, [r3, #4]
 80122f6:	68dc      	ldr	r4, [r3, #12]
 80122f8:	7bfb      	ldrb	r3, [r7, #15]
 80122fa:	4a07      	ldr	r2, [pc, #28]	@ (8012318 <disk_write+0x3c>)
 80122fc:	4413      	add	r3, r2
 80122fe:	7a18      	ldrb	r0, [r3, #8]
 8012300:	683b      	ldr	r3, [r7, #0]
 8012302:	687a      	ldr	r2, [r7, #4]
 8012304:	68b9      	ldr	r1, [r7, #8]
 8012306:	47a0      	blx	r4
 8012308:	4603      	mov	r3, r0
 801230a:	75fb      	strb	r3, [r7, #23]
  return res;
 801230c:	7dfb      	ldrb	r3, [r7, #23]
}
 801230e:	4618      	mov	r0, r3
 8012310:	371c      	adds	r7, #28
 8012312:	46bd      	mov	sp, r7
 8012314:	bd90      	pop	{r4, r7, pc}
 8012316:	bf00      	nop
 8012318:	20006390 	.word	0x20006390

0801231c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 801231c:	b580      	push	{r7, lr}
 801231e:	b084      	sub	sp, #16
 8012320:	af00      	add	r7, sp, #0
 8012322:	4603      	mov	r3, r0
 8012324:	603a      	str	r2, [r7, #0]
 8012326:	71fb      	strb	r3, [r7, #7]
 8012328:	460b      	mov	r3, r1
 801232a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 801232c:	79fb      	ldrb	r3, [r7, #7]
 801232e:	4a09      	ldr	r2, [pc, #36]	@ (8012354 <disk_ioctl+0x38>)
 8012330:	009b      	lsls	r3, r3, #2
 8012332:	4413      	add	r3, r2
 8012334:	685b      	ldr	r3, [r3, #4]
 8012336:	691b      	ldr	r3, [r3, #16]
 8012338:	79fa      	ldrb	r2, [r7, #7]
 801233a:	4906      	ldr	r1, [pc, #24]	@ (8012354 <disk_ioctl+0x38>)
 801233c:	440a      	add	r2, r1
 801233e:	7a10      	ldrb	r0, [r2, #8]
 8012340:	79b9      	ldrb	r1, [r7, #6]
 8012342:	683a      	ldr	r2, [r7, #0]
 8012344:	4798      	blx	r3
 8012346:	4603      	mov	r3, r0
 8012348:	73fb      	strb	r3, [r7, #15]
  return res;
 801234a:	7bfb      	ldrb	r3, [r7, #15]
}
 801234c:	4618      	mov	r0, r3
 801234e:	3710      	adds	r7, #16
 8012350:	46bd      	mov	sp, r7
 8012352:	bd80      	pop	{r7, pc}
 8012354:	20006390 	.word	0x20006390

08012358 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8012358:	b480      	push	{r7}
 801235a:	b085      	sub	sp, #20
 801235c:	af00      	add	r7, sp, #0
 801235e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8012360:	687b      	ldr	r3, [r7, #4]
 8012362:	3301      	adds	r3, #1
 8012364:	781b      	ldrb	r3, [r3, #0]
 8012366:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8012368:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801236c:	021b      	lsls	r3, r3, #8
 801236e:	b21a      	sxth	r2, r3
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	781b      	ldrb	r3, [r3, #0]
 8012374:	b21b      	sxth	r3, r3
 8012376:	4313      	orrs	r3, r2
 8012378:	b21b      	sxth	r3, r3
 801237a:	81fb      	strh	r3, [r7, #14]
	return rv;
 801237c:	89fb      	ldrh	r3, [r7, #14]
}
 801237e:	4618      	mov	r0, r3
 8012380:	3714      	adds	r7, #20
 8012382:	46bd      	mov	sp, r7
 8012384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012388:	4770      	bx	lr

0801238a <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 801238a:	b480      	push	{r7}
 801238c:	b085      	sub	sp, #20
 801238e:	af00      	add	r7, sp, #0
 8012390:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	3303      	adds	r3, #3
 8012396:	781b      	ldrb	r3, [r3, #0]
 8012398:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 801239a:	68fb      	ldr	r3, [r7, #12]
 801239c:	021b      	lsls	r3, r3, #8
 801239e:	687a      	ldr	r2, [r7, #4]
 80123a0:	3202      	adds	r2, #2
 80123a2:	7812      	ldrb	r2, [r2, #0]
 80123a4:	4313      	orrs	r3, r2
 80123a6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80123a8:	68fb      	ldr	r3, [r7, #12]
 80123aa:	021b      	lsls	r3, r3, #8
 80123ac:	687a      	ldr	r2, [r7, #4]
 80123ae:	3201      	adds	r2, #1
 80123b0:	7812      	ldrb	r2, [r2, #0]
 80123b2:	4313      	orrs	r3, r2
 80123b4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80123b6:	68fb      	ldr	r3, [r7, #12]
 80123b8:	021b      	lsls	r3, r3, #8
 80123ba:	687a      	ldr	r2, [r7, #4]
 80123bc:	7812      	ldrb	r2, [r2, #0]
 80123be:	4313      	orrs	r3, r2
 80123c0:	60fb      	str	r3, [r7, #12]
	return rv;
 80123c2:	68fb      	ldr	r3, [r7, #12]
}
 80123c4:	4618      	mov	r0, r3
 80123c6:	3714      	adds	r7, #20
 80123c8:	46bd      	mov	sp, r7
 80123ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123ce:	4770      	bx	lr

080123d0 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80123d0:	b480      	push	{r7}
 80123d2:	b083      	sub	sp, #12
 80123d4:	af00      	add	r7, sp, #0
 80123d6:	6078      	str	r0, [r7, #4]
 80123d8:	460b      	mov	r3, r1
 80123da:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	1c5a      	adds	r2, r3, #1
 80123e0:	607a      	str	r2, [r7, #4]
 80123e2:	887a      	ldrh	r2, [r7, #2]
 80123e4:	b2d2      	uxtb	r2, r2
 80123e6:	701a      	strb	r2, [r3, #0]
 80123e8:	887b      	ldrh	r3, [r7, #2]
 80123ea:	0a1b      	lsrs	r3, r3, #8
 80123ec:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	1c5a      	adds	r2, r3, #1
 80123f2:	607a      	str	r2, [r7, #4]
 80123f4:	887a      	ldrh	r2, [r7, #2]
 80123f6:	b2d2      	uxtb	r2, r2
 80123f8:	701a      	strb	r2, [r3, #0]
}
 80123fa:	bf00      	nop
 80123fc:	370c      	adds	r7, #12
 80123fe:	46bd      	mov	sp, r7
 8012400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012404:	4770      	bx	lr

08012406 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8012406:	b480      	push	{r7}
 8012408:	b083      	sub	sp, #12
 801240a:	af00      	add	r7, sp, #0
 801240c:	6078      	str	r0, [r7, #4]
 801240e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012410:	687b      	ldr	r3, [r7, #4]
 8012412:	1c5a      	adds	r2, r3, #1
 8012414:	607a      	str	r2, [r7, #4]
 8012416:	683a      	ldr	r2, [r7, #0]
 8012418:	b2d2      	uxtb	r2, r2
 801241a:	701a      	strb	r2, [r3, #0]
 801241c:	683b      	ldr	r3, [r7, #0]
 801241e:	0a1b      	lsrs	r3, r3, #8
 8012420:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	1c5a      	adds	r2, r3, #1
 8012426:	607a      	str	r2, [r7, #4]
 8012428:	683a      	ldr	r2, [r7, #0]
 801242a:	b2d2      	uxtb	r2, r2
 801242c:	701a      	strb	r2, [r3, #0]
 801242e:	683b      	ldr	r3, [r7, #0]
 8012430:	0a1b      	lsrs	r3, r3, #8
 8012432:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012434:	687b      	ldr	r3, [r7, #4]
 8012436:	1c5a      	adds	r2, r3, #1
 8012438:	607a      	str	r2, [r7, #4]
 801243a:	683a      	ldr	r2, [r7, #0]
 801243c:	b2d2      	uxtb	r2, r2
 801243e:	701a      	strb	r2, [r3, #0]
 8012440:	683b      	ldr	r3, [r7, #0]
 8012442:	0a1b      	lsrs	r3, r3, #8
 8012444:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	1c5a      	adds	r2, r3, #1
 801244a:	607a      	str	r2, [r7, #4]
 801244c:	683a      	ldr	r2, [r7, #0]
 801244e:	b2d2      	uxtb	r2, r2
 8012450:	701a      	strb	r2, [r3, #0]
}
 8012452:	bf00      	nop
 8012454:	370c      	adds	r7, #12
 8012456:	46bd      	mov	sp, r7
 8012458:	f85d 7b04 	ldr.w	r7, [sp], #4
 801245c:	4770      	bx	lr

0801245e <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 801245e:	b480      	push	{r7}
 8012460:	b087      	sub	sp, #28
 8012462:	af00      	add	r7, sp, #0
 8012464:	60f8      	str	r0, [r7, #12]
 8012466:	60b9      	str	r1, [r7, #8]
 8012468:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801246a:	68fb      	ldr	r3, [r7, #12]
 801246c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 801246e:	68bb      	ldr	r3, [r7, #8]
 8012470:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	2b00      	cmp	r3, #0
 8012476:	d00d      	beq.n	8012494 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8012478:	693a      	ldr	r2, [r7, #16]
 801247a:	1c53      	adds	r3, r2, #1
 801247c:	613b      	str	r3, [r7, #16]
 801247e:	697b      	ldr	r3, [r7, #20]
 8012480:	1c59      	adds	r1, r3, #1
 8012482:	6179      	str	r1, [r7, #20]
 8012484:	7812      	ldrb	r2, [r2, #0]
 8012486:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	3b01      	subs	r3, #1
 801248c:	607b      	str	r3, [r7, #4]
 801248e:	687b      	ldr	r3, [r7, #4]
 8012490:	2b00      	cmp	r3, #0
 8012492:	d1f1      	bne.n	8012478 <mem_cpy+0x1a>
	}
}
 8012494:	bf00      	nop
 8012496:	371c      	adds	r7, #28
 8012498:	46bd      	mov	sp, r7
 801249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801249e:	4770      	bx	lr

080124a0 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80124a0:	b480      	push	{r7}
 80124a2:	b087      	sub	sp, #28
 80124a4:	af00      	add	r7, sp, #0
 80124a6:	60f8      	str	r0, [r7, #12]
 80124a8:	60b9      	str	r1, [r7, #8]
 80124aa:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80124ac:	68fb      	ldr	r3, [r7, #12]
 80124ae:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80124b0:	697b      	ldr	r3, [r7, #20]
 80124b2:	1c5a      	adds	r2, r3, #1
 80124b4:	617a      	str	r2, [r7, #20]
 80124b6:	68ba      	ldr	r2, [r7, #8]
 80124b8:	b2d2      	uxtb	r2, r2
 80124ba:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80124bc:	687b      	ldr	r3, [r7, #4]
 80124be:	3b01      	subs	r3, #1
 80124c0:	607b      	str	r3, [r7, #4]
 80124c2:	687b      	ldr	r3, [r7, #4]
 80124c4:	2b00      	cmp	r3, #0
 80124c6:	d1f3      	bne.n	80124b0 <mem_set+0x10>
}
 80124c8:	bf00      	nop
 80124ca:	bf00      	nop
 80124cc:	371c      	adds	r7, #28
 80124ce:	46bd      	mov	sp, r7
 80124d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124d4:	4770      	bx	lr

080124d6 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80124d6:	b480      	push	{r7}
 80124d8:	b089      	sub	sp, #36	@ 0x24
 80124da:	af00      	add	r7, sp, #0
 80124dc:	60f8      	str	r0, [r7, #12]
 80124de:	60b9      	str	r1, [r7, #8]
 80124e0:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80124e2:	68fb      	ldr	r3, [r7, #12]
 80124e4:	61fb      	str	r3, [r7, #28]
 80124e6:	68bb      	ldr	r3, [r7, #8]
 80124e8:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80124ea:	2300      	movs	r3, #0
 80124ec:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80124ee:	69fb      	ldr	r3, [r7, #28]
 80124f0:	1c5a      	adds	r2, r3, #1
 80124f2:	61fa      	str	r2, [r7, #28]
 80124f4:	781b      	ldrb	r3, [r3, #0]
 80124f6:	4619      	mov	r1, r3
 80124f8:	69bb      	ldr	r3, [r7, #24]
 80124fa:	1c5a      	adds	r2, r3, #1
 80124fc:	61ba      	str	r2, [r7, #24]
 80124fe:	781b      	ldrb	r3, [r3, #0]
 8012500:	1acb      	subs	r3, r1, r3
 8012502:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8012504:	687b      	ldr	r3, [r7, #4]
 8012506:	3b01      	subs	r3, #1
 8012508:	607b      	str	r3, [r7, #4]
 801250a:	687b      	ldr	r3, [r7, #4]
 801250c:	2b00      	cmp	r3, #0
 801250e:	d002      	beq.n	8012516 <mem_cmp+0x40>
 8012510:	697b      	ldr	r3, [r7, #20]
 8012512:	2b00      	cmp	r3, #0
 8012514:	d0eb      	beq.n	80124ee <mem_cmp+0x18>

	return r;
 8012516:	697b      	ldr	r3, [r7, #20]
}
 8012518:	4618      	mov	r0, r3
 801251a:	3724      	adds	r7, #36	@ 0x24
 801251c:	46bd      	mov	sp, r7
 801251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012522:	4770      	bx	lr

08012524 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8012524:	b480      	push	{r7}
 8012526:	b083      	sub	sp, #12
 8012528:	af00      	add	r7, sp, #0
 801252a:	6078      	str	r0, [r7, #4]
 801252c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 801252e:	e002      	b.n	8012536 <chk_chr+0x12>
 8012530:	687b      	ldr	r3, [r7, #4]
 8012532:	3301      	adds	r3, #1
 8012534:	607b      	str	r3, [r7, #4]
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	781b      	ldrb	r3, [r3, #0]
 801253a:	2b00      	cmp	r3, #0
 801253c:	d005      	beq.n	801254a <chk_chr+0x26>
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	781b      	ldrb	r3, [r3, #0]
 8012542:	461a      	mov	r2, r3
 8012544:	683b      	ldr	r3, [r7, #0]
 8012546:	4293      	cmp	r3, r2
 8012548:	d1f2      	bne.n	8012530 <chk_chr+0xc>
	return *str;
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	781b      	ldrb	r3, [r3, #0]
}
 801254e:	4618      	mov	r0, r3
 8012550:	370c      	adds	r7, #12
 8012552:	46bd      	mov	sp, r7
 8012554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012558:	4770      	bx	lr
	...

0801255c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 801255c:	b480      	push	{r7}
 801255e:	b085      	sub	sp, #20
 8012560:	af00      	add	r7, sp, #0
 8012562:	6078      	str	r0, [r7, #4]
 8012564:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8012566:	2300      	movs	r3, #0
 8012568:	60bb      	str	r3, [r7, #8]
 801256a:	68bb      	ldr	r3, [r7, #8]
 801256c:	60fb      	str	r3, [r7, #12]
 801256e:	e029      	b.n	80125c4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8012570:	4a27      	ldr	r2, [pc, #156]	@ (8012610 <chk_lock+0xb4>)
 8012572:	68fb      	ldr	r3, [r7, #12]
 8012574:	011b      	lsls	r3, r3, #4
 8012576:	4413      	add	r3, r2
 8012578:	681b      	ldr	r3, [r3, #0]
 801257a:	2b00      	cmp	r3, #0
 801257c:	d01d      	beq.n	80125ba <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801257e:	4a24      	ldr	r2, [pc, #144]	@ (8012610 <chk_lock+0xb4>)
 8012580:	68fb      	ldr	r3, [r7, #12]
 8012582:	011b      	lsls	r3, r3, #4
 8012584:	4413      	add	r3, r2
 8012586:	681a      	ldr	r2, [r3, #0]
 8012588:	687b      	ldr	r3, [r7, #4]
 801258a:	681b      	ldr	r3, [r3, #0]
 801258c:	429a      	cmp	r2, r3
 801258e:	d116      	bne.n	80125be <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8012590:	4a1f      	ldr	r2, [pc, #124]	@ (8012610 <chk_lock+0xb4>)
 8012592:	68fb      	ldr	r3, [r7, #12]
 8012594:	011b      	lsls	r3, r3, #4
 8012596:	4413      	add	r3, r2
 8012598:	3304      	adds	r3, #4
 801259a:	681a      	ldr	r2, [r3, #0]
 801259c:	687b      	ldr	r3, [r7, #4]
 801259e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80125a0:	429a      	cmp	r2, r3
 80125a2:	d10c      	bne.n	80125be <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80125a4:	4a1a      	ldr	r2, [pc, #104]	@ (8012610 <chk_lock+0xb4>)
 80125a6:	68fb      	ldr	r3, [r7, #12]
 80125a8:	011b      	lsls	r3, r3, #4
 80125aa:	4413      	add	r3, r2
 80125ac:	3308      	adds	r3, #8
 80125ae:	681a      	ldr	r2, [r3, #0]
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80125b4:	429a      	cmp	r2, r3
 80125b6:	d102      	bne.n	80125be <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80125b8:	e007      	b.n	80125ca <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80125ba:	2301      	movs	r3, #1
 80125bc:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80125be:	68fb      	ldr	r3, [r7, #12]
 80125c0:	3301      	adds	r3, #1
 80125c2:	60fb      	str	r3, [r7, #12]
 80125c4:	68fb      	ldr	r3, [r7, #12]
 80125c6:	2b01      	cmp	r3, #1
 80125c8:	d9d2      	bls.n	8012570 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	2b02      	cmp	r3, #2
 80125ce:	d109      	bne.n	80125e4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80125d0:	68bb      	ldr	r3, [r7, #8]
 80125d2:	2b00      	cmp	r3, #0
 80125d4:	d102      	bne.n	80125dc <chk_lock+0x80>
 80125d6:	683b      	ldr	r3, [r7, #0]
 80125d8:	2b02      	cmp	r3, #2
 80125da:	d101      	bne.n	80125e0 <chk_lock+0x84>
 80125dc:	2300      	movs	r3, #0
 80125de:	e010      	b.n	8012602 <chk_lock+0xa6>
 80125e0:	2312      	movs	r3, #18
 80125e2:	e00e      	b.n	8012602 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80125e4:	683b      	ldr	r3, [r7, #0]
 80125e6:	2b00      	cmp	r3, #0
 80125e8:	d108      	bne.n	80125fc <chk_lock+0xa0>
 80125ea:	4a09      	ldr	r2, [pc, #36]	@ (8012610 <chk_lock+0xb4>)
 80125ec:	68fb      	ldr	r3, [r7, #12]
 80125ee:	011b      	lsls	r3, r3, #4
 80125f0:	4413      	add	r3, r2
 80125f2:	330c      	adds	r3, #12
 80125f4:	881b      	ldrh	r3, [r3, #0]
 80125f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80125fa:	d101      	bne.n	8012600 <chk_lock+0xa4>
 80125fc:	2310      	movs	r3, #16
 80125fe:	e000      	b.n	8012602 <chk_lock+0xa6>
 8012600:	2300      	movs	r3, #0
}
 8012602:	4618      	mov	r0, r3
 8012604:	3714      	adds	r7, #20
 8012606:	46bd      	mov	sp, r7
 8012608:	f85d 7b04 	ldr.w	r7, [sp], #4
 801260c:	4770      	bx	lr
 801260e:	bf00      	nop
 8012610:	20006170 	.word	0x20006170

08012614 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8012614:	b480      	push	{r7}
 8012616:	b083      	sub	sp, #12
 8012618:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 801261a:	2300      	movs	r3, #0
 801261c:	607b      	str	r3, [r7, #4]
 801261e:	e002      	b.n	8012626 <enq_lock+0x12>
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	3301      	adds	r3, #1
 8012624:	607b      	str	r3, [r7, #4]
 8012626:	687b      	ldr	r3, [r7, #4]
 8012628:	2b01      	cmp	r3, #1
 801262a:	d806      	bhi.n	801263a <enq_lock+0x26>
 801262c:	4a09      	ldr	r2, [pc, #36]	@ (8012654 <enq_lock+0x40>)
 801262e:	687b      	ldr	r3, [r7, #4]
 8012630:	011b      	lsls	r3, r3, #4
 8012632:	4413      	add	r3, r2
 8012634:	681b      	ldr	r3, [r3, #0]
 8012636:	2b00      	cmp	r3, #0
 8012638:	d1f2      	bne.n	8012620 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 801263a:	687b      	ldr	r3, [r7, #4]
 801263c:	2b02      	cmp	r3, #2
 801263e:	bf14      	ite	ne
 8012640:	2301      	movne	r3, #1
 8012642:	2300      	moveq	r3, #0
 8012644:	b2db      	uxtb	r3, r3
}
 8012646:	4618      	mov	r0, r3
 8012648:	370c      	adds	r7, #12
 801264a:	46bd      	mov	sp, r7
 801264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012650:	4770      	bx	lr
 8012652:	bf00      	nop
 8012654:	20006170 	.word	0x20006170

08012658 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8012658:	b480      	push	{r7}
 801265a:	b085      	sub	sp, #20
 801265c:	af00      	add	r7, sp, #0
 801265e:	6078      	str	r0, [r7, #4]
 8012660:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8012662:	2300      	movs	r3, #0
 8012664:	60fb      	str	r3, [r7, #12]
 8012666:	e01f      	b.n	80126a8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8012668:	4a41      	ldr	r2, [pc, #260]	@ (8012770 <inc_lock+0x118>)
 801266a:	68fb      	ldr	r3, [r7, #12]
 801266c:	011b      	lsls	r3, r3, #4
 801266e:	4413      	add	r3, r2
 8012670:	681a      	ldr	r2, [r3, #0]
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	681b      	ldr	r3, [r3, #0]
 8012676:	429a      	cmp	r2, r3
 8012678:	d113      	bne.n	80126a2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 801267a:	4a3d      	ldr	r2, [pc, #244]	@ (8012770 <inc_lock+0x118>)
 801267c:	68fb      	ldr	r3, [r7, #12]
 801267e:	011b      	lsls	r3, r3, #4
 8012680:	4413      	add	r3, r2
 8012682:	3304      	adds	r3, #4
 8012684:	681a      	ldr	r2, [r3, #0]
 8012686:	687b      	ldr	r3, [r7, #4]
 8012688:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 801268a:	429a      	cmp	r2, r3
 801268c:	d109      	bne.n	80126a2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 801268e:	4a38      	ldr	r2, [pc, #224]	@ (8012770 <inc_lock+0x118>)
 8012690:	68fb      	ldr	r3, [r7, #12]
 8012692:	011b      	lsls	r3, r3, #4
 8012694:	4413      	add	r3, r2
 8012696:	3308      	adds	r3, #8
 8012698:	681a      	ldr	r2, [r3, #0]
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 801269e:	429a      	cmp	r2, r3
 80126a0:	d006      	beq.n	80126b0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80126a2:	68fb      	ldr	r3, [r7, #12]
 80126a4:	3301      	adds	r3, #1
 80126a6:	60fb      	str	r3, [r7, #12]
 80126a8:	68fb      	ldr	r3, [r7, #12]
 80126aa:	2b01      	cmp	r3, #1
 80126ac:	d9dc      	bls.n	8012668 <inc_lock+0x10>
 80126ae:	e000      	b.n	80126b2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80126b0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80126b2:	68fb      	ldr	r3, [r7, #12]
 80126b4:	2b02      	cmp	r3, #2
 80126b6:	d132      	bne.n	801271e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80126b8:	2300      	movs	r3, #0
 80126ba:	60fb      	str	r3, [r7, #12]
 80126bc:	e002      	b.n	80126c4 <inc_lock+0x6c>
 80126be:	68fb      	ldr	r3, [r7, #12]
 80126c0:	3301      	adds	r3, #1
 80126c2:	60fb      	str	r3, [r7, #12]
 80126c4:	68fb      	ldr	r3, [r7, #12]
 80126c6:	2b01      	cmp	r3, #1
 80126c8:	d806      	bhi.n	80126d8 <inc_lock+0x80>
 80126ca:	4a29      	ldr	r2, [pc, #164]	@ (8012770 <inc_lock+0x118>)
 80126cc:	68fb      	ldr	r3, [r7, #12]
 80126ce:	011b      	lsls	r3, r3, #4
 80126d0:	4413      	add	r3, r2
 80126d2:	681b      	ldr	r3, [r3, #0]
 80126d4:	2b00      	cmp	r3, #0
 80126d6:	d1f2      	bne.n	80126be <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80126d8:	68fb      	ldr	r3, [r7, #12]
 80126da:	2b02      	cmp	r3, #2
 80126dc:	d101      	bne.n	80126e2 <inc_lock+0x8a>
 80126de:	2300      	movs	r3, #0
 80126e0:	e040      	b.n	8012764 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80126e2:	687b      	ldr	r3, [r7, #4]
 80126e4:	681a      	ldr	r2, [r3, #0]
 80126e6:	4922      	ldr	r1, [pc, #136]	@ (8012770 <inc_lock+0x118>)
 80126e8:	68fb      	ldr	r3, [r7, #12]
 80126ea:	011b      	lsls	r3, r3, #4
 80126ec:	440b      	add	r3, r1
 80126ee:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	689a      	ldr	r2, [r3, #8]
 80126f4:	491e      	ldr	r1, [pc, #120]	@ (8012770 <inc_lock+0x118>)
 80126f6:	68fb      	ldr	r3, [r7, #12]
 80126f8:	011b      	lsls	r3, r3, #4
 80126fa:	440b      	add	r3, r1
 80126fc:	3304      	adds	r3, #4
 80126fe:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	695a      	ldr	r2, [r3, #20]
 8012704:	491a      	ldr	r1, [pc, #104]	@ (8012770 <inc_lock+0x118>)
 8012706:	68fb      	ldr	r3, [r7, #12]
 8012708:	011b      	lsls	r3, r3, #4
 801270a:	440b      	add	r3, r1
 801270c:	3308      	adds	r3, #8
 801270e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8012710:	4a17      	ldr	r2, [pc, #92]	@ (8012770 <inc_lock+0x118>)
 8012712:	68fb      	ldr	r3, [r7, #12]
 8012714:	011b      	lsls	r3, r3, #4
 8012716:	4413      	add	r3, r2
 8012718:	330c      	adds	r3, #12
 801271a:	2200      	movs	r2, #0
 801271c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 801271e:	683b      	ldr	r3, [r7, #0]
 8012720:	2b00      	cmp	r3, #0
 8012722:	d009      	beq.n	8012738 <inc_lock+0xe0>
 8012724:	4a12      	ldr	r2, [pc, #72]	@ (8012770 <inc_lock+0x118>)
 8012726:	68fb      	ldr	r3, [r7, #12]
 8012728:	011b      	lsls	r3, r3, #4
 801272a:	4413      	add	r3, r2
 801272c:	330c      	adds	r3, #12
 801272e:	881b      	ldrh	r3, [r3, #0]
 8012730:	2b00      	cmp	r3, #0
 8012732:	d001      	beq.n	8012738 <inc_lock+0xe0>
 8012734:	2300      	movs	r3, #0
 8012736:	e015      	b.n	8012764 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8012738:	683b      	ldr	r3, [r7, #0]
 801273a:	2b00      	cmp	r3, #0
 801273c:	d108      	bne.n	8012750 <inc_lock+0xf8>
 801273e:	4a0c      	ldr	r2, [pc, #48]	@ (8012770 <inc_lock+0x118>)
 8012740:	68fb      	ldr	r3, [r7, #12]
 8012742:	011b      	lsls	r3, r3, #4
 8012744:	4413      	add	r3, r2
 8012746:	330c      	adds	r3, #12
 8012748:	881b      	ldrh	r3, [r3, #0]
 801274a:	3301      	adds	r3, #1
 801274c:	b29a      	uxth	r2, r3
 801274e:	e001      	b.n	8012754 <inc_lock+0xfc>
 8012750:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8012754:	4906      	ldr	r1, [pc, #24]	@ (8012770 <inc_lock+0x118>)
 8012756:	68fb      	ldr	r3, [r7, #12]
 8012758:	011b      	lsls	r3, r3, #4
 801275a:	440b      	add	r3, r1
 801275c:	330c      	adds	r3, #12
 801275e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8012760:	68fb      	ldr	r3, [r7, #12]
 8012762:	3301      	adds	r3, #1
}
 8012764:	4618      	mov	r0, r3
 8012766:	3714      	adds	r7, #20
 8012768:	46bd      	mov	sp, r7
 801276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801276e:	4770      	bx	lr
 8012770:	20006170 	.word	0x20006170

08012774 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8012774:	b480      	push	{r7}
 8012776:	b085      	sub	sp, #20
 8012778:	af00      	add	r7, sp, #0
 801277a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 801277c:	687b      	ldr	r3, [r7, #4]
 801277e:	3b01      	subs	r3, #1
 8012780:	607b      	str	r3, [r7, #4]
 8012782:	687b      	ldr	r3, [r7, #4]
 8012784:	2b01      	cmp	r3, #1
 8012786:	d825      	bhi.n	80127d4 <dec_lock+0x60>
		n = Files[i].ctr;
 8012788:	4a17      	ldr	r2, [pc, #92]	@ (80127e8 <dec_lock+0x74>)
 801278a:	687b      	ldr	r3, [r7, #4]
 801278c:	011b      	lsls	r3, r3, #4
 801278e:	4413      	add	r3, r2
 8012790:	330c      	adds	r3, #12
 8012792:	881b      	ldrh	r3, [r3, #0]
 8012794:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8012796:	89fb      	ldrh	r3, [r7, #14]
 8012798:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801279c:	d101      	bne.n	80127a2 <dec_lock+0x2e>
 801279e:	2300      	movs	r3, #0
 80127a0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80127a2:	89fb      	ldrh	r3, [r7, #14]
 80127a4:	2b00      	cmp	r3, #0
 80127a6:	d002      	beq.n	80127ae <dec_lock+0x3a>
 80127a8:	89fb      	ldrh	r3, [r7, #14]
 80127aa:	3b01      	subs	r3, #1
 80127ac:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80127ae:	4a0e      	ldr	r2, [pc, #56]	@ (80127e8 <dec_lock+0x74>)
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	011b      	lsls	r3, r3, #4
 80127b4:	4413      	add	r3, r2
 80127b6:	330c      	adds	r3, #12
 80127b8:	89fa      	ldrh	r2, [r7, #14]
 80127ba:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80127bc:	89fb      	ldrh	r3, [r7, #14]
 80127be:	2b00      	cmp	r3, #0
 80127c0:	d105      	bne.n	80127ce <dec_lock+0x5a>
 80127c2:	4a09      	ldr	r2, [pc, #36]	@ (80127e8 <dec_lock+0x74>)
 80127c4:	687b      	ldr	r3, [r7, #4]
 80127c6:	011b      	lsls	r3, r3, #4
 80127c8:	4413      	add	r3, r2
 80127ca:	2200      	movs	r2, #0
 80127cc:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80127ce:	2300      	movs	r3, #0
 80127d0:	737b      	strb	r3, [r7, #13]
 80127d2:	e001      	b.n	80127d8 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80127d4:	2302      	movs	r3, #2
 80127d6:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80127d8:	7b7b      	ldrb	r3, [r7, #13]
}
 80127da:	4618      	mov	r0, r3
 80127dc:	3714      	adds	r7, #20
 80127de:	46bd      	mov	sp, r7
 80127e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127e4:	4770      	bx	lr
 80127e6:	bf00      	nop
 80127e8:	20006170 	.word	0x20006170

080127ec <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80127ec:	b480      	push	{r7}
 80127ee:	b085      	sub	sp, #20
 80127f0:	af00      	add	r7, sp, #0
 80127f2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80127f4:	2300      	movs	r3, #0
 80127f6:	60fb      	str	r3, [r7, #12]
 80127f8:	e010      	b.n	801281c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80127fa:	4a0d      	ldr	r2, [pc, #52]	@ (8012830 <clear_lock+0x44>)
 80127fc:	68fb      	ldr	r3, [r7, #12]
 80127fe:	011b      	lsls	r3, r3, #4
 8012800:	4413      	add	r3, r2
 8012802:	681b      	ldr	r3, [r3, #0]
 8012804:	687a      	ldr	r2, [r7, #4]
 8012806:	429a      	cmp	r2, r3
 8012808:	d105      	bne.n	8012816 <clear_lock+0x2a>
 801280a:	4a09      	ldr	r2, [pc, #36]	@ (8012830 <clear_lock+0x44>)
 801280c:	68fb      	ldr	r3, [r7, #12]
 801280e:	011b      	lsls	r3, r3, #4
 8012810:	4413      	add	r3, r2
 8012812:	2200      	movs	r2, #0
 8012814:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8012816:	68fb      	ldr	r3, [r7, #12]
 8012818:	3301      	adds	r3, #1
 801281a:	60fb      	str	r3, [r7, #12]
 801281c:	68fb      	ldr	r3, [r7, #12]
 801281e:	2b01      	cmp	r3, #1
 8012820:	d9eb      	bls.n	80127fa <clear_lock+0xe>
	}
}
 8012822:	bf00      	nop
 8012824:	bf00      	nop
 8012826:	3714      	adds	r7, #20
 8012828:	46bd      	mov	sp, r7
 801282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801282e:	4770      	bx	lr
 8012830:	20006170 	.word	0x20006170

08012834 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8012834:	b580      	push	{r7, lr}
 8012836:	b086      	sub	sp, #24
 8012838:	af00      	add	r7, sp, #0
 801283a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 801283c:	2300      	movs	r3, #0
 801283e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8012840:	687b      	ldr	r3, [r7, #4]
 8012842:	78db      	ldrb	r3, [r3, #3]
 8012844:	2b00      	cmp	r3, #0
 8012846:	d034      	beq.n	80128b2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801284c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 801284e:	687b      	ldr	r3, [r7, #4]
 8012850:	7858      	ldrb	r0, [r3, #1]
 8012852:	687b      	ldr	r3, [r7, #4]
 8012854:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8012858:	2301      	movs	r3, #1
 801285a:	697a      	ldr	r2, [r7, #20]
 801285c:	f7ff fd3e 	bl	80122dc <disk_write>
 8012860:	4603      	mov	r3, r0
 8012862:	2b00      	cmp	r3, #0
 8012864:	d002      	beq.n	801286c <sync_window+0x38>
			res = FR_DISK_ERR;
 8012866:	2301      	movs	r3, #1
 8012868:	73fb      	strb	r3, [r7, #15]
 801286a:	e022      	b.n	80128b2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 801286c:	687b      	ldr	r3, [r7, #4]
 801286e:	2200      	movs	r2, #0
 8012870:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8012872:	687b      	ldr	r3, [r7, #4]
 8012874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012876:	697a      	ldr	r2, [r7, #20]
 8012878:	1ad2      	subs	r2, r2, r3
 801287a:	687b      	ldr	r3, [r7, #4]
 801287c:	6a1b      	ldr	r3, [r3, #32]
 801287e:	429a      	cmp	r2, r3
 8012880:	d217      	bcs.n	80128b2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8012882:	687b      	ldr	r3, [r7, #4]
 8012884:	789b      	ldrb	r3, [r3, #2]
 8012886:	613b      	str	r3, [r7, #16]
 8012888:	e010      	b.n	80128ac <sync_window+0x78>
					wsect += fs->fsize;
 801288a:	687b      	ldr	r3, [r7, #4]
 801288c:	6a1b      	ldr	r3, [r3, #32]
 801288e:	697a      	ldr	r2, [r7, #20]
 8012890:	4413      	add	r3, r2
 8012892:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8012894:	687b      	ldr	r3, [r7, #4]
 8012896:	7858      	ldrb	r0, [r3, #1]
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801289e:	2301      	movs	r3, #1
 80128a0:	697a      	ldr	r2, [r7, #20]
 80128a2:	f7ff fd1b 	bl	80122dc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80128a6:	693b      	ldr	r3, [r7, #16]
 80128a8:	3b01      	subs	r3, #1
 80128aa:	613b      	str	r3, [r7, #16]
 80128ac:	693b      	ldr	r3, [r7, #16]
 80128ae:	2b01      	cmp	r3, #1
 80128b0:	d8eb      	bhi.n	801288a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80128b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80128b4:	4618      	mov	r0, r3
 80128b6:	3718      	adds	r7, #24
 80128b8:	46bd      	mov	sp, r7
 80128ba:	bd80      	pop	{r7, pc}

080128bc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80128bc:	b580      	push	{r7, lr}
 80128be:	b084      	sub	sp, #16
 80128c0:	af00      	add	r7, sp, #0
 80128c2:	6078      	str	r0, [r7, #4]
 80128c4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80128c6:	2300      	movs	r3, #0
 80128c8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80128ce:	683a      	ldr	r2, [r7, #0]
 80128d0:	429a      	cmp	r2, r3
 80128d2:	d01b      	beq.n	801290c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80128d4:	6878      	ldr	r0, [r7, #4]
 80128d6:	f7ff ffad 	bl	8012834 <sync_window>
 80128da:	4603      	mov	r3, r0
 80128dc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80128de:	7bfb      	ldrb	r3, [r7, #15]
 80128e0:	2b00      	cmp	r3, #0
 80128e2:	d113      	bne.n	801290c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	7858      	ldrb	r0, [r3, #1]
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80128ee:	2301      	movs	r3, #1
 80128f0:	683a      	ldr	r2, [r7, #0]
 80128f2:	f7ff fcd3 	bl	801229c <disk_read>
 80128f6:	4603      	mov	r3, r0
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	d004      	beq.n	8012906 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80128fc:	f04f 33ff 	mov.w	r3, #4294967295
 8012900:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8012902:	2301      	movs	r3, #1
 8012904:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8012906:	687b      	ldr	r3, [r7, #4]
 8012908:	683a      	ldr	r2, [r7, #0]
 801290a:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 801290c:	7bfb      	ldrb	r3, [r7, #15]
}
 801290e:	4618      	mov	r0, r3
 8012910:	3710      	adds	r7, #16
 8012912:	46bd      	mov	sp, r7
 8012914:	bd80      	pop	{r7, pc}
	...

08012918 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8012918:	b580      	push	{r7, lr}
 801291a:	b084      	sub	sp, #16
 801291c:	af00      	add	r7, sp, #0
 801291e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8012920:	6878      	ldr	r0, [r7, #4]
 8012922:	f7ff ff87 	bl	8012834 <sync_window>
 8012926:	4603      	mov	r3, r0
 8012928:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801292a:	7bfb      	ldrb	r3, [r7, #15]
 801292c:	2b00      	cmp	r3, #0
 801292e:	d159      	bne.n	80129e4 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	781b      	ldrb	r3, [r3, #0]
 8012934:	2b03      	cmp	r3, #3
 8012936:	d149      	bne.n	80129cc <sync_fs+0xb4>
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	791b      	ldrb	r3, [r3, #4]
 801293c:	2b01      	cmp	r3, #1
 801293e:	d145      	bne.n	80129cc <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8012940:	687b      	ldr	r3, [r7, #4]
 8012942:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8012946:	687b      	ldr	r3, [r7, #4]
 8012948:	899b      	ldrh	r3, [r3, #12]
 801294a:	461a      	mov	r2, r3
 801294c:	2100      	movs	r1, #0
 801294e:	f7ff fda7 	bl	80124a0 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	3338      	adds	r3, #56	@ 0x38
 8012956:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801295a:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 801295e:	4618      	mov	r0, r3
 8012960:	f7ff fd36 	bl	80123d0 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8012964:	687b      	ldr	r3, [r7, #4]
 8012966:	3338      	adds	r3, #56	@ 0x38
 8012968:	4921      	ldr	r1, [pc, #132]	@ (80129f0 <sync_fs+0xd8>)
 801296a:	4618      	mov	r0, r3
 801296c:	f7ff fd4b 	bl	8012406 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8012970:	687b      	ldr	r3, [r7, #4]
 8012972:	3338      	adds	r3, #56	@ 0x38
 8012974:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8012978:	491e      	ldr	r1, [pc, #120]	@ (80129f4 <sync_fs+0xdc>)
 801297a:	4618      	mov	r0, r3
 801297c:	f7ff fd43 	bl	8012406 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8012980:	687b      	ldr	r3, [r7, #4]
 8012982:	3338      	adds	r3, #56	@ 0x38
 8012984:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	699b      	ldr	r3, [r3, #24]
 801298c:	4619      	mov	r1, r3
 801298e:	4610      	mov	r0, r2
 8012990:	f7ff fd39 	bl	8012406 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	3338      	adds	r3, #56	@ 0x38
 8012998:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 801299c:	687b      	ldr	r3, [r7, #4]
 801299e:	695b      	ldr	r3, [r3, #20]
 80129a0:	4619      	mov	r1, r3
 80129a2:	4610      	mov	r0, r2
 80129a4:	f7ff fd2f 	bl	8012406 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80129a8:	687b      	ldr	r3, [r7, #4]
 80129aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80129ac:	1c5a      	adds	r2, r3, #1
 80129ae:	687b      	ldr	r3, [r7, #4]
 80129b0:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	7858      	ldrb	r0, [r3, #1]
 80129b6:	687b      	ldr	r3, [r7, #4]
 80129b8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80129c0:	2301      	movs	r3, #1
 80129c2:	f7ff fc8b 	bl	80122dc <disk_write>
			fs->fsi_flag = 0;
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	2200      	movs	r2, #0
 80129ca:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	785b      	ldrb	r3, [r3, #1]
 80129d0:	2200      	movs	r2, #0
 80129d2:	2100      	movs	r1, #0
 80129d4:	4618      	mov	r0, r3
 80129d6:	f7ff fca1 	bl	801231c <disk_ioctl>
 80129da:	4603      	mov	r3, r0
 80129dc:	2b00      	cmp	r3, #0
 80129de:	d001      	beq.n	80129e4 <sync_fs+0xcc>
 80129e0:	2301      	movs	r3, #1
 80129e2:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80129e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80129e6:	4618      	mov	r0, r3
 80129e8:	3710      	adds	r7, #16
 80129ea:	46bd      	mov	sp, r7
 80129ec:	bd80      	pop	{r7, pc}
 80129ee:	bf00      	nop
 80129f0:	41615252 	.word	0x41615252
 80129f4:	61417272 	.word	0x61417272

080129f8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80129f8:	b480      	push	{r7}
 80129fa:	b083      	sub	sp, #12
 80129fc:	af00      	add	r7, sp, #0
 80129fe:	6078      	str	r0, [r7, #4]
 8012a00:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8012a02:	683b      	ldr	r3, [r7, #0]
 8012a04:	3b02      	subs	r3, #2
 8012a06:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	69db      	ldr	r3, [r3, #28]
 8012a0c:	3b02      	subs	r3, #2
 8012a0e:	683a      	ldr	r2, [r7, #0]
 8012a10:	429a      	cmp	r2, r3
 8012a12:	d301      	bcc.n	8012a18 <clust2sect+0x20>
 8012a14:	2300      	movs	r3, #0
 8012a16:	e008      	b.n	8012a2a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	895b      	ldrh	r3, [r3, #10]
 8012a1c:	461a      	mov	r2, r3
 8012a1e:	683b      	ldr	r3, [r7, #0]
 8012a20:	fb03 f202 	mul.w	r2, r3, r2
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012a28:	4413      	add	r3, r2
}
 8012a2a:	4618      	mov	r0, r3
 8012a2c:	370c      	adds	r7, #12
 8012a2e:	46bd      	mov	sp, r7
 8012a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a34:	4770      	bx	lr

08012a36 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8012a36:	b580      	push	{r7, lr}
 8012a38:	b086      	sub	sp, #24
 8012a3a:	af00      	add	r7, sp, #0
 8012a3c:	6078      	str	r0, [r7, #4]
 8012a3e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8012a40:	687b      	ldr	r3, [r7, #4]
 8012a42:	681b      	ldr	r3, [r3, #0]
 8012a44:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8012a46:	683b      	ldr	r3, [r7, #0]
 8012a48:	2b01      	cmp	r3, #1
 8012a4a:	d904      	bls.n	8012a56 <get_fat+0x20>
 8012a4c:	693b      	ldr	r3, [r7, #16]
 8012a4e:	69db      	ldr	r3, [r3, #28]
 8012a50:	683a      	ldr	r2, [r7, #0]
 8012a52:	429a      	cmp	r2, r3
 8012a54:	d302      	bcc.n	8012a5c <get_fat+0x26>
		val = 1;	/* Internal error */
 8012a56:	2301      	movs	r3, #1
 8012a58:	617b      	str	r3, [r7, #20]
 8012a5a:	e0ba      	b.n	8012bd2 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8012a5c:	f04f 33ff 	mov.w	r3, #4294967295
 8012a60:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8012a62:	693b      	ldr	r3, [r7, #16]
 8012a64:	781b      	ldrb	r3, [r3, #0]
 8012a66:	2b03      	cmp	r3, #3
 8012a68:	f000 8082 	beq.w	8012b70 <get_fat+0x13a>
 8012a6c:	2b03      	cmp	r3, #3
 8012a6e:	f300 80a6 	bgt.w	8012bbe <get_fat+0x188>
 8012a72:	2b01      	cmp	r3, #1
 8012a74:	d002      	beq.n	8012a7c <get_fat+0x46>
 8012a76:	2b02      	cmp	r3, #2
 8012a78:	d055      	beq.n	8012b26 <get_fat+0xf0>
 8012a7a:	e0a0      	b.n	8012bbe <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8012a7c:	683b      	ldr	r3, [r7, #0]
 8012a7e:	60fb      	str	r3, [r7, #12]
 8012a80:	68fb      	ldr	r3, [r7, #12]
 8012a82:	085b      	lsrs	r3, r3, #1
 8012a84:	68fa      	ldr	r2, [r7, #12]
 8012a86:	4413      	add	r3, r2
 8012a88:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012a8a:	693b      	ldr	r3, [r7, #16]
 8012a8c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012a8e:	693b      	ldr	r3, [r7, #16]
 8012a90:	899b      	ldrh	r3, [r3, #12]
 8012a92:	4619      	mov	r1, r3
 8012a94:	68fb      	ldr	r3, [r7, #12]
 8012a96:	fbb3 f3f1 	udiv	r3, r3, r1
 8012a9a:	4413      	add	r3, r2
 8012a9c:	4619      	mov	r1, r3
 8012a9e:	6938      	ldr	r0, [r7, #16]
 8012aa0:	f7ff ff0c 	bl	80128bc <move_window>
 8012aa4:	4603      	mov	r3, r0
 8012aa6:	2b00      	cmp	r3, #0
 8012aa8:	f040 808c 	bne.w	8012bc4 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 8012aac:	68fb      	ldr	r3, [r7, #12]
 8012aae:	1c5a      	adds	r2, r3, #1
 8012ab0:	60fa      	str	r2, [r7, #12]
 8012ab2:	693a      	ldr	r2, [r7, #16]
 8012ab4:	8992      	ldrh	r2, [r2, #12]
 8012ab6:	fbb3 f1f2 	udiv	r1, r3, r2
 8012aba:	fb01 f202 	mul.w	r2, r1, r2
 8012abe:	1a9b      	subs	r3, r3, r2
 8012ac0:	693a      	ldr	r2, [r7, #16]
 8012ac2:	4413      	add	r3, r2
 8012ac4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8012ac8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012aca:	693b      	ldr	r3, [r7, #16]
 8012acc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012ace:	693b      	ldr	r3, [r7, #16]
 8012ad0:	899b      	ldrh	r3, [r3, #12]
 8012ad2:	4619      	mov	r1, r3
 8012ad4:	68fb      	ldr	r3, [r7, #12]
 8012ad6:	fbb3 f3f1 	udiv	r3, r3, r1
 8012ada:	4413      	add	r3, r2
 8012adc:	4619      	mov	r1, r3
 8012ade:	6938      	ldr	r0, [r7, #16]
 8012ae0:	f7ff feec 	bl	80128bc <move_window>
 8012ae4:	4603      	mov	r3, r0
 8012ae6:	2b00      	cmp	r3, #0
 8012ae8:	d16e      	bne.n	8012bc8 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 8012aea:	693b      	ldr	r3, [r7, #16]
 8012aec:	899b      	ldrh	r3, [r3, #12]
 8012aee:	461a      	mov	r2, r3
 8012af0:	68fb      	ldr	r3, [r7, #12]
 8012af2:	fbb3 f1f2 	udiv	r1, r3, r2
 8012af6:	fb01 f202 	mul.w	r2, r1, r2
 8012afa:	1a9b      	subs	r3, r3, r2
 8012afc:	693a      	ldr	r2, [r7, #16]
 8012afe:	4413      	add	r3, r2
 8012b00:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8012b04:	021b      	lsls	r3, r3, #8
 8012b06:	68ba      	ldr	r2, [r7, #8]
 8012b08:	4313      	orrs	r3, r2
 8012b0a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8012b0c:	683b      	ldr	r3, [r7, #0]
 8012b0e:	f003 0301 	and.w	r3, r3, #1
 8012b12:	2b00      	cmp	r3, #0
 8012b14:	d002      	beq.n	8012b1c <get_fat+0xe6>
 8012b16:	68bb      	ldr	r3, [r7, #8]
 8012b18:	091b      	lsrs	r3, r3, #4
 8012b1a:	e002      	b.n	8012b22 <get_fat+0xec>
 8012b1c:	68bb      	ldr	r3, [r7, #8]
 8012b1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8012b22:	617b      	str	r3, [r7, #20]
			break;
 8012b24:	e055      	b.n	8012bd2 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8012b26:	693b      	ldr	r3, [r7, #16]
 8012b28:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012b2a:	693b      	ldr	r3, [r7, #16]
 8012b2c:	899b      	ldrh	r3, [r3, #12]
 8012b2e:	085b      	lsrs	r3, r3, #1
 8012b30:	b29b      	uxth	r3, r3
 8012b32:	4619      	mov	r1, r3
 8012b34:	683b      	ldr	r3, [r7, #0]
 8012b36:	fbb3 f3f1 	udiv	r3, r3, r1
 8012b3a:	4413      	add	r3, r2
 8012b3c:	4619      	mov	r1, r3
 8012b3e:	6938      	ldr	r0, [r7, #16]
 8012b40:	f7ff febc 	bl	80128bc <move_window>
 8012b44:	4603      	mov	r3, r0
 8012b46:	2b00      	cmp	r3, #0
 8012b48:	d140      	bne.n	8012bcc <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8012b4a:	693b      	ldr	r3, [r7, #16]
 8012b4c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8012b50:	683b      	ldr	r3, [r7, #0]
 8012b52:	005b      	lsls	r3, r3, #1
 8012b54:	693a      	ldr	r2, [r7, #16]
 8012b56:	8992      	ldrh	r2, [r2, #12]
 8012b58:	fbb3 f0f2 	udiv	r0, r3, r2
 8012b5c:	fb00 f202 	mul.w	r2, r0, r2
 8012b60:	1a9b      	subs	r3, r3, r2
 8012b62:	440b      	add	r3, r1
 8012b64:	4618      	mov	r0, r3
 8012b66:	f7ff fbf7 	bl	8012358 <ld_word>
 8012b6a:	4603      	mov	r3, r0
 8012b6c:	617b      	str	r3, [r7, #20]
			break;
 8012b6e:	e030      	b.n	8012bd2 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8012b70:	693b      	ldr	r3, [r7, #16]
 8012b72:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012b74:	693b      	ldr	r3, [r7, #16]
 8012b76:	899b      	ldrh	r3, [r3, #12]
 8012b78:	089b      	lsrs	r3, r3, #2
 8012b7a:	b29b      	uxth	r3, r3
 8012b7c:	4619      	mov	r1, r3
 8012b7e:	683b      	ldr	r3, [r7, #0]
 8012b80:	fbb3 f3f1 	udiv	r3, r3, r1
 8012b84:	4413      	add	r3, r2
 8012b86:	4619      	mov	r1, r3
 8012b88:	6938      	ldr	r0, [r7, #16]
 8012b8a:	f7ff fe97 	bl	80128bc <move_window>
 8012b8e:	4603      	mov	r3, r0
 8012b90:	2b00      	cmp	r3, #0
 8012b92:	d11d      	bne.n	8012bd0 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8012b94:	693b      	ldr	r3, [r7, #16]
 8012b96:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8012b9a:	683b      	ldr	r3, [r7, #0]
 8012b9c:	009b      	lsls	r3, r3, #2
 8012b9e:	693a      	ldr	r2, [r7, #16]
 8012ba0:	8992      	ldrh	r2, [r2, #12]
 8012ba2:	fbb3 f0f2 	udiv	r0, r3, r2
 8012ba6:	fb00 f202 	mul.w	r2, r0, r2
 8012baa:	1a9b      	subs	r3, r3, r2
 8012bac:	440b      	add	r3, r1
 8012bae:	4618      	mov	r0, r3
 8012bb0:	f7ff fbeb 	bl	801238a <ld_dword>
 8012bb4:	4603      	mov	r3, r0
 8012bb6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8012bba:	617b      	str	r3, [r7, #20]
			break;
 8012bbc:	e009      	b.n	8012bd2 <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8012bbe:	2301      	movs	r3, #1
 8012bc0:	617b      	str	r3, [r7, #20]
 8012bc2:	e006      	b.n	8012bd2 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012bc4:	bf00      	nop
 8012bc6:	e004      	b.n	8012bd2 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012bc8:	bf00      	nop
 8012bca:	e002      	b.n	8012bd2 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8012bcc:	bf00      	nop
 8012bce:	e000      	b.n	8012bd2 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8012bd0:	bf00      	nop
		}
	}

	return val;
 8012bd2:	697b      	ldr	r3, [r7, #20]
}
 8012bd4:	4618      	mov	r0, r3
 8012bd6:	3718      	adds	r7, #24
 8012bd8:	46bd      	mov	sp, r7
 8012bda:	bd80      	pop	{r7, pc}

08012bdc <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8012bdc:	b590      	push	{r4, r7, lr}
 8012bde:	b089      	sub	sp, #36	@ 0x24
 8012be0:	af00      	add	r7, sp, #0
 8012be2:	60f8      	str	r0, [r7, #12]
 8012be4:	60b9      	str	r1, [r7, #8]
 8012be6:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8012be8:	2302      	movs	r3, #2
 8012bea:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8012bec:	68bb      	ldr	r3, [r7, #8]
 8012bee:	2b01      	cmp	r3, #1
 8012bf0:	f240 8109 	bls.w	8012e06 <put_fat+0x22a>
 8012bf4:	68fb      	ldr	r3, [r7, #12]
 8012bf6:	69db      	ldr	r3, [r3, #28]
 8012bf8:	68ba      	ldr	r2, [r7, #8]
 8012bfa:	429a      	cmp	r2, r3
 8012bfc:	f080 8103 	bcs.w	8012e06 <put_fat+0x22a>
		switch (fs->fs_type) {
 8012c00:	68fb      	ldr	r3, [r7, #12]
 8012c02:	781b      	ldrb	r3, [r3, #0]
 8012c04:	2b03      	cmp	r3, #3
 8012c06:	f000 80b6 	beq.w	8012d76 <put_fat+0x19a>
 8012c0a:	2b03      	cmp	r3, #3
 8012c0c:	f300 80fb 	bgt.w	8012e06 <put_fat+0x22a>
 8012c10:	2b01      	cmp	r3, #1
 8012c12:	d003      	beq.n	8012c1c <put_fat+0x40>
 8012c14:	2b02      	cmp	r3, #2
 8012c16:	f000 8083 	beq.w	8012d20 <put_fat+0x144>
 8012c1a:	e0f4      	b.n	8012e06 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8012c1c:	68bb      	ldr	r3, [r7, #8]
 8012c1e:	61bb      	str	r3, [r7, #24]
 8012c20:	69bb      	ldr	r3, [r7, #24]
 8012c22:	085b      	lsrs	r3, r3, #1
 8012c24:	69ba      	ldr	r2, [r7, #24]
 8012c26:	4413      	add	r3, r2
 8012c28:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8012c2a:	68fb      	ldr	r3, [r7, #12]
 8012c2c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012c2e:	68fb      	ldr	r3, [r7, #12]
 8012c30:	899b      	ldrh	r3, [r3, #12]
 8012c32:	4619      	mov	r1, r3
 8012c34:	69bb      	ldr	r3, [r7, #24]
 8012c36:	fbb3 f3f1 	udiv	r3, r3, r1
 8012c3a:	4413      	add	r3, r2
 8012c3c:	4619      	mov	r1, r3
 8012c3e:	68f8      	ldr	r0, [r7, #12]
 8012c40:	f7ff fe3c 	bl	80128bc <move_window>
 8012c44:	4603      	mov	r3, r0
 8012c46:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012c48:	7ffb      	ldrb	r3, [r7, #31]
 8012c4a:	2b00      	cmp	r3, #0
 8012c4c:	f040 80d4 	bne.w	8012df8 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8012c50:	68fb      	ldr	r3, [r7, #12]
 8012c52:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8012c56:	69bb      	ldr	r3, [r7, #24]
 8012c58:	1c5a      	adds	r2, r3, #1
 8012c5a:	61ba      	str	r2, [r7, #24]
 8012c5c:	68fa      	ldr	r2, [r7, #12]
 8012c5e:	8992      	ldrh	r2, [r2, #12]
 8012c60:	fbb3 f0f2 	udiv	r0, r3, r2
 8012c64:	fb00 f202 	mul.w	r2, r0, r2
 8012c68:	1a9b      	subs	r3, r3, r2
 8012c6a:	440b      	add	r3, r1
 8012c6c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8012c6e:	68bb      	ldr	r3, [r7, #8]
 8012c70:	f003 0301 	and.w	r3, r3, #1
 8012c74:	2b00      	cmp	r3, #0
 8012c76:	d00d      	beq.n	8012c94 <put_fat+0xb8>
 8012c78:	697b      	ldr	r3, [r7, #20]
 8012c7a:	781b      	ldrb	r3, [r3, #0]
 8012c7c:	b25b      	sxtb	r3, r3
 8012c7e:	f003 030f 	and.w	r3, r3, #15
 8012c82:	b25a      	sxtb	r2, r3
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	b25b      	sxtb	r3, r3
 8012c88:	011b      	lsls	r3, r3, #4
 8012c8a:	b25b      	sxtb	r3, r3
 8012c8c:	4313      	orrs	r3, r2
 8012c8e:	b25b      	sxtb	r3, r3
 8012c90:	b2db      	uxtb	r3, r3
 8012c92:	e001      	b.n	8012c98 <put_fat+0xbc>
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	b2db      	uxtb	r3, r3
 8012c98:	697a      	ldr	r2, [r7, #20]
 8012c9a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8012c9c:	68fb      	ldr	r3, [r7, #12]
 8012c9e:	2201      	movs	r2, #1
 8012ca0:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8012ca2:	68fb      	ldr	r3, [r7, #12]
 8012ca4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012ca6:	68fb      	ldr	r3, [r7, #12]
 8012ca8:	899b      	ldrh	r3, [r3, #12]
 8012caa:	4619      	mov	r1, r3
 8012cac:	69bb      	ldr	r3, [r7, #24]
 8012cae:	fbb3 f3f1 	udiv	r3, r3, r1
 8012cb2:	4413      	add	r3, r2
 8012cb4:	4619      	mov	r1, r3
 8012cb6:	68f8      	ldr	r0, [r7, #12]
 8012cb8:	f7ff fe00 	bl	80128bc <move_window>
 8012cbc:	4603      	mov	r3, r0
 8012cbe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012cc0:	7ffb      	ldrb	r3, [r7, #31]
 8012cc2:	2b00      	cmp	r3, #0
 8012cc4:	f040 809a 	bne.w	8012dfc <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8012cc8:	68fb      	ldr	r3, [r7, #12]
 8012cca:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8012cce:	68fb      	ldr	r3, [r7, #12]
 8012cd0:	899b      	ldrh	r3, [r3, #12]
 8012cd2:	461a      	mov	r2, r3
 8012cd4:	69bb      	ldr	r3, [r7, #24]
 8012cd6:	fbb3 f0f2 	udiv	r0, r3, r2
 8012cda:	fb00 f202 	mul.w	r2, r0, r2
 8012cde:	1a9b      	subs	r3, r3, r2
 8012ce0:	440b      	add	r3, r1
 8012ce2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8012ce4:	68bb      	ldr	r3, [r7, #8]
 8012ce6:	f003 0301 	and.w	r3, r3, #1
 8012cea:	2b00      	cmp	r3, #0
 8012cec:	d003      	beq.n	8012cf6 <put_fat+0x11a>
 8012cee:	687b      	ldr	r3, [r7, #4]
 8012cf0:	091b      	lsrs	r3, r3, #4
 8012cf2:	b2db      	uxtb	r3, r3
 8012cf4:	e00e      	b.n	8012d14 <put_fat+0x138>
 8012cf6:	697b      	ldr	r3, [r7, #20]
 8012cf8:	781b      	ldrb	r3, [r3, #0]
 8012cfa:	b25b      	sxtb	r3, r3
 8012cfc:	f023 030f 	bic.w	r3, r3, #15
 8012d00:	b25a      	sxtb	r2, r3
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	0a1b      	lsrs	r3, r3, #8
 8012d06:	b25b      	sxtb	r3, r3
 8012d08:	f003 030f 	and.w	r3, r3, #15
 8012d0c:	b25b      	sxtb	r3, r3
 8012d0e:	4313      	orrs	r3, r2
 8012d10:	b25b      	sxtb	r3, r3
 8012d12:	b2db      	uxtb	r3, r3
 8012d14:	697a      	ldr	r2, [r7, #20]
 8012d16:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8012d18:	68fb      	ldr	r3, [r7, #12]
 8012d1a:	2201      	movs	r2, #1
 8012d1c:	70da      	strb	r2, [r3, #3]
			break;
 8012d1e:	e072      	b.n	8012e06 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8012d20:	68fb      	ldr	r3, [r7, #12]
 8012d22:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012d24:	68fb      	ldr	r3, [r7, #12]
 8012d26:	899b      	ldrh	r3, [r3, #12]
 8012d28:	085b      	lsrs	r3, r3, #1
 8012d2a:	b29b      	uxth	r3, r3
 8012d2c:	4619      	mov	r1, r3
 8012d2e:	68bb      	ldr	r3, [r7, #8]
 8012d30:	fbb3 f3f1 	udiv	r3, r3, r1
 8012d34:	4413      	add	r3, r2
 8012d36:	4619      	mov	r1, r3
 8012d38:	68f8      	ldr	r0, [r7, #12]
 8012d3a:	f7ff fdbf 	bl	80128bc <move_window>
 8012d3e:	4603      	mov	r3, r0
 8012d40:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012d42:	7ffb      	ldrb	r3, [r7, #31]
 8012d44:	2b00      	cmp	r3, #0
 8012d46:	d15b      	bne.n	8012e00 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8012d48:	68fb      	ldr	r3, [r7, #12]
 8012d4a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8012d4e:	68bb      	ldr	r3, [r7, #8]
 8012d50:	005b      	lsls	r3, r3, #1
 8012d52:	68fa      	ldr	r2, [r7, #12]
 8012d54:	8992      	ldrh	r2, [r2, #12]
 8012d56:	fbb3 f0f2 	udiv	r0, r3, r2
 8012d5a:	fb00 f202 	mul.w	r2, r0, r2
 8012d5e:	1a9b      	subs	r3, r3, r2
 8012d60:	440b      	add	r3, r1
 8012d62:	687a      	ldr	r2, [r7, #4]
 8012d64:	b292      	uxth	r2, r2
 8012d66:	4611      	mov	r1, r2
 8012d68:	4618      	mov	r0, r3
 8012d6a:	f7ff fb31 	bl	80123d0 <st_word>
			fs->wflag = 1;
 8012d6e:	68fb      	ldr	r3, [r7, #12]
 8012d70:	2201      	movs	r2, #1
 8012d72:	70da      	strb	r2, [r3, #3]
			break;
 8012d74:	e047      	b.n	8012e06 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8012d76:	68fb      	ldr	r3, [r7, #12]
 8012d78:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012d7a:	68fb      	ldr	r3, [r7, #12]
 8012d7c:	899b      	ldrh	r3, [r3, #12]
 8012d7e:	089b      	lsrs	r3, r3, #2
 8012d80:	b29b      	uxth	r3, r3
 8012d82:	4619      	mov	r1, r3
 8012d84:	68bb      	ldr	r3, [r7, #8]
 8012d86:	fbb3 f3f1 	udiv	r3, r3, r1
 8012d8a:	4413      	add	r3, r2
 8012d8c:	4619      	mov	r1, r3
 8012d8e:	68f8      	ldr	r0, [r7, #12]
 8012d90:	f7ff fd94 	bl	80128bc <move_window>
 8012d94:	4603      	mov	r3, r0
 8012d96:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012d98:	7ffb      	ldrb	r3, [r7, #31]
 8012d9a:	2b00      	cmp	r3, #0
 8012d9c:	d132      	bne.n	8012e04 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8012d9e:	687b      	ldr	r3, [r7, #4]
 8012da0:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8012da4:	68fb      	ldr	r3, [r7, #12]
 8012da6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8012daa:	68bb      	ldr	r3, [r7, #8]
 8012dac:	009b      	lsls	r3, r3, #2
 8012dae:	68fa      	ldr	r2, [r7, #12]
 8012db0:	8992      	ldrh	r2, [r2, #12]
 8012db2:	fbb3 f0f2 	udiv	r0, r3, r2
 8012db6:	fb00 f202 	mul.w	r2, r0, r2
 8012dba:	1a9b      	subs	r3, r3, r2
 8012dbc:	440b      	add	r3, r1
 8012dbe:	4618      	mov	r0, r3
 8012dc0:	f7ff fae3 	bl	801238a <ld_dword>
 8012dc4:	4603      	mov	r3, r0
 8012dc6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8012dca:	4323      	orrs	r3, r4
 8012dcc:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8012dce:	68fb      	ldr	r3, [r7, #12]
 8012dd0:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8012dd4:	68bb      	ldr	r3, [r7, #8]
 8012dd6:	009b      	lsls	r3, r3, #2
 8012dd8:	68fa      	ldr	r2, [r7, #12]
 8012dda:	8992      	ldrh	r2, [r2, #12]
 8012ddc:	fbb3 f0f2 	udiv	r0, r3, r2
 8012de0:	fb00 f202 	mul.w	r2, r0, r2
 8012de4:	1a9b      	subs	r3, r3, r2
 8012de6:	440b      	add	r3, r1
 8012de8:	6879      	ldr	r1, [r7, #4]
 8012dea:	4618      	mov	r0, r3
 8012dec:	f7ff fb0b 	bl	8012406 <st_dword>
			fs->wflag = 1;
 8012df0:	68fb      	ldr	r3, [r7, #12]
 8012df2:	2201      	movs	r2, #1
 8012df4:	70da      	strb	r2, [r3, #3]
			break;
 8012df6:	e006      	b.n	8012e06 <put_fat+0x22a>
			if (res != FR_OK) break;
 8012df8:	bf00      	nop
 8012dfa:	e004      	b.n	8012e06 <put_fat+0x22a>
			if (res != FR_OK) break;
 8012dfc:	bf00      	nop
 8012dfe:	e002      	b.n	8012e06 <put_fat+0x22a>
			if (res != FR_OK) break;
 8012e00:	bf00      	nop
 8012e02:	e000      	b.n	8012e06 <put_fat+0x22a>
			if (res != FR_OK) break;
 8012e04:	bf00      	nop
		}
	}
	return res;
 8012e06:	7ffb      	ldrb	r3, [r7, #31]
}
 8012e08:	4618      	mov	r0, r3
 8012e0a:	3724      	adds	r7, #36	@ 0x24
 8012e0c:	46bd      	mov	sp, r7
 8012e0e:	bd90      	pop	{r4, r7, pc}

08012e10 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8012e10:	b580      	push	{r7, lr}
 8012e12:	b088      	sub	sp, #32
 8012e14:	af00      	add	r7, sp, #0
 8012e16:	60f8      	str	r0, [r7, #12]
 8012e18:	60b9      	str	r1, [r7, #8]
 8012e1a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8012e1c:	2300      	movs	r3, #0
 8012e1e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8012e20:	68fb      	ldr	r3, [r7, #12]
 8012e22:	681b      	ldr	r3, [r3, #0]
 8012e24:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8012e26:	68bb      	ldr	r3, [r7, #8]
 8012e28:	2b01      	cmp	r3, #1
 8012e2a:	d904      	bls.n	8012e36 <remove_chain+0x26>
 8012e2c:	69bb      	ldr	r3, [r7, #24]
 8012e2e:	69db      	ldr	r3, [r3, #28]
 8012e30:	68ba      	ldr	r2, [r7, #8]
 8012e32:	429a      	cmp	r2, r3
 8012e34:	d301      	bcc.n	8012e3a <remove_chain+0x2a>
 8012e36:	2302      	movs	r3, #2
 8012e38:	e04b      	b.n	8012ed2 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	d00c      	beq.n	8012e5a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8012e40:	f04f 32ff 	mov.w	r2, #4294967295
 8012e44:	6879      	ldr	r1, [r7, #4]
 8012e46:	69b8      	ldr	r0, [r7, #24]
 8012e48:	f7ff fec8 	bl	8012bdc <put_fat>
 8012e4c:	4603      	mov	r3, r0
 8012e4e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8012e50:	7ffb      	ldrb	r3, [r7, #31]
 8012e52:	2b00      	cmp	r3, #0
 8012e54:	d001      	beq.n	8012e5a <remove_chain+0x4a>
 8012e56:	7ffb      	ldrb	r3, [r7, #31]
 8012e58:	e03b      	b.n	8012ed2 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8012e5a:	68b9      	ldr	r1, [r7, #8]
 8012e5c:	68f8      	ldr	r0, [r7, #12]
 8012e5e:	f7ff fdea 	bl	8012a36 <get_fat>
 8012e62:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8012e64:	697b      	ldr	r3, [r7, #20]
 8012e66:	2b00      	cmp	r3, #0
 8012e68:	d031      	beq.n	8012ece <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8012e6a:	697b      	ldr	r3, [r7, #20]
 8012e6c:	2b01      	cmp	r3, #1
 8012e6e:	d101      	bne.n	8012e74 <remove_chain+0x64>
 8012e70:	2302      	movs	r3, #2
 8012e72:	e02e      	b.n	8012ed2 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8012e74:	697b      	ldr	r3, [r7, #20]
 8012e76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012e7a:	d101      	bne.n	8012e80 <remove_chain+0x70>
 8012e7c:	2301      	movs	r3, #1
 8012e7e:	e028      	b.n	8012ed2 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8012e80:	2200      	movs	r2, #0
 8012e82:	68b9      	ldr	r1, [r7, #8]
 8012e84:	69b8      	ldr	r0, [r7, #24]
 8012e86:	f7ff fea9 	bl	8012bdc <put_fat>
 8012e8a:	4603      	mov	r3, r0
 8012e8c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8012e8e:	7ffb      	ldrb	r3, [r7, #31]
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d001      	beq.n	8012e98 <remove_chain+0x88>
 8012e94:	7ffb      	ldrb	r3, [r7, #31]
 8012e96:	e01c      	b.n	8012ed2 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8012e98:	69bb      	ldr	r3, [r7, #24]
 8012e9a:	699a      	ldr	r2, [r3, #24]
 8012e9c:	69bb      	ldr	r3, [r7, #24]
 8012e9e:	69db      	ldr	r3, [r3, #28]
 8012ea0:	3b02      	subs	r3, #2
 8012ea2:	429a      	cmp	r2, r3
 8012ea4:	d20b      	bcs.n	8012ebe <remove_chain+0xae>
			fs->free_clst++;
 8012ea6:	69bb      	ldr	r3, [r7, #24]
 8012ea8:	699b      	ldr	r3, [r3, #24]
 8012eaa:	1c5a      	adds	r2, r3, #1
 8012eac:	69bb      	ldr	r3, [r7, #24]
 8012eae:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8012eb0:	69bb      	ldr	r3, [r7, #24]
 8012eb2:	791b      	ldrb	r3, [r3, #4]
 8012eb4:	f043 0301 	orr.w	r3, r3, #1
 8012eb8:	b2da      	uxtb	r2, r3
 8012eba:	69bb      	ldr	r3, [r7, #24]
 8012ebc:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8012ebe:	697b      	ldr	r3, [r7, #20]
 8012ec0:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8012ec2:	69bb      	ldr	r3, [r7, #24]
 8012ec4:	69db      	ldr	r3, [r3, #28]
 8012ec6:	68ba      	ldr	r2, [r7, #8]
 8012ec8:	429a      	cmp	r2, r3
 8012eca:	d3c6      	bcc.n	8012e5a <remove_chain+0x4a>
 8012ecc:	e000      	b.n	8012ed0 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8012ece:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8012ed0:	2300      	movs	r3, #0
}
 8012ed2:	4618      	mov	r0, r3
 8012ed4:	3720      	adds	r7, #32
 8012ed6:	46bd      	mov	sp, r7
 8012ed8:	bd80      	pop	{r7, pc}

08012eda <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8012eda:	b580      	push	{r7, lr}
 8012edc:	b088      	sub	sp, #32
 8012ede:	af00      	add	r7, sp, #0
 8012ee0:	6078      	str	r0, [r7, #4]
 8012ee2:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8012ee4:	687b      	ldr	r3, [r7, #4]
 8012ee6:	681b      	ldr	r3, [r3, #0]
 8012ee8:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8012eea:	683b      	ldr	r3, [r7, #0]
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d10d      	bne.n	8012f0c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8012ef0:	693b      	ldr	r3, [r7, #16]
 8012ef2:	695b      	ldr	r3, [r3, #20]
 8012ef4:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8012ef6:	69bb      	ldr	r3, [r7, #24]
 8012ef8:	2b00      	cmp	r3, #0
 8012efa:	d004      	beq.n	8012f06 <create_chain+0x2c>
 8012efc:	693b      	ldr	r3, [r7, #16]
 8012efe:	69db      	ldr	r3, [r3, #28]
 8012f00:	69ba      	ldr	r2, [r7, #24]
 8012f02:	429a      	cmp	r2, r3
 8012f04:	d31b      	bcc.n	8012f3e <create_chain+0x64>
 8012f06:	2301      	movs	r3, #1
 8012f08:	61bb      	str	r3, [r7, #24]
 8012f0a:	e018      	b.n	8012f3e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8012f0c:	6839      	ldr	r1, [r7, #0]
 8012f0e:	6878      	ldr	r0, [r7, #4]
 8012f10:	f7ff fd91 	bl	8012a36 <get_fat>
 8012f14:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8012f16:	68fb      	ldr	r3, [r7, #12]
 8012f18:	2b01      	cmp	r3, #1
 8012f1a:	d801      	bhi.n	8012f20 <create_chain+0x46>
 8012f1c:	2301      	movs	r3, #1
 8012f1e:	e070      	b.n	8013002 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8012f20:	68fb      	ldr	r3, [r7, #12]
 8012f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f26:	d101      	bne.n	8012f2c <create_chain+0x52>
 8012f28:	68fb      	ldr	r3, [r7, #12]
 8012f2a:	e06a      	b.n	8013002 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8012f2c:	693b      	ldr	r3, [r7, #16]
 8012f2e:	69db      	ldr	r3, [r3, #28]
 8012f30:	68fa      	ldr	r2, [r7, #12]
 8012f32:	429a      	cmp	r2, r3
 8012f34:	d201      	bcs.n	8012f3a <create_chain+0x60>
 8012f36:	68fb      	ldr	r3, [r7, #12]
 8012f38:	e063      	b.n	8013002 <create_chain+0x128>
		scl = clst;
 8012f3a:	683b      	ldr	r3, [r7, #0]
 8012f3c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8012f3e:	69bb      	ldr	r3, [r7, #24]
 8012f40:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8012f42:	69fb      	ldr	r3, [r7, #28]
 8012f44:	3301      	adds	r3, #1
 8012f46:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8012f48:	693b      	ldr	r3, [r7, #16]
 8012f4a:	69db      	ldr	r3, [r3, #28]
 8012f4c:	69fa      	ldr	r2, [r7, #28]
 8012f4e:	429a      	cmp	r2, r3
 8012f50:	d307      	bcc.n	8012f62 <create_chain+0x88>
				ncl = 2;
 8012f52:	2302      	movs	r3, #2
 8012f54:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8012f56:	69fa      	ldr	r2, [r7, #28]
 8012f58:	69bb      	ldr	r3, [r7, #24]
 8012f5a:	429a      	cmp	r2, r3
 8012f5c:	d901      	bls.n	8012f62 <create_chain+0x88>
 8012f5e:	2300      	movs	r3, #0
 8012f60:	e04f      	b.n	8013002 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8012f62:	69f9      	ldr	r1, [r7, #28]
 8012f64:	6878      	ldr	r0, [r7, #4]
 8012f66:	f7ff fd66 	bl	8012a36 <get_fat>
 8012f6a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8012f6c:	68fb      	ldr	r3, [r7, #12]
 8012f6e:	2b00      	cmp	r3, #0
 8012f70:	d00e      	beq.n	8012f90 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8012f72:	68fb      	ldr	r3, [r7, #12]
 8012f74:	2b01      	cmp	r3, #1
 8012f76:	d003      	beq.n	8012f80 <create_chain+0xa6>
 8012f78:	68fb      	ldr	r3, [r7, #12]
 8012f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f7e:	d101      	bne.n	8012f84 <create_chain+0xaa>
 8012f80:	68fb      	ldr	r3, [r7, #12]
 8012f82:	e03e      	b.n	8013002 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8012f84:	69fa      	ldr	r2, [r7, #28]
 8012f86:	69bb      	ldr	r3, [r7, #24]
 8012f88:	429a      	cmp	r2, r3
 8012f8a:	d1da      	bne.n	8012f42 <create_chain+0x68>
 8012f8c:	2300      	movs	r3, #0
 8012f8e:	e038      	b.n	8013002 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8012f90:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8012f92:	f04f 32ff 	mov.w	r2, #4294967295
 8012f96:	69f9      	ldr	r1, [r7, #28]
 8012f98:	6938      	ldr	r0, [r7, #16]
 8012f9a:	f7ff fe1f 	bl	8012bdc <put_fat>
 8012f9e:	4603      	mov	r3, r0
 8012fa0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8012fa2:	7dfb      	ldrb	r3, [r7, #23]
 8012fa4:	2b00      	cmp	r3, #0
 8012fa6:	d109      	bne.n	8012fbc <create_chain+0xe2>
 8012fa8:	683b      	ldr	r3, [r7, #0]
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	d006      	beq.n	8012fbc <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8012fae:	69fa      	ldr	r2, [r7, #28]
 8012fb0:	6839      	ldr	r1, [r7, #0]
 8012fb2:	6938      	ldr	r0, [r7, #16]
 8012fb4:	f7ff fe12 	bl	8012bdc <put_fat>
 8012fb8:	4603      	mov	r3, r0
 8012fba:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8012fbc:	7dfb      	ldrb	r3, [r7, #23]
 8012fbe:	2b00      	cmp	r3, #0
 8012fc0:	d116      	bne.n	8012ff0 <create_chain+0x116>
		fs->last_clst = ncl;
 8012fc2:	693b      	ldr	r3, [r7, #16]
 8012fc4:	69fa      	ldr	r2, [r7, #28]
 8012fc6:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8012fc8:	693b      	ldr	r3, [r7, #16]
 8012fca:	699a      	ldr	r2, [r3, #24]
 8012fcc:	693b      	ldr	r3, [r7, #16]
 8012fce:	69db      	ldr	r3, [r3, #28]
 8012fd0:	3b02      	subs	r3, #2
 8012fd2:	429a      	cmp	r2, r3
 8012fd4:	d804      	bhi.n	8012fe0 <create_chain+0x106>
 8012fd6:	693b      	ldr	r3, [r7, #16]
 8012fd8:	699b      	ldr	r3, [r3, #24]
 8012fda:	1e5a      	subs	r2, r3, #1
 8012fdc:	693b      	ldr	r3, [r7, #16]
 8012fde:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8012fe0:	693b      	ldr	r3, [r7, #16]
 8012fe2:	791b      	ldrb	r3, [r3, #4]
 8012fe4:	f043 0301 	orr.w	r3, r3, #1
 8012fe8:	b2da      	uxtb	r2, r3
 8012fea:	693b      	ldr	r3, [r7, #16]
 8012fec:	711a      	strb	r2, [r3, #4]
 8012fee:	e007      	b.n	8013000 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8012ff0:	7dfb      	ldrb	r3, [r7, #23]
 8012ff2:	2b01      	cmp	r3, #1
 8012ff4:	d102      	bne.n	8012ffc <create_chain+0x122>
 8012ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8012ffa:	e000      	b.n	8012ffe <create_chain+0x124>
 8012ffc:	2301      	movs	r3, #1
 8012ffe:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8013000:	69fb      	ldr	r3, [r7, #28]
}
 8013002:	4618      	mov	r0, r3
 8013004:	3720      	adds	r7, #32
 8013006:	46bd      	mov	sp, r7
 8013008:	bd80      	pop	{r7, pc}

0801300a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 801300a:	b480      	push	{r7}
 801300c:	b087      	sub	sp, #28
 801300e:	af00      	add	r7, sp, #0
 8013010:	6078      	str	r0, [r7, #4]
 8013012:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	681b      	ldr	r3, [r3, #0]
 8013018:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 801301a:	687b      	ldr	r3, [r7, #4]
 801301c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801301e:	3304      	adds	r3, #4
 8013020:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8013022:	68fb      	ldr	r3, [r7, #12]
 8013024:	899b      	ldrh	r3, [r3, #12]
 8013026:	461a      	mov	r2, r3
 8013028:	683b      	ldr	r3, [r7, #0]
 801302a:	fbb3 f3f2 	udiv	r3, r3, r2
 801302e:	68fa      	ldr	r2, [r7, #12]
 8013030:	8952      	ldrh	r2, [r2, #10]
 8013032:	fbb3 f3f2 	udiv	r3, r3, r2
 8013036:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8013038:	693b      	ldr	r3, [r7, #16]
 801303a:	1d1a      	adds	r2, r3, #4
 801303c:	613a      	str	r2, [r7, #16]
 801303e:	681b      	ldr	r3, [r3, #0]
 8013040:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8013042:	68bb      	ldr	r3, [r7, #8]
 8013044:	2b00      	cmp	r3, #0
 8013046:	d101      	bne.n	801304c <clmt_clust+0x42>
 8013048:	2300      	movs	r3, #0
 801304a:	e010      	b.n	801306e <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 801304c:	697a      	ldr	r2, [r7, #20]
 801304e:	68bb      	ldr	r3, [r7, #8]
 8013050:	429a      	cmp	r2, r3
 8013052:	d307      	bcc.n	8013064 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8013054:	697a      	ldr	r2, [r7, #20]
 8013056:	68bb      	ldr	r3, [r7, #8]
 8013058:	1ad3      	subs	r3, r2, r3
 801305a:	617b      	str	r3, [r7, #20]
 801305c:	693b      	ldr	r3, [r7, #16]
 801305e:	3304      	adds	r3, #4
 8013060:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8013062:	e7e9      	b.n	8013038 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8013064:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8013066:	693b      	ldr	r3, [r7, #16]
 8013068:	681a      	ldr	r2, [r3, #0]
 801306a:	697b      	ldr	r3, [r7, #20]
 801306c:	4413      	add	r3, r2
}
 801306e:	4618      	mov	r0, r3
 8013070:	371c      	adds	r7, #28
 8013072:	46bd      	mov	sp, r7
 8013074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013078:	4770      	bx	lr

0801307a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 801307a:	b580      	push	{r7, lr}
 801307c:	b086      	sub	sp, #24
 801307e:	af00      	add	r7, sp, #0
 8013080:	6078      	str	r0, [r7, #4]
 8013082:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	681b      	ldr	r3, [r3, #0]
 8013088:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 801308a:	683b      	ldr	r3, [r7, #0]
 801308c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8013090:	d204      	bcs.n	801309c <dir_sdi+0x22>
 8013092:	683b      	ldr	r3, [r7, #0]
 8013094:	f003 031f 	and.w	r3, r3, #31
 8013098:	2b00      	cmp	r3, #0
 801309a:	d001      	beq.n	80130a0 <dir_sdi+0x26>
		return FR_INT_ERR;
 801309c:	2302      	movs	r3, #2
 801309e:	e071      	b.n	8013184 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 80130a0:	687b      	ldr	r3, [r7, #4]
 80130a2:	683a      	ldr	r2, [r7, #0]
 80130a4:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80130a6:	687b      	ldr	r3, [r7, #4]
 80130a8:	689b      	ldr	r3, [r3, #8]
 80130aa:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80130ac:	697b      	ldr	r3, [r7, #20]
 80130ae:	2b00      	cmp	r3, #0
 80130b0:	d106      	bne.n	80130c0 <dir_sdi+0x46>
 80130b2:	693b      	ldr	r3, [r7, #16]
 80130b4:	781b      	ldrb	r3, [r3, #0]
 80130b6:	2b02      	cmp	r3, #2
 80130b8:	d902      	bls.n	80130c0 <dir_sdi+0x46>
		clst = fs->dirbase;
 80130ba:	693b      	ldr	r3, [r7, #16]
 80130bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80130be:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80130c0:	697b      	ldr	r3, [r7, #20]
 80130c2:	2b00      	cmp	r3, #0
 80130c4:	d10c      	bne.n	80130e0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80130c6:	683b      	ldr	r3, [r7, #0]
 80130c8:	095b      	lsrs	r3, r3, #5
 80130ca:	693a      	ldr	r2, [r7, #16]
 80130cc:	8912      	ldrh	r2, [r2, #8]
 80130ce:	4293      	cmp	r3, r2
 80130d0:	d301      	bcc.n	80130d6 <dir_sdi+0x5c>
 80130d2:	2302      	movs	r3, #2
 80130d4:	e056      	b.n	8013184 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 80130d6:	693b      	ldr	r3, [r7, #16]
 80130d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80130da:	687b      	ldr	r3, [r7, #4]
 80130dc:	61da      	str	r2, [r3, #28]
 80130de:	e02d      	b.n	801313c <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80130e0:	693b      	ldr	r3, [r7, #16]
 80130e2:	895b      	ldrh	r3, [r3, #10]
 80130e4:	461a      	mov	r2, r3
 80130e6:	693b      	ldr	r3, [r7, #16]
 80130e8:	899b      	ldrh	r3, [r3, #12]
 80130ea:	fb02 f303 	mul.w	r3, r2, r3
 80130ee:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80130f0:	e019      	b.n	8013126 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80130f2:	687b      	ldr	r3, [r7, #4]
 80130f4:	6979      	ldr	r1, [r7, #20]
 80130f6:	4618      	mov	r0, r3
 80130f8:	f7ff fc9d 	bl	8012a36 <get_fat>
 80130fc:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80130fe:	697b      	ldr	r3, [r7, #20]
 8013100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013104:	d101      	bne.n	801310a <dir_sdi+0x90>
 8013106:	2301      	movs	r3, #1
 8013108:	e03c      	b.n	8013184 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 801310a:	697b      	ldr	r3, [r7, #20]
 801310c:	2b01      	cmp	r3, #1
 801310e:	d904      	bls.n	801311a <dir_sdi+0xa0>
 8013110:	693b      	ldr	r3, [r7, #16]
 8013112:	69db      	ldr	r3, [r3, #28]
 8013114:	697a      	ldr	r2, [r7, #20]
 8013116:	429a      	cmp	r2, r3
 8013118:	d301      	bcc.n	801311e <dir_sdi+0xa4>
 801311a:	2302      	movs	r3, #2
 801311c:	e032      	b.n	8013184 <dir_sdi+0x10a>
			ofs -= csz;
 801311e:	683a      	ldr	r2, [r7, #0]
 8013120:	68fb      	ldr	r3, [r7, #12]
 8013122:	1ad3      	subs	r3, r2, r3
 8013124:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8013126:	683a      	ldr	r2, [r7, #0]
 8013128:	68fb      	ldr	r3, [r7, #12]
 801312a:	429a      	cmp	r2, r3
 801312c:	d2e1      	bcs.n	80130f2 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 801312e:	6979      	ldr	r1, [r7, #20]
 8013130:	6938      	ldr	r0, [r7, #16]
 8013132:	f7ff fc61 	bl	80129f8 <clust2sect>
 8013136:	4602      	mov	r2, r0
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 801313c:	687b      	ldr	r3, [r7, #4]
 801313e:	697a      	ldr	r2, [r7, #20]
 8013140:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8013142:	687b      	ldr	r3, [r7, #4]
 8013144:	69db      	ldr	r3, [r3, #28]
 8013146:	2b00      	cmp	r3, #0
 8013148:	d101      	bne.n	801314e <dir_sdi+0xd4>
 801314a:	2302      	movs	r3, #2
 801314c:	e01a      	b.n	8013184 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 801314e:	687b      	ldr	r3, [r7, #4]
 8013150:	69da      	ldr	r2, [r3, #28]
 8013152:	693b      	ldr	r3, [r7, #16]
 8013154:	899b      	ldrh	r3, [r3, #12]
 8013156:	4619      	mov	r1, r3
 8013158:	683b      	ldr	r3, [r7, #0]
 801315a:	fbb3 f3f1 	udiv	r3, r3, r1
 801315e:	441a      	add	r2, r3
 8013160:	687b      	ldr	r3, [r7, #4]
 8013162:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8013164:	693b      	ldr	r3, [r7, #16]
 8013166:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801316a:	693b      	ldr	r3, [r7, #16]
 801316c:	899b      	ldrh	r3, [r3, #12]
 801316e:	461a      	mov	r2, r3
 8013170:	683b      	ldr	r3, [r7, #0]
 8013172:	fbb3 f0f2 	udiv	r0, r3, r2
 8013176:	fb00 f202 	mul.w	r2, r0, r2
 801317a:	1a9b      	subs	r3, r3, r2
 801317c:	18ca      	adds	r2, r1, r3
 801317e:	687b      	ldr	r3, [r7, #4]
 8013180:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8013182:	2300      	movs	r3, #0
}
 8013184:	4618      	mov	r0, r3
 8013186:	3718      	adds	r7, #24
 8013188:	46bd      	mov	sp, r7
 801318a:	bd80      	pop	{r7, pc}

0801318c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 801318c:	b580      	push	{r7, lr}
 801318e:	b086      	sub	sp, #24
 8013190:	af00      	add	r7, sp, #0
 8013192:	6078      	str	r0, [r7, #4]
 8013194:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8013196:	687b      	ldr	r3, [r7, #4]
 8013198:	681b      	ldr	r3, [r3, #0]
 801319a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 801319c:	687b      	ldr	r3, [r7, #4]
 801319e:	695b      	ldr	r3, [r3, #20]
 80131a0:	3320      	adds	r3, #32
 80131a2:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	69db      	ldr	r3, [r3, #28]
 80131a8:	2b00      	cmp	r3, #0
 80131aa:	d003      	beq.n	80131b4 <dir_next+0x28>
 80131ac:	68bb      	ldr	r3, [r7, #8]
 80131ae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80131b2:	d301      	bcc.n	80131b8 <dir_next+0x2c>
 80131b4:	2304      	movs	r3, #4
 80131b6:	e0bb      	b.n	8013330 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80131b8:	68fb      	ldr	r3, [r7, #12]
 80131ba:	899b      	ldrh	r3, [r3, #12]
 80131bc:	461a      	mov	r2, r3
 80131be:	68bb      	ldr	r3, [r7, #8]
 80131c0:	fbb3 f1f2 	udiv	r1, r3, r2
 80131c4:	fb01 f202 	mul.w	r2, r1, r2
 80131c8:	1a9b      	subs	r3, r3, r2
 80131ca:	2b00      	cmp	r3, #0
 80131cc:	f040 809d 	bne.w	801330a <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 80131d0:	687b      	ldr	r3, [r7, #4]
 80131d2:	69db      	ldr	r3, [r3, #28]
 80131d4:	1c5a      	adds	r2, r3, #1
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80131da:	687b      	ldr	r3, [r7, #4]
 80131dc:	699b      	ldr	r3, [r3, #24]
 80131de:	2b00      	cmp	r3, #0
 80131e0:	d10b      	bne.n	80131fa <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80131e2:	68bb      	ldr	r3, [r7, #8]
 80131e4:	095b      	lsrs	r3, r3, #5
 80131e6:	68fa      	ldr	r2, [r7, #12]
 80131e8:	8912      	ldrh	r2, [r2, #8]
 80131ea:	4293      	cmp	r3, r2
 80131ec:	f0c0 808d 	bcc.w	801330a <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	2200      	movs	r2, #0
 80131f4:	61da      	str	r2, [r3, #28]
 80131f6:	2304      	movs	r3, #4
 80131f8:	e09a      	b.n	8013330 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80131fa:	68fb      	ldr	r3, [r7, #12]
 80131fc:	899b      	ldrh	r3, [r3, #12]
 80131fe:	461a      	mov	r2, r3
 8013200:	68bb      	ldr	r3, [r7, #8]
 8013202:	fbb3 f3f2 	udiv	r3, r3, r2
 8013206:	68fa      	ldr	r2, [r7, #12]
 8013208:	8952      	ldrh	r2, [r2, #10]
 801320a:	3a01      	subs	r2, #1
 801320c:	4013      	ands	r3, r2
 801320e:	2b00      	cmp	r3, #0
 8013210:	d17b      	bne.n	801330a <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8013212:	687a      	ldr	r2, [r7, #4]
 8013214:	687b      	ldr	r3, [r7, #4]
 8013216:	699b      	ldr	r3, [r3, #24]
 8013218:	4619      	mov	r1, r3
 801321a:	4610      	mov	r0, r2
 801321c:	f7ff fc0b 	bl	8012a36 <get_fat>
 8013220:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8013222:	697b      	ldr	r3, [r7, #20]
 8013224:	2b01      	cmp	r3, #1
 8013226:	d801      	bhi.n	801322c <dir_next+0xa0>
 8013228:	2302      	movs	r3, #2
 801322a:	e081      	b.n	8013330 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 801322c:	697b      	ldr	r3, [r7, #20]
 801322e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013232:	d101      	bne.n	8013238 <dir_next+0xac>
 8013234:	2301      	movs	r3, #1
 8013236:	e07b      	b.n	8013330 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8013238:	68fb      	ldr	r3, [r7, #12]
 801323a:	69db      	ldr	r3, [r3, #28]
 801323c:	697a      	ldr	r2, [r7, #20]
 801323e:	429a      	cmp	r2, r3
 8013240:	d359      	bcc.n	80132f6 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8013242:	683b      	ldr	r3, [r7, #0]
 8013244:	2b00      	cmp	r3, #0
 8013246:	d104      	bne.n	8013252 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	2200      	movs	r2, #0
 801324c:	61da      	str	r2, [r3, #28]
 801324e:	2304      	movs	r3, #4
 8013250:	e06e      	b.n	8013330 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8013252:	687a      	ldr	r2, [r7, #4]
 8013254:	687b      	ldr	r3, [r7, #4]
 8013256:	699b      	ldr	r3, [r3, #24]
 8013258:	4619      	mov	r1, r3
 801325a:	4610      	mov	r0, r2
 801325c:	f7ff fe3d 	bl	8012eda <create_chain>
 8013260:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8013262:	697b      	ldr	r3, [r7, #20]
 8013264:	2b00      	cmp	r3, #0
 8013266:	d101      	bne.n	801326c <dir_next+0xe0>
 8013268:	2307      	movs	r3, #7
 801326a:	e061      	b.n	8013330 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 801326c:	697b      	ldr	r3, [r7, #20]
 801326e:	2b01      	cmp	r3, #1
 8013270:	d101      	bne.n	8013276 <dir_next+0xea>
 8013272:	2302      	movs	r3, #2
 8013274:	e05c      	b.n	8013330 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8013276:	697b      	ldr	r3, [r7, #20]
 8013278:	f1b3 3fff 	cmp.w	r3, #4294967295
 801327c:	d101      	bne.n	8013282 <dir_next+0xf6>
 801327e:	2301      	movs	r3, #1
 8013280:	e056      	b.n	8013330 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8013282:	68f8      	ldr	r0, [r7, #12]
 8013284:	f7ff fad6 	bl	8012834 <sync_window>
 8013288:	4603      	mov	r3, r0
 801328a:	2b00      	cmp	r3, #0
 801328c:	d001      	beq.n	8013292 <dir_next+0x106>
 801328e:	2301      	movs	r3, #1
 8013290:	e04e      	b.n	8013330 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8013292:	68fb      	ldr	r3, [r7, #12]
 8013294:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8013298:	68fb      	ldr	r3, [r7, #12]
 801329a:	899b      	ldrh	r3, [r3, #12]
 801329c:	461a      	mov	r2, r3
 801329e:	2100      	movs	r1, #0
 80132a0:	f7ff f8fe 	bl	80124a0 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80132a4:	2300      	movs	r3, #0
 80132a6:	613b      	str	r3, [r7, #16]
 80132a8:	6979      	ldr	r1, [r7, #20]
 80132aa:	68f8      	ldr	r0, [r7, #12]
 80132ac:	f7ff fba4 	bl	80129f8 <clust2sect>
 80132b0:	4602      	mov	r2, r0
 80132b2:	68fb      	ldr	r3, [r7, #12]
 80132b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80132b6:	e012      	b.n	80132de <dir_next+0x152>
						fs->wflag = 1;
 80132b8:	68fb      	ldr	r3, [r7, #12]
 80132ba:	2201      	movs	r2, #1
 80132bc:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80132be:	68f8      	ldr	r0, [r7, #12]
 80132c0:	f7ff fab8 	bl	8012834 <sync_window>
 80132c4:	4603      	mov	r3, r0
 80132c6:	2b00      	cmp	r3, #0
 80132c8:	d001      	beq.n	80132ce <dir_next+0x142>
 80132ca:	2301      	movs	r3, #1
 80132cc:	e030      	b.n	8013330 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80132ce:	693b      	ldr	r3, [r7, #16]
 80132d0:	3301      	adds	r3, #1
 80132d2:	613b      	str	r3, [r7, #16]
 80132d4:	68fb      	ldr	r3, [r7, #12]
 80132d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80132d8:	1c5a      	adds	r2, r3, #1
 80132da:	68fb      	ldr	r3, [r7, #12]
 80132dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80132de:	68fb      	ldr	r3, [r7, #12]
 80132e0:	895b      	ldrh	r3, [r3, #10]
 80132e2:	461a      	mov	r2, r3
 80132e4:	693b      	ldr	r3, [r7, #16]
 80132e6:	4293      	cmp	r3, r2
 80132e8:	d3e6      	bcc.n	80132b8 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 80132ea:	68fb      	ldr	r3, [r7, #12]
 80132ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80132ee:	693b      	ldr	r3, [r7, #16]
 80132f0:	1ad2      	subs	r2, r2, r3
 80132f2:	68fb      	ldr	r3, [r7, #12]
 80132f4:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80132f6:	687b      	ldr	r3, [r7, #4]
 80132f8:	697a      	ldr	r2, [r7, #20]
 80132fa:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80132fc:	6979      	ldr	r1, [r7, #20]
 80132fe:	68f8      	ldr	r0, [r7, #12]
 8013300:	f7ff fb7a 	bl	80129f8 <clust2sect>
 8013304:	4602      	mov	r2, r0
 8013306:	687b      	ldr	r3, [r7, #4]
 8013308:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 801330a:	687b      	ldr	r3, [r7, #4]
 801330c:	68ba      	ldr	r2, [r7, #8]
 801330e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8013310:	68fb      	ldr	r3, [r7, #12]
 8013312:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8013316:	68fb      	ldr	r3, [r7, #12]
 8013318:	899b      	ldrh	r3, [r3, #12]
 801331a:	461a      	mov	r2, r3
 801331c:	68bb      	ldr	r3, [r7, #8]
 801331e:	fbb3 f0f2 	udiv	r0, r3, r2
 8013322:	fb00 f202 	mul.w	r2, r0, r2
 8013326:	1a9b      	subs	r3, r3, r2
 8013328:	18ca      	adds	r2, r1, r3
 801332a:	687b      	ldr	r3, [r7, #4]
 801332c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801332e:	2300      	movs	r3, #0
}
 8013330:	4618      	mov	r0, r3
 8013332:	3718      	adds	r7, #24
 8013334:	46bd      	mov	sp, r7
 8013336:	bd80      	pop	{r7, pc}

08013338 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8013338:	b580      	push	{r7, lr}
 801333a:	b086      	sub	sp, #24
 801333c:	af00      	add	r7, sp, #0
 801333e:	6078      	str	r0, [r7, #4]
 8013340:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8013342:	687b      	ldr	r3, [r7, #4]
 8013344:	681b      	ldr	r3, [r3, #0]
 8013346:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8013348:	2100      	movs	r1, #0
 801334a:	6878      	ldr	r0, [r7, #4]
 801334c:	f7ff fe95 	bl	801307a <dir_sdi>
 8013350:	4603      	mov	r3, r0
 8013352:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8013354:	7dfb      	ldrb	r3, [r7, #23]
 8013356:	2b00      	cmp	r3, #0
 8013358:	d12b      	bne.n	80133b2 <dir_alloc+0x7a>
		n = 0;
 801335a:	2300      	movs	r3, #0
 801335c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	69db      	ldr	r3, [r3, #28]
 8013362:	4619      	mov	r1, r3
 8013364:	68f8      	ldr	r0, [r7, #12]
 8013366:	f7ff faa9 	bl	80128bc <move_window>
 801336a:	4603      	mov	r3, r0
 801336c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801336e:	7dfb      	ldrb	r3, [r7, #23]
 8013370:	2b00      	cmp	r3, #0
 8013372:	d11d      	bne.n	80133b0 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8013374:	687b      	ldr	r3, [r7, #4]
 8013376:	6a1b      	ldr	r3, [r3, #32]
 8013378:	781b      	ldrb	r3, [r3, #0]
 801337a:	2be5      	cmp	r3, #229	@ 0xe5
 801337c:	d004      	beq.n	8013388 <dir_alloc+0x50>
 801337e:	687b      	ldr	r3, [r7, #4]
 8013380:	6a1b      	ldr	r3, [r3, #32]
 8013382:	781b      	ldrb	r3, [r3, #0]
 8013384:	2b00      	cmp	r3, #0
 8013386:	d107      	bne.n	8013398 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8013388:	693b      	ldr	r3, [r7, #16]
 801338a:	3301      	adds	r3, #1
 801338c:	613b      	str	r3, [r7, #16]
 801338e:	693a      	ldr	r2, [r7, #16]
 8013390:	683b      	ldr	r3, [r7, #0]
 8013392:	429a      	cmp	r2, r3
 8013394:	d102      	bne.n	801339c <dir_alloc+0x64>
 8013396:	e00c      	b.n	80133b2 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8013398:	2300      	movs	r3, #0
 801339a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 801339c:	2101      	movs	r1, #1
 801339e:	6878      	ldr	r0, [r7, #4]
 80133a0:	f7ff fef4 	bl	801318c <dir_next>
 80133a4:	4603      	mov	r3, r0
 80133a6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80133a8:	7dfb      	ldrb	r3, [r7, #23]
 80133aa:	2b00      	cmp	r3, #0
 80133ac:	d0d7      	beq.n	801335e <dir_alloc+0x26>
 80133ae:	e000      	b.n	80133b2 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80133b0:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80133b2:	7dfb      	ldrb	r3, [r7, #23]
 80133b4:	2b04      	cmp	r3, #4
 80133b6:	d101      	bne.n	80133bc <dir_alloc+0x84>
 80133b8:	2307      	movs	r3, #7
 80133ba:	75fb      	strb	r3, [r7, #23]
	return res;
 80133bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80133be:	4618      	mov	r0, r3
 80133c0:	3718      	adds	r7, #24
 80133c2:	46bd      	mov	sp, r7
 80133c4:	bd80      	pop	{r7, pc}

080133c6 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80133c6:	b580      	push	{r7, lr}
 80133c8:	b084      	sub	sp, #16
 80133ca:	af00      	add	r7, sp, #0
 80133cc:	6078      	str	r0, [r7, #4]
 80133ce:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80133d0:	683b      	ldr	r3, [r7, #0]
 80133d2:	331a      	adds	r3, #26
 80133d4:	4618      	mov	r0, r3
 80133d6:	f7fe ffbf 	bl	8012358 <ld_word>
 80133da:	4603      	mov	r3, r0
 80133dc:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80133de:	687b      	ldr	r3, [r7, #4]
 80133e0:	781b      	ldrb	r3, [r3, #0]
 80133e2:	2b03      	cmp	r3, #3
 80133e4:	d109      	bne.n	80133fa <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80133e6:	683b      	ldr	r3, [r7, #0]
 80133e8:	3314      	adds	r3, #20
 80133ea:	4618      	mov	r0, r3
 80133ec:	f7fe ffb4 	bl	8012358 <ld_word>
 80133f0:	4603      	mov	r3, r0
 80133f2:	041b      	lsls	r3, r3, #16
 80133f4:	68fa      	ldr	r2, [r7, #12]
 80133f6:	4313      	orrs	r3, r2
 80133f8:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80133fa:	68fb      	ldr	r3, [r7, #12]
}
 80133fc:	4618      	mov	r0, r3
 80133fe:	3710      	adds	r7, #16
 8013400:	46bd      	mov	sp, r7
 8013402:	bd80      	pop	{r7, pc}

08013404 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8013404:	b580      	push	{r7, lr}
 8013406:	b084      	sub	sp, #16
 8013408:	af00      	add	r7, sp, #0
 801340a:	60f8      	str	r0, [r7, #12]
 801340c:	60b9      	str	r1, [r7, #8]
 801340e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8013410:	68bb      	ldr	r3, [r7, #8]
 8013412:	331a      	adds	r3, #26
 8013414:	687a      	ldr	r2, [r7, #4]
 8013416:	b292      	uxth	r2, r2
 8013418:	4611      	mov	r1, r2
 801341a:	4618      	mov	r0, r3
 801341c:	f7fe ffd8 	bl	80123d0 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8013420:	68fb      	ldr	r3, [r7, #12]
 8013422:	781b      	ldrb	r3, [r3, #0]
 8013424:	2b03      	cmp	r3, #3
 8013426:	d109      	bne.n	801343c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8013428:	68bb      	ldr	r3, [r7, #8]
 801342a:	f103 0214 	add.w	r2, r3, #20
 801342e:	687b      	ldr	r3, [r7, #4]
 8013430:	0c1b      	lsrs	r3, r3, #16
 8013432:	b29b      	uxth	r3, r3
 8013434:	4619      	mov	r1, r3
 8013436:	4610      	mov	r0, r2
 8013438:	f7fe ffca 	bl	80123d0 <st_word>
	}
}
 801343c:	bf00      	nop
 801343e:	3710      	adds	r7, #16
 8013440:	46bd      	mov	sp, r7
 8013442:	bd80      	pop	{r7, pc}

08013444 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8013444:	b590      	push	{r4, r7, lr}
 8013446:	b087      	sub	sp, #28
 8013448:	af00      	add	r7, sp, #0
 801344a:	6078      	str	r0, [r7, #4]
 801344c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 801344e:	683b      	ldr	r3, [r7, #0]
 8013450:	331a      	adds	r3, #26
 8013452:	4618      	mov	r0, r3
 8013454:	f7fe ff80 	bl	8012358 <ld_word>
 8013458:	4603      	mov	r3, r0
 801345a:	2b00      	cmp	r3, #0
 801345c:	d001      	beq.n	8013462 <cmp_lfn+0x1e>
 801345e:	2300      	movs	r3, #0
 8013460:	e059      	b.n	8013516 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8013462:	683b      	ldr	r3, [r7, #0]
 8013464:	781b      	ldrb	r3, [r3, #0]
 8013466:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801346a:	1e5a      	subs	r2, r3, #1
 801346c:	4613      	mov	r3, r2
 801346e:	005b      	lsls	r3, r3, #1
 8013470:	4413      	add	r3, r2
 8013472:	009b      	lsls	r3, r3, #2
 8013474:	4413      	add	r3, r2
 8013476:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8013478:	2301      	movs	r3, #1
 801347a:	81fb      	strh	r3, [r7, #14]
 801347c:	2300      	movs	r3, #0
 801347e:	613b      	str	r3, [r7, #16]
 8013480:	e033      	b.n	80134ea <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8013482:	4a27      	ldr	r2, [pc, #156]	@ (8013520 <cmp_lfn+0xdc>)
 8013484:	693b      	ldr	r3, [r7, #16]
 8013486:	4413      	add	r3, r2
 8013488:	781b      	ldrb	r3, [r3, #0]
 801348a:	461a      	mov	r2, r3
 801348c:	683b      	ldr	r3, [r7, #0]
 801348e:	4413      	add	r3, r2
 8013490:	4618      	mov	r0, r3
 8013492:	f7fe ff61 	bl	8012358 <ld_word>
 8013496:	4603      	mov	r3, r0
 8013498:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 801349a:	89fb      	ldrh	r3, [r7, #14]
 801349c:	2b00      	cmp	r3, #0
 801349e:	d01a      	beq.n	80134d6 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80134a0:	697b      	ldr	r3, [r7, #20]
 80134a2:	2bfe      	cmp	r3, #254	@ 0xfe
 80134a4:	d812      	bhi.n	80134cc <cmp_lfn+0x88>
 80134a6:	89bb      	ldrh	r3, [r7, #12]
 80134a8:	4618      	mov	r0, r3
 80134aa:	f001 fd7b 	bl	8014fa4 <ff_wtoupper>
 80134ae:	4603      	mov	r3, r0
 80134b0:	461c      	mov	r4, r3
 80134b2:	697b      	ldr	r3, [r7, #20]
 80134b4:	1c5a      	adds	r2, r3, #1
 80134b6:	617a      	str	r2, [r7, #20]
 80134b8:	005b      	lsls	r3, r3, #1
 80134ba:	687a      	ldr	r2, [r7, #4]
 80134bc:	4413      	add	r3, r2
 80134be:	881b      	ldrh	r3, [r3, #0]
 80134c0:	4618      	mov	r0, r3
 80134c2:	f001 fd6f 	bl	8014fa4 <ff_wtoupper>
 80134c6:	4603      	mov	r3, r0
 80134c8:	429c      	cmp	r4, r3
 80134ca:	d001      	beq.n	80134d0 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80134cc:	2300      	movs	r3, #0
 80134ce:	e022      	b.n	8013516 <cmp_lfn+0xd2>
			}
			wc = uc;
 80134d0:	89bb      	ldrh	r3, [r7, #12]
 80134d2:	81fb      	strh	r3, [r7, #14]
 80134d4:	e006      	b.n	80134e4 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80134d6:	89bb      	ldrh	r3, [r7, #12]
 80134d8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80134dc:	4293      	cmp	r3, r2
 80134de:	d001      	beq.n	80134e4 <cmp_lfn+0xa0>
 80134e0:	2300      	movs	r3, #0
 80134e2:	e018      	b.n	8013516 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80134e4:	693b      	ldr	r3, [r7, #16]
 80134e6:	3301      	adds	r3, #1
 80134e8:	613b      	str	r3, [r7, #16]
 80134ea:	693b      	ldr	r3, [r7, #16]
 80134ec:	2b0c      	cmp	r3, #12
 80134ee:	d9c8      	bls.n	8013482 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80134f0:	683b      	ldr	r3, [r7, #0]
 80134f2:	781b      	ldrb	r3, [r3, #0]
 80134f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80134f8:	2b00      	cmp	r3, #0
 80134fa:	d00b      	beq.n	8013514 <cmp_lfn+0xd0>
 80134fc:	89fb      	ldrh	r3, [r7, #14]
 80134fe:	2b00      	cmp	r3, #0
 8013500:	d008      	beq.n	8013514 <cmp_lfn+0xd0>
 8013502:	697b      	ldr	r3, [r7, #20]
 8013504:	005b      	lsls	r3, r3, #1
 8013506:	687a      	ldr	r2, [r7, #4]
 8013508:	4413      	add	r3, r2
 801350a:	881b      	ldrh	r3, [r3, #0]
 801350c:	2b00      	cmp	r3, #0
 801350e:	d001      	beq.n	8013514 <cmp_lfn+0xd0>
 8013510:	2300      	movs	r3, #0
 8013512:	e000      	b.n	8013516 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8013514:	2301      	movs	r3, #1
}
 8013516:	4618      	mov	r0, r3
 8013518:	371c      	adds	r7, #28
 801351a:	46bd      	mov	sp, r7
 801351c:	bd90      	pop	{r4, r7, pc}
 801351e:	bf00      	nop
 8013520:	0801a8c4 	.word	0x0801a8c4

08013524 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8013524:	b580      	push	{r7, lr}
 8013526:	b088      	sub	sp, #32
 8013528:	af00      	add	r7, sp, #0
 801352a:	60f8      	str	r0, [r7, #12]
 801352c:	60b9      	str	r1, [r7, #8]
 801352e:	4611      	mov	r1, r2
 8013530:	461a      	mov	r2, r3
 8013532:	460b      	mov	r3, r1
 8013534:	71fb      	strb	r3, [r7, #7]
 8013536:	4613      	mov	r3, r2
 8013538:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 801353a:	68bb      	ldr	r3, [r7, #8]
 801353c:	330d      	adds	r3, #13
 801353e:	79ba      	ldrb	r2, [r7, #6]
 8013540:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8013542:	68bb      	ldr	r3, [r7, #8]
 8013544:	330b      	adds	r3, #11
 8013546:	220f      	movs	r2, #15
 8013548:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 801354a:	68bb      	ldr	r3, [r7, #8]
 801354c:	330c      	adds	r3, #12
 801354e:	2200      	movs	r2, #0
 8013550:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8013552:	68bb      	ldr	r3, [r7, #8]
 8013554:	331a      	adds	r3, #26
 8013556:	2100      	movs	r1, #0
 8013558:	4618      	mov	r0, r3
 801355a:	f7fe ff39 	bl	80123d0 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 801355e:	79fb      	ldrb	r3, [r7, #7]
 8013560:	1e5a      	subs	r2, r3, #1
 8013562:	4613      	mov	r3, r2
 8013564:	005b      	lsls	r3, r3, #1
 8013566:	4413      	add	r3, r2
 8013568:	009b      	lsls	r3, r3, #2
 801356a:	4413      	add	r3, r2
 801356c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 801356e:	2300      	movs	r3, #0
 8013570:	82fb      	strh	r3, [r7, #22]
 8013572:	2300      	movs	r3, #0
 8013574:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8013576:	8afb      	ldrh	r3, [r7, #22]
 8013578:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801357c:	4293      	cmp	r3, r2
 801357e:	d007      	beq.n	8013590 <put_lfn+0x6c>
 8013580:	69fb      	ldr	r3, [r7, #28]
 8013582:	1c5a      	adds	r2, r3, #1
 8013584:	61fa      	str	r2, [r7, #28]
 8013586:	005b      	lsls	r3, r3, #1
 8013588:	68fa      	ldr	r2, [r7, #12]
 801358a:	4413      	add	r3, r2
 801358c:	881b      	ldrh	r3, [r3, #0]
 801358e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8013590:	4a17      	ldr	r2, [pc, #92]	@ (80135f0 <put_lfn+0xcc>)
 8013592:	69bb      	ldr	r3, [r7, #24]
 8013594:	4413      	add	r3, r2
 8013596:	781b      	ldrb	r3, [r3, #0]
 8013598:	461a      	mov	r2, r3
 801359a:	68bb      	ldr	r3, [r7, #8]
 801359c:	4413      	add	r3, r2
 801359e:	8afa      	ldrh	r2, [r7, #22]
 80135a0:	4611      	mov	r1, r2
 80135a2:	4618      	mov	r0, r3
 80135a4:	f7fe ff14 	bl	80123d0 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80135a8:	8afb      	ldrh	r3, [r7, #22]
 80135aa:	2b00      	cmp	r3, #0
 80135ac:	d102      	bne.n	80135b4 <put_lfn+0x90>
 80135ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80135b2:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 80135b4:	69bb      	ldr	r3, [r7, #24]
 80135b6:	3301      	adds	r3, #1
 80135b8:	61bb      	str	r3, [r7, #24]
 80135ba:	69bb      	ldr	r3, [r7, #24]
 80135bc:	2b0c      	cmp	r3, #12
 80135be:	d9da      	bls.n	8013576 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 80135c0:	8afb      	ldrh	r3, [r7, #22]
 80135c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80135c6:	4293      	cmp	r3, r2
 80135c8:	d006      	beq.n	80135d8 <put_lfn+0xb4>
 80135ca:	69fb      	ldr	r3, [r7, #28]
 80135cc:	005b      	lsls	r3, r3, #1
 80135ce:	68fa      	ldr	r2, [r7, #12]
 80135d0:	4413      	add	r3, r2
 80135d2:	881b      	ldrh	r3, [r3, #0]
 80135d4:	2b00      	cmp	r3, #0
 80135d6:	d103      	bne.n	80135e0 <put_lfn+0xbc>
 80135d8:	79fb      	ldrb	r3, [r7, #7]
 80135da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80135de:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80135e0:	68bb      	ldr	r3, [r7, #8]
 80135e2:	79fa      	ldrb	r2, [r7, #7]
 80135e4:	701a      	strb	r2, [r3, #0]
}
 80135e6:	bf00      	nop
 80135e8:	3720      	adds	r7, #32
 80135ea:	46bd      	mov	sp, r7
 80135ec:	bd80      	pop	{r7, pc}
 80135ee:	bf00      	nop
 80135f0:	0801a8c4 	.word	0x0801a8c4

080135f4 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80135f4:	b580      	push	{r7, lr}
 80135f6:	b08c      	sub	sp, #48	@ 0x30
 80135f8:	af00      	add	r7, sp, #0
 80135fa:	60f8      	str	r0, [r7, #12]
 80135fc:	60b9      	str	r1, [r7, #8]
 80135fe:	607a      	str	r2, [r7, #4]
 8013600:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8013602:	220b      	movs	r2, #11
 8013604:	68b9      	ldr	r1, [r7, #8]
 8013606:	68f8      	ldr	r0, [r7, #12]
 8013608:	f7fe ff29 	bl	801245e <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 801360c:	683b      	ldr	r3, [r7, #0]
 801360e:	2b05      	cmp	r3, #5
 8013610:	d92b      	bls.n	801366a <gen_numname+0x76>
		sr = seq;
 8013612:	683b      	ldr	r3, [r7, #0]
 8013614:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8013616:	e022      	b.n	801365e <gen_numname+0x6a>
			wc = *lfn++;
 8013618:	687b      	ldr	r3, [r7, #4]
 801361a:	1c9a      	adds	r2, r3, #2
 801361c:	607a      	str	r2, [r7, #4]
 801361e:	881b      	ldrh	r3, [r3, #0]
 8013620:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8013622:	2300      	movs	r3, #0
 8013624:	62bb      	str	r3, [r7, #40]	@ 0x28
 8013626:	e017      	b.n	8013658 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8013628:	69fb      	ldr	r3, [r7, #28]
 801362a:	005a      	lsls	r2, r3, #1
 801362c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801362e:	f003 0301 	and.w	r3, r3, #1
 8013632:	4413      	add	r3, r2
 8013634:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8013636:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013638:	085b      	lsrs	r3, r3, #1
 801363a:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 801363c:	69fb      	ldr	r3, [r7, #28]
 801363e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8013642:	2b00      	cmp	r3, #0
 8013644:	d005      	beq.n	8013652 <gen_numname+0x5e>
 8013646:	69fb      	ldr	r3, [r7, #28]
 8013648:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 801364c:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8013650:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8013652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013654:	3301      	adds	r3, #1
 8013656:	62bb      	str	r3, [r7, #40]	@ 0x28
 8013658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801365a:	2b0f      	cmp	r3, #15
 801365c:	d9e4      	bls.n	8013628 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 801365e:	687b      	ldr	r3, [r7, #4]
 8013660:	881b      	ldrh	r3, [r3, #0]
 8013662:	2b00      	cmp	r3, #0
 8013664:	d1d8      	bne.n	8013618 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8013666:	69fb      	ldr	r3, [r7, #28]
 8013668:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 801366a:	2307      	movs	r3, #7
 801366c:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 801366e:	683b      	ldr	r3, [r7, #0]
 8013670:	b2db      	uxtb	r3, r3
 8013672:	f003 030f 	and.w	r3, r3, #15
 8013676:	b2db      	uxtb	r3, r3
 8013678:	3330      	adds	r3, #48	@ 0x30
 801367a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 801367e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013682:	2b39      	cmp	r3, #57	@ 0x39
 8013684:	d904      	bls.n	8013690 <gen_numname+0x9c>
 8013686:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801368a:	3307      	adds	r3, #7
 801368c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8013690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013692:	1e5a      	subs	r2, r3, #1
 8013694:	62ba      	str	r2, [r7, #40]	@ 0x28
 8013696:	3330      	adds	r3, #48	@ 0x30
 8013698:	443b      	add	r3, r7
 801369a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 801369e:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 80136a2:	683b      	ldr	r3, [r7, #0]
 80136a4:	091b      	lsrs	r3, r3, #4
 80136a6:	603b      	str	r3, [r7, #0]
	} while (seq);
 80136a8:	683b      	ldr	r3, [r7, #0]
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	d1df      	bne.n	801366e <gen_numname+0x7a>
	ns[i] = '~';
 80136ae:	f107 0214 	add.w	r2, r7, #20
 80136b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136b4:	4413      	add	r3, r2
 80136b6:	227e      	movs	r2, #126	@ 0x7e
 80136b8:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80136ba:	2300      	movs	r3, #0
 80136bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80136be:	e002      	b.n	80136c6 <gen_numname+0xd2>
 80136c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80136c2:	3301      	adds	r3, #1
 80136c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80136c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80136c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136ca:	429a      	cmp	r2, r3
 80136cc:	d205      	bcs.n	80136da <gen_numname+0xe6>
 80136ce:	68fa      	ldr	r2, [r7, #12]
 80136d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80136d2:	4413      	add	r3, r2
 80136d4:	781b      	ldrb	r3, [r3, #0]
 80136d6:	2b20      	cmp	r3, #32
 80136d8:	d1f2      	bne.n	80136c0 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80136da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136dc:	2b07      	cmp	r3, #7
 80136de:	d807      	bhi.n	80136f0 <gen_numname+0xfc>
 80136e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136e2:	1c5a      	adds	r2, r3, #1
 80136e4:	62ba      	str	r2, [r7, #40]	@ 0x28
 80136e6:	3330      	adds	r3, #48	@ 0x30
 80136e8:	443b      	add	r3, r7
 80136ea:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80136ee:	e000      	b.n	80136f2 <gen_numname+0xfe>
 80136f0:	2120      	movs	r1, #32
 80136f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80136f4:	1c5a      	adds	r2, r3, #1
 80136f6:	627a      	str	r2, [r7, #36]	@ 0x24
 80136f8:	68fa      	ldr	r2, [r7, #12]
 80136fa:	4413      	add	r3, r2
 80136fc:	460a      	mov	r2, r1
 80136fe:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8013700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013702:	2b07      	cmp	r3, #7
 8013704:	d9e9      	bls.n	80136da <gen_numname+0xe6>
}
 8013706:	bf00      	nop
 8013708:	bf00      	nop
 801370a:	3730      	adds	r7, #48	@ 0x30
 801370c:	46bd      	mov	sp, r7
 801370e:	bd80      	pop	{r7, pc}

08013710 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8013710:	b480      	push	{r7}
 8013712:	b085      	sub	sp, #20
 8013714:	af00      	add	r7, sp, #0
 8013716:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8013718:	2300      	movs	r3, #0
 801371a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 801371c:	230b      	movs	r3, #11
 801371e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8013720:	7bfb      	ldrb	r3, [r7, #15]
 8013722:	b2da      	uxtb	r2, r3
 8013724:	0852      	lsrs	r2, r2, #1
 8013726:	01db      	lsls	r3, r3, #7
 8013728:	4313      	orrs	r3, r2
 801372a:	b2da      	uxtb	r2, r3
 801372c:	687b      	ldr	r3, [r7, #4]
 801372e:	1c59      	adds	r1, r3, #1
 8013730:	6079      	str	r1, [r7, #4]
 8013732:	781b      	ldrb	r3, [r3, #0]
 8013734:	4413      	add	r3, r2
 8013736:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8013738:	68bb      	ldr	r3, [r7, #8]
 801373a:	3b01      	subs	r3, #1
 801373c:	60bb      	str	r3, [r7, #8]
 801373e:	68bb      	ldr	r3, [r7, #8]
 8013740:	2b00      	cmp	r3, #0
 8013742:	d1ed      	bne.n	8013720 <sum_sfn+0x10>
	return sum;
 8013744:	7bfb      	ldrb	r3, [r7, #15]
}
 8013746:	4618      	mov	r0, r3
 8013748:	3714      	adds	r7, #20
 801374a:	46bd      	mov	sp, r7
 801374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013750:	4770      	bx	lr

08013752 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8013752:	b580      	push	{r7, lr}
 8013754:	b086      	sub	sp, #24
 8013756:	af00      	add	r7, sp, #0
 8013758:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	681b      	ldr	r3, [r3, #0]
 801375e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8013760:	2100      	movs	r1, #0
 8013762:	6878      	ldr	r0, [r7, #4]
 8013764:	f7ff fc89 	bl	801307a <dir_sdi>
 8013768:	4603      	mov	r3, r0
 801376a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 801376c:	7dfb      	ldrb	r3, [r7, #23]
 801376e:	2b00      	cmp	r3, #0
 8013770:	d001      	beq.n	8013776 <dir_find+0x24>
 8013772:	7dfb      	ldrb	r3, [r7, #23]
 8013774:	e0a9      	b.n	80138ca <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8013776:	23ff      	movs	r3, #255	@ 0xff
 8013778:	753b      	strb	r3, [r7, #20]
 801377a:	7d3b      	ldrb	r3, [r7, #20]
 801377c:	757b      	strb	r3, [r7, #21]
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	f04f 32ff 	mov.w	r2, #4294967295
 8013784:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8013786:	687b      	ldr	r3, [r7, #4]
 8013788:	69db      	ldr	r3, [r3, #28]
 801378a:	4619      	mov	r1, r3
 801378c:	6938      	ldr	r0, [r7, #16]
 801378e:	f7ff f895 	bl	80128bc <move_window>
 8013792:	4603      	mov	r3, r0
 8013794:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8013796:	7dfb      	ldrb	r3, [r7, #23]
 8013798:	2b00      	cmp	r3, #0
 801379a:	f040 8090 	bne.w	80138be <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 801379e:	687b      	ldr	r3, [r7, #4]
 80137a0:	6a1b      	ldr	r3, [r3, #32]
 80137a2:	781b      	ldrb	r3, [r3, #0]
 80137a4:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80137a6:	7dbb      	ldrb	r3, [r7, #22]
 80137a8:	2b00      	cmp	r3, #0
 80137aa:	d102      	bne.n	80137b2 <dir_find+0x60>
 80137ac:	2304      	movs	r3, #4
 80137ae:	75fb      	strb	r3, [r7, #23]
 80137b0:	e08a      	b.n	80138c8 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 80137b2:	687b      	ldr	r3, [r7, #4]
 80137b4:	6a1b      	ldr	r3, [r3, #32]
 80137b6:	330b      	adds	r3, #11
 80137b8:	781b      	ldrb	r3, [r3, #0]
 80137ba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80137be:	73fb      	strb	r3, [r7, #15]
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	7bfa      	ldrb	r2, [r7, #15]
 80137c4:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 80137c6:	7dbb      	ldrb	r3, [r7, #22]
 80137c8:	2be5      	cmp	r3, #229	@ 0xe5
 80137ca:	d007      	beq.n	80137dc <dir_find+0x8a>
 80137cc:	7bfb      	ldrb	r3, [r7, #15]
 80137ce:	f003 0308 	and.w	r3, r3, #8
 80137d2:	2b00      	cmp	r3, #0
 80137d4:	d009      	beq.n	80137ea <dir_find+0x98>
 80137d6:	7bfb      	ldrb	r3, [r7, #15]
 80137d8:	2b0f      	cmp	r3, #15
 80137da:	d006      	beq.n	80137ea <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80137dc:	23ff      	movs	r3, #255	@ 0xff
 80137de:	757b      	strb	r3, [r7, #21]
 80137e0:	687b      	ldr	r3, [r7, #4]
 80137e2:	f04f 32ff 	mov.w	r2, #4294967295
 80137e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80137e8:	e05e      	b.n	80138a8 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 80137ea:	7bfb      	ldrb	r3, [r7, #15]
 80137ec:	2b0f      	cmp	r3, #15
 80137ee:	d136      	bne.n	801385e <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 80137f0:	687b      	ldr	r3, [r7, #4]
 80137f2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80137f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80137fa:	2b00      	cmp	r3, #0
 80137fc:	d154      	bne.n	80138a8 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80137fe:	7dbb      	ldrb	r3, [r7, #22]
 8013800:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013804:	2b00      	cmp	r3, #0
 8013806:	d00d      	beq.n	8013824 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	6a1b      	ldr	r3, [r3, #32]
 801380c:	7b5b      	ldrb	r3, [r3, #13]
 801380e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8013810:	7dbb      	ldrb	r3, [r7, #22]
 8013812:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013816:	75bb      	strb	r3, [r7, #22]
 8013818:	7dbb      	ldrb	r3, [r7, #22]
 801381a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 801381c:	687b      	ldr	r3, [r7, #4]
 801381e:	695a      	ldr	r2, [r3, #20]
 8013820:	687b      	ldr	r3, [r7, #4]
 8013822:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8013824:	7dba      	ldrb	r2, [r7, #22]
 8013826:	7d7b      	ldrb	r3, [r7, #21]
 8013828:	429a      	cmp	r2, r3
 801382a:	d115      	bne.n	8013858 <dir_find+0x106>
 801382c:	687b      	ldr	r3, [r7, #4]
 801382e:	6a1b      	ldr	r3, [r3, #32]
 8013830:	330d      	adds	r3, #13
 8013832:	781b      	ldrb	r3, [r3, #0]
 8013834:	7d3a      	ldrb	r2, [r7, #20]
 8013836:	429a      	cmp	r2, r3
 8013838:	d10e      	bne.n	8013858 <dir_find+0x106>
 801383a:	693b      	ldr	r3, [r7, #16]
 801383c:	691a      	ldr	r2, [r3, #16]
 801383e:	687b      	ldr	r3, [r7, #4]
 8013840:	6a1b      	ldr	r3, [r3, #32]
 8013842:	4619      	mov	r1, r3
 8013844:	4610      	mov	r0, r2
 8013846:	f7ff fdfd 	bl	8013444 <cmp_lfn>
 801384a:	4603      	mov	r3, r0
 801384c:	2b00      	cmp	r3, #0
 801384e:	d003      	beq.n	8013858 <dir_find+0x106>
 8013850:	7d7b      	ldrb	r3, [r7, #21]
 8013852:	3b01      	subs	r3, #1
 8013854:	b2db      	uxtb	r3, r3
 8013856:	e000      	b.n	801385a <dir_find+0x108>
 8013858:	23ff      	movs	r3, #255	@ 0xff
 801385a:	757b      	strb	r3, [r7, #21]
 801385c:	e024      	b.n	80138a8 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 801385e:	7d7b      	ldrb	r3, [r7, #21]
 8013860:	2b00      	cmp	r3, #0
 8013862:	d109      	bne.n	8013878 <dir_find+0x126>
 8013864:	687b      	ldr	r3, [r7, #4]
 8013866:	6a1b      	ldr	r3, [r3, #32]
 8013868:	4618      	mov	r0, r3
 801386a:	f7ff ff51 	bl	8013710 <sum_sfn>
 801386e:	4603      	mov	r3, r0
 8013870:	461a      	mov	r2, r3
 8013872:	7d3b      	ldrb	r3, [r7, #20]
 8013874:	4293      	cmp	r3, r2
 8013876:	d024      	beq.n	80138c2 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8013878:	687b      	ldr	r3, [r7, #4]
 801387a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801387e:	f003 0301 	and.w	r3, r3, #1
 8013882:	2b00      	cmp	r3, #0
 8013884:	d10a      	bne.n	801389c <dir_find+0x14a>
 8013886:	687b      	ldr	r3, [r7, #4]
 8013888:	6a18      	ldr	r0, [r3, #32]
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	3324      	adds	r3, #36	@ 0x24
 801388e:	220b      	movs	r2, #11
 8013890:	4619      	mov	r1, r3
 8013892:	f7fe fe20 	bl	80124d6 <mem_cmp>
 8013896:	4603      	mov	r3, r0
 8013898:	2b00      	cmp	r3, #0
 801389a:	d014      	beq.n	80138c6 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 801389c:	23ff      	movs	r3, #255	@ 0xff
 801389e:	757b      	strb	r3, [r7, #21]
 80138a0:	687b      	ldr	r3, [r7, #4]
 80138a2:	f04f 32ff 	mov.w	r2, #4294967295
 80138a6:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80138a8:	2100      	movs	r1, #0
 80138aa:	6878      	ldr	r0, [r7, #4]
 80138ac:	f7ff fc6e 	bl	801318c <dir_next>
 80138b0:	4603      	mov	r3, r0
 80138b2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80138b4:	7dfb      	ldrb	r3, [r7, #23]
 80138b6:	2b00      	cmp	r3, #0
 80138b8:	f43f af65 	beq.w	8013786 <dir_find+0x34>
 80138bc:	e004      	b.n	80138c8 <dir_find+0x176>
		if (res != FR_OK) break;
 80138be:	bf00      	nop
 80138c0:	e002      	b.n	80138c8 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80138c2:	bf00      	nop
 80138c4:	e000      	b.n	80138c8 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80138c6:	bf00      	nop

	return res;
 80138c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80138ca:	4618      	mov	r0, r3
 80138cc:	3718      	adds	r7, #24
 80138ce:	46bd      	mov	sp, r7
 80138d0:	bd80      	pop	{r7, pc}
	...

080138d4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80138d4:	b580      	push	{r7, lr}
 80138d6:	b08c      	sub	sp, #48	@ 0x30
 80138d8:	af00      	add	r7, sp, #0
 80138da:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80138dc:	687b      	ldr	r3, [r7, #4]
 80138de:	681b      	ldr	r3, [r3, #0]
 80138e0:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 80138e2:	687b      	ldr	r3, [r7, #4]
 80138e4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80138e8:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	d001      	beq.n	80138f4 <dir_register+0x20>
 80138f0:	2306      	movs	r3, #6
 80138f2:	e0e0      	b.n	8013ab6 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 80138f4:	2300      	movs	r3, #0
 80138f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80138f8:	e002      	b.n	8013900 <dir_register+0x2c>
 80138fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80138fc:	3301      	adds	r3, #1
 80138fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8013900:	69fb      	ldr	r3, [r7, #28]
 8013902:	691a      	ldr	r2, [r3, #16]
 8013904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013906:	005b      	lsls	r3, r3, #1
 8013908:	4413      	add	r3, r2
 801390a:	881b      	ldrh	r3, [r3, #0]
 801390c:	2b00      	cmp	r3, #0
 801390e:	d1f4      	bne.n	80138fa <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8013910:	687b      	ldr	r3, [r7, #4]
 8013912:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8013916:	f107 030c 	add.w	r3, r7, #12
 801391a:	220c      	movs	r2, #12
 801391c:	4618      	mov	r0, r3
 801391e:	f7fe fd9e 	bl	801245e <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8013922:	7dfb      	ldrb	r3, [r7, #23]
 8013924:	f003 0301 	and.w	r3, r3, #1
 8013928:	2b00      	cmp	r3, #0
 801392a:	d032      	beq.n	8013992 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 801392c:	687b      	ldr	r3, [r7, #4]
 801392e:	2240      	movs	r2, #64	@ 0x40
 8013930:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8013934:	2301      	movs	r3, #1
 8013936:	62bb      	str	r3, [r7, #40]	@ 0x28
 8013938:	e016      	b.n	8013968 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 801393a:	687b      	ldr	r3, [r7, #4]
 801393c:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8013940:	69fb      	ldr	r3, [r7, #28]
 8013942:	691a      	ldr	r2, [r3, #16]
 8013944:	f107 010c 	add.w	r1, r7, #12
 8013948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801394a:	f7ff fe53 	bl	80135f4 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 801394e:	6878      	ldr	r0, [r7, #4]
 8013950:	f7ff feff 	bl	8013752 <dir_find>
 8013954:	4603      	mov	r3, r0
 8013956:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 801395a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801395e:	2b00      	cmp	r3, #0
 8013960:	d106      	bne.n	8013970 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8013962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013964:	3301      	adds	r3, #1
 8013966:	62bb      	str	r3, [r7, #40]	@ 0x28
 8013968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801396a:	2b63      	cmp	r3, #99	@ 0x63
 801396c:	d9e5      	bls.n	801393a <dir_register+0x66>
 801396e:	e000      	b.n	8013972 <dir_register+0x9e>
			if (res != FR_OK) break;
 8013970:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8013972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013974:	2b64      	cmp	r3, #100	@ 0x64
 8013976:	d101      	bne.n	801397c <dir_register+0xa8>
 8013978:	2307      	movs	r3, #7
 801397a:	e09c      	b.n	8013ab6 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 801397c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013980:	2b04      	cmp	r3, #4
 8013982:	d002      	beq.n	801398a <dir_register+0xb6>
 8013984:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013988:	e095      	b.n	8013ab6 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 801398a:	7dfa      	ldrb	r2, [r7, #23]
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8013992:	7dfb      	ldrb	r3, [r7, #23]
 8013994:	f003 0302 	and.w	r3, r3, #2
 8013998:	2b00      	cmp	r3, #0
 801399a:	d007      	beq.n	80139ac <dir_register+0xd8>
 801399c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801399e:	330c      	adds	r3, #12
 80139a0:	4a47      	ldr	r2, [pc, #284]	@ (8013ac0 <dir_register+0x1ec>)
 80139a2:	fba2 2303 	umull	r2, r3, r2, r3
 80139a6:	089b      	lsrs	r3, r3, #2
 80139a8:	3301      	adds	r3, #1
 80139aa:	e000      	b.n	80139ae <dir_register+0xda>
 80139ac:	2301      	movs	r3, #1
 80139ae:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 80139b0:	6a39      	ldr	r1, [r7, #32]
 80139b2:	6878      	ldr	r0, [r7, #4]
 80139b4:	f7ff fcc0 	bl	8013338 <dir_alloc>
 80139b8:	4603      	mov	r3, r0
 80139ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 80139be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	d148      	bne.n	8013a58 <dir_register+0x184>
 80139c6:	6a3b      	ldr	r3, [r7, #32]
 80139c8:	3b01      	subs	r3, #1
 80139ca:	623b      	str	r3, [r7, #32]
 80139cc:	6a3b      	ldr	r3, [r7, #32]
 80139ce:	2b00      	cmp	r3, #0
 80139d0:	d042      	beq.n	8013a58 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 80139d2:	687b      	ldr	r3, [r7, #4]
 80139d4:	695a      	ldr	r2, [r3, #20]
 80139d6:	6a3b      	ldr	r3, [r7, #32]
 80139d8:	015b      	lsls	r3, r3, #5
 80139da:	1ad3      	subs	r3, r2, r3
 80139dc:	4619      	mov	r1, r3
 80139de:	6878      	ldr	r0, [r7, #4]
 80139e0:	f7ff fb4b 	bl	801307a <dir_sdi>
 80139e4:	4603      	mov	r3, r0
 80139e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 80139ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80139ee:	2b00      	cmp	r3, #0
 80139f0:	d132      	bne.n	8013a58 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 80139f2:	687b      	ldr	r3, [r7, #4]
 80139f4:	3324      	adds	r3, #36	@ 0x24
 80139f6:	4618      	mov	r0, r3
 80139f8:	f7ff fe8a 	bl	8013710 <sum_sfn>
 80139fc:	4603      	mov	r3, r0
 80139fe:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8013a00:	687b      	ldr	r3, [r7, #4]
 8013a02:	69db      	ldr	r3, [r3, #28]
 8013a04:	4619      	mov	r1, r3
 8013a06:	69f8      	ldr	r0, [r7, #28]
 8013a08:	f7fe ff58 	bl	80128bc <move_window>
 8013a0c:	4603      	mov	r3, r0
 8013a0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8013a12:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013a16:	2b00      	cmp	r3, #0
 8013a18:	d11d      	bne.n	8013a56 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8013a1a:	69fb      	ldr	r3, [r7, #28]
 8013a1c:	6918      	ldr	r0, [r3, #16]
 8013a1e:	687b      	ldr	r3, [r7, #4]
 8013a20:	6a19      	ldr	r1, [r3, #32]
 8013a22:	6a3b      	ldr	r3, [r7, #32]
 8013a24:	b2da      	uxtb	r2, r3
 8013a26:	7efb      	ldrb	r3, [r7, #27]
 8013a28:	f7ff fd7c 	bl	8013524 <put_lfn>
				fs->wflag = 1;
 8013a2c:	69fb      	ldr	r3, [r7, #28]
 8013a2e:	2201      	movs	r2, #1
 8013a30:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8013a32:	2100      	movs	r1, #0
 8013a34:	6878      	ldr	r0, [r7, #4]
 8013a36:	f7ff fba9 	bl	801318c <dir_next>
 8013a3a:	4603      	mov	r3, r0
 8013a3c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8013a40:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013a44:	2b00      	cmp	r3, #0
 8013a46:	d107      	bne.n	8013a58 <dir_register+0x184>
 8013a48:	6a3b      	ldr	r3, [r7, #32]
 8013a4a:	3b01      	subs	r3, #1
 8013a4c:	623b      	str	r3, [r7, #32]
 8013a4e:	6a3b      	ldr	r3, [r7, #32]
 8013a50:	2b00      	cmp	r3, #0
 8013a52:	d1d5      	bne.n	8013a00 <dir_register+0x12c>
 8013a54:	e000      	b.n	8013a58 <dir_register+0x184>
				if (res != FR_OK) break;
 8013a56:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8013a58:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013a5c:	2b00      	cmp	r3, #0
 8013a5e:	d128      	bne.n	8013ab2 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8013a60:	687b      	ldr	r3, [r7, #4]
 8013a62:	69db      	ldr	r3, [r3, #28]
 8013a64:	4619      	mov	r1, r3
 8013a66:	69f8      	ldr	r0, [r7, #28]
 8013a68:	f7fe ff28 	bl	80128bc <move_window>
 8013a6c:	4603      	mov	r3, r0
 8013a6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8013a72:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013a76:	2b00      	cmp	r3, #0
 8013a78:	d11b      	bne.n	8013ab2 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8013a7a:	687b      	ldr	r3, [r7, #4]
 8013a7c:	6a1b      	ldr	r3, [r3, #32]
 8013a7e:	2220      	movs	r2, #32
 8013a80:	2100      	movs	r1, #0
 8013a82:	4618      	mov	r0, r3
 8013a84:	f7fe fd0c 	bl	80124a0 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8013a88:	687b      	ldr	r3, [r7, #4]
 8013a8a:	6a18      	ldr	r0, [r3, #32]
 8013a8c:	687b      	ldr	r3, [r7, #4]
 8013a8e:	3324      	adds	r3, #36	@ 0x24
 8013a90:	220b      	movs	r2, #11
 8013a92:	4619      	mov	r1, r3
 8013a94:	f7fe fce3 	bl	801245e <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8013a9e:	687b      	ldr	r3, [r7, #4]
 8013aa0:	6a1b      	ldr	r3, [r3, #32]
 8013aa2:	330c      	adds	r3, #12
 8013aa4:	f002 0218 	and.w	r2, r2, #24
 8013aa8:	b2d2      	uxtb	r2, r2
 8013aaa:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8013aac:	69fb      	ldr	r3, [r7, #28]
 8013aae:	2201      	movs	r2, #1
 8013ab0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8013ab2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8013ab6:	4618      	mov	r0, r3
 8013ab8:	3730      	adds	r7, #48	@ 0x30
 8013aba:	46bd      	mov	sp, r7
 8013abc:	bd80      	pop	{r7, pc}
 8013abe:	bf00      	nop
 8013ac0:	4ec4ec4f 	.word	0x4ec4ec4f

08013ac4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8013ac4:	b580      	push	{r7, lr}
 8013ac6:	b08a      	sub	sp, #40	@ 0x28
 8013ac8:	af00      	add	r7, sp, #0
 8013aca:	6078      	str	r0, [r7, #4]
 8013acc:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8013ace:	683b      	ldr	r3, [r7, #0]
 8013ad0:	681b      	ldr	r3, [r3, #0]
 8013ad2:	613b      	str	r3, [r7, #16]
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	681b      	ldr	r3, [r3, #0]
 8013ad8:	691b      	ldr	r3, [r3, #16]
 8013ada:	60fb      	str	r3, [r7, #12]
 8013adc:	2300      	movs	r3, #0
 8013ade:	617b      	str	r3, [r7, #20]
 8013ae0:	697b      	ldr	r3, [r7, #20]
 8013ae2:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8013ae4:	69bb      	ldr	r3, [r7, #24]
 8013ae6:	1c5a      	adds	r2, r3, #1
 8013ae8:	61ba      	str	r2, [r7, #24]
 8013aea:	693a      	ldr	r2, [r7, #16]
 8013aec:	4413      	add	r3, r2
 8013aee:	781b      	ldrb	r3, [r3, #0]
 8013af0:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8013af2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013af4:	2b1f      	cmp	r3, #31
 8013af6:	d940      	bls.n	8013b7a <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8013af8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013afa:	2b2f      	cmp	r3, #47	@ 0x2f
 8013afc:	d006      	beq.n	8013b0c <create_name+0x48>
 8013afe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013b00:	2b5c      	cmp	r3, #92	@ 0x5c
 8013b02:	d110      	bne.n	8013b26 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8013b04:	e002      	b.n	8013b0c <create_name+0x48>
 8013b06:	69bb      	ldr	r3, [r7, #24]
 8013b08:	3301      	adds	r3, #1
 8013b0a:	61bb      	str	r3, [r7, #24]
 8013b0c:	693a      	ldr	r2, [r7, #16]
 8013b0e:	69bb      	ldr	r3, [r7, #24]
 8013b10:	4413      	add	r3, r2
 8013b12:	781b      	ldrb	r3, [r3, #0]
 8013b14:	2b2f      	cmp	r3, #47	@ 0x2f
 8013b16:	d0f6      	beq.n	8013b06 <create_name+0x42>
 8013b18:	693a      	ldr	r2, [r7, #16]
 8013b1a:	69bb      	ldr	r3, [r7, #24]
 8013b1c:	4413      	add	r3, r2
 8013b1e:	781b      	ldrb	r3, [r3, #0]
 8013b20:	2b5c      	cmp	r3, #92	@ 0x5c
 8013b22:	d0f0      	beq.n	8013b06 <create_name+0x42>
			break;
 8013b24:	e02a      	b.n	8013b7c <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8013b26:	697b      	ldr	r3, [r7, #20]
 8013b28:	2bfe      	cmp	r3, #254	@ 0xfe
 8013b2a:	d901      	bls.n	8013b30 <create_name+0x6c>
 8013b2c:	2306      	movs	r3, #6
 8013b2e:	e17d      	b.n	8013e2c <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8013b30:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013b32:	b2db      	uxtb	r3, r3
 8013b34:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8013b36:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013b38:	2101      	movs	r1, #1
 8013b3a:	4618      	mov	r0, r3
 8013b3c:	f001 f9f6 	bl	8014f2c <ff_convert>
 8013b40:	4603      	mov	r3, r0
 8013b42:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8013b44:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013b46:	2b00      	cmp	r3, #0
 8013b48:	d101      	bne.n	8013b4e <create_name+0x8a>
 8013b4a:	2306      	movs	r3, #6
 8013b4c:	e16e      	b.n	8013e2c <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8013b4e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013b50:	2b7f      	cmp	r3, #127	@ 0x7f
 8013b52:	d809      	bhi.n	8013b68 <create_name+0xa4>
 8013b54:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013b56:	4619      	mov	r1, r3
 8013b58:	488d      	ldr	r0, [pc, #564]	@ (8013d90 <create_name+0x2cc>)
 8013b5a:	f7fe fce3 	bl	8012524 <chk_chr>
 8013b5e:	4603      	mov	r3, r0
 8013b60:	2b00      	cmp	r3, #0
 8013b62:	d001      	beq.n	8013b68 <create_name+0xa4>
 8013b64:	2306      	movs	r3, #6
 8013b66:	e161      	b.n	8013e2c <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8013b68:	697b      	ldr	r3, [r7, #20]
 8013b6a:	1c5a      	adds	r2, r3, #1
 8013b6c:	617a      	str	r2, [r7, #20]
 8013b6e:	005b      	lsls	r3, r3, #1
 8013b70:	68fa      	ldr	r2, [r7, #12]
 8013b72:	4413      	add	r3, r2
 8013b74:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8013b76:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8013b78:	e7b4      	b.n	8013ae4 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8013b7a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8013b7c:	693a      	ldr	r2, [r7, #16]
 8013b7e:	69bb      	ldr	r3, [r7, #24]
 8013b80:	441a      	add	r2, r3
 8013b82:	683b      	ldr	r3, [r7, #0]
 8013b84:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8013b86:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013b88:	2b1f      	cmp	r3, #31
 8013b8a:	d801      	bhi.n	8013b90 <create_name+0xcc>
 8013b8c:	2304      	movs	r3, #4
 8013b8e:	e000      	b.n	8013b92 <create_name+0xce>
 8013b90:	2300      	movs	r3, #0
 8013b92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8013b96:	e011      	b.n	8013bbc <create_name+0xf8>
		w = lfn[di - 1];
 8013b98:	697b      	ldr	r3, [r7, #20]
 8013b9a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8013b9e:	3b01      	subs	r3, #1
 8013ba0:	005b      	lsls	r3, r3, #1
 8013ba2:	68fa      	ldr	r2, [r7, #12]
 8013ba4:	4413      	add	r3, r2
 8013ba6:	881b      	ldrh	r3, [r3, #0]
 8013ba8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8013baa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013bac:	2b20      	cmp	r3, #32
 8013bae:	d002      	beq.n	8013bb6 <create_name+0xf2>
 8013bb0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013bb2:	2b2e      	cmp	r3, #46	@ 0x2e
 8013bb4:	d106      	bne.n	8013bc4 <create_name+0x100>
		di--;
 8013bb6:	697b      	ldr	r3, [r7, #20]
 8013bb8:	3b01      	subs	r3, #1
 8013bba:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8013bbc:	697b      	ldr	r3, [r7, #20]
 8013bbe:	2b00      	cmp	r3, #0
 8013bc0:	d1ea      	bne.n	8013b98 <create_name+0xd4>
 8013bc2:	e000      	b.n	8013bc6 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8013bc4:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8013bc6:	697b      	ldr	r3, [r7, #20]
 8013bc8:	005b      	lsls	r3, r3, #1
 8013bca:	68fa      	ldr	r2, [r7, #12]
 8013bcc:	4413      	add	r3, r2
 8013bce:	2200      	movs	r2, #0
 8013bd0:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8013bd2:	697b      	ldr	r3, [r7, #20]
 8013bd4:	2b00      	cmp	r3, #0
 8013bd6:	d101      	bne.n	8013bdc <create_name+0x118>
 8013bd8:	2306      	movs	r3, #6
 8013bda:	e127      	b.n	8013e2c <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8013bdc:	687b      	ldr	r3, [r7, #4]
 8013bde:	3324      	adds	r3, #36	@ 0x24
 8013be0:	220b      	movs	r2, #11
 8013be2:	2120      	movs	r1, #32
 8013be4:	4618      	mov	r0, r3
 8013be6:	f7fe fc5b 	bl	80124a0 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8013bea:	2300      	movs	r3, #0
 8013bec:	61bb      	str	r3, [r7, #24]
 8013bee:	e002      	b.n	8013bf6 <create_name+0x132>
 8013bf0:	69bb      	ldr	r3, [r7, #24]
 8013bf2:	3301      	adds	r3, #1
 8013bf4:	61bb      	str	r3, [r7, #24]
 8013bf6:	69bb      	ldr	r3, [r7, #24]
 8013bf8:	005b      	lsls	r3, r3, #1
 8013bfa:	68fa      	ldr	r2, [r7, #12]
 8013bfc:	4413      	add	r3, r2
 8013bfe:	881b      	ldrh	r3, [r3, #0]
 8013c00:	2b20      	cmp	r3, #32
 8013c02:	d0f5      	beq.n	8013bf0 <create_name+0x12c>
 8013c04:	69bb      	ldr	r3, [r7, #24]
 8013c06:	005b      	lsls	r3, r3, #1
 8013c08:	68fa      	ldr	r2, [r7, #12]
 8013c0a:	4413      	add	r3, r2
 8013c0c:	881b      	ldrh	r3, [r3, #0]
 8013c0e:	2b2e      	cmp	r3, #46	@ 0x2e
 8013c10:	d0ee      	beq.n	8013bf0 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8013c12:	69bb      	ldr	r3, [r7, #24]
 8013c14:	2b00      	cmp	r3, #0
 8013c16:	d009      	beq.n	8013c2c <create_name+0x168>
 8013c18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013c1c:	f043 0303 	orr.w	r3, r3, #3
 8013c20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8013c24:	e002      	b.n	8013c2c <create_name+0x168>
 8013c26:	697b      	ldr	r3, [r7, #20]
 8013c28:	3b01      	subs	r3, #1
 8013c2a:	617b      	str	r3, [r7, #20]
 8013c2c:	697b      	ldr	r3, [r7, #20]
 8013c2e:	2b00      	cmp	r3, #0
 8013c30:	d009      	beq.n	8013c46 <create_name+0x182>
 8013c32:	697b      	ldr	r3, [r7, #20]
 8013c34:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8013c38:	3b01      	subs	r3, #1
 8013c3a:	005b      	lsls	r3, r3, #1
 8013c3c:	68fa      	ldr	r2, [r7, #12]
 8013c3e:	4413      	add	r3, r2
 8013c40:	881b      	ldrh	r3, [r3, #0]
 8013c42:	2b2e      	cmp	r3, #46	@ 0x2e
 8013c44:	d1ef      	bne.n	8013c26 <create_name+0x162>

	i = b = 0; ni = 8;
 8013c46:	2300      	movs	r3, #0
 8013c48:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8013c4c:	2300      	movs	r3, #0
 8013c4e:	623b      	str	r3, [r7, #32]
 8013c50:	2308      	movs	r3, #8
 8013c52:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8013c54:	69bb      	ldr	r3, [r7, #24]
 8013c56:	1c5a      	adds	r2, r3, #1
 8013c58:	61ba      	str	r2, [r7, #24]
 8013c5a:	005b      	lsls	r3, r3, #1
 8013c5c:	68fa      	ldr	r2, [r7, #12]
 8013c5e:	4413      	add	r3, r2
 8013c60:	881b      	ldrh	r3, [r3, #0]
 8013c62:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8013c64:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013c66:	2b00      	cmp	r3, #0
 8013c68:	f000 8090 	beq.w	8013d8c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8013c6c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013c6e:	2b20      	cmp	r3, #32
 8013c70:	d006      	beq.n	8013c80 <create_name+0x1bc>
 8013c72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013c74:	2b2e      	cmp	r3, #46	@ 0x2e
 8013c76:	d10a      	bne.n	8013c8e <create_name+0x1ca>
 8013c78:	69ba      	ldr	r2, [r7, #24]
 8013c7a:	697b      	ldr	r3, [r7, #20]
 8013c7c:	429a      	cmp	r2, r3
 8013c7e:	d006      	beq.n	8013c8e <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8013c80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013c84:	f043 0303 	orr.w	r3, r3, #3
 8013c88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013c8c:	e07d      	b.n	8013d8a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8013c8e:	6a3a      	ldr	r2, [r7, #32]
 8013c90:	69fb      	ldr	r3, [r7, #28]
 8013c92:	429a      	cmp	r2, r3
 8013c94:	d203      	bcs.n	8013c9e <create_name+0x1da>
 8013c96:	69ba      	ldr	r2, [r7, #24]
 8013c98:	697b      	ldr	r3, [r7, #20]
 8013c9a:	429a      	cmp	r2, r3
 8013c9c:	d123      	bne.n	8013ce6 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8013c9e:	69fb      	ldr	r3, [r7, #28]
 8013ca0:	2b0b      	cmp	r3, #11
 8013ca2:	d106      	bne.n	8013cb2 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8013ca4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013ca8:	f043 0303 	orr.w	r3, r3, #3
 8013cac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013cb0:	e075      	b.n	8013d9e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8013cb2:	69ba      	ldr	r2, [r7, #24]
 8013cb4:	697b      	ldr	r3, [r7, #20]
 8013cb6:	429a      	cmp	r2, r3
 8013cb8:	d005      	beq.n	8013cc6 <create_name+0x202>
 8013cba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013cbe:	f043 0303 	orr.w	r3, r3, #3
 8013cc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8013cc6:	69ba      	ldr	r2, [r7, #24]
 8013cc8:	697b      	ldr	r3, [r7, #20]
 8013cca:	429a      	cmp	r2, r3
 8013ccc:	d866      	bhi.n	8013d9c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8013cce:	697b      	ldr	r3, [r7, #20]
 8013cd0:	61bb      	str	r3, [r7, #24]
 8013cd2:	2308      	movs	r3, #8
 8013cd4:	623b      	str	r3, [r7, #32]
 8013cd6:	230b      	movs	r3, #11
 8013cd8:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8013cda:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013cde:	009b      	lsls	r3, r3, #2
 8013ce0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8013ce4:	e051      	b.n	8013d8a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8013ce6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013ce8:	2b7f      	cmp	r3, #127	@ 0x7f
 8013cea:	d914      	bls.n	8013d16 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8013cec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013cee:	2100      	movs	r1, #0
 8013cf0:	4618      	mov	r0, r3
 8013cf2:	f001 f91b 	bl	8014f2c <ff_convert>
 8013cf6:	4603      	mov	r3, r0
 8013cf8:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8013cfa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013cfc:	2b00      	cmp	r3, #0
 8013cfe:	d004      	beq.n	8013d0a <create_name+0x246>
 8013d00:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013d02:	3b80      	subs	r3, #128	@ 0x80
 8013d04:	4a23      	ldr	r2, [pc, #140]	@ (8013d94 <create_name+0x2d0>)
 8013d06:	5cd3      	ldrb	r3, [r2, r3]
 8013d08:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8013d0a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013d0e:	f043 0302 	orr.w	r3, r3, #2
 8013d12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8013d16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013d18:	2b00      	cmp	r3, #0
 8013d1a:	d007      	beq.n	8013d2c <create_name+0x268>
 8013d1c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013d1e:	4619      	mov	r1, r3
 8013d20:	481d      	ldr	r0, [pc, #116]	@ (8013d98 <create_name+0x2d4>)
 8013d22:	f7fe fbff 	bl	8012524 <chk_chr>
 8013d26:	4603      	mov	r3, r0
 8013d28:	2b00      	cmp	r3, #0
 8013d2a:	d008      	beq.n	8013d3e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8013d2c:	235f      	movs	r3, #95	@ 0x5f
 8013d2e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8013d30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013d34:	f043 0303 	orr.w	r3, r3, #3
 8013d38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013d3c:	e01b      	b.n	8013d76 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8013d3e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013d40:	2b40      	cmp	r3, #64	@ 0x40
 8013d42:	d909      	bls.n	8013d58 <create_name+0x294>
 8013d44:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013d46:	2b5a      	cmp	r3, #90	@ 0x5a
 8013d48:	d806      	bhi.n	8013d58 <create_name+0x294>
					b |= 2;
 8013d4a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013d4e:	f043 0302 	orr.w	r3, r3, #2
 8013d52:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8013d56:	e00e      	b.n	8013d76 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8013d58:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013d5a:	2b60      	cmp	r3, #96	@ 0x60
 8013d5c:	d90b      	bls.n	8013d76 <create_name+0x2b2>
 8013d5e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013d60:	2b7a      	cmp	r3, #122	@ 0x7a
 8013d62:	d808      	bhi.n	8013d76 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8013d64:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013d68:	f043 0301 	orr.w	r3, r3, #1
 8013d6c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8013d70:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013d72:	3b20      	subs	r3, #32
 8013d74:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8013d76:	6a3b      	ldr	r3, [r7, #32]
 8013d78:	1c5a      	adds	r2, r3, #1
 8013d7a:	623a      	str	r2, [r7, #32]
 8013d7c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8013d7e:	b2d1      	uxtb	r1, r2
 8013d80:	687a      	ldr	r2, [r7, #4]
 8013d82:	4413      	add	r3, r2
 8013d84:	460a      	mov	r2, r1
 8013d86:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8013d8a:	e763      	b.n	8013c54 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8013d8c:	bf00      	nop
 8013d8e:	e006      	b.n	8013d9e <create_name+0x2da>
 8013d90:	0801a794 	.word	0x0801a794
 8013d94:	0801a844 	.word	0x0801a844
 8013d98:	0801a7a0 	.word	0x0801a7a0
			if (si > di) break;			/* No extension */
 8013d9c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8013da4:	2be5      	cmp	r3, #229	@ 0xe5
 8013da6:	d103      	bne.n	8013db0 <create_name+0x2ec>
 8013da8:	687b      	ldr	r3, [r7, #4]
 8013daa:	2205      	movs	r2, #5
 8013dac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8013db0:	69fb      	ldr	r3, [r7, #28]
 8013db2:	2b08      	cmp	r3, #8
 8013db4:	d104      	bne.n	8013dc0 <create_name+0x2fc>
 8013db6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013dba:	009b      	lsls	r3, r3, #2
 8013dbc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8013dc0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013dc4:	f003 030c 	and.w	r3, r3, #12
 8013dc8:	2b0c      	cmp	r3, #12
 8013dca:	d005      	beq.n	8013dd8 <create_name+0x314>
 8013dcc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013dd0:	f003 0303 	and.w	r3, r3, #3
 8013dd4:	2b03      	cmp	r3, #3
 8013dd6:	d105      	bne.n	8013de4 <create_name+0x320>
 8013dd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013ddc:	f043 0302 	orr.w	r3, r3, #2
 8013de0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8013de4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013de8:	f003 0302 	and.w	r3, r3, #2
 8013dec:	2b00      	cmp	r3, #0
 8013dee:	d117      	bne.n	8013e20 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8013df0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013df4:	f003 0303 	and.w	r3, r3, #3
 8013df8:	2b01      	cmp	r3, #1
 8013dfa:	d105      	bne.n	8013e08 <create_name+0x344>
 8013dfc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013e00:	f043 0310 	orr.w	r3, r3, #16
 8013e04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8013e08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013e0c:	f003 030c 	and.w	r3, r3, #12
 8013e10:	2b04      	cmp	r3, #4
 8013e12:	d105      	bne.n	8013e20 <create_name+0x35c>
 8013e14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013e18:	f043 0308 	orr.w	r3, r3, #8
 8013e1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8013e20:	687b      	ldr	r3, [r7, #4]
 8013e22:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8013e26:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 8013e2a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8013e2c:	4618      	mov	r0, r3
 8013e2e:	3728      	adds	r7, #40	@ 0x28
 8013e30:	46bd      	mov	sp, r7
 8013e32:	bd80      	pop	{r7, pc}

08013e34 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8013e34:	b580      	push	{r7, lr}
 8013e36:	b086      	sub	sp, #24
 8013e38:	af00      	add	r7, sp, #0
 8013e3a:	6078      	str	r0, [r7, #4]
 8013e3c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8013e3e:	687b      	ldr	r3, [r7, #4]
 8013e40:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8013e42:	693b      	ldr	r3, [r7, #16]
 8013e44:	681b      	ldr	r3, [r3, #0]
 8013e46:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8013e48:	e002      	b.n	8013e50 <follow_path+0x1c>
 8013e4a:	683b      	ldr	r3, [r7, #0]
 8013e4c:	3301      	adds	r3, #1
 8013e4e:	603b      	str	r3, [r7, #0]
 8013e50:	683b      	ldr	r3, [r7, #0]
 8013e52:	781b      	ldrb	r3, [r3, #0]
 8013e54:	2b2f      	cmp	r3, #47	@ 0x2f
 8013e56:	d0f8      	beq.n	8013e4a <follow_path+0x16>
 8013e58:	683b      	ldr	r3, [r7, #0]
 8013e5a:	781b      	ldrb	r3, [r3, #0]
 8013e5c:	2b5c      	cmp	r3, #92	@ 0x5c
 8013e5e:	d0f4      	beq.n	8013e4a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8013e60:	693b      	ldr	r3, [r7, #16]
 8013e62:	2200      	movs	r2, #0
 8013e64:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8013e66:	683b      	ldr	r3, [r7, #0]
 8013e68:	781b      	ldrb	r3, [r3, #0]
 8013e6a:	2b1f      	cmp	r3, #31
 8013e6c:	d80a      	bhi.n	8013e84 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8013e6e:	687b      	ldr	r3, [r7, #4]
 8013e70:	2280      	movs	r2, #128	@ 0x80
 8013e72:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8013e76:	2100      	movs	r1, #0
 8013e78:	6878      	ldr	r0, [r7, #4]
 8013e7a:	f7ff f8fe 	bl	801307a <dir_sdi>
 8013e7e:	4603      	mov	r3, r0
 8013e80:	75fb      	strb	r3, [r7, #23]
 8013e82:	e048      	b.n	8013f16 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8013e84:	463b      	mov	r3, r7
 8013e86:	4619      	mov	r1, r3
 8013e88:	6878      	ldr	r0, [r7, #4]
 8013e8a:	f7ff fe1b 	bl	8013ac4 <create_name>
 8013e8e:	4603      	mov	r3, r0
 8013e90:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8013e92:	7dfb      	ldrb	r3, [r7, #23]
 8013e94:	2b00      	cmp	r3, #0
 8013e96:	d139      	bne.n	8013f0c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8013e98:	6878      	ldr	r0, [r7, #4]
 8013e9a:	f7ff fc5a 	bl	8013752 <dir_find>
 8013e9e:	4603      	mov	r3, r0
 8013ea0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8013ea2:	687b      	ldr	r3, [r7, #4]
 8013ea4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8013ea8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8013eaa:	7dfb      	ldrb	r3, [r7, #23]
 8013eac:	2b00      	cmp	r3, #0
 8013eae:	d00a      	beq.n	8013ec6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8013eb0:	7dfb      	ldrb	r3, [r7, #23]
 8013eb2:	2b04      	cmp	r3, #4
 8013eb4:	d12c      	bne.n	8013f10 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8013eb6:	7afb      	ldrb	r3, [r7, #11]
 8013eb8:	f003 0304 	and.w	r3, r3, #4
 8013ebc:	2b00      	cmp	r3, #0
 8013ebe:	d127      	bne.n	8013f10 <follow_path+0xdc>
 8013ec0:	2305      	movs	r3, #5
 8013ec2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8013ec4:	e024      	b.n	8013f10 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8013ec6:	7afb      	ldrb	r3, [r7, #11]
 8013ec8:	f003 0304 	and.w	r3, r3, #4
 8013ecc:	2b00      	cmp	r3, #0
 8013ece:	d121      	bne.n	8013f14 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8013ed0:	693b      	ldr	r3, [r7, #16]
 8013ed2:	799b      	ldrb	r3, [r3, #6]
 8013ed4:	f003 0310 	and.w	r3, r3, #16
 8013ed8:	2b00      	cmp	r3, #0
 8013eda:	d102      	bne.n	8013ee2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8013edc:	2305      	movs	r3, #5
 8013ede:	75fb      	strb	r3, [r7, #23]
 8013ee0:	e019      	b.n	8013f16 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8013ee2:	68fb      	ldr	r3, [r7, #12]
 8013ee4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8013ee8:	687b      	ldr	r3, [r7, #4]
 8013eea:	695b      	ldr	r3, [r3, #20]
 8013eec:	68fa      	ldr	r2, [r7, #12]
 8013eee:	8992      	ldrh	r2, [r2, #12]
 8013ef0:	fbb3 f0f2 	udiv	r0, r3, r2
 8013ef4:	fb00 f202 	mul.w	r2, r0, r2
 8013ef8:	1a9b      	subs	r3, r3, r2
 8013efa:	440b      	add	r3, r1
 8013efc:	4619      	mov	r1, r3
 8013efe:	68f8      	ldr	r0, [r7, #12]
 8013f00:	f7ff fa61 	bl	80133c6 <ld_clust>
 8013f04:	4602      	mov	r2, r0
 8013f06:	693b      	ldr	r3, [r7, #16]
 8013f08:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8013f0a:	e7bb      	b.n	8013e84 <follow_path+0x50>
			if (res != FR_OK) break;
 8013f0c:	bf00      	nop
 8013f0e:	e002      	b.n	8013f16 <follow_path+0xe2>
				break;
 8013f10:	bf00      	nop
 8013f12:	e000      	b.n	8013f16 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8013f14:	bf00      	nop
			}
		}
	}

	return res;
 8013f16:	7dfb      	ldrb	r3, [r7, #23]
}
 8013f18:	4618      	mov	r0, r3
 8013f1a:	3718      	adds	r7, #24
 8013f1c:	46bd      	mov	sp, r7
 8013f1e:	bd80      	pop	{r7, pc}

08013f20 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8013f20:	b480      	push	{r7}
 8013f22:	b087      	sub	sp, #28
 8013f24:	af00      	add	r7, sp, #0
 8013f26:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8013f28:	f04f 33ff 	mov.w	r3, #4294967295
 8013f2c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8013f2e:	687b      	ldr	r3, [r7, #4]
 8013f30:	681b      	ldr	r3, [r3, #0]
 8013f32:	2b00      	cmp	r3, #0
 8013f34:	d031      	beq.n	8013f9a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8013f36:	687b      	ldr	r3, [r7, #4]
 8013f38:	681b      	ldr	r3, [r3, #0]
 8013f3a:	617b      	str	r3, [r7, #20]
 8013f3c:	e002      	b.n	8013f44 <get_ldnumber+0x24>
 8013f3e:	697b      	ldr	r3, [r7, #20]
 8013f40:	3301      	adds	r3, #1
 8013f42:	617b      	str	r3, [r7, #20]
 8013f44:	697b      	ldr	r3, [r7, #20]
 8013f46:	781b      	ldrb	r3, [r3, #0]
 8013f48:	2b1f      	cmp	r3, #31
 8013f4a:	d903      	bls.n	8013f54 <get_ldnumber+0x34>
 8013f4c:	697b      	ldr	r3, [r7, #20]
 8013f4e:	781b      	ldrb	r3, [r3, #0]
 8013f50:	2b3a      	cmp	r3, #58	@ 0x3a
 8013f52:	d1f4      	bne.n	8013f3e <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8013f54:	697b      	ldr	r3, [r7, #20]
 8013f56:	781b      	ldrb	r3, [r3, #0]
 8013f58:	2b3a      	cmp	r3, #58	@ 0x3a
 8013f5a:	d11c      	bne.n	8013f96 <get_ldnumber+0x76>
			tp = *path;
 8013f5c:	687b      	ldr	r3, [r7, #4]
 8013f5e:	681b      	ldr	r3, [r3, #0]
 8013f60:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8013f62:	68fb      	ldr	r3, [r7, #12]
 8013f64:	1c5a      	adds	r2, r3, #1
 8013f66:	60fa      	str	r2, [r7, #12]
 8013f68:	781b      	ldrb	r3, [r3, #0]
 8013f6a:	3b30      	subs	r3, #48	@ 0x30
 8013f6c:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8013f6e:	68bb      	ldr	r3, [r7, #8]
 8013f70:	2b09      	cmp	r3, #9
 8013f72:	d80e      	bhi.n	8013f92 <get_ldnumber+0x72>
 8013f74:	68fa      	ldr	r2, [r7, #12]
 8013f76:	697b      	ldr	r3, [r7, #20]
 8013f78:	429a      	cmp	r2, r3
 8013f7a:	d10a      	bne.n	8013f92 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8013f7c:	68bb      	ldr	r3, [r7, #8]
 8013f7e:	2b00      	cmp	r3, #0
 8013f80:	d107      	bne.n	8013f92 <get_ldnumber+0x72>
					vol = (int)i;
 8013f82:	68bb      	ldr	r3, [r7, #8]
 8013f84:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8013f86:	697b      	ldr	r3, [r7, #20]
 8013f88:	3301      	adds	r3, #1
 8013f8a:	617b      	str	r3, [r7, #20]
 8013f8c:	687b      	ldr	r3, [r7, #4]
 8013f8e:	697a      	ldr	r2, [r7, #20]
 8013f90:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8013f92:	693b      	ldr	r3, [r7, #16]
 8013f94:	e002      	b.n	8013f9c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8013f96:	2300      	movs	r3, #0
 8013f98:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8013f9a:	693b      	ldr	r3, [r7, #16]
}
 8013f9c:	4618      	mov	r0, r3
 8013f9e:	371c      	adds	r7, #28
 8013fa0:	46bd      	mov	sp, r7
 8013fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fa6:	4770      	bx	lr

08013fa8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8013fa8:	b580      	push	{r7, lr}
 8013faa:	b082      	sub	sp, #8
 8013fac:	af00      	add	r7, sp, #0
 8013fae:	6078      	str	r0, [r7, #4]
 8013fb0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8013fb2:	687b      	ldr	r3, [r7, #4]
 8013fb4:	2200      	movs	r2, #0
 8013fb6:	70da      	strb	r2, [r3, #3]
 8013fb8:	687b      	ldr	r3, [r7, #4]
 8013fba:	f04f 32ff 	mov.w	r2, #4294967295
 8013fbe:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8013fc0:	6839      	ldr	r1, [r7, #0]
 8013fc2:	6878      	ldr	r0, [r7, #4]
 8013fc4:	f7fe fc7a 	bl	80128bc <move_window>
 8013fc8:	4603      	mov	r3, r0
 8013fca:	2b00      	cmp	r3, #0
 8013fcc:	d001      	beq.n	8013fd2 <check_fs+0x2a>
 8013fce:	2304      	movs	r3, #4
 8013fd0:	e038      	b.n	8014044 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8013fd2:	687b      	ldr	r3, [r7, #4]
 8013fd4:	3338      	adds	r3, #56	@ 0x38
 8013fd6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8013fda:	4618      	mov	r0, r3
 8013fdc:	f7fe f9bc 	bl	8012358 <ld_word>
 8013fe0:	4603      	mov	r3, r0
 8013fe2:	461a      	mov	r2, r3
 8013fe4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8013fe8:	429a      	cmp	r2, r3
 8013fea:	d001      	beq.n	8013ff0 <check_fs+0x48>
 8013fec:	2303      	movs	r3, #3
 8013fee:	e029      	b.n	8014044 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8013ff6:	2be9      	cmp	r3, #233	@ 0xe9
 8013ff8:	d009      	beq.n	801400e <check_fs+0x66>
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8014000:	2beb      	cmp	r3, #235	@ 0xeb
 8014002:	d11e      	bne.n	8014042 <check_fs+0x9a>
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 801400a:	2b90      	cmp	r3, #144	@ 0x90
 801400c:	d119      	bne.n	8014042 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801400e:	687b      	ldr	r3, [r7, #4]
 8014010:	3338      	adds	r3, #56	@ 0x38
 8014012:	3336      	adds	r3, #54	@ 0x36
 8014014:	4618      	mov	r0, r3
 8014016:	f7fe f9b8 	bl	801238a <ld_dword>
 801401a:	4603      	mov	r3, r0
 801401c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8014020:	4a0a      	ldr	r2, [pc, #40]	@ (801404c <check_fs+0xa4>)
 8014022:	4293      	cmp	r3, r2
 8014024:	d101      	bne.n	801402a <check_fs+0x82>
 8014026:	2300      	movs	r3, #0
 8014028:	e00c      	b.n	8014044 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801402a:	687b      	ldr	r3, [r7, #4]
 801402c:	3338      	adds	r3, #56	@ 0x38
 801402e:	3352      	adds	r3, #82	@ 0x52
 8014030:	4618      	mov	r0, r3
 8014032:	f7fe f9aa 	bl	801238a <ld_dword>
 8014036:	4603      	mov	r3, r0
 8014038:	4a05      	ldr	r2, [pc, #20]	@ (8014050 <check_fs+0xa8>)
 801403a:	4293      	cmp	r3, r2
 801403c:	d101      	bne.n	8014042 <check_fs+0x9a>
 801403e:	2300      	movs	r3, #0
 8014040:	e000      	b.n	8014044 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8014042:	2302      	movs	r3, #2
}
 8014044:	4618      	mov	r0, r3
 8014046:	3708      	adds	r7, #8
 8014048:	46bd      	mov	sp, r7
 801404a:	bd80      	pop	{r7, pc}
 801404c:	00544146 	.word	0x00544146
 8014050:	33544146 	.word	0x33544146

08014054 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8014054:	b580      	push	{r7, lr}
 8014056:	b096      	sub	sp, #88	@ 0x58
 8014058:	af00      	add	r7, sp, #0
 801405a:	60f8      	str	r0, [r7, #12]
 801405c:	60b9      	str	r1, [r7, #8]
 801405e:	4613      	mov	r3, r2
 8014060:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8014062:	68bb      	ldr	r3, [r7, #8]
 8014064:	2200      	movs	r2, #0
 8014066:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8014068:	68f8      	ldr	r0, [r7, #12]
 801406a:	f7ff ff59 	bl	8013f20 <get_ldnumber>
 801406e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8014070:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014072:	2b00      	cmp	r3, #0
 8014074:	da01      	bge.n	801407a <find_volume+0x26>
 8014076:	230b      	movs	r3, #11
 8014078:	e265      	b.n	8014546 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801407a:	4a9f      	ldr	r2, [pc, #636]	@ (80142f8 <find_volume+0x2a4>)
 801407c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801407e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014082:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8014084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014086:	2b00      	cmp	r3, #0
 8014088:	d101      	bne.n	801408e <find_volume+0x3a>
 801408a:	230c      	movs	r3, #12
 801408c:	e25b      	b.n	8014546 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 801408e:	68bb      	ldr	r3, [r7, #8]
 8014090:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014092:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8014094:	79fb      	ldrb	r3, [r7, #7]
 8014096:	f023 0301 	bic.w	r3, r3, #1
 801409a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 801409c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801409e:	781b      	ldrb	r3, [r3, #0]
 80140a0:	2b00      	cmp	r3, #0
 80140a2:	d01a      	beq.n	80140da <find_volume+0x86>
		stat = disk_status(fs->drv);
 80140a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80140a6:	785b      	ldrb	r3, [r3, #1]
 80140a8:	4618      	mov	r0, r3
 80140aa:	f7fe f8b5 	bl	8012218 <disk_status>
 80140ae:	4603      	mov	r3, r0
 80140b0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80140b4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80140b8:	f003 0301 	and.w	r3, r3, #1
 80140bc:	2b00      	cmp	r3, #0
 80140be:	d10c      	bne.n	80140da <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80140c0:	79fb      	ldrb	r3, [r7, #7]
 80140c2:	2b00      	cmp	r3, #0
 80140c4:	d007      	beq.n	80140d6 <find_volume+0x82>
 80140c6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80140ca:	f003 0304 	and.w	r3, r3, #4
 80140ce:	2b00      	cmp	r3, #0
 80140d0:	d001      	beq.n	80140d6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80140d2:	230a      	movs	r3, #10
 80140d4:	e237      	b.n	8014546 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 80140d6:	2300      	movs	r3, #0
 80140d8:	e235      	b.n	8014546 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80140da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80140dc:	2200      	movs	r2, #0
 80140de:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80140e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80140e2:	b2da      	uxtb	r2, r3
 80140e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80140e6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80140e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80140ea:	785b      	ldrb	r3, [r3, #1]
 80140ec:	4618      	mov	r0, r3
 80140ee:	f7fe f8ad 	bl	801224c <disk_initialize>
 80140f2:	4603      	mov	r3, r0
 80140f4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80140f8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80140fc:	f003 0301 	and.w	r3, r3, #1
 8014100:	2b00      	cmp	r3, #0
 8014102:	d001      	beq.n	8014108 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8014104:	2303      	movs	r3, #3
 8014106:	e21e      	b.n	8014546 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8014108:	79fb      	ldrb	r3, [r7, #7]
 801410a:	2b00      	cmp	r3, #0
 801410c:	d007      	beq.n	801411e <find_volume+0xca>
 801410e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8014112:	f003 0304 	and.w	r3, r3, #4
 8014116:	2b00      	cmp	r3, #0
 8014118:	d001      	beq.n	801411e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 801411a:	230a      	movs	r3, #10
 801411c:	e213      	b.n	8014546 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 801411e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014120:	7858      	ldrb	r0, [r3, #1]
 8014122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014124:	330c      	adds	r3, #12
 8014126:	461a      	mov	r2, r3
 8014128:	2102      	movs	r1, #2
 801412a:	f7fe f8f7 	bl	801231c <disk_ioctl>
 801412e:	4603      	mov	r3, r0
 8014130:	2b00      	cmp	r3, #0
 8014132:	d001      	beq.n	8014138 <find_volume+0xe4>
 8014134:	2301      	movs	r3, #1
 8014136:	e206      	b.n	8014546 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8014138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801413a:	899b      	ldrh	r3, [r3, #12]
 801413c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014140:	d80d      	bhi.n	801415e <find_volume+0x10a>
 8014142:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014144:	899b      	ldrh	r3, [r3, #12]
 8014146:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801414a:	d308      	bcc.n	801415e <find_volume+0x10a>
 801414c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801414e:	899b      	ldrh	r3, [r3, #12]
 8014150:	461a      	mov	r2, r3
 8014152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014154:	899b      	ldrh	r3, [r3, #12]
 8014156:	3b01      	subs	r3, #1
 8014158:	4013      	ands	r3, r2
 801415a:	2b00      	cmp	r3, #0
 801415c:	d001      	beq.n	8014162 <find_volume+0x10e>
 801415e:	2301      	movs	r3, #1
 8014160:	e1f1      	b.n	8014546 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8014162:	2300      	movs	r3, #0
 8014164:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8014166:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8014168:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801416a:	f7ff ff1d 	bl	8013fa8 <check_fs>
 801416e:	4603      	mov	r3, r0
 8014170:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8014174:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014178:	2b02      	cmp	r3, #2
 801417a:	d149      	bne.n	8014210 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801417c:	2300      	movs	r3, #0
 801417e:	643b      	str	r3, [r7, #64]	@ 0x40
 8014180:	e01e      	b.n	80141c0 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8014182:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014184:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8014188:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801418a:	011b      	lsls	r3, r3, #4
 801418c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8014190:	4413      	add	r3, r2
 8014192:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8014194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014196:	3304      	adds	r3, #4
 8014198:	781b      	ldrb	r3, [r3, #0]
 801419a:	2b00      	cmp	r3, #0
 801419c:	d006      	beq.n	80141ac <find_volume+0x158>
 801419e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141a0:	3308      	adds	r3, #8
 80141a2:	4618      	mov	r0, r3
 80141a4:	f7fe f8f1 	bl	801238a <ld_dword>
 80141a8:	4602      	mov	r2, r0
 80141aa:	e000      	b.n	80141ae <find_volume+0x15a>
 80141ac:	2200      	movs	r2, #0
 80141ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80141b0:	009b      	lsls	r3, r3, #2
 80141b2:	3358      	adds	r3, #88	@ 0x58
 80141b4:	443b      	add	r3, r7
 80141b6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80141ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80141bc:	3301      	adds	r3, #1
 80141be:	643b      	str	r3, [r7, #64]	@ 0x40
 80141c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80141c2:	2b03      	cmp	r3, #3
 80141c4:	d9dd      	bls.n	8014182 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80141c6:	2300      	movs	r3, #0
 80141c8:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 80141ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80141cc:	2b00      	cmp	r3, #0
 80141ce:	d002      	beq.n	80141d6 <find_volume+0x182>
 80141d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80141d2:	3b01      	subs	r3, #1
 80141d4:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80141d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80141d8:	009b      	lsls	r3, r3, #2
 80141da:	3358      	adds	r3, #88	@ 0x58
 80141dc:	443b      	add	r3, r7
 80141de:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80141e2:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80141e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80141e6:	2b00      	cmp	r3, #0
 80141e8:	d005      	beq.n	80141f6 <find_volume+0x1a2>
 80141ea:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80141ec:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80141ee:	f7ff fedb 	bl	8013fa8 <check_fs>
 80141f2:	4603      	mov	r3, r0
 80141f4:	e000      	b.n	80141f8 <find_volume+0x1a4>
 80141f6:	2303      	movs	r3, #3
 80141f8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80141fc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014200:	2b01      	cmp	r3, #1
 8014202:	d905      	bls.n	8014210 <find_volume+0x1bc>
 8014204:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014206:	3301      	adds	r3, #1
 8014208:	643b      	str	r3, [r7, #64]	@ 0x40
 801420a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801420c:	2b03      	cmp	r3, #3
 801420e:	d9e2      	bls.n	80141d6 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8014210:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014214:	2b04      	cmp	r3, #4
 8014216:	d101      	bne.n	801421c <find_volume+0x1c8>
 8014218:	2301      	movs	r3, #1
 801421a:	e194      	b.n	8014546 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 801421c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014220:	2b01      	cmp	r3, #1
 8014222:	d901      	bls.n	8014228 <find_volume+0x1d4>
 8014224:	230d      	movs	r3, #13
 8014226:	e18e      	b.n	8014546 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8014228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801422a:	3338      	adds	r3, #56	@ 0x38
 801422c:	330b      	adds	r3, #11
 801422e:	4618      	mov	r0, r3
 8014230:	f7fe f892 	bl	8012358 <ld_word>
 8014234:	4603      	mov	r3, r0
 8014236:	461a      	mov	r2, r3
 8014238:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801423a:	899b      	ldrh	r3, [r3, #12]
 801423c:	429a      	cmp	r2, r3
 801423e:	d001      	beq.n	8014244 <find_volume+0x1f0>
 8014240:	230d      	movs	r3, #13
 8014242:	e180      	b.n	8014546 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8014244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014246:	3338      	adds	r3, #56	@ 0x38
 8014248:	3316      	adds	r3, #22
 801424a:	4618      	mov	r0, r3
 801424c:	f7fe f884 	bl	8012358 <ld_word>
 8014250:	4603      	mov	r3, r0
 8014252:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8014254:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014256:	2b00      	cmp	r3, #0
 8014258:	d106      	bne.n	8014268 <find_volume+0x214>
 801425a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801425c:	3338      	adds	r3, #56	@ 0x38
 801425e:	3324      	adds	r3, #36	@ 0x24
 8014260:	4618      	mov	r0, r3
 8014262:	f7fe f892 	bl	801238a <ld_dword>
 8014266:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8014268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801426a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801426c:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801426e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014270:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 8014274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014276:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8014278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801427a:	789b      	ldrb	r3, [r3, #2]
 801427c:	2b01      	cmp	r3, #1
 801427e:	d005      	beq.n	801428c <find_volume+0x238>
 8014280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014282:	789b      	ldrb	r3, [r3, #2]
 8014284:	2b02      	cmp	r3, #2
 8014286:	d001      	beq.n	801428c <find_volume+0x238>
 8014288:	230d      	movs	r3, #13
 801428a:	e15c      	b.n	8014546 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 801428c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801428e:	789b      	ldrb	r3, [r3, #2]
 8014290:	461a      	mov	r2, r3
 8014292:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014294:	fb02 f303 	mul.w	r3, r2, r3
 8014298:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801429a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801429c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80142a0:	461a      	mov	r2, r3
 80142a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80142a4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80142a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80142a8:	895b      	ldrh	r3, [r3, #10]
 80142aa:	2b00      	cmp	r3, #0
 80142ac:	d008      	beq.n	80142c0 <find_volume+0x26c>
 80142ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80142b0:	895b      	ldrh	r3, [r3, #10]
 80142b2:	461a      	mov	r2, r3
 80142b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80142b6:	895b      	ldrh	r3, [r3, #10]
 80142b8:	3b01      	subs	r3, #1
 80142ba:	4013      	ands	r3, r2
 80142bc:	2b00      	cmp	r3, #0
 80142be:	d001      	beq.n	80142c4 <find_volume+0x270>
 80142c0:	230d      	movs	r3, #13
 80142c2:	e140      	b.n	8014546 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80142c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80142c6:	3338      	adds	r3, #56	@ 0x38
 80142c8:	3311      	adds	r3, #17
 80142ca:	4618      	mov	r0, r3
 80142cc:	f7fe f844 	bl	8012358 <ld_word>
 80142d0:	4603      	mov	r3, r0
 80142d2:	461a      	mov	r2, r3
 80142d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80142d6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80142d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80142da:	891b      	ldrh	r3, [r3, #8]
 80142dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80142de:	8992      	ldrh	r2, [r2, #12]
 80142e0:	0952      	lsrs	r2, r2, #5
 80142e2:	b292      	uxth	r2, r2
 80142e4:	fbb3 f1f2 	udiv	r1, r3, r2
 80142e8:	fb01 f202 	mul.w	r2, r1, r2
 80142ec:	1a9b      	subs	r3, r3, r2
 80142ee:	b29b      	uxth	r3, r3
 80142f0:	2b00      	cmp	r3, #0
 80142f2:	d003      	beq.n	80142fc <find_volume+0x2a8>
 80142f4:	230d      	movs	r3, #13
 80142f6:	e126      	b.n	8014546 <find_volume+0x4f2>
 80142f8:	20006168 	.word	0x20006168

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80142fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80142fe:	3338      	adds	r3, #56	@ 0x38
 8014300:	3313      	adds	r3, #19
 8014302:	4618      	mov	r0, r3
 8014304:	f7fe f828 	bl	8012358 <ld_word>
 8014308:	4603      	mov	r3, r0
 801430a:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 801430c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801430e:	2b00      	cmp	r3, #0
 8014310:	d106      	bne.n	8014320 <find_volume+0x2cc>
 8014312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014314:	3338      	adds	r3, #56	@ 0x38
 8014316:	3320      	adds	r3, #32
 8014318:	4618      	mov	r0, r3
 801431a:	f7fe f836 	bl	801238a <ld_dword>
 801431e:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8014320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014322:	3338      	adds	r3, #56	@ 0x38
 8014324:	330e      	adds	r3, #14
 8014326:	4618      	mov	r0, r3
 8014328:	f7fe f816 	bl	8012358 <ld_word>
 801432c:	4603      	mov	r3, r0
 801432e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8014330:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8014332:	2b00      	cmp	r3, #0
 8014334:	d101      	bne.n	801433a <find_volume+0x2e6>
 8014336:	230d      	movs	r3, #13
 8014338:	e105      	b.n	8014546 <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 801433a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801433c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801433e:	4413      	add	r3, r2
 8014340:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014342:	8911      	ldrh	r1, [r2, #8]
 8014344:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014346:	8992      	ldrh	r2, [r2, #12]
 8014348:	0952      	lsrs	r2, r2, #5
 801434a:	b292      	uxth	r2, r2
 801434c:	fbb1 f2f2 	udiv	r2, r1, r2
 8014350:	b292      	uxth	r2, r2
 8014352:	4413      	add	r3, r2
 8014354:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8014356:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801435a:	429a      	cmp	r2, r3
 801435c:	d201      	bcs.n	8014362 <find_volume+0x30e>
 801435e:	230d      	movs	r3, #13
 8014360:	e0f1      	b.n	8014546 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8014362:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014366:	1ad3      	subs	r3, r2, r3
 8014368:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801436a:	8952      	ldrh	r2, [r2, #10]
 801436c:	fbb3 f3f2 	udiv	r3, r3, r2
 8014370:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8014372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014374:	2b00      	cmp	r3, #0
 8014376:	d101      	bne.n	801437c <find_volume+0x328>
 8014378:	230d      	movs	r3, #13
 801437a:	e0e4      	b.n	8014546 <find_volume+0x4f2>
		fmt = FS_FAT32;
 801437c:	2303      	movs	r3, #3
 801437e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8014382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014384:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8014388:	4293      	cmp	r3, r2
 801438a:	d802      	bhi.n	8014392 <find_volume+0x33e>
 801438c:	2302      	movs	r3, #2
 801438e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8014392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014394:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8014398:	4293      	cmp	r3, r2
 801439a:	d802      	bhi.n	80143a2 <find_volume+0x34e>
 801439c:	2301      	movs	r3, #1
 801439e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80143a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80143a4:	1c9a      	adds	r2, r3, #2
 80143a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80143a8:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 80143aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80143ac:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80143ae:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80143b0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80143b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80143b4:	441a      	add	r2, r3
 80143b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80143b8:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 80143ba:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80143bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143be:	441a      	add	r2, r3
 80143c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80143c2:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 80143c4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80143c8:	2b03      	cmp	r3, #3
 80143ca:	d11e      	bne.n	801440a <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80143cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80143ce:	3338      	adds	r3, #56	@ 0x38
 80143d0:	332a      	adds	r3, #42	@ 0x2a
 80143d2:	4618      	mov	r0, r3
 80143d4:	f7fd ffc0 	bl	8012358 <ld_word>
 80143d8:	4603      	mov	r3, r0
 80143da:	2b00      	cmp	r3, #0
 80143dc:	d001      	beq.n	80143e2 <find_volume+0x38e>
 80143de:	230d      	movs	r3, #13
 80143e0:	e0b1      	b.n	8014546 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80143e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80143e4:	891b      	ldrh	r3, [r3, #8]
 80143e6:	2b00      	cmp	r3, #0
 80143e8:	d001      	beq.n	80143ee <find_volume+0x39a>
 80143ea:	230d      	movs	r3, #13
 80143ec:	e0ab      	b.n	8014546 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80143ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80143f0:	3338      	adds	r3, #56	@ 0x38
 80143f2:	332c      	adds	r3, #44	@ 0x2c
 80143f4:	4618      	mov	r0, r3
 80143f6:	f7fd ffc8 	bl	801238a <ld_dword>
 80143fa:	4602      	mov	r2, r0
 80143fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80143fe:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8014400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014402:	69db      	ldr	r3, [r3, #28]
 8014404:	009b      	lsls	r3, r3, #2
 8014406:	647b      	str	r3, [r7, #68]	@ 0x44
 8014408:	e01f      	b.n	801444a <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 801440a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801440c:	891b      	ldrh	r3, [r3, #8]
 801440e:	2b00      	cmp	r3, #0
 8014410:	d101      	bne.n	8014416 <find_volume+0x3c2>
 8014412:	230d      	movs	r3, #13
 8014414:	e097      	b.n	8014546 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8014416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014418:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801441a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801441c:	441a      	add	r2, r3
 801441e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014420:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8014422:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014426:	2b02      	cmp	r3, #2
 8014428:	d103      	bne.n	8014432 <find_volume+0x3de>
 801442a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801442c:	69db      	ldr	r3, [r3, #28]
 801442e:	005b      	lsls	r3, r3, #1
 8014430:	e00a      	b.n	8014448 <find_volume+0x3f4>
 8014432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014434:	69da      	ldr	r2, [r3, #28]
 8014436:	4613      	mov	r3, r2
 8014438:	005b      	lsls	r3, r3, #1
 801443a:	4413      	add	r3, r2
 801443c:	085a      	lsrs	r2, r3, #1
 801443e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014440:	69db      	ldr	r3, [r3, #28]
 8014442:	f003 0301 	and.w	r3, r3, #1
 8014446:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8014448:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 801444a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801444c:	6a1a      	ldr	r2, [r3, #32]
 801444e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014450:	899b      	ldrh	r3, [r3, #12]
 8014452:	4619      	mov	r1, r3
 8014454:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014456:	440b      	add	r3, r1
 8014458:	3b01      	subs	r3, #1
 801445a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801445c:	8989      	ldrh	r1, [r1, #12]
 801445e:	fbb3 f3f1 	udiv	r3, r3, r1
 8014462:	429a      	cmp	r2, r3
 8014464:	d201      	bcs.n	801446a <find_volume+0x416>
 8014466:	230d      	movs	r3, #13
 8014468:	e06d      	b.n	8014546 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 801446a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801446c:	f04f 32ff 	mov.w	r2, #4294967295
 8014470:	619a      	str	r2, [r3, #24]
 8014472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014474:	699a      	ldr	r2, [r3, #24]
 8014476:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014478:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 801447a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801447c:	2280      	movs	r2, #128	@ 0x80
 801447e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8014480:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014484:	2b03      	cmp	r3, #3
 8014486:	d149      	bne.n	801451c <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8014488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801448a:	3338      	adds	r3, #56	@ 0x38
 801448c:	3330      	adds	r3, #48	@ 0x30
 801448e:	4618      	mov	r0, r3
 8014490:	f7fd ff62 	bl	8012358 <ld_word>
 8014494:	4603      	mov	r3, r0
 8014496:	2b01      	cmp	r3, #1
 8014498:	d140      	bne.n	801451c <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 801449a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801449c:	3301      	adds	r3, #1
 801449e:	4619      	mov	r1, r3
 80144a0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80144a2:	f7fe fa0b 	bl	80128bc <move_window>
 80144a6:	4603      	mov	r3, r0
 80144a8:	2b00      	cmp	r3, #0
 80144aa:	d137      	bne.n	801451c <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 80144ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144ae:	2200      	movs	r2, #0
 80144b0:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80144b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144b4:	3338      	adds	r3, #56	@ 0x38
 80144b6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80144ba:	4618      	mov	r0, r3
 80144bc:	f7fd ff4c 	bl	8012358 <ld_word>
 80144c0:	4603      	mov	r3, r0
 80144c2:	461a      	mov	r2, r3
 80144c4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80144c8:	429a      	cmp	r2, r3
 80144ca:	d127      	bne.n	801451c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80144cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144ce:	3338      	adds	r3, #56	@ 0x38
 80144d0:	4618      	mov	r0, r3
 80144d2:	f7fd ff5a 	bl	801238a <ld_dword>
 80144d6:	4603      	mov	r3, r0
 80144d8:	4a1d      	ldr	r2, [pc, #116]	@ (8014550 <find_volume+0x4fc>)
 80144da:	4293      	cmp	r3, r2
 80144dc:	d11e      	bne.n	801451c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80144de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144e0:	3338      	adds	r3, #56	@ 0x38
 80144e2:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80144e6:	4618      	mov	r0, r3
 80144e8:	f7fd ff4f 	bl	801238a <ld_dword>
 80144ec:	4603      	mov	r3, r0
 80144ee:	4a19      	ldr	r2, [pc, #100]	@ (8014554 <find_volume+0x500>)
 80144f0:	4293      	cmp	r3, r2
 80144f2:	d113      	bne.n	801451c <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80144f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144f6:	3338      	adds	r3, #56	@ 0x38
 80144f8:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80144fc:	4618      	mov	r0, r3
 80144fe:	f7fd ff44 	bl	801238a <ld_dword>
 8014502:	4602      	mov	r2, r0
 8014504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014506:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8014508:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801450a:	3338      	adds	r3, #56	@ 0x38
 801450c:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8014510:	4618      	mov	r0, r3
 8014512:	f7fd ff3a 	bl	801238a <ld_dword>
 8014516:	4602      	mov	r2, r0
 8014518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801451a:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 801451c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801451e:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8014522:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8014524:	4b0c      	ldr	r3, [pc, #48]	@ (8014558 <find_volume+0x504>)
 8014526:	881b      	ldrh	r3, [r3, #0]
 8014528:	3301      	adds	r3, #1
 801452a:	b29a      	uxth	r2, r3
 801452c:	4b0a      	ldr	r3, [pc, #40]	@ (8014558 <find_volume+0x504>)
 801452e:	801a      	strh	r2, [r3, #0]
 8014530:	4b09      	ldr	r3, [pc, #36]	@ (8014558 <find_volume+0x504>)
 8014532:	881a      	ldrh	r2, [r3, #0]
 8014534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014536:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8014538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801453a:	4a08      	ldr	r2, [pc, #32]	@ (801455c <find_volume+0x508>)
 801453c:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 801453e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8014540:	f7fe f954 	bl	80127ec <clear_lock>
#endif
	return FR_OK;
 8014544:	2300      	movs	r3, #0
}
 8014546:	4618      	mov	r0, r3
 8014548:	3758      	adds	r7, #88	@ 0x58
 801454a:	46bd      	mov	sp, r7
 801454c:	bd80      	pop	{r7, pc}
 801454e:	bf00      	nop
 8014550:	41615252 	.word	0x41615252
 8014554:	61417272 	.word	0x61417272
 8014558:	2000616c 	.word	0x2000616c
 801455c:	20006190 	.word	0x20006190

08014560 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8014560:	b580      	push	{r7, lr}
 8014562:	b084      	sub	sp, #16
 8014564:	af00      	add	r7, sp, #0
 8014566:	6078      	str	r0, [r7, #4]
 8014568:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801456a:	2309      	movs	r3, #9
 801456c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801456e:	687b      	ldr	r3, [r7, #4]
 8014570:	2b00      	cmp	r3, #0
 8014572:	d01c      	beq.n	80145ae <validate+0x4e>
 8014574:	687b      	ldr	r3, [r7, #4]
 8014576:	681b      	ldr	r3, [r3, #0]
 8014578:	2b00      	cmp	r3, #0
 801457a:	d018      	beq.n	80145ae <validate+0x4e>
 801457c:	687b      	ldr	r3, [r7, #4]
 801457e:	681b      	ldr	r3, [r3, #0]
 8014580:	781b      	ldrb	r3, [r3, #0]
 8014582:	2b00      	cmp	r3, #0
 8014584:	d013      	beq.n	80145ae <validate+0x4e>
 8014586:	687b      	ldr	r3, [r7, #4]
 8014588:	889a      	ldrh	r2, [r3, #4]
 801458a:	687b      	ldr	r3, [r7, #4]
 801458c:	681b      	ldr	r3, [r3, #0]
 801458e:	88db      	ldrh	r3, [r3, #6]
 8014590:	429a      	cmp	r2, r3
 8014592:	d10c      	bne.n	80145ae <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8014594:	687b      	ldr	r3, [r7, #4]
 8014596:	681b      	ldr	r3, [r3, #0]
 8014598:	785b      	ldrb	r3, [r3, #1]
 801459a:	4618      	mov	r0, r3
 801459c:	f7fd fe3c 	bl	8012218 <disk_status>
 80145a0:	4603      	mov	r3, r0
 80145a2:	f003 0301 	and.w	r3, r3, #1
 80145a6:	2b00      	cmp	r3, #0
 80145a8:	d101      	bne.n	80145ae <validate+0x4e>
			res = FR_OK;
 80145aa:	2300      	movs	r3, #0
 80145ac:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80145ae:	7bfb      	ldrb	r3, [r7, #15]
 80145b0:	2b00      	cmp	r3, #0
 80145b2:	d102      	bne.n	80145ba <validate+0x5a>
 80145b4:	687b      	ldr	r3, [r7, #4]
 80145b6:	681b      	ldr	r3, [r3, #0]
 80145b8:	e000      	b.n	80145bc <validate+0x5c>
 80145ba:	2300      	movs	r3, #0
 80145bc:	683a      	ldr	r2, [r7, #0]
 80145be:	6013      	str	r3, [r2, #0]
	return res;
 80145c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80145c2:	4618      	mov	r0, r3
 80145c4:	3710      	adds	r7, #16
 80145c6:	46bd      	mov	sp, r7
 80145c8:	bd80      	pop	{r7, pc}
	...

080145cc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80145cc:	b580      	push	{r7, lr}
 80145ce:	b088      	sub	sp, #32
 80145d0:	af00      	add	r7, sp, #0
 80145d2:	60f8      	str	r0, [r7, #12]
 80145d4:	60b9      	str	r1, [r7, #8]
 80145d6:	4613      	mov	r3, r2
 80145d8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80145da:	68bb      	ldr	r3, [r7, #8]
 80145dc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80145de:	f107 0310 	add.w	r3, r7, #16
 80145e2:	4618      	mov	r0, r3
 80145e4:	f7ff fc9c 	bl	8013f20 <get_ldnumber>
 80145e8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80145ea:	69fb      	ldr	r3, [r7, #28]
 80145ec:	2b00      	cmp	r3, #0
 80145ee:	da01      	bge.n	80145f4 <f_mount+0x28>
 80145f0:	230b      	movs	r3, #11
 80145f2:	e02b      	b.n	801464c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80145f4:	4a17      	ldr	r2, [pc, #92]	@ (8014654 <f_mount+0x88>)
 80145f6:	69fb      	ldr	r3, [r7, #28]
 80145f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80145fc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80145fe:	69bb      	ldr	r3, [r7, #24]
 8014600:	2b00      	cmp	r3, #0
 8014602:	d005      	beq.n	8014610 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8014604:	69b8      	ldr	r0, [r7, #24]
 8014606:	f7fe f8f1 	bl	80127ec <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801460a:	69bb      	ldr	r3, [r7, #24]
 801460c:	2200      	movs	r2, #0
 801460e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8014610:	68fb      	ldr	r3, [r7, #12]
 8014612:	2b00      	cmp	r3, #0
 8014614:	d002      	beq.n	801461c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8014616:	68fb      	ldr	r3, [r7, #12]
 8014618:	2200      	movs	r2, #0
 801461a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 801461c:	68fa      	ldr	r2, [r7, #12]
 801461e:	490d      	ldr	r1, [pc, #52]	@ (8014654 <f_mount+0x88>)
 8014620:	69fb      	ldr	r3, [r7, #28]
 8014622:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8014626:	68fb      	ldr	r3, [r7, #12]
 8014628:	2b00      	cmp	r3, #0
 801462a:	d002      	beq.n	8014632 <f_mount+0x66>
 801462c:	79fb      	ldrb	r3, [r7, #7]
 801462e:	2b01      	cmp	r3, #1
 8014630:	d001      	beq.n	8014636 <f_mount+0x6a>
 8014632:	2300      	movs	r3, #0
 8014634:	e00a      	b.n	801464c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8014636:	f107 010c 	add.w	r1, r7, #12
 801463a:	f107 0308 	add.w	r3, r7, #8
 801463e:	2200      	movs	r2, #0
 8014640:	4618      	mov	r0, r3
 8014642:	f7ff fd07 	bl	8014054 <find_volume>
 8014646:	4603      	mov	r3, r0
 8014648:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801464a:	7dfb      	ldrb	r3, [r7, #23]
}
 801464c:	4618      	mov	r0, r3
 801464e:	3720      	adds	r7, #32
 8014650:	46bd      	mov	sp, r7
 8014652:	bd80      	pop	{r7, pc}
 8014654:	20006168 	.word	0x20006168

08014658 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8014658:	b580      	push	{r7, lr}
 801465a:	b09a      	sub	sp, #104	@ 0x68
 801465c:	af00      	add	r7, sp, #0
 801465e:	60f8      	str	r0, [r7, #12]
 8014660:	60b9      	str	r1, [r7, #8]
 8014662:	4613      	mov	r3, r2
 8014664:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8014666:	68fb      	ldr	r3, [r7, #12]
 8014668:	2b00      	cmp	r3, #0
 801466a:	d101      	bne.n	8014670 <f_open+0x18>
 801466c:	2309      	movs	r3, #9
 801466e:	e1b7      	b.n	80149e0 <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8014670:	79fb      	ldrb	r3, [r7, #7]
 8014672:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8014676:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8014678:	79fa      	ldrb	r2, [r7, #7]
 801467a:	f107 0114 	add.w	r1, r7, #20
 801467e:	f107 0308 	add.w	r3, r7, #8
 8014682:	4618      	mov	r0, r3
 8014684:	f7ff fce6 	bl	8014054 <find_volume>
 8014688:	4603      	mov	r3, r0
 801468a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 801468e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8014692:	2b00      	cmp	r3, #0
 8014694:	f040 819b 	bne.w	80149ce <f_open+0x376>
		dj.obj.fs = fs;
 8014698:	697b      	ldr	r3, [r7, #20]
 801469a:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 801469c:	68ba      	ldr	r2, [r7, #8]
 801469e:	f107 0318 	add.w	r3, r7, #24
 80146a2:	4611      	mov	r1, r2
 80146a4:	4618      	mov	r0, r3
 80146a6:	f7ff fbc5 	bl	8013e34 <follow_path>
 80146aa:	4603      	mov	r3, r0
 80146ac:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80146b0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80146b4:	2b00      	cmp	r3, #0
 80146b6:	d118      	bne.n	80146ea <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80146b8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80146bc:	b25b      	sxtb	r3, r3
 80146be:	2b00      	cmp	r3, #0
 80146c0:	da03      	bge.n	80146ca <f_open+0x72>
				res = FR_INVALID_NAME;
 80146c2:	2306      	movs	r3, #6
 80146c4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80146c8:	e00f      	b.n	80146ea <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80146ca:	79fb      	ldrb	r3, [r7, #7]
 80146cc:	2b01      	cmp	r3, #1
 80146ce:	bf8c      	ite	hi
 80146d0:	2301      	movhi	r3, #1
 80146d2:	2300      	movls	r3, #0
 80146d4:	b2db      	uxtb	r3, r3
 80146d6:	461a      	mov	r2, r3
 80146d8:	f107 0318 	add.w	r3, r7, #24
 80146dc:	4611      	mov	r1, r2
 80146de:	4618      	mov	r0, r3
 80146e0:	f7fd ff3c 	bl	801255c <chk_lock>
 80146e4:	4603      	mov	r3, r0
 80146e6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80146ea:	79fb      	ldrb	r3, [r7, #7]
 80146ec:	f003 031c 	and.w	r3, r3, #28
 80146f0:	2b00      	cmp	r3, #0
 80146f2:	d07f      	beq.n	80147f4 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 80146f4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80146f8:	2b00      	cmp	r3, #0
 80146fa:	d017      	beq.n	801472c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80146fc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8014700:	2b04      	cmp	r3, #4
 8014702:	d10e      	bne.n	8014722 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8014704:	f7fd ff86 	bl	8012614 <enq_lock>
 8014708:	4603      	mov	r3, r0
 801470a:	2b00      	cmp	r3, #0
 801470c:	d006      	beq.n	801471c <f_open+0xc4>
 801470e:	f107 0318 	add.w	r3, r7, #24
 8014712:	4618      	mov	r0, r3
 8014714:	f7ff f8de 	bl	80138d4 <dir_register>
 8014718:	4603      	mov	r3, r0
 801471a:	e000      	b.n	801471e <f_open+0xc6>
 801471c:	2312      	movs	r3, #18
 801471e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8014722:	79fb      	ldrb	r3, [r7, #7]
 8014724:	f043 0308 	orr.w	r3, r3, #8
 8014728:	71fb      	strb	r3, [r7, #7]
 801472a:	e010      	b.n	801474e <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 801472c:	7fbb      	ldrb	r3, [r7, #30]
 801472e:	f003 0311 	and.w	r3, r3, #17
 8014732:	2b00      	cmp	r3, #0
 8014734:	d003      	beq.n	801473e <f_open+0xe6>
					res = FR_DENIED;
 8014736:	2307      	movs	r3, #7
 8014738:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 801473c:	e007      	b.n	801474e <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 801473e:	79fb      	ldrb	r3, [r7, #7]
 8014740:	f003 0304 	and.w	r3, r3, #4
 8014744:	2b00      	cmp	r3, #0
 8014746:	d002      	beq.n	801474e <f_open+0xf6>
 8014748:	2308      	movs	r3, #8
 801474a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 801474e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8014752:	2b00      	cmp	r3, #0
 8014754:	d168      	bne.n	8014828 <f_open+0x1d0>
 8014756:	79fb      	ldrb	r3, [r7, #7]
 8014758:	f003 0308 	and.w	r3, r3, #8
 801475c:	2b00      	cmp	r3, #0
 801475e:	d063      	beq.n	8014828 <f_open+0x1d0>
				dw = GET_FATTIME();
 8014760:	f7fb fd2a 	bl	80101b8 <get_fattime>
 8014764:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8014766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014768:	330e      	adds	r3, #14
 801476a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801476c:	4618      	mov	r0, r3
 801476e:	f7fd fe4a 	bl	8012406 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8014772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014774:	3316      	adds	r3, #22
 8014776:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8014778:	4618      	mov	r0, r3
 801477a:	f7fd fe44 	bl	8012406 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 801477e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014780:	330b      	adds	r3, #11
 8014782:	2220      	movs	r2, #32
 8014784:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8014786:	697b      	ldr	r3, [r7, #20]
 8014788:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801478a:	4611      	mov	r1, r2
 801478c:	4618      	mov	r0, r3
 801478e:	f7fe fe1a 	bl	80133c6 <ld_clust>
 8014792:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8014794:	697b      	ldr	r3, [r7, #20]
 8014796:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8014798:	2200      	movs	r2, #0
 801479a:	4618      	mov	r0, r3
 801479c:	f7fe fe32 	bl	8013404 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80147a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80147a2:	331c      	adds	r3, #28
 80147a4:	2100      	movs	r1, #0
 80147a6:	4618      	mov	r0, r3
 80147a8:	f7fd fe2d 	bl	8012406 <st_dword>
					fs->wflag = 1;
 80147ac:	697b      	ldr	r3, [r7, #20]
 80147ae:	2201      	movs	r2, #1
 80147b0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80147b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80147b4:	2b00      	cmp	r3, #0
 80147b6:	d037      	beq.n	8014828 <f_open+0x1d0>
						dw = fs->winsect;
 80147b8:	697b      	ldr	r3, [r7, #20]
 80147ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80147bc:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 80147be:	f107 0318 	add.w	r3, r7, #24
 80147c2:	2200      	movs	r2, #0
 80147c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80147c6:	4618      	mov	r0, r3
 80147c8:	f7fe fb22 	bl	8012e10 <remove_chain>
 80147cc:	4603      	mov	r3, r0
 80147ce:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 80147d2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80147d6:	2b00      	cmp	r3, #0
 80147d8:	d126      	bne.n	8014828 <f_open+0x1d0>
							res = move_window(fs, dw);
 80147da:	697b      	ldr	r3, [r7, #20]
 80147dc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80147de:	4618      	mov	r0, r3
 80147e0:	f7fe f86c 	bl	80128bc <move_window>
 80147e4:	4603      	mov	r3, r0
 80147e6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80147ea:	697b      	ldr	r3, [r7, #20]
 80147ec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80147ee:	3a01      	subs	r2, #1
 80147f0:	615a      	str	r2, [r3, #20]
 80147f2:	e019      	b.n	8014828 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80147f4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80147f8:	2b00      	cmp	r3, #0
 80147fa:	d115      	bne.n	8014828 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80147fc:	7fbb      	ldrb	r3, [r7, #30]
 80147fe:	f003 0310 	and.w	r3, r3, #16
 8014802:	2b00      	cmp	r3, #0
 8014804:	d003      	beq.n	801480e <f_open+0x1b6>
					res = FR_NO_FILE;
 8014806:	2304      	movs	r3, #4
 8014808:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 801480c:	e00c      	b.n	8014828 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 801480e:	79fb      	ldrb	r3, [r7, #7]
 8014810:	f003 0302 	and.w	r3, r3, #2
 8014814:	2b00      	cmp	r3, #0
 8014816:	d007      	beq.n	8014828 <f_open+0x1d0>
 8014818:	7fbb      	ldrb	r3, [r7, #30]
 801481a:	f003 0301 	and.w	r3, r3, #1
 801481e:	2b00      	cmp	r3, #0
 8014820:	d002      	beq.n	8014828 <f_open+0x1d0>
						res = FR_DENIED;
 8014822:	2307      	movs	r3, #7
 8014824:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8014828:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801482c:	2b00      	cmp	r3, #0
 801482e:	d126      	bne.n	801487e <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8014830:	79fb      	ldrb	r3, [r7, #7]
 8014832:	f003 0308 	and.w	r3, r3, #8
 8014836:	2b00      	cmp	r3, #0
 8014838:	d003      	beq.n	8014842 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 801483a:	79fb      	ldrb	r3, [r7, #7]
 801483c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014840:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8014842:	697b      	ldr	r3, [r7, #20]
 8014844:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014846:	68fb      	ldr	r3, [r7, #12]
 8014848:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 801484a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801484c:	68fb      	ldr	r3, [r7, #12]
 801484e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8014850:	79fb      	ldrb	r3, [r7, #7]
 8014852:	2b01      	cmp	r3, #1
 8014854:	bf8c      	ite	hi
 8014856:	2301      	movhi	r3, #1
 8014858:	2300      	movls	r3, #0
 801485a:	b2db      	uxtb	r3, r3
 801485c:	461a      	mov	r2, r3
 801485e:	f107 0318 	add.w	r3, r7, #24
 8014862:	4611      	mov	r1, r2
 8014864:	4618      	mov	r0, r3
 8014866:	f7fd fef7 	bl	8012658 <inc_lock>
 801486a:	4602      	mov	r2, r0
 801486c:	68fb      	ldr	r3, [r7, #12]
 801486e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8014870:	68fb      	ldr	r3, [r7, #12]
 8014872:	691b      	ldr	r3, [r3, #16]
 8014874:	2b00      	cmp	r3, #0
 8014876:	d102      	bne.n	801487e <f_open+0x226>
 8014878:	2302      	movs	r3, #2
 801487a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 801487e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8014882:	2b00      	cmp	r3, #0
 8014884:	f040 80a3 	bne.w	80149ce <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8014888:	697b      	ldr	r3, [r7, #20]
 801488a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801488c:	4611      	mov	r1, r2
 801488e:	4618      	mov	r0, r3
 8014890:	f7fe fd99 	bl	80133c6 <ld_clust>
 8014894:	4602      	mov	r2, r0
 8014896:	68fb      	ldr	r3, [r7, #12]
 8014898:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 801489a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801489c:	331c      	adds	r3, #28
 801489e:	4618      	mov	r0, r3
 80148a0:	f7fd fd73 	bl	801238a <ld_dword>
 80148a4:	4602      	mov	r2, r0
 80148a6:	68fb      	ldr	r3, [r7, #12]
 80148a8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80148aa:	68fb      	ldr	r3, [r7, #12]
 80148ac:	2200      	movs	r2, #0
 80148ae:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80148b0:	697a      	ldr	r2, [r7, #20]
 80148b2:	68fb      	ldr	r3, [r7, #12]
 80148b4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80148b6:	697b      	ldr	r3, [r7, #20]
 80148b8:	88da      	ldrh	r2, [r3, #6]
 80148ba:	68fb      	ldr	r3, [r7, #12]
 80148bc:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80148be:	68fb      	ldr	r3, [r7, #12]
 80148c0:	79fa      	ldrb	r2, [r7, #7]
 80148c2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80148c4:	68fb      	ldr	r3, [r7, #12]
 80148c6:	2200      	movs	r2, #0
 80148c8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80148ca:	68fb      	ldr	r3, [r7, #12]
 80148cc:	2200      	movs	r2, #0
 80148ce:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80148d0:	68fb      	ldr	r3, [r7, #12]
 80148d2:	2200      	movs	r2, #0
 80148d4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80148d6:	68fb      	ldr	r3, [r7, #12]
 80148d8:	3330      	adds	r3, #48	@ 0x30
 80148da:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80148de:	2100      	movs	r1, #0
 80148e0:	4618      	mov	r0, r3
 80148e2:	f7fd fddd 	bl	80124a0 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80148e6:	79fb      	ldrb	r3, [r7, #7]
 80148e8:	f003 0320 	and.w	r3, r3, #32
 80148ec:	2b00      	cmp	r3, #0
 80148ee:	d06e      	beq.n	80149ce <f_open+0x376>
 80148f0:	68fb      	ldr	r3, [r7, #12]
 80148f2:	68db      	ldr	r3, [r3, #12]
 80148f4:	2b00      	cmp	r3, #0
 80148f6:	d06a      	beq.n	80149ce <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80148f8:	68fb      	ldr	r3, [r7, #12]
 80148fa:	68da      	ldr	r2, [r3, #12]
 80148fc:	68fb      	ldr	r3, [r7, #12]
 80148fe:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8014900:	697b      	ldr	r3, [r7, #20]
 8014902:	895b      	ldrh	r3, [r3, #10]
 8014904:	461a      	mov	r2, r3
 8014906:	697b      	ldr	r3, [r7, #20]
 8014908:	899b      	ldrh	r3, [r3, #12]
 801490a:	fb02 f303 	mul.w	r3, r2, r3
 801490e:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8014910:	68fb      	ldr	r3, [r7, #12]
 8014912:	689b      	ldr	r3, [r3, #8]
 8014914:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8014916:	68fb      	ldr	r3, [r7, #12]
 8014918:	68db      	ldr	r3, [r3, #12]
 801491a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801491c:	e016      	b.n	801494c <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 801491e:	68fb      	ldr	r3, [r7, #12]
 8014920:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8014922:	4618      	mov	r0, r3
 8014924:	f7fe f887 	bl	8012a36 <get_fat>
 8014928:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 801492a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801492c:	2b01      	cmp	r3, #1
 801492e:	d802      	bhi.n	8014936 <f_open+0x2de>
 8014930:	2302      	movs	r3, #2
 8014932:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8014936:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014938:	f1b3 3fff 	cmp.w	r3, #4294967295
 801493c:	d102      	bne.n	8014944 <f_open+0x2ec>
 801493e:	2301      	movs	r3, #1
 8014940:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8014944:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8014946:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014948:	1ad3      	subs	r3, r2, r3
 801494a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801494c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8014950:	2b00      	cmp	r3, #0
 8014952:	d103      	bne.n	801495c <f_open+0x304>
 8014954:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8014956:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014958:	429a      	cmp	r2, r3
 801495a:	d8e0      	bhi.n	801491e <f_open+0x2c6>
				}
				fp->clust = clst;
 801495c:	68fb      	ldr	r3, [r7, #12]
 801495e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8014960:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8014962:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8014966:	2b00      	cmp	r3, #0
 8014968:	d131      	bne.n	80149ce <f_open+0x376>
 801496a:	697b      	ldr	r3, [r7, #20]
 801496c:	899b      	ldrh	r3, [r3, #12]
 801496e:	461a      	mov	r2, r3
 8014970:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014972:	fbb3 f1f2 	udiv	r1, r3, r2
 8014976:	fb01 f202 	mul.w	r2, r1, r2
 801497a:	1a9b      	subs	r3, r3, r2
 801497c:	2b00      	cmp	r3, #0
 801497e:	d026      	beq.n	80149ce <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8014980:	697b      	ldr	r3, [r7, #20]
 8014982:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8014984:	4618      	mov	r0, r3
 8014986:	f7fe f837 	bl	80129f8 <clust2sect>
 801498a:	64f8      	str	r0, [r7, #76]	@ 0x4c
 801498c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801498e:	2b00      	cmp	r3, #0
 8014990:	d103      	bne.n	801499a <f_open+0x342>
						res = FR_INT_ERR;
 8014992:	2302      	movs	r3, #2
 8014994:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8014998:	e019      	b.n	80149ce <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 801499a:	697b      	ldr	r3, [r7, #20]
 801499c:	899b      	ldrh	r3, [r3, #12]
 801499e:	461a      	mov	r2, r3
 80149a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80149a2:	fbb3 f2f2 	udiv	r2, r3, r2
 80149a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80149a8:	441a      	add	r2, r3
 80149aa:	68fb      	ldr	r3, [r7, #12]
 80149ac:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80149ae:	697b      	ldr	r3, [r7, #20]
 80149b0:	7858      	ldrb	r0, [r3, #1]
 80149b2:	68fb      	ldr	r3, [r7, #12]
 80149b4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80149b8:	68fb      	ldr	r3, [r7, #12]
 80149ba:	6a1a      	ldr	r2, [r3, #32]
 80149bc:	2301      	movs	r3, #1
 80149be:	f7fd fc6d 	bl	801229c <disk_read>
 80149c2:	4603      	mov	r3, r0
 80149c4:	2b00      	cmp	r3, #0
 80149c6:	d002      	beq.n	80149ce <f_open+0x376>
 80149c8:	2301      	movs	r3, #1
 80149ca:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80149ce:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80149d2:	2b00      	cmp	r3, #0
 80149d4:	d002      	beq.n	80149dc <f_open+0x384>
 80149d6:	68fb      	ldr	r3, [r7, #12]
 80149d8:	2200      	movs	r2, #0
 80149da:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80149dc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80149e0:	4618      	mov	r0, r3
 80149e2:	3768      	adds	r7, #104	@ 0x68
 80149e4:	46bd      	mov	sp, r7
 80149e6:	bd80      	pop	{r7, pc}

080149e8 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80149e8:	b580      	push	{r7, lr}
 80149ea:	b08e      	sub	sp, #56	@ 0x38
 80149ec:	af00      	add	r7, sp, #0
 80149ee:	60f8      	str	r0, [r7, #12]
 80149f0:	60b9      	str	r1, [r7, #8]
 80149f2:	607a      	str	r2, [r7, #4]
 80149f4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80149f6:	68bb      	ldr	r3, [r7, #8]
 80149f8:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 80149fa:	683b      	ldr	r3, [r7, #0]
 80149fc:	2200      	movs	r2, #0
 80149fe:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8014a00:	68fb      	ldr	r3, [r7, #12]
 8014a02:	f107 0214 	add.w	r2, r7, #20
 8014a06:	4611      	mov	r1, r2
 8014a08:	4618      	mov	r0, r3
 8014a0a:	f7ff fda9 	bl	8014560 <validate>
 8014a0e:	4603      	mov	r3, r0
 8014a10:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8014a14:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8014a18:	2b00      	cmp	r3, #0
 8014a1a:	d107      	bne.n	8014a2c <f_read+0x44>
 8014a1c:	68fb      	ldr	r3, [r7, #12]
 8014a1e:	7d5b      	ldrb	r3, [r3, #21]
 8014a20:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8014a24:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8014a28:	2b00      	cmp	r3, #0
 8014a2a:	d002      	beq.n	8014a32 <f_read+0x4a>
 8014a2c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8014a30:	e135      	b.n	8014c9e <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8014a32:	68fb      	ldr	r3, [r7, #12]
 8014a34:	7d1b      	ldrb	r3, [r3, #20]
 8014a36:	f003 0301 	and.w	r3, r3, #1
 8014a3a:	2b00      	cmp	r3, #0
 8014a3c:	d101      	bne.n	8014a42 <f_read+0x5a>
 8014a3e:	2307      	movs	r3, #7
 8014a40:	e12d      	b.n	8014c9e <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 8014a42:	68fb      	ldr	r3, [r7, #12]
 8014a44:	68da      	ldr	r2, [r3, #12]
 8014a46:	68fb      	ldr	r3, [r7, #12]
 8014a48:	699b      	ldr	r3, [r3, #24]
 8014a4a:	1ad3      	subs	r3, r2, r3
 8014a4c:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8014a4e:	687a      	ldr	r2, [r7, #4]
 8014a50:	6a3b      	ldr	r3, [r7, #32]
 8014a52:	429a      	cmp	r2, r3
 8014a54:	f240 811e 	bls.w	8014c94 <f_read+0x2ac>
 8014a58:	6a3b      	ldr	r3, [r7, #32]
 8014a5a:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8014a5c:	e11a      	b.n	8014c94 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8014a5e:	68fb      	ldr	r3, [r7, #12]
 8014a60:	699b      	ldr	r3, [r3, #24]
 8014a62:	697a      	ldr	r2, [r7, #20]
 8014a64:	8992      	ldrh	r2, [r2, #12]
 8014a66:	fbb3 f1f2 	udiv	r1, r3, r2
 8014a6a:	fb01 f202 	mul.w	r2, r1, r2
 8014a6e:	1a9b      	subs	r3, r3, r2
 8014a70:	2b00      	cmp	r3, #0
 8014a72:	f040 80d5 	bne.w	8014c20 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8014a76:	68fb      	ldr	r3, [r7, #12]
 8014a78:	699b      	ldr	r3, [r3, #24]
 8014a7a:	697a      	ldr	r2, [r7, #20]
 8014a7c:	8992      	ldrh	r2, [r2, #12]
 8014a7e:	fbb3 f3f2 	udiv	r3, r3, r2
 8014a82:	697a      	ldr	r2, [r7, #20]
 8014a84:	8952      	ldrh	r2, [r2, #10]
 8014a86:	3a01      	subs	r2, #1
 8014a88:	4013      	ands	r3, r2
 8014a8a:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8014a8c:	69fb      	ldr	r3, [r7, #28]
 8014a8e:	2b00      	cmp	r3, #0
 8014a90:	d12f      	bne.n	8014af2 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8014a92:	68fb      	ldr	r3, [r7, #12]
 8014a94:	699b      	ldr	r3, [r3, #24]
 8014a96:	2b00      	cmp	r3, #0
 8014a98:	d103      	bne.n	8014aa2 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8014a9a:	68fb      	ldr	r3, [r7, #12]
 8014a9c:	689b      	ldr	r3, [r3, #8]
 8014a9e:	633b      	str	r3, [r7, #48]	@ 0x30
 8014aa0:	e013      	b.n	8014aca <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8014aa2:	68fb      	ldr	r3, [r7, #12]
 8014aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014aa6:	2b00      	cmp	r3, #0
 8014aa8:	d007      	beq.n	8014aba <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8014aaa:	68fb      	ldr	r3, [r7, #12]
 8014aac:	699b      	ldr	r3, [r3, #24]
 8014aae:	4619      	mov	r1, r3
 8014ab0:	68f8      	ldr	r0, [r7, #12]
 8014ab2:	f7fe faaa 	bl	801300a <clmt_clust>
 8014ab6:	6338      	str	r0, [r7, #48]	@ 0x30
 8014ab8:	e007      	b.n	8014aca <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8014aba:	68fa      	ldr	r2, [r7, #12]
 8014abc:	68fb      	ldr	r3, [r7, #12]
 8014abe:	69db      	ldr	r3, [r3, #28]
 8014ac0:	4619      	mov	r1, r3
 8014ac2:	4610      	mov	r0, r2
 8014ac4:	f7fd ffb7 	bl	8012a36 <get_fat>
 8014ac8:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8014aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014acc:	2b01      	cmp	r3, #1
 8014ace:	d804      	bhi.n	8014ada <f_read+0xf2>
 8014ad0:	68fb      	ldr	r3, [r7, #12]
 8014ad2:	2202      	movs	r2, #2
 8014ad4:	755a      	strb	r2, [r3, #21]
 8014ad6:	2302      	movs	r3, #2
 8014ad8:	e0e1      	b.n	8014c9e <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8014ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014ae0:	d104      	bne.n	8014aec <f_read+0x104>
 8014ae2:	68fb      	ldr	r3, [r7, #12]
 8014ae4:	2201      	movs	r2, #1
 8014ae6:	755a      	strb	r2, [r3, #21]
 8014ae8:	2301      	movs	r3, #1
 8014aea:	e0d8      	b.n	8014c9e <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 8014aec:	68fb      	ldr	r3, [r7, #12]
 8014aee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014af0:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8014af2:	697a      	ldr	r2, [r7, #20]
 8014af4:	68fb      	ldr	r3, [r7, #12]
 8014af6:	69db      	ldr	r3, [r3, #28]
 8014af8:	4619      	mov	r1, r3
 8014afa:	4610      	mov	r0, r2
 8014afc:	f7fd ff7c 	bl	80129f8 <clust2sect>
 8014b00:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8014b02:	69bb      	ldr	r3, [r7, #24]
 8014b04:	2b00      	cmp	r3, #0
 8014b06:	d104      	bne.n	8014b12 <f_read+0x12a>
 8014b08:	68fb      	ldr	r3, [r7, #12]
 8014b0a:	2202      	movs	r2, #2
 8014b0c:	755a      	strb	r2, [r3, #21]
 8014b0e:	2302      	movs	r3, #2
 8014b10:	e0c5      	b.n	8014c9e <f_read+0x2b6>
			sect += csect;
 8014b12:	69ba      	ldr	r2, [r7, #24]
 8014b14:	69fb      	ldr	r3, [r7, #28]
 8014b16:	4413      	add	r3, r2
 8014b18:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8014b1a:	697b      	ldr	r3, [r7, #20]
 8014b1c:	899b      	ldrh	r3, [r3, #12]
 8014b1e:	461a      	mov	r2, r3
 8014b20:	687b      	ldr	r3, [r7, #4]
 8014b22:	fbb3 f3f2 	udiv	r3, r3, r2
 8014b26:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8014b28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b2a:	2b00      	cmp	r3, #0
 8014b2c:	d041      	beq.n	8014bb2 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8014b2e:	69fa      	ldr	r2, [r7, #28]
 8014b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b32:	4413      	add	r3, r2
 8014b34:	697a      	ldr	r2, [r7, #20]
 8014b36:	8952      	ldrh	r2, [r2, #10]
 8014b38:	4293      	cmp	r3, r2
 8014b3a:	d905      	bls.n	8014b48 <f_read+0x160>
					cc = fs->csize - csect;
 8014b3c:	697b      	ldr	r3, [r7, #20]
 8014b3e:	895b      	ldrh	r3, [r3, #10]
 8014b40:	461a      	mov	r2, r3
 8014b42:	69fb      	ldr	r3, [r7, #28]
 8014b44:	1ad3      	subs	r3, r2, r3
 8014b46:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8014b48:	697b      	ldr	r3, [r7, #20]
 8014b4a:	7858      	ldrb	r0, [r3, #1]
 8014b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b4e:	69ba      	ldr	r2, [r7, #24]
 8014b50:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014b52:	f7fd fba3 	bl	801229c <disk_read>
 8014b56:	4603      	mov	r3, r0
 8014b58:	2b00      	cmp	r3, #0
 8014b5a:	d004      	beq.n	8014b66 <f_read+0x17e>
 8014b5c:	68fb      	ldr	r3, [r7, #12]
 8014b5e:	2201      	movs	r2, #1
 8014b60:	755a      	strb	r2, [r3, #21]
 8014b62:	2301      	movs	r3, #1
 8014b64:	e09b      	b.n	8014c9e <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8014b66:	68fb      	ldr	r3, [r7, #12]
 8014b68:	7d1b      	ldrb	r3, [r3, #20]
 8014b6a:	b25b      	sxtb	r3, r3
 8014b6c:	2b00      	cmp	r3, #0
 8014b6e:	da18      	bge.n	8014ba2 <f_read+0x1ba>
 8014b70:	68fb      	ldr	r3, [r7, #12]
 8014b72:	6a1a      	ldr	r2, [r3, #32]
 8014b74:	69bb      	ldr	r3, [r7, #24]
 8014b76:	1ad3      	subs	r3, r2, r3
 8014b78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014b7a:	429a      	cmp	r2, r3
 8014b7c:	d911      	bls.n	8014ba2 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8014b7e:	68fb      	ldr	r3, [r7, #12]
 8014b80:	6a1a      	ldr	r2, [r3, #32]
 8014b82:	69bb      	ldr	r3, [r7, #24]
 8014b84:	1ad3      	subs	r3, r2, r3
 8014b86:	697a      	ldr	r2, [r7, #20]
 8014b88:	8992      	ldrh	r2, [r2, #12]
 8014b8a:	fb02 f303 	mul.w	r3, r2, r3
 8014b8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014b90:	18d0      	adds	r0, r2, r3
 8014b92:	68fb      	ldr	r3, [r7, #12]
 8014b94:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8014b98:	697b      	ldr	r3, [r7, #20]
 8014b9a:	899b      	ldrh	r3, [r3, #12]
 8014b9c:	461a      	mov	r2, r3
 8014b9e:	f7fd fc5e 	bl	801245e <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8014ba2:	697b      	ldr	r3, [r7, #20]
 8014ba4:	899b      	ldrh	r3, [r3, #12]
 8014ba6:	461a      	mov	r2, r3
 8014ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014baa:	fb02 f303 	mul.w	r3, r2, r3
 8014bae:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 8014bb0:	e05c      	b.n	8014c6c <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8014bb2:	68fb      	ldr	r3, [r7, #12]
 8014bb4:	6a1b      	ldr	r3, [r3, #32]
 8014bb6:	69ba      	ldr	r2, [r7, #24]
 8014bb8:	429a      	cmp	r2, r3
 8014bba:	d02e      	beq.n	8014c1a <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8014bbc:	68fb      	ldr	r3, [r7, #12]
 8014bbe:	7d1b      	ldrb	r3, [r3, #20]
 8014bc0:	b25b      	sxtb	r3, r3
 8014bc2:	2b00      	cmp	r3, #0
 8014bc4:	da18      	bge.n	8014bf8 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8014bc6:	697b      	ldr	r3, [r7, #20]
 8014bc8:	7858      	ldrb	r0, [r3, #1]
 8014bca:	68fb      	ldr	r3, [r7, #12]
 8014bcc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8014bd0:	68fb      	ldr	r3, [r7, #12]
 8014bd2:	6a1a      	ldr	r2, [r3, #32]
 8014bd4:	2301      	movs	r3, #1
 8014bd6:	f7fd fb81 	bl	80122dc <disk_write>
 8014bda:	4603      	mov	r3, r0
 8014bdc:	2b00      	cmp	r3, #0
 8014bde:	d004      	beq.n	8014bea <f_read+0x202>
 8014be0:	68fb      	ldr	r3, [r7, #12]
 8014be2:	2201      	movs	r2, #1
 8014be4:	755a      	strb	r2, [r3, #21]
 8014be6:	2301      	movs	r3, #1
 8014be8:	e059      	b.n	8014c9e <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 8014bea:	68fb      	ldr	r3, [r7, #12]
 8014bec:	7d1b      	ldrb	r3, [r3, #20]
 8014bee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014bf2:	b2da      	uxtb	r2, r3
 8014bf4:	68fb      	ldr	r3, [r7, #12]
 8014bf6:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8014bf8:	697b      	ldr	r3, [r7, #20]
 8014bfa:	7858      	ldrb	r0, [r3, #1]
 8014bfc:	68fb      	ldr	r3, [r7, #12]
 8014bfe:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8014c02:	2301      	movs	r3, #1
 8014c04:	69ba      	ldr	r2, [r7, #24]
 8014c06:	f7fd fb49 	bl	801229c <disk_read>
 8014c0a:	4603      	mov	r3, r0
 8014c0c:	2b00      	cmp	r3, #0
 8014c0e:	d004      	beq.n	8014c1a <f_read+0x232>
 8014c10:	68fb      	ldr	r3, [r7, #12]
 8014c12:	2201      	movs	r2, #1
 8014c14:	755a      	strb	r2, [r3, #21]
 8014c16:	2301      	movs	r3, #1
 8014c18:	e041      	b.n	8014c9e <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 8014c1a:	68fb      	ldr	r3, [r7, #12]
 8014c1c:	69ba      	ldr	r2, [r7, #24]
 8014c1e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8014c20:	697b      	ldr	r3, [r7, #20]
 8014c22:	899b      	ldrh	r3, [r3, #12]
 8014c24:	4618      	mov	r0, r3
 8014c26:	68fb      	ldr	r3, [r7, #12]
 8014c28:	699b      	ldr	r3, [r3, #24]
 8014c2a:	697a      	ldr	r2, [r7, #20]
 8014c2c:	8992      	ldrh	r2, [r2, #12]
 8014c2e:	fbb3 f1f2 	udiv	r1, r3, r2
 8014c32:	fb01 f202 	mul.w	r2, r1, r2
 8014c36:	1a9b      	subs	r3, r3, r2
 8014c38:	1ac3      	subs	r3, r0, r3
 8014c3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8014c3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014c3e:	687b      	ldr	r3, [r7, #4]
 8014c40:	429a      	cmp	r2, r3
 8014c42:	d901      	bls.n	8014c48 <f_read+0x260>
 8014c44:	687b      	ldr	r3, [r7, #4]
 8014c46:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8014c48:	68fb      	ldr	r3, [r7, #12]
 8014c4a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8014c4e:	68fb      	ldr	r3, [r7, #12]
 8014c50:	699b      	ldr	r3, [r3, #24]
 8014c52:	697a      	ldr	r2, [r7, #20]
 8014c54:	8992      	ldrh	r2, [r2, #12]
 8014c56:	fbb3 f0f2 	udiv	r0, r3, r2
 8014c5a:	fb00 f202 	mul.w	r2, r0, r2
 8014c5e:	1a9b      	subs	r3, r3, r2
 8014c60:	440b      	add	r3, r1
 8014c62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014c64:	4619      	mov	r1, r3
 8014c66:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014c68:	f7fd fbf9 	bl	801245e <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8014c6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c70:	4413      	add	r3, r2
 8014c72:	627b      	str	r3, [r7, #36]	@ 0x24
 8014c74:	68fb      	ldr	r3, [r7, #12]
 8014c76:	699a      	ldr	r2, [r3, #24]
 8014c78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c7a:	441a      	add	r2, r3
 8014c7c:	68fb      	ldr	r3, [r7, #12]
 8014c7e:	619a      	str	r2, [r3, #24]
 8014c80:	683b      	ldr	r3, [r7, #0]
 8014c82:	681a      	ldr	r2, [r3, #0]
 8014c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c86:	441a      	add	r2, r3
 8014c88:	683b      	ldr	r3, [r7, #0]
 8014c8a:	601a      	str	r2, [r3, #0]
 8014c8c:	687a      	ldr	r2, [r7, #4]
 8014c8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c90:	1ad3      	subs	r3, r2, r3
 8014c92:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8014c94:	687b      	ldr	r3, [r7, #4]
 8014c96:	2b00      	cmp	r3, #0
 8014c98:	f47f aee1 	bne.w	8014a5e <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8014c9c:	2300      	movs	r3, #0
}
 8014c9e:	4618      	mov	r0, r3
 8014ca0:	3738      	adds	r7, #56	@ 0x38
 8014ca2:	46bd      	mov	sp, r7
 8014ca4:	bd80      	pop	{r7, pc}

08014ca6 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8014ca6:	b580      	push	{r7, lr}
 8014ca8:	b086      	sub	sp, #24
 8014caa:	af00      	add	r7, sp, #0
 8014cac:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8014cae:	687b      	ldr	r3, [r7, #4]
 8014cb0:	f107 0208 	add.w	r2, r7, #8
 8014cb4:	4611      	mov	r1, r2
 8014cb6:	4618      	mov	r0, r3
 8014cb8:	f7ff fc52 	bl	8014560 <validate>
 8014cbc:	4603      	mov	r3, r0
 8014cbe:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8014cc0:	7dfb      	ldrb	r3, [r7, #23]
 8014cc2:	2b00      	cmp	r3, #0
 8014cc4:	d168      	bne.n	8014d98 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8014cc6:	687b      	ldr	r3, [r7, #4]
 8014cc8:	7d1b      	ldrb	r3, [r3, #20]
 8014cca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014cce:	2b00      	cmp	r3, #0
 8014cd0:	d062      	beq.n	8014d98 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8014cd2:	687b      	ldr	r3, [r7, #4]
 8014cd4:	7d1b      	ldrb	r3, [r3, #20]
 8014cd6:	b25b      	sxtb	r3, r3
 8014cd8:	2b00      	cmp	r3, #0
 8014cda:	da15      	bge.n	8014d08 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8014cdc:	68bb      	ldr	r3, [r7, #8]
 8014cde:	7858      	ldrb	r0, [r3, #1]
 8014ce0:	687b      	ldr	r3, [r7, #4]
 8014ce2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8014ce6:	687b      	ldr	r3, [r7, #4]
 8014ce8:	6a1a      	ldr	r2, [r3, #32]
 8014cea:	2301      	movs	r3, #1
 8014cec:	f7fd faf6 	bl	80122dc <disk_write>
 8014cf0:	4603      	mov	r3, r0
 8014cf2:	2b00      	cmp	r3, #0
 8014cf4:	d001      	beq.n	8014cfa <f_sync+0x54>
 8014cf6:	2301      	movs	r3, #1
 8014cf8:	e04f      	b.n	8014d9a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8014cfa:	687b      	ldr	r3, [r7, #4]
 8014cfc:	7d1b      	ldrb	r3, [r3, #20]
 8014cfe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014d02:	b2da      	uxtb	r2, r3
 8014d04:	687b      	ldr	r3, [r7, #4]
 8014d06:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8014d08:	f7fb fa56 	bl	80101b8 <get_fattime>
 8014d0c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8014d0e:	68ba      	ldr	r2, [r7, #8]
 8014d10:	687b      	ldr	r3, [r7, #4]
 8014d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014d14:	4619      	mov	r1, r3
 8014d16:	4610      	mov	r0, r2
 8014d18:	f7fd fdd0 	bl	80128bc <move_window>
 8014d1c:	4603      	mov	r3, r0
 8014d1e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8014d20:	7dfb      	ldrb	r3, [r7, #23]
 8014d22:	2b00      	cmp	r3, #0
 8014d24:	d138      	bne.n	8014d98 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8014d26:	687b      	ldr	r3, [r7, #4]
 8014d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014d2a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8014d2c:	68fb      	ldr	r3, [r7, #12]
 8014d2e:	330b      	adds	r3, #11
 8014d30:	781a      	ldrb	r2, [r3, #0]
 8014d32:	68fb      	ldr	r3, [r7, #12]
 8014d34:	330b      	adds	r3, #11
 8014d36:	f042 0220 	orr.w	r2, r2, #32
 8014d3a:	b2d2      	uxtb	r2, r2
 8014d3c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8014d3e:	687b      	ldr	r3, [r7, #4]
 8014d40:	6818      	ldr	r0, [r3, #0]
 8014d42:	687b      	ldr	r3, [r7, #4]
 8014d44:	689b      	ldr	r3, [r3, #8]
 8014d46:	461a      	mov	r2, r3
 8014d48:	68f9      	ldr	r1, [r7, #12]
 8014d4a:	f7fe fb5b 	bl	8013404 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8014d4e:	68fb      	ldr	r3, [r7, #12]
 8014d50:	f103 021c 	add.w	r2, r3, #28
 8014d54:	687b      	ldr	r3, [r7, #4]
 8014d56:	68db      	ldr	r3, [r3, #12]
 8014d58:	4619      	mov	r1, r3
 8014d5a:	4610      	mov	r0, r2
 8014d5c:	f7fd fb53 	bl	8012406 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8014d60:	68fb      	ldr	r3, [r7, #12]
 8014d62:	3316      	adds	r3, #22
 8014d64:	6939      	ldr	r1, [r7, #16]
 8014d66:	4618      	mov	r0, r3
 8014d68:	f7fd fb4d 	bl	8012406 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8014d6c:	68fb      	ldr	r3, [r7, #12]
 8014d6e:	3312      	adds	r3, #18
 8014d70:	2100      	movs	r1, #0
 8014d72:	4618      	mov	r0, r3
 8014d74:	f7fd fb2c 	bl	80123d0 <st_word>
					fs->wflag = 1;
 8014d78:	68bb      	ldr	r3, [r7, #8]
 8014d7a:	2201      	movs	r2, #1
 8014d7c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8014d7e:	68bb      	ldr	r3, [r7, #8]
 8014d80:	4618      	mov	r0, r3
 8014d82:	f7fd fdc9 	bl	8012918 <sync_fs>
 8014d86:	4603      	mov	r3, r0
 8014d88:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8014d8a:	687b      	ldr	r3, [r7, #4]
 8014d8c:	7d1b      	ldrb	r3, [r3, #20]
 8014d8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8014d92:	b2da      	uxtb	r2, r3
 8014d94:	687b      	ldr	r3, [r7, #4]
 8014d96:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8014d98:	7dfb      	ldrb	r3, [r7, #23]
}
 8014d9a:	4618      	mov	r0, r3
 8014d9c:	3718      	adds	r7, #24
 8014d9e:	46bd      	mov	sp, r7
 8014da0:	bd80      	pop	{r7, pc}

08014da2 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8014da2:	b580      	push	{r7, lr}
 8014da4:	b084      	sub	sp, #16
 8014da6:	af00      	add	r7, sp, #0
 8014da8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8014daa:	6878      	ldr	r0, [r7, #4]
 8014dac:	f7ff ff7b 	bl	8014ca6 <f_sync>
 8014db0:	4603      	mov	r3, r0
 8014db2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8014db4:	7bfb      	ldrb	r3, [r7, #15]
 8014db6:	2b00      	cmp	r3, #0
 8014db8:	d118      	bne.n	8014dec <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8014dba:	687b      	ldr	r3, [r7, #4]
 8014dbc:	f107 0208 	add.w	r2, r7, #8
 8014dc0:	4611      	mov	r1, r2
 8014dc2:	4618      	mov	r0, r3
 8014dc4:	f7ff fbcc 	bl	8014560 <validate>
 8014dc8:	4603      	mov	r3, r0
 8014dca:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8014dcc:	7bfb      	ldrb	r3, [r7, #15]
 8014dce:	2b00      	cmp	r3, #0
 8014dd0:	d10c      	bne.n	8014dec <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8014dd2:	687b      	ldr	r3, [r7, #4]
 8014dd4:	691b      	ldr	r3, [r3, #16]
 8014dd6:	4618      	mov	r0, r3
 8014dd8:	f7fd fccc 	bl	8012774 <dec_lock>
 8014ddc:	4603      	mov	r3, r0
 8014dde:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8014de0:	7bfb      	ldrb	r3, [r7, #15]
 8014de2:	2b00      	cmp	r3, #0
 8014de4:	d102      	bne.n	8014dec <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8014de6:	687b      	ldr	r3, [r7, #4]
 8014de8:	2200      	movs	r2, #0
 8014dea:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8014dec:	7bfb      	ldrb	r3, [r7, #15]
}
 8014dee:	4618      	mov	r0, r3
 8014df0:	3710      	adds	r7, #16
 8014df2:	46bd      	mov	sp, r7
 8014df4:	bd80      	pop	{r7, pc}

08014df6 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8014df6:	b580      	push	{r7, lr}
 8014df8:	b088      	sub	sp, #32
 8014dfa:	af00      	add	r7, sp, #0
 8014dfc:	60f8      	str	r0, [r7, #12]
 8014dfe:	60b9      	str	r1, [r7, #8]
 8014e00:	607a      	str	r2, [r7, #4]
	int n = 0;
 8014e02:	2300      	movs	r3, #0
 8014e04:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8014e06:	68fb      	ldr	r3, [r7, #12]
 8014e08:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8014e0a:	e01c      	b.n	8014e46 <f_gets+0x50>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8014e0c:	f107 0310 	add.w	r3, r7, #16
 8014e10:	f107 0114 	add.w	r1, r7, #20
 8014e14:	2201      	movs	r2, #1
 8014e16:	6878      	ldr	r0, [r7, #4]
 8014e18:	f7ff fde6 	bl	80149e8 <f_read>
		if (rc != 1) break;
 8014e1c:	693b      	ldr	r3, [r7, #16]
 8014e1e:	2b01      	cmp	r3, #1
 8014e20:	d117      	bne.n	8014e52 <f_gets+0x5c>
		c = s[0];
 8014e22:	7d3b      	ldrb	r3, [r7, #20]
 8014e24:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8014e26:	7dfb      	ldrb	r3, [r7, #23]
 8014e28:	2b0d      	cmp	r3, #13
 8014e2a:	d00b      	beq.n	8014e44 <f_gets+0x4e>
		*p++ = c;
 8014e2c:	69bb      	ldr	r3, [r7, #24]
 8014e2e:	1c5a      	adds	r2, r3, #1
 8014e30:	61ba      	str	r2, [r7, #24]
 8014e32:	7dfa      	ldrb	r2, [r7, #23]
 8014e34:	701a      	strb	r2, [r3, #0]
		n++;
 8014e36:	69fb      	ldr	r3, [r7, #28]
 8014e38:	3301      	adds	r3, #1
 8014e3a:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8014e3c:	7dfb      	ldrb	r3, [r7, #23]
 8014e3e:	2b0a      	cmp	r3, #10
 8014e40:	d009      	beq.n	8014e56 <f_gets+0x60>
 8014e42:	e000      	b.n	8014e46 <f_gets+0x50>
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8014e44:	bf00      	nop
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8014e46:	68bb      	ldr	r3, [r7, #8]
 8014e48:	3b01      	subs	r3, #1
 8014e4a:	69fa      	ldr	r2, [r7, #28]
 8014e4c:	429a      	cmp	r2, r3
 8014e4e:	dbdd      	blt.n	8014e0c <f_gets+0x16>
 8014e50:	e002      	b.n	8014e58 <f_gets+0x62>
		if (rc != 1) break;
 8014e52:	bf00      	nop
 8014e54:	e000      	b.n	8014e58 <f_gets+0x62>
		if (c == '\n') break;		/* Break on EOL */
 8014e56:	bf00      	nop
	}
	*p = 0;
 8014e58:	69bb      	ldr	r3, [r7, #24]
 8014e5a:	2200      	movs	r2, #0
 8014e5c:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8014e5e:	69fb      	ldr	r3, [r7, #28]
 8014e60:	2b00      	cmp	r3, #0
 8014e62:	d001      	beq.n	8014e68 <f_gets+0x72>
 8014e64:	68fb      	ldr	r3, [r7, #12]
 8014e66:	e000      	b.n	8014e6a <f_gets+0x74>
 8014e68:	2300      	movs	r3, #0
}
 8014e6a:	4618      	mov	r0, r3
 8014e6c:	3720      	adds	r7, #32
 8014e6e:	46bd      	mov	sp, r7
 8014e70:	bd80      	pop	{r7, pc}
	...

08014e74 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8014e74:	b480      	push	{r7}
 8014e76:	b087      	sub	sp, #28
 8014e78:	af00      	add	r7, sp, #0
 8014e7a:	60f8      	str	r0, [r7, #12]
 8014e7c:	60b9      	str	r1, [r7, #8]
 8014e7e:	4613      	mov	r3, r2
 8014e80:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8014e82:	2301      	movs	r3, #1
 8014e84:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8014e86:	2300      	movs	r3, #0
 8014e88:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8014e8a:	4b1f      	ldr	r3, [pc, #124]	@ (8014f08 <FATFS_LinkDriverEx+0x94>)
 8014e8c:	7a5b      	ldrb	r3, [r3, #9]
 8014e8e:	b2db      	uxtb	r3, r3
 8014e90:	2b00      	cmp	r3, #0
 8014e92:	d131      	bne.n	8014ef8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8014e94:	4b1c      	ldr	r3, [pc, #112]	@ (8014f08 <FATFS_LinkDriverEx+0x94>)
 8014e96:	7a5b      	ldrb	r3, [r3, #9]
 8014e98:	b2db      	uxtb	r3, r3
 8014e9a:	461a      	mov	r2, r3
 8014e9c:	4b1a      	ldr	r3, [pc, #104]	@ (8014f08 <FATFS_LinkDriverEx+0x94>)
 8014e9e:	2100      	movs	r1, #0
 8014ea0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8014ea2:	4b19      	ldr	r3, [pc, #100]	@ (8014f08 <FATFS_LinkDriverEx+0x94>)
 8014ea4:	7a5b      	ldrb	r3, [r3, #9]
 8014ea6:	b2db      	uxtb	r3, r3
 8014ea8:	4a17      	ldr	r2, [pc, #92]	@ (8014f08 <FATFS_LinkDriverEx+0x94>)
 8014eaa:	009b      	lsls	r3, r3, #2
 8014eac:	4413      	add	r3, r2
 8014eae:	68fa      	ldr	r2, [r7, #12]
 8014eb0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8014eb2:	4b15      	ldr	r3, [pc, #84]	@ (8014f08 <FATFS_LinkDriverEx+0x94>)
 8014eb4:	7a5b      	ldrb	r3, [r3, #9]
 8014eb6:	b2db      	uxtb	r3, r3
 8014eb8:	461a      	mov	r2, r3
 8014eba:	4b13      	ldr	r3, [pc, #76]	@ (8014f08 <FATFS_LinkDriverEx+0x94>)
 8014ebc:	4413      	add	r3, r2
 8014ebe:	79fa      	ldrb	r2, [r7, #7]
 8014ec0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8014ec2:	4b11      	ldr	r3, [pc, #68]	@ (8014f08 <FATFS_LinkDriverEx+0x94>)
 8014ec4:	7a5b      	ldrb	r3, [r3, #9]
 8014ec6:	b2db      	uxtb	r3, r3
 8014ec8:	1c5a      	adds	r2, r3, #1
 8014eca:	b2d1      	uxtb	r1, r2
 8014ecc:	4a0e      	ldr	r2, [pc, #56]	@ (8014f08 <FATFS_LinkDriverEx+0x94>)
 8014ece:	7251      	strb	r1, [r2, #9]
 8014ed0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8014ed2:	7dbb      	ldrb	r3, [r7, #22]
 8014ed4:	3330      	adds	r3, #48	@ 0x30
 8014ed6:	b2da      	uxtb	r2, r3
 8014ed8:	68bb      	ldr	r3, [r7, #8]
 8014eda:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8014edc:	68bb      	ldr	r3, [r7, #8]
 8014ede:	3301      	adds	r3, #1
 8014ee0:	223a      	movs	r2, #58	@ 0x3a
 8014ee2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8014ee4:	68bb      	ldr	r3, [r7, #8]
 8014ee6:	3302      	adds	r3, #2
 8014ee8:	222f      	movs	r2, #47	@ 0x2f
 8014eea:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8014eec:	68bb      	ldr	r3, [r7, #8]
 8014eee:	3303      	adds	r3, #3
 8014ef0:	2200      	movs	r2, #0
 8014ef2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8014ef4:	2300      	movs	r3, #0
 8014ef6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8014ef8:	7dfb      	ldrb	r3, [r7, #23]
}
 8014efa:	4618      	mov	r0, r3
 8014efc:	371c      	adds	r7, #28
 8014efe:	46bd      	mov	sp, r7
 8014f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f04:	4770      	bx	lr
 8014f06:	bf00      	nop
 8014f08:	20006390 	.word	0x20006390

08014f0c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8014f0c:	b580      	push	{r7, lr}
 8014f0e:	b082      	sub	sp, #8
 8014f10:	af00      	add	r7, sp, #0
 8014f12:	6078      	str	r0, [r7, #4]
 8014f14:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8014f16:	2200      	movs	r2, #0
 8014f18:	6839      	ldr	r1, [r7, #0]
 8014f1a:	6878      	ldr	r0, [r7, #4]
 8014f1c:	f7ff ffaa 	bl	8014e74 <FATFS_LinkDriverEx>
 8014f20:	4603      	mov	r3, r0
}
 8014f22:	4618      	mov	r0, r3
 8014f24:	3708      	adds	r7, #8
 8014f26:	46bd      	mov	sp, r7
 8014f28:	bd80      	pop	{r7, pc}
	...

08014f2c <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8014f2c:	b480      	push	{r7}
 8014f2e:	b085      	sub	sp, #20
 8014f30:	af00      	add	r7, sp, #0
 8014f32:	4603      	mov	r3, r0
 8014f34:	6039      	str	r1, [r7, #0]
 8014f36:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8014f38:	88fb      	ldrh	r3, [r7, #6]
 8014f3a:	2b7f      	cmp	r3, #127	@ 0x7f
 8014f3c:	d802      	bhi.n	8014f44 <ff_convert+0x18>
		c = chr;
 8014f3e:	88fb      	ldrh	r3, [r7, #6]
 8014f40:	81fb      	strh	r3, [r7, #14]
 8014f42:	e025      	b.n	8014f90 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8014f44:	683b      	ldr	r3, [r7, #0]
 8014f46:	2b00      	cmp	r3, #0
 8014f48:	d00b      	beq.n	8014f62 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8014f4a:	88fb      	ldrh	r3, [r7, #6]
 8014f4c:	2bff      	cmp	r3, #255	@ 0xff
 8014f4e:	d805      	bhi.n	8014f5c <ff_convert+0x30>
 8014f50:	88fb      	ldrh	r3, [r7, #6]
 8014f52:	3b80      	subs	r3, #128	@ 0x80
 8014f54:	4a12      	ldr	r2, [pc, #72]	@ (8014fa0 <ff_convert+0x74>)
 8014f56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014f5a:	e000      	b.n	8014f5e <ff_convert+0x32>
 8014f5c:	2300      	movs	r3, #0
 8014f5e:	81fb      	strh	r3, [r7, #14]
 8014f60:	e016      	b.n	8014f90 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8014f62:	2300      	movs	r3, #0
 8014f64:	81fb      	strh	r3, [r7, #14]
 8014f66:	e009      	b.n	8014f7c <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8014f68:	89fb      	ldrh	r3, [r7, #14]
 8014f6a:	4a0d      	ldr	r2, [pc, #52]	@ (8014fa0 <ff_convert+0x74>)
 8014f6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014f70:	88fa      	ldrh	r2, [r7, #6]
 8014f72:	429a      	cmp	r2, r3
 8014f74:	d006      	beq.n	8014f84 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8014f76:	89fb      	ldrh	r3, [r7, #14]
 8014f78:	3301      	adds	r3, #1
 8014f7a:	81fb      	strh	r3, [r7, #14]
 8014f7c:	89fb      	ldrh	r3, [r7, #14]
 8014f7e:	2b7f      	cmp	r3, #127	@ 0x7f
 8014f80:	d9f2      	bls.n	8014f68 <ff_convert+0x3c>
 8014f82:	e000      	b.n	8014f86 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8014f84:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8014f86:	89fb      	ldrh	r3, [r7, #14]
 8014f88:	3380      	adds	r3, #128	@ 0x80
 8014f8a:	b29b      	uxth	r3, r3
 8014f8c:	b2db      	uxtb	r3, r3
 8014f8e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8014f90:	89fb      	ldrh	r3, [r7, #14]
}
 8014f92:	4618      	mov	r0, r3
 8014f94:	3714      	adds	r7, #20
 8014f96:	46bd      	mov	sp, r7
 8014f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f9c:	4770      	bx	lr
 8014f9e:	bf00      	nop
 8014fa0:	0801a8d4 	.word	0x0801a8d4

08014fa4 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8014fa4:	b480      	push	{r7}
 8014fa6:	b087      	sub	sp, #28
 8014fa8:	af00      	add	r7, sp, #0
 8014faa:	4603      	mov	r3, r0
 8014fac:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8014fae:	88fb      	ldrh	r3, [r7, #6]
 8014fb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014fb4:	d201      	bcs.n	8014fba <ff_wtoupper+0x16>
 8014fb6:	4b3e      	ldr	r3, [pc, #248]	@ (80150b0 <ff_wtoupper+0x10c>)
 8014fb8:	e000      	b.n	8014fbc <ff_wtoupper+0x18>
 8014fba:	4b3e      	ldr	r3, [pc, #248]	@ (80150b4 <ff_wtoupper+0x110>)
 8014fbc:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8014fbe:	697b      	ldr	r3, [r7, #20]
 8014fc0:	1c9a      	adds	r2, r3, #2
 8014fc2:	617a      	str	r2, [r7, #20]
 8014fc4:	881b      	ldrh	r3, [r3, #0]
 8014fc6:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8014fc8:	8a7b      	ldrh	r3, [r7, #18]
 8014fca:	2b00      	cmp	r3, #0
 8014fcc:	d068      	beq.n	80150a0 <ff_wtoupper+0xfc>
 8014fce:	88fa      	ldrh	r2, [r7, #6]
 8014fd0:	8a7b      	ldrh	r3, [r7, #18]
 8014fd2:	429a      	cmp	r2, r3
 8014fd4:	d364      	bcc.n	80150a0 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8014fd6:	697b      	ldr	r3, [r7, #20]
 8014fd8:	1c9a      	adds	r2, r3, #2
 8014fda:	617a      	str	r2, [r7, #20]
 8014fdc:	881b      	ldrh	r3, [r3, #0]
 8014fde:	823b      	strh	r3, [r7, #16]
 8014fe0:	8a3b      	ldrh	r3, [r7, #16]
 8014fe2:	0a1b      	lsrs	r3, r3, #8
 8014fe4:	81fb      	strh	r3, [r7, #14]
 8014fe6:	8a3b      	ldrh	r3, [r7, #16]
 8014fe8:	b2db      	uxtb	r3, r3
 8014fea:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8014fec:	88fa      	ldrh	r2, [r7, #6]
 8014fee:	8a79      	ldrh	r1, [r7, #18]
 8014ff0:	8a3b      	ldrh	r3, [r7, #16]
 8014ff2:	440b      	add	r3, r1
 8014ff4:	429a      	cmp	r2, r3
 8014ff6:	da49      	bge.n	801508c <ff_wtoupper+0xe8>
			switch (cmd) {
 8014ff8:	89fb      	ldrh	r3, [r7, #14]
 8014ffa:	2b08      	cmp	r3, #8
 8014ffc:	d84f      	bhi.n	801509e <ff_wtoupper+0xfa>
 8014ffe:	a201      	add	r2, pc, #4	@ (adr r2, 8015004 <ff_wtoupper+0x60>)
 8015000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015004:	08015029 	.word	0x08015029
 8015008:	0801503b 	.word	0x0801503b
 801500c:	08015051 	.word	0x08015051
 8015010:	08015059 	.word	0x08015059
 8015014:	08015061 	.word	0x08015061
 8015018:	08015069 	.word	0x08015069
 801501c:	08015071 	.word	0x08015071
 8015020:	08015079 	.word	0x08015079
 8015024:	08015081 	.word	0x08015081
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8015028:	88fa      	ldrh	r2, [r7, #6]
 801502a:	8a7b      	ldrh	r3, [r7, #18]
 801502c:	1ad3      	subs	r3, r2, r3
 801502e:	005b      	lsls	r3, r3, #1
 8015030:	697a      	ldr	r2, [r7, #20]
 8015032:	4413      	add	r3, r2
 8015034:	881b      	ldrh	r3, [r3, #0]
 8015036:	80fb      	strh	r3, [r7, #6]
 8015038:	e027      	b.n	801508a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 801503a:	88fa      	ldrh	r2, [r7, #6]
 801503c:	8a7b      	ldrh	r3, [r7, #18]
 801503e:	1ad3      	subs	r3, r2, r3
 8015040:	b29b      	uxth	r3, r3
 8015042:	f003 0301 	and.w	r3, r3, #1
 8015046:	b29b      	uxth	r3, r3
 8015048:	88fa      	ldrh	r2, [r7, #6]
 801504a:	1ad3      	subs	r3, r2, r3
 801504c:	80fb      	strh	r3, [r7, #6]
 801504e:	e01c      	b.n	801508a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8015050:	88fb      	ldrh	r3, [r7, #6]
 8015052:	3b10      	subs	r3, #16
 8015054:	80fb      	strh	r3, [r7, #6]
 8015056:	e018      	b.n	801508a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8015058:	88fb      	ldrh	r3, [r7, #6]
 801505a:	3b20      	subs	r3, #32
 801505c:	80fb      	strh	r3, [r7, #6]
 801505e:	e014      	b.n	801508a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8015060:	88fb      	ldrh	r3, [r7, #6]
 8015062:	3b30      	subs	r3, #48	@ 0x30
 8015064:	80fb      	strh	r3, [r7, #6]
 8015066:	e010      	b.n	801508a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8015068:	88fb      	ldrh	r3, [r7, #6]
 801506a:	3b1a      	subs	r3, #26
 801506c:	80fb      	strh	r3, [r7, #6]
 801506e:	e00c      	b.n	801508a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8015070:	88fb      	ldrh	r3, [r7, #6]
 8015072:	3308      	adds	r3, #8
 8015074:	80fb      	strh	r3, [r7, #6]
 8015076:	e008      	b.n	801508a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8015078:	88fb      	ldrh	r3, [r7, #6]
 801507a:	3b50      	subs	r3, #80	@ 0x50
 801507c:	80fb      	strh	r3, [r7, #6]
 801507e:	e004      	b.n	801508a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8015080:	88fb      	ldrh	r3, [r7, #6]
 8015082:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8015086:	80fb      	strh	r3, [r7, #6]
 8015088:	bf00      	nop
			}
			break;
 801508a:	e008      	b.n	801509e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 801508c:	89fb      	ldrh	r3, [r7, #14]
 801508e:	2b00      	cmp	r3, #0
 8015090:	d195      	bne.n	8014fbe <ff_wtoupper+0x1a>
 8015092:	8a3b      	ldrh	r3, [r7, #16]
 8015094:	005b      	lsls	r3, r3, #1
 8015096:	697a      	ldr	r2, [r7, #20]
 8015098:	4413      	add	r3, r2
 801509a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 801509c:	e78f      	b.n	8014fbe <ff_wtoupper+0x1a>
			break;
 801509e:	bf00      	nop
	}

	return chr;
 80150a0:	88fb      	ldrh	r3, [r7, #6]
}
 80150a2:	4618      	mov	r0, r3
 80150a4:	371c      	adds	r7, #28
 80150a6:	46bd      	mov	sp, r7
 80150a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150ac:	4770      	bx	lr
 80150ae:	bf00      	nop
 80150b0:	0801a9d4 	.word	0x0801a9d4
 80150b4:	0801abc8 	.word	0x0801abc8

080150b8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80150b8:	b580      	push	{r7, lr}
 80150ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80150bc:	2200      	movs	r2, #0
 80150be:	4912      	ldr	r1, [pc, #72]	@ (8015108 <MX_USB_DEVICE_Init+0x50>)
 80150c0:	4812      	ldr	r0, [pc, #72]	@ (801510c <MX_USB_DEVICE_Init+0x54>)
 80150c2:	f7fb fda7 	bl	8010c14 <USBD_Init>
 80150c6:	4603      	mov	r3, r0
 80150c8:	2b00      	cmp	r3, #0
 80150ca:	d001      	beq.n	80150d0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80150cc:	f7ef fe32 	bl	8004d34 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80150d0:	490f      	ldr	r1, [pc, #60]	@ (8015110 <MX_USB_DEVICE_Init+0x58>)
 80150d2:	480e      	ldr	r0, [pc, #56]	@ (801510c <MX_USB_DEVICE_Init+0x54>)
 80150d4:	f7fb fdce 	bl	8010c74 <USBD_RegisterClass>
 80150d8:	4603      	mov	r3, r0
 80150da:	2b00      	cmp	r3, #0
 80150dc:	d001      	beq.n	80150e2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80150de:	f7ef fe29 	bl	8004d34 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80150e2:	490c      	ldr	r1, [pc, #48]	@ (8015114 <MX_USB_DEVICE_Init+0x5c>)
 80150e4:	4809      	ldr	r0, [pc, #36]	@ (801510c <MX_USB_DEVICE_Init+0x54>)
 80150e6:	f7fb fcc5 	bl	8010a74 <USBD_CDC_RegisterInterface>
 80150ea:	4603      	mov	r3, r0
 80150ec:	2b00      	cmp	r3, #0
 80150ee:	d001      	beq.n	80150f4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80150f0:	f7ef fe20 	bl	8004d34 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80150f4:	4805      	ldr	r0, [pc, #20]	@ (801510c <MX_USB_DEVICE_Init+0x54>)
 80150f6:	f7fb fdf3 	bl	8010ce0 <USBD_Start>
 80150fa:	4603      	mov	r3, r0
 80150fc:	2b00      	cmp	r3, #0
 80150fe:	d001      	beq.n	8015104 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8015100:	f7ef fe18 	bl	8004d34 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8015104:	bf00      	nop
 8015106:	bd80      	pop	{r7, pc}
 8015108:	200001c8 	.word	0x200001c8
 801510c:	2000639c 	.word	0x2000639c
 8015110:	20000134 	.word	0x20000134
 8015114:	200001b4 	.word	0x200001b4

08015118 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8015118:	b580      	push	{r7, lr}
 801511a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801511c:	2200      	movs	r2, #0
 801511e:	4905      	ldr	r1, [pc, #20]	@ (8015134 <CDC_Init_FS+0x1c>)
 8015120:	4805      	ldr	r0, [pc, #20]	@ (8015138 <CDC_Init_FS+0x20>)
 8015122:	f7fb fcc1 	bl	8010aa8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8015126:	4905      	ldr	r1, [pc, #20]	@ (801513c <CDC_Init_FS+0x24>)
 8015128:	4803      	ldr	r0, [pc, #12]	@ (8015138 <CDC_Init_FS+0x20>)
 801512a:	f7fb fcdf 	bl	8010aec <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801512e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8015130:	4618      	mov	r0, r3
 8015132:	bd80      	pop	{r7, pc}
 8015134:	20006e78 	.word	0x20006e78
 8015138:	2000639c 	.word	0x2000639c
 801513c:	20006678 	.word	0x20006678

08015140 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8015140:	b480      	push	{r7}
 8015142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8015144:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8015146:	4618      	mov	r0, r3
 8015148:	46bd      	mov	sp, r7
 801514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801514e:	4770      	bx	lr

08015150 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8015150:	b480      	push	{r7}
 8015152:	b083      	sub	sp, #12
 8015154:	af00      	add	r7, sp, #0
 8015156:	4603      	mov	r3, r0
 8015158:	6039      	str	r1, [r7, #0]
 801515a:	71fb      	strb	r3, [r7, #7]
 801515c:	4613      	mov	r3, r2
 801515e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8015160:	79fb      	ldrb	r3, [r7, #7]
 8015162:	2b23      	cmp	r3, #35	@ 0x23
 8015164:	d84a      	bhi.n	80151fc <CDC_Control_FS+0xac>
 8015166:	a201      	add	r2, pc, #4	@ (adr r2, 801516c <CDC_Control_FS+0x1c>)
 8015168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801516c:	080151fd 	.word	0x080151fd
 8015170:	080151fd 	.word	0x080151fd
 8015174:	080151fd 	.word	0x080151fd
 8015178:	080151fd 	.word	0x080151fd
 801517c:	080151fd 	.word	0x080151fd
 8015180:	080151fd 	.word	0x080151fd
 8015184:	080151fd 	.word	0x080151fd
 8015188:	080151fd 	.word	0x080151fd
 801518c:	080151fd 	.word	0x080151fd
 8015190:	080151fd 	.word	0x080151fd
 8015194:	080151fd 	.word	0x080151fd
 8015198:	080151fd 	.word	0x080151fd
 801519c:	080151fd 	.word	0x080151fd
 80151a0:	080151fd 	.word	0x080151fd
 80151a4:	080151fd 	.word	0x080151fd
 80151a8:	080151fd 	.word	0x080151fd
 80151ac:	080151fd 	.word	0x080151fd
 80151b0:	080151fd 	.word	0x080151fd
 80151b4:	080151fd 	.word	0x080151fd
 80151b8:	080151fd 	.word	0x080151fd
 80151bc:	080151fd 	.word	0x080151fd
 80151c0:	080151fd 	.word	0x080151fd
 80151c4:	080151fd 	.word	0x080151fd
 80151c8:	080151fd 	.word	0x080151fd
 80151cc:	080151fd 	.word	0x080151fd
 80151d0:	080151fd 	.word	0x080151fd
 80151d4:	080151fd 	.word	0x080151fd
 80151d8:	080151fd 	.word	0x080151fd
 80151dc:	080151fd 	.word	0x080151fd
 80151e0:	080151fd 	.word	0x080151fd
 80151e4:	080151fd 	.word	0x080151fd
 80151e8:	080151fd 	.word	0x080151fd
 80151ec:	080151fd 	.word	0x080151fd
 80151f0:	080151fd 	.word	0x080151fd
 80151f4:	080151fd 	.word	0x080151fd
 80151f8:	080151fd 	.word	0x080151fd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80151fc:	bf00      	nop
  }

  return (USBD_OK);
 80151fe:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8015200:	4618      	mov	r0, r3
 8015202:	370c      	adds	r7, #12
 8015204:	46bd      	mov	sp, r7
 8015206:	f85d 7b04 	ldr.w	r7, [sp], #4
 801520a:	4770      	bx	lr

0801520c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 801520c:	b580      	push	{r7, lr}
 801520e:	b082      	sub	sp, #8
 8015210:	af00      	add	r7, sp, #0
 8015212:	6078      	str	r0, [r7, #4]
 8015214:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8015216:	6879      	ldr	r1, [r7, #4]
 8015218:	4805      	ldr	r0, [pc, #20]	@ (8015230 <CDC_Receive_FS+0x24>)
 801521a:	f7fb fc67 	bl	8010aec <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801521e:	4804      	ldr	r0, [pc, #16]	@ (8015230 <CDC_Receive_FS+0x24>)
 8015220:	f7fb fcc2 	bl	8010ba8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8015224:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8015226:	4618      	mov	r0, r3
 8015228:	3708      	adds	r7, #8
 801522a:	46bd      	mov	sp, r7
 801522c:	bd80      	pop	{r7, pc}
 801522e:	bf00      	nop
 8015230:	2000639c 	.word	0x2000639c

08015234 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8015234:	b580      	push	{r7, lr}
 8015236:	b084      	sub	sp, #16
 8015238:	af00      	add	r7, sp, #0
 801523a:	6078      	str	r0, [r7, #4]
 801523c:	460b      	mov	r3, r1
 801523e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8015240:	2300      	movs	r3, #0
 8015242:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8015244:	4b0d      	ldr	r3, [pc, #52]	@ (801527c <CDC_Transmit_FS+0x48>)
 8015246:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801524a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801524c:	68bb      	ldr	r3, [r7, #8]
 801524e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8015252:	2b00      	cmp	r3, #0
 8015254:	d001      	beq.n	801525a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8015256:	2301      	movs	r3, #1
 8015258:	e00b      	b.n	8015272 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801525a:	887b      	ldrh	r3, [r7, #2]
 801525c:	461a      	mov	r2, r3
 801525e:	6879      	ldr	r1, [r7, #4]
 8015260:	4806      	ldr	r0, [pc, #24]	@ (801527c <CDC_Transmit_FS+0x48>)
 8015262:	f7fb fc21 	bl	8010aa8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8015266:	4805      	ldr	r0, [pc, #20]	@ (801527c <CDC_Transmit_FS+0x48>)
 8015268:	f7fb fc5e 	bl	8010b28 <USBD_CDC_TransmitPacket>
 801526c:	4603      	mov	r3, r0
 801526e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8015270:	7bfb      	ldrb	r3, [r7, #15]
}
 8015272:	4618      	mov	r0, r3
 8015274:	3710      	adds	r7, #16
 8015276:	46bd      	mov	sp, r7
 8015278:	bd80      	pop	{r7, pc}
 801527a:	bf00      	nop
 801527c:	2000639c 	.word	0x2000639c

08015280 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8015280:	b480      	push	{r7}
 8015282:	b087      	sub	sp, #28
 8015284:	af00      	add	r7, sp, #0
 8015286:	60f8      	str	r0, [r7, #12]
 8015288:	60b9      	str	r1, [r7, #8]
 801528a:	4613      	mov	r3, r2
 801528c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801528e:	2300      	movs	r3, #0
 8015290:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8015292:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015296:	4618      	mov	r0, r3
 8015298:	371c      	adds	r7, #28
 801529a:	46bd      	mov	sp, r7
 801529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152a0:	4770      	bx	lr
	...

080152a4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80152a4:	b480      	push	{r7}
 80152a6:	b083      	sub	sp, #12
 80152a8:	af00      	add	r7, sp, #0
 80152aa:	4603      	mov	r3, r0
 80152ac:	6039      	str	r1, [r7, #0]
 80152ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80152b0:	683b      	ldr	r3, [r7, #0]
 80152b2:	2212      	movs	r2, #18
 80152b4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80152b6:	4b03      	ldr	r3, [pc, #12]	@ (80152c4 <USBD_FS_DeviceDescriptor+0x20>)
}
 80152b8:	4618      	mov	r0, r3
 80152ba:	370c      	adds	r7, #12
 80152bc:	46bd      	mov	sp, r7
 80152be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152c2:	4770      	bx	lr
 80152c4:	200001e4 	.word	0x200001e4

080152c8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80152c8:	b480      	push	{r7}
 80152ca:	b083      	sub	sp, #12
 80152cc:	af00      	add	r7, sp, #0
 80152ce:	4603      	mov	r3, r0
 80152d0:	6039      	str	r1, [r7, #0]
 80152d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80152d4:	683b      	ldr	r3, [r7, #0]
 80152d6:	2204      	movs	r2, #4
 80152d8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80152da:	4b03      	ldr	r3, [pc, #12]	@ (80152e8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80152dc:	4618      	mov	r0, r3
 80152de:	370c      	adds	r7, #12
 80152e0:	46bd      	mov	sp, r7
 80152e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152e6:	4770      	bx	lr
 80152e8:	200001f8 	.word	0x200001f8

080152ec <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80152ec:	b580      	push	{r7, lr}
 80152ee:	b082      	sub	sp, #8
 80152f0:	af00      	add	r7, sp, #0
 80152f2:	4603      	mov	r3, r0
 80152f4:	6039      	str	r1, [r7, #0]
 80152f6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80152f8:	79fb      	ldrb	r3, [r7, #7]
 80152fa:	2b00      	cmp	r3, #0
 80152fc:	d105      	bne.n	801530a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80152fe:	683a      	ldr	r2, [r7, #0]
 8015300:	4907      	ldr	r1, [pc, #28]	@ (8015320 <USBD_FS_ProductStrDescriptor+0x34>)
 8015302:	4808      	ldr	r0, [pc, #32]	@ (8015324 <USBD_FS_ProductStrDescriptor+0x38>)
 8015304:	f7fc fe9c 	bl	8012040 <USBD_GetString>
 8015308:	e004      	b.n	8015314 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801530a:	683a      	ldr	r2, [r7, #0]
 801530c:	4904      	ldr	r1, [pc, #16]	@ (8015320 <USBD_FS_ProductStrDescriptor+0x34>)
 801530e:	4805      	ldr	r0, [pc, #20]	@ (8015324 <USBD_FS_ProductStrDescriptor+0x38>)
 8015310:	f7fc fe96 	bl	8012040 <USBD_GetString>
  }
  return USBD_StrDesc;
 8015314:	4b02      	ldr	r3, [pc, #8]	@ (8015320 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8015316:	4618      	mov	r0, r3
 8015318:	3708      	adds	r7, #8
 801531a:	46bd      	mov	sp, r7
 801531c:	bd80      	pop	{r7, pc}
 801531e:	bf00      	nop
 8015320:	20007678 	.word	0x20007678
 8015324:	0801a7dc 	.word	0x0801a7dc

08015328 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015328:	b580      	push	{r7, lr}
 801532a:	b082      	sub	sp, #8
 801532c:	af00      	add	r7, sp, #0
 801532e:	4603      	mov	r3, r0
 8015330:	6039      	str	r1, [r7, #0]
 8015332:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8015334:	683a      	ldr	r2, [r7, #0]
 8015336:	4904      	ldr	r1, [pc, #16]	@ (8015348 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8015338:	4804      	ldr	r0, [pc, #16]	@ (801534c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801533a:	f7fc fe81 	bl	8012040 <USBD_GetString>
  return USBD_StrDesc;
 801533e:	4b02      	ldr	r3, [pc, #8]	@ (8015348 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8015340:	4618      	mov	r0, r3
 8015342:	3708      	adds	r7, #8
 8015344:	46bd      	mov	sp, r7
 8015346:	bd80      	pop	{r7, pc}
 8015348:	20007678 	.word	0x20007678
 801534c:	0801a7f4 	.word	0x0801a7f4

08015350 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015350:	b580      	push	{r7, lr}
 8015352:	b082      	sub	sp, #8
 8015354:	af00      	add	r7, sp, #0
 8015356:	4603      	mov	r3, r0
 8015358:	6039      	str	r1, [r7, #0]
 801535a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801535c:	683b      	ldr	r3, [r7, #0]
 801535e:	221a      	movs	r2, #26
 8015360:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8015362:	f000 f843 	bl	80153ec <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8015366:	4b02      	ldr	r3, [pc, #8]	@ (8015370 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8015368:	4618      	mov	r0, r3
 801536a:	3708      	adds	r7, #8
 801536c:	46bd      	mov	sp, r7
 801536e:	bd80      	pop	{r7, pc}
 8015370:	200001fc 	.word	0x200001fc

08015374 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015374:	b580      	push	{r7, lr}
 8015376:	b082      	sub	sp, #8
 8015378:	af00      	add	r7, sp, #0
 801537a:	4603      	mov	r3, r0
 801537c:	6039      	str	r1, [r7, #0]
 801537e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8015380:	79fb      	ldrb	r3, [r7, #7]
 8015382:	2b00      	cmp	r3, #0
 8015384:	d105      	bne.n	8015392 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8015386:	683a      	ldr	r2, [r7, #0]
 8015388:	4907      	ldr	r1, [pc, #28]	@ (80153a8 <USBD_FS_ConfigStrDescriptor+0x34>)
 801538a:	4808      	ldr	r0, [pc, #32]	@ (80153ac <USBD_FS_ConfigStrDescriptor+0x38>)
 801538c:	f7fc fe58 	bl	8012040 <USBD_GetString>
 8015390:	e004      	b.n	801539c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8015392:	683a      	ldr	r2, [r7, #0]
 8015394:	4904      	ldr	r1, [pc, #16]	@ (80153a8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8015396:	4805      	ldr	r0, [pc, #20]	@ (80153ac <USBD_FS_ConfigStrDescriptor+0x38>)
 8015398:	f7fc fe52 	bl	8012040 <USBD_GetString>
  }
  return USBD_StrDesc;
 801539c:	4b02      	ldr	r3, [pc, #8]	@ (80153a8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801539e:	4618      	mov	r0, r3
 80153a0:	3708      	adds	r7, #8
 80153a2:	46bd      	mov	sp, r7
 80153a4:	bd80      	pop	{r7, pc}
 80153a6:	bf00      	nop
 80153a8:	20007678 	.word	0x20007678
 80153ac:	0801a808 	.word	0x0801a808

080153b0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80153b0:	b580      	push	{r7, lr}
 80153b2:	b082      	sub	sp, #8
 80153b4:	af00      	add	r7, sp, #0
 80153b6:	4603      	mov	r3, r0
 80153b8:	6039      	str	r1, [r7, #0]
 80153ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80153bc:	79fb      	ldrb	r3, [r7, #7]
 80153be:	2b00      	cmp	r3, #0
 80153c0:	d105      	bne.n	80153ce <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80153c2:	683a      	ldr	r2, [r7, #0]
 80153c4:	4907      	ldr	r1, [pc, #28]	@ (80153e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80153c6:	4808      	ldr	r0, [pc, #32]	@ (80153e8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80153c8:	f7fc fe3a 	bl	8012040 <USBD_GetString>
 80153cc:	e004      	b.n	80153d8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80153ce:	683a      	ldr	r2, [r7, #0]
 80153d0:	4904      	ldr	r1, [pc, #16]	@ (80153e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80153d2:	4805      	ldr	r0, [pc, #20]	@ (80153e8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80153d4:	f7fc fe34 	bl	8012040 <USBD_GetString>
  }
  return USBD_StrDesc;
 80153d8:	4b02      	ldr	r3, [pc, #8]	@ (80153e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80153da:	4618      	mov	r0, r3
 80153dc:	3708      	adds	r7, #8
 80153de:	46bd      	mov	sp, r7
 80153e0:	bd80      	pop	{r7, pc}
 80153e2:	bf00      	nop
 80153e4:	20007678 	.word	0x20007678
 80153e8:	0801a814 	.word	0x0801a814

080153ec <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80153ec:	b580      	push	{r7, lr}
 80153ee:	b084      	sub	sp, #16
 80153f0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80153f2:	4b0f      	ldr	r3, [pc, #60]	@ (8015430 <Get_SerialNum+0x44>)
 80153f4:	681b      	ldr	r3, [r3, #0]
 80153f6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80153f8:	4b0e      	ldr	r3, [pc, #56]	@ (8015434 <Get_SerialNum+0x48>)
 80153fa:	681b      	ldr	r3, [r3, #0]
 80153fc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80153fe:	4b0e      	ldr	r3, [pc, #56]	@ (8015438 <Get_SerialNum+0x4c>)
 8015400:	681b      	ldr	r3, [r3, #0]
 8015402:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8015404:	68fa      	ldr	r2, [r7, #12]
 8015406:	687b      	ldr	r3, [r7, #4]
 8015408:	4413      	add	r3, r2
 801540a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801540c:	68fb      	ldr	r3, [r7, #12]
 801540e:	2b00      	cmp	r3, #0
 8015410:	d009      	beq.n	8015426 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8015412:	2208      	movs	r2, #8
 8015414:	4909      	ldr	r1, [pc, #36]	@ (801543c <Get_SerialNum+0x50>)
 8015416:	68f8      	ldr	r0, [r7, #12]
 8015418:	f000 f814 	bl	8015444 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801541c:	2204      	movs	r2, #4
 801541e:	4908      	ldr	r1, [pc, #32]	@ (8015440 <Get_SerialNum+0x54>)
 8015420:	68b8      	ldr	r0, [r7, #8]
 8015422:	f000 f80f 	bl	8015444 <IntToUnicode>
  }
}
 8015426:	bf00      	nop
 8015428:	3710      	adds	r7, #16
 801542a:	46bd      	mov	sp, r7
 801542c:	bd80      	pop	{r7, pc}
 801542e:	bf00      	nop
 8015430:	1fff7a10 	.word	0x1fff7a10
 8015434:	1fff7a14 	.word	0x1fff7a14
 8015438:	1fff7a18 	.word	0x1fff7a18
 801543c:	200001fe 	.word	0x200001fe
 8015440:	2000020e 	.word	0x2000020e

08015444 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8015444:	b480      	push	{r7}
 8015446:	b087      	sub	sp, #28
 8015448:	af00      	add	r7, sp, #0
 801544a:	60f8      	str	r0, [r7, #12]
 801544c:	60b9      	str	r1, [r7, #8]
 801544e:	4613      	mov	r3, r2
 8015450:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8015452:	2300      	movs	r3, #0
 8015454:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8015456:	2300      	movs	r3, #0
 8015458:	75fb      	strb	r3, [r7, #23]
 801545a:	e027      	b.n	80154ac <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801545c:	68fb      	ldr	r3, [r7, #12]
 801545e:	0f1b      	lsrs	r3, r3, #28
 8015460:	2b09      	cmp	r3, #9
 8015462:	d80b      	bhi.n	801547c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8015464:	68fb      	ldr	r3, [r7, #12]
 8015466:	0f1b      	lsrs	r3, r3, #28
 8015468:	b2da      	uxtb	r2, r3
 801546a:	7dfb      	ldrb	r3, [r7, #23]
 801546c:	005b      	lsls	r3, r3, #1
 801546e:	4619      	mov	r1, r3
 8015470:	68bb      	ldr	r3, [r7, #8]
 8015472:	440b      	add	r3, r1
 8015474:	3230      	adds	r2, #48	@ 0x30
 8015476:	b2d2      	uxtb	r2, r2
 8015478:	701a      	strb	r2, [r3, #0]
 801547a:	e00a      	b.n	8015492 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801547c:	68fb      	ldr	r3, [r7, #12]
 801547e:	0f1b      	lsrs	r3, r3, #28
 8015480:	b2da      	uxtb	r2, r3
 8015482:	7dfb      	ldrb	r3, [r7, #23]
 8015484:	005b      	lsls	r3, r3, #1
 8015486:	4619      	mov	r1, r3
 8015488:	68bb      	ldr	r3, [r7, #8]
 801548a:	440b      	add	r3, r1
 801548c:	3237      	adds	r2, #55	@ 0x37
 801548e:	b2d2      	uxtb	r2, r2
 8015490:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8015492:	68fb      	ldr	r3, [r7, #12]
 8015494:	011b      	lsls	r3, r3, #4
 8015496:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8015498:	7dfb      	ldrb	r3, [r7, #23]
 801549a:	005b      	lsls	r3, r3, #1
 801549c:	3301      	adds	r3, #1
 801549e:	68ba      	ldr	r2, [r7, #8]
 80154a0:	4413      	add	r3, r2
 80154a2:	2200      	movs	r2, #0
 80154a4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80154a6:	7dfb      	ldrb	r3, [r7, #23]
 80154a8:	3301      	adds	r3, #1
 80154aa:	75fb      	strb	r3, [r7, #23]
 80154ac:	7dfa      	ldrb	r2, [r7, #23]
 80154ae:	79fb      	ldrb	r3, [r7, #7]
 80154b0:	429a      	cmp	r2, r3
 80154b2:	d3d3      	bcc.n	801545c <IntToUnicode+0x18>
  }
}
 80154b4:	bf00      	nop
 80154b6:	bf00      	nop
 80154b8:	371c      	adds	r7, #28
 80154ba:	46bd      	mov	sp, r7
 80154bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154c0:	4770      	bx	lr
	...

080154c4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80154c4:	b580      	push	{r7, lr}
 80154c6:	b08a      	sub	sp, #40	@ 0x28
 80154c8:	af00      	add	r7, sp, #0
 80154ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80154cc:	f107 0314 	add.w	r3, r7, #20
 80154d0:	2200      	movs	r2, #0
 80154d2:	601a      	str	r2, [r3, #0]
 80154d4:	605a      	str	r2, [r3, #4]
 80154d6:	609a      	str	r2, [r3, #8]
 80154d8:	60da      	str	r2, [r3, #12]
 80154da:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80154dc:	687b      	ldr	r3, [r7, #4]
 80154de:	681b      	ldr	r3, [r3, #0]
 80154e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80154e4:	d13a      	bne.n	801555c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80154e6:	2300      	movs	r3, #0
 80154e8:	613b      	str	r3, [r7, #16]
 80154ea:	4b1e      	ldr	r3, [pc, #120]	@ (8015564 <HAL_PCD_MspInit+0xa0>)
 80154ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80154ee:	4a1d      	ldr	r2, [pc, #116]	@ (8015564 <HAL_PCD_MspInit+0xa0>)
 80154f0:	f043 0301 	orr.w	r3, r3, #1
 80154f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80154f6:	4b1b      	ldr	r3, [pc, #108]	@ (8015564 <HAL_PCD_MspInit+0xa0>)
 80154f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80154fa:	f003 0301 	and.w	r3, r3, #1
 80154fe:	613b      	str	r3, [r7, #16]
 8015500:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8015502:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8015506:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015508:	2302      	movs	r3, #2
 801550a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801550c:	2300      	movs	r3, #0
 801550e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015510:	2303      	movs	r3, #3
 8015512:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8015514:	230a      	movs	r3, #10
 8015516:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015518:	f107 0314 	add.w	r3, r7, #20
 801551c:	4619      	mov	r1, r3
 801551e:	4812      	ldr	r0, [pc, #72]	@ (8015568 <HAL_PCD_MspInit+0xa4>)
 8015520:	f7f2 f98a 	bl	8007838 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8015524:	4b0f      	ldr	r3, [pc, #60]	@ (8015564 <HAL_PCD_MspInit+0xa0>)
 8015526:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015528:	4a0e      	ldr	r2, [pc, #56]	@ (8015564 <HAL_PCD_MspInit+0xa0>)
 801552a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801552e:	6353      	str	r3, [r2, #52]	@ 0x34
 8015530:	2300      	movs	r3, #0
 8015532:	60fb      	str	r3, [r7, #12]
 8015534:	4b0b      	ldr	r3, [pc, #44]	@ (8015564 <HAL_PCD_MspInit+0xa0>)
 8015536:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015538:	4a0a      	ldr	r2, [pc, #40]	@ (8015564 <HAL_PCD_MspInit+0xa0>)
 801553a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801553e:	6453      	str	r3, [r2, #68]	@ 0x44
 8015540:	4b08      	ldr	r3, [pc, #32]	@ (8015564 <HAL_PCD_MspInit+0xa0>)
 8015542:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015544:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8015548:	60fb      	str	r3, [r7, #12]
 801554a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 801554c:	2200      	movs	r2, #0
 801554e:	2100      	movs	r1, #0
 8015550:	2043      	movs	r0, #67	@ 0x43
 8015552:	f7f1 fcc2 	bl	8006eda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8015556:	2043      	movs	r0, #67	@ 0x43
 8015558:	f7f1 fcdb 	bl	8006f12 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801555c:	bf00      	nop
 801555e:	3728      	adds	r7, #40	@ 0x28
 8015560:	46bd      	mov	sp, r7
 8015562:	bd80      	pop	{r7, pc}
 8015564:	40023800 	.word	0x40023800
 8015568:	40020000 	.word	0x40020000

0801556c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801556c:	b580      	push	{r7, lr}
 801556e:	b082      	sub	sp, #8
 8015570:	af00      	add	r7, sp, #0
 8015572:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8015574:	687b      	ldr	r3, [r7, #4]
 8015576:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 801557a:	687b      	ldr	r3, [r7, #4]
 801557c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8015580:	4619      	mov	r1, r3
 8015582:	4610      	mov	r0, r2
 8015584:	f7fb fbf9 	bl	8010d7a <USBD_LL_SetupStage>
}
 8015588:	bf00      	nop
 801558a:	3708      	adds	r7, #8
 801558c:	46bd      	mov	sp, r7
 801558e:	bd80      	pop	{r7, pc}

08015590 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015590:	b580      	push	{r7, lr}
 8015592:	b082      	sub	sp, #8
 8015594:	af00      	add	r7, sp, #0
 8015596:	6078      	str	r0, [r7, #4]
 8015598:	460b      	mov	r3, r1
 801559a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801559c:	687b      	ldr	r3, [r7, #4]
 801559e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80155a2:	78fa      	ldrb	r2, [r7, #3]
 80155a4:	6879      	ldr	r1, [r7, #4]
 80155a6:	4613      	mov	r3, r2
 80155a8:	00db      	lsls	r3, r3, #3
 80155aa:	4413      	add	r3, r2
 80155ac:	009b      	lsls	r3, r3, #2
 80155ae:	440b      	add	r3, r1
 80155b0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80155b4:	681a      	ldr	r2, [r3, #0]
 80155b6:	78fb      	ldrb	r3, [r7, #3]
 80155b8:	4619      	mov	r1, r3
 80155ba:	f7fb fc33 	bl	8010e24 <USBD_LL_DataOutStage>
}
 80155be:	bf00      	nop
 80155c0:	3708      	adds	r7, #8
 80155c2:	46bd      	mov	sp, r7
 80155c4:	bd80      	pop	{r7, pc}

080155c6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80155c6:	b580      	push	{r7, lr}
 80155c8:	b082      	sub	sp, #8
 80155ca:	af00      	add	r7, sp, #0
 80155cc:	6078      	str	r0, [r7, #4]
 80155ce:	460b      	mov	r3, r1
 80155d0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80155d2:	687b      	ldr	r3, [r7, #4]
 80155d4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80155d8:	78fa      	ldrb	r2, [r7, #3]
 80155da:	6879      	ldr	r1, [r7, #4]
 80155dc:	4613      	mov	r3, r2
 80155de:	00db      	lsls	r3, r3, #3
 80155e0:	4413      	add	r3, r2
 80155e2:	009b      	lsls	r3, r3, #2
 80155e4:	440b      	add	r3, r1
 80155e6:	3320      	adds	r3, #32
 80155e8:	681a      	ldr	r2, [r3, #0]
 80155ea:	78fb      	ldrb	r3, [r7, #3]
 80155ec:	4619      	mov	r1, r3
 80155ee:	f7fb fccc 	bl	8010f8a <USBD_LL_DataInStage>
}
 80155f2:	bf00      	nop
 80155f4:	3708      	adds	r7, #8
 80155f6:	46bd      	mov	sp, r7
 80155f8:	bd80      	pop	{r7, pc}

080155fa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80155fa:	b580      	push	{r7, lr}
 80155fc:	b082      	sub	sp, #8
 80155fe:	af00      	add	r7, sp, #0
 8015600:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8015602:	687b      	ldr	r3, [r7, #4]
 8015604:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015608:	4618      	mov	r0, r3
 801560a:	f7fb fe06 	bl	801121a <USBD_LL_SOF>
}
 801560e:	bf00      	nop
 8015610:	3708      	adds	r7, #8
 8015612:	46bd      	mov	sp, r7
 8015614:	bd80      	pop	{r7, pc}

08015616 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015616:	b580      	push	{r7, lr}
 8015618:	b084      	sub	sp, #16
 801561a:	af00      	add	r7, sp, #0
 801561c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801561e:	2301      	movs	r3, #1
 8015620:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8015622:	687b      	ldr	r3, [r7, #4]
 8015624:	79db      	ldrb	r3, [r3, #7]
 8015626:	2b00      	cmp	r3, #0
 8015628:	d102      	bne.n	8015630 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801562a:	2300      	movs	r3, #0
 801562c:	73fb      	strb	r3, [r7, #15]
 801562e:	e008      	b.n	8015642 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8015630:	687b      	ldr	r3, [r7, #4]
 8015632:	79db      	ldrb	r3, [r3, #7]
 8015634:	2b02      	cmp	r3, #2
 8015636:	d102      	bne.n	801563e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8015638:	2301      	movs	r3, #1
 801563a:	73fb      	strb	r3, [r7, #15]
 801563c:	e001      	b.n	8015642 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801563e:	f7ef fb79 	bl	8004d34 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8015642:	687b      	ldr	r3, [r7, #4]
 8015644:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015648:	7bfa      	ldrb	r2, [r7, #15]
 801564a:	4611      	mov	r1, r2
 801564c:	4618      	mov	r0, r3
 801564e:	f7fb fda0 	bl	8011192 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8015652:	687b      	ldr	r3, [r7, #4]
 8015654:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015658:	4618      	mov	r0, r3
 801565a:	f7fb fd48 	bl	80110ee <USBD_LL_Reset>
}
 801565e:	bf00      	nop
 8015660:	3710      	adds	r7, #16
 8015662:	46bd      	mov	sp, r7
 8015664:	bd80      	pop	{r7, pc}
	...

08015668 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015668:	b580      	push	{r7, lr}
 801566a:	b082      	sub	sp, #8
 801566c:	af00      	add	r7, sp, #0
 801566e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8015670:	687b      	ldr	r3, [r7, #4]
 8015672:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015676:	4618      	mov	r0, r3
 8015678:	f7fb fd9b 	bl	80111b2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801567c:	687b      	ldr	r3, [r7, #4]
 801567e:	681b      	ldr	r3, [r3, #0]
 8015680:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015684:	681b      	ldr	r3, [r3, #0]
 8015686:	687a      	ldr	r2, [r7, #4]
 8015688:	6812      	ldr	r2, [r2, #0]
 801568a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801568e:	f043 0301 	orr.w	r3, r3, #1
 8015692:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8015694:	687b      	ldr	r3, [r7, #4]
 8015696:	7adb      	ldrb	r3, [r3, #11]
 8015698:	2b00      	cmp	r3, #0
 801569a:	d005      	beq.n	80156a8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801569c:	4b04      	ldr	r3, [pc, #16]	@ (80156b0 <HAL_PCD_SuspendCallback+0x48>)
 801569e:	691b      	ldr	r3, [r3, #16]
 80156a0:	4a03      	ldr	r2, [pc, #12]	@ (80156b0 <HAL_PCD_SuspendCallback+0x48>)
 80156a2:	f043 0306 	orr.w	r3, r3, #6
 80156a6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80156a8:	bf00      	nop
 80156aa:	3708      	adds	r7, #8
 80156ac:	46bd      	mov	sp, r7
 80156ae:	bd80      	pop	{r7, pc}
 80156b0:	e000ed00 	.word	0xe000ed00

080156b4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80156b4:	b580      	push	{r7, lr}
 80156b6:	b082      	sub	sp, #8
 80156b8:	af00      	add	r7, sp, #0
 80156ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80156bc:	687b      	ldr	r3, [r7, #4]
 80156be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80156c2:	4618      	mov	r0, r3
 80156c4:	f7fb fd91 	bl	80111ea <USBD_LL_Resume>
}
 80156c8:	bf00      	nop
 80156ca:	3708      	adds	r7, #8
 80156cc:	46bd      	mov	sp, r7
 80156ce:	bd80      	pop	{r7, pc}

080156d0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80156d0:	b580      	push	{r7, lr}
 80156d2:	b082      	sub	sp, #8
 80156d4:	af00      	add	r7, sp, #0
 80156d6:	6078      	str	r0, [r7, #4]
 80156d8:	460b      	mov	r3, r1
 80156da:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80156dc:	687b      	ldr	r3, [r7, #4]
 80156de:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80156e2:	78fa      	ldrb	r2, [r7, #3]
 80156e4:	4611      	mov	r1, r2
 80156e6:	4618      	mov	r0, r3
 80156e8:	f7fb fde9 	bl	80112be <USBD_LL_IsoOUTIncomplete>
}
 80156ec:	bf00      	nop
 80156ee:	3708      	adds	r7, #8
 80156f0:	46bd      	mov	sp, r7
 80156f2:	bd80      	pop	{r7, pc}

080156f4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80156f4:	b580      	push	{r7, lr}
 80156f6:	b082      	sub	sp, #8
 80156f8:	af00      	add	r7, sp, #0
 80156fa:	6078      	str	r0, [r7, #4]
 80156fc:	460b      	mov	r3, r1
 80156fe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8015700:	687b      	ldr	r3, [r7, #4]
 8015702:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015706:	78fa      	ldrb	r2, [r7, #3]
 8015708:	4611      	mov	r1, r2
 801570a:	4618      	mov	r0, r3
 801570c:	f7fb fda5 	bl	801125a <USBD_LL_IsoINIncomplete>
}
 8015710:	bf00      	nop
 8015712:	3708      	adds	r7, #8
 8015714:	46bd      	mov	sp, r7
 8015716:	bd80      	pop	{r7, pc}

08015718 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015718:	b580      	push	{r7, lr}
 801571a:	b082      	sub	sp, #8
 801571c:	af00      	add	r7, sp, #0
 801571e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8015720:	687b      	ldr	r3, [r7, #4]
 8015722:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015726:	4618      	mov	r0, r3
 8015728:	f7fb fdfb 	bl	8011322 <USBD_LL_DevConnected>
}
 801572c:	bf00      	nop
 801572e:	3708      	adds	r7, #8
 8015730:	46bd      	mov	sp, r7
 8015732:	bd80      	pop	{r7, pc}

08015734 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015734:	b580      	push	{r7, lr}
 8015736:	b082      	sub	sp, #8
 8015738:	af00      	add	r7, sp, #0
 801573a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801573c:	687b      	ldr	r3, [r7, #4]
 801573e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015742:	4618      	mov	r0, r3
 8015744:	f7fb fdf8 	bl	8011338 <USBD_LL_DevDisconnected>
}
 8015748:	bf00      	nop
 801574a:	3708      	adds	r7, #8
 801574c:	46bd      	mov	sp, r7
 801574e:	bd80      	pop	{r7, pc}

08015750 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8015750:	b580      	push	{r7, lr}
 8015752:	b082      	sub	sp, #8
 8015754:	af00      	add	r7, sp, #0
 8015756:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8015758:	687b      	ldr	r3, [r7, #4]
 801575a:	781b      	ldrb	r3, [r3, #0]
 801575c:	2b00      	cmp	r3, #0
 801575e:	d13c      	bne.n	80157da <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8015760:	4a20      	ldr	r2, [pc, #128]	@ (80157e4 <USBD_LL_Init+0x94>)
 8015762:	687b      	ldr	r3, [r7, #4]
 8015764:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8015768:	687b      	ldr	r3, [r7, #4]
 801576a:	4a1e      	ldr	r2, [pc, #120]	@ (80157e4 <USBD_LL_Init+0x94>)
 801576c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8015770:	4b1c      	ldr	r3, [pc, #112]	@ (80157e4 <USBD_LL_Init+0x94>)
 8015772:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8015776:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8015778:	4b1a      	ldr	r3, [pc, #104]	@ (80157e4 <USBD_LL_Init+0x94>)
 801577a:	2204      	movs	r2, #4
 801577c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801577e:	4b19      	ldr	r3, [pc, #100]	@ (80157e4 <USBD_LL_Init+0x94>)
 8015780:	2202      	movs	r2, #2
 8015782:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8015784:	4b17      	ldr	r3, [pc, #92]	@ (80157e4 <USBD_LL_Init+0x94>)
 8015786:	2200      	movs	r2, #0
 8015788:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801578a:	4b16      	ldr	r3, [pc, #88]	@ (80157e4 <USBD_LL_Init+0x94>)
 801578c:	2202      	movs	r2, #2
 801578e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8015790:	4b14      	ldr	r3, [pc, #80]	@ (80157e4 <USBD_LL_Init+0x94>)
 8015792:	2200      	movs	r2, #0
 8015794:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8015796:	4b13      	ldr	r3, [pc, #76]	@ (80157e4 <USBD_LL_Init+0x94>)
 8015798:	2200      	movs	r2, #0
 801579a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801579c:	4b11      	ldr	r3, [pc, #68]	@ (80157e4 <USBD_LL_Init+0x94>)
 801579e:	2200      	movs	r2, #0
 80157a0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80157a2:	4b10      	ldr	r3, [pc, #64]	@ (80157e4 <USBD_LL_Init+0x94>)
 80157a4:	2200      	movs	r2, #0
 80157a6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80157a8:	4b0e      	ldr	r3, [pc, #56]	@ (80157e4 <USBD_LL_Init+0x94>)
 80157aa:	2200      	movs	r2, #0
 80157ac:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80157ae:	480d      	ldr	r0, [pc, #52]	@ (80157e4 <USBD_LL_Init+0x94>)
 80157b0:	f7f4 fa8f 	bl	8009cd2 <HAL_PCD_Init>
 80157b4:	4603      	mov	r3, r0
 80157b6:	2b00      	cmp	r3, #0
 80157b8:	d001      	beq.n	80157be <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80157ba:	f7ef fabb 	bl	8004d34 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80157be:	2180      	movs	r1, #128	@ 0x80
 80157c0:	4808      	ldr	r0, [pc, #32]	@ (80157e4 <USBD_LL_Init+0x94>)
 80157c2:	f7f5 fcbc 	bl	800b13e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80157c6:	2240      	movs	r2, #64	@ 0x40
 80157c8:	2100      	movs	r1, #0
 80157ca:	4806      	ldr	r0, [pc, #24]	@ (80157e4 <USBD_LL_Init+0x94>)
 80157cc:	f7f5 fc70 	bl	800b0b0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80157d0:	2280      	movs	r2, #128	@ 0x80
 80157d2:	2101      	movs	r1, #1
 80157d4:	4803      	ldr	r0, [pc, #12]	@ (80157e4 <USBD_LL_Init+0x94>)
 80157d6:	f7f5 fc6b 	bl	800b0b0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80157da:	2300      	movs	r3, #0
}
 80157dc:	4618      	mov	r0, r3
 80157de:	3708      	adds	r7, #8
 80157e0:	46bd      	mov	sp, r7
 80157e2:	bd80      	pop	{r7, pc}
 80157e4:	20007878 	.word	0x20007878

080157e8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80157e8:	b580      	push	{r7, lr}
 80157ea:	b084      	sub	sp, #16
 80157ec:	af00      	add	r7, sp, #0
 80157ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80157f0:	2300      	movs	r3, #0
 80157f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80157f4:	2300      	movs	r3, #0
 80157f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80157f8:	687b      	ldr	r3, [r7, #4]
 80157fa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80157fe:	4618      	mov	r0, r3
 8015800:	f7f4 fb76 	bl	8009ef0 <HAL_PCD_Start>
 8015804:	4603      	mov	r3, r0
 8015806:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015808:	7bfb      	ldrb	r3, [r7, #15]
 801580a:	4618      	mov	r0, r3
 801580c:	f000 f942 	bl	8015a94 <USBD_Get_USB_Status>
 8015810:	4603      	mov	r3, r0
 8015812:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015814:	7bbb      	ldrb	r3, [r7, #14]
}
 8015816:	4618      	mov	r0, r3
 8015818:	3710      	adds	r7, #16
 801581a:	46bd      	mov	sp, r7
 801581c:	bd80      	pop	{r7, pc}

0801581e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801581e:	b580      	push	{r7, lr}
 8015820:	b084      	sub	sp, #16
 8015822:	af00      	add	r7, sp, #0
 8015824:	6078      	str	r0, [r7, #4]
 8015826:	4608      	mov	r0, r1
 8015828:	4611      	mov	r1, r2
 801582a:	461a      	mov	r2, r3
 801582c:	4603      	mov	r3, r0
 801582e:	70fb      	strb	r3, [r7, #3]
 8015830:	460b      	mov	r3, r1
 8015832:	70bb      	strb	r3, [r7, #2]
 8015834:	4613      	mov	r3, r2
 8015836:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015838:	2300      	movs	r3, #0
 801583a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801583c:	2300      	movs	r3, #0
 801583e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8015840:	687b      	ldr	r3, [r7, #4]
 8015842:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8015846:	78bb      	ldrb	r3, [r7, #2]
 8015848:	883a      	ldrh	r2, [r7, #0]
 801584a:	78f9      	ldrb	r1, [r7, #3]
 801584c:	f7f5 f84a 	bl	800a8e4 <HAL_PCD_EP_Open>
 8015850:	4603      	mov	r3, r0
 8015852:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015854:	7bfb      	ldrb	r3, [r7, #15]
 8015856:	4618      	mov	r0, r3
 8015858:	f000 f91c 	bl	8015a94 <USBD_Get_USB_Status>
 801585c:	4603      	mov	r3, r0
 801585e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015860:	7bbb      	ldrb	r3, [r7, #14]
}
 8015862:	4618      	mov	r0, r3
 8015864:	3710      	adds	r7, #16
 8015866:	46bd      	mov	sp, r7
 8015868:	bd80      	pop	{r7, pc}

0801586a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801586a:	b580      	push	{r7, lr}
 801586c:	b084      	sub	sp, #16
 801586e:	af00      	add	r7, sp, #0
 8015870:	6078      	str	r0, [r7, #4]
 8015872:	460b      	mov	r3, r1
 8015874:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015876:	2300      	movs	r3, #0
 8015878:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801587a:	2300      	movs	r3, #0
 801587c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801587e:	687b      	ldr	r3, [r7, #4]
 8015880:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015884:	78fa      	ldrb	r2, [r7, #3]
 8015886:	4611      	mov	r1, r2
 8015888:	4618      	mov	r0, r3
 801588a:	f7f5 f895 	bl	800a9b8 <HAL_PCD_EP_Close>
 801588e:	4603      	mov	r3, r0
 8015890:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015892:	7bfb      	ldrb	r3, [r7, #15]
 8015894:	4618      	mov	r0, r3
 8015896:	f000 f8fd 	bl	8015a94 <USBD_Get_USB_Status>
 801589a:	4603      	mov	r3, r0
 801589c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801589e:	7bbb      	ldrb	r3, [r7, #14]
}
 80158a0:	4618      	mov	r0, r3
 80158a2:	3710      	adds	r7, #16
 80158a4:	46bd      	mov	sp, r7
 80158a6:	bd80      	pop	{r7, pc}

080158a8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80158a8:	b580      	push	{r7, lr}
 80158aa:	b084      	sub	sp, #16
 80158ac:	af00      	add	r7, sp, #0
 80158ae:	6078      	str	r0, [r7, #4]
 80158b0:	460b      	mov	r3, r1
 80158b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80158b4:	2300      	movs	r3, #0
 80158b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80158b8:	2300      	movs	r3, #0
 80158ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80158bc:	687b      	ldr	r3, [r7, #4]
 80158be:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80158c2:	78fa      	ldrb	r2, [r7, #3]
 80158c4:	4611      	mov	r1, r2
 80158c6:	4618      	mov	r0, r3
 80158c8:	f7f5 f94d 	bl	800ab66 <HAL_PCD_EP_SetStall>
 80158cc:	4603      	mov	r3, r0
 80158ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80158d0:	7bfb      	ldrb	r3, [r7, #15]
 80158d2:	4618      	mov	r0, r3
 80158d4:	f000 f8de 	bl	8015a94 <USBD_Get_USB_Status>
 80158d8:	4603      	mov	r3, r0
 80158da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80158dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80158de:	4618      	mov	r0, r3
 80158e0:	3710      	adds	r7, #16
 80158e2:	46bd      	mov	sp, r7
 80158e4:	bd80      	pop	{r7, pc}

080158e6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80158e6:	b580      	push	{r7, lr}
 80158e8:	b084      	sub	sp, #16
 80158ea:	af00      	add	r7, sp, #0
 80158ec:	6078      	str	r0, [r7, #4]
 80158ee:	460b      	mov	r3, r1
 80158f0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80158f2:	2300      	movs	r3, #0
 80158f4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80158f6:	2300      	movs	r3, #0
 80158f8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80158fa:	687b      	ldr	r3, [r7, #4]
 80158fc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015900:	78fa      	ldrb	r2, [r7, #3]
 8015902:	4611      	mov	r1, r2
 8015904:	4618      	mov	r0, r3
 8015906:	f7f5 f991 	bl	800ac2c <HAL_PCD_EP_ClrStall>
 801590a:	4603      	mov	r3, r0
 801590c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801590e:	7bfb      	ldrb	r3, [r7, #15]
 8015910:	4618      	mov	r0, r3
 8015912:	f000 f8bf 	bl	8015a94 <USBD_Get_USB_Status>
 8015916:	4603      	mov	r3, r0
 8015918:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801591a:	7bbb      	ldrb	r3, [r7, #14]
}
 801591c:	4618      	mov	r0, r3
 801591e:	3710      	adds	r7, #16
 8015920:	46bd      	mov	sp, r7
 8015922:	bd80      	pop	{r7, pc}

08015924 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015924:	b480      	push	{r7}
 8015926:	b085      	sub	sp, #20
 8015928:	af00      	add	r7, sp, #0
 801592a:	6078      	str	r0, [r7, #4]
 801592c:	460b      	mov	r3, r1
 801592e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8015930:	687b      	ldr	r3, [r7, #4]
 8015932:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015936:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8015938:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801593c:	2b00      	cmp	r3, #0
 801593e:	da0b      	bge.n	8015958 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8015940:	78fb      	ldrb	r3, [r7, #3]
 8015942:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8015946:	68f9      	ldr	r1, [r7, #12]
 8015948:	4613      	mov	r3, r2
 801594a:	00db      	lsls	r3, r3, #3
 801594c:	4413      	add	r3, r2
 801594e:	009b      	lsls	r3, r3, #2
 8015950:	440b      	add	r3, r1
 8015952:	3316      	adds	r3, #22
 8015954:	781b      	ldrb	r3, [r3, #0]
 8015956:	e00b      	b.n	8015970 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8015958:	78fb      	ldrb	r3, [r7, #3]
 801595a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801595e:	68f9      	ldr	r1, [r7, #12]
 8015960:	4613      	mov	r3, r2
 8015962:	00db      	lsls	r3, r3, #3
 8015964:	4413      	add	r3, r2
 8015966:	009b      	lsls	r3, r3, #2
 8015968:	440b      	add	r3, r1
 801596a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 801596e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8015970:	4618      	mov	r0, r3
 8015972:	3714      	adds	r7, #20
 8015974:	46bd      	mov	sp, r7
 8015976:	f85d 7b04 	ldr.w	r7, [sp], #4
 801597a:	4770      	bx	lr

0801597c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801597c:	b580      	push	{r7, lr}
 801597e:	b084      	sub	sp, #16
 8015980:	af00      	add	r7, sp, #0
 8015982:	6078      	str	r0, [r7, #4]
 8015984:	460b      	mov	r3, r1
 8015986:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015988:	2300      	movs	r3, #0
 801598a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801598c:	2300      	movs	r3, #0
 801598e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8015990:	687b      	ldr	r3, [r7, #4]
 8015992:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015996:	78fa      	ldrb	r2, [r7, #3]
 8015998:	4611      	mov	r1, r2
 801599a:	4618      	mov	r0, r3
 801599c:	f7f4 ff7e 	bl	800a89c <HAL_PCD_SetAddress>
 80159a0:	4603      	mov	r3, r0
 80159a2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80159a4:	7bfb      	ldrb	r3, [r7, #15]
 80159a6:	4618      	mov	r0, r3
 80159a8:	f000 f874 	bl	8015a94 <USBD_Get_USB_Status>
 80159ac:	4603      	mov	r3, r0
 80159ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80159b0:	7bbb      	ldrb	r3, [r7, #14]
}
 80159b2:	4618      	mov	r0, r3
 80159b4:	3710      	adds	r7, #16
 80159b6:	46bd      	mov	sp, r7
 80159b8:	bd80      	pop	{r7, pc}

080159ba <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80159ba:	b580      	push	{r7, lr}
 80159bc:	b086      	sub	sp, #24
 80159be:	af00      	add	r7, sp, #0
 80159c0:	60f8      	str	r0, [r7, #12]
 80159c2:	607a      	str	r2, [r7, #4]
 80159c4:	603b      	str	r3, [r7, #0]
 80159c6:	460b      	mov	r3, r1
 80159c8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80159ca:	2300      	movs	r3, #0
 80159cc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80159ce:	2300      	movs	r3, #0
 80159d0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80159d2:	68fb      	ldr	r3, [r7, #12]
 80159d4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80159d8:	7af9      	ldrb	r1, [r7, #11]
 80159da:	683b      	ldr	r3, [r7, #0]
 80159dc:	687a      	ldr	r2, [r7, #4]
 80159de:	f7f5 f888 	bl	800aaf2 <HAL_PCD_EP_Transmit>
 80159e2:	4603      	mov	r3, r0
 80159e4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80159e6:	7dfb      	ldrb	r3, [r7, #23]
 80159e8:	4618      	mov	r0, r3
 80159ea:	f000 f853 	bl	8015a94 <USBD_Get_USB_Status>
 80159ee:	4603      	mov	r3, r0
 80159f0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80159f2:	7dbb      	ldrb	r3, [r7, #22]
}
 80159f4:	4618      	mov	r0, r3
 80159f6:	3718      	adds	r7, #24
 80159f8:	46bd      	mov	sp, r7
 80159fa:	bd80      	pop	{r7, pc}

080159fc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80159fc:	b580      	push	{r7, lr}
 80159fe:	b086      	sub	sp, #24
 8015a00:	af00      	add	r7, sp, #0
 8015a02:	60f8      	str	r0, [r7, #12]
 8015a04:	607a      	str	r2, [r7, #4]
 8015a06:	603b      	str	r3, [r7, #0]
 8015a08:	460b      	mov	r3, r1
 8015a0a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015a0c:	2300      	movs	r3, #0
 8015a0e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015a10:	2300      	movs	r3, #0
 8015a12:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8015a14:	68fb      	ldr	r3, [r7, #12]
 8015a16:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8015a1a:	7af9      	ldrb	r1, [r7, #11]
 8015a1c:	683b      	ldr	r3, [r7, #0]
 8015a1e:	687a      	ldr	r2, [r7, #4]
 8015a20:	f7f5 f814 	bl	800aa4c <HAL_PCD_EP_Receive>
 8015a24:	4603      	mov	r3, r0
 8015a26:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015a28:	7dfb      	ldrb	r3, [r7, #23]
 8015a2a:	4618      	mov	r0, r3
 8015a2c:	f000 f832 	bl	8015a94 <USBD_Get_USB_Status>
 8015a30:	4603      	mov	r3, r0
 8015a32:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015a34:	7dbb      	ldrb	r3, [r7, #22]
}
 8015a36:	4618      	mov	r0, r3
 8015a38:	3718      	adds	r7, #24
 8015a3a:	46bd      	mov	sp, r7
 8015a3c:	bd80      	pop	{r7, pc}

08015a3e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015a3e:	b580      	push	{r7, lr}
 8015a40:	b082      	sub	sp, #8
 8015a42:	af00      	add	r7, sp, #0
 8015a44:	6078      	str	r0, [r7, #4]
 8015a46:	460b      	mov	r3, r1
 8015a48:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8015a4a:	687b      	ldr	r3, [r7, #4]
 8015a4c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015a50:	78fa      	ldrb	r2, [r7, #3]
 8015a52:	4611      	mov	r1, r2
 8015a54:	4618      	mov	r0, r3
 8015a56:	f7f5 f834 	bl	800aac2 <HAL_PCD_EP_GetRxCount>
 8015a5a:	4603      	mov	r3, r0
}
 8015a5c:	4618      	mov	r0, r3
 8015a5e:	3708      	adds	r7, #8
 8015a60:	46bd      	mov	sp, r7
 8015a62:	bd80      	pop	{r7, pc}

08015a64 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8015a64:	b480      	push	{r7}
 8015a66:	b083      	sub	sp, #12
 8015a68:	af00      	add	r7, sp, #0
 8015a6a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8015a6c:	4b03      	ldr	r3, [pc, #12]	@ (8015a7c <USBD_static_malloc+0x18>)
}
 8015a6e:	4618      	mov	r0, r3
 8015a70:	370c      	adds	r7, #12
 8015a72:	46bd      	mov	sp, r7
 8015a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a78:	4770      	bx	lr
 8015a7a:	bf00      	nop
 8015a7c:	20007d5c 	.word	0x20007d5c

08015a80 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8015a80:	b480      	push	{r7}
 8015a82:	b083      	sub	sp, #12
 8015a84:	af00      	add	r7, sp, #0
 8015a86:	6078      	str	r0, [r7, #4]

}
 8015a88:	bf00      	nop
 8015a8a:	370c      	adds	r7, #12
 8015a8c:	46bd      	mov	sp, r7
 8015a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a92:	4770      	bx	lr

08015a94 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8015a94:	b480      	push	{r7}
 8015a96:	b085      	sub	sp, #20
 8015a98:	af00      	add	r7, sp, #0
 8015a9a:	4603      	mov	r3, r0
 8015a9c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015a9e:	2300      	movs	r3, #0
 8015aa0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8015aa2:	79fb      	ldrb	r3, [r7, #7]
 8015aa4:	2b03      	cmp	r3, #3
 8015aa6:	d817      	bhi.n	8015ad8 <USBD_Get_USB_Status+0x44>
 8015aa8:	a201      	add	r2, pc, #4	@ (adr r2, 8015ab0 <USBD_Get_USB_Status+0x1c>)
 8015aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015aae:	bf00      	nop
 8015ab0:	08015ac1 	.word	0x08015ac1
 8015ab4:	08015ac7 	.word	0x08015ac7
 8015ab8:	08015acd 	.word	0x08015acd
 8015abc:	08015ad3 	.word	0x08015ad3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8015ac0:	2300      	movs	r3, #0
 8015ac2:	73fb      	strb	r3, [r7, #15]
    break;
 8015ac4:	e00b      	b.n	8015ade <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8015ac6:	2303      	movs	r3, #3
 8015ac8:	73fb      	strb	r3, [r7, #15]
    break;
 8015aca:	e008      	b.n	8015ade <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8015acc:	2301      	movs	r3, #1
 8015ace:	73fb      	strb	r3, [r7, #15]
    break;
 8015ad0:	e005      	b.n	8015ade <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8015ad2:	2303      	movs	r3, #3
 8015ad4:	73fb      	strb	r3, [r7, #15]
    break;
 8015ad6:	e002      	b.n	8015ade <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8015ad8:	2303      	movs	r3, #3
 8015ada:	73fb      	strb	r3, [r7, #15]
    break;
 8015adc:	bf00      	nop
  }
  return usb_status;
 8015ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8015ae0:	4618      	mov	r0, r3
 8015ae2:	3714      	adds	r7, #20
 8015ae4:	46bd      	mov	sp, r7
 8015ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015aea:	4770      	bx	lr

08015aec <malloc>:
 8015aec:	4b02      	ldr	r3, [pc, #8]	@ (8015af8 <malloc+0xc>)
 8015aee:	4601      	mov	r1, r0
 8015af0:	6818      	ldr	r0, [r3, #0]
 8015af2:	f000 b82d 	b.w	8015b50 <_malloc_r>
 8015af6:	bf00      	nop
 8015af8:	20000390 	.word	0x20000390

08015afc <free>:
 8015afc:	4b02      	ldr	r3, [pc, #8]	@ (8015b08 <free+0xc>)
 8015afe:	4601      	mov	r1, r0
 8015b00:	6818      	ldr	r0, [r3, #0]
 8015b02:	f002 bc71 	b.w	80183e8 <_free_r>
 8015b06:	bf00      	nop
 8015b08:	20000390 	.word	0x20000390

08015b0c <sbrk_aligned>:
 8015b0c:	b570      	push	{r4, r5, r6, lr}
 8015b0e:	4e0f      	ldr	r6, [pc, #60]	@ (8015b4c <sbrk_aligned+0x40>)
 8015b10:	460c      	mov	r4, r1
 8015b12:	6831      	ldr	r1, [r6, #0]
 8015b14:	4605      	mov	r5, r0
 8015b16:	b911      	cbnz	r1, 8015b1e <sbrk_aligned+0x12>
 8015b18:	f001 fd9e 	bl	8017658 <_sbrk_r>
 8015b1c:	6030      	str	r0, [r6, #0]
 8015b1e:	4621      	mov	r1, r4
 8015b20:	4628      	mov	r0, r5
 8015b22:	f001 fd99 	bl	8017658 <_sbrk_r>
 8015b26:	1c43      	adds	r3, r0, #1
 8015b28:	d103      	bne.n	8015b32 <sbrk_aligned+0x26>
 8015b2a:	f04f 34ff 	mov.w	r4, #4294967295
 8015b2e:	4620      	mov	r0, r4
 8015b30:	bd70      	pop	{r4, r5, r6, pc}
 8015b32:	1cc4      	adds	r4, r0, #3
 8015b34:	f024 0403 	bic.w	r4, r4, #3
 8015b38:	42a0      	cmp	r0, r4
 8015b3a:	d0f8      	beq.n	8015b2e <sbrk_aligned+0x22>
 8015b3c:	1a21      	subs	r1, r4, r0
 8015b3e:	4628      	mov	r0, r5
 8015b40:	f001 fd8a 	bl	8017658 <_sbrk_r>
 8015b44:	3001      	adds	r0, #1
 8015b46:	d1f2      	bne.n	8015b2e <sbrk_aligned+0x22>
 8015b48:	e7ef      	b.n	8015b2a <sbrk_aligned+0x1e>
 8015b4a:	bf00      	nop
 8015b4c:	20007f7c 	.word	0x20007f7c

08015b50 <_malloc_r>:
 8015b50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015b54:	1ccd      	adds	r5, r1, #3
 8015b56:	f025 0503 	bic.w	r5, r5, #3
 8015b5a:	3508      	adds	r5, #8
 8015b5c:	2d0c      	cmp	r5, #12
 8015b5e:	bf38      	it	cc
 8015b60:	250c      	movcc	r5, #12
 8015b62:	2d00      	cmp	r5, #0
 8015b64:	4606      	mov	r6, r0
 8015b66:	db01      	blt.n	8015b6c <_malloc_r+0x1c>
 8015b68:	42a9      	cmp	r1, r5
 8015b6a:	d904      	bls.n	8015b76 <_malloc_r+0x26>
 8015b6c:	230c      	movs	r3, #12
 8015b6e:	6033      	str	r3, [r6, #0]
 8015b70:	2000      	movs	r0, #0
 8015b72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015b76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8015c4c <_malloc_r+0xfc>
 8015b7a:	f000 f869 	bl	8015c50 <__malloc_lock>
 8015b7e:	f8d8 3000 	ldr.w	r3, [r8]
 8015b82:	461c      	mov	r4, r3
 8015b84:	bb44      	cbnz	r4, 8015bd8 <_malloc_r+0x88>
 8015b86:	4629      	mov	r1, r5
 8015b88:	4630      	mov	r0, r6
 8015b8a:	f7ff ffbf 	bl	8015b0c <sbrk_aligned>
 8015b8e:	1c43      	adds	r3, r0, #1
 8015b90:	4604      	mov	r4, r0
 8015b92:	d158      	bne.n	8015c46 <_malloc_r+0xf6>
 8015b94:	f8d8 4000 	ldr.w	r4, [r8]
 8015b98:	4627      	mov	r7, r4
 8015b9a:	2f00      	cmp	r7, #0
 8015b9c:	d143      	bne.n	8015c26 <_malloc_r+0xd6>
 8015b9e:	2c00      	cmp	r4, #0
 8015ba0:	d04b      	beq.n	8015c3a <_malloc_r+0xea>
 8015ba2:	6823      	ldr	r3, [r4, #0]
 8015ba4:	4639      	mov	r1, r7
 8015ba6:	4630      	mov	r0, r6
 8015ba8:	eb04 0903 	add.w	r9, r4, r3
 8015bac:	f001 fd54 	bl	8017658 <_sbrk_r>
 8015bb0:	4581      	cmp	r9, r0
 8015bb2:	d142      	bne.n	8015c3a <_malloc_r+0xea>
 8015bb4:	6821      	ldr	r1, [r4, #0]
 8015bb6:	1a6d      	subs	r5, r5, r1
 8015bb8:	4629      	mov	r1, r5
 8015bba:	4630      	mov	r0, r6
 8015bbc:	f7ff ffa6 	bl	8015b0c <sbrk_aligned>
 8015bc0:	3001      	adds	r0, #1
 8015bc2:	d03a      	beq.n	8015c3a <_malloc_r+0xea>
 8015bc4:	6823      	ldr	r3, [r4, #0]
 8015bc6:	442b      	add	r3, r5
 8015bc8:	6023      	str	r3, [r4, #0]
 8015bca:	f8d8 3000 	ldr.w	r3, [r8]
 8015bce:	685a      	ldr	r2, [r3, #4]
 8015bd0:	bb62      	cbnz	r2, 8015c2c <_malloc_r+0xdc>
 8015bd2:	f8c8 7000 	str.w	r7, [r8]
 8015bd6:	e00f      	b.n	8015bf8 <_malloc_r+0xa8>
 8015bd8:	6822      	ldr	r2, [r4, #0]
 8015bda:	1b52      	subs	r2, r2, r5
 8015bdc:	d420      	bmi.n	8015c20 <_malloc_r+0xd0>
 8015bde:	2a0b      	cmp	r2, #11
 8015be0:	d917      	bls.n	8015c12 <_malloc_r+0xc2>
 8015be2:	1961      	adds	r1, r4, r5
 8015be4:	42a3      	cmp	r3, r4
 8015be6:	6025      	str	r5, [r4, #0]
 8015be8:	bf18      	it	ne
 8015bea:	6059      	strne	r1, [r3, #4]
 8015bec:	6863      	ldr	r3, [r4, #4]
 8015bee:	bf08      	it	eq
 8015bf0:	f8c8 1000 	streq.w	r1, [r8]
 8015bf4:	5162      	str	r2, [r4, r5]
 8015bf6:	604b      	str	r3, [r1, #4]
 8015bf8:	4630      	mov	r0, r6
 8015bfa:	f000 f82f 	bl	8015c5c <__malloc_unlock>
 8015bfe:	f104 000b 	add.w	r0, r4, #11
 8015c02:	1d23      	adds	r3, r4, #4
 8015c04:	f020 0007 	bic.w	r0, r0, #7
 8015c08:	1ac2      	subs	r2, r0, r3
 8015c0a:	bf1c      	itt	ne
 8015c0c:	1a1b      	subne	r3, r3, r0
 8015c0e:	50a3      	strne	r3, [r4, r2]
 8015c10:	e7af      	b.n	8015b72 <_malloc_r+0x22>
 8015c12:	6862      	ldr	r2, [r4, #4]
 8015c14:	42a3      	cmp	r3, r4
 8015c16:	bf0c      	ite	eq
 8015c18:	f8c8 2000 	streq.w	r2, [r8]
 8015c1c:	605a      	strne	r2, [r3, #4]
 8015c1e:	e7eb      	b.n	8015bf8 <_malloc_r+0xa8>
 8015c20:	4623      	mov	r3, r4
 8015c22:	6864      	ldr	r4, [r4, #4]
 8015c24:	e7ae      	b.n	8015b84 <_malloc_r+0x34>
 8015c26:	463c      	mov	r4, r7
 8015c28:	687f      	ldr	r7, [r7, #4]
 8015c2a:	e7b6      	b.n	8015b9a <_malloc_r+0x4a>
 8015c2c:	461a      	mov	r2, r3
 8015c2e:	685b      	ldr	r3, [r3, #4]
 8015c30:	42a3      	cmp	r3, r4
 8015c32:	d1fb      	bne.n	8015c2c <_malloc_r+0xdc>
 8015c34:	2300      	movs	r3, #0
 8015c36:	6053      	str	r3, [r2, #4]
 8015c38:	e7de      	b.n	8015bf8 <_malloc_r+0xa8>
 8015c3a:	230c      	movs	r3, #12
 8015c3c:	6033      	str	r3, [r6, #0]
 8015c3e:	4630      	mov	r0, r6
 8015c40:	f000 f80c 	bl	8015c5c <__malloc_unlock>
 8015c44:	e794      	b.n	8015b70 <_malloc_r+0x20>
 8015c46:	6005      	str	r5, [r0, #0]
 8015c48:	e7d6      	b.n	8015bf8 <_malloc_r+0xa8>
 8015c4a:	bf00      	nop
 8015c4c:	20007f80 	.word	0x20007f80

08015c50 <__malloc_lock>:
 8015c50:	4801      	ldr	r0, [pc, #4]	@ (8015c58 <__malloc_lock+0x8>)
 8015c52:	f001 bd4e 	b.w	80176f2 <__retarget_lock_acquire_recursive>
 8015c56:	bf00      	nop
 8015c58:	200080c4 	.word	0x200080c4

08015c5c <__malloc_unlock>:
 8015c5c:	4801      	ldr	r0, [pc, #4]	@ (8015c64 <__malloc_unlock+0x8>)
 8015c5e:	f001 bd49 	b.w	80176f4 <__retarget_lock_release_recursive>
 8015c62:	bf00      	nop
 8015c64:	200080c4 	.word	0x200080c4

08015c68 <sulp>:
 8015c68:	b570      	push	{r4, r5, r6, lr}
 8015c6a:	4604      	mov	r4, r0
 8015c6c:	460d      	mov	r5, r1
 8015c6e:	ec45 4b10 	vmov	d0, r4, r5
 8015c72:	4616      	mov	r6, r2
 8015c74:	f003 faba 	bl	80191ec <__ulp>
 8015c78:	ec51 0b10 	vmov	r0, r1, d0
 8015c7c:	b17e      	cbz	r6, 8015c9e <sulp+0x36>
 8015c7e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8015c82:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8015c86:	2b00      	cmp	r3, #0
 8015c88:	dd09      	ble.n	8015c9e <sulp+0x36>
 8015c8a:	051b      	lsls	r3, r3, #20
 8015c8c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8015c90:	2400      	movs	r4, #0
 8015c92:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8015c96:	4622      	mov	r2, r4
 8015c98:	462b      	mov	r3, r5
 8015c9a:	f7ea fcbd 	bl	8000618 <__aeabi_dmul>
 8015c9e:	ec41 0b10 	vmov	d0, r0, r1
 8015ca2:	bd70      	pop	{r4, r5, r6, pc}
 8015ca4:	0000      	movs	r0, r0
	...

08015ca8 <_strtod_l>:
 8015ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015cac:	b09f      	sub	sp, #124	@ 0x7c
 8015cae:	460c      	mov	r4, r1
 8015cb0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8015cb2:	2200      	movs	r2, #0
 8015cb4:	921a      	str	r2, [sp, #104]	@ 0x68
 8015cb6:	9005      	str	r0, [sp, #20]
 8015cb8:	f04f 0a00 	mov.w	sl, #0
 8015cbc:	f04f 0b00 	mov.w	fp, #0
 8015cc0:	460a      	mov	r2, r1
 8015cc2:	9219      	str	r2, [sp, #100]	@ 0x64
 8015cc4:	7811      	ldrb	r1, [r2, #0]
 8015cc6:	292b      	cmp	r1, #43	@ 0x2b
 8015cc8:	d04a      	beq.n	8015d60 <_strtod_l+0xb8>
 8015cca:	d838      	bhi.n	8015d3e <_strtod_l+0x96>
 8015ccc:	290d      	cmp	r1, #13
 8015cce:	d832      	bhi.n	8015d36 <_strtod_l+0x8e>
 8015cd0:	2908      	cmp	r1, #8
 8015cd2:	d832      	bhi.n	8015d3a <_strtod_l+0x92>
 8015cd4:	2900      	cmp	r1, #0
 8015cd6:	d03b      	beq.n	8015d50 <_strtod_l+0xa8>
 8015cd8:	2200      	movs	r2, #0
 8015cda:	920e      	str	r2, [sp, #56]	@ 0x38
 8015cdc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8015cde:	782a      	ldrb	r2, [r5, #0]
 8015ce0:	2a30      	cmp	r2, #48	@ 0x30
 8015ce2:	f040 80b2 	bne.w	8015e4a <_strtod_l+0x1a2>
 8015ce6:	786a      	ldrb	r2, [r5, #1]
 8015ce8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8015cec:	2a58      	cmp	r2, #88	@ 0x58
 8015cee:	d16e      	bne.n	8015dce <_strtod_l+0x126>
 8015cf0:	9302      	str	r3, [sp, #8]
 8015cf2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015cf4:	9301      	str	r3, [sp, #4]
 8015cf6:	ab1a      	add	r3, sp, #104	@ 0x68
 8015cf8:	9300      	str	r3, [sp, #0]
 8015cfa:	4a8f      	ldr	r2, [pc, #572]	@ (8015f38 <_strtod_l+0x290>)
 8015cfc:	9805      	ldr	r0, [sp, #20]
 8015cfe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8015d00:	a919      	add	r1, sp, #100	@ 0x64
 8015d02:	f002 fc23 	bl	801854c <__gethex>
 8015d06:	f010 060f 	ands.w	r6, r0, #15
 8015d0a:	4604      	mov	r4, r0
 8015d0c:	d005      	beq.n	8015d1a <_strtod_l+0x72>
 8015d0e:	2e06      	cmp	r6, #6
 8015d10:	d128      	bne.n	8015d64 <_strtod_l+0xbc>
 8015d12:	3501      	adds	r5, #1
 8015d14:	2300      	movs	r3, #0
 8015d16:	9519      	str	r5, [sp, #100]	@ 0x64
 8015d18:	930e      	str	r3, [sp, #56]	@ 0x38
 8015d1a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8015d1c:	2b00      	cmp	r3, #0
 8015d1e:	f040 858e 	bne.w	801683e <_strtod_l+0xb96>
 8015d22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015d24:	b1cb      	cbz	r3, 8015d5a <_strtod_l+0xb2>
 8015d26:	4652      	mov	r2, sl
 8015d28:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8015d2c:	ec43 2b10 	vmov	d0, r2, r3
 8015d30:	b01f      	add	sp, #124	@ 0x7c
 8015d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d36:	2920      	cmp	r1, #32
 8015d38:	d1ce      	bne.n	8015cd8 <_strtod_l+0x30>
 8015d3a:	3201      	adds	r2, #1
 8015d3c:	e7c1      	b.n	8015cc2 <_strtod_l+0x1a>
 8015d3e:	292d      	cmp	r1, #45	@ 0x2d
 8015d40:	d1ca      	bne.n	8015cd8 <_strtod_l+0x30>
 8015d42:	2101      	movs	r1, #1
 8015d44:	910e      	str	r1, [sp, #56]	@ 0x38
 8015d46:	1c51      	adds	r1, r2, #1
 8015d48:	9119      	str	r1, [sp, #100]	@ 0x64
 8015d4a:	7852      	ldrb	r2, [r2, #1]
 8015d4c:	2a00      	cmp	r2, #0
 8015d4e:	d1c5      	bne.n	8015cdc <_strtod_l+0x34>
 8015d50:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8015d52:	9419      	str	r4, [sp, #100]	@ 0x64
 8015d54:	2b00      	cmp	r3, #0
 8015d56:	f040 8570 	bne.w	801683a <_strtod_l+0xb92>
 8015d5a:	4652      	mov	r2, sl
 8015d5c:	465b      	mov	r3, fp
 8015d5e:	e7e5      	b.n	8015d2c <_strtod_l+0x84>
 8015d60:	2100      	movs	r1, #0
 8015d62:	e7ef      	b.n	8015d44 <_strtod_l+0x9c>
 8015d64:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8015d66:	b13a      	cbz	r2, 8015d78 <_strtod_l+0xd0>
 8015d68:	2135      	movs	r1, #53	@ 0x35
 8015d6a:	a81c      	add	r0, sp, #112	@ 0x70
 8015d6c:	f003 fb38 	bl	80193e0 <__copybits>
 8015d70:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8015d72:	9805      	ldr	r0, [sp, #20]
 8015d74:	f002 ff0e 	bl	8018b94 <_Bfree>
 8015d78:	3e01      	subs	r6, #1
 8015d7a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8015d7c:	2e04      	cmp	r6, #4
 8015d7e:	d806      	bhi.n	8015d8e <_strtod_l+0xe6>
 8015d80:	e8df f006 	tbb	[pc, r6]
 8015d84:	201d0314 	.word	0x201d0314
 8015d88:	14          	.byte	0x14
 8015d89:	00          	.byte	0x00
 8015d8a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8015d8e:	05e1      	lsls	r1, r4, #23
 8015d90:	bf48      	it	mi
 8015d92:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8015d96:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8015d9a:	0d1b      	lsrs	r3, r3, #20
 8015d9c:	051b      	lsls	r3, r3, #20
 8015d9e:	2b00      	cmp	r3, #0
 8015da0:	d1bb      	bne.n	8015d1a <_strtod_l+0x72>
 8015da2:	f001 fc7b 	bl	801769c <__errno>
 8015da6:	2322      	movs	r3, #34	@ 0x22
 8015da8:	6003      	str	r3, [r0, #0]
 8015daa:	e7b6      	b.n	8015d1a <_strtod_l+0x72>
 8015dac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8015db0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8015db4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8015db8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8015dbc:	e7e7      	b.n	8015d8e <_strtod_l+0xe6>
 8015dbe:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8015f40 <_strtod_l+0x298>
 8015dc2:	e7e4      	b.n	8015d8e <_strtod_l+0xe6>
 8015dc4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8015dc8:	f04f 3aff 	mov.w	sl, #4294967295
 8015dcc:	e7df      	b.n	8015d8e <_strtod_l+0xe6>
 8015dce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015dd0:	1c5a      	adds	r2, r3, #1
 8015dd2:	9219      	str	r2, [sp, #100]	@ 0x64
 8015dd4:	785b      	ldrb	r3, [r3, #1]
 8015dd6:	2b30      	cmp	r3, #48	@ 0x30
 8015dd8:	d0f9      	beq.n	8015dce <_strtod_l+0x126>
 8015dda:	2b00      	cmp	r3, #0
 8015ddc:	d09d      	beq.n	8015d1a <_strtod_l+0x72>
 8015dde:	2301      	movs	r3, #1
 8015de0:	2700      	movs	r7, #0
 8015de2:	9308      	str	r3, [sp, #32]
 8015de4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015de6:	930c      	str	r3, [sp, #48]	@ 0x30
 8015de8:	970b      	str	r7, [sp, #44]	@ 0x2c
 8015dea:	46b9      	mov	r9, r7
 8015dec:	220a      	movs	r2, #10
 8015dee:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8015df0:	7805      	ldrb	r5, [r0, #0]
 8015df2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8015df6:	b2d9      	uxtb	r1, r3
 8015df8:	2909      	cmp	r1, #9
 8015dfa:	d928      	bls.n	8015e4e <_strtod_l+0x1a6>
 8015dfc:	494f      	ldr	r1, [pc, #316]	@ (8015f3c <_strtod_l+0x294>)
 8015dfe:	2201      	movs	r2, #1
 8015e00:	f001 fbcd 	bl	801759e <strncmp>
 8015e04:	2800      	cmp	r0, #0
 8015e06:	d032      	beq.n	8015e6e <_strtod_l+0x1c6>
 8015e08:	2000      	movs	r0, #0
 8015e0a:	462a      	mov	r2, r5
 8015e0c:	900a      	str	r0, [sp, #40]	@ 0x28
 8015e0e:	464d      	mov	r5, r9
 8015e10:	4603      	mov	r3, r0
 8015e12:	2a65      	cmp	r2, #101	@ 0x65
 8015e14:	d001      	beq.n	8015e1a <_strtod_l+0x172>
 8015e16:	2a45      	cmp	r2, #69	@ 0x45
 8015e18:	d114      	bne.n	8015e44 <_strtod_l+0x19c>
 8015e1a:	b91d      	cbnz	r5, 8015e24 <_strtod_l+0x17c>
 8015e1c:	9a08      	ldr	r2, [sp, #32]
 8015e1e:	4302      	orrs	r2, r0
 8015e20:	d096      	beq.n	8015d50 <_strtod_l+0xa8>
 8015e22:	2500      	movs	r5, #0
 8015e24:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8015e26:	1c62      	adds	r2, r4, #1
 8015e28:	9219      	str	r2, [sp, #100]	@ 0x64
 8015e2a:	7862      	ldrb	r2, [r4, #1]
 8015e2c:	2a2b      	cmp	r2, #43	@ 0x2b
 8015e2e:	d07a      	beq.n	8015f26 <_strtod_l+0x27e>
 8015e30:	2a2d      	cmp	r2, #45	@ 0x2d
 8015e32:	d07e      	beq.n	8015f32 <_strtod_l+0x28a>
 8015e34:	f04f 0c00 	mov.w	ip, #0
 8015e38:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8015e3c:	2909      	cmp	r1, #9
 8015e3e:	f240 8085 	bls.w	8015f4c <_strtod_l+0x2a4>
 8015e42:	9419      	str	r4, [sp, #100]	@ 0x64
 8015e44:	f04f 0800 	mov.w	r8, #0
 8015e48:	e0a5      	b.n	8015f96 <_strtod_l+0x2ee>
 8015e4a:	2300      	movs	r3, #0
 8015e4c:	e7c8      	b.n	8015de0 <_strtod_l+0x138>
 8015e4e:	f1b9 0f08 	cmp.w	r9, #8
 8015e52:	bfd8      	it	le
 8015e54:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8015e56:	f100 0001 	add.w	r0, r0, #1
 8015e5a:	bfda      	itte	le
 8015e5c:	fb02 3301 	mlale	r3, r2, r1, r3
 8015e60:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8015e62:	fb02 3707 	mlagt	r7, r2, r7, r3
 8015e66:	f109 0901 	add.w	r9, r9, #1
 8015e6a:	9019      	str	r0, [sp, #100]	@ 0x64
 8015e6c:	e7bf      	b.n	8015dee <_strtod_l+0x146>
 8015e6e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015e70:	1c5a      	adds	r2, r3, #1
 8015e72:	9219      	str	r2, [sp, #100]	@ 0x64
 8015e74:	785a      	ldrb	r2, [r3, #1]
 8015e76:	f1b9 0f00 	cmp.w	r9, #0
 8015e7a:	d03b      	beq.n	8015ef4 <_strtod_l+0x24c>
 8015e7c:	900a      	str	r0, [sp, #40]	@ 0x28
 8015e7e:	464d      	mov	r5, r9
 8015e80:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8015e84:	2b09      	cmp	r3, #9
 8015e86:	d912      	bls.n	8015eae <_strtod_l+0x206>
 8015e88:	2301      	movs	r3, #1
 8015e8a:	e7c2      	b.n	8015e12 <_strtod_l+0x16a>
 8015e8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015e8e:	1c5a      	adds	r2, r3, #1
 8015e90:	9219      	str	r2, [sp, #100]	@ 0x64
 8015e92:	785a      	ldrb	r2, [r3, #1]
 8015e94:	3001      	adds	r0, #1
 8015e96:	2a30      	cmp	r2, #48	@ 0x30
 8015e98:	d0f8      	beq.n	8015e8c <_strtod_l+0x1e4>
 8015e9a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8015e9e:	2b08      	cmp	r3, #8
 8015ea0:	f200 84d2 	bhi.w	8016848 <_strtod_l+0xba0>
 8015ea4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015ea6:	900a      	str	r0, [sp, #40]	@ 0x28
 8015ea8:	2000      	movs	r0, #0
 8015eaa:	930c      	str	r3, [sp, #48]	@ 0x30
 8015eac:	4605      	mov	r5, r0
 8015eae:	3a30      	subs	r2, #48	@ 0x30
 8015eb0:	f100 0301 	add.w	r3, r0, #1
 8015eb4:	d018      	beq.n	8015ee8 <_strtod_l+0x240>
 8015eb6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8015eb8:	4419      	add	r1, r3
 8015eba:	910a      	str	r1, [sp, #40]	@ 0x28
 8015ebc:	462e      	mov	r6, r5
 8015ebe:	f04f 0e0a 	mov.w	lr, #10
 8015ec2:	1c71      	adds	r1, r6, #1
 8015ec4:	eba1 0c05 	sub.w	ip, r1, r5
 8015ec8:	4563      	cmp	r3, ip
 8015eca:	dc15      	bgt.n	8015ef8 <_strtod_l+0x250>
 8015ecc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8015ed0:	182b      	adds	r3, r5, r0
 8015ed2:	2b08      	cmp	r3, #8
 8015ed4:	f105 0501 	add.w	r5, r5, #1
 8015ed8:	4405      	add	r5, r0
 8015eda:	dc1a      	bgt.n	8015f12 <_strtod_l+0x26a>
 8015edc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8015ede:	230a      	movs	r3, #10
 8015ee0:	fb03 2301 	mla	r3, r3, r1, r2
 8015ee4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015ee6:	2300      	movs	r3, #0
 8015ee8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8015eea:	1c51      	adds	r1, r2, #1
 8015eec:	9119      	str	r1, [sp, #100]	@ 0x64
 8015eee:	7852      	ldrb	r2, [r2, #1]
 8015ef0:	4618      	mov	r0, r3
 8015ef2:	e7c5      	b.n	8015e80 <_strtod_l+0x1d8>
 8015ef4:	4648      	mov	r0, r9
 8015ef6:	e7ce      	b.n	8015e96 <_strtod_l+0x1ee>
 8015ef8:	2e08      	cmp	r6, #8
 8015efa:	dc05      	bgt.n	8015f08 <_strtod_l+0x260>
 8015efc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8015efe:	fb0e f606 	mul.w	r6, lr, r6
 8015f02:	960b      	str	r6, [sp, #44]	@ 0x2c
 8015f04:	460e      	mov	r6, r1
 8015f06:	e7dc      	b.n	8015ec2 <_strtod_l+0x21a>
 8015f08:	2910      	cmp	r1, #16
 8015f0a:	bfd8      	it	le
 8015f0c:	fb0e f707 	mulle.w	r7, lr, r7
 8015f10:	e7f8      	b.n	8015f04 <_strtod_l+0x25c>
 8015f12:	2b0f      	cmp	r3, #15
 8015f14:	bfdc      	itt	le
 8015f16:	230a      	movle	r3, #10
 8015f18:	fb03 2707 	mlale	r7, r3, r7, r2
 8015f1c:	e7e3      	b.n	8015ee6 <_strtod_l+0x23e>
 8015f1e:	2300      	movs	r3, #0
 8015f20:	930a      	str	r3, [sp, #40]	@ 0x28
 8015f22:	2301      	movs	r3, #1
 8015f24:	e77a      	b.n	8015e1c <_strtod_l+0x174>
 8015f26:	f04f 0c00 	mov.w	ip, #0
 8015f2a:	1ca2      	adds	r2, r4, #2
 8015f2c:	9219      	str	r2, [sp, #100]	@ 0x64
 8015f2e:	78a2      	ldrb	r2, [r4, #2]
 8015f30:	e782      	b.n	8015e38 <_strtod_l+0x190>
 8015f32:	f04f 0c01 	mov.w	ip, #1
 8015f36:	e7f8      	b.n	8015f2a <_strtod_l+0x282>
 8015f38:	0801ae6c 	.word	0x0801ae6c
 8015f3c:	0801ac84 	.word	0x0801ac84
 8015f40:	7ff00000 	.word	0x7ff00000
 8015f44:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8015f46:	1c51      	adds	r1, r2, #1
 8015f48:	9119      	str	r1, [sp, #100]	@ 0x64
 8015f4a:	7852      	ldrb	r2, [r2, #1]
 8015f4c:	2a30      	cmp	r2, #48	@ 0x30
 8015f4e:	d0f9      	beq.n	8015f44 <_strtod_l+0x29c>
 8015f50:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8015f54:	2908      	cmp	r1, #8
 8015f56:	f63f af75 	bhi.w	8015e44 <_strtod_l+0x19c>
 8015f5a:	3a30      	subs	r2, #48	@ 0x30
 8015f5c:	9209      	str	r2, [sp, #36]	@ 0x24
 8015f5e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8015f60:	920f      	str	r2, [sp, #60]	@ 0x3c
 8015f62:	f04f 080a 	mov.w	r8, #10
 8015f66:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8015f68:	1c56      	adds	r6, r2, #1
 8015f6a:	9619      	str	r6, [sp, #100]	@ 0x64
 8015f6c:	7852      	ldrb	r2, [r2, #1]
 8015f6e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8015f72:	f1be 0f09 	cmp.w	lr, #9
 8015f76:	d939      	bls.n	8015fec <_strtod_l+0x344>
 8015f78:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8015f7a:	1a76      	subs	r6, r6, r1
 8015f7c:	2e08      	cmp	r6, #8
 8015f7e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8015f82:	dc03      	bgt.n	8015f8c <_strtod_l+0x2e4>
 8015f84:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015f86:	4588      	cmp	r8, r1
 8015f88:	bfa8      	it	ge
 8015f8a:	4688      	movge	r8, r1
 8015f8c:	f1bc 0f00 	cmp.w	ip, #0
 8015f90:	d001      	beq.n	8015f96 <_strtod_l+0x2ee>
 8015f92:	f1c8 0800 	rsb	r8, r8, #0
 8015f96:	2d00      	cmp	r5, #0
 8015f98:	d14e      	bne.n	8016038 <_strtod_l+0x390>
 8015f9a:	9908      	ldr	r1, [sp, #32]
 8015f9c:	4308      	orrs	r0, r1
 8015f9e:	f47f aebc 	bne.w	8015d1a <_strtod_l+0x72>
 8015fa2:	2b00      	cmp	r3, #0
 8015fa4:	f47f aed4 	bne.w	8015d50 <_strtod_l+0xa8>
 8015fa8:	2a69      	cmp	r2, #105	@ 0x69
 8015faa:	d028      	beq.n	8015ffe <_strtod_l+0x356>
 8015fac:	dc25      	bgt.n	8015ffa <_strtod_l+0x352>
 8015fae:	2a49      	cmp	r2, #73	@ 0x49
 8015fb0:	d025      	beq.n	8015ffe <_strtod_l+0x356>
 8015fb2:	2a4e      	cmp	r2, #78	@ 0x4e
 8015fb4:	f47f aecc 	bne.w	8015d50 <_strtod_l+0xa8>
 8015fb8:	499a      	ldr	r1, [pc, #616]	@ (8016224 <_strtod_l+0x57c>)
 8015fba:	a819      	add	r0, sp, #100	@ 0x64
 8015fbc:	f002 fce8 	bl	8018990 <__match>
 8015fc0:	2800      	cmp	r0, #0
 8015fc2:	f43f aec5 	beq.w	8015d50 <_strtod_l+0xa8>
 8015fc6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015fc8:	781b      	ldrb	r3, [r3, #0]
 8015fca:	2b28      	cmp	r3, #40	@ 0x28
 8015fcc:	d12e      	bne.n	801602c <_strtod_l+0x384>
 8015fce:	4996      	ldr	r1, [pc, #600]	@ (8016228 <_strtod_l+0x580>)
 8015fd0:	aa1c      	add	r2, sp, #112	@ 0x70
 8015fd2:	a819      	add	r0, sp, #100	@ 0x64
 8015fd4:	f002 fcf0 	bl	80189b8 <__hexnan>
 8015fd8:	2805      	cmp	r0, #5
 8015fda:	d127      	bne.n	801602c <_strtod_l+0x384>
 8015fdc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8015fde:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8015fe2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8015fe6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8015fea:	e696      	b.n	8015d1a <_strtod_l+0x72>
 8015fec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015fee:	fb08 2101 	mla	r1, r8, r1, r2
 8015ff2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8015ff6:	9209      	str	r2, [sp, #36]	@ 0x24
 8015ff8:	e7b5      	b.n	8015f66 <_strtod_l+0x2be>
 8015ffa:	2a6e      	cmp	r2, #110	@ 0x6e
 8015ffc:	e7da      	b.n	8015fb4 <_strtod_l+0x30c>
 8015ffe:	498b      	ldr	r1, [pc, #556]	@ (801622c <_strtod_l+0x584>)
 8016000:	a819      	add	r0, sp, #100	@ 0x64
 8016002:	f002 fcc5 	bl	8018990 <__match>
 8016006:	2800      	cmp	r0, #0
 8016008:	f43f aea2 	beq.w	8015d50 <_strtod_l+0xa8>
 801600c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801600e:	4988      	ldr	r1, [pc, #544]	@ (8016230 <_strtod_l+0x588>)
 8016010:	3b01      	subs	r3, #1
 8016012:	a819      	add	r0, sp, #100	@ 0x64
 8016014:	9319      	str	r3, [sp, #100]	@ 0x64
 8016016:	f002 fcbb 	bl	8018990 <__match>
 801601a:	b910      	cbnz	r0, 8016022 <_strtod_l+0x37a>
 801601c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801601e:	3301      	adds	r3, #1
 8016020:	9319      	str	r3, [sp, #100]	@ 0x64
 8016022:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8016240 <_strtod_l+0x598>
 8016026:	f04f 0a00 	mov.w	sl, #0
 801602a:	e676      	b.n	8015d1a <_strtod_l+0x72>
 801602c:	4881      	ldr	r0, [pc, #516]	@ (8016234 <_strtod_l+0x58c>)
 801602e:	f001 fb73 	bl	8017718 <nan>
 8016032:	ec5b ab10 	vmov	sl, fp, d0
 8016036:	e670      	b.n	8015d1a <_strtod_l+0x72>
 8016038:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801603a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801603c:	eba8 0303 	sub.w	r3, r8, r3
 8016040:	f1b9 0f00 	cmp.w	r9, #0
 8016044:	bf08      	it	eq
 8016046:	46a9      	moveq	r9, r5
 8016048:	2d10      	cmp	r5, #16
 801604a:	9309      	str	r3, [sp, #36]	@ 0x24
 801604c:	462c      	mov	r4, r5
 801604e:	bfa8      	it	ge
 8016050:	2410      	movge	r4, #16
 8016052:	f7ea fa67 	bl	8000524 <__aeabi_ui2d>
 8016056:	2d09      	cmp	r5, #9
 8016058:	4682      	mov	sl, r0
 801605a:	468b      	mov	fp, r1
 801605c:	dc13      	bgt.n	8016086 <_strtod_l+0x3de>
 801605e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016060:	2b00      	cmp	r3, #0
 8016062:	f43f ae5a 	beq.w	8015d1a <_strtod_l+0x72>
 8016066:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016068:	dd78      	ble.n	801615c <_strtod_l+0x4b4>
 801606a:	2b16      	cmp	r3, #22
 801606c:	dc5f      	bgt.n	801612e <_strtod_l+0x486>
 801606e:	4972      	ldr	r1, [pc, #456]	@ (8016238 <_strtod_l+0x590>)
 8016070:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8016074:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016078:	4652      	mov	r2, sl
 801607a:	465b      	mov	r3, fp
 801607c:	f7ea facc 	bl	8000618 <__aeabi_dmul>
 8016080:	4682      	mov	sl, r0
 8016082:	468b      	mov	fp, r1
 8016084:	e649      	b.n	8015d1a <_strtod_l+0x72>
 8016086:	4b6c      	ldr	r3, [pc, #432]	@ (8016238 <_strtod_l+0x590>)
 8016088:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801608c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8016090:	f7ea fac2 	bl	8000618 <__aeabi_dmul>
 8016094:	4682      	mov	sl, r0
 8016096:	4638      	mov	r0, r7
 8016098:	468b      	mov	fp, r1
 801609a:	f7ea fa43 	bl	8000524 <__aeabi_ui2d>
 801609e:	4602      	mov	r2, r0
 80160a0:	460b      	mov	r3, r1
 80160a2:	4650      	mov	r0, sl
 80160a4:	4659      	mov	r1, fp
 80160a6:	f7ea f901 	bl	80002ac <__adddf3>
 80160aa:	2d0f      	cmp	r5, #15
 80160ac:	4682      	mov	sl, r0
 80160ae:	468b      	mov	fp, r1
 80160b0:	ddd5      	ble.n	801605e <_strtod_l+0x3b6>
 80160b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80160b4:	1b2c      	subs	r4, r5, r4
 80160b6:	441c      	add	r4, r3
 80160b8:	2c00      	cmp	r4, #0
 80160ba:	f340 8093 	ble.w	80161e4 <_strtod_l+0x53c>
 80160be:	f014 030f 	ands.w	r3, r4, #15
 80160c2:	d00a      	beq.n	80160da <_strtod_l+0x432>
 80160c4:	495c      	ldr	r1, [pc, #368]	@ (8016238 <_strtod_l+0x590>)
 80160c6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80160ca:	4652      	mov	r2, sl
 80160cc:	465b      	mov	r3, fp
 80160ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80160d2:	f7ea faa1 	bl	8000618 <__aeabi_dmul>
 80160d6:	4682      	mov	sl, r0
 80160d8:	468b      	mov	fp, r1
 80160da:	f034 040f 	bics.w	r4, r4, #15
 80160de:	d073      	beq.n	80161c8 <_strtod_l+0x520>
 80160e0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80160e4:	dd49      	ble.n	801617a <_strtod_l+0x4d2>
 80160e6:	2400      	movs	r4, #0
 80160e8:	46a0      	mov	r8, r4
 80160ea:	940b      	str	r4, [sp, #44]	@ 0x2c
 80160ec:	46a1      	mov	r9, r4
 80160ee:	9a05      	ldr	r2, [sp, #20]
 80160f0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8016240 <_strtod_l+0x598>
 80160f4:	2322      	movs	r3, #34	@ 0x22
 80160f6:	6013      	str	r3, [r2, #0]
 80160f8:	f04f 0a00 	mov.w	sl, #0
 80160fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80160fe:	2b00      	cmp	r3, #0
 8016100:	f43f ae0b 	beq.w	8015d1a <_strtod_l+0x72>
 8016104:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016106:	9805      	ldr	r0, [sp, #20]
 8016108:	f002 fd44 	bl	8018b94 <_Bfree>
 801610c:	9805      	ldr	r0, [sp, #20]
 801610e:	4649      	mov	r1, r9
 8016110:	f002 fd40 	bl	8018b94 <_Bfree>
 8016114:	9805      	ldr	r0, [sp, #20]
 8016116:	4641      	mov	r1, r8
 8016118:	f002 fd3c 	bl	8018b94 <_Bfree>
 801611c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801611e:	9805      	ldr	r0, [sp, #20]
 8016120:	f002 fd38 	bl	8018b94 <_Bfree>
 8016124:	9805      	ldr	r0, [sp, #20]
 8016126:	4621      	mov	r1, r4
 8016128:	f002 fd34 	bl	8018b94 <_Bfree>
 801612c:	e5f5      	b.n	8015d1a <_strtod_l+0x72>
 801612e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016130:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8016134:	4293      	cmp	r3, r2
 8016136:	dbbc      	blt.n	80160b2 <_strtod_l+0x40a>
 8016138:	4c3f      	ldr	r4, [pc, #252]	@ (8016238 <_strtod_l+0x590>)
 801613a:	f1c5 050f 	rsb	r5, r5, #15
 801613e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8016142:	4652      	mov	r2, sl
 8016144:	465b      	mov	r3, fp
 8016146:	e9d1 0100 	ldrd	r0, r1, [r1]
 801614a:	f7ea fa65 	bl	8000618 <__aeabi_dmul>
 801614e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016150:	1b5d      	subs	r5, r3, r5
 8016152:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8016156:	e9d4 2300 	ldrd	r2, r3, [r4]
 801615a:	e78f      	b.n	801607c <_strtod_l+0x3d4>
 801615c:	3316      	adds	r3, #22
 801615e:	dba8      	blt.n	80160b2 <_strtod_l+0x40a>
 8016160:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016162:	eba3 0808 	sub.w	r8, r3, r8
 8016166:	4b34      	ldr	r3, [pc, #208]	@ (8016238 <_strtod_l+0x590>)
 8016168:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801616c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8016170:	4650      	mov	r0, sl
 8016172:	4659      	mov	r1, fp
 8016174:	f7ea fb7a 	bl	800086c <__aeabi_ddiv>
 8016178:	e782      	b.n	8016080 <_strtod_l+0x3d8>
 801617a:	2300      	movs	r3, #0
 801617c:	4f2f      	ldr	r7, [pc, #188]	@ (801623c <_strtod_l+0x594>)
 801617e:	1124      	asrs	r4, r4, #4
 8016180:	4650      	mov	r0, sl
 8016182:	4659      	mov	r1, fp
 8016184:	461e      	mov	r6, r3
 8016186:	2c01      	cmp	r4, #1
 8016188:	dc21      	bgt.n	80161ce <_strtod_l+0x526>
 801618a:	b10b      	cbz	r3, 8016190 <_strtod_l+0x4e8>
 801618c:	4682      	mov	sl, r0
 801618e:	468b      	mov	fp, r1
 8016190:	492a      	ldr	r1, [pc, #168]	@ (801623c <_strtod_l+0x594>)
 8016192:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8016196:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801619a:	4652      	mov	r2, sl
 801619c:	465b      	mov	r3, fp
 801619e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80161a2:	f7ea fa39 	bl	8000618 <__aeabi_dmul>
 80161a6:	4b26      	ldr	r3, [pc, #152]	@ (8016240 <_strtod_l+0x598>)
 80161a8:	460a      	mov	r2, r1
 80161aa:	400b      	ands	r3, r1
 80161ac:	4925      	ldr	r1, [pc, #148]	@ (8016244 <_strtod_l+0x59c>)
 80161ae:	428b      	cmp	r3, r1
 80161b0:	4682      	mov	sl, r0
 80161b2:	d898      	bhi.n	80160e6 <_strtod_l+0x43e>
 80161b4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80161b8:	428b      	cmp	r3, r1
 80161ba:	bf86      	itte	hi
 80161bc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8016248 <_strtod_l+0x5a0>
 80161c0:	f04f 3aff 	movhi.w	sl, #4294967295
 80161c4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80161c8:	2300      	movs	r3, #0
 80161ca:	9308      	str	r3, [sp, #32]
 80161cc:	e076      	b.n	80162bc <_strtod_l+0x614>
 80161ce:	07e2      	lsls	r2, r4, #31
 80161d0:	d504      	bpl.n	80161dc <_strtod_l+0x534>
 80161d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80161d6:	f7ea fa1f 	bl	8000618 <__aeabi_dmul>
 80161da:	2301      	movs	r3, #1
 80161dc:	3601      	adds	r6, #1
 80161de:	1064      	asrs	r4, r4, #1
 80161e0:	3708      	adds	r7, #8
 80161e2:	e7d0      	b.n	8016186 <_strtod_l+0x4de>
 80161e4:	d0f0      	beq.n	80161c8 <_strtod_l+0x520>
 80161e6:	4264      	negs	r4, r4
 80161e8:	f014 020f 	ands.w	r2, r4, #15
 80161ec:	d00a      	beq.n	8016204 <_strtod_l+0x55c>
 80161ee:	4b12      	ldr	r3, [pc, #72]	@ (8016238 <_strtod_l+0x590>)
 80161f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80161f4:	4650      	mov	r0, sl
 80161f6:	4659      	mov	r1, fp
 80161f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80161fc:	f7ea fb36 	bl	800086c <__aeabi_ddiv>
 8016200:	4682      	mov	sl, r0
 8016202:	468b      	mov	fp, r1
 8016204:	1124      	asrs	r4, r4, #4
 8016206:	d0df      	beq.n	80161c8 <_strtod_l+0x520>
 8016208:	2c1f      	cmp	r4, #31
 801620a:	dd1f      	ble.n	801624c <_strtod_l+0x5a4>
 801620c:	2400      	movs	r4, #0
 801620e:	46a0      	mov	r8, r4
 8016210:	940b      	str	r4, [sp, #44]	@ 0x2c
 8016212:	46a1      	mov	r9, r4
 8016214:	9a05      	ldr	r2, [sp, #20]
 8016216:	2322      	movs	r3, #34	@ 0x22
 8016218:	f04f 0a00 	mov.w	sl, #0
 801621c:	f04f 0b00 	mov.w	fp, #0
 8016220:	6013      	str	r3, [r2, #0]
 8016222:	e76b      	b.n	80160fc <_strtod_l+0x454>
 8016224:	0801ac93 	.word	0x0801ac93
 8016228:	0801ae58 	.word	0x0801ae58
 801622c:	0801ac8b 	.word	0x0801ac8b
 8016230:	0801acc5 	.word	0x0801acc5
 8016234:	0801ae54 	.word	0x0801ae54
 8016238:	0801afe0 	.word	0x0801afe0
 801623c:	0801afb8 	.word	0x0801afb8
 8016240:	7ff00000 	.word	0x7ff00000
 8016244:	7ca00000 	.word	0x7ca00000
 8016248:	7fefffff 	.word	0x7fefffff
 801624c:	f014 0310 	ands.w	r3, r4, #16
 8016250:	bf18      	it	ne
 8016252:	236a      	movne	r3, #106	@ 0x6a
 8016254:	4ea9      	ldr	r6, [pc, #676]	@ (80164fc <_strtod_l+0x854>)
 8016256:	9308      	str	r3, [sp, #32]
 8016258:	4650      	mov	r0, sl
 801625a:	4659      	mov	r1, fp
 801625c:	2300      	movs	r3, #0
 801625e:	07e7      	lsls	r7, r4, #31
 8016260:	d504      	bpl.n	801626c <_strtod_l+0x5c4>
 8016262:	e9d6 2300 	ldrd	r2, r3, [r6]
 8016266:	f7ea f9d7 	bl	8000618 <__aeabi_dmul>
 801626a:	2301      	movs	r3, #1
 801626c:	1064      	asrs	r4, r4, #1
 801626e:	f106 0608 	add.w	r6, r6, #8
 8016272:	d1f4      	bne.n	801625e <_strtod_l+0x5b6>
 8016274:	b10b      	cbz	r3, 801627a <_strtod_l+0x5d2>
 8016276:	4682      	mov	sl, r0
 8016278:	468b      	mov	fp, r1
 801627a:	9b08      	ldr	r3, [sp, #32]
 801627c:	b1b3      	cbz	r3, 80162ac <_strtod_l+0x604>
 801627e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8016282:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8016286:	2b00      	cmp	r3, #0
 8016288:	4659      	mov	r1, fp
 801628a:	dd0f      	ble.n	80162ac <_strtod_l+0x604>
 801628c:	2b1f      	cmp	r3, #31
 801628e:	dd56      	ble.n	801633e <_strtod_l+0x696>
 8016290:	2b34      	cmp	r3, #52	@ 0x34
 8016292:	bfde      	ittt	le
 8016294:	f04f 33ff 	movle.w	r3, #4294967295
 8016298:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801629c:	4093      	lslle	r3, r2
 801629e:	f04f 0a00 	mov.w	sl, #0
 80162a2:	bfcc      	ite	gt
 80162a4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80162a8:	ea03 0b01 	andle.w	fp, r3, r1
 80162ac:	2200      	movs	r2, #0
 80162ae:	2300      	movs	r3, #0
 80162b0:	4650      	mov	r0, sl
 80162b2:	4659      	mov	r1, fp
 80162b4:	f7ea fc18 	bl	8000ae8 <__aeabi_dcmpeq>
 80162b8:	2800      	cmp	r0, #0
 80162ba:	d1a7      	bne.n	801620c <_strtod_l+0x564>
 80162bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80162be:	9300      	str	r3, [sp, #0]
 80162c0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80162c2:	9805      	ldr	r0, [sp, #20]
 80162c4:	462b      	mov	r3, r5
 80162c6:	464a      	mov	r2, r9
 80162c8:	f002 fccc 	bl	8018c64 <__s2b>
 80162cc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80162ce:	2800      	cmp	r0, #0
 80162d0:	f43f af09 	beq.w	80160e6 <_strtod_l+0x43e>
 80162d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80162d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80162d8:	2a00      	cmp	r2, #0
 80162da:	eba3 0308 	sub.w	r3, r3, r8
 80162de:	bfa8      	it	ge
 80162e0:	2300      	movge	r3, #0
 80162e2:	9312      	str	r3, [sp, #72]	@ 0x48
 80162e4:	2400      	movs	r4, #0
 80162e6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80162ea:	9316      	str	r3, [sp, #88]	@ 0x58
 80162ec:	46a0      	mov	r8, r4
 80162ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80162f0:	9805      	ldr	r0, [sp, #20]
 80162f2:	6859      	ldr	r1, [r3, #4]
 80162f4:	f002 fc0e 	bl	8018b14 <_Balloc>
 80162f8:	4681      	mov	r9, r0
 80162fa:	2800      	cmp	r0, #0
 80162fc:	f43f aef7 	beq.w	80160ee <_strtod_l+0x446>
 8016300:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016302:	691a      	ldr	r2, [r3, #16]
 8016304:	3202      	adds	r2, #2
 8016306:	f103 010c 	add.w	r1, r3, #12
 801630a:	0092      	lsls	r2, r2, #2
 801630c:	300c      	adds	r0, #12
 801630e:	f001 f9f2 	bl	80176f6 <memcpy>
 8016312:	ec4b ab10 	vmov	d0, sl, fp
 8016316:	9805      	ldr	r0, [sp, #20]
 8016318:	aa1c      	add	r2, sp, #112	@ 0x70
 801631a:	a91b      	add	r1, sp, #108	@ 0x6c
 801631c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8016320:	f002 ffd4 	bl	80192cc <__d2b>
 8016324:	901a      	str	r0, [sp, #104]	@ 0x68
 8016326:	2800      	cmp	r0, #0
 8016328:	f43f aee1 	beq.w	80160ee <_strtod_l+0x446>
 801632c:	9805      	ldr	r0, [sp, #20]
 801632e:	2101      	movs	r1, #1
 8016330:	f002 fd2e 	bl	8018d90 <__i2b>
 8016334:	4680      	mov	r8, r0
 8016336:	b948      	cbnz	r0, 801634c <_strtod_l+0x6a4>
 8016338:	f04f 0800 	mov.w	r8, #0
 801633c:	e6d7      	b.n	80160ee <_strtod_l+0x446>
 801633e:	f04f 32ff 	mov.w	r2, #4294967295
 8016342:	fa02 f303 	lsl.w	r3, r2, r3
 8016346:	ea03 0a0a 	and.w	sl, r3, sl
 801634a:	e7af      	b.n	80162ac <_strtod_l+0x604>
 801634c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801634e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8016350:	2d00      	cmp	r5, #0
 8016352:	bfab      	itete	ge
 8016354:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8016356:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8016358:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801635a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801635c:	bfac      	ite	ge
 801635e:	18ef      	addge	r7, r5, r3
 8016360:	1b5e      	sublt	r6, r3, r5
 8016362:	9b08      	ldr	r3, [sp, #32]
 8016364:	1aed      	subs	r5, r5, r3
 8016366:	4415      	add	r5, r2
 8016368:	4b65      	ldr	r3, [pc, #404]	@ (8016500 <_strtod_l+0x858>)
 801636a:	3d01      	subs	r5, #1
 801636c:	429d      	cmp	r5, r3
 801636e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8016372:	da50      	bge.n	8016416 <_strtod_l+0x76e>
 8016374:	1b5b      	subs	r3, r3, r5
 8016376:	2b1f      	cmp	r3, #31
 8016378:	eba2 0203 	sub.w	r2, r2, r3
 801637c:	f04f 0101 	mov.w	r1, #1
 8016380:	dc3d      	bgt.n	80163fe <_strtod_l+0x756>
 8016382:	fa01 f303 	lsl.w	r3, r1, r3
 8016386:	9313      	str	r3, [sp, #76]	@ 0x4c
 8016388:	2300      	movs	r3, #0
 801638a:	9310      	str	r3, [sp, #64]	@ 0x40
 801638c:	18bd      	adds	r5, r7, r2
 801638e:	9b08      	ldr	r3, [sp, #32]
 8016390:	42af      	cmp	r7, r5
 8016392:	4416      	add	r6, r2
 8016394:	441e      	add	r6, r3
 8016396:	463b      	mov	r3, r7
 8016398:	bfa8      	it	ge
 801639a:	462b      	movge	r3, r5
 801639c:	42b3      	cmp	r3, r6
 801639e:	bfa8      	it	ge
 80163a0:	4633      	movge	r3, r6
 80163a2:	2b00      	cmp	r3, #0
 80163a4:	bfc2      	ittt	gt
 80163a6:	1aed      	subgt	r5, r5, r3
 80163a8:	1af6      	subgt	r6, r6, r3
 80163aa:	1aff      	subgt	r7, r7, r3
 80163ac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80163ae:	2b00      	cmp	r3, #0
 80163b0:	dd16      	ble.n	80163e0 <_strtod_l+0x738>
 80163b2:	4641      	mov	r1, r8
 80163b4:	9805      	ldr	r0, [sp, #20]
 80163b6:	461a      	mov	r2, r3
 80163b8:	f002 fda2 	bl	8018f00 <__pow5mult>
 80163bc:	4680      	mov	r8, r0
 80163be:	2800      	cmp	r0, #0
 80163c0:	d0ba      	beq.n	8016338 <_strtod_l+0x690>
 80163c2:	4601      	mov	r1, r0
 80163c4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80163c6:	9805      	ldr	r0, [sp, #20]
 80163c8:	f002 fcf8 	bl	8018dbc <__multiply>
 80163cc:	900a      	str	r0, [sp, #40]	@ 0x28
 80163ce:	2800      	cmp	r0, #0
 80163d0:	f43f ae8d 	beq.w	80160ee <_strtod_l+0x446>
 80163d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80163d6:	9805      	ldr	r0, [sp, #20]
 80163d8:	f002 fbdc 	bl	8018b94 <_Bfree>
 80163dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80163de:	931a      	str	r3, [sp, #104]	@ 0x68
 80163e0:	2d00      	cmp	r5, #0
 80163e2:	dc1d      	bgt.n	8016420 <_strtod_l+0x778>
 80163e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80163e6:	2b00      	cmp	r3, #0
 80163e8:	dd23      	ble.n	8016432 <_strtod_l+0x78a>
 80163ea:	4649      	mov	r1, r9
 80163ec:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80163ee:	9805      	ldr	r0, [sp, #20]
 80163f0:	f002 fd86 	bl	8018f00 <__pow5mult>
 80163f4:	4681      	mov	r9, r0
 80163f6:	b9e0      	cbnz	r0, 8016432 <_strtod_l+0x78a>
 80163f8:	f04f 0900 	mov.w	r9, #0
 80163fc:	e677      	b.n	80160ee <_strtod_l+0x446>
 80163fe:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8016402:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8016406:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801640a:	35e2      	adds	r5, #226	@ 0xe2
 801640c:	fa01 f305 	lsl.w	r3, r1, r5
 8016410:	9310      	str	r3, [sp, #64]	@ 0x40
 8016412:	9113      	str	r1, [sp, #76]	@ 0x4c
 8016414:	e7ba      	b.n	801638c <_strtod_l+0x6e4>
 8016416:	2300      	movs	r3, #0
 8016418:	9310      	str	r3, [sp, #64]	@ 0x40
 801641a:	2301      	movs	r3, #1
 801641c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801641e:	e7b5      	b.n	801638c <_strtod_l+0x6e4>
 8016420:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016422:	9805      	ldr	r0, [sp, #20]
 8016424:	462a      	mov	r2, r5
 8016426:	f002 fdc5 	bl	8018fb4 <__lshift>
 801642a:	901a      	str	r0, [sp, #104]	@ 0x68
 801642c:	2800      	cmp	r0, #0
 801642e:	d1d9      	bne.n	80163e4 <_strtod_l+0x73c>
 8016430:	e65d      	b.n	80160ee <_strtod_l+0x446>
 8016432:	2e00      	cmp	r6, #0
 8016434:	dd07      	ble.n	8016446 <_strtod_l+0x79e>
 8016436:	4649      	mov	r1, r9
 8016438:	9805      	ldr	r0, [sp, #20]
 801643a:	4632      	mov	r2, r6
 801643c:	f002 fdba 	bl	8018fb4 <__lshift>
 8016440:	4681      	mov	r9, r0
 8016442:	2800      	cmp	r0, #0
 8016444:	d0d8      	beq.n	80163f8 <_strtod_l+0x750>
 8016446:	2f00      	cmp	r7, #0
 8016448:	dd08      	ble.n	801645c <_strtod_l+0x7b4>
 801644a:	4641      	mov	r1, r8
 801644c:	9805      	ldr	r0, [sp, #20]
 801644e:	463a      	mov	r2, r7
 8016450:	f002 fdb0 	bl	8018fb4 <__lshift>
 8016454:	4680      	mov	r8, r0
 8016456:	2800      	cmp	r0, #0
 8016458:	f43f ae49 	beq.w	80160ee <_strtod_l+0x446>
 801645c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801645e:	9805      	ldr	r0, [sp, #20]
 8016460:	464a      	mov	r2, r9
 8016462:	f002 fe2f 	bl	80190c4 <__mdiff>
 8016466:	4604      	mov	r4, r0
 8016468:	2800      	cmp	r0, #0
 801646a:	f43f ae40 	beq.w	80160ee <_strtod_l+0x446>
 801646e:	68c3      	ldr	r3, [r0, #12]
 8016470:	930f      	str	r3, [sp, #60]	@ 0x3c
 8016472:	2300      	movs	r3, #0
 8016474:	60c3      	str	r3, [r0, #12]
 8016476:	4641      	mov	r1, r8
 8016478:	f002 fe08 	bl	801908c <__mcmp>
 801647c:	2800      	cmp	r0, #0
 801647e:	da45      	bge.n	801650c <_strtod_l+0x864>
 8016480:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016482:	ea53 030a 	orrs.w	r3, r3, sl
 8016486:	d16b      	bne.n	8016560 <_strtod_l+0x8b8>
 8016488:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801648c:	2b00      	cmp	r3, #0
 801648e:	d167      	bne.n	8016560 <_strtod_l+0x8b8>
 8016490:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016494:	0d1b      	lsrs	r3, r3, #20
 8016496:	051b      	lsls	r3, r3, #20
 8016498:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801649c:	d960      	bls.n	8016560 <_strtod_l+0x8b8>
 801649e:	6963      	ldr	r3, [r4, #20]
 80164a0:	b913      	cbnz	r3, 80164a8 <_strtod_l+0x800>
 80164a2:	6923      	ldr	r3, [r4, #16]
 80164a4:	2b01      	cmp	r3, #1
 80164a6:	dd5b      	ble.n	8016560 <_strtod_l+0x8b8>
 80164a8:	4621      	mov	r1, r4
 80164aa:	2201      	movs	r2, #1
 80164ac:	9805      	ldr	r0, [sp, #20]
 80164ae:	f002 fd81 	bl	8018fb4 <__lshift>
 80164b2:	4641      	mov	r1, r8
 80164b4:	4604      	mov	r4, r0
 80164b6:	f002 fde9 	bl	801908c <__mcmp>
 80164ba:	2800      	cmp	r0, #0
 80164bc:	dd50      	ble.n	8016560 <_strtod_l+0x8b8>
 80164be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80164c2:	9a08      	ldr	r2, [sp, #32]
 80164c4:	0d1b      	lsrs	r3, r3, #20
 80164c6:	051b      	lsls	r3, r3, #20
 80164c8:	2a00      	cmp	r2, #0
 80164ca:	d06a      	beq.n	80165a2 <_strtod_l+0x8fa>
 80164cc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80164d0:	d867      	bhi.n	80165a2 <_strtod_l+0x8fa>
 80164d2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80164d6:	f67f ae9d 	bls.w	8016214 <_strtod_l+0x56c>
 80164da:	4b0a      	ldr	r3, [pc, #40]	@ (8016504 <_strtod_l+0x85c>)
 80164dc:	4650      	mov	r0, sl
 80164de:	4659      	mov	r1, fp
 80164e0:	2200      	movs	r2, #0
 80164e2:	f7ea f899 	bl	8000618 <__aeabi_dmul>
 80164e6:	4b08      	ldr	r3, [pc, #32]	@ (8016508 <_strtod_l+0x860>)
 80164e8:	400b      	ands	r3, r1
 80164ea:	4682      	mov	sl, r0
 80164ec:	468b      	mov	fp, r1
 80164ee:	2b00      	cmp	r3, #0
 80164f0:	f47f ae08 	bne.w	8016104 <_strtod_l+0x45c>
 80164f4:	9a05      	ldr	r2, [sp, #20]
 80164f6:	2322      	movs	r3, #34	@ 0x22
 80164f8:	6013      	str	r3, [r2, #0]
 80164fa:	e603      	b.n	8016104 <_strtod_l+0x45c>
 80164fc:	0801ae80 	.word	0x0801ae80
 8016500:	fffffc02 	.word	0xfffffc02
 8016504:	39500000 	.word	0x39500000
 8016508:	7ff00000 	.word	0x7ff00000
 801650c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8016510:	d165      	bne.n	80165de <_strtod_l+0x936>
 8016512:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8016514:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016518:	b35a      	cbz	r2, 8016572 <_strtod_l+0x8ca>
 801651a:	4a9f      	ldr	r2, [pc, #636]	@ (8016798 <_strtod_l+0xaf0>)
 801651c:	4293      	cmp	r3, r2
 801651e:	d12b      	bne.n	8016578 <_strtod_l+0x8d0>
 8016520:	9b08      	ldr	r3, [sp, #32]
 8016522:	4651      	mov	r1, sl
 8016524:	b303      	cbz	r3, 8016568 <_strtod_l+0x8c0>
 8016526:	4b9d      	ldr	r3, [pc, #628]	@ (801679c <_strtod_l+0xaf4>)
 8016528:	465a      	mov	r2, fp
 801652a:	4013      	ands	r3, r2
 801652c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8016530:	f04f 32ff 	mov.w	r2, #4294967295
 8016534:	d81b      	bhi.n	801656e <_strtod_l+0x8c6>
 8016536:	0d1b      	lsrs	r3, r3, #20
 8016538:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801653c:	fa02 f303 	lsl.w	r3, r2, r3
 8016540:	4299      	cmp	r1, r3
 8016542:	d119      	bne.n	8016578 <_strtod_l+0x8d0>
 8016544:	4b96      	ldr	r3, [pc, #600]	@ (80167a0 <_strtod_l+0xaf8>)
 8016546:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8016548:	429a      	cmp	r2, r3
 801654a:	d102      	bne.n	8016552 <_strtod_l+0x8aa>
 801654c:	3101      	adds	r1, #1
 801654e:	f43f adce 	beq.w	80160ee <_strtod_l+0x446>
 8016552:	4b92      	ldr	r3, [pc, #584]	@ (801679c <_strtod_l+0xaf4>)
 8016554:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8016556:	401a      	ands	r2, r3
 8016558:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801655c:	f04f 0a00 	mov.w	sl, #0
 8016560:	9b08      	ldr	r3, [sp, #32]
 8016562:	2b00      	cmp	r3, #0
 8016564:	d1b9      	bne.n	80164da <_strtod_l+0x832>
 8016566:	e5cd      	b.n	8016104 <_strtod_l+0x45c>
 8016568:	f04f 33ff 	mov.w	r3, #4294967295
 801656c:	e7e8      	b.n	8016540 <_strtod_l+0x898>
 801656e:	4613      	mov	r3, r2
 8016570:	e7e6      	b.n	8016540 <_strtod_l+0x898>
 8016572:	ea53 030a 	orrs.w	r3, r3, sl
 8016576:	d0a2      	beq.n	80164be <_strtod_l+0x816>
 8016578:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801657a:	b1db      	cbz	r3, 80165b4 <_strtod_l+0x90c>
 801657c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801657e:	4213      	tst	r3, r2
 8016580:	d0ee      	beq.n	8016560 <_strtod_l+0x8b8>
 8016582:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016584:	9a08      	ldr	r2, [sp, #32]
 8016586:	4650      	mov	r0, sl
 8016588:	4659      	mov	r1, fp
 801658a:	b1bb      	cbz	r3, 80165bc <_strtod_l+0x914>
 801658c:	f7ff fb6c 	bl	8015c68 <sulp>
 8016590:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8016594:	ec53 2b10 	vmov	r2, r3, d0
 8016598:	f7e9 fe88 	bl	80002ac <__adddf3>
 801659c:	4682      	mov	sl, r0
 801659e:	468b      	mov	fp, r1
 80165a0:	e7de      	b.n	8016560 <_strtod_l+0x8b8>
 80165a2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80165a6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80165aa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80165ae:	f04f 3aff 	mov.w	sl, #4294967295
 80165b2:	e7d5      	b.n	8016560 <_strtod_l+0x8b8>
 80165b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80165b6:	ea13 0f0a 	tst.w	r3, sl
 80165ba:	e7e1      	b.n	8016580 <_strtod_l+0x8d8>
 80165bc:	f7ff fb54 	bl	8015c68 <sulp>
 80165c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80165c4:	ec53 2b10 	vmov	r2, r3, d0
 80165c8:	f7e9 fe6e 	bl	80002a8 <__aeabi_dsub>
 80165cc:	2200      	movs	r2, #0
 80165ce:	2300      	movs	r3, #0
 80165d0:	4682      	mov	sl, r0
 80165d2:	468b      	mov	fp, r1
 80165d4:	f7ea fa88 	bl	8000ae8 <__aeabi_dcmpeq>
 80165d8:	2800      	cmp	r0, #0
 80165da:	d0c1      	beq.n	8016560 <_strtod_l+0x8b8>
 80165dc:	e61a      	b.n	8016214 <_strtod_l+0x56c>
 80165de:	4641      	mov	r1, r8
 80165e0:	4620      	mov	r0, r4
 80165e2:	f002 fecb 	bl	801937c <__ratio>
 80165e6:	ec57 6b10 	vmov	r6, r7, d0
 80165ea:	2200      	movs	r2, #0
 80165ec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80165f0:	4630      	mov	r0, r6
 80165f2:	4639      	mov	r1, r7
 80165f4:	f7ea fa8c 	bl	8000b10 <__aeabi_dcmple>
 80165f8:	2800      	cmp	r0, #0
 80165fa:	d06f      	beq.n	80166dc <_strtod_l+0xa34>
 80165fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80165fe:	2b00      	cmp	r3, #0
 8016600:	d17a      	bne.n	80166f8 <_strtod_l+0xa50>
 8016602:	f1ba 0f00 	cmp.w	sl, #0
 8016606:	d158      	bne.n	80166ba <_strtod_l+0xa12>
 8016608:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801660a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801660e:	2b00      	cmp	r3, #0
 8016610:	d15a      	bne.n	80166c8 <_strtod_l+0xa20>
 8016612:	4b64      	ldr	r3, [pc, #400]	@ (80167a4 <_strtod_l+0xafc>)
 8016614:	2200      	movs	r2, #0
 8016616:	4630      	mov	r0, r6
 8016618:	4639      	mov	r1, r7
 801661a:	f7ea fa6f 	bl	8000afc <__aeabi_dcmplt>
 801661e:	2800      	cmp	r0, #0
 8016620:	d159      	bne.n	80166d6 <_strtod_l+0xa2e>
 8016622:	4630      	mov	r0, r6
 8016624:	4639      	mov	r1, r7
 8016626:	4b60      	ldr	r3, [pc, #384]	@ (80167a8 <_strtod_l+0xb00>)
 8016628:	2200      	movs	r2, #0
 801662a:	f7e9 fff5 	bl	8000618 <__aeabi_dmul>
 801662e:	4606      	mov	r6, r0
 8016630:	460f      	mov	r7, r1
 8016632:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8016636:	9606      	str	r6, [sp, #24]
 8016638:	9307      	str	r3, [sp, #28]
 801663a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801663e:	4d57      	ldr	r5, [pc, #348]	@ (801679c <_strtod_l+0xaf4>)
 8016640:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8016644:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016646:	401d      	ands	r5, r3
 8016648:	4b58      	ldr	r3, [pc, #352]	@ (80167ac <_strtod_l+0xb04>)
 801664a:	429d      	cmp	r5, r3
 801664c:	f040 80b2 	bne.w	80167b4 <_strtod_l+0xb0c>
 8016650:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016652:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8016656:	ec4b ab10 	vmov	d0, sl, fp
 801665a:	f002 fdc7 	bl	80191ec <__ulp>
 801665e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016662:	ec51 0b10 	vmov	r0, r1, d0
 8016666:	f7e9 ffd7 	bl	8000618 <__aeabi_dmul>
 801666a:	4652      	mov	r2, sl
 801666c:	465b      	mov	r3, fp
 801666e:	f7e9 fe1d 	bl	80002ac <__adddf3>
 8016672:	460b      	mov	r3, r1
 8016674:	4949      	ldr	r1, [pc, #292]	@ (801679c <_strtod_l+0xaf4>)
 8016676:	4a4e      	ldr	r2, [pc, #312]	@ (80167b0 <_strtod_l+0xb08>)
 8016678:	4019      	ands	r1, r3
 801667a:	4291      	cmp	r1, r2
 801667c:	4682      	mov	sl, r0
 801667e:	d942      	bls.n	8016706 <_strtod_l+0xa5e>
 8016680:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8016682:	4b47      	ldr	r3, [pc, #284]	@ (80167a0 <_strtod_l+0xaf8>)
 8016684:	429a      	cmp	r2, r3
 8016686:	d103      	bne.n	8016690 <_strtod_l+0x9e8>
 8016688:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801668a:	3301      	adds	r3, #1
 801668c:	f43f ad2f 	beq.w	80160ee <_strtod_l+0x446>
 8016690:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80167a0 <_strtod_l+0xaf8>
 8016694:	f04f 3aff 	mov.w	sl, #4294967295
 8016698:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801669a:	9805      	ldr	r0, [sp, #20]
 801669c:	f002 fa7a 	bl	8018b94 <_Bfree>
 80166a0:	9805      	ldr	r0, [sp, #20]
 80166a2:	4649      	mov	r1, r9
 80166a4:	f002 fa76 	bl	8018b94 <_Bfree>
 80166a8:	9805      	ldr	r0, [sp, #20]
 80166aa:	4641      	mov	r1, r8
 80166ac:	f002 fa72 	bl	8018b94 <_Bfree>
 80166b0:	9805      	ldr	r0, [sp, #20]
 80166b2:	4621      	mov	r1, r4
 80166b4:	f002 fa6e 	bl	8018b94 <_Bfree>
 80166b8:	e619      	b.n	80162ee <_strtod_l+0x646>
 80166ba:	f1ba 0f01 	cmp.w	sl, #1
 80166be:	d103      	bne.n	80166c8 <_strtod_l+0xa20>
 80166c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80166c2:	2b00      	cmp	r3, #0
 80166c4:	f43f ada6 	beq.w	8016214 <_strtod_l+0x56c>
 80166c8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8016778 <_strtod_l+0xad0>
 80166cc:	4f35      	ldr	r7, [pc, #212]	@ (80167a4 <_strtod_l+0xafc>)
 80166ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 80166d2:	2600      	movs	r6, #0
 80166d4:	e7b1      	b.n	801663a <_strtod_l+0x992>
 80166d6:	4f34      	ldr	r7, [pc, #208]	@ (80167a8 <_strtod_l+0xb00>)
 80166d8:	2600      	movs	r6, #0
 80166da:	e7aa      	b.n	8016632 <_strtod_l+0x98a>
 80166dc:	4b32      	ldr	r3, [pc, #200]	@ (80167a8 <_strtod_l+0xb00>)
 80166de:	4630      	mov	r0, r6
 80166e0:	4639      	mov	r1, r7
 80166e2:	2200      	movs	r2, #0
 80166e4:	f7e9 ff98 	bl	8000618 <__aeabi_dmul>
 80166e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80166ea:	4606      	mov	r6, r0
 80166ec:	460f      	mov	r7, r1
 80166ee:	2b00      	cmp	r3, #0
 80166f0:	d09f      	beq.n	8016632 <_strtod_l+0x98a>
 80166f2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80166f6:	e7a0      	b.n	801663a <_strtod_l+0x992>
 80166f8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8016780 <_strtod_l+0xad8>
 80166fc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016700:	ec57 6b17 	vmov	r6, r7, d7
 8016704:	e799      	b.n	801663a <_strtod_l+0x992>
 8016706:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801670a:	9b08      	ldr	r3, [sp, #32]
 801670c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8016710:	2b00      	cmp	r3, #0
 8016712:	d1c1      	bne.n	8016698 <_strtod_l+0x9f0>
 8016714:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016718:	0d1b      	lsrs	r3, r3, #20
 801671a:	051b      	lsls	r3, r3, #20
 801671c:	429d      	cmp	r5, r3
 801671e:	d1bb      	bne.n	8016698 <_strtod_l+0x9f0>
 8016720:	4630      	mov	r0, r6
 8016722:	4639      	mov	r1, r7
 8016724:	f7ea fbe6 	bl	8000ef4 <__aeabi_d2lz>
 8016728:	f7e9 ff48 	bl	80005bc <__aeabi_l2d>
 801672c:	4602      	mov	r2, r0
 801672e:	460b      	mov	r3, r1
 8016730:	4630      	mov	r0, r6
 8016732:	4639      	mov	r1, r7
 8016734:	f7e9 fdb8 	bl	80002a8 <__aeabi_dsub>
 8016738:	460b      	mov	r3, r1
 801673a:	4602      	mov	r2, r0
 801673c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8016740:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8016744:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016746:	ea46 060a 	orr.w	r6, r6, sl
 801674a:	431e      	orrs	r6, r3
 801674c:	d06f      	beq.n	801682e <_strtod_l+0xb86>
 801674e:	a30e      	add	r3, pc, #56	@ (adr r3, 8016788 <_strtod_l+0xae0>)
 8016750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016754:	f7ea f9d2 	bl	8000afc <__aeabi_dcmplt>
 8016758:	2800      	cmp	r0, #0
 801675a:	f47f acd3 	bne.w	8016104 <_strtod_l+0x45c>
 801675e:	a30c      	add	r3, pc, #48	@ (adr r3, 8016790 <_strtod_l+0xae8>)
 8016760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016764:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8016768:	f7ea f9e6 	bl	8000b38 <__aeabi_dcmpgt>
 801676c:	2800      	cmp	r0, #0
 801676e:	d093      	beq.n	8016698 <_strtod_l+0x9f0>
 8016770:	e4c8      	b.n	8016104 <_strtod_l+0x45c>
 8016772:	bf00      	nop
 8016774:	f3af 8000 	nop.w
 8016778:	00000000 	.word	0x00000000
 801677c:	bff00000 	.word	0xbff00000
 8016780:	00000000 	.word	0x00000000
 8016784:	3ff00000 	.word	0x3ff00000
 8016788:	94a03595 	.word	0x94a03595
 801678c:	3fdfffff 	.word	0x3fdfffff
 8016790:	35afe535 	.word	0x35afe535
 8016794:	3fe00000 	.word	0x3fe00000
 8016798:	000fffff 	.word	0x000fffff
 801679c:	7ff00000 	.word	0x7ff00000
 80167a0:	7fefffff 	.word	0x7fefffff
 80167a4:	3ff00000 	.word	0x3ff00000
 80167a8:	3fe00000 	.word	0x3fe00000
 80167ac:	7fe00000 	.word	0x7fe00000
 80167b0:	7c9fffff 	.word	0x7c9fffff
 80167b4:	9b08      	ldr	r3, [sp, #32]
 80167b6:	b323      	cbz	r3, 8016802 <_strtod_l+0xb5a>
 80167b8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80167bc:	d821      	bhi.n	8016802 <_strtod_l+0xb5a>
 80167be:	a328      	add	r3, pc, #160	@ (adr r3, 8016860 <_strtod_l+0xbb8>)
 80167c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167c4:	4630      	mov	r0, r6
 80167c6:	4639      	mov	r1, r7
 80167c8:	f7ea f9a2 	bl	8000b10 <__aeabi_dcmple>
 80167cc:	b1a0      	cbz	r0, 80167f8 <_strtod_l+0xb50>
 80167ce:	4639      	mov	r1, r7
 80167d0:	4630      	mov	r0, r6
 80167d2:	f7ea f9f9 	bl	8000bc8 <__aeabi_d2uiz>
 80167d6:	2801      	cmp	r0, #1
 80167d8:	bf38      	it	cc
 80167da:	2001      	movcc	r0, #1
 80167dc:	f7e9 fea2 	bl	8000524 <__aeabi_ui2d>
 80167e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80167e2:	4606      	mov	r6, r0
 80167e4:	460f      	mov	r7, r1
 80167e6:	b9fb      	cbnz	r3, 8016828 <_strtod_l+0xb80>
 80167e8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80167ec:	9014      	str	r0, [sp, #80]	@ 0x50
 80167ee:	9315      	str	r3, [sp, #84]	@ 0x54
 80167f0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80167f4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80167f8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80167fa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80167fe:	1b5b      	subs	r3, r3, r5
 8016800:	9311      	str	r3, [sp, #68]	@ 0x44
 8016802:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8016806:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801680a:	f002 fcef 	bl	80191ec <__ulp>
 801680e:	4650      	mov	r0, sl
 8016810:	ec53 2b10 	vmov	r2, r3, d0
 8016814:	4659      	mov	r1, fp
 8016816:	f7e9 feff 	bl	8000618 <__aeabi_dmul>
 801681a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801681e:	f7e9 fd45 	bl	80002ac <__adddf3>
 8016822:	4682      	mov	sl, r0
 8016824:	468b      	mov	fp, r1
 8016826:	e770      	b.n	801670a <_strtod_l+0xa62>
 8016828:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801682c:	e7e0      	b.n	80167f0 <_strtod_l+0xb48>
 801682e:	a30e      	add	r3, pc, #56	@ (adr r3, 8016868 <_strtod_l+0xbc0>)
 8016830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016834:	f7ea f962 	bl	8000afc <__aeabi_dcmplt>
 8016838:	e798      	b.n	801676c <_strtod_l+0xac4>
 801683a:	2300      	movs	r3, #0
 801683c:	930e      	str	r3, [sp, #56]	@ 0x38
 801683e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8016840:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016842:	6013      	str	r3, [r2, #0]
 8016844:	f7ff ba6d 	b.w	8015d22 <_strtod_l+0x7a>
 8016848:	2a65      	cmp	r2, #101	@ 0x65
 801684a:	f43f ab68 	beq.w	8015f1e <_strtod_l+0x276>
 801684e:	2a45      	cmp	r2, #69	@ 0x45
 8016850:	f43f ab65 	beq.w	8015f1e <_strtod_l+0x276>
 8016854:	2301      	movs	r3, #1
 8016856:	f7ff bba0 	b.w	8015f9a <_strtod_l+0x2f2>
 801685a:	bf00      	nop
 801685c:	f3af 8000 	nop.w
 8016860:	ffc00000 	.word	0xffc00000
 8016864:	41dfffff 	.word	0x41dfffff
 8016868:	94a03595 	.word	0x94a03595
 801686c:	3fcfffff 	.word	0x3fcfffff

08016870 <strtof>:
 8016870:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016874:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 8016934 <strtof+0xc4>
 8016878:	4b29      	ldr	r3, [pc, #164]	@ (8016920 <strtof+0xb0>)
 801687a:	460a      	mov	r2, r1
 801687c:	ed2d 8b02 	vpush	{d8}
 8016880:	4601      	mov	r1, r0
 8016882:	f8d8 0000 	ldr.w	r0, [r8]
 8016886:	f7ff fa0f 	bl	8015ca8 <_strtod_l>
 801688a:	ec55 4b10 	vmov	r4, r5, d0
 801688e:	4622      	mov	r2, r4
 8016890:	462b      	mov	r3, r5
 8016892:	4620      	mov	r0, r4
 8016894:	4629      	mov	r1, r5
 8016896:	f7ea f959 	bl	8000b4c <__aeabi_dcmpun>
 801689a:	b190      	cbz	r0, 80168c2 <strtof+0x52>
 801689c:	2d00      	cmp	r5, #0
 801689e:	4821      	ldr	r0, [pc, #132]	@ (8016924 <strtof+0xb4>)
 80168a0:	da09      	bge.n	80168b6 <strtof+0x46>
 80168a2:	f000 ff41 	bl	8017728 <nanf>
 80168a6:	eeb1 8a40 	vneg.f32	s16, s0
 80168aa:	eeb0 0a48 	vmov.f32	s0, s16
 80168ae:	ecbd 8b02 	vpop	{d8}
 80168b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80168b6:	ecbd 8b02 	vpop	{d8}
 80168ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80168be:	f000 bf33 	b.w	8017728 <nanf>
 80168c2:	4620      	mov	r0, r4
 80168c4:	4629      	mov	r1, r5
 80168c6:	f7ea f99f 	bl	8000c08 <__aeabi_d2f>
 80168ca:	ee08 0a10 	vmov	s16, r0
 80168ce:	eddf 7a16 	vldr	s15, [pc, #88]	@ 8016928 <strtof+0xb8>
 80168d2:	eeb0 7ac8 	vabs.f32	s14, s16
 80168d6:	eeb4 7a67 	vcmp.f32	s14, s15
 80168da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80168de:	dd11      	ble.n	8016904 <strtof+0x94>
 80168e0:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 80168e4:	4b11      	ldr	r3, [pc, #68]	@ (801692c <strtof+0xbc>)
 80168e6:	f04f 32ff 	mov.w	r2, #4294967295
 80168ea:	4620      	mov	r0, r4
 80168ec:	4639      	mov	r1, r7
 80168ee:	f7ea f92d 	bl	8000b4c <__aeabi_dcmpun>
 80168f2:	b980      	cbnz	r0, 8016916 <strtof+0xa6>
 80168f4:	4b0d      	ldr	r3, [pc, #52]	@ (801692c <strtof+0xbc>)
 80168f6:	f04f 32ff 	mov.w	r2, #4294967295
 80168fa:	4620      	mov	r0, r4
 80168fc:	4639      	mov	r1, r7
 80168fe:	f7ea f907 	bl	8000b10 <__aeabi_dcmple>
 8016902:	b940      	cbnz	r0, 8016916 <strtof+0xa6>
 8016904:	ee18 3a10 	vmov	r3, s16
 8016908:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 801690c:	d1cd      	bne.n	80168aa <strtof+0x3a>
 801690e:	4b08      	ldr	r3, [pc, #32]	@ (8016930 <strtof+0xc0>)
 8016910:	402b      	ands	r3, r5
 8016912:	2b00      	cmp	r3, #0
 8016914:	d0c9      	beq.n	80168aa <strtof+0x3a>
 8016916:	f8d8 3000 	ldr.w	r3, [r8]
 801691a:	2222      	movs	r2, #34	@ 0x22
 801691c:	601a      	str	r2, [r3, #0]
 801691e:	e7c4      	b.n	80168aa <strtof+0x3a>
 8016920:	20000224 	.word	0x20000224
 8016924:	0801ae54 	.word	0x0801ae54
 8016928:	7f7fffff 	.word	0x7f7fffff
 801692c:	7fefffff 	.word	0x7fefffff
 8016930:	7ff00000 	.word	0x7ff00000
 8016934:	20000390 	.word	0x20000390

08016938 <_strtol_l.isra.0>:
 8016938:	2b24      	cmp	r3, #36	@ 0x24
 801693a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801693e:	4686      	mov	lr, r0
 8016940:	4690      	mov	r8, r2
 8016942:	d801      	bhi.n	8016948 <_strtol_l.isra.0+0x10>
 8016944:	2b01      	cmp	r3, #1
 8016946:	d106      	bne.n	8016956 <_strtol_l.isra.0+0x1e>
 8016948:	f000 fea8 	bl	801769c <__errno>
 801694c:	2316      	movs	r3, #22
 801694e:	6003      	str	r3, [r0, #0]
 8016950:	2000      	movs	r0, #0
 8016952:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016956:	4834      	ldr	r0, [pc, #208]	@ (8016a28 <_strtol_l.isra.0+0xf0>)
 8016958:	460d      	mov	r5, r1
 801695a:	462a      	mov	r2, r5
 801695c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016960:	5d06      	ldrb	r6, [r0, r4]
 8016962:	f016 0608 	ands.w	r6, r6, #8
 8016966:	d1f8      	bne.n	801695a <_strtol_l.isra.0+0x22>
 8016968:	2c2d      	cmp	r4, #45	@ 0x2d
 801696a:	d110      	bne.n	801698e <_strtol_l.isra.0+0x56>
 801696c:	782c      	ldrb	r4, [r5, #0]
 801696e:	2601      	movs	r6, #1
 8016970:	1c95      	adds	r5, r2, #2
 8016972:	f033 0210 	bics.w	r2, r3, #16
 8016976:	d115      	bne.n	80169a4 <_strtol_l.isra.0+0x6c>
 8016978:	2c30      	cmp	r4, #48	@ 0x30
 801697a:	d10d      	bne.n	8016998 <_strtol_l.isra.0+0x60>
 801697c:	782a      	ldrb	r2, [r5, #0]
 801697e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8016982:	2a58      	cmp	r2, #88	@ 0x58
 8016984:	d108      	bne.n	8016998 <_strtol_l.isra.0+0x60>
 8016986:	786c      	ldrb	r4, [r5, #1]
 8016988:	3502      	adds	r5, #2
 801698a:	2310      	movs	r3, #16
 801698c:	e00a      	b.n	80169a4 <_strtol_l.isra.0+0x6c>
 801698e:	2c2b      	cmp	r4, #43	@ 0x2b
 8016990:	bf04      	itt	eq
 8016992:	782c      	ldrbeq	r4, [r5, #0]
 8016994:	1c95      	addeq	r5, r2, #2
 8016996:	e7ec      	b.n	8016972 <_strtol_l.isra.0+0x3a>
 8016998:	2b00      	cmp	r3, #0
 801699a:	d1f6      	bne.n	801698a <_strtol_l.isra.0+0x52>
 801699c:	2c30      	cmp	r4, #48	@ 0x30
 801699e:	bf14      	ite	ne
 80169a0:	230a      	movne	r3, #10
 80169a2:	2308      	moveq	r3, #8
 80169a4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80169a8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80169ac:	2200      	movs	r2, #0
 80169ae:	fbbc f9f3 	udiv	r9, ip, r3
 80169b2:	4610      	mov	r0, r2
 80169b4:	fb03 ca19 	mls	sl, r3, r9, ip
 80169b8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80169bc:	2f09      	cmp	r7, #9
 80169be:	d80f      	bhi.n	80169e0 <_strtol_l.isra.0+0xa8>
 80169c0:	463c      	mov	r4, r7
 80169c2:	42a3      	cmp	r3, r4
 80169c4:	dd1b      	ble.n	80169fe <_strtol_l.isra.0+0xc6>
 80169c6:	1c57      	adds	r7, r2, #1
 80169c8:	d007      	beq.n	80169da <_strtol_l.isra.0+0xa2>
 80169ca:	4581      	cmp	r9, r0
 80169cc:	d314      	bcc.n	80169f8 <_strtol_l.isra.0+0xc0>
 80169ce:	d101      	bne.n	80169d4 <_strtol_l.isra.0+0x9c>
 80169d0:	45a2      	cmp	sl, r4
 80169d2:	db11      	blt.n	80169f8 <_strtol_l.isra.0+0xc0>
 80169d4:	fb00 4003 	mla	r0, r0, r3, r4
 80169d8:	2201      	movs	r2, #1
 80169da:	f815 4b01 	ldrb.w	r4, [r5], #1
 80169de:	e7eb      	b.n	80169b8 <_strtol_l.isra.0+0x80>
 80169e0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80169e4:	2f19      	cmp	r7, #25
 80169e6:	d801      	bhi.n	80169ec <_strtol_l.isra.0+0xb4>
 80169e8:	3c37      	subs	r4, #55	@ 0x37
 80169ea:	e7ea      	b.n	80169c2 <_strtol_l.isra.0+0x8a>
 80169ec:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80169f0:	2f19      	cmp	r7, #25
 80169f2:	d804      	bhi.n	80169fe <_strtol_l.isra.0+0xc6>
 80169f4:	3c57      	subs	r4, #87	@ 0x57
 80169f6:	e7e4      	b.n	80169c2 <_strtol_l.isra.0+0x8a>
 80169f8:	f04f 32ff 	mov.w	r2, #4294967295
 80169fc:	e7ed      	b.n	80169da <_strtol_l.isra.0+0xa2>
 80169fe:	1c53      	adds	r3, r2, #1
 8016a00:	d108      	bne.n	8016a14 <_strtol_l.isra.0+0xdc>
 8016a02:	2322      	movs	r3, #34	@ 0x22
 8016a04:	f8ce 3000 	str.w	r3, [lr]
 8016a08:	4660      	mov	r0, ip
 8016a0a:	f1b8 0f00 	cmp.w	r8, #0
 8016a0e:	d0a0      	beq.n	8016952 <_strtol_l.isra.0+0x1a>
 8016a10:	1e69      	subs	r1, r5, #1
 8016a12:	e006      	b.n	8016a22 <_strtol_l.isra.0+0xea>
 8016a14:	b106      	cbz	r6, 8016a18 <_strtol_l.isra.0+0xe0>
 8016a16:	4240      	negs	r0, r0
 8016a18:	f1b8 0f00 	cmp.w	r8, #0
 8016a1c:	d099      	beq.n	8016952 <_strtol_l.isra.0+0x1a>
 8016a1e:	2a00      	cmp	r2, #0
 8016a20:	d1f6      	bne.n	8016a10 <_strtol_l.isra.0+0xd8>
 8016a22:	f8c8 1000 	str.w	r1, [r8]
 8016a26:	e794      	b.n	8016952 <_strtol_l.isra.0+0x1a>
 8016a28:	0801aea9 	.word	0x0801aea9

08016a2c <strtol>:
 8016a2c:	4613      	mov	r3, r2
 8016a2e:	460a      	mov	r2, r1
 8016a30:	4601      	mov	r1, r0
 8016a32:	4802      	ldr	r0, [pc, #8]	@ (8016a3c <strtol+0x10>)
 8016a34:	6800      	ldr	r0, [r0, #0]
 8016a36:	f7ff bf7f 	b.w	8016938 <_strtol_l.isra.0>
 8016a3a:	bf00      	nop
 8016a3c:	20000390 	.word	0x20000390

08016a40 <__cvt>:
 8016a40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016a44:	ec57 6b10 	vmov	r6, r7, d0
 8016a48:	2f00      	cmp	r7, #0
 8016a4a:	460c      	mov	r4, r1
 8016a4c:	4619      	mov	r1, r3
 8016a4e:	463b      	mov	r3, r7
 8016a50:	bfbb      	ittet	lt
 8016a52:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8016a56:	461f      	movlt	r7, r3
 8016a58:	2300      	movge	r3, #0
 8016a5a:	232d      	movlt	r3, #45	@ 0x2d
 8016a5c:	700b      	strb	r3, [r1, #0]
 8016a5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016a60:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8016a64:	4691      	mov	r9, r2
 8016a66:	f023 0820 	bic.w	r8, r3, #32
 8016a6a:	bfbc      	itt	lt
 8016a6c:	4632      	movlt	r2, r6
 8016a6e:	4616      	movlt	r6, r2
 8016a70:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8016a74:	d005      	beq.n	8016a82 <__cvt+0x42>
 8016a76:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8016a7a:	d100      	bne.n	8016a7e <__cvt+0x3e>
 8016a7c:	3401      	adds	r4, #1
 8016a7e:	2102      	movs	r1, #2
 8016a80:	e000      	b.n	8016a84 <__cvt+0x44>
 8016a82:	2103      	movs	r1, #3
 8016a84:	ab03      	add	r3, sp, #12
 8016a86:	9301      	str	r3, [sp, #4]
 8016a88:	ab02      	add	r3, sp, #8
 8016a8a:	9300      	str	r3, [sp, #0]
 8016a8c:	ec47 6b10 	vmov	d0, r6, r7
 8016a90:	4653      	mov	r3, sl
 8016a92:	4622      	mov	r2, r4
 8016a94:	f000 fed8 	bl	8017848 <_dtoa_r>
 8016a98:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8016a9c:	4605      	mov	r5, r0
 8016a9e:	d119      	bne.n	8016ad4 <__cvt+0x94>
 8016aa0:	f019 0f01 	tst.w	r9, #1
 8016aa4:	d00e      	beq.n	8016ac4 <__cvt+0x84>
 8016aa6:	eb00 0904 	add.w	r9, r0, r4
 8016aaa:	2200      	movs	r2, #0
 8016aac:	2300      	movs	r3, #0
 8016aae:	4630      	mov	r0, r6
 8016ab0:	4639      	mov	r1, r7
 8016ab2:	f7ea f819 	bl	8000ae8 <__aeabi_dcmpeq>
 8016ab6:	b108      	cbz	r0, 8016abc <__cvt+0x7c>
 8016ab8:	f8cd 900c 	str.w	r9, [sp, #12]
 8016abc:	2230      	movs	r2, #48	@ 0x30
 8016abe:	9b03      	ldr	r3, [sp, #12]
 8016ac0:	454b      	cmp	r3, r9
 8016ac2:	d31e      	bcc.n	8016b02 <__cvt+0xc2>
 8016ac4:	9b03      	ldr	r3, [sp, #12]
 8016ac6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016ac8:	1b5b      	subs	r3, r3, r5
 8016aca:	4628      	mov	r0, r5
 8016acc:	6013      	str	r3, [r2, #0]
 8016ace:	b004      	add	sp, #16
 8016ad0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016ad4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8016ad8:	eb00 0904 	add.w	r9, r0, r4
 8016adc:	d1e5      	bne.n	8016aaa <__cvt+0x6a>
 8016ade:	7803      	ldrb	r3, [r0, #0]
 8016ae0:	2b30      	cmp	r3, #48	@ 0x30
 8016ae2:	d10a      	bne.n	8016afa <__cvt+0xba>
 8016ae4:	2200      	movs	r2, #0
 8016ae6:	2300      	movs	r3, #0
 8016ae8:	4630      	mov	r0, r6
 8016aea:	4639      	mov	r1, r7
 8016aec:	f7e9 fffc 	bl	8000ae8 <__aeabi_dcmpeq>
 8016af0:	b918      	cbnz	r0, 8016afa <__cvt+0xba>
 8016af2:	f1c4 0401 	rsb	r4, r4, #1
 8016af6:	f8ca 4000 	str.w	r4, [sl]
 8016afa:	f8da 3000 	ldr.w	r3, [sl]
 8016afe:	4499      	add	r9, r3
 8016b00:	e7d3      	b.n	8016aaa <__cvt+0x6a>
 8016b02:	1c59      	adds	r1, r3, #1
 8016b04:	9103      	str	r1, [sp, #12]
 8016b06:	701a      	strb	r2, [r3, #0]
 8016b08:	e7d9      	b.n	8016abe <__cvt+0x7e>

08016b0a <__exponent>:
 8016b0a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016b0c:	2900      	cmp	r1, #0
 8016b0e:	bfba      	itte	lt
 8016b10:	4249      	neglt	r1, r1
 8016b12:	232d      	movlt	r3, #45	@ 0x2d
 8016b14:	232b      	movge	r3, #43	@ 0x2b
 8016b16:	2909      	cmp	r1, #9
 8016b18:	7002      	strb	r2, [r0, #0]
 8016b1a:	7043      	strb	r3, [r0, #1]
 8016b1c:	dd29      	ble.n	8016b72 <__exponent+0x68>
 8016b1e:	f10d 0307 	add.w	r3, sp, #7
 8016b22:	461d      	mov	r5, r3
 8016b24:	270a      	movs	r7, #10
 8016b26:	461a      	mov	r2, r3
 8016b28:	fbb1 f6f7 	udiv	r6, r1, r7
 8016b2c:	fb07 1416 	mls	r4, r7, r6, r1
 8016b30:	3430      	adds	r4, #48	@ 0x30
 8016b32:	f802 4c01 	strb.w	r4, [r2, #-1]
 8016b36:	460c      	mov	r4, r1
 8016b38:	2c63      	cmp	r4, #99	@ 0x63
 8016b3a:	f103 33ff 	add.w	r3, r3, #4294967295
 8016b3e:	4631      	mov	r1, r6
 8016b40:	dcf1      	bgt.n	8016b26 <__exponent+0x1c>
 8016b42:	3130      	adds	r1, #48	@ 0x30
 8016b44:	1e94      	subs	r4, r2, #2
 8016b46:	f803 1c01 	strb.w	r1, [r3, #-1]
 8016b4a:	1c41      	adds	r1, r0, #1
 8016b4c:	4623      	mov	r3, r4
 8016b4e:	42ab      	cmp	r3, r5
 8016b50:	d30a      	bcc.n	8016b68 <__exponent+0x5e>
 8016b52:	f10d 0309 	add.w	r3, sp, #9
 8016b56:	1a9b      	subs	r3, r3, r2
 8016b58:	42ac      	cmp	r4, r5
 8016b5a:	bf88      	it	hi
 8016b5c:	2300      	movhi	r3, #0
 8016b5e:	3302      	adds	r3, #2
 8016b60:	4403      	add	r3, r0
 8016b62:	1a18      	subs	r0, r3, r0
 8016b64:	b003      	add	sp, #12
 8016b66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016b68:	f813 6b01 	ldrb.w	r6, [r3], #1
 8016b6c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8016b70:	e7ed      	b.n	8016b4e <__exponent+0x44>
 8016b72:	2330      	movs	r3, #48	@ 0x30
 8016b74:	3130      	adds	r1, #48	@ 0x30
 8016b76:	7083      	strb	r3, [r0, #2]
 8016b78:	70c1      	strb	r1, [r0, #3]
 8016b7a:	1d03      	adds	r3, r0, #4
 8016b7c:	e7f1      	b.n	8016b62 <__exponent+0x58>
	...

08016b80 <_printf_float>:
 8016b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016b84:	b08d      	sub	sp, #52	@ 0x34
 8016b86:	460c      	mov	r4, r1
 8016b88:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8016b8c:	4616      	mov	r6, r2
 8016b8e:	461f      	mov	r7, r3
 8016b90:	4605      	mov	r5, r0
 8016b92:	f000 fd29 	bl	80175e8 <_localeconv_r>
 8016b96:	6803      	ldr	r3, [r0, #0]
 8016b98:	9304      	str	r3, [sp, #16]
 8016b9a:	4618      	mov	r0, r3
 8016b9c:	f7e9 fb78 	bl	8000290 <strlen>
 8016ba0:	2300      	movs	r3, #0
 8016ba2:	930a      	str	r3, [sp, #40]	@ 0x28
 8016ba4:	f8d8 3000 	ldr.w	r3, [r8]
 8016ba8:	9005      	str	r0, [sp, #20]
 8016baa:	3307      	adds	r3, #7
 8016bac:	f023 0307 	bic.w	r3, r3, #7
 8016bb0:	f103 0208 	add.w	r2, r3, #8
 8016bb4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8016bb8:	f8d4 b000 	ldr.w	fp, [r4]
 8016bbc:	f8c8 2000 	str.w	r2, [r8]
 8016bc0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8016bc4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8016bc8:	9307      	str	r3, [sp, #28]
 8016bca:	f8cd 8018 	str.w	r8, [sp, #24]
 8016bce:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8016bd2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016bd6:	4b9c      	ldr	r3, [pc, #624]	@ (8016e48 <_printf_float+0x2c8>)
 8016bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8016bdc:	f7e9 ffb6 	bl	8000b4c <__aeabi_dcmpun>
 8016be0:	bb70      	cbnz	r0, 8016c40 <_printf_float+0xc0>
 8016be2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016be6:	4b98      	ldr	r3, [pc, #608]	@ (8016e48 <_printf_float+0x2c8>)
 8016be8:	f04f 32ff 	mov.w	r2, #4294967295
 8016bec:	f7e9 ff90 	bl	8000b10 <__aeabi_dcmple>
 8016bf0:	bb30      	cbnz	r0, 8016c40 <_printf_float+0xc0>
 8016bf2:	2200      	movs	r2, #0
 8016bf4:	2300      	movs	r3, #0
 8016bf6:	4640      	mov	r0, r8
 8016bf8:	4649      	mov	r1, r9
 8016bfa:	f7e9 ff7f 	bl	8000afc <__aeabi_dcmplt>
 8016bfe:	b110      	cbz	r0, 8016c06 <_printf_float+0x86>
 8016c00:	232d      	movs	r3, #45	@ 0x2d
 8016c02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016c06:	4a91      	ldr	r2, [pc, #580]	@ (8016e4c <_printf_float+0x2cc>)
 8016c08:	4b91      	ldr	r3, [pc, #580]	@ (8016e50 <_printf_float+0x2d0>)
 8016c0a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8016c0e:	bf8c      	ite	hi
 8016c10:	4690      	movhi	r8, r2
 8016c12:	4698      	movls	r8, r3
 8016c14:	2303      	movs	r3, #3
 8016c16:	6123      	str	r3, [r4, #16]
 8016c18:	f02b 0304 	bic.w	r3, fp, #4
 8016c1c:	6023      	str	r3, [r4, #0]
 8016c1e:	f04f 0900 	mov.w	r9, #0
 8016c22:	9700      	str	r7, [sp, #0]
 8016c24:	4633      	mov	r3, r6
 8016c26:	aa0b      	add	r2, sp, #44	@ 0x2c
 8016c28:	4621      	mov	r1, r4
 8016c2a:	4628      	mov	r0, r5
 8016c2c:	f000 f9d2 	bl	8016fd4 <_printf_common>
 8016c30:	3001      	adds	r0, #1
 8016c32:	f040 808d 	bne.w	8016d50 <_printf_float+0x1d0>
 8016c36:	f04f 30ff 	mov.w	r0, #4294967295
 8016c3a:	b00d      	add	sp, #52	@ 0x34
 8016c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c40:	4642      	mov	r2, r8
 8016c42:	464b      	mov	r3, r9
 8016c44:	4640      	mov	r0, r8
 8016c46:	4649      	mov	r1, r9
 8016c48:	f7e9 ff80 	bl	8000b4c <__aeabi_dcmpun>
 8016c4c:	b140      	cbz	r0, 8016c60 <_printf_float+0xe0>
 8016c4e:	464b      	mov	r3, r9
 8016c50:	2b00      	cmp	r3, #0
 8016c52:	bfbc      	itt	lt
 8016c54:	232d      	movlt	r3, #45	@ 0x2d
 8016c56:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8016c5a:	4a7e      	ldr	r2, [pc, #504]	@ (8016e54 <_printf_float+0x2d4>)
 8016c5c:	4b7e      	ldr	r3, [pc, #504]	@ (8016e58 <_printf_float+0x2d8>)
 8016c5e:	e7d4      	b.n	8016c0a <_printf_float+0x8a>
 8016c60:	6863      	ldr	r3, [r4, #4]
 8016c62:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8016c66:	9206      	str	r2, [sp, #24]
 8016c68:	1c5a      	adds	r2, r3, #1
 8016c6a:	d13b      	bne.n	8016ce4 <_printf_float+0x164>
 8016c6c:	2306      	movs	r3, #6
 8016c6e:	6063      	str	r3, [r4, #4]
 8016c70:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8016c74:	2300      	movs	r3, #0
 8016c76:	6022      	str	r2, [r4, #0]
 8016c78:	9303      	str	r3, [sp, #12]
 8016c7a:	ab0a      	add	r3, sp, #40	@ 0x28
 8016c7c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8016c80:	ab09      	add	r3, sp, #36	@ 0x24
 8016c82:	9300      	str	r3, [sp, #0]
 8016c84:	6861      	ldr	r1, [r4, #4]
 8016c86:	ec49 8b10 	vmov	d0, r8, r9
 8016c8a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8016c8e:	4628      	mov	r0, r5
 8016c90:	f7ff fed6 	bl	8016a40 <__cvt>
 8016c94:	9b06      	ldr	r3, [sp, #24]
 8016c96:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8016c98:	2b47      	cmp	r3, #71	@ 0x47
 8016c9a:	4680      	mov	r8, r0
 8016c9c:	d129      	bne.n	8016cf2 <_printf_float+0x172>
 8016c9e:	1cc8      	adds	r0, r1, #3
 8016ca0:	db02      	blt.n	8016ca8 <_printf_float+0x128>
 8016ca2:	6863      	ldr	r3, [r4, #4]
 8016ca4:	4299      	cmp	r1, r3
 8016ca6:	dd41      	ble.n	8016d2c <_printf_float+0x1ac>
 8016ca8:	f1aa 0a02 	sub.w	sl, sl, #2
 8016cac:	fa5f fa8a 	uxtb.w	sl, sl
 8016cb0:	3901      	subs	r1, #1
 8016cb2:	4652      	mov	r2, sl
 8016cb4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8016cb8:	9109      	str	r1, [sp, #36]	@ 0x24
 8016cba:	f7ff ff26 	bl	8016b0a <__exponent>
 8016cbe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8016cc0:	1813      	adds	r3, r2, r0
 8016cc2:	2a01      	cmp	r2, #1
 8016cc4:	4681      	mov	r9, r0
 8016cc6:	6123      	str	r3, [r4, #16]
 8016cc8:	dc02      	bgt.n	8016cd0 <_printf_float+0x150>
 8016cca:	6822      	ldr	r2, [r4, #0]
 8016ccc:	07d2      	lsls	r2, r2, #31
 8016cce:	d501      	bpl.n	8016cd4 <_printf_float+0x154>
 8016cd0:	3301      	adds	r3, #1
 8016cd2:	6123      	str	r3, [r4, #16]
 8016cd4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8016cd8:	2b00      	cmp	r3, #0
 8016cda:	d0a2      	beq.n	8016c22 <_printf_float+0xa2>
 8016cdc:	232d      	movs	r3, #45	@ 0x2d
 8016cde:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016ce2:	e79e      	b.n	8016c22 <_printf_float+0xa2>
 8016ce4:	9a06      	ldr	r2, [sp, #24]
 8016ce6:	2a47      	cmp	r2, #71	@ 0x47
 8016ce8:	d1c2      	bne.n	8016c70 <_printf_float+0xf0>
 8016cea:	2b00      	cmp	r3, #0
 8016cec:	d1c0      	bne.n	8016c70 <_printf_float+0xf0>
 8016cee:	2301      	movs	r3, #1
 8016cf0:	e7bd      	b.n	8016c6e <_printf_float+0xee>
 8016cf2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8016cf6:	d9db      	bls.n	8016cb0 <_printf_float+0x130>
 8016cf8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8016cfc:	d118      	bne.n	8016d30 <_printf_float+0x1b0>
 8016cfe:	2900      	cmp	r1, #0
 8016d00:	6863      	ldr	r3, [r4, #4]
 8016d02:	dd0b      	ble.n	8016d1c <_printf_float+0x19c>
 8016d04:	6121      	str	r1, [r4, #16]
 8016d06:	b913      	cbnz	r3, 8016d0e <_printf_float+0x18e>
 8016d08:	6822      	ldr	r2, [r4, #0]
 8016d0a:	07d0      	lsls	r0, r2, #31
 8016d0c:	d502      	bpl.n	8016d14 <_printf_float+0x194>
 8016d0e:	3301      	adds	r3, #1
 8016d10:	440b      	add	r3, r1
 8016d12:	6123      	str	r3, [r4, #16]
 8016d14:	65a1      	str	r1, [r4, #88]	@ 0x58
 8016d16:	f04f 0900 	mov.w	r9, #0
 8016d1a:	e7db      	b.n	8016cd4 <_printf_float+0x154>
 8016d1c:	b913      	cbnz	r3, 8016d24 <_printf_float+0x1a4>
 8016d1e:	6822      	ldr	r2, [r4, #0]
 8016d20:	07d2      	lsls	r2, r2, #31
 8016d22:	d501      	bpl.n	8016d28 <_printf_float+0x1a8>
 8016d24:	3302      	adds	r3, #2
 8016d26:	e7f4      	b.n	8016d12 <_printf_float+0x192>
 8016d28:	2301      	movs	r3, #1
 8016d2a:	e7f2      	b.n	8016d12 <_printf_float+0x192>
 8016d2c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8016d30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016d32:	4299      	cmp	r1, r3
 8016d34:	db05      	blt.n	8016d42 <_printf_float+0x1c2>
 8016d36:	6823      	ldr	r3, [r4, #0]
 8016d38:	6121      	str	r1, [r4, #16]
 8016d3a:	07d8      	lsls	r0, r3, #31
 8016d3c:	d5ea      	bpl.n	8016d14 <_printf_float+0x194>
 8016d3e:	1c4b      	adds	r3, r1, #1
 8016d40:	e7e7      	b.n	8016d12 <_printf_float+0x192>
 8016d42:	2900      	cmp	r1, #0
 8016d44:	bfd4      	ite	le
 8016d46:	f1c1 0202 	rsble	r2, r1, #2
 8016d4a:	2201      	movgt	r2, #1
 8016d4c:	4413      	add	r3, r2
 8016d4e:	e7e0      	b.n	8016d12 <_printf_float+0x192>
 8016d50:	6823      	ldr	r3, [r4, #0]
 8016d52:	055a      	lsls	r2, r3, #21
 8016d54:	d407      	bmi.n	8016d66 <_printf_float+0x1e6>
 8016d56:	6923      	ldr	r3, [r4, #16]
 8016d58:	4642      	mov	r2, r8
 8016d5a:	4631      	mov	r1, r6
 8016d5c:	4628      	mov	r0, r5
 8016d5e:	47b8      	blx	r7
 8016d60:	3001      	adds	r0, #1
 8016d62:	d12b      	bne.n	8016dbc <_printf_float+0x23c>
 8016d64:	e767      	b.n	8016c36 <_printf_float+0xb6>
 8016d66:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8016d6a:	f240 80dd 	bls.w	8016f28 <_printf_float+0x3a8>
 8016d6e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8016d72:	2200      	movs	r2, #0
 8016d74:	2300      	movs	r3, #0
 8016d76:	f7e9 feb7 	bl	8000ae8 <__aeabi_dcmpeq>
 8016d7a:	2800      	cmp	r0, #0
 8016d7c:	d033      	beq.n	8016de6 <_printf_float+0x266>
 8016d7e:	4a37      	ldr	r2, [pc, #220]	@ (8016e5c <_printf_float+0x2dc>)
 8016d80:	2301      	movs	r3, #1
 8016d82:	4631      	mov	r1, r6
 8016d84:	4628      	mov	r0, r5
 8016d86:	47b8      	blx	r7
 8016d88:	3001      	adds	r0, #1
 8016d8a:	f43f af54 	beq.w	8016c36 <_printf_float+0xb6>
 8016d8e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8016d92:	4543      	cmp	r3, r8
 8016d94:	db02      	blt.n	8016d9c <_printf_float+0x21c>
 8016d96:	6823      	ldr	r3, [r4, #0]
 8016d98:	07d8      	lsls	r0, r3, #31
 8016d9a:	d50f      	bpl.n	8016dbc <_printf_float+0x23c>
 8016d9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016da0:	4631      	mov	r1, r6
 8016da2:	4628      	mov	r0, r5
 8016da4:	47b8      	blx	r7
 8016da6:	3001      	adds	r0, #1
 8016da8:	f43f af45 	beq.w	8016c36 <_printf_float+0xb6>
 8016dac:	f04f 0900 	mov.w	r9, #0
 8016db0:	f108 38ff 	add.w	r8, r8, #4294967295
 8016db4:	f104 0a1a 	add.w	sl, r4, #26
 8016db8:	45c8      	cmp	r8, r9
 8016dba:	dc09      	bgt.n	8016dd0 <_printf_float+0x250>
 8016dbc:	6823      	ldr	r3, [r4, #0]
 8016dbe:	079b      	lsls	r3, r3, #30
 8016dc0:	f100 8103 	bmi.w	8016fca <_printf_float+0x44a>
 8016dc4:	68e0      	ldr	r0, [r4, #12]
 8016dc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016dc8:	4298      	cmp	r0, r3
 8016dca:	bfb8      	it	lt
 8016dcc:	4618      	movlt	r0, r3
 8016dce:	e734      	b.n	8016c3a <_printf_float+0xba>
 8016dd0:	2301      	movs	r3, #1
 8016dd2:	4652      	mov	r2, sl
 8016dd4:	4631      	mov	r1, r6
 8016dd6:	4628      	mov	r0, r5
 8016dd8:	47b8      	blx	r7
 8016dda:	3001      	adds	r0, #1
 8016ddc:	f43f af2b 	beq.w	8016c36 <_printf_float+0xb6>
 8016de0:	f109 0901 	add.w	r9, r9, #1
 8016de4:	e7e8      	b.n	8016db8 <_printf_float+0x238>
 8016de6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016de8:	2b00      	cmp	r3, #0
 8016dea:	dc39      	bgt.n	8016e60 <_printf_float+0x2e0>
 8016dec:	4a1b      	ldr	r2, [pc, #108]	@ (8016e5c <_printf_float+0x2dc>)
 8016dee:	2301      	movs	r3, #1
 8016df0:	4631      	mov	r1, r6
 8016df2:	4628      	mov	r0, r5
 8016df4:	47b8      	blx	r7
 8016df6:	3001      	adds	r0, #1
 8016df8:	f43f af1d 	beq.w	8016c36 <_printf_float+0xb6>
 8016dfc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8016e00:	ea59 0303 	orrs.w	r3, r9, r3
 8016e04:	d102      	bne.n	8016e0c <_printf_float+0x28c>
 8016e06:	6823      	ldr	r3, [r4, #0]
 8016e08:	07d9      	lsls	r1, r3, #31
 8016e0a:	d5d7      	bpl.n	8016dbc <_printf_float+0x23c>
 8016e0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016e10:	4631      	mov	r1, r6
 8016e12:	4628      	mov	r0, r5
 8016e14:	47b8      	blx	r7
 8016e16:	3001      	adds	r0, #1
 8016e18:	f43f af0d 	beq.w	8016c36 <_printf_float+0xb6>
 8016e1c:	f04f 0a00 	mov.w	sl, #0
 8016e20:	f104 0b1a 	add.w	fp, r4, #26
 8016e24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016e26:	425b      	negs	r3, r3
 8016e28:	4553      	cmp	r3, sl
 8016e2a:	dc01      	bgt.n	8016e30 <_printf_float+0x2b0>
 8016e2c:	464b      	mov	r3, r9
 8016e2e:	e793      	b.n	8016d58 <_printf_float+0x1d8>
 8016e30:	2301      	movs	r3, #1
 8016e32:	465a      	mov	r2, fp
 8016e34:	4631      	mov	r1, r6
 8016e36:	4628      	mov	r0, r5
 8016e38:	47b8      	blx	r7
 8016e3a:	3001      	adds	r0, #1
 8016e3c:	f43f aefb 	beq.w	8016c36 <_printf_float+0xb6>
 8016e40:	f10a 0a01 	add.w	sl, sl, #1
 8016e44:	e7ee      	b.n	8016e24 <_printf_float+0x2a4>
 8016e46:	bf00      	nop
 8016e48:	7fefffff 	.word	0x7fefffff
 8016e4c:	0801ac8a 	.word	0x0801ac8a
 8016e50:	0801ac86 	.word	0x0801ac86
 8016e54:	0801ac92 	.word	0x0801ac92
 8016e58:	0801ac8e 	.word	0x0801ac8e
 8016e5c:	0801ac96 	.word	0x0801ac96
 8016e60:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8016e62:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8016e66:	4553      	cmp	r3, sl
 8016e68:	bfa8      	it	ge
 8016e6a:	4653      	movge	r3, sl
 8016e6c:	2b00      	cmp	r3, #0
 8016e6e:	4699      	mov	r9, r3
 8016e70:	dc36      	bgt.n	8016ee0 <_printf_float+0x360>
 8016e72:	f04f 0b00 	mov.w	fp, #0
 8016e76:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016e7a:	f104 021a 	add.w	r2, r4, #26
 8016e7e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8016e80:	9306      	str	r3, [sp, #24]
 8016e82:	eba3 0309 	sub.w	r3, r3, r9
 8016e86:	455b      	cmp	r3, fp
 8016e88:	dc31      	bgt.n	8016eee <_printf_float+0x36e>
 8016e8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016e8c:	459a      	cmp	sl, r3
 8016e8e:	dc3a      	bgt.n	8016f06 <_printf_float+0x386>
 8016e90:	6823      	ldr	r3, [r4, #0]
 8016e92:	07da      	lsls	r2, r3, #31
 8016e94:	d437      	bmi.n	8016f06 <_printf_float+0x386>
 8016e96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016e98:	ebaa 0903 	sub.w	r9, sl, r3
 8016e9c:	9b06      	ldr	r3, [sp, #24]
 8016e9e:	ebaa 0303 	sub.w	r3, sl, r3
 8016ea2:	4599      	cmp	r9, r3
 8016ea4:	bfa8      	it	ge
 8016ea6:	4699      	movge	r9, r3
 8016ea8:	f1b9 0f00 	cmp.w	r9, #0
 8016eac:	dc33      	bgt.n	8016f16 <_printf_float+0x396>
 8016eae:	f04f 0800 	mov.w	r8, #0
 8016eb2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016eb6:	f104 0b1a 	add.w	fp, r4, #26
 8016eba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016ebc:	ebaa 0303 	sub.w	r3, sl, r3
 8016ec0:	eba3 0309 	sub.w	r3, r3, r9
 8016ec4:	4543      	cmp	r3, r8
 8016ec6:	f77f af79 	ble.w	8016dbc <_printf_float+0x23c>
 8016eca:	2301      	movs	r3, #1
 8016ecc:	465a      	mov	r2, fp
 8016ece:	4631      	mov	r1, r6
 8016ed0:	4628      	mov	r0, r5
 8016ed2:	47b8      	blx	r7
 8016ed4:	3001      	adds	r0, #1
 8016ed6:	f43f aeae 	beq.w	8016c36 <_printf_float+0xb6>
 8016eda:	f108 0801 	add.w	r8, r8, #1
 8016ede:	e7ec      	b.n	8016eba <_printf_float+0x33a>
 8016ee0:	4642      	mov	r2, r8
 8016ee2:	4631      	mov	r1, r6
 8016ee4:	4628      	mov	r0, r5
 8016ee6:	47b8      	blx	r7
 8016ee8:	3001      	adds	r0, #1
 8016eea:	d1c2      	bne.n	8016e72 <_printf_float+0x2f2>
 8016eec:	e6a3      	b.n	8016c36 <_printf_float+0xb6>
 8016eee:	2301      	movs	r3, #1
 8016ef0:	4631      	mov	r1, r6
 8016ef2:	4628      	mov	r0, r5
 8016ef4:	9206      	str	r2, [sp, #24]
 8016ef6:	47b8      	blx	r7
 8016ef8:	3001      	adds	r0, #1
 8016efa:	f43f ae9c 	beq.w	8016c36 <_printf_float+0xb6>
 8016efe:	9a06      	ldr	r2, [sp, #24]
 8016f00:	f10b 0b01 	add.w	fp, fp, #1
 8016f04:	e7bb      	b.n	8016e7e <_printf_float+0x2fe>
 8016f06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016f0a:	4631      	mov	r1, r6
 8016f0c:	4628      	mov	r0, r5
 8016f0e:	47b8      	blx	r7
 8016f10:	3001      	adds	r0, #1
 8016f12:	d1c0      	bne.n	8016e96 <_printf_float+0x316>
 8016f14:	e68f      	b.n	8016c36 <_printf_float+0xb6>
 8016f16:	9a06      	ldr	r2, [sp, #24]
 8016f18:	464b      	mov	r3, r9
 8016f1a:	4442      	add	r2, r8
 8016f1c:	4631      	mov	r1, r6
 8016f1e:	4628      	mov	r0, r5
 8016f20:	47b8      	blx	r7
 8016f22:	3001      	adds	r0, #1
 8016f24:	d1c3      	bne.n	8016eae <_printf_float+0x32e>
 8016f26:	e686      	b.n	8016c36 <_printf_float+0xb6>
 8016f28:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8016f2c:	f1ba 0f01 	cmp.w	sl, #1
 8016f30:	dc01      	bgt.n	8016f36 <_printf_float+0x3b6>
 8016f32:	07db      	lsls	r3, r3, #31
 8016f34:	d536      	bpl.n	8016fa4 <_printf_float+0x424>
 8016f36:	2301      	movs	r3, #1
 8016f38:	4642      	mov	r2, r8
 8016f3a:	4631      	mov	r1, r6
 8016f3c:	4628      	mov	r0, r5
 8016f3e:	47b8      	blx	r7
 8016f40:	3001      	adds	r0, #1
 8016f42:	f43f ae78 	beq.w	8016c36 <_printf_float+0xb6>
 8016f46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016f4a:	4631      	mov	r1, r6
 8016f4c:	4628      	mov	r0, r5
 8016f4e:	47b8      	blx	r7
 8016f50:	3001      	adds	r0, #1
 8016f52:	f43f ae70 	beq.w	8016c36 <_printf_float+0xb6>
 8016f56:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8016f5a:	2200      	movs	r2, #0
 8016f5c:	2300      	movs	r3, #0
 8016f5e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016f62:	f7e9 fdc1 	bl	8000ae8 <__aeabi_dcmpeq>
 8016f66:	b9c0      	cbnz	r0, 8016f9a <_printf_float+0x41a>
 8016f68:	4653      	mov	r3, sl
 8016f6a:	f108 0201 	add.w	r2, r8, #1
 8016f6e:	4631      	mov	r1, r6
 8016f70:	4628      	mov	r0, r5
 8016f72:	47b8      	blx	r7
 8016f74:	3001      	adds	r0, #1
 8016f76:	d10c      	bne.n	8016f92 <_printf_float+0x412>
 8016f78:	e65d      	b.n	8016c36 <_printf_float+0xb6>
 8016f7a:	2301      	movs	r3, #1
 8016f7c:	465a      	mov	r2, fp
 8016f7e:	4631      	mov	r1, r6
 8016f80:	4628      	mov	r0, r5
 8016f82:	47b8      	blx	r7
 8016f84:	3001      	adds	r0, #1
 8016f86:	f43f ae56 	beq.w	8016c36 <_printf_float+0xb6>
 8016f8a:	f108 0801 	add.w	r8, r8, #1
 8016f8e:	45d0      	cmp	r8, sl
 8016f90:	dbf3      	blt.n	8016f7a <_printf_float+0x3fa>
 8016f92:	464b      	mov	r3, r9
 8016f94:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8016f98:	e6df      	b.n	8016d5a <_printf_float+0x1da>
 8016f9a:	f04f 0800 	mov.w	r8, #0
 8016f9e:	f104 0b1a 	add.w	fp, r4, #26
 8016fa2:	e7f4      	b.n	8016f8e <_printf_float+0x40e>
 8016fa4:	2301      	movs	r3, #1
 8016fa6:	4642      	mov	r2, r8
 8016fa8:	e7e1      	b.n	8016f6e <_printf_float+0x3ee>
 8016faa:	2301      	movs	r3, #1
 8016fac:	464a      	mov	r2, r9
 8016fae:	4631      	mov	r1, r6
 8016fb0:	4628      	mov	r0, r5
 8016fb2:	47b8      	blx	r7
 8016fb4:	3001      	adds	r0, #1
 8016fb6:	f43f ae3e 	beq.w	8016c36 <_printf_float+0xb6>
 8016fba:	f108 0801 	add.w	r8, r8, #1
 8016fbe:	68e3      	ldr	r3, [r4, #12]
 8016fc0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8016fc2:	1a5b      	subs	r3, r3, r1
 8016fc4:	4543      	cmp	r3, r8
 8016fc6:	dcf0      	bgt.n	8016faa <_printf_float+0x42a>
 8016fc8:	e6fc      	b.n	8016dc4 <_printf_float+0x244>
 8016fca:	f04f 0800 	mov.w	r8, #0
 8016fce:	f104 0919 	add.w	r9, r4, #25
 8016fd2:	e7f4      	b.n	8016fbe <_printf_float+0x43e>

08016fd4 <_printf_common>:
 8016fd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016fd8:	4616      	mov	r6, r2
 8016fda:	4698      	mov	r8, r3
 8016fdc:	688a      	ldr	r2, [r1, #8]
 8016fde:	690b      	ldr	r3, [r1, #16]
 8016fe0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8016fe4:	4293      	cmp	r3, r2
 8016fe6:	bfb8      	it	lt
 8016fe8:	4613      	movlt	r3, r2
 8016fea:	6033      	str	r3, [r6, #0]
 8016fec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8016ff0:	4607      	mov	r7, r0
 8016ff2:	460c      	mov	r4, r1
 8016ff4:	b10a      	cbz	r2, 8016ffa <_printf_common+0x26>
 8016ff6:	3301      	adds	r3, #1
 8016ff8:	6033      	str	r3, [r6, #0]
 8016ffa:	6823      	ldr	r3, [r4, #0]
 8016ffc:	0699      	lsls	r1, r3, #26
 8016ffe:	bf42      	ittt	mi
 8017000:	6833      	ldrmi	r3, [r6, #0]
 8017002:	3302      	addmi	r3, #2
 8017004:	6033      	strmi	r3, [r6, #0]
 8017006:	6825      	ldr	r5, [r4, #0]
 8017008:	f015 0506 	ands.w	r5, r5, #6
 801700c:	d106      	bne.n	801701c <_printf_common+0x48>
 801700e:	f104 0a19 	add.w	sl, r4, #25
 8017012:	68e3      	ldr	r3, [r4, #12]
 8017014:	6832      	ldr	r2, [r6, #0]
 8017016:	1a9b      	subs	r3, r3, r2
 8017018:	42ab      	cmp	r3, r5
 801701a:	dc26      	bgt.n	801706a <_printf_common+0x96>
 801701c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8017020:	6822      	ldr	r2, [r4, #0]
 8017022:	3b00      	subs	r3, #0
 8017024:	bf18      	it	ne
 8017026:	2301      	movne	r3, #1
 8017028:	0692      	lsls	r2, r2, #26
 801702a:	d42b      	bmi.n	8017084 <_printf_common+0xb0>
 801702c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8017030:	4641      	mov	r1, r8
 8017032:	4638      	mov	r0, r7
 8017034:	47c8      	blx	r9
 8017036:	3001      	adds	r0, #1
 8017038:	d01e      	beq.n	8017078 <_printf_common+0xa4>
 801703a:	6823      	ldr	r3, [r4, #0]
 801703c:	6922      	ldr	r2, [r4, #16]
 801703e:	f003 0306 	and.w	r3, r3, #6
 8017042:	2b04      	cmp	r3, #4
 8017044:	bf02      	ittt	eq
 8017046:	68e5      	ldreq	r5, [r4, #12]
 8017048:	6833      	ldreq	r3, [r6, #0]
 801704a:	1aed      	subeq	r5, r5, r3
 801704c:	68a3      	ldr	r3, [r4, #8]
 801704e:	bf0c      	ite	eq
 8017050:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017054:	2500      	movne	r5, #0
 8017056:	4293      	cmp	r3, r2
 8017058:	bfc4      	itt	gt
 801705a:	1a9b      	subgt	r3, r3, r2
 801705c:	18ed      	addgt	r5, r5, r3
 801705e:	2600      	movs	r6, #0
 8017060:	341a      	adds	r4, #26
 8017062:	42b5      	cmp	r5, r6
 8017064:	d11a      	bne.n	801709c <_printf_common+0xc8>
 8017066:	2000      	movs	r0, #0
 8017068:	e008      	b.n	801707c <_printf_common+0xa8>
 801706a:	2301      	movs	r3, #1
 801706c:	4652      	mov	r2, sl
 801706e:	4641      	mov	r1, r8
 8017070:	4638      	mov	r0, r7
 8017072:	47c8      	blx	r9
 8017074:	3001      	adds	r0, #1
 8017076:	d103      	bne.n	8017080 <_printf_common+0xac>
 8017078:	f04f 30ff 	mov.w	r0, #4294967295
 801707c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017080:	3501      	adds	r5, #1
 8017082:	e7c6      	b.n	8017012 <_printf_common+0x3e>
 8017084:	18e1      	adds	r1, r4, r3
 8017086:	1c5a      	adds	r2, r3, #1
 8017088:	2030      	movs	r0, #48	@ 0x30
 801708a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801708e:	4422      	add	r2, r4
 8017090:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8017094:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8017098:	3302      	adds	r3, #2
 801709a:	e7c7      	b.n	801702c <_printf_common+0x58>
 801709c:	2301      	movs	r3, #1
 801709e:	4622      	mov	r2, r4
 80170a0:	4641      	mov	r1, r8
 80170a2:	4638      	mov	r0, r7
 80170a4:	47c8      	blx	r9
 80170a6:	3001      	adds	r0, #1
 80170a8:	d0e6      	beq.n	8017078 <_printf_common+0xa4>
 80170aa:	3601      	adds	r6, #1
 80170ac:	e7d9      	b.n	8017062 <_printf_common+0x8e>
	...

080170b0 <_printf_i>:
 80170b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80170b4:	7e0f      	ldrb	r7, [r1, #24]
 80170b6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80170b8:	2f78      	cmp	r7, #120	@ 0x78
 80170ba:	4691      	mov	r9, r2
 80170bc:	4680      	mov	r8, r0
 80170be:	460c      	mov	r4, r1
 80170c0:	469a      	mov	sl, r3
 80170c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80170c6:	d807      	bhi.n	80170d8 <_printf_i+0x28>
 80170c8:	2f62      	cmp	r7, #98	@ 0x62
 80170ca:	d80a      	bhi.n	80170e2 <_printf_i+0x32>
 80170cc:	2f00      	cmp	r7, #0
 80170ce:	f000 80d1 	beq.w	8017274 <_printf_i+0x1c4>
 80170d2:	2f58      	cmp	r7, #88	@ 0x58
 80170d4:	f000 80b8 	beq.w	8017248 <_printf_i+0x198>
 80170d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80170dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80170e0:	e03a      	b.n	8017158 <_printf_i+0xa8>
 80170e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80170e6:	2b15      	cmp	r3, #21
 80170e8:	d8f6      	bhi.n	80170d8 <_printf_i+0x28>
 80170ea:	a101      	add	r1, pc, #4	@ (adr r1, 80170f0 <_printf_i+0x40>)
 80170ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80170f0:	08017149 	.word	0x08017149
 80170f4:	0801715d 	.word	0x0801715d
 80170f8:	080170d9 	.word	0x080170d9
 80170fc:	080170d9 	.word	0x080170d9
 8017100:	080170d9 	.word	0x080170d9
 8017104:	080170d9 	.word	0x080170d9
 8017108:	0801715d 	.word	0x0801715d
 801710c:	080170d9 	.word	0x080170d9
 8017110:	080170d9 	.word	0x080170d9
 8017114:	080170d9 	.word	0x080170d9
 8017118:	080170d9 	.word	0x080170d9
 801711c:	0801725b 	.word	0x0801725b
 8017120:	08017187 	.word	0x08017187
 8017124:	08017215 	.word	0x08017215
 8017128:	080170d9 	.word	0x080170d9
 801712c:	080170d9 	.word	0x080170d9
 8017130:	0801727d 	.word	0x0801727d
 8017134:	080170d9 	.word	0x080170d9
 8017138:	08017187 	.word	0x08017187
 801713c:	080170d9 	.word	0x080170d9
 8017140:	080170d9 	.word	0x080170d9
 8017144:	0801721d 	.word	0x0801721d
 8017148:	6833      	ldr	r3, [r6, #0]
 801714a:	1d1a      	adds	r2, r3, #4
 801714c:	681b      	ldr	r3, [r3, #0]
 801714e:	6032      	str	r2, [r6, #0]
 8017150:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017154:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8017158:	2301      	movs	r3, #1
 801715a:	e09c      	b.n	8017296 <_printf_i+0x1e6>
 801715c:	6833      	ldr	r3, [r6, #0]
 801715e:	6820      	ldr	r0, [r4, #0]
 8017160:	1d19      	adds	r1, r3, #4
 8017162:	6031      	str	r1, [r6, #0]
 8017164:	0606      	lsls	r6, r0, #24
 8017166:	d501      	bpl.n	801716c <_printf_i+0xbc>
 8017168:	681d      	ldr	r5, [r3, #0]
 801716a:	e003      	b.n	8017174 <_printf_i+0xc4>
 801716c:	0645      	lsls	r5, r0, #25
 801716e:	d5fb      	bpl.n	8017168 <_printf_i+0xb8>
 8017170:	f9b3 5000 	ldrsh.w	r5, [r3]
 8017174:	2d00      	cmp	r5, #0
 8017176:	da03      	bge.n	8017180 <_printf_i+0xd0>
 8017178:	232d      	movs	r3, #45	@ 0x2d
 801717a:	426d      	negs	r5, r5
 801717c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017180:	4858      	ldr	r0, [pc, #352]	@ (80172e4 <_printf_i+0x234>)
 8017182:	230a      	movs	r3, #10
 8017184:	e011      	b.n	80171aa <_printf_i+0xfa>
 8017186:	6821      	ldr	r1, [r4, #0]
 8017188:	6833      	ldr	r3, [r6, #0]
 801718a:	0608      	lsls	r0, r1, #24
 801718c:	f853 5b04 	ldr.w	r5, [r3], #4
 8017190:	d402      	bmi.n	8017198 <_printf_i+0xe8>
 8017192:	0649      	lsls	r1, r1, #25
 8017194:	bf48      	it	mi
 8017196:	b2ad      	uxthmi	r5, r5
 8017198:	2f6f      	cmp	r7, #111	@ 0x6f
 801719a:	4852      	ldr	r0, [pc, #328]	@ (80172e4 <_printf_i+0x234>)
 801719c:	6033      	str	r3, [r6, #0]
 801719e:	bf14      	ite	ne
 80171a0:	230a      	movne	r3, #10
 80171a2:	2308      	moveq	r3, #8
 80171a4:	2100      	movs	r1, #0
 80171a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80171aa:	6866      	ldr	r6, [r4, #4]
 80171ac:	60a6      	str	r6, [r4, #8]
 80171ae:	2e00      	cmp	r6, #0
 80171b0:	db05      	blt.n	80171be <_printf_i+0x10e>
 80171b2:	6821      	ldr	r1, [r4, #0]
 80171b4:	432e      	orrs	r6, r5
 80171b6:	f021 0104 	bic.w	r1, r1, #4
 80171ba:	6021      	str	r1, [r4, #0]
 80171bc:	d04b      	beq.n	8017256 <_printf_i+0x1a6>
 80171be:	4616      	mov	r6, r2
 80171c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80171c4:	fb03 5711 	mls	r7, r3, r1, r5
 80171c8:	5dc7      	ldrb	r7, [r0, r7]
 80171ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80171ce:	462f      	mov	r7, r5
 80171d0:	42bb      	cmp	r3, r7
 80171d2:	460d      	mov	r5, r1
 80171d4:	d9f4      	bls.n	80171c0 <_printf_i+0x110>
 80171d6:	2b08      	cmp	r3, #8
 80171d8:	d10b      	bne.n	80171f2 <_printf_i+0x142>
 80171da:	6823      	ldr	r3, [r4, #0]
 80171dc:	07df      	lsls	r7, r3, #31
 80171de:	d508      	bpl.n	80171f2 <_printf_i+0x142>
 80171e0:	6923      	ldr	r3, [r4, #16]
 80171e2:	6861      	ldr	r1, [r4, #4]
 80171e4:	4299      	cmp	r1, r3
 80171e6:	bfde      	ittt	le
 80171e8:	2330      	movle	r3, #48	@ 0x30
 80171ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80171ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 80171f2:	1b92      	subs	r2, r2, r6
 80171f4:	6122      	str	r2, [r4, #16]
 80171f6:	f8cd a000 	str.w	sl, [sp]
 80171fa:	464b      	mov	r3, r9
 80171fc:	aa03      	add	r2, sp, #12
 80171fe:	4621      	mov	r1, r4
 8017200:	4640      	mov	r0, r8
 8017202:	f7ff fee7 	bl	8016fd4 <_printf_common>
 8017206:	3001      	adds	r0, #1
 8017208:	d14a      	bne.n	80172a0 <_printf_i+0x1f0>
 801720a:	f04f 30ff 	mov.w	r0, #4294967295
 801720e:	b004      	add	sp, #16
 8017210:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017214:	6823      	ldr	r3, [r4, #0]
 8017216:	f043 0320 	orr.w	r3, r3, #32
 801721a:	6023      	str	r3, [r4, #0]
 801721c:	4832      	ldr	r0, [pc, #200]	@ (80172e8 <_printf_i+0x238>)
 801721e:	2778      	movs	r7, #120	@ 0x78
 8017220:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8017224:	6823      	ldr	r3, [r4, #0]
 8017226:	6831      	ldr	r1, [r6, #0]
 8017228:	061f      	lsls	r7, r3, #24
 801722a:	f851 5b04 	ldr.w	r5, [r1], #4
 801722e:	d402      	bmi.n	8017236 <_printf_i+0x186>
 8017230:	065f      	lsls	r7, r3, #25
 8017232:	bf48      	it	mi
 8017234:	b2ad      	uxthmi	r5, r5
 8017236:	6031      	str	r1, [r6, #0]
 8017238:	07d9      	lsls	r1, r3, #31
 801723a:	bf44      	itt	mi
 801723c:	f043 0320 	orrmi.w	r3, r3, #32
 8017240:	6023      	strmi	r3, [r4, #0]
 8017242:	b11d      	cbz	r5, 801724c <_printf_i+0x19c>
 8017244:	2310      	movs	r3, #16
 8017246:	e7ad      	b.n	80171a4 <_printf_i+0xf4>
 8017248:	4826      	ldr	r0, [pc, #152]	@ (80172e4 <_printf_i+0x234>)
 801724a:	e7e9      	b.n	8017220 <_printf_i+0x170>
 801724c:	6823      	ldr	r3, [r4, #0]
 801724e:	f023 0320 	bic.w	r3, r3, #32
 8017252:	6023      	str	r3, [r4, #0]
 8017254:	e7f6      	b.n	8017244 <_printf_i+0x194>
 8017256:	4616      	mov	r6, r2
 8017258:	e7bd      	b.n	80171d6 <_printf_i+0x126>
 801725a:	6833      	ldr	r3, [r6, #0]
 801725c:	6825      	ldr	r5, [r4, #0]
 801725e:	6961      	ldr	r1, [r4, #20]
 8017260:	1d18      	adds	r0, r3, #4
 8017262:	6030      	str	r0, [r6, #0]
 8017264:	062e      	lsls	r6, r5, #24
 8017266:	681b      	ldr	r3, [r3, #0]
 8017268:	d501      	bpl.n	801726e <_printf_i+0x1be>
 801726a:	6019      	str	r1, [r3, #0]
 801726c:	e002      	b.n	8017274 <_printf_i+0x1c4>
 801726e:	0668      	lsls	r0, r5, #25
 8017270:	d5fb      	bpl.n	801726a <_printf_i+0x1ba>
 8017272:	8019      	strh	r1, [r3, #0]
 8017274:	2300      	movs	r3, #0
 8017276:	6123      	str	r3, [r4, #16]
 8017278:	4616      	mov	r6, r2
 801727a:	e7bc      	b.n	80171f6 <_printf_i+0x146>
 801727c:	6833      	ldr	r3, [r6, #0]
 801727e:	1d1a      	adds	r2, r3, #4
 8017280:	6032      	str	r2, [r6, #0]
 8017282:	681e      	ldr	r6, [r3, #0]
 8017284:	6862      	ldr	r2, [r4, #4]
 8017286:	2100      	movs	r1, #0
 8017288:	4630      	mov	r0, r6
 801728a:	f7e8 ffb1 	bl	80001f0 <memchr>
 801728e:	b108      	cbz	r0, 8017294 <_printf_i+0x1e4>
 8017290:	1b80      	subs	r0, r0, r6
 8017292:	6060      	str	r0, [r4, #4]
 8017294:	6863      	ldr	r3, [r4, #4]
 8017296:	6123      	str	r3, [r4, #16]
 8017298:	2300      	movs	r3, #0
 801729a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801729e:	e7aa      	b.n	80171f6 <_printf_i+0x146>
 80172a0:	6923      	ldr	r3, [r4, #16]
 80172a2:	4632      	mov	r2, r6
 80172a4:	4649      	mov	r1, r9
 80172a6:	4640      	mov	r0, r8
 80172a8:	47d0      	blx	sl
 80172aa:	3001      	adds	r0, #1
 80172ac:	d0ad      	beq.n	801720a <_printf_i+0x15a>
 80172ae:	6823      	ldr	r3, [r4, #0]
 80172b0:	079b      	lsls	r3, r3, #30
 80172b2:	d413      	bmi.n	80172dc <_printf_i+0x22c>
 80172b4:	68e0      	ldr	r0, [r4, #12]
 80172b6:	9b03      	ldr	r3, [sp, #12]
 80172b8:	4298      	cmp	r0, r3
 80172ba:	bfb8      	it	lt
 80172bc:	4618      	movlt	r0, r3
 80172be:	e7a6      	b.n	801720e <_printf_i+0x15e>
 80172c0:	2301      	movs	r3, #1
 80172c2:	4632      	mov	r2, r6
 80172c4:	4649      	mov	r1, r9
 80172c6:	4640      	mov	r0, r8
 80172c8:	47d0      	blx	sl
 80172ca:	3001      	adds	r0, #1
 80172cc:	d09d      	beq.n	801720a <_printf_i+0x15a>
 80172ce:	3501      	adds	r5, #1
 80172d0:	68e3      	ldr	r3, [r4, #12]
 80172d2:	9903      	ldr	r1, [sp, #12]
 80172d4:	1a5b      	subs	r3, r3, r1
 80172d6:	42ab      	cmp	r3, r5
 80172d8:	dcf2      	bgt.n	80172c0 <_printf_i+0x210>
 80172da:	e7eb      	b.n	80172b4 <_printf_i+0x204>
 80172dc:	2500      	movs	r5, #0
 80172de:	f104 0619 	add.w	r6, r4, #25
 80172e2:	e7f5      	b.n	80172d0 <_printf_i+0x220>
 80172e4:	0801ac98 	.word	0x0801ac98
 80172e8:	0801aca9 	.word	0x0801aca9

080172ec <std>:
 80172ec:	2300      	movs	r3, #0
 80172ee:	b510      	push	{r4, lr}
 80172f0:	4604      	mov	r4, r0
 80172f2:	e9c0 3300 	strd	r3, r3, [r0]
 80172f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80172fa:	6083      	str	r3, [r0, #8]
 80172fc:	8181      	strh	r1, [r0, #12]
 80172fe:	6643      	str	r3, [r0, #100]	@ 0x64
 8017300:	81c2      	strh	r2, [r0, #14]
 8017302:	6183      	str	r3, [r0, #24]
 8017304:	4619      	mov	r1, r3
 8017306:	2208      	movs	r2, #8
 8017308:	305c      	adds	r0, #92	@ 0x5c
 801730a:	f000 f916 	bl	801753a <memset>
 801730e:	4b0d      	ldr	r3, [pc, #52]	@ (8017344 <std+0x58>)
 8017310:	6263      	str	r3, [r4, #36]	@ 0x24
 8017312:	4b0d      	ldr	r3, [pc, #52]	@ (8017348 <std+0x5c>)
 8017314:	62a3      	str	r3, [r4, #40]	@ 0x28
 8017316:	4b0d      	ldr	r3, [pc, #52]	@ (801734c <std+0x60>)
 8017318:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801731a:	4b0d      	ldr	r3, [pc, #52]	@ (8017350 <std+0x64>)
 801731c:	6323      	str	r3, [r4, #48]	@ 0x30
 801731e:	4b0d      	ldr	r3, [pc, #52]	@ (8017354 <std+0x68>)
 8017320:	6224      	str	r4, [r4, #32]
 8017322:	429c      	cmp	r4, r3
 8017324:	d006      	beq.n	8017334 <std+0x48>
 8017326:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801732a:	4294      	cmp	r4, r2
 801732c:	d002      	beq.n	8017334 <std+0x48>
 801732e:	33d0      	adds	r3, #208	@ 0xd0
 8017330:	429c      	cmp	r4, r3
 8017332:	d105      	bne.n	8017340 <std+0x54>
 8017334:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8017338:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801733c:	f000 b9d8 	b.w	80176f0 <__retarget_lock_init_recursive>
 8017340:	bd10      	pop	{r4, pc}
 8017342:	bf00      	nop
 8017344:	080174b5 	.word	0x080174b5
 8017348:	080174d7 	.word	0x080174d7
 801734c:	0801750f 	.word	0x0801750f
 8017350:	08017533 	.word	0x08017533
 8017354:	20007f84 	.word	0x20007f84

08017358 <stdio_exit_handler>:
 8017358:	4a02      	ldr	r2, [pc, #8]	@ (8017364 <stdio_exit_handler+0xc>)
 801735a:	4903      	ldr	r1, [pc, #12]	@ (8017368 <stdio_exit_handler+0x10>)
 801735c:	4803      	ldr	r0, [pc, #12]	@ (801736c <stdio_exit_handler+0x14>)
 801735e:	f000 b869 	b.w	8017434 <_fwalk_sglue>
 8017362:	bf00      	nop
 8017364:	20000218 	.word	0x20000218
 8017368:	08019839 	.word	0x08019839
 801736c:	20000394 	.word	0x20000394

08017370 <cleanup_stdio>:
 8017370:	6841      	ldr	r1, [r0, #4]
 8017372:	4b0c      	ldr	r3, [pc, #48]	@ (80173a4 <cleanup_stdio+0x34>)
 8017374:	4299      	cmp	r1, r3
 8017376:	b510      	push	{r4, lr}
 8017378:	4604      	mov	r4, r0
 801737a:	d001      	beq.n	8017380 <cleanup_stdio+0x10>
 801737c:	f002 fa5c 	bl	8019838 <_fflush_r>
 8017380:	68a1      	ldr	r1, [r4, #8]
 8017382:	4b09      	ldr	r3, [pc, #36]	@ (80173a8 <cleanup_stdio+0x38>)
 8017384:	4299      	cmp	r1, r3
 8017386:	d002      	beq.n	801738e <cleanup_stdio+0x1e>
 8017388:	4620      	mov	r0, r4
 801738a:	f002 fa55 	bl	8019838 <_fflush_r>
 801738e:	68e1      	ldr	r1, [r4, #12]
 8017390:	4b06      	ldr	r3, [pc, #24]	@ (80173ac <cleanup_stdio+0x3c>)
 8017392:	4299      	cmp	r1, r3
 8017394:	d004      	beq.n	80173a0 <cleanup_stdio+0x30>
 8017396:	4620      	mov	r0, r4
 8017398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801739c:	f002 ba4c 	b.w	8019838 <_fflush_r>
 80173a0:	bd10      	pop	{r4, pc}
 80173a2:	bf00      	nop
 80173a4:	20007f84 	.word	0x20007f84
 80173a8:	20007fec 	.word	0x20007fec
 80173ac:	20008054 	.word	0x20008054

080173b0 <global_stdio_init.part.0>:
 80173b0:	b510      	push	{r4, lr}
 80173b2:	4b0b      	ldr	r3, [pc, #44]	@ (80173e0 <global_stdio_init.part.0+0x30>)
 80173b4:	4c0b      	ldr	r4, [pc, #44]	@ (80173e4 <global_stdio_init.part.0+0x34>)
 80173b6:	4a0c      	ldr	r2, [pc, #48]	@ (80173e8 <global_stdio_init.part.0+0x38>)
 80173b8:	601a      	str	r2, [r3, #0]
 80173ba:	4620      	mov	r0, r4
 80173bc:	2200      	movs	r2, #0
 80173be:	2104      	movs	r1, #4
 80173c0:	f7ff ff94 	bl	80172ec <std>
 80173c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80173c8:	2201      	movs	r2, #1
 80173ca:	2109      	movs	r1, #9
 80173cc:	f7ff ff8e 	bl	80172ec <std>
 80173d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80173d4:	2202      	movs	r2, #2
 80173d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80173da:	2112      	movs	r1, #18
 80173dc:	f7ff bf86 	b.w	80172ec <std>
 80173e0:	200080bc 	.word	0x200080bc
 80173e4:	20007f84 	.word	0x20007f84
 80173e8:	08017359 	.word	0x08017359

080173ec <__sfp_lock_acquire>:
 80173ec:	4801      	ldr	r0, [pc, #4]	@ (80173f4 <__sfp_lock_acquire+0x8>)
 80173ee:	f000 b980 	b.w	80176f2 <__retarget_lock_acquire_recursive>
 80173f2:	bf00      	nop
 80173f4:	200080c5 	.word	0x200080c5

080173f8 <__sfp_lock_release>:
 80173f8:	4801      	ldr	r0, [pc, #4]	@ (8017400 <__sfp_lock_release+0x8>)
 80173fa:	f000 b97b 	b.w	80176f4 <__retarget_lock_release_recursive>
 80173fe:	bf00      	nop
 8017400:	200080c5 	.word	0x200080c5

08017404 <__sinit>:
 8017404:	b510      	push	{r4, lr}
 8017406:	4604      	mov	r4, r0
 8017408:	f7ff fff0 	bl	80173ec <__sfp_lock_acquire>
 801740c:	6a23      	ldr	r3, [r4, #32]
 801740e:	b11b      	cbz	r3, 8017418 <__sinit+0x14>
 8017410:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017414:	f7ff bff0 	b.w	80173f8 <__sfp_lock_release>
 8017418:	4b04      	ldr	r3, [pc, #16]	@ (801742c <__sinit+0x28>)
 801741a:	6223      	str	r3, [r4, #32]
 801741c:	4b04      	ldr	r3, [pc, #16]	@ (8017430 <__sinit+0x2c>)
 801741e:	681b      	ldr	r3, [r3, #0]
 8017420:	2b00      	cmp	r3, #0
 8017422:	d1f5      	bne.n	8017410 <__sinit+0xc>
 8017424:	f7ff ffc4 	bl	80173b0 <global_stdio_init.part.0>
 8017428:	e7f2      	b.n	8017410 <__sinit+0xc>
 801742a:	bf00      	nop
 801742c:	08017371 	.word	0x08017371
 8017430:	200080bc 	.word	0x200080bc

08017434 <_fwalk_sglue>:
 8017434:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017438:	4607      	mov	r7, r0
 801743a:	4688      	mov	r8, r1
 801743c:	4614      	mov	r4, r2
 801743e:	2600      	movs	r6, #0
 8017440:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8017444:	f1b9 0901 	subs.w	r9, r9, #1
 8017448:	d505      	bpl.n	8017456 <_fwalk_sglue+0x22>
 801744a:	6824      	ldr	r4, [r4, #0]
 801744c:	2c00      	cmp	r4, #0
 801744e:	d1f7      	bne.n	8017440 <_fwalk_sglue+0xc>
 8017450:	4630      	mov	r0, r6
 8017452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017456:	89ab      	ldrh	r3, [r5, #12]
 8017458:	2b01      	cmp	r3, #1
 801745a:	d907      	bls.n	801746c <_fwalk_sglue+0x38>
 801745c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8017460:	3301      	adds	r3, #1
 8017462:	d003      	beq.n	801746c <_fwalk_sglue+0x38>
 8017464:	4629      	mov	r1, r5
 8017466:	4638      	mov	r0, r7
 8017468:	47c0      	blx	r8
 801746a:	4306      	orrs	r6, r0
 801746c:	3568      	adds	r5, #104	@ 0x68
 801746e:	e7e9      	b.n	8017444 <_fwalk_sglue+0x10>

08017470 <siprintf>:
 8017470:	b40e      	push	{r1, r2, r3}
 8017472:	b510      	push	{r4, lr}
 8017474:	b09d      	sub	sp, #116	@ 0x74
 8017476:	ab1f      	add	r3, sp, #124	@ 0x7c
 8017478:	9002      	str	r0, [sp, #8]
 801747a:	9006      	str	r0, [sp, #24]
 801747c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8017480:	480a      	ldr	r0, [pc, #40]	@ (80174ac <siprintf+0x3c>)
 8017482:	9107      	str	r1, [sp, #28]
 8017484:	9104      	str	r1, [sp, #16]
 8017486:	490a      	ldr	r1, [pc, #40]	@ (80174b0 <siprintf+0x40>)
 8017488:	f853 2b04 	ldr.w	r2, [r3], #4
 801748c:	9105      	str	r1, [sp, #20]
 801748e:	2400      	movs	r4, #0
 8017490:	a902      	add	r1, sp, #8
 8017492:	6800      	ldr	r0, [r0, #0]
 8017494:	9301      	str	r3, [sp, #4]
 8017496:	941b      	str	r4, [sp, #108]	@ 0x6c
 8017498:	f002 f84e 	bl	8019538 <_svfiprintf_r>
 801749c:	9b02      	ldr	r3, [sp, #8]
 801749e:	701c      	strb	r4, [r3, #0]
 80174a0:	b01d      	add	sp, #116	@ 0x74
 80174a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80174a6:	b003      	add	sp, #12
 80174a8:	4770      	bx	lr
 80174aa:	bf00      	nop
 80174ac:	20000390 	.word	0x20000390
 80174b0:	ffff0208 	.word	0xffff0208

080174b4 <__sread>:
 80174b4:	b510      	push	{r4, lr}
 80174b6:	460c      	mov	r4, r1
 80174b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80174bc:	f000 f8ba 	bl	8017634 <_read_r>
 80174c0:	2800      	cmp	r0, #0
 80174c2:	bfab      	itete	ge
 80174c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80174c6:	89a3      	ldrhlt	r3, [r4, #12]
 80174c8:	181b      	addge	r3, r3, r0
 80174ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80174ce:	bfac      	ite	ge
 80174d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80174d2:	81a3      	strhlt	r3, [r4, #12]
 80174d4:	bd10      	pop	{r4, pc}

080174d6 <__swrite>:
 80174d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80174da:	461f      	mov	r7, r3
 80174dc:	898b      	ldrh	r3, [r1, #12]
 80174de:	05db      	lsls	r3, r3, #23
 80174e0:	4605      	mov	r5, r0
 80174e2:	460c      	mov	r4, r1
 80174e4:	4616      	mov	r6, r2
 80174e6:	d505      	bpl.n	80174f4 <__swrite+0x1e>
 80174e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80174ec:	2302      	movs	r3, #2
 80174ee:	2200      	movs	r2, #0
 80174f0:	f000 f88e 	bl	8017610 <_lseek_r>
 80174f4:	89a3      	ldrh	r3, [r4, #12]
 80174f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80174fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80174fe:	81a3      	strh	r3, [r4, #12]
 8017500:	4632      	mov	r2, r6
 8017502:	463b      	mov	r3, r7
 8017504:	4628      	mov	r0, r5
 8017506:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801750a:	f000 b8b5 	b.w	8017678 <_write_r>

0801750e <__sseek>:
 801750e:	b510      	push	{r4, lr}
 8017510:	460c      	mov	r4, r1
 8017512:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017516:	f000 f87b 	bl	8017610 <_lseek_r>
 801751a:	1c43      	adds	r3, r0, #1
 801751c:	89a3      	ldrh	r3, [r4, #12]
 801751e:	bf15      	itete	ne
 8017520:	6560      	strne	r0, [r4, #84]	@ 0x54
 8017522:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8017526:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801752a:	81a3      	strheq	r3, [r4, #12]
 801752c:	bf18      	it	ne
 801752e:	81a3      	strhne	r3, [r4, #12]
 8017530:	bd10      	pop	{r4, pc}

08017532 <__sclose>:
 8017532:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017536:	f000 b85b 	b.w	80175f0 <_close_r>

0801753a <memset>:
 801753a:	4402      	add	r2, r0
 801753c:	4603      	mov	r3, r0
 801753e:	4293      	cmp	r3, r2
 8017540:	d100      	bne.n	8017544 <memset+0xa>
 8017542:	4770      	bx	lr
 8017544:	f803 1b01 	strb.w	r1, [r3], #1
 8017548:	e7f9      	b.n	801753e <memset+0x4>
	...

0801754c <strcasecmp>:
 801754c:	b530      	push	{r4, r5, lr}
 801754e:	4d0c      	ldr	r5, [pc, #48]	@ (8017580 <strcasecmp+0x34>)
 8017550:	4602      	mov	r2, r0
 8017552:	f812 3b01 	ldrb.w	r3, [r2], #1
 8017556:	5ce8      	ldrb	r0, [r5, r3]
 8017558:	f000 0003 	and.w	r0, r0, #3
 801755c:	2801      	cmp	r0, #1
 801755e:	f811 0b01 	ldrb.w	r0, [r1], #1
 8017562:	5c2c      	ldrb	r4, [r5, r0]
 8017564:	f004 0403 	and.w	r4, r4, #3
 8017568:	bf08      	it	eq
 801756a:	3320      	addeq	r3, #32
 801756c:	2c01      	cmp	r4, #1
 801756e:	bf08      	it	eq
 8017570:	3020      	addeq	r0, #32
 8017572:	1a1b      	subs	r3, r3, r0
 8017574:	d102      	bne.n	801757c <strcasecmp+0x30>
 8017576:	2800      	cmp	r0, #0
 8017578:	d1eb      	bne.n	8017552 <strcasecmp+0x6>
 801757a:	bd30      	pop	{r4, r5, pc}
 801757c:	4618      	mov	r0, r3
 801757e:	e7fc      	b.n	801757a <strcasecmp+0x2e>
 8017580:	0801aea9 	.word	0x0801aea9

08017584 <strchr>:
 8017584:	b2c9      	uxtb	r1, r1
 8017586:	4603      	mov	r3, r0
 8017588:	4618      	mov	r0, r3
 801758a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801758e:	b112      	cbz	r2, 8017596 <strchr+0x12>
 8017590:	428a      	cmp	r2, r1
 8017592:	d1f9      	bne.n	8017588 <strchr+0x4>
 8017594:	4770      	bx	lr
 8017596:	2900      	cmp	r1, #0
 8017598:	bf18      	it	ne
 801759a:	2000      	movne	r0, #0
 801759c:	4770      	bx	lr

0801759e <strncmp>:
 801759e:	b510      	push	{r4, lr}
 80175a0:	b16a      	cbz	r2, 80175be <strncmp+0x20>
 80175a2:	3901      	subs	r1, #1
 80175a4:	1884      	adds	r4, r0, r2
 80175a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80175aa:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80175ae:	429a      	cmp	r2, r3
 80175b0:	d103      	bne.n	80175ba <strncmp+0x1c>
 80175b2:	42a0      	cmp	r0, r4
 80175b4:	d001      	beq.n	80175ba <strncmp+0x1c>
 80175b6:	2a00      	cmp	r2, #0
 80175b8:	d1f5      	bne.n	80175a6 <strncmp+0x8>
 80175ba:	1ad0      	subs	r0, r2, r3
 80175bc:	bd10      	pop	{r4, pc}
 80175be:	4610      	mov	r0, r2
 80175c0:	e7fc      	b.n	80175bc <strncmp+0x1e>

080175c2 <strncpy>:
 80175c2:	b510      	push	{r4, lr}
 80175c4:	3901      	subs	r1, #1
 80175c6:	4603      	mov	r3, r0
 80175c8:	b132      	cbz	r2, 80175d8 <strncpy+0x16>
 80175ca:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80175ce:	f803 4b01 	strb.w	r4, [r3], #1
 80175d2:	3a01      	subs	r2, #1
 80175d4:	2c00      	cmp	r4, #0
 80175d6:	d1f7      	bne.n	80175c8 <strncpy+0x6>
 80175d8:	441a      	add	r2, r3
 80175da:	2100      	movs	r1, #0
 80175dc:	4293      	cmp	r3, r2
 80175de:	d100      	bne.n	80175e2 <strncpy+0x20>
 80175e0:	bd10      	pop	{r4, pc}
 80175e2:	f803 1b01 	strb.w	r1, [r3], #1
 80175e6:	e7f9      	b.n	80175dc <strncpy+0x1a>

080175e8 <_localeconv_r>:
 80175e8:	4800      	ldr	r0, [pc, #0]	@ (80175ec <_localeconv_r+0x4>)
 80175ea:	4770      	bx	lr
 80175ec:	20000314 	.word	0x20000314

080175f0 <_close_r>:
 80175f0:	b538      	push	{r3, r4, r5, lr}
 80175f2:	4d06      	ldr	r5, [pc, #24]	@ (801760c <_close_r+0x1c>)
 80175f4:	2300      	movs	r3, #0
 80175f6:	4604      	mov	r4, r0
 80175f8:	4608      	mov	r0, r1
 80175fa:	602b      	str	r3, [r5, #0]
 80175fc:	f7ee f9da 	bl	80059b4 <_close>
 8017600:	1c43      	adds	r3, r0, #1
 8017602:	d102      	bne.n	801760a <_close_r+0x1a>
 8017604:	682b      	ldr	r3, [r5, #0]
 8017606:	b103      	cbz	r3, 801760a <_close_r+0x1a>
 8017608:	6023      	str	r3, [r4, #0]
 801760a:	bd38      	pop	{r3, r4, r5, pc}
 801760c:	200080c0 	.word	0x200080c0

08017610 <_lseek_r>:
 8017610:	b538      	push	{r3, r4, r5, lr}
 8017612:	4d07      	ldr	r5, [pc, #28]	@ (8017630 <_lseek_r+0x20>)
 8017614:	4604      	mov	r4, r0
 8017616:	4608      	mov	r0, r1
 8017618:	4611      	mov	r1, r2
 801761a:	2200      	movs	r2, #0
 801761c:	602a      	str	r2, [r5, #0]
 801761e:	461a      	mov	r2, r3
 8017620:	f7ee f9ef 	bl	8005a02 <_lseek>
 8017624:	1c43      	adds	r3, r0, #1
 8017626:	d102      	bne.n	801762e <_lseek_r+0x1e>
 8017628:	682b      	ldr	r3, [r5, #0]
 801762a:	b103      	cbz	r3, 801762e <_lseek_r+0x1e>
 801762c:	6023      	str	r3, [r4, #0]
 801762e:	bd38      	pop	{r3, r4, r5, pc}
 8017630:	200080c0 	.word	0x200080c0

08017634 <_read_r>:
 8017634:	b538      	push	{r3, r4, r5, lr}
 8017636:	4d07      	ldr	r5, [pc, #28]	@ (8017654 <_read_r+0x20>)
 8017638:	4604      	mov	r4, r0
 801763a:	4608      	mov	r0, r1
 801763c:	4611      	mov	r1, r2
 801763e:	2200      	movs	r2, #0
 8017640:	602a      	str	r2, [r5, #0]
 8017642:	461a      	mov	r2, r3
 8017644:	f7ee f97d 	bl	8005942 <_read>
 8017648:	1c43      	adds	r3, r0, #1
 801764a:	d102      	bne.n	8017652 <_read_r+0x1e>
 801764c:	682b      	ldr	r3, [r5, #0]
 801764e:	b103      	cbz	r3, 8017652 <_read_r+0x1e>
 8017650:	6023      	str	r3, [r4, #0]
 8017652:	bd38      	pop	{r3, r4, r5, pc}
 8017654:	200080c0 	.word	0x200080c0

08017658 <_sbrk_r>:
 8017658:	b538      	push	{r3, r4, r5, lr}
 801765a:	4d06      	ldr	r5, [pc, #24]	@ (8017674 <_sbrk_r+0x1c>)
 801765c:	2300      	movs	r3, #0
 801765e:	4604      	mov	r4, r0
 8017660:	4608      	mov	r0, r1
 8017662:	602b      	str	r3, [r5, #0]
 8017664:	f7ee f9da 	bl	8005a1c <_sbrk>
 8017668:	1c43      	adds	r3, r0, #1
 801766a:	d102      	bne.n	8017672 <_sbrk_r+0x1a>
 801766c:	682b      	ldr	r3, [r5, #0]
 801766e:	b103      	cbz	r3, 8017672 <_sbrk_r+0x1a>
 8017670:	6023      	str	r3, [r4, #0]
 8017672:	bd38      	pop	{r3, r4, r5, pc}
 8017674:	200080c0 	.word	0x200080c0

08017678 <_write_r>:
 8017678:	b538      	push	{r3, r4, r5, lr}
 801767a:	4d07      	ldr	r5, [pc, #28]	@ (8017698 <_write_r+0x20>)
 801767c:	4604      	mov	r4, r0
 801767e:	4608      	mov	r0, r1
 8017680:	4611      	mov	r1, r2
 8017682:	2200      	movs	r2, #0
 8017684:	602a      	str	r2, [r5, #0]
 8017686:	461a      	mov	r2, r3
 8017688:	f7ee f978 	bl	800597c <_write>
 801768c:	1c43      	adds	r3, r0, #1
 801768e:	d102      	bne.n	8017696 <_write_r+0x1e>
 8017690:	682b      	ldr	r3, [r5, #0]
 8017692:	b103      	cbz	r3, 8017696 <_write_r+0x1e>
 8017694:	6023      	str	r3, [r4, #0]
 8017696:	bd38      	pop	{r3, r4, r5, pc}
 8017698:	200080c0 	.word	0x200080c0

0801769c <__errno>:
 801769c:	4b01      	ldr	r3, [pc, #4]	@ (80176a4 <__errno+0x8>)
 801769e:	6818      	ldr	r0, [r3, #0]
 80176a0:	4770      	bx	lr
 80176a2:	bf00      	nop
 80176a4:	20000390 	.word	0x20000390

080176a8 <__libc_init_array>:
 80176a8:	b570      	push	{r4, r5, r6, lr}
 80176aa:	4d0d      	ldr	r5, [pc, #52]	@ (80176e0 <__libc_init_array+0x38>)
 80176ac:	4c0d      	ldr	r4, [pc, #52]	@ (80176e4 <__libc_init_array+0x3c>)
 80176ae:	1b64      	subs	r4, r4, r5
 80176b0:	10a4      	asrs	r4, r4, #2
 80176b2:	2600      	movs	r6, #0
 80176b4:	42a6      	cmp	r6, r4
 80176b6:	d109      	bne.n	80176cc <__libc_init_array+0x24>
 80176b8:	4d0b      	ldr	r5, [pc, #44]	@ (80176e8 <__libc_init_array+0x40>)
 80176ba:	4c0c      	ldr	r4, [pc, #48]	@ (80176ec <__libc_init_array+0x44>)
 80176bc:	f002 ffb0 	bl	801a620 <_init>
 80176c0:	1b64      	subs	r4, r4, r5
 80176c2:	10a4      	asrs	r4, r4, #2
 80176c4:	2600      	movs	r6, #0
 80176c6:	42a6      	cmp	r6, r4
 80176c8:	d105      	bne.n	80176d6 <__libc_init_array+0x2e>
 80176ca:	bd70      	pop	{r4, r5, r6, pc}
 80176cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80176d0:	4798      	blx	r3
 80176d2:	3601      	adds	r6, #1
 80176d4:	e7ee      	b.n	80176b4 <__libc_init_array+0xc>
 80176d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80176da:	4798      	blx	r3
 80176dc:	3601      	adds	r6, #1
 80176de:	e7f2      	b.n	80176c6 <__libc_init_array+0x1e>
 80176e0:	0801b0f8 	.word	0x0801b0f8
 80176e4:	0801b0f8 	.word	0x0801b0f8
 80176e8:	0801b0f8 	.word	0x0801b0f8
 80176ec:	0801b0fc 	.word	0x0801b0fc

080176f0 <__retarget_lock_init_recursive>:
 80176f0:	4770      	bx	lr

080176f2 <__retarget_lock_acquire_recursive>:
 80176f2:	4770      	bx	lr

080176f4 <__retarget_lock_release_recursive>:
 80176f4:	4770      	bx	lr

080176f6 <memcpy>:
 80176f6:	440a      	add	r2, r1
 80176f8:	4291      	cmp	r1, r2
 80176fa:	f100 33ff 	add.w	r3, r0, #4294967295
 80176fe:	d100      	bne.n	8017702 <memcpy+0xc>
 8017700:	4770      	bx	lr
 8017702:	b510      	push	{r4, lr}
 8017704:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017708:	f803 4f01 	strb.w	r4, [r3, #1]!
 801770c:	4291      	cmp	r1, r2
 801770e:	d1f9      	bne.n	8017704 <memcpy+0xe>
 8017710:	bd10      	pop	{r4, pc}
 8017712:	0000      	movs	r0, r0
 8017714:	0000      	movs	r0, r0
	...

08017718 <nan>:
 8017718:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8017720 <nan+0x8>
 801771c:	4770      	bx	lr
 801771e:	bf00      	nop
 8017720:	00000000 	.word	0x00000000
 8017724:	7ff80000 	.word	0x7ff80000

08017728 <nanf>:
 8017728:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8017730 <nanf+0x8>
 801772c:	4770      	bx	lr
 801772e:	bf00      	nop
 8017730:	7fc00000 	.word	0x7fc00000

08017734 <quorem>:
 8017734:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017738:	6903      	ldr	r3, [r0, #16]
 801773a:	690c      	ldr	r4, [r1, #16]
 801773c:	42a3      	cmp	r3, r4
 801773e:	4607      	mov	r7, r0
 8017740:	db7e      	blt.n	8017840 <quorem+0x10c>
 8017742:	3c01      	subs	r4, #1
 8017744:	f101 0814 	add.w	r8, r1, #20
 8017748:	00a3      	lsls	r3, r4, #2
 801774a:	f100 0514 	add.w	r5, r0, #20
 801774e:	9300      	str	r3, [sp, #0]
 8017750:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017754:	9301      	str	r3, [sp, #4]
 8017756:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801775a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801775e:	3301      	adds	r3, #1
 8017760:	429a      	cmp	r2, r3
 8017762:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8017766:	fbb2 f6f3 	udiv	r6, r2, r3
 801776a:	d32e      	bcc.n	80177ca <quorem+0x96>
 801776c:	f04f 0a00 	mov.w	sl, #0
 8017770:	46c4      	mov	ip, r8
 8017772:	46ae      	mov	lr, r5
 8017774:	46d3      	mov	fp, sl
 8017776:	f85c 3b04 	ldr.w	r3, [ip], #4
 801777a:	b298      	uxth	r0, r3
 801777c:	fb06 a000 	mla	r0, r6, r0, sl
 8017780:	0c02      	lsrs	r2, r0, #16
 8017782:	0c1b      	lsrs	r3, r3, #16
 8017784:	fb06 2303 	mla	r3, r6, r3, r2
 8017788:	f8de 2000 	ldr.w	r2, [lr]
 801778c:	b280      	uxth	r0, r0
 801778e:	b292      	uxth	r2, r2
 8017790:	1a12      	subs	r2, r2, r0
 8017792:	445a      	add	r2, fp
 8017794:	f8de 0000 	ldr.w	r0, [lr]
 8017798:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801779c:	b29b      	uxth	r3, r3
 801779e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80177a2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80177a6:	b292      	uxth	r2, r2
 80177a8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80177ac:	45e1      	cmp	r9, ip
 80177ae:	f84e 2b04 	str.w	r2, [lr], #4
 80177b2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80177b6:	d2de      	bcs.n	8017776 <quorem+0x42>
 80177b8:	9b00      	ldr	r3, [sp, #0]
 80177ba:	58eb      	ldr	r3, [r5, r3]
 80177bc:	b92b      	cbnz	r3, 80177ca <quorem+0x96>
 80177be:	9b01      	ldr	r3, [sp, #4]
 80177c0:	3b04      	subs	r3, #4
 80177c2:	429d      	cmp	r5, r3
 80177c4:	461a      	mov	r2, r3
 80177c6:	d32f      	bcc.n	8017828 <quorem+0xf4>
 80177c8:	613c      	str	r4, [r7, #16]
 80177ca:	4638      	mov	r0, r7
 80177cc:	f001 fc5e 	bl	801908c <__mcmp>
 80177d0:	2800      	cmp	r0, #0
 80177d2:	db25      	blt.n	8017820 <quorem+0xec>
 80177d4:	4629      	mov	r1, r5
 80177d6:	2000      	movs	r0, #0
 80177d8:	f858 2b04 	ldr.w	r2, [r8], #4
 80177dc:	f8d1 c000 	ldr.w	ip, [r1]
 80177e0:	fa1f fe82 	uxth.w	lr, r2
 80177e4:	fa1f f38c 	uxth.w	r3, ip
 80177e8:	eba3 030e 	sub.w	r3, r3, lr
 80177ec:	4403      	add	r3, r0
 80177ee:	0c12      	lsrs	r2, r2, #16
 80177f0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80177f4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80177f8:	b29b      	uxth	r3, r3
 80177fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80177fe:	45c1      	cmp	r9, r8
 8017800:	f841 3b04 	str.w	r3, [r1], #4
 8017804:	ea4f 4022 	mov.w	r0, r2, asr #16
 8017808:	d2e6      	bcs.n	80177d8 <quorem+0xa4>
 801780a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801780e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017812:	b922      	cbnz	r2, 801781e <quorem+0xea>
 8017814:	3b04      	subs	r3, #4
 8017816:	429d      	cmp	r5, r3
 8017818:	461a      	mov	r2, r3
 801781a:	d30b      	bcc.n	8017834 <quorem+0x100>
 801781c:	613c      	str	r4, [r7, #16]
 801781e:	3601      	adds	r6, #1
 8017820:	4630      	mov	r0, r6
 8017822:	b003      	add	sp, #12
 8017824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017828:	6812      	ldr	r2, [r2, #0]
 801782a:	3b04      	subs	r3, #4
 801782c:	2a00      	cmp	r2, #0
 801782e:	d1cb      	bne.n	80177c8 <quorem+0x94>
 8017830:	3c01      	subs	r4, #1
 8017832:	e7c6      	b.n	80177c2 <quorem+0x8e>
 8017834:	6812      	ldr	r2, [r2, #0]
 8017836:	3b04      	subs	r3, #4
 8017838:	2a00      	cmp	r2, #0
 801783a:	d1ef      	bne.n	801781c <quorem+0xe8>
 801783c:	3c01      	subs	r4, #1
 801783e:	e7ea      	b.n	8017816 <quorem+0xe2>
 8017840:	2000      	movs	r0, #0
 8017842:	e7ee      	b.n	8017822 <quorem+0xee>
 8017844:	0000      	movs	r0, r0
	...

08017848 <_dtoa_r>:
 8017848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801784c:	69c7      	ldr	r7, [r0, #28]
 801784e:	b097      	sub	sp, #92	@ 0x5c
 8017850:	ed8d 0b04 	vstr	d0, [sp, #16]
 8017854:	ec55 4b10 	vmov	r4, r5, d0
 8017858:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801785a:	9107      	str	r1, [sp, #28]
 801785c:	4681      	mov	r9, r0
 801785e:	920c      	str	r2, [sp, #48]	@ 0x30
 8017860:	9311      	str	r3, [sp, #68]	@ 0x44
 8017862:	b97f      	cbnz	r7, 8017884 <_dtoa_r+0x3c>
 8017864:	2010      	movs	r0, #16
 8017866:	f7fe f941 	bl	8015aec <malloc>
 801786a:	4602      	mov	r2, r0
 801786c:	f8c9 001c 	str.w	r0, [r9, #28]
 8017870:	b920      	cbnz	r0, 801787c <_dtoa_r+0x34>
 8017872:	4ba9      	ldr	r3, [pc, #676]	@ (8017b18 <_dtoa_r+0x2d0>)
 8017874:	21ef      	movs	r1, #239	@ 0xef
 8017876:	48a9      	ldr	r0, [pc, #676]	@ (8017b1c <_dtoa_r+0x2d4>)
 8017878:	f002 f820 	bl	80198bc <__assert_func>
 801787c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8017880:	6007      	str	r7, [r0, #0]
 8017882:	60c7      	str	r7, [r0, #12]
 8017884:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8017888:	6819      	ldr	r1, [r3, #0]
 801788a:	b159      	cbz	r1, 80178a4 <_dtoa_r+0x5c>
 801788c:	685a      	ldr	r2, [r3, #4]
 801788e:	604a      	str	r2, [r1, #4]
 8017890:	2301      	movs	r3, #1
 8017892:	4093      	lsls	r3, r2
 8017894:	608b      	str	r3, [r1, #8]
 8017896:	4648      	mov	r0, r9
 8017898:	f001 f97c 	bl	8018b94 <_Bfree>
 801789c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80178a0:	2200      	movs	r2, #0
 80178a2:	601a      	str	r2, [r3, #0]
 80178a4:	1e2b      	subs	r3, r5, #0
 80178a6:	bfb9      	ittee	lt
 80178a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80178ac:	9305      	strlt	r3, [sp, #20]
 80178ae:	2300      	movge	r3, #0
 80178b0:	6033      	strge	r3, [r6, #0]
 80178b2:	9f05      	ldr	r7, [sp, #20]
 80178b4:	4b9a      	ldr	r3, [pc, #616]	@ (8017b20 <_dtoa_r+0x2d8>)
 80178b6:	bfbc      	itt	lt
 80178b8:	2201      	movlt	r2, #1
 80178ba:	6032      	strlt	r2, [r6, #0]
 80178bc:	43bb      	bics	r3, r7
 80178be:	d112      	bne.n	80178e6 <_dtoa_r+0x9e>
 80178c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80178c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80178c6:	6013      	str	r3, [r2, #0]
 80178c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80178cc:	4323      	orrs	r3, r4
 80178ce:	f000 855a 	beq.w	8018386 <_dtoa_r+0xb3e>
 80178d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80178d4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8017b34 <_dtoa_r+0x2ec>
 80178d8:	2b00      	cmp	r3, #0
 80178da:	f000 855c 	beq.w	8018396 <_dtoa_r+0xb4e>
 80178de:	f10a 0303 	add.w	r3, sl, #3
 80178e2:	f000 bd56 	b.w	8018392 <_dtoa_r+0xb4a>
 80178e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80178ea:	2200      	movs	r2, #0
 80178ec:	ec51 0b17 	vmov	r0, r1, d7
 80178f0:	2300      	movs	r3, #0
 80178f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80178f6:	f7e9 f8f7 	bl	8000ae8 <__aeabi_dcmpeq>
 80178fa:	4680      	mov	r8, r0
 80178fc:	b158      	cbz	r0, 8017916 <_dtoa_r+0xce>
 80178fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8017900:	2301      	movs	r3, #1
 8017902:	6013      	str	r3, [r2, #0]
 8017904:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8017906:	b113      	cbz	r3, 801790e <_dtoa_r+0xc6>
 8017908:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801790a:	4b86      	ldr	r3, [pc, #536]	@ (8017b24 <_dtoa_r+0x2dc>)
 801790c:	6013      	str	r3, [r2, #0]
 801790e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8017b38 <_dtoa_r+0x2f0>
 8017912:	f000 bd40 	b.w	8018396 <_dtoa_r+0xb4e>
 8017916:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801791a:	aa14      	add	r2, sp, #80	@ 0x50
 801791c:	a915      	add	r1, sp, #84	@ 0x54
 801791e:	4648      	mov	r0, r9
 8017920:	f001 fcd4 	bl	80192cc <__d2b>
 8017924:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8017928:	9002      	str	r0, [sp, #8]
 801792a:	2e00      	cmp	r6, #0
 801792c:	d078      	beq.n	8017a20 <_dtoa_r+0x1d8>
 801792e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017930:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8017934:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017938:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801793c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8017940:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8017944:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8017948:	4619      	mov	r1, r3
 801794a:	2200      	movs	r2, #0
 801794c:	4b76      	ldr	r3, [pc, #472]	@ (8017b28 <_dtoa_r+0x2e0>)
 801794e:	f7e8 fcab 	bl	80002a8 <__aeabi_dsub>
 8017952:	a36b      	add	r3, pc, #428	@ (adr r3, 8017b00 <_dtoa_r+0x2b8>)
 8017954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017958:	f7e8 fe5e 	bl	8000618 <__aeabi_dmul>
 801795c:	a36a      	add	r3, pc, #424	@ (adr r3, 8017b08 <_dtoa_r+0x2c0>)
 801795e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017962:	f7e8 fca3 	bl	80002ac <__adddf3>
 8017966:	4604      	mov	r4, r0
 8017968:	4630      	mov	r0, r6
 801796a:	460d      	mov	r5, r1
 801796c:	f7e8 fdea 	bl	8000544 <__aeabi_i2d>
 8017970:	a367      	add	r3, pc, #412	@ (adr r3, 8017b10 <_dtoa_r+0x2c8>)
 8017972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017976:	f7e8 fe4f 	bl	8000618 <__aeabi_dmul>
 801797a:	4602      	mov	r2, r0
 801797c:	460b      	mov	r3, r1
 801797e:	4620      	mov	r0, r4
 8017980:	4629      	mov	r1, r5
 8017982:	f7e8 fc93 	bl	80002ac <__adddf3>
 8017986:	4604      	mov	r4, r0
 8017988:	460d      	mov	r5, r1
 801798a:	f7e9 f8f5 	bl	8000b78 <__aeabi_d2iz>
 801798e:	2200      	movs	r2, #0
 8017990:	4607      	mov	r7, r0
 8017992:	2300      	movs	r3, #0
 8017994:	4620      	mov	r0, r4
 8017996:	4629      	mov	r1, r5
 8017998:	f7e9 f8b0 	bl	8000afc <__aeabi_dcmplt>
 801799c:	b140      	cbz	r0, 80179b0 <_dtoa_r+0x168>
 801799e:	4638      	mov	r0, r7
 80179a0:	f7e8 fdd0 	bl	8000544 <__aeabi_i2d>
 80179a4:	4622      	mov	r2, r4
 80179a6:	462b      	mov	r3, r5
 80179a8:	f7e9 f89e 	bl	8000ae8 <__aeabi_dcmpeq>
 80179ac:	b900      	cbnz	r0, 80179b0 <_dtoa_r+0x168>
 80179ae:	3f01      	subs	r7, #1
 80179b0:	2f16      	cmp	r7, #22
 80179b2:	d852      	bhi.n	8017a5a <_dtoa_r+0x212>
 80179b4:	4b5d      	ldr	r3, [pc, #372]	@ (8017b2c <_dtoa_r+0x2e4>)
 80179b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80179ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80179be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80179c2:	f7e9 f89b 	bl	8000afc <__aeabi_dcmplt>
 80179c6:	2800      	cmp	r0, #0
 80179c8:	d049      	beq.n	8017a5e <_dtoa_r+0x216>
 80179ca:	3f01      	subs	r7, #1
 80179cc:	2300      	movs	r3, #0
 80179ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80179d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80179d2:	1b9b      	subs	r3, r3, r6
 80179d4:	1e5a      	subs	r2, r3, #1
 80179d6:	bf45      	ittet	mi
 80179d8:	f1c3 0301 	rsbmi	r3, r3, #1
 80179dc:	9300      	strmi	r3, [sp, #0]
 80179de:	2300      	movpl	r3, #0
 80179e0:	2300      	movmi	r3, #0
 80179e2:	9206      	str	r2, [sp, #24]
 80179e4:	bf54      	ite	pl
 80179e6:	9300      	strpl	r3, [sp, #0]
 80179e8:	9306      	strmi	r3, [sp, #24]
 80179ea:	2f00      	cmp	r7, #0
 80179ec:	db39      	blt.n	8017a62 <_dtoa_r+0x21a>
 80179ee:	9b06      	ldr	r3, [sp, #24]
 80179f0:	970d      	str	r7, [sp, #52]	@ 0x34
 80179f2:	443b      	add	r3, r7
 80179f4:	9306      	str	r3, [sp, #24]
 80179f6:	2300      	movs	r3, #0
 80179f8:	9308      	str	r3, [sp, #32]
 80179fa:	9b07      	ldr	r3, [sp, #28]
 80179fc:	2b09      	cmp	r3, #9
 80179fe:	d863      	bhi.n	8017ac8 <_dtoa_r+0x280>
 8017a00:	2b05      	cmp	r3, #5
 8017a02:	bfc4      	itt	gt
 8017a04:	3b04      	subgt	r3, #4
 8017a06:	9307      	strgt	r3, [sp, #28]
 8017a08:	9b07      	ldr	r3, [sp, #28]
 8017a0a:	f1a3 0302 	sub.w	r3, r3, #2
 8017a0e:	bfcc      	ite	gt
 8017a10:	2400      	movgt	r4, #0
 8017a12:	2401      	movle	r4, #1
 8017a14:	2b03      	cmp	r3, #3
 8017a16:	d863      	bhi.n	8017ae0 <_dtoa_r+0x298>
 8017a18:	e8df f003 	tbb	[pc, r3]
 8017a1c:	2b375452 	.word	0x2b375452
 8017a20:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8017a24:	441e      	add	r6, r3
 8017a26:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8017a2a:	2b20      	cmp	r3, #32
 8017a2c:	bfc1      	itttt	gt
 8017a2e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8017a32:	409f      	lslgt	r7, r3
 8017a34:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8017a38:	fa24 f303 	lsrgt.w	r3, r4, r3
 8017a3c:	bfd6      	itet	le
 8017a3e:	f1c3 0320 	rsble	r3, r3, #32
 8017a42:	ea47 0003 	orrgt.w	r0, r7, r3
 8017a46:	fa04 f003 	lslle.w	r0, r4, r3
 8017a4a:	f7e8 fd6b 	bl	8000524 <__aeabi_ui2d>
 8017a4e:	2201      	movs	r2, #1
 8017a50:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8017a54:	3e01      	subs	r6, #1
 8017a56:	9212      	str	r2, [sp, #72]	@ 0x48
 8017a58:	e776      	b.n	8017948 <_dtoa_r+0x100>
 8017a5a:	2301      	movs	r3, #1
 8017a5c:	e7b7      	b.n	80179ce <_dtoa_r+0x186>
 8017a5e:	9010      	str	r0, [sp, #64]	@ 0x40
 8017a60:	e7b6      	b.n	80179d0 <_dtoa_r+0x188>
 8017a62:	9b00      	ldr	r3, [sp, #0]
 8017a64:	1bdb      	subs	r3, r3, r7
 8017a66:	9300      	str	r3, [sp, #0]
 8017a68:	427b      	negs	r3, r7
 8017a6a:	9308      	str	r3, [sp, #32]
 8017a6c:	2300      	movs	r3, #0
 8017a6e:	930d      	str	r3, [sp, #52]	@ 0x34
 8017a70:	e7c3      	b.n	80179fa <_dtoa_r+0x1b2>
 8017a72:	2301      	movs	r3, #1
 8017a74:	9309      	str	r3, [sp, #36]	@ 0x24
 8017a76:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017a78:	eb07 0b03 	add.w	fp, r7, r3
 8017a7c:	f10b 0301 	add.w	r3, fp, #1
 8017a80:	2b01      	cmp	r3, #1
 8017a82:	9303      	str	r3, [sp, #12]
 8017a84:	bfb8      	it	lt
 8017a86:	2301      	movlt	r3, #1
 8017a88:	e006      	b.n	8017a98 <_dtoa_r+0x250>
 8017a8a:	2301      	movs	r3, #1
 8017a8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8017a8e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017a90:	2b00      	cmp	r3, #0
 8017a92:	dd28      	ble.n	8017ae6 <_dtoa_r+0x29e>
 8017a94:	469b      	mov	fp, r3
 8017a96:	9303      	str	r3, [sp, #12]
 8017a98:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8017a9c:	2100      	movs	r1, #0
 8017a9e:	2204      	movs	r2, #4
 8017aa0:	f102 0514 	add.w	r5, r2, #20
 8017aa4:	429d      	cmp	r5, r3
 8017aa6:	d926      	bls.n	8017af6 <_dtoa_r+0x2ae>
 8017aa8:	6041      	str	r1, [r0, #4]
 8017aaa:	4648      	mov	r0, r9
 8017aac:	f001 f832 	bl	8018b14 <_Balloc>
 8017ab0:	4682      	mov	sl, r0
 8017ab2:	2800      	cmp	r0, #0
 8017ab4:	d142      	bne.n	8017b3c <_dtoa_r+0x2f4>
 8017ab6:	4b1e      	ldr	r3, [pc, #120]	@ (8017b30 <_dtoa_r+0x2e8>)
 8017ab8:	4602      	mov	r2, r0
 8017aba:	f240 11af 	movw	r1, #431	@ 0x1af
 8017abe:	e6da      	b.n	8017876 <_dtoa_r+0x2e>
 8017ac0:	2300      	movs	r3, #0
 8017ac2:	e7e3      	b.n	8017a8c <_dtoa_r+0x244>
 8017ac4:	2300      	movs	r3, #0
 8017ac6:	e7d5      	b.n	8017a74 <_dtoa_r+0x22c>
 8017ac8:	2401      	movs	r4, #1
 8017aca:	2300      	movs	r3, #0
 8017acc:	9307      	str	r3, [sp, #28]
 8017ace:	9409      	str	r4, [sp, #36]	@ 0x24
 8017ad0:	f04f 3bff 	mov.w	fp, #4294967295
 8017ad4:	2200      	movs	r2, #0
 8017ad6:	f8cd b00c 	str.w	fp, [sp, #12]
 8017ada:	2312      	movs	r3, #18
 8017adc:	920c      	str	r2, [sp, #48]	@ 0x30
 8017ade:	e7db      	b.n	8017a98 <_dtoa_r+0x250>
 8017ae0:	2301      	movs	r3, #1
 8017ae2:	9309      	str	r3, [sp, #36]	@ 0x24
 8017ae4:	e7f4      	b.n	8017ad0 <_dtoa_r+0x288>
 8017ae6:	f04f 0b01 	mov.w	fp, #1
 8017aea:	f8cd b00c 	str.w	fp, [sp, #12]
 8017aee:	465b      	mov	r3, fp
 8017af0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8017af4:	e7d0      	b.n	8017a98 <_dtoa_r+0x250>
 8017af6:	3101      	adds	r1, #1
 8017af8:	0052      	lsls	r2, r2, #1
 8017afa:	e7d1      	b.n	8017aa0 <_dtoa_r+0x258>
 8017afc:	f3af 8000 	nop.w
 8017b00:	636f4361 	.word	0x636f4361
 8017b04:	3fd287a7 	.word	0x3fd287a7
 8017b08:	8b60c8b3 	.word	0x8b60c8b3
 8017b0c:	3fc68a28 	.word	0x3fc68a28
 8017b10:	509f79fb 	.word	0x509f79fb
 8017b14:	3fd34413 	.word	0x3fd34413
 8017b18:	0801accf 	.word	0x0801accf
 8017b1c:	0801ace6 	.word	0x0801ace6
 8017b20:	7ff00000 	.word	0x7ff00000
 8017b24:	0801ac97 	.word	0x0801ac97
 8017b28:	3ff80000 	.word	0x3ff80000
 8017b2c:	0801afe0 	.word	0x0801afe0
 8017b30:	0801ad3e 	.word	0x0801ad3e
 8017b34:	0801accb 	.word	0x0801accb
 8017b38:	0801ac96 	.word	0x0801ac96
 8017b3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8017b40:	6018      	str	r0, [r3, #0]
 8017b42:	9b03      	ldr	r3, [sp, #12]
 8017b44:	2b0e      	cmp	r3, #14
 8017b46:	f200 80a1 	bhi.w	8017c8c <_dtoa_r+0x444>
 8017b4a:	2c00      	cmp	r4, #0
 8017b4c:	f000 809e 	beq.w	8017c8c <_dtoa_r+0x444>
 8017b50:	2f00      	cmp	r7, #0
 8017b52:	dd33      	ble.n	8017bbc <_dtoa_r+0x374>
 8017b54:	4b9c      	ldr	r3, [pc, #624]	@ (8017dc8 <_dtoa_r+0x580>)
 8017b56:	f007 020f 	and.w	r2, r7, #15
 8017b5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017b5e:	ed93 7b00 	vldr	d7, [r3]
 8017b62:	05f8      	lsls	r0, r7, #23
 8017b64:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8017b68:	ea4f 1427 	mov.w	r4, r7, asr #4
 8017b6c:	d516      	bpl.n	8017b9c <_dtoa_r+0x354>
 8017b6e:	4b97      	ldr	r3, [pc, #604]	@ (8017dcc <_dtoa_r+0x584>)
 8017b70:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8017b74:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8017b78:	f7e8 fe78 	bl	800086c <__aeabi_ddiv>
 8017b7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017b80:	f004 040f 	and.w	r4, r4, #15
 8017b84:	2603      	movs	r6, #3
 8017b86:	4d91      	ldr	r5, [pc, #580]	@ (8017dcc <_dtoa_r+0x584>)
 8017b88:	b954      	cbnz	r4, 8017ba0 <_dtoa_r+0x358>
 8017b8a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8017b8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017b92:	f7e8 fe6b 	bl	800086c <__aeabi_ddiv>
 8017b96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017b9a:	e028      	b.n	8017bee <_dtoa_r+0x3a6>
 8017b9c:	2602      	movs	r6, #2
 8017b9e:	e7f2      	b.n	8017b86 <_dtoa_r+0x33e>
 8017ba0:	07e1      	lsls	r1, r4, #31
 8017ba2:	d508      	bpl.n	8017bb6 <_dtoa_r+0x36e>
 8017ba4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8017ba8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8017bac:	f7e8 fd34 	bl	8000618 <__aeabi_dmul>
 8017bb0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8017bb4:	3601      	adds	r6, #1
 8017bb6:	1064      	asrs	r4, r4, #1
 8017bb8:	3508      	adds	r5, #8
 8017bba:	e7e5      	b.n	8017b88 <_dtoa_r+0x340>
 8017bbc:	f000 80af 	beq.w	8017d1e <_dtoa_r+0x4d6>
 8017bc0:	427c      	negs	r4, r7
 8017bc2:	4b81      	ldr	r3, [pc, #516]	@ (8017dc8 <_dtoa_r+0x580>)
 8017bc4:	4d81      	ldr	r5, [pc, #516]	@ (8017dcc <_dtoa_r+0x584>)
 8017bc6:	f004 020f 	and.w	r2, r4, #15
 8017bca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017bd2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8017bd6:	f7e8 fd1f 	bl	8000618 <__aeabi_dmul>
 8017bda:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017bde:	1124      	asrs	r4, r4, #4
 8017be0:	2300      	movs	r3, #0
 8017be2:	2602      	movs	r6, #2
 8017be4:	2c00      	cmp	r4, #0
 8017be6:	f040 808f 	bne.w	8017d08 <_dtoa_r+0x4c0>
 8017bea:	2b00      	cmp	r3, #0
 8017bec:	d1d3      	bne.n	8017b96 <_dtoa_r+0x34e>
 8017bee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017bf0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8017bf4:	2b00      	cmp	r3, #0
 8017bf6:	f000 8094 	beq.w	8017d22 <_dtoa_r+0x4da>
 8017bfa:	4b75      	ldr	r3, [pc, #468]	@ (8017dd0 <_dtoa_r+0x588>)
 8017bfc:	2200      	movs	r2, #0
 8017bfe:	4620      	mov	r0, r4
 8017c00:	4629      	mov	r1, r5
 8017c02:	f7e8 ff7b 	bl	8000afc <__aeabi_dcmplt>
 8017c06:	2800      	cmp	r0, #0
 8017c08:	f000 808b 	beq.w	8017d22 <_dtoa_r+0x4da>
 8017c0c:	9b03      	ldr	r3, [sp, #12]
 8017c0e:	2b00      	cmp	r3, #0
 8017c10:	f000 8087 	beq.w	8017d22 <_dtoa_r+0x4da>
 8017c14:	f1bb 0f00 	cmp.w	fp, #0
 8017c18:	dd34      	ble.n	8017c84 <_dtoa_r+0x43c>
 8017c1a:	4620      	mov	r0, r4
 8017c1c:	4b6d      	ldr	r3, [pc, #436]	@ (8017dd4 <_dtoa_r+0x58c>)
 8017c1e:	2200      	movs	r2, #0
 8017c20:	4629      	mov	r1, r5
 8017c22:	f7e8 fcf9 	bl	8000618 <__aeabi_dmul>
 8017c26:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017c2a:	f107 38ff 	add.w	r8, r7, #4294967295
 8017c2e:	3601      	adds	r6, #1
 8017c30:	465c      	mov	r4, fp
 8017c32:	4630      	mov	r0, r6
 8017c34:	f7e8 fc86 	bl	8000544 <__aeabi_i2d>
 8017c38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017c3c:	f7e8 fcec 	bl	8000618 <__aeabi_dmul>
 8017c40:	4b65      	ldr	r3, [pc, #404]	@ (8017dd8 <_dtoa_r+0x590>)
 8017c42:	2200      	movs	r2, #0
 8017c44:	f7e8 fb32 	bl	80002ac <__adddf3>
 8017c48:	4605      	mov	r5, r0
 8017c4a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8017c4e:	2c00      	cmp	r4, #0
 8017c50:	d16a      	bne.n	8017d28 <_dtoa_r+0x4e0>
 8017c52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017c56:	4b61      	ldr	r3, [pc, #388]	@ (8017ddc <_dtoa_r+0x594>)
 8017c58:	2200      	movs	r2, #0
 8017c5a:	f7e8 fb25 	bl	80002a8 <__aeabi_dsub>
 8017c5e:	4602      	mov	r2, r0
 8017c60:	460b      	mov	r3, r1
 8017c62:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8017c66:	462a      	mov	r2, r5
 8017c68:	4633      	mov	r3, r6
 8017c6a:	f7e8 ff65 	bl	8000b38 <__aeabi_dcmpgt>
 8017c6e:	2800      	cmp	r0, #0
 8017c70:	f040 8298 	bne.w	80181a4 <_dtoa_r+0x95c>
 8017c74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017c78:	462a      	mov	r2, r5
 8017c7a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8017c7e:	f7e8 ff3d 	bl	8000afc <__aeabi_dcmplt>
 8017c82:	bb38      	cbnz	r0, 8017cd4 <_dtoa_r+0x48c>
 8017c84:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8017c88:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8017c8c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017c8e:	2b00      	cmp	r3, #0
 8017c90:	f2c0 8157 	blt.w	8017f42 <_dtoa_r+0x6fa>
 8017c94:	2f0e      	cmp	r7, #14
 8017c96:	f300 8154 	bgt.w	8017f42 <_dtoa_r+0x6fa>
 8017c9a:	4b4b      	ldr	r3, [pc, #300]	@ (8017dc8 <_dtoa_r+0x580>)
 8017c9c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8017ca0:	ed93 7b00 	vldr	d7, [r3]
 8017ca4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017ca6:	2b00      	cmp	r3, #0
 8017ca8:	ed8d 7b00 	vstr	d7, [sp]
 8017cac:	f280 80e5 	bge.w	8017e7a <_dtoa_r+0x632>
 8017cb0:	9b03      	ldr	r3, [sp, #12]
 8017cb2:	2b00      	cmp	r3, #0
 8017cb4:	f300 80e1 	bgt.w	8017e7a <_dtoa_r+0x632>
 8017cb8:	d10c      	bne.n	8017cd4 <_dtoa_r+0x48c>
 8017cba:	4b48      	ldr	r3, [pc, #288]	@ (8017ddc <_dtoa_r+0x594>)
 8017cbc:	2200      	movs	r2, #0
 8017cbe:	ec51 0b17 	vmov	r0, r1, d7
 8017cc2:	f7e8 fca9 	bl	8000618 <__aeabi_dmul>
 8017cc6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017cca:	f7e8 ff2b 	bl	8000b24 <__aeabi_dcmpge>
 8017cce:	2800      	cmp	r0, #0
 8017cd0:	f000 8266 	beq.w	80181a0 <_dtoa_r+0x958>
 8017cd4:	2400      	movs	r4, #0
 8017cd6:	4625      	mov	r5, r4
 8017cd8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017cda:	4656      	mov	r6, sl
 8017cdc:	ea6f 0803 	mvn.w	r8, r3
 8017ce0:	2700      	movs	r7, #0
 8017ce2:	4621      	mov	r1, r4
 8017ce4:	4648      	mov	r0, r9
 8017ce6:	f000 ff55 	bl	8018b94 <_Bfree>
 8017cea:	2d00      	cmp	r5, #0
 8017cec:	f000 80bd 	beq.w	8017e6a <_dtoa_r+0x622>
 8017cf0:	b12f      	cbz	r7, 8017cfe <_dtoa_r+0x4b6>
 8017cf2:	42af      	cmp	r7, r5
 8017cf4:	d003      	beq.n	8017cfe <_dtoa_r+0x4b6>
 8017cf6:	4639      	mov	r1, r7
 8017cf8:	4648      	mov	r0, r9
 8017cfa:	f000 ff4b 	bl	8018b94 <_Bfree>
 8017cfe:	4629      	mov	r1, r5
 8017d00:	4648      	mov	r0, r9
 8017d02:	f000 ff47 	bl	8018b94 <_Bfree>
 8017d06:	e0b0      	b.n	8017e6a <_dtoa_r+0x622>
 8017d08:	07e2      	lsls	r2, r4, #31
 8017d0a:	d505      	bpl.n	8017d18 <_dtoa_r+0x4d0>
 8017d0c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8017d10:	f7e8 fc82 	bl	8000618 <__aeabi_dmul>
 8017d14:	3601      	adds	r6, #1
 8017d16:	2301      	movs	r3, #1
 8017d18:	1064      	asrs	r4, r4, #1
 8017d1a:	3508      	adds	r5, #8
 8017d1c:	e762      	b.n	8017be4 <_dtoa_r+0x39c>
 8017d1e:	2602      	movs	r6, #2
 8017d20:	e765      	b.n	8017bee <_dtoa_r+0x3a6>
 8017d22:	9c03      	ldr	r4, [sp, #12]
 8017d24:	46b8      	mov	r8, r7
 8017d26:	e784      	b.n	8017c32 <_dtoa_r+0x3ea>
 8017d28:	4b27      	ldr	r3, [pc, #156]	@ (8017dc8 <_dtoa_r+0x580>)
 8017d2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8017d2c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8017d30:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8017d34:	4454      	add	r4, sl
 8017d36:	2900      	cmp	r1, #0
 8017d38:	d054      	beq.n	8017de4 <_dtoa_r+0x59c>
 8017d3a:	4929      	ldr	r1, [pc, #164]	@ (8017de0 <_dtoa_r+0x598>)
 8017d3c:	2000      	movs	r0, #0
 8017d3e:	f7e8 fd95 	bl	800086c <__aeabi_ddiv>
 8017d42:	4633      	mov	r3, r6
 8017d44:	462a      	mov	r2, r5
 8017d46:	f7e8 faaf 	bl	80002a8 <__aeabi_dsub>
 8017d4a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8017d4e:	4656      	mov	r6, sl
 8017d50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017d54:	f7e8 ff10 	bl	8000b78 <__aeabi_d2iz>
 8017d58:	4605      	mov	r5, r0
 8017d5a:	f7e8 fbf3 	bl	8000544 <__aeabi_i2d>
 8017d5e:	4602      	mov	r2, r0
 8017d60:	460b      	mov	r3, r1
 8017d62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017d66:	f7e8 fa9f 	bl	80002a8 <__aeabi_dsub>
 8017d6a:	3530      	adds	r5, #48	@ 0x30
 8017d6c:	4602      	mov	r2, r0
 8017d6e:	460b      	mov	r3, r1
 8017d70:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8017d74:	f806 5b01 	strb.w	r5, [r6], #1
 8017d78:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8017d7c:	f7e8 febe 	bl	8000afc <__aeabi_dcmplt>
 8017d80:	2800      	cmp	r0, #0
 8017d82:	d172      	bne.n	8017e6a <_dtoa_r+0x622>
 8017d84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017d88:	4911      	ldr	r1, [pc, #68]	@ (8017dd0 <_dtoa_r+0x588>)
 8017d8a:	2000      	movs	r0, #0
 8017d8c:	f7e8 fa8c 	bl	80002a8 <__aeabi_dsub>
 8017d90:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8017d94:	f7e8 feb2 	bl	8000afc <__aeabi_dcmplt>
 8017d98:	2800      	cmp	r0, #0
 8017d9a:	f040 80b4 	bne.w	8017f06 <_dtoa_r+0x6be>
 8017d9e:	42a6      	cmp	r6, r4
 8017da0:	f43f af70 	beq.w	8017c84 <_dtoa_r+0x43c>
 8017da4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8017da8:	4b0a      	ldr	r3, [pc, #40]	@ (8017dd4 <_dtoa_r+0x58c>)
 8017daa:	2200      	movs	r2, #0
 8017dac:	f7e8 fc34 	bl	8000618 <__aeabi_dmul>
 8017db0:	4b08      	ldr	r3, [pc, #32]	@ (8017dd4 <_dtoa_r+0x58c>)
 8017db2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8017db6:	2200      	movs	r2, #0
 8017db8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017dbc:	f7e8 fc2c 	bl	8000618 <__aeabi_dmul>
 8017dc0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017dc4:	e7c4      	b.n	8017d50 <_dtoa_r+0x508>
 8017dc6:	bf00      	nop
 8017dc8:	0801afe0 	.word	0x0801afe0
 8017dcc:	0801afb8 	.word	0x0801afb8
 8017dd0:	3ff00000 	.word	0x3ff00000
 8017dd4:	40240000 	.word	0x40240000
 8017dd8:	401c0000 	.word	0x401c0000
 8017ddc:	40140000 	.word	0x40140000
 8017de0:	3fe00000 	.word	0x3fe00000
 8017de4:	4631      	mov	r1, r6
 8017de6:	4628      	mov	r0, r5
 8017de8:	f7e8 fc16 	bl	8000618 <__aeabi_dmul>
 8017dec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8017df0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8017df2:	4656      	mov	r6, sl
 8017df4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017df8:	f7e8 febe 	bl	8000b78 <__aeabi_d2iz>
 8017dfc:	4605      	mov	r5, r0
 8017dfe:	f7e8 fba1 	bl	8000544 <__aeabi_i2d>
 8017e02:	4602      	mov	r2, r0
 8017e04:	460b      	mov	r3, r1
 8017e06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017e0a:	f7e8 fa4d 	bl	80002a8 <__aeabi_dsub>
 8017e0e:	3530      	adds	r5, #48	@ 0x30
 8017e10:	f806 5b01 	strb.w	r5, [r6], #1
 8017e14:	4602      	mov	r2, r0
 8017e16:	460b      	mov	r3, r1
 8017e18:	42a6      	cmp	r6, r4
 8017e1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8017e1e:	f04f 0200 	mov.w	r2, #0
 8017e22:	d124      	bne.n	8017e6e <_dtoa_r+0x626>
 8017e24:	4baf      	ldr	r3, [pc, #700]	@ (80180e4 <_dtoa_r+0x89c>)
 8017e26:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8017e2a:	f7e8 fa3f 	bl	80002ac <__adddf3>
 8017e2e:	4602      	mov	r2, r0
 8017e30:	460b      	mov	r3, r1
 8017e32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017e36:	f7e8 fe7f 	bl	8000b38 <__aeabi_dcmpgt>
 8017e3a:	2800      	cmp	r0, #0
 8017e3c:	d163      	bne.n	8017f06 <_dtoa_r+0x6be>
 8017e3e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8017e42:	49a8      	ldr	r1, [pc, #672]	@ (80180e4 <_dtoa_r+0x89c>)
 8017e44:	2000      	movs	r0, #0
 8017e46:	f7e8 fa2f 	bl	80002a8 <__aeabi_dsub>
 8017e4a:	4602      	mov	r2, r0
 8017e4c:	460b      	mov	r3, r1
 8017e4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017e52:	f7e8 fe53 	bl	8000afc <__aeabi_dcmplt>
 8017e56:	2800      	cmp	r0, #0
 8017e58:	f43f af14 	beq.w	8017c84 <_dtoa_r+0x43c>
 8017e5c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8017e5e:	1e73      	subs	r3, r6, #1
 8017e60:	9313      	str	r3, [sp, #76]	@ 0x4c
 8017e62:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8017e66:	2b30      	cmp	r3, #48	@ 0x30
 8017e68:	d0f8      	beq.n	8017e5c <_dtoa_r+0x614>
 8017e6a:	4647      	mov	r7, r8
 8017e6c:	e03b      	b.n	8017ee6 <_dtoa_r+0x69e>
 8017e6e:	4b9e      	ldr	r3, [pc, #632]	@ (80180e8 <_dtoa_r+0x8a0>)
 8017e70:	f7e8 fbd2 	bl	8000618 <__aeabi_dmul>
 8017e74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017e78:	e7bc      	b.n	8017df4 <_dtoa_r+0x5ac>
 8017e7a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8017e7e:	4656      	mov	r6, sl
 8017e80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017e84:	4620      	mov	r0, r4
 8017e86:	4629      	mov	r1, r5
 8017e88:	f7e8 fcf0 	bl	800086c <__aeabi_ddiv>
 8017e8c:	f7e8 fe74 	bl	8000b78 <__aeabi_d2iz>
 8017e90:	4680      	mov	r8, r0
 8017e92:	f7e8 fb57 	bl	8000544 <__aeabi_i2d>
 8017e96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017e9a:	f7e8 fbbd 	bl	8000618 <__aeabi_dmul>
 8017e9e:	4602      	mov	r2, r0
 8017ea0:	460b      	mov	r3, r1
 8017ea2:	4620      	mov	r0, r4
 8017ea4:	4629      	mov	r1, r5
 8017ea6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8017eaa:	f7e8 f9fd 	bl	80002a8 <__aeabi_dsub>
 8017eae:	f806 4b01 	strb.w	r4, [r6], #1
 8017eb2:	9d03      	ldr	r5, [sp, #12]
 8017eb4:	eba6 040a 	sub.w	r4, r6, sl
 8017eb8:	42a5      	cmp	r5, r4
 8017eba:	4602      	mov	r2, r0
 8017ebc:	460b      	mov	r3, r1
 8017ebe:	d133      	bne.n	8017f28 <_dtoa_r+0x6e0>
 8017ec0:	f7e8 f9f4 	bl	80002ac <__adddf3>
 8017ec4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017ec8:	4604      	mov	r4, r0
 8017eca:	460d      	mov	r5, r1
 8017ecc:	f7e8 fe34 	bl	8000b38 <__aeabi_dcmpgt>
 8017ed0:	b9c0      	cbnz	r0, 8017f04 <_dtoa_r+0x6bc>
 8017ed2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017ed6:	4620      	mov	r0, r4
 8017ed8:	4629      	mov	r1, r5
 8017eda:	f7e8 fe05 	bl	8000ae8 <__aeabi_dcmpeq>
 8017ede:	b110      	cbz	r0, 8017ee6 <_dtoa_r+0x69e>
 8017ee0:	f018 0f01 	tst.w	r8, #1
 8017ee4:	d10e      	bne.n	8017f04 <_dtoa_r+0x6bc>
 8017ee6:	9902      	ldr	r1, [sp, #8]
 8017ee8:	4648      	mov	r0, r9
 8017eea:	f000 fe53 	bl	8018b94 <_Bfree>
 8017eee:	2300      	movs	r3, #0
 8017ef0:	7033      	strb	r3, [r6, #0]
 8017ef2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8017ef4:	3701      	adds	r7, #1
 8017ef6:	601f      	str	r7, [r3, #0]
 8017ef8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8017efa:	2b00      	cmp	r3, #0
 8017efc:	f000 824b 	beq.w	8018396 <_dtoa_r+0xb4e>
 8017f00:	601e      	str	r6, [r3, #0]
 8017f02:	e248      	b.n	8018396 <_dtoa_r+0xb4e>
 8017f04:	46b8      	mov	r8, r7
 8017f06:	4633      	mov	r3, r6
 8017f08:	461e      	mov	r6, r3
 8017f0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8017f0e:	2a39      	cmp	r2, #57	@ 0x39
 8017f10:	d106      	bne.n	8017f20 <_dtoa_r+0x6d8>
 8017f12:	459a      	cmp	sl, r3
 8017f14:	d1f8      	bne.n	8017f08 <_dtoa_r+0x6c0>
 8017f16:	2230      	movs	r2, #48	@ 0x30
 8017f18:	f108 0801 	add.w	r8, r8, #1
 8017f1c:	f88a 2000 	strb.w	r2, [sl]
 8017f20:	781a      	ldrb	r2, [r3, #0]
 8017f22:	3201      	adds	r2, #1
 8017f24:	701a      	strb	r2, [r3, #0]
 8017f26:	e7a0      	b.n	8017e6a <_dtoa_r+0x622>
 8017f28:	4b6f      	ldr	r3, [pc, #444]	@ (80180e8 <_dtoa_r+0x8a0>)
 8017f2a:	2200      	movs	r2, #0
 8017f2c:	f7e8 fb74 	bl	8000618 <__aeabi_dmul>
 8017f30:	2200      	movs	r2, #0
 8017f32:	2300      	movs	r3, #0
 8017f34:	4604      	mov	r4, r0
 8017f36:	460d      	mov	r5, r1
 8017f38:	f7e8 fdd6 	bl	8000ae8 <__aeabi_dcmpeq>
 8017f3c:	2800      	cmp	r0, #0
 8017f3e:	d09f      	beq.n	8017e80 <_dtoa_r+0x638>
 8017f40:	e7d1      	b.n	8017ee6 <_dtoa_r+0x69e>
 8017f42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017f44:	2a00      	cmp	r2, #0
 8017f46:	f000 80ea 	beq.w	801811e <_dtoa_r+0x8d6>
 8017f4a:	9a07      	ldr	r2, [sp, #28]
 8017f4c:	2a01      	cmp	r2, #1
 8017f4e:	f300 80cd 	bgt.w	80180ec <_dtoa_r+0x8a4>
 8017f52:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8017f54:	2a00      	cmp	r2, #0
 8017f56:	f000 80c1 	beq.w	80180dc <_dtoa_r+0x894>
 8017f5a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8017f5e:	9c08      	ldr	r4, [sp, #32]
 8017f60:	9e00      	ldr	r6, [sp, #0]
 8017f62:	9a00      	ldr	r2, [sp, #0]
 8017f64:	441a      	add	r2, r3
 8017f66:	9200      	str	r2, [sp, #0]
 8017f68:	9a06      	ldr	r2, [sp, #24]
 8017f6a:	2101      	movs	r1, #1
 8017f6c:	441a      	add	r2, r3
 8017f6e:	4648      	mov	r0, r9
 8017f70:	9206      	str	r2, [sp, #24]
 8017f72:	f000 ff0d 	bl	8018d90 <__i2b>
 8017f76:	4605      	mov	r5, r0
 8017f78:	b166      	cbz	r6, 8017f94 <_dtoa_r+0x74c>
 8017f7a:	9b06      	ldr	r3, [sp, #24]
 8017f7c:	2b00      	cmp	r3, #0
 8017f7e:	dd09      	ble.n	8017f94 <_dtoa_r+0x74c>
 8017f80:	42b3      	cmp	r3, r6
 8017f82:	9a00      	ldr	r2, [sp, #0]
 8017f84:	bfa8      	it	ge
 8017f86:	4633      	movge	r3, r6
 8017f88:	1ad2      	subs	r2, r2, r3
 8017f8a:	9200      	str	r2, [sp, #0]
 8017f8c:	9a06      	ldr	r2, [sp, #24]
 8017f8e:	1af6      	subs	r6, r6, r3
 8017f90:	1ad3      	subs	r3, r2, r3
 8017f92:	9306      	str	r3, [sp, #24]
 8017f94:	9b08      	ldr	r3, [sp, #32]
 8017f96:	b30b      	cbz	r3, 8017fdc <_dtoa_r+0x794>
 8017f98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017f9a:	2b00      	cmp	r3, #0
 8017f9c:	f000 80c6 	beq.w	801812c <_dtoa_r+0x8e4>
 8017fa0:	2c00      	cmp	r4, #0
 8017fa2:	f000 80c0 	beq.w	8018126 <_dtoa_r+0x8de>
 8017fa6:	4629      	mov	r1, r5
 8017fa8:	4622      	mov	r2, r4
 8017faa:	4648      	mov	r0, r9
 8017fac:	f000 ffa8 	bl	8018f00 <__pow5mult>
 8017fb0:	9a02      	ldr	r2, [sp, #8]
 8017fb2:	4601      	mov	r1, r0
 8017fb4:	4605      	mov	r5, r0
 8017fb6:	4648      	mov	r0, r9
 8017fb8:	f000 ff00 	bl	8018dbc <__multiply>
 8017fbc:	9902      	ldr	r1, [sp, #8]
 8017fbe:	4680      	mov	r8, r0
 8017fc0:	4648      	mov	r0, r9
 8017fc2:	f000 fde7 	bl	8018b94 <_Bfree>
 8017fc6:	9b08      	ldr	r3, [sp, #32]
 8017fc8:	1b1b      	subs	r3, r3, r4
 8017fca:	9308      	str	r3, [sp, #32]
 8017fcc:	f000 80b1 	beq.w	8018132 <_dtoa_r+0x8ea>
 8017fd0:	9a08      	ldr	r2, [sp, #32]
 8017fd2:	4641      	mov	r1, r8
 8017fd4:	4648      	mov	r0, r9
 8017fd6:	f000 ff93 	bl	8018f00 <__pow5mult>
 8017fda:	9002      	str	r0, [sp, #8]
 8017fdc:	2101      	movs	r1, #1
 8017fde:	4648      	mov	r0, r9
 8017fe0:	f000 fed6 	bl	8018d90 <__i2b>
 8017fe4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017fe6:	4604      	mov	r4, r0
 8017fe8:	2b00      	cmp	r3, #0
 8017fea:	f000 81d8 	beq.w	801839e <_dtoa_r+0xb56>
 8017fee:	461a      	mov	r2, r3
 8017ff0:	4601      	mov	r1, r0
 8017ff2:	4648      	mov	r0, r9
 8017ff4:	f000 ff84 	bl	8018f00 <__pow5mult>
 8017ff8:	9b07      	ldr	r3, [sp, #28]
 8017ffa:	2b01      	cmp	r3, #1
 8017ffc:	4604      	mov	r4, r0
 8017ffe:	f300 809f 	bgt.w	8018140 <_dtoa_r+0x8f8>
 8018002:	9b04      	ldr	r3, [sp, #16]
 8018004:	2b00      	cmp	r3, #0
 8018006:	f040 8097 	bne.w	8018138 <_dtoa_r+0x8f0>
 801800a:	9b05      	ldr	r3, [sp, #20]
 801800c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018010:	2b00      	cmp	r3, #0
 8018012:	f040 8093 	bne.w	801813c <_dtoa_r+0x8f4>
 8018016:	9b05      	ldr	r3, [sp, #20]
 8018018:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801801c:	0d1b      	lsrs	r3, r3, #20
 801801e:	051b      	lsls	r3, r3, #20
 8018020:	b133      	cbz	r3, 8018030 <_dtoa_r+0x7e8>
 8018022:	9b00      	ldr	r3, [sp, #0]
 8018024:	3301      	adds	r3, #1
 8018026:	9300      	str	r3, [sp, #0]
 8018028:	9b06      	ldr	r3, [sp, #24]
 801802a:	3301      	adds	r3, #1
 801802c:	9306      	str	r3, [sp, #24]
 801802e:	2301      	movs	r3, #1
 8018030:	9308      	str	r3, [sp, #32]
 8018032:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018034:	2b00      	cmp	r3, #0
 8018036:	f000 81b8 	beq.w	80183aa <_dtoa_r+0xb62>
 801803a:	6923      	ldr	r3, [r4, #16]
 801803c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8018040:	6918      	ldr	r0, [r3, #16]
 8018042:	f000 fe59 	bl	8018cf8 <__hi0bits>
 8018046:	f1c0 0020 	rsb	r0, r0, #32
 801804a:	9b06      	ldr	r3, [sp, #24]
 801804c:	4418      	add	r0, r3
 801804e:	f010 001f 	ands.w	r0, r0, #31
 8018052:	f000 8082 	beq.w	801815a <_dtoa_r+0x912>
 8018056:	f1c0 0320 	rsb	r3, r0, #32
 801805a:	2b04      	cmp	r3, #4
 801805c:	dd73      	ble.n	8018146 <_dtoa_r+0x8fe>
 801805e:	9b00      	ldr	r3, [sp, #0]
 8018060:	f1c0 001c 	rsb	r0, r0, #28
 8018064:	4403      	add	r3, r0
 8018066:	9300      	str	r3, [sp, #0]
 8018068:	9b06      	ldr	r3, [sp, #24]
 801806a:	4403      	add	r3, r0
 801806c:	4406      	add	r6, r0
 801806e:	9306      	str	r3, [sp, #24]
 8018070:	9b00      	ldr	r3, [sp, #0]
 8018072:	2b00      	cmp	r3, #0
 8018074:	dd05      	ble.n	8018082 <_dtoa_r+0x83a>
 8018076:	9902      	ldr	r1, [sp, #8]
 8018078:	461a      	mov	r2, r3
 801807a:	4648      	mov	r0, r9
 801807c:	f000 ff9a 	bl	8018fb4 <__lshift>
 8018080:	9002      	str	r0, [sp, #8]
 8018082:	9b06      	ldr	r3, [sp, #24]
 8018084:	2b00      	cmp	r3, #0
 8018086:	dd05      	ble.n	8018094 <_dtoa_r+0x84c>
 8018088:	4621      	mov	r1, r4
 801808a:	461a      	mov	r2, r3
 801808c:	4648      	mov	r0, r9
 801808e:	f000 ff91 	bl	8018fb4 <__lshift>
 8018092:	4604      	mov	r4, r0
 8018094:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8018096:	2b00      	cmp	r3, #0
 8018098:	d061      	beq.n	801815e <_dtoa_r+0x916>
 801809a:	9802      	ldr	r0, [sp, #8]
 801809c:	4621      	mov	r1, r4
 801809e:	f000 fff5 	bl	801908c <__mcmp>
 80180a2:	2800      	cmp	r0, #0
 80180a4:	da5b      	bge.n	801815e <_dtoa_r+0x916>
 80180a6:	2300      	movs	r3, #0
 80180a8:	9902      	ldr	r1, [sp, #8]
 80180aa:	220a      	movs	r2, #10
 80180ac:	4648      	mov	r0, r9
 80180ae:	f000 fd93 	bl	8018bd8 <__multadd>
 80180b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80180b4:	9002      	str	r0, [sp, #8]
 80180b6:	f107 38ff 	add.w	r8, r7, #4294967295
 80180ba:	2b00      	cmp	r3, #0
 80180bc:	f000 8177 	beq.w	80183ae <_dtoa_r+0xb66>
 80180c0:	4629      	mov	r1, r5
 80180c2:	2300      	movs	r3, #0
 80180c4:	220a      	movs	r2, #10
 80180c6:	4648      	mov	r0, r9
 80180c8:	f000 fd86 	bl	8018bd8 <__multadd>
 80180cc:	f1bb 0f00 	cmp.w	fp, #0
 80180d0:	4605      	mov	r5, r0
 80180d2:	dc6f      	bgt.n	80181b4 <_dtoa_r+0x96c>
 80180d4:	9b07      	ldr	r3, [sp, #28]
 80180d6:	2b02      	cmp	r3, #2
 80180d8:	dc49      	bgt.n	801816e <_dtoa_r+0x926>
 80180da:	e06b      	b.n	80181b4 <_dtoa_r+0x96c>
 80180dc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80180de:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80180e2:	e73c      	b.n	8017f5e <_dtoa_r+0x716>
 80180e4:	3fe00000 	.word	0x3fe00000
 80180e8:	40240000 	.word	0x40240000
 80180ec:	9b03      	ldr	r3, [sp, #12]
 80180ee:	1e5c      	subs	r4, r3, #1
 80180f0:	9b08      	ldr	r3, [sp, #32]
 80180f2:	42a3      	cmp	r3, r4
 80180f4:	db09      	blt.n	801810a <_dtoa_r+0x8c2>
 80180f6:	1b1c      	subs	r4, r3, r4
 80180f8:	9b03      	ldr	r3, [sp, #12]
 80180fa:	2b00      	cmp	r3, #0
 80180fc:	f6bf af30 	bge.w	8017f60 <_dtoa_r+0x718>
 8018100:	9b00      	ldr	r3, [sp, #0]
 8018102:	9a03      	ldr	r2, [sp, #12]
 8018104:	1a9e      	subs	r6, r3, r2
 8018106:	2300      	movs	r3, #0
 8018108:	e72b      	b.n	8017f62 <_dtoa_r+0x71a>
 801810a:	9b08      	ldr	r3, [sp, #32]
 801810c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801810e:	9408      	str	r4, [sp, #32]
 8018110:	1ae3      	subs	r3, r4, r3
 8018112:	441a      	add	r2, r3
 8018114:	9e00      	ldr	r6, [sp, #0]
 8018116:	9b03      	ldr	r3, [sp, #12]
 8018118:	920d      	str	r2, [sp, #52]	@ 0x34
 801811a:	2400      	movs	r4, #0
 801811c:	e721      	b.n	8017f62 <_dtoa_r+0x71a>
 801811e:	9c08      	ldr	r4, [sp, #32]
 8018120:	9e00      	ldr	r6, [sp, #0]
 8018122:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8018124:	e728      	b.n	8017f78 <_dtoa_r+0x730>
 8018126:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801812a:	e751      	b.n	8017fd0 <_dtoa_r+0x788>
 801812c:	9a08      	ldr	r2, [sp, #32]
 801812e:	9902      	ldr	r1, [sp, #8]
 8018130:	e750      	b.n	8017fd4 <_dtoa_r+0x78c>
 8018132:	f8cd 8008 	str.w	r8, [sp, #8]
 8018136:	e751      	b.n	8017fdc <_dtoa_r+0x794>
 8018138:	2300      	movs	r3, #0
 801813a:	e779      	b.n	8018030 <_dtoa_r+0x7e8>
 801813c:	9b04      	ldr	r3, [sp, #16]
 801813e:	e777      	b.n	8018030 <_dtoa_r+0x7e8>
 8018140:	2300      	movs	r3, #0
 8018142:	9308      	str	r3, [sp, #32]
 8018144:	e779      	b.n	801803a <_dtoa_r+0x7f2>
 8018146:	d093      	beq.n	8018070 <_dtoa_r+0x828>
 8018148:	9a00      	ldr	r2, [sp, #0]
 801814a:	331c      	adds	r3, #28
 801814c:	441a      	add	r2, r3
 801814e:	9200      	str	r2, [sp, #0]
 8018150:	9a06      	ldr	r2, [sp, #24]
 8018152:	441a      	add	r2, r3
 8018154:	441e      	add	r6, r3
 8018156:	9206      	str	r2, [sp, #24]
 8018158:	e78a      	b.n	8018070 <_dtoa_r+0x828>
 801815a:	4603      	mov	r3, r0
 801815c:	e7f4      	b.n	8018148 <_dtoa_r+0x900>
 801815e:	9b03      	ldr	r3, [sp, #12]
 8018160:	2b00      	cmp	r3, #0
 8018162:	46b8      	mov	r8, r7
 8018164:	dc20      	bgt.n	80181a8 <_dtoa_r+0x960>
 8018166:	469b      	mov	fp, r3
 8018168:	9b07      	ldr	r3, [sp, #28]
 801816a:	2b02      	cmp	r3, #2
 801816c:	dd1e      	ble.n	80181ac <_dtoa_r+0x964>
 801816e:	f1bb 0f00 	cmp.w	fp, #0
 8018172:	f47f adb1 	bne.w	8017cd8 <_dtoa_r+0x490>
 8018176:	4621      	mov	r1, r4
 8018178:	465b      	mov	r3, fp
 801817a:	2205      	movs	r2, #5
 801817c:	4648      	mov	r0, r9
 801817e:	f000 fd2b 	bl	8018bd8 <__multadd>
 8018182:	4601      	mov	r1, r0
 8018184:	4604      	mov	r4, r0
 8018186:	9802      	ldr	r0, [sp, #8]
 8018188:	f000 ff80 	bl	801908c <__mcmp>
 801818c:	2800      	cmp	r0, #0
 801818e:	f77f ada3 	ble.w	8017cd8 <_dtoa_r+0x490>
 8018192:	4656      	mov	r6, sl
 8018194:	2331      	movs	r3, #49	@ 0x31
 8018196:	f806 3b01 	strb.w	r3, [r6], #1
 801819a:	f108 0801 	add.w	r8, r8, #1
 801819e:	e59f      	b.n	8017ce0 <_dtoa_r+0x498>
 80181a0:	9c03      	ldr	r4, [sp, #12]
 80181a2:	46b8      	mov	r8, r7
 80181a4:	4625      	mov	r5, r4
 80181a6:	e7f4      	b.n	8018192 <_dtoa_r+0x94a>
 80181a8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80181ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80181ae:	2b00      	cmp	r3, #0
 80181b0:	f000 8101 	beq.w	80183b6 <_dtoa_r+0xb6e>
 80181b4:	2e00      	cmp	r6, #0
 80181b6:	dd05      	ble.n	80181c4 <_dtoa_r+0x97c>
 80181b8:	4629      	mov	r1, r5
 80181ba:	4632      	mov	r2, r6
 80181bc:	4648      	mov	r0, r9
 80181be:	f000 fef9 	bl	8018fb4 <__lshift>
 80181c2:	4605      	mov	r5, r0
 80181c4:	9b08      	ldr	r3, [sp, #32]
 80181c6:	2b00      	cmp	r3, #0
 80181c8:	d05c      	beq.n	8018284 <_dtoa_r+0xa3c>
 80181ca:	6869      	ldr	r1, [r5, #4]
 80181cc:	4648      	mov	r0, r9
 80181ce:	f000 fca1 	bl	8018b14 <_Balloc>
 80181d2:	4606      	mov	r6, r0
 80181d4:	b928      	cbnz	r0, 80181e2 <_dtoa_r+0x99a>
 80181d6:	4b82      	ldr	r3, [pc, #520]	@ (80183e0 <_dtoa_r+0xb98>)
 80181d8:	4602      	mov	r2, r0
 80181da:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80181de:	f7ff bb4a 	b.w	8017876 <_dtoa_r+0x2e>
 80181e2:	692a      	ldr	r2, [r5, #16]
 80181e4:	3202      	adds	r2, #2
 80181e6:	0092      	lsls	r2, r2, #2
 80181e8:	f105 010c 	add.w	r1, r5, #12
 80181ec:	300c      	adds	r0, #12
 80181ee:	f7ff fa82 	bl	80176f6 <memcpy>
 80181f2:	2201      	movs	r2, #1
 80181f4:	4631      	mov	r1, r6
 80181f6:	4648      	mov	r0, r9
 80181f8:	f000 fedc 	bl	8018fb4 <__lshift>
 80181fc:	f10a 0301 	add.w	r3, sl, #1
 8018200:	9300      	str	r3, [sp, #0]
 8018202:	eb0a 030b 	add.w	r3, sl, fp
 8018206:	9308      	str	r3, [sp, #32]
 8018208:	9b04      	ldr	r3, [sp, #16]
 801820a:	f003 0301 	and.w	r3, r3, #1
 801820e:	462f      	mov	r7, r5
 8018210:	9306      	str	r3, [sp, #24]
 8018212:	4605      	mov	r5, r0
 8018214:	9b00      	ldr	r3, [sp, #0]
 8018216:	9802      	ldr	r0, [sp, #8]
 8018218:	4621      	mov	r1, r4
 801821a:	f103 3bff 	add.w	fp, r3, #4294967295
 801821e:	f7ff fa89 	bl	8017734 <quorem>
 8018222:	4603      	mov	r3, r0
 8018224:	3330      	adds	r3, #48	@ 0x30
 8018226:	9003      	str	r0, [sp, #12]
 8018228:	4639      	mov	r1, r7
 801822a:	9802      	ldr	r0, [sp, #8]
 801822c:	9309      	str	r3, [sp, #36]	@ 0x24
 801822e:	f000 ff2d 	bl	801908c <__mcmp>
 8018232:	462a      	mov	r2, r5
 8018234:	9004      	str	r0, [sp, #16]
 8018236:	4621      	mov	r1, r4
 8018238:	4648      	mov	r0, r9
 801823a:	f000 ff43 	bl	80190c4 <__mdiff>
 801823e:	68c2      	ldr	r2, [r0, #12]
 8018240:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018242:	4606      	mov	r6, r0
 8018244:	bb02      	cbnz	r2, 8018288 <_dtoa_r+0xa40>
 8018246:	4601      	mov	r1, r0
 8018248:	9802      	ldr	r0, [sp, #8]
 801824a:	f000 ff1f 	bl	801908c <__mcmp>
 801824e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018250:	4602      	mov	r2, r0
 8018252:	4631      	mov	r1, r6
 8018254:	4648      	mov	r0, r9
 8018256:	920c      	str	r2, [sp, #48]	@ 0x30
 8018258:	9309      	str	r3, [sp, #36]	@ 0x24
 801825a:	f000 fc9b 	bl	8018b94 <_Bfree>
 801825e:	9b07      	ldr	r3, [sp, #28]
 8018260:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8018262:	9e00      	ldr	r6, [sp, #0]
 8018264:	ea42 0103 	orr.w	r1, r2, r3
 8018268:	9b06      	ldr	r3, [sp, #24]
 801826a:	4319      	orrs	r1, r3
 801826c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801826e:	d10d      	bne.n	801828c <_dtoa_r+0xa44>
 8018270:	2b39      	cmp	r3, #57	@ 0x39
 8018272:	d027      	beq.n	80182c4 <_dtoa_r+0xa7c>
 8018274:	9a04      	ldr	r2, [sp, #16]
 8018276:	2a00      	cmp	r2, #0
 8018278:	dd01      	ble.n	801827e <_dtoa_r+0xa36>
 801827a:	9b03      	ldr	r3, [sp, #12]
 801827c:	3331      	adds	r3, #49	@ 0x31
 801827e:	f88b 3000 	strb.w	r3, [fp]
 8018282:	e52e      	b.n	8017ce2 <_dtoa_r+0x49a>
 8018284:	4628      	mov	r0, r5
 8018286:	e7b9      	b.n	80181fc <_dtoa_r+0x9b4>
 8018288:	2201      	movs	r2, #1
 801828a:	e7e2      	b.n	8018252 <_dtoa_r+0xa0a>
 801828c:	9904      	ldr	r1, [sp, #16]
 801828e:	2900      	cmp	r1, #0
 8018290:	db04      	blt.n	801829c <_dtoa_r+0xa54>
 8018292:	9807      	ldr	r0, [sp, #28]
 8018294:	4301      	orrs	r1, r0
 8018296:	9806      	ldr	r0, [sp, #24]
 8018298:	4301      	orrs	r1, r0
 801829a:	d120      	bne.n	80182de <_dtoa_r+0xa96>
 801829c:	2a00      	cmp	r2, #0
 801829e:	ddee      	ble.n	801827e <_dtoa_r+0xa36>
 80182a0:	9902      	ldr	r1, [sp, #8]
 80182a2:	9300      	str	r3, [sp, #0]
 80182a4:	2201      	movs	r2, #1
 80182a6:	4648      	mov	r0, r9
 80182a8:	f000 fe84 	bl	8018fb4 <__lshift>
 80182ac:	4621      	mov	r1, r4
 80182ae:	9002      	str	r0, [sp, #8]
 80182b0:	f000 feec 	bl	801908c <__mcmp>
 80182b4:	2800      	cmp	r0, #0
 80182b6:	9b00      	ldr	r3, [sp, #0]
 80182b8:	dc02      	bgt.n	80182c0 <_dtoa_r+0xa78>
 80182ba:	d1e0      	bne.n	801827e <_dtoa_r+0xa36>
 80182bc:	07da      	lsls	r2, r3, #31
 80182be:	d5de      	bpl.n	801827e <_dtoa_r+0xa36>
 80182c0:	2b39      	cmp	r3, #57	@ 0x39
 80182c2:	d1da      	bne.n	801827a <_dtoa_r+0xa32>
 80182c4:	2339      	movs	r3, #57	@ 0x39
 80182c6:	f88b 3000 	strb.w	r3, [fp]
 80182ca:	4633      	mov	r3, r6
 80182cc:	461e      	mov	r6, r3
 80182ce:	3b01      	subs	r3, #1
 80182d0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80182d4:	2a39      	cmp	r2, #57	@ 0x39
 80182d6:	d04e      	beq.n	8018376 <_dtoa_r+0xb2e>
 80182d8:	3201      	adds	r2, #1
 80182da:	701a      	strb	r2, [r3, #0]
 80182dc:	e501      	b.n	8017ce2 <_dtoa_r+0x49a>
 80182de:	2a00      	cmp	r2, #0
 80182e0:	dd03      	ble.n	80182ea <_dtoa_r+0xaa2>
 80182e2:	2b39      	cmp	r3, #57	@ 0x39
 80182e4:	d0ee      	beq.n	80182c4 <_dtoa_r+0xa7c>
 80182e6:	3301      	adds	r3, #1
 80182e8:	e7c9      	b.n	801827e <_dtoa_r+0xa36>
 80182ea:	9a00      	ldr	r2, [sp, #0]
 80182ec:	9908      	ldr	r1, [sp, #32]
 80182ee:	f802 3c01 	strb.w	r3, [r2, #-1]
 80182f2:	428a      	cmp	r2, r1
 80182f4:	d028      	beq.n	8018348 <_dtoa_r+0xb00>
 80182f6:	9902      	ldr	r1, [sp, #8]
 80182f8:	2300      	movs	r3, #0
 80182fa:	220a      	movs	r2, #10
 80182fc:	4648      	mov	r0, r9
 80182fe:	f000 fc6b 	bl	8018bd8 <__multadd>
 8018302:	42af      	cmp	r7, r5
 8018304:	9002      	str	r0, [sp, #8]
 8018306:	f04f 0300 	mov.w	r3, #0
 801830a:	f04f 020a 	mov.w	r2, #10
 801830e:	4639      	mov	r1, r7
 8018310:	4648      	mov	r0, r9
 8018312:	d107      	bne.n	8018324 <_dtoa_r+0xadc>
 8018314:	f000 fc60 	bl	8018bd8 <__multadd>
 8018318:	4607      	mov	r7, r0
 801831a:	4605      	mov	r5, r0
 801831c:	9b00      	ldr	r3, [sp, #0]
 801831e:	3301      	adds	r3, #1
 8018320:	9300      	str	r3, [sp, #0]
 8018322:	e777      	b.n	8018214 <_dtoa_r+0x9cc>
 8018324:	f000 fc58 	bl	8018bd8 <__multadd>
 8018328:	4629      	mov	r1, r5
 801832a:	4607      	mov	r7, r0
 801832c:	2300      	movs	r3, #0
 801832e:	220a      	movs	r2, #10
 8018330:	4648      	mov	r0, r9
 8018332:	f000 fc51 	bl	8018bd8 <__multadd>
 8018336:	4605      	mov	r5, r0
 8018338:	e7f0      	b.n	801831c <_dtoa_r+0xad4>
 801833a:	f1bb 0f00 	cmp.w	fp, #0
 801833e:	bfcc      	ite	gt
 8018340:	465e      	movgt	r6, fp
 8018342:	2601      	movle	r6, #1
 8018344:	4456      	add	r6, sl
 8018346:	2700      	movs	r7, #0
 8018348:	9902      	ldr	r1, [sp, #8]
 801834a:	9300      	str	r3, [sp, #0]
 801834c:	2201      	movs	r2, #1
 801834e:	4648      	mov	r0, r9
 8018350:	f000 fe30 	bl	8018fb4 <__lshift>
 8018354:	4621      	mov	r1, r4
 8018356:	9002      	str	r0, [sp, #8]
 8018358:	f000 fe98 	bl	801908c <__mcmp>
 801835c:	2800      	cmp	r0, #0
 801835e:	dcb4      	bgt.n	80182ca <_dtoa_r+0xa82>
 8018360:	d102      	bne.n	8018368 <_dtoa_r+0xb20>
 8018362:	9b00      	ldr	r3, [sp, #0]
 8018364:	07db      	lsls	r3, r3, #31
 8018366:	d4b0      	bmi.n	80182ca <_dtoa_r+0xa82>
 8018368:	4633      	mov	r3, r6
 801836a:	461e      	mov	r6, r3
 801836c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8018370:	2a30      	cmp	r2, #48	@ 0x30
 8018372:	d0fa      	beq.n	801836a <_dtoa_r+0xb22>
 8018374:	e4b5      	b.n	8017ce2 <_dtoa_r+0x49a>
 8018376:	459a      	cmp	sl, r3
 8018378:	d1a8      	bne.n	80182cc <_dtoa_r+0xa84>
 801837a:	2331      	movs	r3, #49	@ 0x31
 801837c:	f108 0801 	add.w	r8, r8, #1
 8018380:	f88a 3000 	strb.w	r3, [sl]
 8018384:	e4ad      	b.n	8017ce2 <_dtoa_r+0x49a>
 8018386:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8018388:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80183e4 <_dtoa_r+0xb9c>
 801838c:	b11b      	cbz	r3, 8018396 <_dtoa_r+0xb4e>
 801838e:	f10a 0308 	add.w	r3, sl, #8
 8018392:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8018394:	6013      	str	r3, [r2, #0]
 8018396:	4650      	mov	r0, sl
 8018398:	b017      	add	sp, #92	@ 0x5c
 801839a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801839e:	9b07      	ldr	r3, [sp, #28]
 80183a0:	2b01      	cmp	r3, #1
 80183a2:	f77f ae2e 	ble.w	8018002 <_dtoa_r+0x7ba>
 80183a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80183a8:	9308      	str	r3, [sp, #32]
 80183aa:	2001      	movs	r0, #1
 80183ac:	e64d      	b.n	801804a <_dtoa_r+0x802>
 80183ae:	f1bb 0f00 	cmp.w	fp, #0
 80183b2:	f77f aed9 	ble.w	8018168 <_dtoa_r+0x920>
 80183b6:	4656      	mov	r6, sl
 80183b8:	9802      	ldr	r0, [sp, #8]
 80183ba:	4621      	mov	r1, r4
 80183bc:	f7ff f9ba 	bl	8017734 <quorem>
 80183c0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80183c4:	f806 3b01 	strb.w	r3, [r6], #1
 80183c8:	eba6 020a 	sub.w	r2, r6, sl
 80183cc:	4593      	cmp	fp, r2
 80183ce:	ddb4      	ble.n	801833a <_dtoa_r+0xaf2>
 80183d0:	9902      	ldr	r1, [sp, #8]
 80183d2:	2300      	movs	r3, #0
 80183d4:	220a      	movs	r2, #10
 80183d6:	4648      	mov	r0, r9
 80183d8:	f000 fbfe 	bl	8018bd8 <__multadd>
 80183dc:	9002      	str	r0, [sp, #8]
 80183de:	e7eb      	b.n	80183b8 <_dtoa_r+0xb70>
 80183e0:	0801ad3e 	.word	0x0801ad3e
 80183e4:	0801acc2 	.word	0x0801acc2

080183e8 <_free_r>:
 80183e8:	b538      	push	{r3, r4, r5, lr}
 80183ea:	4605      	mov	r5, r0
 80183ec:	2900      	cmp	r1, #0
 80183ee:	d041      	beq.n	8018474 <_free_r+0x8c>
 80183f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80183f4:	1f0c      	subs	r4, r1, #4
 80183f6:	2b00      	cmp	r3, #0
 80183f8:	bfb8      	it	lt
 80183fa:	18e4      	addlt	r4, r4, r3
 80183fc:	f7fd fc28 	bl	8015c50 <__malloc_lock>
 8018400:	4a1d      	ldr	r2, [pc, #116]	@ (8018478 <_free_r+0x90>)
 8018402:	6813      	ldr	r3, [r2, #0]
 8018404:	b933      	cbnz	r3, 8018414 <_free_r+0x2c>
 8018406:	6063      	str	r3, [r4, #4]
 8018408:	6014      	str	r4, [r2, #0]
 801840a:	4628      	mov	r0, r5
 801840c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018410:	f7fd bc24 	b.w	8015c5c <__malloc_unlock>
 8018414:	42a3      	cmp	r3, r4
 8018416:	d908      	bls.n	801842a <_free_r+0x42>
 8018418:	6820      	ldr	r0, [r4, #0]
 801841a:	1821      	adds	r1, r4, r0
 801841c:	428b      	cmp	r3, r1
 801841e:	bf01      	itttt	eq
 8018420:	6819      	ldreq	r1, [r3, #0]
 8018422:	685b      	ldreq	r3, [r3, #4]
 8018424:	1809      	addeq	r1, r1, r0
 8018426:	6021      	streq	r1, [r4, #0]
 8018428:	e7ed      	b.n	8018406 <_free_r+0x1e>
 801842a:	461a      	mov	r2, r3
 801842c:	685b      	ldr	r3, [r3, #4]
 801842e:	b10b      	cbz	r3, 8018434 <_free_r+0x4c>
 8018430:	42a3      	cmp	r3, r4
 8018432:	d9fa      	bls.n	801842a <_free_r+0x42>
 8018434:	6811      	ldr	r1, [r2, #0]
 8018436:	1850      	adds	r0, r2, r1
 8018438:	42a0      	cmp	r0, r4
 801843a:	d10b      	bne.n	8018454 <_free_r+0x6c>
 801843c:	6820      	ldr	r0, [r4, #0]
 801843e:	4401      	add	r1, r0
 8018440:	1850      	adds	r0, r2, r1
 8018442:	4283      	cmp	r3, r0
 8018444:	6011      	str	r1, [r2, #0]
 8018446:	d1e0      	bne.n	801840a <_free_r+0x22>
 8018448:	6818      	ldr	r0, [r3, #0]
 801844a:	685b      	ldr	r3, [r3, #4]
 801844c:	6053      	str	r3, [r2, #4]
 801844e:	4408      	add	r0, r1
 8018450:	6010      	str	r0, [r2, #0]
 8018452:	e7da      	b.n	801840a <_free_r+0x22>
 8018454:	d902      	bls.n	801845c <_free_r+0x74>
 8018456:	230c      	movs	r3, #12
 8018458:	602b      	str	r3, [r5, #0]
 801845a:	e7d6      	b.n	801840a <_free_r+0x22>
 801845c:	6820      	ldr	r0, [r4, #0]
 801845e:	1821      	adds	r1, r4, r0
 8018460:	428b      	cmp	r3, r1
 8018462:	bf04      	itt	eq
 8018464:	6819      	ldreq	r1, [r3, #0]
 8018466:	685b      	ldreq	r3, [r3, #4]
 8018468:	6063      	str	r3, [r4, #4]
 801846a:	bf04      	itt	eq
 801846c:	1809      	addeq	r1, r1, r0
 801846e:	6021      	streq	r1, [r4, #0]
 8018470:	6054      	str	r4, [r2, #4]
 8018472:	e7ca      	b.n	801840a <_free_r+0x22>
 8018474:	bd38      	pop	{r3, r4, r5, pc}
 8018476:	bf00      	nop
 8018478:	20007f80 	.word	0x20007f80

0801847c <rshift>:
 801847c:	6903      	ldr	r3, [r0, #16]
 801847e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8018482:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018486:	ea4f 1261 	mov.w	r2, r1, asr #5
 801848a:	f100 0414 	add.w	r4, r0, #20
 801848e:	dd45      	ble.n	801851c <rshift+0xa0>
 8018490:	f011 011f 	ands.w	r1, r1, #31
 8018494:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8018498:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801849c:	d10c      	bne.n	80184b8 <rshift+0x3c>
 801849e:	f100 0710 	add.w	r7, r0, #16
 80184a2:	4629      	mov	r1, r5
 80184a4:	42b1      	cmp	r1, r6
 80184a6:	d334      	bcc.n	8018512 <rshift+0x96>
 80184a8:	1a9b      	subs	r3, r3, r2
 80184aa:	009b      	lsls	r3, r3, #2
 80184ac:	1eea      	subs	r2, r5, #3
 80184ae:	4296      	cmp	r6, r2
 80184b0:	bf38      	it	cc
 80184b2:	2300      	movcc	r3, #0
 80184b4:	4423      	add	r3, r4
 80184b6:	e015      	b.n	80184e4 <rshift+0x68>
 80184b8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80184bc:	f1c1 0820 	rsb	r8, r1, #32
 80184c0:	40cf      	lsrs	r7, r1
 80184c2:	f105 0e04 	add.w	lr, r5, #4
 80184c6:	46a1      	mov	r9, r4
 80184c8:	4576      	cmp	r6, lr
 80184ca:	46f4      	mov	ip, lr
 80184cc:	d815      	bhi.n	80184fa <rshift+0x7e>
 80184ce:	1a9a      	subs	r2, r3, r2
 80184d0:	0092      	lsls	r2, r2, #2
 80184d2:	3a04      	subs	r2, #4
 80184d4:	3501      	adds	r5, #1
 80184d6:	42ae      	cmp	r6, r5
 80184d8:	bf38      	it	cc
 80184da:	2200      	movcc	r2, #0
 80184dc:	18a3      	adds	r3, r4, r2
 80184de:	50a7      	str	r7, [r4, r2]
 80184e0:	b107      	cbz	r7, 80184e4 <rshift+0x68>
 80184e2:	3304      	adds	r3, #4
 80184e4:	1b1a      	subs	r2, r3, r4
 80184e6:	42a3      	cmp	r3, r4
 80184e8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80184ec:	bf08      	it	eq
 80184ee:	2300      	moveq	r3, #0
 80184f0:	6102      	str	r2, [r0, #16]
 80184f2:	bf08      	it	eq
 80184f4:	6143      	streq	r3, [r0, #20]
 80184f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80184fa:	f8dc c000 	ldr.w	ip, [ip]
 80184fe:	fa0c fc08 	lsl.w	ip, ip, r8
 8018502:	ea4c 0707 	orr.w	r7, ip, r7
 8018506:	f849 7b04 	str.w	r7, [r9], #4
 801850a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801850e:	40cf      	lsrs	r7, r1
 8018510:	e7da      	b.n	80184c8 <rshift+0x4c>
 8018512:	f851 cb04 	ldr.w	ip, [r1], #4
 8018516:	f847 cf04 	str.w	ip, [r7, #4]!
 801851a:	e7c3      	b.n	80184a4 <rshift+0x28>
 801851c:	4623      	mov	r3, r4
 801851e:	e7e1      	b.n	80184e4 <rshift+0x68>

08018520 <__hexdig_fun>:
 8018520:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8018524:	2b09      	cmp	r3, #9
 8018526:	d802      	bhi.n	801852e <__hexdig_fun+0xe>
 8018528:	3820      	subs	r0, #32
 801852a:	b2c0      	uxtb	r0, r0
 801852c:	4770      	bx	lr
 801852e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8018532:	2b05      	cmp	r3, #5
 8018534:	d801      	bhi.n	801853a <__hexdig_fun+0x1a>
 8018536:	3847      	subs	r0, #71	@ 0x47
 8018538:	e7f7      	b.n	801852a <__hexdig_fun+0xa>
 801853a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801853e:	2b05      	cmp	r3, #5
 8018540:	d801      	bhi.n	8018546 <__hexdig_fun+0x26>
 8018542:	3827      	subs	r0, #39	@ 0x27
 8018544:	e7f1      	b.n	801852a <__hexdig_fun+0xa>
 8018546:	2000      	movs	r0, #0
 8018548:	4770      	bx	lr
	...

0801854c <__gethex>:
 801854c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018550:	b085      	sub	sp, #20
 8018552:	468a      	mov	sl, r1
 8018554:	9302      	str	r3, [sp, #8]
 8018556:	680b      	ldr	r3, [r1, #0]
 8018558:	9001      	str	r0, [sp, #4]
 801855a:	4690      	mov	r8, r2
 801855c:	1c9c      	adds	r4, r3, #2
 801855e:	46a1      	mov	r9, r4
 8018560:	f814 0b01 	ldrb.w	r0, [r4], #1
 8018564:	2830      	cmp	r0, #48	@ 0x30
 8018566:	d0fa      	beq.n	801855e <__gethex+0x12>
 8018568:	eba9 0303 	sub.w	r3, r9, r3
 801856c:	f1a3 0b02 	sub.w	fp, r3, #2
 8018570:	f7ff ffd6 	bl	8018520 <__hexdig_fun>
 8018574:	4605      	mov	r5, r0
 8018576:	2800      	cmp	r0, #0
 8018578:	d168      	bne.n	801864c <__gethex+0x100>
 801857a:	49a0      	ldr	r1, [pc, #640]	@ (80187fc <__gethex+0x2b0>)
 801857c:	2201      	movs	r2, #1
 801857e:	4648      	mov	r0, r9
 8018580:	f7ff f80d 	bl	801759e <strncmp>
 8018584:	4607      	mov	r7, r0
 8018586:	2800      	cmp	r0, #0
 8018588:	d167      	bne.n	801865a <__gethex+0x10e>
 801858a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801858e:	4626      	mov	r6, r4
 8018590:	f7ff ffc6 	bl	8018520 <__hexdig_fun>
 8018594:	2800      	cmp	r0, #0
 8018596:	d062      	beq.n	801865e <__gethex+0x112>
 8018598:	4623      	mov	r3, r4
 801859a:	7818      	ldrb	r0, [r3, #0]
 801859c:	2830      	cmp	r0, #48	@ 0x30
 801859e:	4699      	mov	r9, r3
 80185a0:	f103 0301 	add.w	r3, r3, #1
 80185a4:	d0f9      	beq.n	801859a <__gethex+0x4e>
 80185a6:	f7ff ffbb 	bl	8018520 <__hexdig_fun>
 80185aa:	fab0 f580 	clz	r5, r0
 80185ae:	096d      	lsrs	r5, r5, #5
 80185b0:	f04f 0b01 	mov.w	fp, #1
 80185b4:	464a      	mov	r2, r9
 80185b6:	4616      	mov	r6, r2
 80185b8:	3201      	adds	r2, #1
 80185ba:	7830      	ldrb	r0, [r6, #0]
 80185bc:	f7ff ffb0 	bl	8018520 <__hexdig_fun>
 80185c0:	2800      	cmp	r0, #0
 80185c2:	d1f8      	bne.n	80185b6 <__gethex+0x6a>
 80185c4:	498d      	ldr	r1, [pc, #564]	@ (80187fc <__gethex+0x2b0>)
 80185c6:	2201      	movs	r2, #1
 80185c8:	4630      	mov	r0, r6
 80185ca:	f7fe ffe8 	bl	801759e <strncmp>
 80185ce:	2800      	cmp	r0, #0
 80185d0:	d13f      	bne.n	8018652 <__gethex+0x106>
 80185d2:	b944      	cbnz	r4, 80185e6 <__gethex+0x9a>
 80185d4:	1c74      	adds	r4, r6, #1
 80185d6:	4622      	mov	r2, r4
 80185d8:	4616      	mov	r6, r2
 80185da:	3201      	adds	r2, #1
 80185dc:	7830      	ldrb	r0, [r6, #0]
 80185de:	f7ff ff9f 	bl	8018520 <__hexdig_fun>
 80185e2:	2800      	cmp	r0, #0
 80185e4:	d1f8      	bne.n	80185d8 <__gethex+0x8c>
 80185e6:	1ba4      	subs	r4, r4, r6
 80185e8:	00a7      	lsls	r7, r4, #2
 80185ea:	7833      	ldrb	r3, [r6, #0]
 80185ec:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80185f0:	2b50      	cmp	r3, #80	@ 0x50
 80185f2:	d13e      	bne.n	8018672 <__gethex+0x126>
 80185f4:	7873      	ldrb	r3, [r6, #1]
 80185f6:	2b2b      	cmp	r3, #43	@ 0x2b
 80185f8:	d033      	beq.n	8018662 <__gethex+0x116>
 80185fa:	2b2d      	cmp	r3, #45	@ 0x2d
 80185fc:	d034      	beq.n	8018668 <__gethex+0x11c>
 80185fe:	1c71      	adds	r1, r6, #1
 8018600:	2400      	movs	r4, #0
 8018602:	7808      	ldrb	r0, [r1, #0]
 8018604:	f7ff ff8c 	bl	8018520 <__hexdig_fun>
 8018608:	1e43      	subs	r3, r0, #1
 801860a:	b2db      	uxtb	r3, r3
 801860c:	2b18      	cmp	r3, #24
 801860e:	d830      	bhi.n	8018672 <__gethex+0x126>
 8018610:	f1a0 0210 	sub.w	r2, r0, #16
 8018614:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8018618:	f7ff ff82 	bl	8018520 <__hexdig_fun>
 801861c:	f100 3cff 	add.w	ip, r0, #4294967295
 8018620:	fa5f fc8c 	uxtb.w	ip, ip
 8018624:	f1bc 0f18 	cmp.w	ip, #24
 8018628:	f04f 030a 	mov.w	r3, #10
 801862c:	d91e      	bls.n	801866c <__gethex+0x120>
 801862e:	b104      	cbz	r4, 8018632 <__gethex+0xe6>
 8018630:	4252      	negs	r2, r2
 8018632:	4417      	add	r7, r2
 8018634:	f8ca 1000 	str.w	r1, [sl]
 8018638:	b1ed      	cbz	r5, 8018676 <__gethex+0x12a>
 801863a:	f1bb 0f00 	cmp.w	fp, #0
 801863e:	bf0c      	ite	eq
 8018640:	2506      	moveq	r5, #6
 8018642:	2500      	movne	r5, #0
 8018644:	4628      	mov	r0, r5
 8018646:	b005      	add	sp, #20
 8018648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801864c:	2500      	movs	r5, #0
 801864e:	462c      	mov	r4, r5
 8018650:	e7b0      	b.n	80185b4 <__gethex+0x68>
 8018652:	2c00      	cmp	r4, #0
 8018654:	d1c7      	bne.n	80185e6 <__gethex+0x9a>
 8018656:	4627      	mov	r7, r4
 8018658:	e7c7      	b.n	80185ea <__gethex+0x9e>
 801865a:	464e      	mov	r6, r9
 801865c:	462f      	mov	r7, r5
 801865e:	2501      	movs	r5, #1
 8018660:	e7c3      	b.n	80185ea <__gethex+0x9e>
 8018662:	2400      	movs	r4, #0
 8018664:	1cb1      	adds	r1, r6, #2
 8018666:	e7cc      	b.n	8018602 <__gethex+0xb6>
 8018668:	2401      	movs	r4, #1
 801866a:	e7fb      	b.n	8018664 <__gethex+0x118>
 801866c:	fb03 0002 	mla	r0, r3, r2, r0
 8018670:	e7ce      	b.n	8018610 <__gethex+0xc4>
 8018672:	4631      	mov	r1, r6
 8018674:	e7de      	b.n	8018634 <__gethex+0xe8>
 8018676:	eba6 0309 	sub.w	r3, r6, r9
 801867a:	3b01      	subs	r3, #1
 801867c:	4629      	mov	r1, r5
 801867e:	2b07      	cmp	r3, #7
 8018680:	dc0a      	bgt.n	8018698 <__gethex+0x14c>
 8018682:	9801      	ldr	r0, [sp, #4]
 8018684:	f000 fa46 	bl	8018b14 <_Balloc>
 8018688:	4604      	mov	r4, r0
 801868a:	b940      	cbnz	r0, 801869e <__gethex+0x152>
 801868c:	4b5c      	ldr	r3, [pc, #368]	@ (8018800 <__gethex+0x2b4>)
 801868e:	4602      	mov	r2, r0
 8018690:	21e4      	movs	r1, #228	@ 0xe4
 8018692:	485c      	ldr	r0, [pc, #368]	@ (8018804 <__gethex+0x2b8>)
 8018694:	f001 f912 	bl	80198bc <__assert_func>
 8018698:	3101      	adds	r1, #1
 801869a:	105b      	asrs	r3, r3, #1
 801869c:	e7ef      	b.n	801867e <__gethex+0x132>
 801869e:	f100 0a14 	add.w	sl, r0, #20
 80186a2:	2300      	movs	r3, #0
 80186a4:	4655      	mov	r5, sl
 80186a6:	469b      	mov	fp, r3
 80186a8:	45b1      	cmp	r9, r6
 80186aa:	d337      	bcc.n	801871c <__gethex+0x1d0>
 80186ac:	f845 bb04 	str.w	fp, [r5], #4
 80186b0:	eba5 050a 	sub.w	r5, r5, sl
 80186b4:	10ad      	asrs	r5, r5, #2
 80186b6:	6125      	str	r5, [r4, #16]
 80186b8:	4658      	mov	r0, fp
 80186ba:	f000 fb1d 	bl	8018cf8 <__hi0bits>
 80186be:	016d      	lsls	r5, r5, #5
 80186c0:	f8d8 6000 	ldr.w	r6, [r8]
 80186c4:	1a2d      	subs	r5, r5, r0
 80186c6:	42b5      	cmp	r5, r6
 80186c8:	dd54      	ble.n	8018774 <__gethex+0x228>
 80186ca:	1bad      	subs	r5, r5, r6
 80186cc:	4629      	mov	r1, r5
 80186ce:	4620      	mov	r0, r4
 80186d0:	f000 fea9 	bl	8019426 <__any_on>
 80186d4:	4681      	mov	r9, r0
 80186d6:	b178      	cbz	r0, 80186f8 <__gethex+0x1ac>
 80186d8:	1e6b      	subs	r3, r5, #1
 80186da:	1159      	asrs	r1, r3, #5
 80186dc:	f003 021f 	and.w	r2, r3, #31
 80186e0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80186e4:	f04f 0901 	mov.w	r9, #1
 80186e8:	fa09 f202 	lsl.w	r2, r9, r2
 80186ec:	420a      	tst	r2, r1
 80186ee:	d003      	beq.n	80186f8 <__gethex+0x1ac>
 80186f0:	454b      	cmp	r3, r9
 80186f2:	dc36      	bgt.n	8018762 <__gethex+0x216>
 80186f4:	f04f 0902 	mov.w	r9, #2
 80186f8:	4629      	mov	r1, r5
 80186fa:	4620      	mov	r0, r4
 80186fc:	f7ff febe 	bl	801847c <rshift>
 8018700:	442f      	add	r7, r5
 8018702:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018706:	42bb      	cmp	r3, r7
 8018708:	da42      	bge.n	8018790 <__gethex+0x244>
 801870a:	9801      	ldr	r0, [sp, #4]
 801870c:	4621      	mov	r1, r4
 801870e:	f000 fa41 	bl	8018b94 <_Bfree>
 8018712:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8018714:	2300      	movs	r3, #0
 8018716:	6013      	str	r3, [r2, #0]
 8018718:	25a3      	movs	r5, #163	@ 0xa3
 801871a:	e793      	b.n	8018644 <__gethex+0xf8>
 801871c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8018720:	2a2e      	cmp	r2, #46	@ 0x2e
 8018722:	d012      	beq.n	801874a <__gethex+0x1fe>
 8018724:	2b20      	cmp	r3, #32
 8018726:	d104      	bne.n	8018732 <__gethex+0x1e6>
 8018728:	f845 bb04 	str.w	fp, [r5], #4
 801872c:	f04f 0b00 	mov.w	fp, #0
 8018730:	465b      	mov	r3, fp
 8018732:	7830      	ldrb	r0, [r6, #0]
 8018734:	9303      	str	r3, [sp, #12]
 8018736:	f7ff fef3 	bl	8018520 <__hexdig_fun>
 801873a:	9b03      	ldr	r3, [sp, #12]
 801873c:	f000 000f 	and.w	r0, r0, #15
 8018740:	4098      	lsls	r0, r3
 8018742:	ea4b 0b00 	orr.w	fp, fp, r0
 8018746:	3304      	adds	r3, #4
 8018748:	e7ae      	b.n	80186a8 <__gethex+0x15c>
 801874a:	45b1      	cmp	r9, r6
 801874c:	d8ea      	bhi.n	8018724 <__gethex+0x1d8>
 801874e:	492b      	ldr	r1, [pc, #172]	@ (80187fc <__gethex+0x2b0>)
 8018750:	9303      	str	r3, [sp, #12]
 8018752:	2201      	movs	r2, #1
 8018754:	4630      	mov	r0, r6
 8018756:	f7fe ff22 	bl	801759e <strncmp>
 801875a:	9b03      	ldr	r3, [sp, #12]
 801875c:	2800      	cmp	r0, #0
 801875e:	d1e1      	bne.n	8018724 <__gethex+0x1d8>
 8018760:	e7a2      	b.n	80186a8 <__gethex+0x15c>
 8018762:	1ea9      	subs	r1, r5, #2
 8018764:	4620      	mov	r0, r4
 8018766:	f000 fe5e 	bl	8019426 <__any_on>
 801876a:	2800      	cmp	r0, #0
 801876c:	d0c2      	beq.n	80186f4 <__gethex+0x1a8>
 801876e:	f04f 0903 	mov.w	r9, #3
 8018772:	e7c1      	b.n	80186f8 <__gethex+0x1ac>
 8018774:	da09      	bge.n	801878a <__gethex+0x23e>
 8018776:	1b75      	subs	r5, r6, r5
 8018778:	4621      	mov	r1, r4
 801877a:	9801      	ldr	r0, [sp, #4]
 801877c:	462a      	mov	r2, r5
 801877e:	f000 fc19 	bl	8018fb4 <__lshift>
 8018782:	1b7f      	subs	r7, r7, r5
 8018784:	4604      	mov	r4, r0
 8018786:	f100 0a14 	add.w	sl, r0, #20
 801878a:	f04f 0900 	mov.w	r9, #0
 801878e:	e7b8      	b.n	8018702 <__gethex+0x1b6>
 8018790:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8018794:	42bd      	cmp	r5, r7
 8018796:	dd6f      	ble.n	8018878 <__gethex+0x32c>
 8018798:	1bed      	subs	r5, r5, r7
 801879a:	42ae      	cmp	r6, r5
 801879c:	dc34      	bgt.n	8018808 <__gethex+0x2bc>
 801879e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80187a2:	2b02      	cmp	r3, #2
 80187a4:	d022      	beq.n	80187ec <__gethex+0x2a0>
 80187a6:	2b03      	cmp	r3, #3
 80187a8:	d024      	beq.n	80187f4 <__gethex+0x2a8>
 80187aa:	2b01      	cmp	r3, #1
 80187ac:	d115      	bne.n	80187da <__gethex+0x28e>
 80187ae:	42ae      	cmp	r6, r5
 80187b0:	d113      	bne.n	80187da <__gethex+0x28e>
 80187b2:	2e01      	cmp	r6, #1
 80187b4:	d10b      	bne.n	80187ce <__gethex+0x282>
 80187b6:	9a02      	ldr	r2, [sp, #8]
 80187b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80187bc:	6013      	str	r3, [r2, #0]
 80187be:	2301      	movs	r3, #1
 80187c0:	6123      	str	r3, [r4, #16]
 80187c2:	f8ca 3000 	str.w	r3, [sl]
 80187c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80187c8:	2562      	movs	r5, #98	@ 0x62
 80187ca:	601c      	str	r4, [r3, #0]
 80187cc:	e73a      	b.n	8018644 <__gethex+0xf8>
 80187ce:	1e71      	subs	r1, r6, #1
 80187d0:	4620      	mov	r0, r4
 80187d2:	f000 fe28 	bl	8019426 <__any_on>
 80187d6:	2800      	cmp	r0, #0
 80187d8:	d1ed      	bne.n	80187b6 <__gethex+0x26a>
 80187da:	9801      	ldr	r0, [sp, #4]
 80187dc:	4621      	mov	r1, r4
 80187de:	f000 f9d9 	bl	8018b94 <_Bfree>
 80187e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80187e4:	2300      	movs	r3, #0
 80187e6:	6013      	str	r3, [r2, #0]
 80187e8:	2550      	movs	r5, #80	@ 0x50
 80187ea:	e72b      	b.n	8018644 <__gethex+0xf8>
 80187ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80187ee:	2b00      	cmp	r3, #0
 80187f0:	d1f3      	bne.n	80187da <__gethex+0x28e>
 80187f2:	e7e0      	b.n	80187b6 <__gethex+0x26a>
 80187f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80187f6:	2b00      	cmp	r3, #0
 80187f8:	d1dd      	bne.n	80187b6 <__gethex+0x26a>
 80187fa:	e7ee      	b.n	80187da <__gethex+0x28e>
 80187fc:	0801ac84 	.word	0x0801ac84
 8018800:	0801ad3e 	.word	0x0801ad3e
 8018804:	0801ad4f 	.word	0x0801ad4f
 8018808:	1e6f      	subs	r7, r5, #1
 801880a:	f1b9 0f00 	cmp.w	r9, #0
 801880e:	d130      	bne.n	8018872 <__gethex+0x326>
 8018810:	b127      	cbz	r7, 801881c <__gethex+0x2d0>
 8018812:	4639      	mov	r1, r7
 8018814:	4620      	mov	r0, r4
 8018816:	f000 fe06 	bl	8019426 <__any_on>
 801881a:	4681      	mov	r9, r0
 801881c:	117a      	asrs	r2, r7, #5
 801881e:	2301      	movs	r3, #1
 8018820:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8018824:	f007 071f 	and.w	r7, r7, #31
 8018828:	40bb      	lsls	r3, r7
 801882a:	4213      	tst	r3, r2
 801882c:	4629      	mov	r1, r5
 801882e:	4620      	mov	r0, r4
 8018830:	bf18      	it	ne
 8018832:	f049 0902 	orrne.w	r9, r9, #2
 8018836:	f7ff fe21 	bl	801847c <rshift>
 801883a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801883e:	1b76      	subs	r6, r6, r5
 8018840:	2502      	movs	r5, #2
 8018842:	f1b9 0f00 	cmp.w	r9, #0
 8018846:	d047      	beq.n	80188d8 <__gethex+0x38c>
 8018848:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801884c:	2b02      	cmp	r3, #2
 801884e:	d015      	beq.n	801887c <__gethex+0x330>
 8018850:	2b03      	cmp	r3, #3
 8018852:	d017      	beq.n	8018884 <__gethex+0x338>
 8018854:	2b01      	cmp	r3, #1
 8018856:	d109      	bne.n	801886c <__gethex+0x320>
 8018858:	f019 0f02 	tst.w	r9, #2
 801885c:	d006      	beq.n	801886c <__gethex+0x320>
 801885e:	f8da 3000 	ldr.w	r3, [sl]
 8018862:	ea49 0903 	orr.w	r9, r9, r3
 8018866:	f019 0f01 	tst.w	r9, #1
 801886a:	d10e      	bne.n	801888a <__gethex+0x33e>
 801886c:	f045 0510 	orr.w	r5, r5, #16
 8018870:	e032      	b.n	80188d8 <__gethex+0x38c>
 8018872:	f04f 0901 	mov.w	r9, #1
 8018876:	e7d1      	b.n	801881c <__gethex+0x2d0>
 8018878:	2501      	movs	r5, #1
 801887a:	e7e2      	b.n	8018842 <__gethex+0x2f6>
 801887c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801887e:	f1c3 0301 	rsb	r3, r3, #1
 8018882:	930f      	str	r3, [sp, #60]	@ 0x3c
 8018884:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018886:	2b00      	cmp	r3, #0
 8018888:	d0f0      	beq.n	801886c <__gethex+0x320>
 801888a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801888e:	f104 0314 	add.w	r3, r4, #20
 8018892:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8018896:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801889a:	f04f 0c00 	mov.w	ip, #0
 801889e:	4618      	mov	r0, r3
 80188a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80188a4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80188a8:	d01b      	beq.n	80188e2 <__gethex+0x396>
 80188aa:	3201      	adds	r2, #1
 80188ac:	6002      	str	r2, [r0, #0]
 80188ae:	2d02      	cmp	r5, #2
 80188b0:	f104 0314 	add.w	r3, r4, #20
 80188b4:	d13c      	bne.n	8018930 <__gethex+0x3e4>
 80188b6:	f8d8 2000 	ldr.w	r2, [r8]
 80188ba:	3a01      	subs	r2, #1
 80188bc:	42b2      	cmp	r2, r6
 80188be:	d109      	bne.n	80188d4 <__gethex+0x388>
 80188c0:	1171      	asrs	r1, r6, #5
 80188c2:	2201      	movs	r2, #1
 80188c4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80188c8:	f006 061f 	and.w	r6, r6, #31
 80188cc:	fa02 f606 	lsl.w	r6, r2, r6
 80188d0:	421e      	tst	r6, r3
 80188d2:	d13a      	bne.n	801894a <__gethex+0x3fe>
 80188d4:	f045 0520 	orr.w	r5, r5, #32
 80188d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80188da:	601c      	str	r4, [r3, #0]
 80188dc:	9b02      	ldr	r3, [sp, #8]
 80188de:	601f      	str	r7, [r3, #0]
 80188e0:	e6b0      	b.n	8018644 <__gethex+0xf8>
 80188e2:	4299      	cmp	r1, r3
 80188e4:	f843 cc04 	str.w	ip, [r3, #-4]
 80188e8:	d8d9      	bhi.n	801889e <__gethex+0x352>
 80188ea:	68a3      	ldr	r3, [r4, #8]
 80188ec:	459b      	cmp	fp, r3
 80188ee:	db17      	blt.n	8018920 <__gethex+0x3d4>
 80188f0:	6861      	ldr	r1, [r4, #4]
 80188f2:	9801      	ldr	r0, [sp, #4]
 80188f4:	3101      	adds	r1, #1
 80188f6:	f000 f90d 	bl	8018b14 <_Balloc>
 80188fa:	4681      	mov	r9, r0
 80188fc:	b918      	cbnz	r0, 8018906 <__gethex+0x3ba>
 80188fe:	4b1a      	ldr	r3, [pc, #104]	@ (8018968 <__gethex+0x41c>)
 8018900:	4602      	mov	r2, r0
 8018902:	2184      	movs	r1, #132	@ 0x84
 8018904:	e6c5      	b.n	8018692 <__gethex+0x146>
 8018906:	6922      	ldr	r2, [r4, #16]
 8018908:	3202      	adds	r2, #2
 801890a:	f104 010c 	add.w	r1, r4, #12
 801890e:	0092      	lsls	r2, r2, #2
 8018910:	300c      	adds	r0, #12
 8018912:	f7fe fef0 	bl	80176f6 <memcpy>
 8018916:	4621      	mov	r1, r4
 8018918:	9801      	ldr	r0, [sp, #4]
 801891a:	f000 f93b 	bl	8018b94 <_Bfree>
 801891e:	464c      	mov	r4, r9
 8018920:	6923      	ldr	r3, [r4, #16]
 8018922:	1c5a      	adds	r2, r3, #1
 8018924:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8018928:	6122      	str	r2, [r4, #16]
 801892a:	2201      	movs	r2, #1
 801892c:	615a      	str	r2, [r3, #20]
 801892e:	e7be      	b.n	80188ae <__gethex+0x362>
 8018930:	6922      	ldr	r2, [r4, #16]
 8018932:	455a      	cmp	r2, fp
 8018934:	dd0b      	ble.n	801894e <__gethex+0x402>
 8018936:	2101      	movs	r1, #1
 8018938:	4620      	mov	r0, r4
 801893a:	f7ff fd9f 	bl	801847c <rshift>
 801893e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018942:	3701      	adds	r7, #1
 8018944:	42bb      	cmp	r3, r7
 8018946:	f6ff aee0 	blt.w	801870a <__gethex+0x1be>
 801894a:	2501      	movs	r5, #1
 801894c:	e7c2      	b.n	80188d4 <__gethex+0x388>
 801894e:	f016 061f 	ands.w	r6, r6, #31
 8018952:	d0fa      	beq.n	801894a <__gethex+0x3fe>
 8018954:	4453      	add	r3, sl
 8018956:	f1c6 0620 	rsb	r6, r6, #32
 801895a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801895e:	f000 f9cb 	bl	8018cf8 <__hi0bits>
 8018962:	42b0      	cmp	r0, r6
 8018964:	dbe7      	blt.n	8018936 <__gethex+0x3ea>
 8018966:	e7f0      	b.n	801894a <__gethex+0x3fe>
 8018968:	0801ad3e 	.word	0x0801ad3e

0801896c <L_shift>:
 801896c:	f1c2 0208 	rsb	r2, r2, #8
 8018970:	0092      	lsls	r2, r2, #2
 8018972:	b570      	push	{r4, r5, r6, lr}
 8018974:	f1c2 0620 	rsb	r6, r2, #32
 8018978:	6843      	ldr	r3, [r0, #4]
 801897a:	6804      	ldr	r4, [r0, #0]
 801897c:	fa03 f506 	lsl.w	r5, r3, r6
 8018980:	432c      	orrs	r4, r5
 8018982:	40d3      	lsrs	r3, r2
 8018984:	6004      	str	r4, [r0, #0]
 8018986:	f840 3f04 	str.w	r3, [r0, #4]!
 801898a:	4288      	cmp	r0, r1
 801898c:	d3f4      	bcc.n	8018978 <L_shift+0xc>
 801898e:	bd70      	pop	{r4, r5, r6, pc}

08018990 <__match>:
 8018990:	b530      	push	{r4, r5, lr}
 8018992:	6803      	ldr	r3, [r0, #0]
 8018994:	3301      	adds	r3, #1
 8018996:	f811 4b01 	ldrb.w	r4, [r1], #1
 801899a:	b914      	cbnz	r4, 80189a2 <__match+0x12>
 801899c:	6003      	str	r3, [r0, #0]
 801899e:	2001      	movs	r0, #1
 80189a0:	bd30      	pop	{r4, r5, pc}
 80189a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80189a6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80189aa:	2d19      	cmp	r5, #25
 80189ac:	bf98      	it	ls
 80189ae:	3220      	addls	r2, #32
 80189b0:	42a2      	cmp	r2, r4
 80189b2:	d0f0      	beq.n	8018996 <__match+0x6>
 80189b4:	2000      	movs	r0, #0
 80189b6:	e7f3      	b.n	80189a0 <__match+0x10>

080189b8 <__hexnan>:
 80189b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80189bc:	680b      	ldr	r3, [r1, #0]
 80189be:	6801      	ldr	r1, [r0, #0]
 80189c0:	115e      	asrs	r6, r3, #5
 80189c2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80189c6:	f013 031f 	ands.w	r3, r3, #31
 80189ca:	b087      	sub	sp, #28
 80189cc:	bf18      	it	ne
 80189ce:	3604      	addne	r6, #4
 80189d0:	2500      	movs	r5, #0
 80189d2:	1f37      	subs	r7, r6, #4
 80189d4:	4682      	mov	sl, r0
 80189d6:	4690      	mov	r8, r2
 80189d8:	9301      	str	r3, [sp, #4]
 80189da:	f846 5c04 	str.w	r5, [r6, #-4]
 80189de:	46b9      	mov	r9, r7
 80189e0:	463c      	mov	r4, r7
 80189e2:	9502      	str	r5, [sp, #8]
 80189e4:	46ab      	mov	fp, r5
 80189e6:	784a      	ldrb	r2, [r1, #1]
 80189e8:	1c4b      	adds	r3, r1, #1
 80189ea:	9303      	str	r3, [sp, #12]
 80189ec:	b342      	cbz	r2, 8018a40 <__hexnan+0x88>
 80189ee:	4610      	mov	r0, r2
 80189f0:	9105      	str	r1, [sp, #20]
 80189f2:	9204      	str	r2, [sp, #16]
 80189f4:	f7ff fd94 	bl	8018520 <__hexdig_fun>
 80189f8:	2800      	cmp	r0, #0
 80189fa:	d151      	bne.n	8018aa0 <__hexnan+0xe8>
 80189fc:	9a04      	ldr	r2, [sp, #16]
 80189fe:	9905      	ldr	r1, [sp, #20]
 8018a00:	2a20      	cmp	r2, #32
 8018a02:	d818      	bhi.n	8018a36 <__hexnan+0x7e>
 8018a04:	9b02      	ldr	r3, [sp, #8]
 8018a06:	459b      	cmp	fp, r3
 8018a08:	dd13      	ble.n	8018a32 <__hexnan+0x7a>
 8018a0a:	454c      	cmp	r4, r9
 8018a0c:	d206      	bcs.n	8018a1c <__hexnan+0x64>
 8018a0e:	2d07      	cmp	r5, #7
 8018a10:	dc04      	bgt.n	8018a1c <__hexnan+0x64>
 8018a12:	462a      	mov	r2, r5
 8018a14:	4649      	mov	r1, r9
 8018a16:	4620      	mov	r0, r4
 8018a18:	f7ff ffa8 	bl	801896c <L_shift>
 8018a1c:	4544      	cmp	r4, r8
 8018a1e:	d952      	bls.n	8018ac6 <__hexnan+0x10e>
 8018a20:	2300      	movs	r3, #0
 8018a22:	f1a4 0904 	sub.w	r9, r4, #4
 8018a26:	f844 3c04 	str.w	r3, [r4, #-4]
 8018a2a:	f8cd b008 	str.w	fp, [sp, #8]
 8018a2e:	464c      	mov	r4, r9
 8018a30:	461d      	mov	r5, r3
 8018a32:	9903      	ldr	r1, [sp, #12]
 8018a34:	e7d7      	b.n	80189e6 <__hexnan+0x2e>
 8018a36:	2a29      	cmp	r2, #41	@ 0x29
 8018a38:	d157      	bne.n	8018aea <__hexnan+0x132>
 8018a3a:	3102      	adds	r1, #2
 8018a3c:	f8ca 1000 	str.w	r1, [sl]
 8018a40:	f1bb 0f00 	cmp.w	fp, #0
 8018a44:	d051      	beq.n	8018aea <__hexnan+0x132>
 8018a46:	454c      	cmp	r4, r9
 8018a48:	d206      	bcs.n	8018a58 <__hexnan+0xa0>
 8018a4a:	2d07      	cmp	r5, #7
 8018a4c:	dc04      	bgt.n	8018a58 <__hexnan+0xa0>
 8018a4e:	462a      	mov	r2, r5
 8018a50:	4649      	mov	r1, r9
 8018a52:	4620      	mov	r0, r4
 8018a54:	f7ff ff8a 	bl	801896c <L_shift>
 8018a58:	4544      	cmp	r4, r8
 8018a5a:	d936      	bls.n	8018aca <__hexnan+0x112>
 8018a5c:	f1a8 0204 	sub.w	r2, r8, #4
 8018a60:	4623      	mov	r3, r4
 8018a62:	f853 1b04 	ldr.w	r1, [r3], #4
 8018a66:	f842 1f04 	str.w	r1, [r2, #4]!
 8018a6a:	429f      	cmp	r7, r3
 8018a6c:	d2f9      	bcs.n	8018a62 <__hexnan+0xaa>
 8018a6e:	1b3b      	subs	r3, r7, r4
 8018a70:	f023 0303 	bic.w	r3, r3, #3
 8018a74:	3304      	adds	r3, #4
 8018a76:	3401      	adds	r4, #1
 8018a78:	3e03      	subs	r6, #3
 8018a7a:	42b4      	cmp	r4, r6
 8018a7c:	bf88      	it	hi
 8018a7e:	2304      	movhi	r3, #4
 8018a80:	4443      	add	r3, r8
 8018a82:	2200      	movs	r2, #0
 8018a84:	f843 2b04 	str.w	r2, [r3], #4
 8018a88:	429f      	cmp	r7, r3
 8018a8a:	d2fb      	bcs.n	8018a84 <__hexnan+0xcc>
 8018a8c:	683b      	ldr	r3, [r7, #0]
 8018a8e:	b91b      	cbnz	r3, 8018a98 <__hexnan+0xe0>
 8018a90:	4547      	cmp	r7, r8
 8018a92:	d128      	bne.n	8018ae6 <__hexnan+0x12e>
 8018a94:	2301      	movs	r3, #1
 8018a96:	603b      	str	r3, [r7, #0]
 8018a98:	2005      	movs	r0, #5
 8018a9a:	b007      	add	sp, #28
 8018a9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018aa0:	3501      	adds	r5, #1
 8018aa2:	2d08      	cmp	r5, #8
 8018aa4:	f10b 0b01 	add.w	fp, fp, #1
 8018aa8:	dd06      	ble.n	8018ab8 <__hexnan+0x100>
 8018aaa:	4544      	cmp	r4, r8
 8018aac:	d9c1      	bls.n	8018a32 <__hexnan+0x7a>
 8018aae:	2300      	movs	r3, #0
 8018ab0:	f844 3c04 	str.w	r3, [r4, #-4]
 8018ab4:	2501      	movs	r5, #1
 8018ab6:	3c04      	subs	r4, #4
 8018ab8:	6822      	ldr	r2, [r4, #0]
 8018aba:	f000 000f 	and.w	r0, r0, #15
 8018abe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8018ac2:	6020      	str	r0, [r4, #0]
 8018ac4:	e7b5      	b.n	8018a32 <__hexnan+0x7a>
 8018ac6:	2508      	movs	r5, #8
 8018ac8:	e7b3      	b.n	8018a32 <__hexnan+0x7a>
 8018aca:	9b01      	ldr	r3, [sp, #4]
 8018acc:	2b00      	cmp	r3, #0
 8018ace:	d0dd      	beq.n	8018a8c <__hexnan+0xd4>
 8018ad0:	f1c3 0320 	rsb	r3, r3, #32
 8018ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8018ad8:	40da      	lsrs	r2, r3
 8018ada:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8018ade:	4013      	ands	r3, r2
 8018ae0:	f846 3c04 	str.w	r3, [r6, #-4]
 8018ae4:	e7d2      	b.n	8018a8c <__hexnan+0xd4>
 8018ae6:	3f04      	subs	r7, #4
 8018ae8:	e7d0      	b.n	8018a8c <__hexnan+0xd4>
 8018aea:	2004      	movs	r0, #4
 8018aec:	e7d5      	b.n	8018a9a <__hexnan+0xe2>

08018aee <__ascii_mbtowc>:
 8018aee:	b082      	sub	sp, #8
 8018af0:	b901      	cbnz	r1, 8018af4 <__ascii_mbtowc+0x6>
 8018af2:	a901      	add	r1, sp, #4
 8018af4:	b142      	cbz	r2, 8018b08 <__ascii_mbtowc+0x1a>
 8018af6:	b14b      	cbz	r3, 8018b0c <__ascii_mbtowc+0x1e>
 8018af8:	7813      	ldrb	r3, [r2, #0]
 8018afa:	600b      	str	r3, [r1, #0]
 8018afc:	7812      	ldrb	r2, [r2, #0]
 8018afe:	1e10      	subs	r0, r2, #0
 8018b00:	bf18      	it	ne
 8018b02:	2001      	movne	r0, #1
 8018b04:	b002      	add	sp, #8
 8018b06:	4770      	bx	lr
 8018b08:	4610      	mov	r0, r2
 8018b0a:	e7fb      	b.n	8018b04 <__ascii_mbtowc+0x16>
 8018b0c:	f06f 0001 	mvn.w	r0, #1
 8018b10:	e7f8      	b.n	8018b04 <__ascii_mbtowc+0x16>
	...

08018b14 <_Balloc>:
 8018b14:	b570      	push	{r4, r5, r6, lr}
 8018b16:	69c6      	ldr	r6, [r0, #28]
 8018b18:	4604      	mov	r4, r0
 8018b1a:	460d      	mov	r5, r1
 8018b1c:	b976      	cbnz	r6, 8018b3c <_Balloc+0x28>
 8018b1e:	2010      	movs	r0, #16
 8018b20:	f7fc ffe4 	bl	8015aec <malloc>
 8018b24:	4602      	mov	r2, r0
 8018b26:	61e0      	str	r0, [r4, #28]
 8018b28:	b920      	cbnz	r0, 8018b34 <_Balloc+0x20>
 8018b2a:	4b18      	ldr	r3, [pc, #96]	@ (8018b8c <_Balloc+0x78>)
 8018b2c:	4818      	ldr	r0, [pc, #96]	@ (8018b90 <_Balloc+0x7c>)
 8018b2e:	216b      	movs	r1, #107	@ 0x6b
 8018b30:	f000 fec4 	bl	80198bc <__assert_func>
 8018b34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018b38:	6006      	str	r6, [r0, #0]
 8018b3a:	60c6      	str	r6, [r0, #12]
 8018b3c:	69e6      	ldr	r6, [r4, #28]
 8018b3e:	68f3      	ldr	r3, [r6, #12]
 8018b40:	b183      	cbz	r3, 8018b64 <_Balloc+0x50>
 8018b42:	69e3      	ldr	r3, [r4, #28]
 8018b44:	68db      	ldr	r3, [r3, #12]
 8018b46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8018b4a:	b9b8      	cbnz	r0, 8018b7c <_Balloc+0x68>
 8018b4c:	2101      	movs	r1, #1
 8018b4e:	fa01 f605 	lsl.w	r6, r1, r5
 8018b52:	1d72      	adds	r2, r6, #5
 8018b54:	0092      	lsls	r2, r2, #2
 8018b56:	4620      	mov	r0, r4
 8018b58:	f000 fece 	bl	80198f8 <_calloc_r>
 8018b5c:	b160      	cbz	r0, 8018b78 <_Balloc+0x64>
 8018b5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8018b62:	e00e      	b.n	8018b82 <_Balloc+0x6e>
 8018b64:	2221      	movs	r2, #33	@ 0x21
 8018b66:	2104      	movs	r1, #4
 8018b68:	4620      	mov	r0, r4
 8018b6a:	f000 fec5 	bl	80198f8 <_calloc_r>
 8018b6e:	69e3      	ldr	r3, [r4, #28]
 8018b70:	60f0      	str	r0, [r6, #12]
 8018b72:	68db      	ldr	r3, [r3, #12]
 8018b74:	2b00      	cmp	r3, #0
 8018b76:	d1e4      	bne.n	8018b42 <_Balloc+0x2e>
 8018b78:	2000      	movs	r0, #0
 8018b7a:	bd70      	pop	{r4, r5, r6, pc}
 8018b7c:	6802      	ldr	r2, [r0, #0]
 8018b7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8018b82:	2300      	movs	r3, #0
 8018b84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8018b88:	e7f7      	b.n	8018b7a <_Balloc+0x66>
 8018b8a:	bf00      	nop
 8018b8c:	0801accf 	.word	0x0801accf
 8018b90:	0801adaf 	.word	0x0801adaf

08018b94 <_Bfree>:
 8018b94:	b570      	push	{r4, r5, r6, lr}
 8018b96:	69c6      	ldr	r6, [r0, #28]
 8018b98:	4605      	mov	r5, r0
 8018b9a:	460c      	mov	r4, r1
 8018b9c:	b976      	cbnz	r6, 8018bbc <_Bfree+0x28>
 8018b9e:	2010      	movs	r0, #16
 8018ba0:	f7fc ffa4 	bl	8015aec <malloc>
 8018ba4:	4602      	mov	r2, r0
 8018ba6:	61e8      	str	r0, [r5, #28]
 8018ba8:	b920      	cbnz	r0, 8018bb4 <_Bfree+0x20>
 8018baa:	4b09      	ldr	r3, [pc, #36]	@ (8018bd0 <_Bfree+0x3c>)
 8018bac:	4809      	ldr	r0, [pc, #36]	@ (8018bd4 <_Bfree+0x40>)
 8018bae:	218f      	movs	r1, #143	@ 0x8f
 8018bb0:	f000 fe84 	bl	80198bc <__assert_func>
 8018bb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018bb8:	6006      	str	r6, [r0, #0]
 8018bba:	60c6      	str	r6, [r0, #12]
 8018bbc:	b13c      	cbz	r4, 8018bce <_Bfree+0x3a>
 8018bbe:	69eb      	ldr	r3, [r5, #28]
 8018bc0:	6862      	ldr	r2, [r4, #4]
 8018bc2:	68db      	ldr	r3, [r3, #12]
 8018bc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8018bc8:	6021      	str	r1, [r4, #0]
 8018bca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8018bce:	bd70      	pop	{r4, r5, r6, pc}
 8018bd0:	0801accf 	.word	0x0801accf
 8018bd4:	0801adaf 	.word	0x0801adaf

08018bd8 <__multadd>:
 8018bd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018bdc:	690d      	ldr	r5, [r1, #16]
 8018bde:	4607      	mov	r7, r0
 8018be0:	460c      	mov	r4, r1
 8018be2:	461e      	mov	r6, r3
 8018be4:	f101 0c14 	add.w	ip, r1, #20
 8018be8:	2000      	movs	r0, #0
 8018bea:	f8dc 3000 	ldr.w	r3, [ip]
 8018bee:	b299      	uxth	r1, r3
 8018bf0:	fb02 6101 	mla	r1, r2, r1, r6
 8018bf4:	0c1e      	lsrs	r6, r3, #16
 8018bf6:	0c0b      	lsrs	r3, r1, #16
 8018bf8:	fb02 3306 	mla	r3, r2, r6, r3
 8018bfc:	b289      	uxth	r1, r1
 8018bfe:	3001      	adds	r0, #1
 8018c00:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8018c04:	4285      	cmp	r5, r0
 8018c06:	f84c 1b04 	str.w	r1, [ip], #4
 8018c0a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8018c0e:	dcec      	bgt.n	8018bea <__multadd+0x12>
 8018c10:	b30e      	cbz	r6, 8018c56 <__multadd+0x7e>
 8018c12:	68a3      	ldr	r3, [r4, #8]
 8018c14:	42ab      	cmp	r3, r5
 8018c16:	dc19      	bgt.n	8018c4c <__multadd+0x74>
 8018c18:	6861      	ldr	r1, [r4, #4]
 8018c1a:	4638      	mov	r0, r7
 8018c1c:	3101      	adds	r1, #1
 8018c1e:	f7ff ff79 	bl	8018b14 <_Balloc>
 8018c22:	4680      	mov	r8, r0
 8018c24:	b928      	cbnz	r0, 8018c32 <__multadd+0x5a>
 8018c26:	4602      	mov	r2, r0
 8018c28:	4b0c      	ldr	r3, [pc, #48]	@ (8018c5c <__multadd+0x84>)
 8018c2a:	480d      	ldr	r0, [pc, #52]	@ (8018c60 <__multadd+0x88>)
 8018c2c:	21ba      	movs	r1, #186	@ 0xba
 8018c2e:	f000 fe45 	bl	80198bc <__assert_func>
 8018c32:	6922      	ldr	r2, [r4, #16]
 8018c34:	3202      	adds	r2, #2
 8018c36:	f104 010c 	add.w	r1, r4, #12
 8018c3a:	0092      	lsls	r2, r2, #2
 8018c3c:	300c      	adds	r0, #12
 8018c3e:	f7fe fd5a 	bl	80176f6 <memcpy>
 8018c42:	4621      	mov	r1, r4
 8018c44:	4638      	mov	r0, r7
 8018c46:	f7ff ffa5 	bl	8018b94 <_Bfree>
 8018c4a:	4644      	mov	r4, r8
 8018c4c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8018c50:	3501      	adds	r5, #1
 8018c52:	615e      	str	r6, [r3, #20]
 8018c54:	6125      	str	r5, [r4, #16]
 8018c56:	4620      	mov	r0, r4
 8018c58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018c5c:	0801ad3e 	.word	0x0801ad3e
 8018c60:	0801adaf 	.word	0x0801adaf

08018c64 <__s2b>:
 8018c64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018c68:	460c      	mov	r4, r1
 8018c6a:	4615      	mov	r5, r2
 8018c6c:	461f      	mov	r7, r3
 8018c6e:	2209      	movs	r2, #9
 8018c70:	3308      	adds	r3, #8
 8018c72:	4606      	mov	r6, r0
 8018c74:	fb93 f3f2 	sdiv	r3, r3, r2
 8018c78:	2100      	movs	r1, #0
 8018c7a:	2201      	movs	r2, #1
 8018c7c:	429a      	cmp	r2, r3
 8018c7e:	db09      	blt.n	8018c94 <__s2b+0x30>
 8018c80:	4630      	mov	r0, r6
 8018c82:	f7ff ff47 	bl	8018b14 <_Balloc>
 8018c86:	b940      	cbnz	r0, 8018c9a <__s2b+0x36>
 8018c88:	4602      	mov	r2, r0
 8018c8a:	4b19      	ldr	r3, [pc, #100]	@ (8018cf0 <__s2b+0x8c>)
 8018c8c:	4819      	ldr	r0, [pc, #100]	@ (8018cf4 <__s2b+0x90>)
 8018c8e:	21d3      	movs	r1, #211	@ 0xd3
 8018c90:	f000 fe14 	bl	80198bc <__assert_func>
 8018c94:	0052      	lsls	r2, r2, #1
 8018c96:	3101      	adds	r1, #1
 8018c98:	e7f0      	b.n	8018c7c <__s2b+0x18>
 8018c9a:	9b08      	ldr	r3, [sp, #32]
 8018c9c:	6143      	str	r3, [r0, #20]
 8018c9e:	2d09      	cmp	r5, #9
 8018ca0:	f04f 0301 	mov.w	r3, #1
 8018ca4:	6103      	str	r3, [r0, #16]
 8018ca6:	dd16      	ble.n	8018cd6 <__s2b+0x72>
 8018ca8:	f104 0909 	add.w	r9, r4, #9
 8018cac:	46c8      	mov	r8, r9
 8018cae:	442c      	add	r4, r5
 8018cb0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8018cb4:	4601      	mov	r1, r0
 8018cb6:	3b30      	subs	r3, #48	@ 0x30
 8018cb8:	220a      	movs	r2, #10
 8018cba:	4630      	mov	r0, r6
 8018cbc:	f7ff ff8c 	bl	8018bd8 <__multadd>
 8018cc0:	45a0      	cmp	r8, r4
 8018cc2:	d1f5      	bne.n	8018cb0 <__s2b+0x4c>
 8018cc4:	f1a5 0408 	sub.w	r4, r5, #8
 8018cc8:	444c      	add	r4, r9
 8018cca:	1b2d      	subs	r5, r5, r4
 8018ccc:	1963      	adds	r3, r4, r5
 8018cce:	42bb      	cmp	r3, r7
 8018cd0:	db04      	blt.n	8018cdc <__s2b+0x78>
 8018cd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018cd6:	340a      	adds	r4, #10
 8018cd8:	2509      	movs	r5, #9
 8018cda:	e7f6      	b.n	8018cca <__s2b+0x66>
 8018cdc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8018ce0:	4601      	mov	r1, r0
 8018ce2:	3b30      	subs	r3, #48	@ 0x30
 8018ce4:	220a      	movs	r2, #10
 8018ce6:	4630      	mov	r0, r6
 8018ce8:	f7ff ff76 	bl	8018bd8 <__multadd>
 8018cec:	e7ee      	b.n	8018ccc <__s2b+0x68>
 8018cee:	bf00      	nop
 8018cf0:	0801ad3e 	.word	0x0801ad3e
 8018cf4:	0801adaf 	.word	0x0801adaf

08018cf8 <__hi0bits>:
 8018cf8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8018cfc:	4603      	mov	r3, r0
 8018cfe:	bf36      	itet	cc
 8018d00:	0403      	lslcc	r3, r0, #16
 8018d02:	2000      	movcs	r0, #0
 8018d04:	2010      	movcc	r0, #16
 8018d06:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8018d0a:	bf3c      	itt	cc
 8018d0c:	021b      	lslcc	r3, r3, #8
 8018d0e:	3008      	addcc	r0, #8
 8018d10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8018d14:	bf3c      	itt	cc
 8018d16:	011b      	lslcc	r3, r3, #4
 8018d18:	3004      	addcc	r0, #4
 8018d1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8018d1e:	bf3c      	itt	cc
 8018d20:	009b      	lslcc	r3, r3, #2
 8018d22:	3002      	addcc	r0, #2
 8018d24:	2b00      	cmp	r3, #0
 8018d26:	db05      	blt.n	8018d34 <__hi0bits+0x3c>
 8018d28:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8018d2c:	f100 0001 	add.w	r0, r0, #1
 8018d30:	bf08      	it	eq
 8018d32:	2020      	moveq	r0, #32
 8018d34:	4770      	bx	lr

08018d36 <__lo0bits>:
 8018d36:	6803      	ldr	r3, [r0, #0]
 8018d38:	4602      	mov	r2, r0
 8018d3a:	f013 0007 	ands.w	r0, r3, #7
 8018d3e:	d00b      	beq.n	8018d58 <__lo0bits+0x22>
 8018d40:	07d9      	lsls	r1, r3, #31
 8018d42:	d421      	bmi.n	8018d88 <__lo0bits+0x52>
 8018d44:	0798      	lsls	r0, r3, #30
 8018d46:	bf49      	itett	mi
 8018d48:	085b      	lsrmi	r3, r3, #1
 8018d4a:	089b      	lsrpl	r3, r3, #2
 8018d4c:	2001      	movmi	r0, #1
 8018d4e:	6013      	strmi	r3, [r2, #0]
 8018d50:	bf5c      	itt	pl
 8018d52:	6013      	strpl	r3, [r2, #0]
 8018d54:	2002      	movpl	r0, #2
 8018d56:	4770      	bx	lr
 8018d58:	b299      	uxth	r1, r3
 8018d5a:	b909      	cbnz	r1, 8018d60 <__lo0bits+0x2a>
 8018d5c:	0c1b      	lsrs	r3, r3, #16
 8018d5e:	2010      	movs	r0, #16
 8018d60:	b2d9      	uxtb	r1, r3
 8018d62:	b909      	cbnz	r1, 8018d68 <__lo0bits+0x32>
 8018d64:	3008      	adds	r0, #8
 8018d66:	0a1b      	lsrs	r3, r3, #8
 8018d68:	0719      	lsls	r1, r3, #28
 8018d6a:	bf04      	itt	eq
 8018d6c:	091b      	lsreq	r3, r3, #4
 8018d6e:	3004      	addeq	r0, #4
 8018d70:	0799      	lsls	r1, r3, #30
 8018d72:	bf04      	itt	eq
 8018d74:	089b      	lsreq	r3, r3, #2
 8018d76:	3002      	addeq	r0, #2
 8018d78:	07d9      	lsls	r1, r3, #31
 8018d7a:	d403      	bmi.n	8018d84 <__lo0bits+0x4e>
 8018d7c:	085b      	lsrs	r3, r3, #1
 8018d7e:	f100 0001 	add.w	r0, r0, #1
 8018d82:	d003      	beq.n	8018d8c <__lo0bits+0x56>
 8018d84:	6013      	str	r3, [r2, #0]
 8018d86:	4770      	bx	lr
 8018d88:	2000      	movs	r0, #0
 8018d8a:	4770      	bx	lr
 8018d8c:	2020      	movs	r0, #32
 8018d8e:	4770      	bx	lr

08018d90 <__i2b>:
 8018d90:	b510      	push	{r4, lr}
 8018d92:	460c      	mov	r4, r1
 8018d94:	2101      	movs	r1, #1
 8018d96:	f7ff febd 	bl	8018b14 <_Balloc>
 8018d9a:	4602      	mov	r2, r0
 8018d9c:	b928      	cbnz	r0, 8018daa <__i2b+0x1a>
 8018d9e:	4b05      	ldr	r3, [pc, #20]	@ (8018db4 <__i2b+0x24>)
 8018da0:	4805      	ldr	r0, [pc, #20]	@ (8018db8 <__i2b+0x28>)
 8018da2:	f240 1145 	movw	r1, #325	@ 0x145
 8018da6:	f000 fd89 	bl	80198bc <__assert_func>
 8018daa:	2301      	movs	r3, #1
 8018dac:	6144      	str	r4, [r0, #20]
 8018dae:	6103      	str	r3, [r0, #16]
 8018db0:	bd10      	pop	{r4, pc}
 8018db2:	bf00      	nop
 8018db4:	0801ad3e 	.word	0x0801ad3e
 8018db8:	0801adaf 	.word	0x0801adaf

08018dbc <__multiply>:
 8018dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018dc0:	4617      	mov	r7, r2
 8018dc2:	690a      	ldr	r2, [r1, #16]
 8018dc4:	693b      	ldr	r3, [r7, #16]
 8018dc6:	429a      	cmp	r2, r3
 8018dc8:	bfa8      	it	ge
 8018dca:	463b      	movge	r3, r7
 8018dcc:	4689      	mov	r9, r1
 8018dce:	bfa4      	itt	ge
 8018dd0:	460f      	movge	r7, r1
 8018dd2:	4699      	movge	r9, r3
 8018dd4:	693d      	ldr	r5, [r7, #16]
 8018dd6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8018dda:	68bb      	ldr	r3, [r7, #8]
 8018ddc:	6879      	ldr	r1, [r7, #4]
 8018dde:	eb05 060a 	add.w	r6, r5, sl
 8018de2:	42b3      	cmp	r3, r6
 8018de4:	b085      	sub	sp, #20
 8018de6:	bfb8      	it	lt
 8018de8:	3101      	addlt	r1, #1
 8018dea:	f7ff fe93 	bl	8018b14 <_Balloc>
 8018dee:	b930      	cbnz	r0, 8018dfe <__multiply+0x42>
 8018df0:	4602      	mov	r2, r0
 8018df2:	4b41      	ldr	r3, [pc, #260]	@ (8018ef8 <__multiply+0x13c>)
 8018df4:	4841      	ldr	r0, [pc, #260]	@ (8018efc <__multiply+0x140>)
 8018df6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8018dfa:	f000 fd5f 	bl	80198bc <__assert_func>
 8018dfe:	f100 0414 	add.w	r4, r0, #20
 8018e02:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8018e06:	4623      	mov	r3, r4
 8018e08:	2200      	movs	r2, #0
 8018e0a:	4573      	cmp	r3, lr
 8018e0c:	d320      	bcc.n	8018e50 <__multiply+0x94>
 8018e0e:	f107 0814 	add.w	r8, r7, #20
 8018e12:	f109 0114 	add.w	r1, r9, #20
 8018e16:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8018e1a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8018e1e:	9302      	str	r3, [sp, #8]
 8018e20:	1beb      	subs	r3, r5, r7
 8018e22:	3b15      	subs	r3, #21
 8018e24:	f023 0303 	bic.w	r3, r3, #3
 8018e28:	3304      	adds	r3, #4
 8018e2a:	3715      	adds	r7, #21
 8018e2c:	42bd      	cmp	r5, r7
 8018e2e:	bf38      	it	cc
 8018e30:	2304      	movcc	r3, #4
 8018e32:	9301      	str	r3, [sp, #4]
 8018e34:	9b02      	ldr	r3, [sp, #8]
 8018e36:	9103      	str	r1, [sp, #12]
 8018e38:	428b      	cmp	r3, r1
 8018e3a:	d80c      	bhi.n	8018e56 <__multiply+0x9a>
 8018e3c:	2e00      	cmp	r6, #0
 8018e3e:	dd03      	ble.n	8018e48 <__multiply+0x8c>
 8018e40:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8018e44:	2b00      	cmp	r3, #0
 8018e46:	d055      	beq.n	8018ef4 <__multiply+0x138>
 8018e48:	6106      	str	r6, [r0, #16]
 8018e4a:	b005      	add	sp, #20
 8018e4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018e50:	f843 2b04 	str.w	r2, [r3], #4
 8018e54:	e7d9      	b.n	8018e0a <__multiply+0x4e>
 8018e56:	f8b1 a000 	ldrh.w	sl, [r1]
 8018e5a:	f1ba 0f00 	cmp.w	sl, #0
 8018e5e:	d01f      	beq.n	8018ea0 <__multiply+0xe4>
 8018e60:	46c4      	mov	ip, r8
 8018e62:	46a1      	mov	r9, r4
 8018e64:	2700      	movs	r7, #0
 8018e66:	f85c 2b04 	ldr.w	r2, [ip], #4
 8018e6a:	f8d9 3000 	ldr.w	r3, [r9]
 8018e6e:	fa1f fb82 	uxth.w	fp, r2
 8018e72:	b29b      	uxth	r3, r3
 8018e74:	fb0a 330b 	mla	r3, sl, fp, r3
 8018e78:	443b      	add	r3, r7
 8018e7a:	f8d9 7000 	ldr.w	r7, [r9]
 8018e7e:	0c12      	lsrs	r2, r2, #16
 8018e80:	0c3f      	lsrs	r7, r7, #16
 8018e82:	fb0a 7202 	mla	r2, sl, r2, r7
 8018e86:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8018e8a:	b29b      	uxth	r3, r3
 8018e8c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018e90:	4565      	cmp	r5, ip
 8018e92:	f849 3b04 	str.w	r3, [r9], #4
 8018e96:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8018e9a:	d8e4      	bhi.n	8018e66 <__multiply+0xaa>
 8018e9c:	9b01      	ldr	r3, [sp, #4]
 8018e9e:	50e7      	str	r7, [r4, r3]
 8018ea0:	9b03      	ldr	r3, [sp, #12]
 8018ea2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8018ea6:	3104      	adds	r1, #4
 8018ea8:	f1b9 0f00 	cmp.w	r9, #0
 8018eac:	d020      	beq.n	8018ef0 <__multiply+0x134>
 8018eae:	6823      	ldr	r3, [r4, #0]
 8018eb0:	4647      	mov	r7, r8
 8018eb2:	46a4      	mov	ip, r4
 8018eb4:	f04f 0a00 	mov.w	sl, #0
 8018eb8:	f8b7 b000 	ldrh.w	fp, [r7]
 8018ebc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8018ec0:	fb09 220b 	mla	r2, r9, fp, r2
 8018ec4:	4452      	add	r2, sl
 8018ec6:	b29b      	uxth	r3, r3
 8018ec8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018ecc:	f84c 3b04 	str.w	r3, [ip], #4
 8018ed0:	f857 3b04 	ldr.w	r3, [r7], #4
 8018ed4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8018ed8:	f8bc 3000 	ldrh.w	r3, [ip]
 8018edc:	fb09 330a 	mla	r3, r9, sl, r3
 8018ee0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8018ee4:	42bd      	cmp	r5, r7
 8018ee6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8018eea:	d8e5      	bhi.n	8018eb8 <__multiply+0xfc>
 8018eec:	9a01      	ldr	r2, [sp, #4]
 8018eee:	50a3      	str	r3, [r4, r2]
 8018ef0:	3404      	adds	r4, #4
 8018ef2:	e79f      	b.n	8018e34 <__multiply+0x78>
 8018ef4:	3e01      	subs	r6, #1
 8018ef6:	e7a1      	b.n	8018e3c <__multiply+0x80>
 8018ef8:	0801ad3e 	.word	0x0801ad3e
 8018efc:	0801adaf 	.word	0x0801adaf

08018f00 <__pow5mult>:
 8018f00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018f04:	4615      	mov	r5, r2
 8018f06:	f012 0203 	ands.w	r2, r2, #3
 8018f0a:	4607      	mov	r7, r0
 8018f0c:	460e      	mov	r6, r1
 8018f0e:	d007      	beq.n	8018f20 <__pow5mult+0x20>
 8018f10:	4c25      	ldr	r4, [pc, #148]	@ (8018fa8 <__pow5mult+0xa8>)
 8018f12:	3a01      	subs	r2, #1
 8018f14:	2300      	movs	r3, #0
 8018f16:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8018f1a:	f7ff fe5d 	bl	8018bd8 <__multadd>
 8018f1e:	4606      	mov	r6, r0
 8018f20:	10ad      	asrs	r5, r5, #2
 8018f22:	d03d      	beq.n	8018fa0 <__pow5mult+0xa0>
 8018f24:	69fc      	ldr	r4, [r7, #28]
 8018f26:	b97c      	cbnz	r4, 8018f48 <__pow5mult+0x48>
 8018f28:	2010      	movs	r0, #16
 8018f2a:	f7fc fddf 	bl	8015aec <malloc>
 8018f2e:	4602      	mov	r2, r0
 8018f30:	61f8      	str	r0, [r7, #28]
 8018f32:	b928      	cbnz	r0, 8018f40 <__pow5mult+0x40>
 8018f34:	4b1d      	ldr	r3, [pc, #116]	@ (8018fac <__pow5mult+0xac>)
 8018f36:	481e      	ldr	r0, [pc, #120]	@ (8018fb0 <__pow5mult+0xb0>)
 8018f38:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8018f3c:	f000 fcbe 	bl	80198bc <__assert_func>
 8018f40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8018f44:	6004      	str	r4, [r0, #0]
 8018f46:	60c4      	str	r4, [r0, #12]
 8018f48:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8018f4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8018f50:	b94c      	cbnz	r4, 8018f66 <__pow5mult+0x66>
 8018f52:	f240 2171 	movw	r1, #625	@ 0x271
 8018f56:	4638      	mov	r0, r7
 8018f58:	f7ff ff1a 	bl	8018d90 <__i2b>
 8018f5c:	2300      	movs	r3, #0
 8018f5e:	f8c8 0008 	str.w	r0, [r8, #8]
 8018f62:	4604      	mov	r4, r0
 8018f64:	6003      	str	r3, [r0, #0]
 8018f66:	f04f 0900 	mov.w	r9, #0
 8018f6a:	07eb      	lsls	r3, r5, #31
 8018f6c:	d50a      	bpl.n	8018f84 <__pow5mult+0x84>
 8018f6e:	4631      	mov	r1, r6
 8018f70:	4622      	mov	r2, r4
 8018f72:	4638      	mov	r0, r7
 8018f74:	f7ff ff22 	bl	8018dbc <__multiply>
 8018f78:	4631      	mov	r1, r6
 8018f7a:	4680      	mov	r8, r0
 8018f7c:	4638      	mov	r0, r7
 8018f7e:	f7ff fe09 	bl	8018b94 <_Bfree>
 8018f82:	4646      	mov	r6, r8
 8018f84:	106d      	asrs	r5, r5, #1
 8018f86:	d00b      	beq.n	8018fa0 <__pow5mult+0xa0>
 8018f88:	6820      	ldr	r0, [r4, #0]
 8018f8a:	b938      	cbnz	r0, 8018f9c <__pow5mult+0x9c>
 8018f8c:	4622      	mov	r2, r4
 8018f8e:	4621      	mov	r1, r4
 8018f90:	4638      	mov	r0, r7
 8018f92:	f7ff ff13 	bl	8018dbc <__multiply>
 8018f96:	6020      	str	r0, [r4, #0]
 8018f98:	f8c0 9000 	str.w	r9, [r0]
 8018f9c:	4604      	mov	r4, r0
 8018f9e:	e7e4      	b.n	8018f6a <__pow5mult+0x6a>
 8018fa0:	4630      	mov	r0, r6
 8018fa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018fa6:	bf00      	nop
 8018fa8:	0801afac 	.word	0x0801afac
 8018fac:	0801accf 	.word	0x0801accf
 8018fb0:	0801adaf 	.word	0x0801adaf

08018fb4 <__lshift>:
 8018fb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018fb8:	460c      	mov	r4, r1
 8018fba:	6849      	ldr	r1, [r1, #4]
 8018fbc:	6923      	ldr	r3, [r4, #16]
 8018fbe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8018fc2:	68a3      	ldr	r3, [r4, #8]
 8018fc4:	4607      	mov	r7, r0
 8018fc6:	4691      	mov	r9, r2
 8018fc8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8018fcc:	f108 0601 	add.w	r6, r8, #1
 8018fd0:	42b3      	cmp	r3, r6
 8018fd2:	db0b      	blt.n	8018fec <__lshift+0x38>
 8018fd4:	4638      	mov	r0, r7
 8018fd6:	f7ff fd9d 	bl	8018b14 <_Balloc>
 8018fda:	4605      	mov	r5, r0
 8018fdc:	b948      	cbnz	r0, 8018ff2 <__lshift+0x3e>
 8018fde:	4602      	mov	r2, r0
 8018fe0:	4b28      	ldr	r3, [pc, #160]	@ (8019084 <__lshift+0xd0>)
 8018fe2:	4829      	ldr	r0, [pc, #164]	@ (8019088 <__lshift+0xd4>)
 8018fe4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8018fe8:	f000 fc68 	bl	80198bc <__assert_func>
 8018fec:	3101      	adds	r1, #1
 8018fee:	005b      	lsls	r3, r3, #1
 8018ff0:	e7ee      	b.n	8018fd0 <__lshift+0x1c>
 8018ff2:	2300      	movs	r3, #0
 8018ff4:	f100 0114 	add.w	r1, r0, #20
 8018ff8:	f100 0210 	add.w	r2, r0, #16
 8018ffc:	4618      	mov	r0, r3
 8018ffe:	4553      	cmp	r3, sl
 8019000:	db33      	blt.n	801906a <__lshift+0xb6>
 8019002:	6920      	ldr	r0, [r4, #16]
 8019004:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8019008:	f104 0314 	add.w	r3, r4, #20
 801900c:	f019 091f 	ands.w	r9, r9, #31
 8019010:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8019014:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8019018:	d02b      	beq.n	8019072 <__lshift+0xbe>
 801901a:	f1c9 0e20 	rsb	lr, r9, #32
 801901e:	468a      	mov	sl, r1
 8019020:	2200      	movs	r2, #0
 8019022:	6818      	ldr	r0, [r3, #0]
 8019024:	fa00 f009 	lsl.w	r0, r0, r9
 8019028:	4310      	orrs	r0, r2
 801902a:	f84a 0b04 	str.w	r0, [sl], #4
 801902e:	f853 2b04 	ldr.w	r2, [r3], #4
 8019032:	459c      	cmp	ip, r3
 8019034:	fa22 f20e 	lsr.w	r2, r2, lr
 8019038:	d8f3      	bhi.n	8019022 <__lshift+0x6e>
 801903a:	ebac 0304 	sub.w	r3, ip, r4
 801903e:	3b15      	subs	r3, #21
 8019040:	f023 0303 	bic.w	r3, r3, #3
 8019044:	3304      	adds	r3, #4
 8019046:	f104 0015 	add.w	r0, r4, #21
 801904a:	4560      	cmp	r0, ip
 801904c:	bf88      	it	hi
 801904e:	2304      	movhi	r3, #4
 8019050:	50ca      	str	r2, [r1, r3]
 8019052:	b10a      	cbz	r2, 8019058 <__lshift+0xa4>
 8019054:	f108 0602 	add.w	r6, r8, #2
 8019058:	3e01      	subs	r6, #1
 801905a:	4638      	mov	r0, r7
 801905c:	612e      	str	r6, [r5, #16]
 801905e:	4621      	mov	r1, r4
 8019060:	f7ff fd98 	bl	8018b94 <_Bfree>
 8019064:	4628      	mov	r0, r5
 8019066:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801906a:	f842 0f04 	str.w	r0, [r2, #4]!
 801906e:	3301      	adds	r3, #1
 8019070:	e7c5      	b.n	8018ffe <__lshift+0x4a>
 8019072:	3904      	subs	r1, #4
 8019074:	f853 2b04 	ldr.w	r2, [r3], #4
 8019078:	f841 2f04 	str.w	r2, [r1, #4]!
 801907c:	459c      	cmp	ip, r3
 801907e:	d8f9      	bhi.n	8019074 <__lshift+0xc0>
 8019080:	e7ea      	b.n	8019058 <__lshift+0xa4>
 8019082:	bf00      	nop
 8019084:	0801ad3e 	.word	0x0801ad3e
 8019088:	0801adaf 	.word	0x0801adaf

0801908c <__mcmp>:
 801908c:	690a      	ldr	r2, [r1, #16]
 801908e:	4603      	mov	r3, r0
 8019090:	6900      	ldr	r0, [r0, #16]
 8019092:	1a80      	subs	r0, r0, r2
 8019094:	b530      	push	{r4, r5, lr}
 8019096:	d10e      	bne.n	80190b6 <__mcmp+0x2a>
 8019098:	3314      	adds	r3, #20
 801909a:	3114      	adds	r1, #20
 801909c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80190a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80190a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80190a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80190ac:	4295      	cmp	r5, r2
 80190ae:	d003      	beq.n	80190b8 <__mcmp+0x2c>
 80190b0:	d205      	bcs.n	80190be <__mcmp+0x32>
 80190b2:	f04f 30ff 	mov.w	r0, #4294967295
 80190b6:	bd30      	pop	{r4, r5, pc}
 80190b8:	42a3      	cmp	r3, r4
 80190ba:	d3f3      	bcc.n	80190a4 <__mcmp+0x18>
 80190bc:	e7fb      	b.n	80190b6 <__mcmp+0x2a>
 80190be:	2001      	movs	r0, #1
 80190c0:	e7f9      	b.n	80190b6 <__mcmp+0x2a>
	...

080190c4 <__mdiff>:
 80190c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80190c8:	4689      	mov	r9, r1
 80190ca:	4606      	mov	r6, r0
 80190cc:	4611      	mov	r1, r2
 80190ce:	4648      	mov	r0, r9
 80190d0:	4614      	mov	r4, r2
 80190d2:	f7ff ffdb 	bl	801908c <__mcmp>
 80190d6:	1e05      	subs	r5, r0, #0
 80190d8:	d112      	bne.n	8019100 <__mdiff+0x3c>
 80190da:	4629      	mov	r1, r5
 80190dc:	4630      	mov	r0, r6
 80190de:	f7ff fd19 	bl	8018b14 <_Balloc>
 80190e2:	4602      	mov	r2, r0
 80190e4:	b928      	cbnz	r0, 80190f2 <__mdiff+0x2e>
 80190e6:	4b3f      	ldr	r3, [pc, #252]	@ (80191e4 <__mdiff+0x120>)
 80190e8:	f240 2137 	movw	r1, #567	@ 0x237
 80190ec:	483e      	ldr	r0, [pc, #248]	@ (80191e8 <__mdiff+0x124>)
 80190ee:	f000 fbe5 	bl	80198bc <__assert_func>
 80190f2:	2301      	movs	r3, #1
 80190f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80190f8:	4610      	mov	r0, r2
 80190fa:	b003      	add	sp, #12
 80190fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019100:	bfbc      	itt	lt
 8019102:	464b      	movlt	r3, r9
 8019104:	46a1      	movlt	r9, r4
 8019106:	4630      	mov	r0, r6
 8019108:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801910c:	bfba      	itte	lt
 801910e:	461c      	movlt	r4, r3
 8019110:	2501      	movlt	r5, #1
 8019112:	2500      	movge	r5, #0
 8019114:	f7ff fcfe 	bl	8018b14 <_Balloc>
 8019118:	4602      	mov	r2, r0
 801911a:	b918      	cbnz	r0, 8019124 <__mdiff+0x60>
 801911c:	4b31      	ldr	r3, [pc, #196]	@ (80191e4 <__mdiff+0x120>)
 801911e:	f240 2145 	movw	r1, #581	@ 0x245
 8019122:	e7e3      	b.n	80190ec <__mdiff+0x28>
 8019124:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8019128:	6926      	ldr	r6, [r4, #16]
 801912a:	60c5      	str	r5, [r0, #12]
 801912c:	f109 0310 	add.w	r3, r9, #16
 8019130:	f109 0514 	add.w	r5, r9, #20
 8019134:	f104 0e14 	add.w	lr, r4, #20
 8019138:	f100 0b14 	add.w	fp, r0, #20
 801913c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8019140:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8019144:	9301      	str	r3, [sp, #4]
 8019146:	46d9      	mov	r9, fp
 8019148:	f04f 0c00 	mov.w	ip, #0
 801914c:	9b01      	ldr	r3, [sp, #4]
 801914e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8019152:	f853 af04 	ldr.w	sl, [r3, #4]!
 8019156:	9301      	str	r3, [sp, #4]
 8019158:	fa1f f38a 	uxth.w	r3, sl
 801915c:	4619      	mov	r1, r3
 801915e:	b283      	uxth	r3, r0
 8019160:	1acb      	subs	r3, r1, r3
 8019162:	0c00      	lsrs	r0, r0, #16
 8019164:	4463      	add	r3, ip
 8019166:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801916a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801916e:	b29b      	uxth	r3, r3
 8019170:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8019174:	4576      	cmp	r6, lr
 8019176:	f849 3b04 	str.w	r3, [r9], #4
 801917a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801917e:	d8e5      	bhi.n	801914c <__mdiff+0x88>
 8019180:	1b33      	subs	r3, r6, r4
 8019182:	3b15      	subs	r3, #21
 8019184:	f023 0303 	bic.w	r3, r3, #3
 8019188:	3415      	adds	r4, #21
 801918a:	3304      	adds	r3, #4
 801918c:	42a6      	cmp	r6, r4
 801918e:	bf38      	it	cc
 8019190:	2304      	movcc	r3, #4
 8019192:	441d      	add	r5, r3
 8019194:	445b      	add	r3, fp
 8019196:	461e      	mov	r6, r3
 8019198:	462c      	mov	r4, r5
 801919a:	4544      	cmp	r4, r8
 801919c:	d30e      	bcc.n	80191bc <__mdiff+0xf8>
 801919e:	f108 0103 	add.w	r1, r8, #3
 80191a2:	1b49      	subs	r1, r1, r5
 80191a4:	f021 0103 	bic.w	r1, r1, #3
 80191a8:	3d03      	subs	r5, #3
 80191aa:	45a8      	cmp	r8, r5
 80191ac:	bf38      	it	cc
 80191ae:	2100      	movcc	r1, #0
 80191b0:	440b      	add	r3, r1
 80191b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80191b6:	b191      	cbz	r1, 80191de <__mdiff+0x11a>
 80191b8:	6117      	str	r7, [r2, #16]
 80191ba:	e79d      	b.n	80190f8 <__mdiff+0x34>
 80191bc:	f854 1b04 	ldr.w	r1, [r4], #4
 80191c0:	46e6      	mov	lr, ip
 80191c2:	0c08      	lsrs	r0, r1, #16
 80191c4:	fa1c fc81 	uxtah	ip, ip, r1
 80191c8:	4471      	add	r1, lr
 80191ca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80191ce:	b289      	uxth	r1, r1
 80191d0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80191d4:	f846 1b04 	str.w	r1, [r6], #4
 80191d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80191dc:	e7dd      	b.n	801919a <__mdiff+0xd6>
 80191de:	3f01      	subs	r7, #1
 80191e0:	e7e7      	b.n	80191b2 <__mdiff+0xee>
 80191e2:	bf00      	nop
 80191e4:	0801ad3e 	.word	0x0801ad3e
 80191e8:	0801adaf 	.word	0x0801adaf

080191ec <__ulp>:
 80191ec:	b082      	sub	sp, #8
 80191ee:	ed8d 0b00 	vstr	d0, [sp]
 80191f2:	9a01      	ldr	r2, [sp, #4]
 80191f4:	4b0f      	ldr	r3, [pc, #60]	@ (8019234 <__ulp+0x48>)
 80191f6:	4013      	ands	r3, r2
 80191f8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80191fc:	2b00      	cmp	r3, #0
 80191fe:	dc08      	bgt.n	8019212 <__ulp+0x26>
 8019200:	425b      	negs	r3, r3
 8019202:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8019206:	ea4f 5223 	mov.w	r2, r3, asr #20
 801920a:	da04      	bge.n	8019216 <__ulp+0x2a>
 801920c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8019210:	4113      	asrs	r3, r2
 8019212:	2200      	movs	r2, #0
 8019214:	e008      	b.n	8019228 <__ulp+0x3c>
 8019216:	f1a2 0314 	sub.w	r3, r2, #20
 801921a:	2b1e      	cmp	r3, #30
 801921c:	bfda      	itte	le
 801921e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8019222:	40da      	lsrle	r2, r3
 8019224:	2201      	movgt	r2, #1
 8019226:	2300      	movs	r3, #0
 8019228:	4619      	mov	r1, r3
 801922a:	4610      	mov	r0, r2
 801922c:	ec41 0b10 	vmov	d0, r0, r1
 8019230:	b002      	add	sp, #8
 8019232:	4770      	bx	lr
 8019234:	7ff00000 	.word	0x7ff00000

08019238 <__b2d>:
 8019238:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801923c:	6906      	ldr	r6, [r0, #16]
 801923e:	f100 0814 	add.w	r8, r0, #20
 8019242:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8019246:	1f37      	subs	r7, r6, #4
 8019248:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801924c:	4610      	mov	r0, r2
 801924e:	f7ff fd53 	bl	8018cf8 <__hi0bits>
 8019252:	f1c0 0320 	rsb	r3, r0, #32
 8019256:	280a      	cmp	r0, #10
 8019258:	600b      	str	r3, [r1, #0]
 801925a:	491b      	ldr	r1, [pc, #108]	@ (80192c8 <__b2d+0x90>)
 801925c:	dc15      	bgt.n	801928a <__b2d+0x52>
 801925e:	f1c0 0c0b 	rsb	ip, r0, #11
 8019262:	fa22 f30c 	lsr.w	r3, r2, ip
 8019266:	45b8      	cmp	r8, r7
 8019268:	ea43 0501 	orr.w	r5, r3, r1
 801926c:	bf34      	ite	cc
 801926e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8019272:	2300      	movcs	r3, #0
 8019274:	3015      	adds	r0, #21
 8019276:	fa02 f000 	lsl.w	r0, r2, r0
 801927a:	fa23 f30c 	lsr.w	r3, r3, ip
 801927e:	4303      	orrs	r3, r0
 8019280:	461c      	mov	r4, r3
 8019282:	ec45 4b10 	vmov	d0, r4, r5
 8019286:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801928a:	45b8      	cmp	r8, r7
 801928c:	bf3a      	itte	cc
 801928e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8019292:	f1a6 0708 	subcc.w	r7, r6, #8
 8019296:	2300      	movcs	r3, #0
 8019298:	380b      	subs	r0, #11
 801929a:	d012      	beq.n	80192c2 <__b2d+0x8a>
 801929c:	f1c0 0120 	rsb	r1, r0, #32
 80192a0:	fa23 f401 	lsr.w	r4, r3, r1
 80192a4:	4082      	lsls	r2, r0
 80192a6:	4322      	orrs	r2, r4
 80192a8:	4547      	cmp	r7, r8
 80192aa:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80192ae:	bf8c      	ite	hi
 80192b0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80192b4:	2200      	movls	r2, #0
 80192b6:	4083      	lsls	r3, r0
 80192b8:	40ca      	lsrs	r2, r1
 80192ba:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80192be:	4313      	orrs	r3, r2
 80192c0:	e7de      	b.n	8019280 <__b2d+0x48>
 80192c2:	ea42 0501 	orr.w	r5, r2, r1
 80192c6:	e7db      	b.n	8019280 <__b2d+0x48>
 80192c8:	3ff00000 	.word	0x3ff00000

080192cc <__d2b>:
 80192cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80192d0:	460f      	mov	r7, r1
 80192d2:	2101      	movs	r1, #1
 80192d4:	ec59 8b10 	vmov	r8, r9, d0
 80192d8:	4616      	mov	r6, r2
 80192da:	f7ff fc1b 	bl	8018b14 <_Balloc>
 80192de:	4604      	mov	r4, r0
 80192e0:	b930      	cbnz	r0, 80192f0 <__d2b+0x24>
 80192e2:	4602      	mov	r2, r0
 80192e4:	4b23      	ldr	r3, [pc, #140]	@ (8019374 <__d2b+0xa8>)
 80192e6:	4824      	ldr	r0, [pc, #144]	@ (8019378 <__d2b+0xac>)
 80192e8:	f240 310f 	movw	r1, #783	@ 0x30f
 80192ec:	f000 fae6 	bl	80198bc <__assert_func>
 80192f0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80192f4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80192f8:	b10d      	cbz	r5, 80192fe <__d2b+0x32>
 80192fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80192fe:	9301      	str	r3, [sp, #4]
 8019300:	f1b8 0300 	subs.w	r3, r8, #0
 8019304:	d023      	beq.n	801934e <__d2b+0x82>
 8019306:	4668      	mov	r0, sp
 8019308:	9300      	str	r3, [sp, #0]
 801930a:	f7ff fd14 	bl	8018d36 <__lo0bits>
 801930e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8019312:	b1d0      	cbz	r0, 801934a <__d2b+0x7e>
 8019314:	f1c0 0320 	rsb	r3, r0, #32
 8019318:	fa02 f303 	lsl.w	r3, r2, r3
 801931c:	430b      	orrs	r3, r1
 801931e:	40c2      	lsrs	r2, r0
 8019320:	6163      	str	r3, [r4, #20]
 8019322:	9201      	str	r2, [sp, #4]
 8019324:	9b01      	ldr	r3, [sp, #4]
 8019326:	61a3      	str	r3, [r4, #24]
 8019328:	2b00      	cmp	r3, #0
 801932a:	bf0c      	ite	eq
 801932c:	2201      	moveq	r2, #1
 801932e:	2202      	movne	r2, #2
 8019330:	6122      	str	r2, [r4, #16]
 8019332:	b1a5      	cbz	r5, 801935e <__d2b+0x92>
 8019334:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8019338:	4405      	add	r5, r0
 801933a:	603d      	str	r5, [r7, #0]
 801933c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8019340:	6030      	str	r0, [r6, #0]
 8019342:	4620      	mov	r0, r4
 8019344:	b003      	add	sp, #12
 8019346:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801934a:	6161      	str	r1, [r4, #20]
 801934c:	e7ea      	b.n	8019324 <__d2b+0x58>
 801934e:	a801      	add	r0, sp, #4
 8019350:	f7ff fcf1 	bl	8018d36 <__lo0bits>
 8019354:	9b01      	ldr	r3, [sp, #4]
 8019356:	6163      	str	r3, [r4, #20]
 8019358:	3020      	adds	r0, #32
 801935a:	2201      	movs	r2, #1
 801935c:	e7e8      	b.n	8019330 <__d2b+0x64>
 801935e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8019362:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8019366:	6038      	str	r0, [r7, #0]
 8019368:	6918      	ldr	r0, [r3, #16]
 801936a:	f7ff fcc5 	bl	8018cf8 <__hi0bits>
 801936e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8019372:	e7e5      	b.n	8019340 <__d2b+0x74>
 8019374:	0801ad3e 	.word	0x0801ad3e
 8019378:	0801adaf 	.word	0x0801adaf

0801937c <__ratio>:
 801937c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019380:	b085      	sub	sp, #20
 8019382:	e9cd 1000 	strd	r1, r0, [sp]
 8019386:	a902      	add	r1, sp, #8
 8019388:	f7ff ff56 	bl	8019238 <__b2d>
 801938c:	9800      	ldr	r0, [sp, #0]
 801938e:	a903      	add	r1, sp, #12
 8019390:	ec55 4b10 	vmov	r4, r5, d0
 8019394:	f7ff ff50 	bl	8019238 <__b2d>
 8019398:	9b01      	ldr	r3, [sp, #4]
 801939a:	6919      	ldr	r1, [r3, #16]
 801939c:	9b00      	ldr	r3, [sp, #0]
 801939e:	691b      	ldr	r3, [r3, #16]
 80193a0:	1ac9      	subs	r1, r1, r3
 80193a2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80193a6:	1a9b      	subs	r3, r3, r2
 80193a8:	ec5b ab10 	vmov	sl, fp, d0
 80193ac:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80193b0:	2b00      	cmp	r3, #0
 80193b2:	bfce      	itee	gt
 80193b4:	462a      	movgt	r2, r5
 80193b6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80193ba:	465a      	movle	r2, fp
 80193bc:	462f      	mov	r7, r5
 80193be:	46d9      	mov	r9, fp
 80193c0:	bfcc      	ite	gt
 80193c2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80193c6:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80193ca:	464b      	mov	r3, r9
 80193cc:	4652      	mov	r2, sl
 80193ce:	4620      	mov	r0, r4
 80193d0:	4639      	mov	r1, r7
 80193d2:	f7e7 fa4b 	bl	800086c <__aeabi_ddiv>
 80193d6:	ec41 0b10 	vmov	d0, r0, r1
 80193da:	b005      	add	sp, #20
 80193dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080193e0 <__copybits>:
 80193e0:	3901      	subs	r1, #1
 80193e2:	b570      	push	{r4, r5, r6, lr}
 80193e4:	1149      	asrs	r1, r1, #5
 80193e6:	6914      	ldr	r4, [r2, #16]
 80193e8:	3101      	adds	r1, #1
 80193ea:	f102 0314 	add.w	r3, r2, #20
 80193ee:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80193f2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80193f6:	1f05      	subs	r5, r0, #4
 80193f8:	42a3      	cmp	r3, r4
 80193fa:	d30c      	bcc.n	8019416 <__copybits+0x36>
 80193fc:	1aa3      	subs	r3, r4, r2
 80193fe:	3b11      	subs	r3, #17
 8019400:	f023 0303 	bic.w	r3, r3, #3
 8019404:	3211      	adds	r2, #17
 8019406:	42a2      	cmp	r2, r4
 8019408:	bf88      	it	hi
 801940a:	2300      	movhi	r3, #0
 801940c:	4418      	add	r0, r3
 801940e:	2300      	movs	r3, #0
 8019410:	4288      	cmp	r0, r1
 8019412:	d305      	bcc.n	8019420 <__copybits+0x40>
 8019414:	bd70      	pop	{r4, r5, r6, pc}
 8019416:	f853 6b04 	ldr.w	r6, [r3], #4
 801941a:	f845 6f04 	str.w	r6, [r5, #4]!
 801941e:	e7eb      	b.n	80193f8 <__copybits+0x18>
 8019420:	f840 3b04 	str.w	r3, [r0], #4
 8019424:	e7f4      	b.n	8019410 <__copybits+0x30>

08019426 <__any_on>:
 8019426:	f100 0214 	add.w	r2, r0, #20
 801942a:	6900      	ldr	r0, [r0, #16]
 801942c:	114b      	asrs	r3, r1, #5
 801942e:	4298      	cmp	r0, r3
 8019430:	b510      	push	{r4, lr}
 8019432:	db11      	blt.n	8019458 <__any_on+0x32>
 8019434:	dd0a      	ble.n	801944c <__any_on+0x26>
 8019436:	f011 011f 	ands.w	r1, r1, #31
 801943a:	d007      	beq.n	801944c <__any_on+0x26>
 801943c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8019440:	fa24 f001 	lsr.w	r0, r4, r1
 8019444:	fa00 f101 	lsl.w	r1, r0, r1
 8019448:	428c      	cmp	r4, r1
 801944a:	d10b      	bne.n	8019464 <__any_on+0x3e>
 801944c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8019450:	4293      	cmp	r3, r2
 8019452:	d803      	bhi.n	801945c <__any_on+0x36>
 8019454:	2000      	movs	r0, #0
 8019456:	bd10      	pop	{r4, pc}
 8019458:	4603      	mov	r3, r0
 801945a:	e7f7      	b.n	801944c <__any_on+0x26>
 801945c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8019460:	2900      	cmp	r1, #0
 8019462:	d0f5      	beq.n	8019450 <__any_on+0x2a>
 8019464:	2001      	movs	r0, #1
 8019466:	e7f6      	b.n	8019456 <__any_on+0x30>

08019468 <__ascii_wctomb>:
 8019468:	4603      	mov	r3, r0
 801946a:	4608      	mov	r0, r1
 801946c:	b141      	cbz	r1, 8019480 <__ascii_wctomb+0x18>
 801946e:	2aff      	cmp	r2, #255	@ 0xff
 8019470:	d904      	bls.n	801947c <__ascii_wctomb+0x14>
 8019472:	228a      	movs	r2, #138	@ 0x8a
 8019474:	601a      	str	r2, [r3, #0]
 8019476:	f04f 30ff 	mov.w	r0, #4294967295
 801947a:	4770      	bx	lr
 801947c:	700a      	strb	r2, [r1, #0]
 801947e:	2001      	movs	r0, #1
 8019480:	4770      	bx	lr

08019482 <__ssputs_r>:
 8019482:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019486:	688e      	ldr	r6, [r1, #8]
 8019488:	461f      	mov	r7, r3
 801948a:	42be      	cmp	r6, r7
 801948c:	680b      	ldr	r3, [r1, #0]
 801948e:	4682      	mov	sl, r0
 8019490:	460c      	mov	r4, r1
 8019492:	4690      	mov	r8, r2
 8019494:	d82d      	bhi.n	80194f2 <__ssputs_r+0x70>
 8019496:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801949a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801949e:	d026      	beq.n	80194ee <__ssputs_r+0x6c>
 80194a0:	6965      	ldr	r5, [r4, #20]
 80194a2:	6909      	ldr	r1, [r1, #16]
 80194a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80194a8:	eba3 0901 	sub.w	r9, r3, r1
 80194ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80194b0:	1c7b      	adds	r3, r7, #1
 80194b2:	444b      	add	r3, r9
 80194b4:	106d      	asrs	r5, r5, #1
 80194b6:	429d      	cmp	r5, r3
 80194b8:	bf38      	it	cc
 80194ba:	461d      	movcc	r5, r3
 80194bc:	0553      	lsls	r3, r2, #21
 80194be:	d527      	bpl.n	8019510 <__ssputs_r+0x8e>
 80194c0:	4629      	mov	r1, r5
 80194c2:	f7fc fb45 	bl	8015b50 <_malloc_r>
 80194c6:	4606      	mov	r6, r0
 80194c8:	b360      	cbz	r0, 8019524 <__ssputs_r+0xa2>
 80194ca:	6921      	ldr	r1, [r4, #16]
 80194cc:	464a      	mov	r2, r9
 80194ce:	f7fe f912 	bl	80176f6 <memcpy>
 80194d2:	89a3      	ldrh	r3, [r4, #12]
 80194d4:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80194d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80194dc:	81a3      	strh	r3, [r4, #12]
 80194de:	6126      	str	r6, [r4, #16]
 80194e0:	6165      	str	r5, [r4, #20]
 80194e2:	444e      	add	r6, r9
 80194e4:	eba5 0509 	sub.w	r5, r5, r9
 80194e8:	6026      	str	r6, [r4, #0]
 80194ea:	60a5      	str	r5, [r4, #8]
 80194ec:	463e      	mov	r6, r7
 80194ee:	42be      	cmp	r6, r7
 80194f0:	d900      	bls.n	80194f4 <__ssputs_r+0x72>
 80194f2:	463e      	mov	r6, r7
 80194f4:	6820      	ldr	r0, [r4, #0]
 80194f6:	4632      	mov	r2, r6
 80194f8:	4641      	mov	r1, r8
 80194fa:	f000 f9c5 	bl	8019888 <memmove>
 80194fe:	68a3      	ldr	r3, [r4, #8]
 8019500:	1b9b      	subs	r3, r3, r6
 8019502:	60a3      	str	r3, [r4, #8]
 8019504:	6823      	ldr	r3, [r4, #0]
 8019506:	4433      	add	r3, r6
 8019508:	6023      	str	r3, [r4, #0]
 801950a:	2000      	movs	r0, #0
 801950c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019510:	462a      	mov	r2, r5
 8019512:	f000 fa05 	bl	8019920 <_realloc_r>
 8019516:	4606      	mov	r6, r0
 8019518:	2800      	cmp	r0, #0
 801951a:	d1e0      	bne.n	80194de <__ssputs_r+0x5c>
 801951c:	6921      	ldr	r1, [r4, #16]
 801951e:	4650      	mov	r0, sl
 8019520:	f7fe ff62 	bl	80183e8 <_free_r>
 8019524:	230c      	movs	r3, #12
 8019526:	f8ca 3000 	str.w	r3, [sl]
 801952a:	89a3      	ldrh	r3, [r4, #12]
 801952c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019530:	81a3      	strh	r3, [r4, #12]
 8019532:	f04f 30ff 	mov.w	r0, #4294967295
 8019536:	e7e9      	b.n	801950c <__ssputs_r+0x8a>

08019538 <_svfiprintf_r>:
 8019538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801953c:	4698      	mov	r8, r3
 801953e:	898b      	ldrh	r3, [r1, #12]
 8019540:	061b      	lsls	r3, r3, #24
 8019542:	b09d      	sub	sp, #116	@ 0x74
 8019544:	4607      	mov	r7, r0
 8019546:	460d      	mov	r5, r1
 8019548:	4614      	mov	r4, r2
 801954a:	d510      	bpl.n	801956e <_svfiprintf_r+0x36>
 801954c:	690b      	ldr	r3, [r1, #16]
 801954e:	b973      	cbnz	r3, 801956e <_svfiprintf_r+0x36>
 8019550:	2140      	movs	r1, #64	@ 0x40
 8019552:	f7fc fafd 	bl	8015b50 <_malloc_r>
 8019556:	6028      	str	r0, [r5, #0]
 8019558:	6128      	str	r0, [r5, #16]
 801955a:	b930      	cbnz	r0, 801956a <_svfiprintf_r+0x32>
 801955c:	230c      	movs	r3, #12
 801955e:	603b      	str	r3, [r7, #0]
 8019560:	f04f 30ff 	mov.w	r0, #4294967295
 8019564:	b01d      	add	sp, #116	@ 0x74
 8019566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801956a:	2340      	movs	r3, #64	@ 0x40
 801956c:	616b      	str	r3, [r5, #20]
 801956e:	2300      	movs	r3, #0
 8019570:	9309      	str	r3, [sp, #36]	@ 0x24
 8019572:	2320      	movs	r3, #32
 8019574:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019578:	f8cd 800c 	str.w	r8, [sp, #12]
 801957c:	2330      	movs	r3, #48	@ 0x30
 801957e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801971c <_svfiprintf_r+0x1e4>
 8019582:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019586:	f04f 0901 	mov.w	r9, #1
 801958a:	4623      	mov	r3, r4
 801958c:	469a      	mov	sl, r3
 801958e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019592:	b10a      	cbz	r2, 8019598 <_svfiprintf_r+0x60>
 8019594:	2a25      	cmp	r2, #37	@ 0x25
 8019596:	d1f9      	bne.n	801958c <_svfiprintf_r+0x54>
 8019598:	ebba 0b04 	subs.w	fp, sl, r4
 801959c:	d00b      	beq.n	80195b6 <_svfiprintf_r+0x7e>
 801959e:	465b      	mov	r3, fp
 80195a0:	4622      	mov	r2, r4
 80195a2:	4629      	mov	r1, r5
 80195a4:	4638      	mov	r0, r7
 80195a6:	f7ff ff6c 	bl	8019482 <__ssputs_r>
 80195aa:	3001      	adds	r0, #1
 80195ac:	f000 80a7 	beq.w	80196fe <_svfiprintf_r+0x1c6>
 80195b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80195b2:	445a      	add	r2, fp
 80195b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80195b6:	f89a 3000 	ldrb.w	r3, [sl]
 80195ba:	2b00      	cmp	r3, #0
 80195bc:	f000 809f 	beq.w	80196fe <_svfiprintf_r+0x1c6>
 80195c0:	2300      	movs	r3, #0
 80195c2:	f04f 32ff 	mov.w	r2, #4294967295
 80195c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80195ca:	f10a 0a01 	add.w	sl, sl, #1
 80195ce:	9304      	str	r3, [sp, #16]
 80195d0:	9307      	str	r3, [sp, #28]
 80195d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80195d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80195d8:	4654      	mov	r4, sl
 80195da:	2205      	movs	r2, #5
 80195dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80195e0:	484e      	ldr	r0, [pc, #312]	@ (801971c <_svfiprintf_r+0x1e4>)
 80195e2:	f7e6 fe05 	bl	80001f0 <memchr>
 80195e6:	9a04      	ldr	r2, [sp, #16]
 80195e8:	b9d8      	cbnz	r0, 8019622 <_svfiprintf_r+0xea>
 80195ea:	06d0      	lsls	r0, r2, #27
 80195ec:	bf44      	itt	mi
 80195ee:	2320      	movmi	r3, #32
 80195f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80195f4:	0711      	lsls	r1, r2, #28
 80195f6:	bf44      	itt	mi
 80195f8:	232b      	movmi	r3, #43	@ 0x2b
 80195fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80195fe:	f89a 3000 	ldrb.w	r3, [sl]
 8019602:	2b2a      	cmp	r3, #42	@ 0x2a
 8019604:	d015      	beq.n	8019632 <_svfiprintf_r+0xfa>
 8019606:	9a07      	ldr	r2, [sp, #28]
 8019608:	4654      	mov	r4, sl
 801960a:	2000      	movs	r0, #0
 801960c:	f04f 0c0a 	mov.w	ip, #10
 8019610:	4621      	mov	r1, r4
 8019612:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019616:	3b30      	subs	r3, #48	@ 0x30
 8019618:	2b09      	cmp	r3, #9
 801961a:	d94b      	bls.n	80196b4 <_svfiprintf_r+0x17c>
 801961c:	b1b0      	cbz	r0, 801964c <_svfiprintf_r+0x114>
 801961e:	9207      	str	r2, [sp, #28]
 8019620:	e014      	b.n	801964c <_svfiprintf_r+0x114>
 8019622:	eba0 0308 	sub.w	r3, r0, r8
 8019626:	fa09 f303 	lsl.w	r3, r9, r3
 801962a:	4313      	orrs	r3, r2
 801962c:	9304      	str	r3, [sp, #16]
 801962e:	46a2      	mov	sl, r4
 8019630:	e7d2      	b.n	80195d8 <_svfiprintf_r+0xa0>
 8019632:	9b03      	ldr	r3, [sp, #12]
 8019634:	1d19      	adds	r1, r3, #4
 8019636:	681b      	ldr	r3, [r3, #0]
 8019638:	9103      	str	r1, [sp, #12]
 801963a:	2b00      	cmp	r3, #0
 801963c:	bfbb      	ittet	lt
 801963e:	425b      	neglt	r3, r3
 8019640:	f042 0202 	orrlt.w	r2, r2, #2
 8019644:	9307      	strge	r3, [sp, #28]
 8019646:	9307      	strlt	r3, [sp, #28]
 8019648:	bfb8      	it	lt
 801964a:	9204      	strlt	r2, [sp, #16]
 801964c:	7823      	ldrb	r3, [r4, #0]
 801964e:	2b2e      	cmp	r3, #46	@ 0x2e
 8019650:	d10a      	bne.n	8019668 <_svfiprintf_r+0x130>
 8019652:	7863      	ldrb	r3, [r4, #1]
 8019654:	2b2a      	cmp	r3, #42	@ 0x2a
 8019656:	d132      	bne.n	80196be <_svfiprintf_r+0x186>
 8019658:	9b03      	ldr	r3, [sp, #12]
 801965a:	1d1a      	adds	r2, r3, #4
 801965c:	681b      	ldr	r3, [r3, #0]
 801965e:	9203      	str	r2, [sp, #12]
 8019660:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019664:	3402      	adds	r4, #2
 8019666:	9305      	str	r3, [sp, #20]
 8019668:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801972c <_svfiprintf_r+0x1f4>
 801966c:	7821      	ldrb	r1, [r4, #0]
 801966e:	2203      	movs	r2, #3
 8019670:	4650      	mov	r0, sl
 8019672:	f7e6 fdbd 	bl	80001f0 <memchr>
 8019676:	b138      	cbz	r0, 8019688 <_svfiprintf_r+0x150>
 8019678:	9b04      	ldr	r3, [sp, #16]
 801967a:	eba0 000a 	sub.w	r0, r0, sl
 801967e:	2240      	movs	r2, #64	@ 0x40
 8019680:	4082      	lsls	r2, r0
 8019682:	4313      	orrs	r3, r2
 8019684:	3401      	adds	r4, #1
 8019686:	9304      	str	r3, [sp, #16]
 8019688:	f814 1b01 	ldrb.w	r1, [r4], #1
 801968c:	4824      	ldr	r0, [pc, #144]	@ (8019720 <_svfiprintf_r+0x1e8>)
 801968e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019692:	2206      	movs	r2, #6
 8019694:	f7e6 fdac 	bl	80001f0 <memchr>
 8019698:	2800      	cmp	r0, #0
 801969a:	d036      	beq.n	801970a <_svfiprintf_r+0x1d2>
 801969c:	4b21      	ldr	r3, [pc, #132]	@ (8019724 <_svfiprintf_r+0x1ec>)
 801969e:	bb1b      	cbnz	r3, 80196e8 <_svfiprintf_r+0x1b0>
 80196a0:	9b03      	ldr	r3, [sp, #12]
 80196a2:	3307      	adds	r3, #7
 80196a4:	f023 0307 	bic.w	r3, r3, #7
 80196a8:	3308      	adds	r3, #8
 80196aa:	9303      	str	r3, [sp, #12]
 80196ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80196ae:	4433      	add	r3, r6
 80196b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80196b2:	e76a      	b.n	801958a <_svfiprintf_r+0x52>
 80196b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80196b8:	460c      	mov	r4, r1
 80196ba:	2001      	movs	r0, #1
 80196bc:	e7a8      	b.n	8019610 <_svfiprintf_r+0xd8>
 80196be:	2300      	movs	r3, #0
 80196c0:	3401      	adds	r4, #1
 80196c2:	9305      	str	r3, [sp, #20]
 80196c4:	4619      	mov	r1, r3
 80196c6:	f04f 0c0a 	mov.w	ip, #10
 80196ca:	4620      	mov	r0, r4
 80196cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80196d0:	3a30      	subs	r2, #48	@ 0x30
 80196d2:	2a09      	cmp	r2, #9
 80196d4:	d903      	bls.n	80196de <_svfiprintf_r+0x1a6>
 80196d6:	2b00      	cmp	r3, #0
 80196d8:	d0c6      	beq.n	8019668 <_svfiprintf_r+0x130>
 80196da:	9105      	str	r1, [sp, #20]
 80196dc:	e7c4      	b.n	8019668 <_svfiprintf_r+0x130>
 80196de:	fb0c 2101 	mla	r1, ip, r1, r2
 80196e2:	4604      	mov	r4, r0
 80196e4:	2301      	movs	r3, #1
 80196e6:	e7f0      	b.n	80196ca <_svfiprintf_r+0x192>
 80196e8:	ab03      	add	r3, sp, #12
 80196ea:	9300      	str	r3, [sp, #0]
 80196ec:	462a      	mov	r2, r5
 80196ee:	4b0e      	ldr	r3, [pc, #56]	@ (8019728 <_svfiprintf_r+0x1f0>)
 80196f0:	a904      	add	r1, sp, #16
 80196f2:	4638      	mov	r0, r7
 80196f4:	f7fd fa44 	bl	8016b80 <_printf_float>
 80196f8:	1c42      	adds	r2, r0, #1
 80196fa:	4606      	mov	r6, r0
 80196fc:	d1d6      	bne.n	80196ac <_svfiprintf_r+0x174>
 80196fe:	89ab      	ldrh	r3, [r5, #12]
 8019700:	065b      	lsls	r3, r3, #25
 8019702:	f53f af2d 	bmi.w	8019560 <_svfiprintf_r+0x28>
 8019706:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019708:	e72c      	b.n	8019564 <_svfiprintf_r+0x2c>
 801970a:	ab03      	add	r3, sp, #12
 801970c:	9300      	str	r3, [sp, #0]
 801970e:	462a      	mov	r2, r5
 8019710:	4b05      	ldr	r3, [pc, #20]	@ (8019728 <_svfiprintf_r+0x1f0>)
 8019712:	a904      	add	r1, sp, #16
 8019714:	4638      	mov	r0, r7
 8019716:	f7fd fccb 	bl	80170b0 <_printf_i>
 801971a:	e7ed      	b.n	80196f8 <_svfiprintf_r+0x1c0>
 801971c:	0801ae08 	.word	0x0801ae08
 8019720:	0801ae12 	.word	0x0801ae12
 8019724:	08016b81 	.word	0x08016b81
 8019728:	08019483 	.word	0x08019483
 801972c:	0801ae0e 	.word	0x0801ae0e

08019730 <__sflush_r>:
 8019730:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019738:	0716      	lsls	r6, r2, #28
 801973a:	4605      	mov	r5, r0
 801973c:	460c      	mov	r4, r1
 801973e:	d454      	bmi.n	80197ea <__sflush_r+0xba>
 8019740:	684b      	ldr	r3, [r1, #4]
 8019742:	2b00      	cmp	r3, #0
 8019744:	dc02      	bgt.n	801974c <__sflush_r+0x1c>
 8019746:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8019748:	2b00      	cmp	r3, #0
 801974a:	dd48      	ble.n	80197de <__sflush_r+0xae>
 801974c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801974e:	2e00      	cmp	r6, #0
 8019750:	d045      	beq.n	80197de <__sflush_r+0xae>
 8019752:	2300      	movs	r3, #0
 8019754:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8019758:	682f      	ldr	r7, [r5, #0]
 801975a:	6a21      	ldr	r1, [r4, #32]
 801975c:	602b      	str	r3, [r5, #0]
 801975e:	d030      	beq.n	80197c2 <__sflush_r+0x92>
 8019760:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8019762:	89a3      	ldrh	r3, [r4, #12]
 8019764:	0759      	lsls	r1, r3, #29
 8019766:	d505      	bpl.n	8019774 <__sflush_r+0x44>
 8019768:	6863      	ldr	r3, [r4, #4]
 801976a:	1ad2      	subs	r2, r2, r3
 801976c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801976e:	b10b      	cbz	r3, 8019774 <__sflush_r+0x44>
 8019770:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8019772:	1ad2      	subs	r2, r2, r3
 8019774:	2300      	movs	r3, #0
 8019776:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019778:	6a21      	ldr	r1, [r4, #32]
 801977a:	4628      	mov	r0, r5
 801977c:	47b0      	blx	r6
 801977e:	1c43      	adds	r3, r0, #1
 8019780:	89a3      	ldrh	r3, [r4, #12]
 8019782:	d106      	bne.n	8019792 <__sflush_r+0x62>
 8019784:	6829      	ldr	r1, [r5, #0]
 8019786:	291d      	cmp	r1, #29
 8019788:	d82b      	bhi.n	80197e2 <__sflush_r+0xb2>
 801978a:	4a2a      	ldr	r2, [pc, #168]	@ (8019834 <__sflush_r+0x104>)
 801978c:	40ca      	lsrs	r2, r1
 801978e:	07d6      	lsls	r6, r2, #31
 8019790:	d527      	bpl.n	80197e2 <__sflush_r+0xb2>
 8019792:	2200      	movs	r2, #0
 8019794:	6062      	str	r2, [r4, #4]
 8019796:	04d9      	lsls	r1, r3, #19
 8019798:	6922      	ldr	r2, [r4, #16]
 801979a:	6022      	str	r2, [r4, #0]
 801979c:	d504      	bpl.n	80197a8 <__sflush_r+0x78>
 801979e:	1c42      	adds	r2, r0, #1
 80197a0:	d101      	bne.n	80197a6 <__sflush_r+0x76>
 80197a2:	682b      	ldr	r3, [r5, #0]
 80197a4:	b903      	cbnz	r3, 80197a8 <__sflush_r+0x78>
 80197a6:	6560      	str	r0, [r4, #84]	@ 0x54
 80197a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80197aa:	602f      	str	r7, [r5, #0]
 80197ac:	b1b9      	cbz	r1, 80197de <__sflush_r+0xae>
 80197ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80197b2:	4299      	cmp	r1, r3
 80197b4:	d002      	beq.n	80197bc <__sflush_r+0x8c>
 80197b6:	4628      	mov	r0, r5
 80197b8:	f7fe fe16 	bl	80183e8 <_free_r>
 80197bc:	2300      	movs	r3, #0
 80197be:	6363      	str	r3, [r4, #52]	@ 0x34
 80197c0:	e00d      	b.n	80197de <__sflush_r+0xae>
 80197c2:	2301      	movs	r3, #1
 80197c4:	4628      	mov	r0, r5
 80197c6:	47b0      	blx	r6
 80197c8:	4602      	mov	r2, r0
 80197ca:	1c50      	adds	r0, r2, #1
 80197cc:	d1c9      	bne.n	8019762 <__sflush_r+0x32>
 80197ce:	682b      	ldr	r3, [r5, #0]
 80197d0:	2b00      	cmp	r3, #0
 80197d2:	d0c6      	beq.n	8019762 <__sflush_r+0x32>
 80197d4:	2b1d      	cmp	r3, #29
 80197d6:	d001      	beq.n	80197dc <__sflush_r+0xac>
 80197d8:	2b16      	cmp	r3, #22
 80197da:	d11e      	bne.n	801981a <__sflush_r+0xea>
 80197dc:	602f      	str	r7, [r5, #0]
 80197de:	2000      	movs	r0, #0
 80197e0:	e022      	b.n	8019828 <__sflush_r+0xf8>
 80197e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80197e6:	b21b      	sxth	r3, r3
 80197e8:	e01b      	b.n	8019822 <__sflush_r+0xf2>
 80197ea:	690f      	ldr	r7, [r1, #16]
 80197ec:	2f00      	cmp	r7, #0
 80197ee:	d0f6      	beq.n	80197de <__sflush_r+0xae>
 80197f0:	0793      	lsls	r3, r2, #30
 80197f2:	680e      	ldr	r6, [r1, #0]
 80197f4:	bf08      	it	eq
 80197f6:	694b      	ldreq	r3, [r1, #20]
 80197f8:	600f      	str	r7, [r1, #0]
 80197fa:	bf18      	it	ne
 80197fc:	2300      	movne	r3, #0
 80197fe:	eba6 0807 	sub.w	r8, r6, r7
 8019802:	608b      	str	r3, [r1, #8]
 8019804:	f1b8 0f00 	cmp.w	r8, #0
 8019808:	dde9      	ble.n	80197de <__sflush_r+0xae>
 801980a:	6a21      	ldr	r1, [r4, #32]
 801980c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801980e:	4643      	mov	r3, r8
 8019810:	463a      	mov	r2, r7
 8019812:	4628      	mov	r0, r5
 8019814:	47b0      	blx	r6
 8019816:	2800      	cmp	r0, #0
 8019818:	dc08      	bgt.n	801982c <__sflush_r+0xfc>
 801981a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801981e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019822:	81a3      	strh	r3, [r4, #12]
 8019824:	f04f 30ff 	mov.w	r0, #4294967295
 8019828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801982c:	4407      	add	r7, r0
 801982e:	eba8 0800 	sub.w	r8, r8, r0
 8019832:	e7e7      	b.n	8019804 <__sflush_r+0xd4>
 8019834:	20400001 	.word	0x20400001

08019838 <_fflush_r>:
 8019838:	b538      	push	{r3, r4, r5, lr}
 801983a:	690b      	ldr	r3, [r1, #16]
 801983c:	4605      	mov	r5, r0
 801983e:	460c      	mov	r4, r1
 8019840:	b913      	cbnz	r3, 8019848 <_fflush_r+0x10>
 8019842:	2500      	movs	r5, #0
 8019844:	4628      	mov	r0, r5
 8019846:	bd38      	pop	{r3, r4, r5, pc}
 8019848:	b118      	cbz	r0, 8019852 <_fflush_r+0x1a>
 801984a:	6a03      	ldr	r3, [r0, #32]
 801984c:	b90b      	cbnz	r3, 8019852 <_fflush_r+0x1a>
 801984e:	f7fd fdd9 	bl	8017404 <__sinit>
 8019852:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019856:	2b00      	cmp	r3, #0
 8019858:	d0f3      	beq.n	8019842 <_fflush_r+0xa>
 801985a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801985c:	07d0      	lsls	r0, r2, #31
 801985e:	d404      	bmi.n	801986a <_fflush_r+0x32>
 8019860:	0599      	lsls	r1, r3, #22
 8019862:	d402      	bmi.n	801986a <_fflush_r+0x32>
 8019864:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019866:	f7fd ff44 	bl	80176f2 <__retarget_lock_acquire_recursive>
 801986a:	4628      	mov	r0, r5
 801986c:	4621      	mov	r1, r4
 801986e:	f7ff ff5f 	bl	8019730 <__sflush_r>
 8019872:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019874:	07da      	lsls	r2, r3, #31
 8019876:	4605      	mov	r5, r0
 8019878:	d4e4      	bmi.n	8019844 <_fflush_r+0xc>
 801987a:	89a3      	ldrh	r3, [r4, #12]
 801987c:	059b      	lsls	r3, r3, #22
 801987e:	d4e1      	bmi.n	8019844 <_fflush_r+0xc>
 8019880:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019882:	f7fd ff37 	bl	80176f4 <__retarget_lock_release_recursive>
 8019886:	e7dd      	b.n	8019844 <_fflush_r+0xc>

08019888 <memmove>:
 8019888:	4288      	cmp	r0, r1
 801988a:	b510      	push	{r4, lr}
 801988c:	eb01 0402 	add.w	r4, r1, r2
 8019890:	d902      	bls.n	8019898 <memmove+0x10>
 8019892:	4284      	cmp	r4, r0
 8019894:	4623      	mov	r3, r4
 8019896:	d807      	bhi.n	80198a8 <memmove+0x20>
 8019898:	1e43      	subs	r3, r0, #1
 801989a:	42a1      	cmp	r1, r4
 801989c:	d008      	beq.n	80198b0 <memmove+0x28>
 801989e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80198a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80198a6:	e7f8      	b.n	801989a <memmove+0x12>
 80198a8:	4402      	add	r2, r0
 80198aa:	4601      	mov	r1, r0
 80198ac:	428a      	cmp	r2, r1
 80198ae:	d100      	bne.n	80198b2 <memmove+0x2a>
 80198b0:	bd10      	pop	{r4, pc}
 80198b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80198b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80198ba:	e7f7      	b.n	80198ac <memmove+0x24>

080198bc <__assert_func>:
 80198bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80198be:	4614      	mov	r4, r2
 80198c0:	461a      	mov	r2, r3
 80198c2:	4b09      	ldr	r3, [pc, #36]	@ (80198e8 <__assert_func+0x2c>)
 80198c4:	681b      	ldr	r3, [r3, #0]
 80198c6:	4605      	mov	r5, r0
 80198c8:	68d8      	ldr	r0, [r3, #12]
 80198ca:	b14c      	cbz	r4, 80198e0 <__assert_func+0x24>
 80198cc:	4b07      	ldr	r3, [pc, #28]	@ (80198ec <__assert_func+0x30>)
 80198ce:	9100      	str	r1, [sp, #0]
 80198d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80198d4:	4906      	ldr	r1, [pc, #24]	@ (80198f0 <__assert_func+0x34>)
 80198d6:	462b      	mov	r3, r5
 80198d8:	f000 f850 	bl	801997c <fiprintf>
 80198dc:	f000 f860 	bl	80199a0 <abort>
 80198e0:	4b04      	ldr	r3, [pc, #16]	@ (80198f4 <__assert_func+0x38>)
 80198e2:	461c      	mov	r4, r3
 80198e4:	e7f3      	b.n	80198ce <__assert_func+0x12>
 80198e6:	bf00      	nop
 80198e8:	20000390 	.word	0x20000390
 80198ec:	0801ae19 	.word	0x0801ae19
 80198f0:	0801ae26 	.word	0x0801ae26
 80198f4:	0801ae54 	.word	0x0801ae54

080198f8 <_calloc_r>:
 80198f8:	b570      	push	{r4, r5, r6, lr}
 80198fa:	fba1 5402 	umull	r5, r4, r1, r2
 80198fe:	b934      	cbnz	r4, 801990e <_calloc_r+0x16>
 8019900:	4629      	mov	r1, r5
 8019902:	f7fc f925 	bl	8015b50 <_malloc_r>
 8019906:	4606      	mov	r6, r0
 8019908:	b928      	cbnz	r0, 8019916 <_calloc_r+0x1e>
 801990a:	4630      	mov	r0, r6
 801990c:	bd70      	pop	{r4, r5, r6, pc}
 801990e:	220c      	movs	r2, #12
 8019910:	6002      	str	r2, [r0, #0]
 8019912:	2600      	movs	r6, #0
 8019914:	e7f9      	b.n	801990a <_calloc_r+0x12>
 8019916:	462a      	mov	r2, r5
 8019918:	4621      	mov	r1, r4
 801991a:	f7fd fe0e 	bl	801753a <memset>
 801991e:	e7f4      	b.n	801990a <_calloc_r+0x12>

08019920 <_realloc_r>:
 8019920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019924:	4607      	mov	r7, r0
 8019926:	4614      	mov	r4, r2
 8019928:	460d      	mov	r5, r1
 801992a:	b921      	cbnz	r1, 8019936 <_realloc_r+0x16>
 801992c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019930:	4611      	mov	r1, r2
 8019932:	f7fc b90d 	b.w	8015b50 <_malloc_r>
 8019936:	b92a      	cbnz	r2, 8019944 <_realloc_r+0x24>
 8019938:	f7fe fd56 	bl	80183e8 <_free_r>
 801993c:	4625      	mov	r5, r4
 801993e:	4628      	mov	r0, r5
 8019940:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019944:	f000 f833 	bl	80199ae <_malloc_usable_size_r>
 8019948:	4284      	cmp	r4, r0
 801994a:	4606      	mov	r6, r0
 801994c:	d802      	bhi.n	8019954 <_realloc_r+0x34>
 801994e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8019952:	d8f4      	bhi.n	801993e <_realloc_r+0x1e>
 8019954:	4621      	mov	r1, r4
 8019956:	4638      	mov	r0, r7
 8019958:	f7fc f8fa 	bl	8015b50 <_malloc_r>
 801995c:	4680      	mov	r8, r0
 801995e:	b908      	cbnz	r0, 8019964 <_realloc_r+0x44>
 8019960:	4645      	mov	r5, r8
 8019962:	e7ec      	b.n	801993e <_realloc_r+0x1e>
 8019964:	42b4      	cmp	r4, r6
 8019966:	4622      	mov	r2, r4
 8019968:	4629      	mov	r1, r5
 801996a:	bf28      	it	cs
 801996c:	4632      	movcs	r2, r6
 801996e:	f7fd fec2 	bl	80176f6 <memcpy>
 8019972:	4629      	mov	r1, r5
 8019974:	4638      	mov	r0, r7
 8019976:	f7fe fd37 	bl	80183e8 <_free_r>
 801997a:	e7f1      	b.n	8019960 <_realloc_r+0x40>

0801997c <fiprintf>:
 801997c:	b40e      	push	{r1, r2, r3}
 801997e:	b503      	push	{r0, r1, lr}
 8019980:	4601      	mov	r1, r0
 8019982:	ab03      	add	r3, sp, #12
 8019984:	4805      	ldr	r0, [pc, #20]	@ (801999c <fiprintf+0x20>)
 8019986:	f853 2b04 	ldr.w	r2, [r3], #4
 801998a:	6800      	ldr	r0, [r0, #0]
 801998c:	9301      	str	r3, [sp, #4]
 801998e:	f000 f83f 	bl	8019a10 <_vfiprintf_r>
 8019992:	b002      	add	sp, #8
 8019994:	f85d eb04 	ldr.w	lr, [sp], #4
 8019998:	b003      	add	sp, #12
 801999a:	4770      	bx	lr
 801999c:	20000390 	.word	0x20000390

080199a0 <abort>:
 80199a0:	b508      	push	{r3, lr}
 80199a2:	2006      	movs	r0, #6
 80199a4:	f000 fa08 	bl	8019db8 <raise>
 80199a8:	2001      	movs	r0, #1
 80199aa:	f7eb ffbf 	bl	800592c <_exit>

080199ae <_malloc_usable_size_r>:
 80199ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80199b2:	1f18      	subs	r0, r3, #4
 80199b4:	2b00      	cmp	r3, #0
 80199b6:	bfbc      	itt	lt
 80199b8:	580b      	ldrlt	r3, [r1, r0]
 80199ba:	18c0      	addlt	r0, r0, r3
 80199bc:	4770      	bx	lr

080199be <__sfputc_r>:
 80199be:	6893      	ldr	r3, [r2, #8]
 80199c0:	3b01      	subs	r3, #1
 80199c2:	2b00      	cmp	r3, #0
 80199c4:	b410      	push	{r4}
 80199c6:	6093      	str	r3, [r2, #8]
 80199c8:	da08      	bge.n	80199dc <__sfputc_r+0x1e>
 80199ca:	6994      	ldr	r4, [r2, #24]
 80199cc:	42a3      	cmp	r3, r4
 80199ce:	db01      	blt.n	80199d4 <__sfputc_r+0x16>
 80199d0:	290a      	cmp	r1, #10
 80199d2:	d103      	bne.n	80199dc <__sfputc_r+0x1e>
 80199d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80199d8:	f000 b932 	b.w	8019c40 <__swbuf_r>
 80199dc:	6813      	ldr	r3, [r2, #0]
 80199de:	1c58      	adds	r0, r3, #1
 80199e0:	6010      	str	r0, [r2, #0]
 80199e2:	7019      	strb	r1, [r3, #0]
 80199e4:	4608      	mov	r0, r1
 80199e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80199ea:	4770      	bx	lr

080199ec <__sfputs_r>:
 80199ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80199ee:	4606      	mov	r6, r0
 80199f0:	460f      	mov	r7, r1
 80199f2:	4614      	mov	r4, r2
 80199f4:	18d5      	adds	r5, r2, r3
 80199f6:	42ac      	cmp	r4, r5
 80199f8:	d101      	bne.n	80199fe <__sfputs_r+0x12>
 80199fa:	2000      	movs	r0, #0
 80199fc:	e007      	b.n	8019a0e <__sfputs_r+0x22>
 80199fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019a02:	463a      	mov	r2, r7
 8019a04:	4630      	mov	r0, r6
 8019a06:	f7ff ffda 	bl	80199be <__sfputc_r>
 8019a0a:	1c43      	adds	r3, r0, #1
 8019a0c:	d1f3      	bne.n	80199f6 <__sfputs_r+0xa>
 8019a0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08019a10 <_vfiprintf_r>:
 8019a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019a14:	460d      	mov	r5, r1
 8019a16:	b09d      	sub	sp, #116	@ 0x74
 8019a18:	4614      	mov	r4, r2
 8019a1a:	4698      	mov	r8, r3
 8019a1c:	4606      	mov	r6, r0
 8019a1e:	b118      	cbz	r0, 8019a28 <_vfiprintf_r+0x18>
 8019a20:	6a03      	ldr	r3, [r0, #32]
 8019a22:	b90b      	cbnz	r3, 8019a28 <_vfiprintf_r+0x18>
 8019a24:	f7fd fcee 	bl	8017404 <__sinit>
 8019a28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019a2a:	07d9      	lsls	r1, r3, #31
 8019a2c:	d405      	bmi.n	8019a3a <_vfiprintf_r+0x2a>
 8019a2e:	89ab      	ldrh	r3, [r5, #12]
 8019a30:	059a      	lsls	r2, r3, #22
 8019a32:	d402      	bmi.n	8019a3a <_vfiprintf_r+0x2a>
 8019a34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019a36:	f7fd fe5c 	bl	80176f2 <__retarget_lock_acquire_recursive>
 8019a3a:	89ab      	ldrh	r3, [r5, #12]
 8019a3c:	071b      	lsls	r3, r3, #28
 8019a3e:	d501      	bpl.n	8019a44 <_vfiprintf_r+0x34>
 8019a40:	692b      	ldr	r3, [r5, #16]
 8019a42:	b99b      	cbnz	r3, 8019a6c <_vfiprintf_r+0x5c>
 8019a44:	4629      	mov	r1, r5
 8019a46:	4630      	mov	r0, r6
 8019a48:	f000 f938 	bl	8019cbc <__swsetup_r>
 8019a4c:	b170      	cbz	r0, 8019a6c <_vfiprintf_r+0x5c>
 8019a4e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019a50:	07dc      	lsls	r4, r3, #31
 8019a52:	d504      	bpl.n	8019a5e <_vfiprintf_r+0x4e>
 8019a54:	f04f 30ff 	mov.w	r0, #4294967295
 8019a58:	b01d      	add	sp, #116	@ 0x74
 8019a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019a5e:	89ab      	ldrh	r3, [r5, #12]
 8019a60:	0598      	lsls	r0, r3, #22
 8019a62:	d4f7      	bmi.n	8019a54 <_vfiprintf_r+0x44>
 8019a64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019a66:	f7fd fe45 	bl	80176f4 <__retarget_lock_release_recursive>
 8019a6a:	e7f3      	b.n	8019a54 <_vfiprintf_r+0x44>
 8019a6c:	2300      	movs	r3, #0
 8019a6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8019a70:	2320      	movs	r3, #32
 8019a72:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019a76:	f8cd 800c 	str.w	r8, [sp, #12]
 8019a7a:	2330      	movs	r3, #48	@ 0x30
 8019a7c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8019c2c <_vfiprintf_r+0x21c>
 8019a80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019a84:	f04f 0901 	mov.w	r9, #1
 8019a88:	4623      	mov	r3, r4
 8019a8a:	469a      	mov	sl, r3
 8019a8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019a90:	b10a      	cbz	r2, 8019a96 <_vfiprintf_r+0x86>
 8019a92:	2a25      	cmp	r2, #37	@ 0x25
 8019a94:	d1f9      	bne.n	8019a8a <_vfiprintf_r+0x7a>
 8019a96:	ebba 0b04 	subs.w	fp, sl, r4
 8019a9a:	d00b      	beq.n	8019ab4 <_vfiprintf_r+0xa4>
 8019a9c:	465b      	mov	r3, fp
 8019a9e:	4622      	mov	r2, r4
 8019aa0:	4629      	mov	r1, r5
 8019aa2:	4630      	mov	r0, r6
 8019aa4:	f7ff ffa2 	bl	80199ec <__sfputs_r>
 8019aa8:	3001      	adds	r0, #1
 8019aaa:	f000 80a7 	beq.w	8019bfc <_vfiprintf_r+0x1ec>
 8019aae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019ab0:	445a      	add	r2, fp
 8019ab2:	9209      	str	r2, [sp, #36]	@ 0x24
 8019ab4:	f89a 3000 	ldrb.w	r3, [sl]
 8019ab8:	2b00      	cmp	r3, #0
 8019aba:	f000 809f 	beq.w	8019bfc <_vfiprintf_r+0x1ec>
 8019abe:	2300      	movs	r3, #0
 8019ac0:	f04f 32ff 	mov.w	r2, #4294967295
 8019ac4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019ac8:	f10a 0a01 	add.w	sl, sl, #1
 8019acc:	9304      	str	r3, [sp, #16]
 8019ace:	9307      	str	r3, [sp, #28]
 8019ad0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019ad4:	931a      	str	r3, [sp, #104]	@ 0x68
 8019ad6:	4654      	mov	r4, sl
 8019ad8:	2205      	movs	r2, #5
 8019ada:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019ade:	4853      	ldr	r0, [pc, #332]	@ (8019c2c <_vfiprintf_r+0x21c>)
 8019ae0:	f7e6 fb86 	bl	80001f0 <memchr>
 8019ae4:	9a04      	ldr	r2, [sp, #16]
 8019ae6:	b9d8      	cbnz	r0, 8019b20 <_vfiprintf_r+0x110>
 8019ae8:	06d1      	lsls	r1, r2, #27
 8019aea:	bf44      	itt	mi
 8019aec:	2320      	movmi	r3, #32
 8019aee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019af2:	0713      	lsls	r3, r2, #28
 8019af4:	bf44      	itt	mi
 8019af6:	232b      	movmi	r3, #43	@ 0x2b
 8019af8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019afc:	f89a 3000 	ldrb.w	r3, [sl]
 8019b00:	2b2a      	cmp	r3, #42	@ 0x2a
 8019b02:	d015      	beq.n	8019b30 <_vfiprintf_r+0x120>
 8019b04:	9a07      	ldr	r2, [sp, #28]
 8019b06:	4654      	mov	r4, sl
 8019b08:	2000      	movs	r0, #0
 8019b0a:	f04f 0c0a 	mov.w	ip, #10
 8019b0e:	4621      	mov	r1, r4
 8019b10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019b14:	3b30      	subs	r3, #48	@ 0x30
 8019b16:	2b09      	cmp	r3, #9
 8019b18:	d94b      	bls.n	8019bb2 <_vfiprintf_r+0x1a2>
 8019b1a:	b1b0      	cbz	r0, 8019b4a <_vfiprintf_r+0x13a>
 8019b1c:	9207      	str	r2, [sp, #28]
 8019b1e:	e014      	b.n	8019b4a <_vfiprintf_r+0x13a>
 8019b20:	eba0 0308 	sub.w	r3, r0, r8
 8019b24:	fa09 f303 	lsl.w	r3, r9, r3
 8019b28:	4313      	orrs	r3, r2
 8019b2a:	9304      	str	r3, [sp, #16]
 8019b2c:	46a2      	mov	sl, r4
 8019b2e:	e7d2      	b.n	8019ad6 <_vfiprintf_r+0xc6>
 8019b30:	9b03      	ldr	r3, [sp, #12]
 8019b32:	1d19      	adds	r1, r3, #4
 8019b34:	681b      	ldr	r3, [r3, #0]
 8019b36:	9103      	str	r1, [sp, #12]
 8019b38:	2b00      	cmp	r3, #0
 8019b3a:	bfbb      	ittet	lt
 8019b3c:	425b      	neglt	r3, r3
 8019b3e:	f042 0202 	orrlt.w	r2, r2, #2
 8019b42:	9307      	strge	r3, [sp, #28]
 8019b44:	9307      	strlt	r3, [sp, #28]
 8019b46:	bfb8      	it	lt
 8019b48:	9204      	strlt	r2, [sp, #16]
 8019b4a:	7823      	ldrb	r3, [r4, #0]
 8019b4c:	2b2e      	cmp	r3, #46	@ 0x2e
 8019b4e:	d10a      	bne.n	8019b66 <_vfiprintf_r+0x156>
 8019b50:	7863      	ldrb	r3, [r4, #1]
 8019b52:	2b2a      	cmp	r3, #42	@ 0x2a
 8019b54:	d132      	bne.n	8019bbc <_vfiprintf_r+0x1ac>
 8019b56:	9b03      	ldr	r3, [sp, #12]
 8019b58:	1d1a      	adds	r2, r3, #4
 8019b5a:	681b      	ldr	r3, [r3, #0]
 8019b5c:	9203      	str	r2, [sp, #12]
 8019b5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019b62:	3402      	adds	r4, #2
 8019b64:	9305      	str	r3, [sp, #20]
 8019b66:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8019c3c <_vfiprintf_r+0x22c>
 8019b6a:	7821      	ldrb	r1, [r4, #0]
 8019b6c:	2203      	movs	r2, #3
 8019b6e:	4650      	mov	r0, sl
 8019b70:	f7e6 fb3e 	bl	80001f0 <memchr>
 8019b74:	b138      	cbz	r0, 8019b86 <_vfiprintf_r+0x176>
 8019b76:	9b04      	ldr	r3, [sp, #16]
 8019b78:	eba0 000a 	sub.w	r0, r0, sl
 8019b7c:	2240      	movs	r2, #64	@ 0x40
 8019b7e:	4082      	lsls	r2, r0
 8019b80:	4313      	orrs	r3, r2
 8019b82:	3401      	adds	r4, #1
 8019b84:	9304      	str	r3, [sp, #16]
 8019b86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019b8a:	4829      	ldr	r0, [pc, #164]	@ (8019c30 <_vfiprintf_r+0x220>)
 8019b8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019b90:	2206      	movs	r2, #6
 8019b92:	f7e6 fb2d 	bl	80001f0 <memchr>
 8019b96:	2800      	cmp	r0, #0
 8019b98:	d03f      	beq.n	8019c1a <_vfiprintf_r+0x20a>
 8019b9a:	4b26      	ldr	r3, [pc, #152]	@ (8019c34 <_vfiprintf_r+0x224>)
 8019b9c:	bb1b      	cbnz	r3, 8019be6 <_vfiprintf_r+0x1d6>
 8019b9e:	9b03      	ldr	r3, [sp, #12]
 8019ba0:	3307      	adds	r3, #7
 8019ba2:	f023 0307 	bic.w	r3, r3, #7
 8019ba6:	3308      	adds	r3, #8
 8019ba8:	9303      	str	r3, [sp, #12]
 8019baa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019bac:	443b      	add	r3, r7
 8019bae:	9309      	str	r3, [sp, #36]	@ 0x24
 8019bb0:	e76a      	b.n	8019a88 <_vfiprintf_r+0x78>
 8019bb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8019bb6:	460c      	mov	r4, r1
 8019bb8:	2001      	movs	r0, #1
 8019bba:	e7a8      	b.n	8019b0e <_vfiprintf_r+0xfe>
 8019bbc:	2300      	movs	r3, #0
 8019bbe:	3401      	adds	r4, #1
 8019bc0:	9305      	str	r3, [sp, #20]
 8019bc2:	4619      	mov	r1, r3
 8019bc4:	f04f 0c0a 	mov.w	ip, #10
 8019bc8:	4620      	mov	r0, r4
 8019bca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019bce:	3a30      	subs	r2, #48	@ 0x30
 8019bd0:	2a09      	cmp	r2, #9
 8019bd2:	d903      	bls.n	8019bdc <_vfiprintf_r+0x1cc>
 8019bd4:	2b00      	cmp	r3, #0
 8019bd6:	d0c6      	beq.n	8019b66 <_vfiprintf_r+0x156>
 8019bd8:	9105      	str	r1, [sp, #20]
 8019bda:	e7c4      	b.n	8019b66 <_vfiprintf_r+0x156>
 8019bdc:	fb0c 2101 	mla	r1, ip, r1, r2
 8019be0:	4604      	mov	r4, r0
 8019be2:	2301      	movs	r3, #1
 8019be4:	e7f0      	b.n	8019bc8 <_vfiprintf_r+0x1b8>
 8019be6:	ab03      	add	r3, sp, #12
 8019be8:	9300      	str	r3, [sp, #0]
 8019bea:	462a      	mov	r2, r5
 8019bec:	4b12      	ldr	r3, [pc, #72]	@ (8019c38 <_vfiprintf_r+0x228>)
 8019bee:	a904      	add	r1, sp, #16
 8019bf0:	4630      	mov	r0, r6
 8019bf2:	f7fc ffc5 	bl	8016b80 <_printf_float>
 8019bf6:	4607      	mov	r7, r0
 8019bf8:	1c78      	adds	r0, r7, #1
 8019bfa:	d1d6      	bne.n	8019baa <_vfiprintf_r+0x19a>
 8019bfc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019bfe:	07d9      	lsls	r1, r3, #31
 8019c00:	d405      	bmi.n	8019c0e <_vfiprintf_r+0x1fe>
 8019c02:	89ab      	ldrh	r3, [r5, #12]
 8019c04:	059a      	lsls	r2, r3, #22
 8019c06:	d402      	bmi.n	8019c0e <_vfiprintf_r+0x1fe>
 8019c08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019c0a:	f7fd fd73 	bl	80176f4 <__retarget_lock_release_recursive>
 8019c0e:	89ab      	ldrh	r3, [r5, #12]
 8019c10:	065b      	lsls	r3, r3, #25
 8019c12:	f53f af1f 	bmi.w	8019a54 <_vfiprintf_r+0x44>
 8019c16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019c18:	e71e      	b.n	8019a58 <_vfiprintf_r+0x48>
 8019c1a:	ab03      	add	r3, sp, #12
 8019c1c:	9300      	str	r3, [sp, #0]
 8019c1e:	462a      	mov	r2, r5
 8019c20:	4b05      	ldr	r3, [pc, #20]	@ (8019c38 <_vfiprintf_r+0x228>)
 8019c22:	a904      	add	r1, sp, #16
 8019c24:	4630      	mov	r0, r6
 8019c26:	f7fd fa43 	bl	80170b0 <_printf_i>
 8019c2a:	e7e4      	b.n	8019bf6 <_vfiprintf_r+0x1e6>
 8019c2c:	0801ae08 	.word	0x0801ae08
 8019c30:	0801ae12 	.word	0x0801ae12
 8019c34:	08016b81 	.word	0x08016b81
 8019c38:	080199ed 	.word	0x080199ed
 8019c3c:	0801ae0e 	.word	0x0801ae0e

08019c40 <__swbuf_r>:
 8019c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019c42:	460e      	mov	r6, r1
 8019c44:	4614      	mov	r4, r2
 8019c46:	4605      	mov	r5, r0
 8019c48:	b118      	cbz	r0, 8019c52 <__swbuf_r+0x12>
 8019c4a:	6a03      	ldr	r3, [r0, #32]
 8019c4c:	b90b      	cbnz	r3, 8019c52 <__swbuf_r+0x12>
 8019c4e:	f7fd fbd9 	bl	8017404 <__sinit>
 8019c52:	69a3      	ldr	r3, [r4, #24]
 8019c54:	60a3      	str	r3, [r4, #8]
 8019c56:	89a3      	ldrh	r3, [r4, #12]
 8019c58:	071a      	lsls	r2, r3, #28
 8019c5a:	d501      	bpl.n	8019c60 <__swbuf_r+0x20>
 8019c5c:	6923      	ldr	r3, [r4, #16]
 8019c5e:	b943      	cbnz	r3, 8019c72 <__swbuf_r+0x32>
 8019c60:	4621      	mov	r1, r4
 8019c62:	4628      	mov	r0, r5
 8019c64:	f000 f82a 	bl	8019cbc <__swsetup_r>
 8019c68:	b118      	cbz	r0, 8019c72 <__swbuf_r+0x32>
 8019c6a:	f04f 37ff 	mov.w	r7, #4294967295
 8019c6e:	4638      	mov	r0, r7
 8019c70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019c72:	6823      	ldr	r3, [r4, #0]
 8019c74:	6922      	ldr	r2, [r4, #16]
 8019c76:	1a98      	subs	r0, r3, r2
 8019c78:	6963      	ldr	r3, [r4, #20]
 8019c7a:	b2f6      	uxtb	r6, r6
 8019c7c:	4283      	cmp	r3, r0
 8019c7e:	4637      	mov	r7, r6
 8019c80:	dc05      	bgt.n	8019c8e <__swbuf_r+0x4e>
 8019c82:	4621      	mov	r1, r4
 8019c84:	4628      	mov	r0, r5
 8019c86:	f7ff fdd7 	bl	8019838 <_fflush_r>
 8019c8a:	2800      	cmp	r0, #0
 8019c8c:	d1ed      	bne.n	8019c6a <__swbuf_r+0x2a>
 8019c8e:	68a3      	ldr	r3, [r4, #8]
 8019c90:	3b01      	subs	r3, #1
 8019c92:	60a3      	str	r3, [r4, #8]
 8019c94:	6823      	ldr	r3, [r4, #0]
 8019c96:	1c5a      	adds	r2, r3, #1
 8019c98:	6022      	str	r2, [r4, #0]
 8019c9a:	701e      	strb	r6, [r3, #0]
 8019c9c:	6962      	ldr	r2, [r4, #20]
 8019c9e:	1c43      	adds	r3, r0, #1
 8019ca0:	429a      	cmp	r2, r3
 8019ca2:	d004      	beq.n	8019cae <__swbuf_r+0x6e>
 8019ca4:	89a3      	ldrh	r3, [r4, #12]
 8019ca6:	07db      	lsls	r3, r3, #31
 8019ca8:	d5e1      	bpl.n	8019c6e <__swbuf_r+0x2e>
 8019caa:	2e0a      	cmp	r6, #10
 8019cac:	d1df      	bne.n	8019c6e <__swbuf_r+0x2e>
 8019cae:	4621      	mov	r1, r4
 8019cb0:	4628      	mov	r0, r5
 8019cb2:	f7ff fdc1 	bl	8019838 <_fflush_r>
 8019cb6:	2800      	cmp	r0, #0
 8019cb8:	d0d9      	beq.n	8019c6e <__swbuf_r+0x2e>
 8019cba:	e7d6      	b.n	8019c6a <__swbuf_r+0x2a>

08019cbc <__swsetup_r>:
 8019cbc:	b538      	push	{r3, r4, r5, lr}
 8019cbe:	4b29      	ldr	r3, [pc, #164]	@ (8019d64 <__swsetup_r+0xa8>)
 8019cc0:	4605      	mov	r5, r0
 8019cc2:	6818      	ldr	r0, [r3, #0]
 8019cc4:	460c      	mov	r4, r1
 8019cc6:	b118      	cbz	r0, 8019cd0 <__swsetup_r+0x14>
 8019cc8:	6a03      	ldr	r3, [r0, #32]
 8019cca:	b90b      	cbnz	r3, 8019cd0 <__swsetup_r+0x14>
 8019ccc:	f7fd fb9a 	bl	8017404 <__sinit>
 8019cd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019cd4:	0719      	lsls	r1, r3, #28
 8019cd6:	d422      	bmi.n	8019d1e <__swsetup_r+0x62>
 8019cd8:	06da      	lsls	r2, r3, #27
 8019cda:	d407      	bmi.n	8019cec <__swsetup_r+0x30>
 8019cdc:	2209      	movs	r2, #9
 8019cde:	602a      	str	r2, [r5, #0]
 8019ce0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019ce4:	81a3      	strh	r3, [r4, #12]
 8019ce6:	f04f 30ff 	mov.w	r0, #4294967295
 8019cea:	e033      	b.n	8019d54 <__swsetup_r+0x98>
 8019cec:	0758      	lsls	r0, r3, #29
 8019cee:	d512      	bpl.n	8019d16 <__swsetup_r+0x5a>
 8019cf0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019cf2:	b141      	cbz	r1, 8019d06 <__swsetup_r+0x4a>
 8019cf4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019cf8:	4299      	cmp	r1, r3
 8019cfa:	d002      	beq.n	8019d02 <__swsetup_r+0x46>
 8019cfc:	4628      	mov	r0, r5
 8019cfe:	f7fe fb73 	bl	80183e8 <_free_r>
 8019d02:	2300      	movs	r3, #0
 8019d04:	6363      	str	r3, [r4, #52]	@ 0x34
 8019d06:	89a3      	ldrh	r3, [r4, #12]
 8019d08:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8019d0c:	81a3      	strh	r3, [r4, #12]
 8019d0e:	2300      	movs	r3, #0
 8019d10:	6063      	str	r3, [r4, #4]
 8019d12:	6923      	ldr	r3, [r4, #16]
 8019d14:	6023      	str	r3, [r4, #0]
 8019d16:	89a3      	ldrh	r3, [r4, #12]
 8019d18:	f043 0308 	orr.w	r3, r3, #8
 8019d1c:	81a3      	strh	r3, [r4, #12]
 8019d1e:	6923      	ldr	r3, [r4, #16]
 8019d20:	b94b      	cbnz	r3, 8019d36 <__swsetup_r+0x7a>
 8019d22:	89a3      	ldrh	r3, [r4, #12]
 8019d24:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8019d28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8019d2c:	d003      	beq.n	8019d36 <__swsetup_r+0x7a>
 8019d2e:	4621      	mov	r1, r4
 8019d30:	4628      	mov	r0, r5
 8019d32:	f000 f883 	bl	8019e3c <__smakebuf_r>
 8019d36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019d3a:	f013 0201 	ands.w	r2, r3, #1
 8019d3e:	d00a      	beq.n	8019d56 <__swsetup_r+0x9a>
 8019d40:	2200      	movs	r2, #0
 8019d42:	60a2      	str	r2, [r4, #8]
 8019d44:	6962      	ldr	r2, [r4, #20]
 8019d46:	4252      	negs	r2, r2
 8019d48:	61a2      	str	r2, [r4, #24]
 8019d4a:	6922      	ldr	r2, [r4, #16]
 8019d4c:	b942      	cbnz	r2, 8019d60 <__swsetup_r+0xa4>
 8019d4e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8019d52:	d1c5      	bne.n	8019ce0 <__swsetup_r+0x24>
 8019d54:	bd38      	pop	{r3, r4, r5, pc}
 8019d56:	0799      	lsls	r1, r3, #30
 8019d58:	bf58      	it	pl
 8019d5a:	6962      	ldrpl	r2, [r4, #20]
 8019d5c:	60a2      	str	r2, [r4, #8]
 8019d5e:	e7f4      	b.n	8019d4a <__swsetup_r+0x8e>
 8019d60:	2000      	movs	r0, #0
 8019d62:	e7f7      	b.n	8019d54 <__swsetup_r+0x98>
 8019d64:	20000390 	.word	0x20000390

08019d68 <_raise_r>:
 8019d68:	291f      	cmp	r1, #31
 8019d6a:	b538      	push	{r3, r4, r5, lr}
 8019d6c:	4605      	mov	r5, r0
 8019d6e:	460c      	mov	r4, r1
 8019d70:	d904      	bls.n	8019d7c <_raise_r+0x14>
 8019d72:	2316      	movs	r3, #22
 8019d74:	6003      	str	r3, [r0, #0]
 8019d76:	f04f 30ff 	mov.w	r0, #4294967295
 8019d7a:	bd38      	pop	{r3, r4, r5, pc}
 8019d7c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8019d7e:	b112      	cbz	r2, 8019d86 <_raise_r+0x1e>
 8019d80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8019d84:	b94b      	cbnz	r3, 8019d9a <_raise_r+0x32>
 8019d86:	4628      	mov	r0, r5
 8019d88:	f000 f830 	bl	8019dec <_getpid_r>
 8019d8c:	4622      	mov	r2, r4
 8019d8e:	4601      	mov	r1, r0
 8019d90:	4628      	mov	r0, r5
 8019d92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019d96:	f000 b817 	b.w	8019dc8 <_kill_r>
 8019d9a:	2b01      	cmp	r3, #1
 8019d9c:	d00a      	beq.n	8019db4 <_raise_r+0x4c>
 8019d9e:	1c59      	adds	r1, r3, #1
 8019da0:	d103      	bne.n	8019daa <_raise_r+0x42>
 8019da2:	2316      	movs	r3, #22
 8019da4:	6003      	str	r3, [r0, #0]
 8019da6:	2001      	movs	r0, #1
 8019da8:	e7e7      	b.n	8019d7a <_raise_r+0x12>
 8019daa:	2100      	movs	r1, #0
 8019dac:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8019db0:	4620      	mov	r0, r4
 8019db2:	4798      	blx	r3
 8019db4:	2000      	movs	r0, #0
 8019db6:	e7e0      	b.n	8019d7a <_raise_r+0x12>

08019db8 <raise>:
 8019db8:	4b02      	ldr	r3, [pc, #8]	@ (8019dc4 <raise+0xc>)
 8019dba:	4601      	mov	r1, r0
 8019dbc:	6818      	ldr	r0, [r3, #0]
 8019dbe:	f7ff bfd3 	b.w	8019d68 <_raise_r>
 8019dc2:	bf00      	nop
 8019dc4:	20000390 	.word	0x20000390

08019dc8 <_kill_r>:
 8019dc8:	b538      	push	{r3, r4, r5, lr}
 8019dca:	4d07      	ldr	r5, [pc, #28]	@ (8019de8 <_kill_r+0x20>)
 8019dcc:	2300      	movs	r3, #0
 8019dce:	4604      	mov	r4, r0
 8019dd0:	4608      	mov	r0, r1
 8019dd2:	4611      	mov	r1, r2
 8019dd4:	602b      	str	r3, [r5, #0]
 8019dd6:	f7eb fd99 	bl	800590c <_kill>
 8019dda:	1c43      	adds	r3, r0, #1
 8019ddc:	d102      	bne.n	8019de4 <_kill_r+0x1c>
 8019dde:	682b      	ldr	r3, [r5, #0]
 8019de0:	b103      	cbz	r3, 8019de4 <_kill_r+0x1c>
 8019de2:	6023      	str	r3, [r4, #0]
 8019de4:	bd38      	pop	{r3, r4, r5, pc}
 8019de6:	bf00      	nop
 8019de8:	200080c0 	.word	0x200080c0

08019dec <_getpid_r>:
 8019dec:	f7eb bd86 	b.w	80058fc <_getpid>

08019df0 <__swhatbuf_r>:
 8019df0:	b570      	push	{r4, r5, r6, lr}
 8019df2:	460c      	mov	r4, r1
 8019df4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019df8:	2900      	cmp	r1, #0
 8019dfa:	b096      	sub	sp, #88	@ 0x58
 8019dfc:	4615      	mov	r5, r2
 8019dfe:	461e      	mov	r6, r3
 8019e00:	da0d      	bge.n	8019e1e <__swhatbuf_r+0x2e>
 8019e02:	89a3      	ldrh	r3, [r4, #12]
 8019e04:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8019e08:	f04f 0100 	mov.w	r1, #0
 8019e0c:	bf14      	ite	ne
 8019e0e:	2340      	movne	r3, #64	@ 0x40
 8019e10:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8019e14:	2000      	movs	r0, #0
 8019e16:	6031      	str	r1, [r6, #0]
 8019e18:	602b      	str	r3, [r5, #0]
 8019e1a:	b016      	add	sp, #88	@ 0x58
 8019e1c:	bd70      	pop	{r4, r5, r6, pc}
 8019e1e:	466a      	mov	r2, sp
 8019e20:	f000 f848 	bl	8019eb4 <_fstat_r>
 8019e24:	2800      	cmp	r0, #0
 8019e26:	dbec      	blt.n	8019e02 <__swhatbuf_r+0x12>
 8019e28:	9901      	ldr	r1, [sp, #4]
 8019e2a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8019e2e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8019e32:	4259      	negs	r1, r3
 8019e34:	4159      	adcs	r1, r3
 8019e36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8019e3a:	e7eb      	b.n	8019e14 <__swhatbuf_r+0x24>

08019e3c <__smakebuf_r>:
 8019e3c:	898b      	ldrh	r3, [r1, #12]
 8019e3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019e40:	079d      	lsls	r5, r3, #30
 8019e42:	4606      	mov	r6, r0
 8019e44:	460c      	mov	r4, r1
 8019e46:	d507      	bpl.n	8019e58 <__smakebuf_r+0x1c>
 8019e48:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8019e4c:	6023      	str	r3, [r4, #0]
 8019e4e:	6123      	str	r3, [r4, #16]
 8019e50:	2301      	movs	r3, #1
 8019e52:	6163      	str	r3, [r4, #20]
 8019e54:	b003      	add	sp, #12
 8019e56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019e58:	ab01      	add	r3, sp, #4
 8019e5a:	466a      	mov	r2, sp
 8019e5c:	f7ff ffc8 	bl	8019df0 <__swhatbuf_r>
 8019e60:	9f00      	ldr	r7, [sp, #0]
 8019e62:	4605      	mov	r5, r0
 8019e64:	4639      	mov	r1, r7
 8019e66:	4630      	mov	r0, r6
 8019e68:	f7fb fe72 	bl	8015b50 <_malloc_r>
 8019e6c:	b948      	cbnz	r0, 8019e82 <__smakebuf_r+0x46>
 8019e6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019e72:	059a      	lsls	r2, r3, #22
 8019e74:	d4ee      	bmi.n	8019e54 <__smakebuf_r+0x18>
 8019e76:	f023 0303 	bic.w	r3, r3, #3
 8019e7a:	f043 0302 	orr.w	r3, r3, #2
 8019e7e:	81a3      	strh	r3, [r4, #12]
 8019e80:	e7e2      	b.n	8019e48 <__smakebuf_r+0xc>
 8019e82:	89a3      	ldrh	r3, [r4, #12]
 8019e84:	6020      	str	r0, [r4, #0]
 8019e86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019e8a:	81a3      	strh	r3, [r4, #12]
 8019e8c:	9b01      	ldr	r3, [sp, #4]
 8019e8e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8019e92:	b15b      	cbz	r3, 8019eac <__smakebuf_r+0x70>
 8019e94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019e98:	4630      	mov	r0, r6
 8019e9a:	f000 f81d 	bl	8019ed8 <_isatty_r>
 8019e9e:	b128      	cbz	r0, 8019eac <__smakebuf_r+0x70>
 8019ea0:	89a3      	ldrh	r3, [r4, #12]
 8019ea2:	f023 0303 	bic.w	r3, r3, #3
 8019ea6:	f043 0301 	orr.w	r3, r3, #1
 8019eaa:	81a3      	strh	r3, [r4, #12]
 8019eac:	89a3      	ldrh	r3, [r4, #12]
 8019eae:	431d      	orrs	r5, r3
 8019eb0:	81a5      	strh	r5, [r4, #12]
 8019eb2:	e7cf      	b.n	8019e54 <__smakebuf_r+0x18>

08019eb4 <_fstat_r>:
 8019eb4:	b538      	push	{r3, r4, r5, lr}
 8019eb6:	4d07      	ldr	r5, [pc, #28]	@ (8019ed4 <_fstat_r+0x20>)
 8019eb8:	2300      	movs	r3, #0
 8019eba:	4604      	mov	r4, r0
 8019ebc:	4608      	mov	r0, r1
 8019ebe:	4611      	mov	r1, r2
 8019ec0:	602b      	str	r3, [r5, #0]
 8019ec2:	f7eb fd83 	bl	80059cc <_fstat>
 8019ec6:	1c43      	adds	r3, r0, #1
 8019ec8:	d102      	bne.n	8019ed0 <_fstat_r+0x1c>
 8019eca:	682b      	ldr	r3, [r5, #0]
 8019ecc:	b103      	cbz	r3, 8019ed0 <_fstat_r+0x1c>
 8019ece:	6023      	str	r3, [r4, #0]
 8019ed0:	bd38      	pop	{r3, r4, r5, pc}
 8019ed2:	bf00      	nop
 8019ed4:	200080c0 	.word	0x200080c0

08019ed8 <_isatty_r>:
 8019ed8:	b538      	push	{r3, r4, r5, lr}
 8019eda:	4d06      	ldr	r5, [pc, #24]	@ (8019ef4 <_isatty_r+0x1c>)
 8019edc:	2300      	movs	r3, #0
 8019ede:	4604      	mov	r4, r0
 8019ee0:	4608      	mov	r0, r1
 8019ee2:	602b      	str	r3, [r5, #0]
 8019ee4:	f7eb fd82 	bl	80059ec <_isatty>
 8019ee8:	1c43      	adds	r3, r0, #1
 8019eea:	d102      	bne.n	8019ef2 <_isatty_r+0x1a>
 8019eec:	682b      	ldr	r3, [r5, #0]
 8019eee:	b103      	cbz	r3, 8019ef2 <_isatty_r+0x1a>
 8019ef0:	6023      	str	r3, [r4, #0]
 8019ef2:	bd38      	pop	{r3, r4, r5, pc}
 8019ef4:	200080c0 	.word	0x200080c0

08019ef8 <sqrt>:
 8019ef8:	b538      	push	{r3, r4, r5, lr}
 8019efa:	ed2d 8b02 	vpush	{d8}
 8019efe:	ec55 4b10 	vmov	r4, r5, d0
 8019f02:	f000 f85b 	bl	8019fbc <__ieee754_sqrt>
 8019f06:	4622      	mov	r2, r4
 8019f08:	462b      	mov	r3, r5
 8019f0a:	4620      	mov	r0, r4
 8019f0c:	4629      	mov	r1, r5
 8019f0e:	eeb0 8a40 	vmov.f32	s16, s0
 8019f12:	eef0 8a60 	vmov.f32	s17, s1
 8019f16:	f7e6 fe19 	bl	8000b4c <__aeabi_dcmpun>
 8019f1a:	b990      	cbnz	r0, 8019f42 <sqrt+0x4a>
 8019f1c:	2200      	movs	r2, #0
 8019f1e:	2300      	movs	r3, #0
 8019f20:	4620      	mov	r0, r4
 8019f22:	4629      	mov	r1, r5
 8019f24:	f7e6 fdea 	bl	8000afc <__aeabi_dcmplt>
 8019f28:	b158      	cbz	r0, 8019f42 <sqrt+0x4a>
 8019f2a:	f7fd fbb7 	bl	801769c <__errno>
 8019f2e:	2321      	movs	r3, #33	@ 0x21
 8019f30:	6003      	str	r3, [r0, #0]
 8019f32:	2200      	movs	r2, #0
 8019f34:	2300      	movs	r3, #0
 8019f36:	4610      	mov	r0, r2
 8019f38:	4619      	mov	r1, r3
 8019f3a:	f7e6 fc97 	bl	800086c <__aeabi_ddiv>
 8019f3e:	ec41 0b18 	vmov	d8, r0, r1
 8019f42:	eeb0 0a48 	vmov.f32	s0, s16
 8019f46:	eef0 0a68 	vmov.f32	s1, s17
 8019f4a:	ecbd 8b02 	vpop	{d8}
 8019f4e:	bd38      	pop	{r3, r4, r5, pc}

08019f50 <asinf>:
 8019f50:	b508      	push	{r3, lr}
 8019f52:	ed2d 8b02 	vpush	{d8}
 8019f56:	eeb0 8a40 	vmov.f32	s16, s0
 8019f5a:	f000 f905 	bl	801a168 <__ieee754_asinf>
 8019f5e:	eeb4 8a48 	vcmp.f32	s16, s16
 8019f62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019f66:	eef0 8a40 	vmov.f32	s17, s0
 8019f6a:	d615      	bvs.n	8019f98 <asinf+0x48>
 8019f6c:	eeb0 0a48 	vmov.f32	s0, s16
 8019f70:	f000 f81c 	bl	8019fac <fabsf>
 8019f74:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8019f78:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8019f7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019f80:	dd0a      	ble.n	8019f98 <asinf+0x48>
 8019f82:	f7fd fb8b 	bl	801769c <__errno>
 8019f86:	ecbd 8b02 	vpop	{d8}
 8019f8a:	2321      	movs	r3, #33	@ 0x21
 8019f8c:	6003      	str	r3, [r0, #0]
 8019f8e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8019f92:	4804      	ldr	r0, [pc, #16]	@ (8019fa4 <asinf+0x54>)
 8019f94:	f7fd bbc8 	b.w	8017728 <nanf>
 8019f98:	eeb0 0a68 	vmov.f32	s0, s17
 8019f9c:	ecbd 8b02 	vpop	{d8}
 8019fa0:	bd08      	pop	{r3, pc}
 8019fa2:	bf00      	nop
 8019fa4:	0801ae54 	.word	0x0801ae54

08019fa8 <atan2f>:
 8019fa8:	f000 b9c2 	b.w	801a330 <__ieee754_atan2f>

08019fac <fabsf>:
 8019fac:	ee10 3a10 	vmov	r3, s0
 8019fb0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8019fb4:	ee00 3a10 	vmov	s0, r3
 8019fb8:	4770      	bx	lr
	...

08019fbc <__ieee754_sqrt>:
 8019fbc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019fc0:	4a66      	ldr	r2, [pc, #408]	@ (801a15c <__ieee754_sqrt+0x1a0>)
 8019fc2:	ec55 4b10 	vmov	r4, r5, d0
 8019fc6:	43aa      	bics	r2, r5
 8019fc8:	462b      	mov	r3, r5
 8019fca:	4621      	mov	r1, r4
 8019fcc:	d110      	bne.n	8019ff0 <__ieee754_sqrt+0x34>
 8019fce:	4622      	mov	r2, r4
 8019fd0:	4620      	mov	r0, r4
 8019fd2:	4629      	mov	r1, r5
 8019fd4:	f7e6 fb20 	bl	8000618 <__aeabi_dmul>
 8019fd8:	4602      	mov	r2, r0
 8019fda:	460b      	mov	r3, r1
 8019fdc:	4620      	mov	r0, r4
 8019fde:	4629      	mov	r1, r5
 8019fe0:	f7e6 f964 	bl	80002ac <__adddf3>
 8019fe4:	4604      	mov	r4, r0
 8019fe6:	460d      	mov	r5, r1
 8019fe8:	ec45 4b10 	vmov	d0, r4, r5
 8019fec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019ff0:	2d00      	cmp	r5, #0
 8019ff2:	dc0e      	bgt.n	801a012 <__ieee754_sqrt+0x56>
 8019ff4:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8019ff8:	4322      	orrs	r2, r4
 8019ffa:	d0f5      	beq.n	8019fe8 <__ieee754_sqrt+0x2c>
 8019ffc:	b19d      	cbz	r5, 801a026 <__ieee754_sqrt+0x6a>
 8019ffe:	4622      	mov	r2, r4
 801a000:	4620      	mov	r0, r4
 801a002:	4629      	mov	r1, r5
 801a004:	f7e6 f950 	bl	80002a8 <__aeabi_dsub>
 801a008:	4602      	mov	r2, r0
 801a00a:	460b      	mov	r3, r1
 801a00c:	f7e6 fc2e 	bl	800086c <__aeabi_ddiv>
 801a010:	e7e8      	b.n	8019fe4 <__ieee754_sqrt+0x28>
 801a012:	152a      	asrs	r2, r5, #20
 801a014:	d115      	bne.n	801a042 <__ieee754_sqrt+0x86>
 801a016:	2000      	movs	r0, #0
 801a018:	e009      	b.n	801a02e <__ieee754_sqrt+0x72>
 801a01a:	0acb      	lsrs	r3, r1, #11
 801a01c:	3a15      	subs	r2, #21
 801a01e:	0549      	lsls	r1, r1, #21
 801a020:	2b00      	cmp	r3, #0
 801a022:	d0fa      	beq.n	801a01a <__ieee754_sqrt+0x5e>
 801a024:	e7f7      	b.n	801a016 <__ieee754_sqrt+0x5a>
 801a026:	462a      	mov	r2, r5
 801a028:	e7fa      	b.n	801a020 <__ieee754_sqrt+0x64>
 801a02a:	005b      	lsls	r3, r3, #1
 801a02c:	3001      	adds	r0, #1
 801a02e:	02dc      	lsls	r4, r3, #11
 801a030:	d5fb      	bpl.n	801a02a <__ieee754_sqrt+0x6e>
 801a032:	1e44      	subs	r4, r0, #1
 801a034:	1b12      	subs	r2, r2, r4
 801a036:	f1c0 0420 	rsb	r4, r0, #32
 801a03a:	fa21 f404 	lsr.w	r4, r1, r4
 801a03e:	4323      	orrs	r3, r4
 801a040:	4081      	lsls	r1, r0
 801a042:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801a046:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 801a04a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801a04e:	07d2      	lsls	r2, r2, #31
 801a050:	bf5c      	itt	pl
 801a052:	005b      	lslpl	r3, r3, #1
 801a054:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801a058:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801a05c:	bf58      	it	pl
 801a05e:	0049      	lslpl	r1, r1, #1
 801a060:	2600      	movs	r6, #0
 801a062:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801a066:	107f      	asrs	r7, r7, #1
 801a068:	0049      	lsls	r1, r1, #1
 801a06a:	2016      	movs	r0, #22
 801a06c:	4632      	mov	r2, r6
 801a06e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801a072:	1915      	adds	r5, r2, r4
 801a074:	429d      	cmp	r5, r3
 801a076:	bfde      	ittt	le
 801a078:	192a      	addle	r2, r5, r4
 801a07a:	1b5b      	suble	r3, r3, r5
 801a07c:	1936      	addle	r6, r6, r4
 801a07e:	0fcd      	lsrs	r5, r1, #31
 801a080:	3801      	subs	r0, #1
 801a082:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801a086:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801a08a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801a08e:	d1f0      	bne.n	801a072 <__ieee754_sqrt+0xb6>
 801a090:	4605      	mov	r5, r0
 801a092:	2420      	movs	r4, #32
 801a094:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801a098:	4293      	cmp	r3, r2
 801a09a:	eb0c 0e00 	add.w	lr, ip, r0
 801a09e:	dc02      	bgt.n	801a0a6 <__ieee754_sqrt+0xea>
 801a0a0:	d113      	bne.n	801a0ca <__ieee754_sqrt+0x10e>
 801a0a2:	458e      	cmp	lr, r1
 801a0a4:	d811      	bhi.n	801a0ca <__ieee754_sqrt+0x10e>
 801a0a6:	f1be 0f00 	cmp.w	lr, #0
 801a0aa:	eb0e 000c 	add.w	r0, lr, ip
 801a0ae:	da3f      	bge.n	801a130 <__ieee754_sqrt+0x174>
 801a0b0:	2800      	cmp	r0, #0
 801a0b2:	db3d      	blt.n	801a130 <__ieee754_sqrt+0x174>
 801a0b4:	f102 0801 	add.w	r8, r2, #1
 801a0b8:	1a9b      	subs	r3, r3, r2
 801a0ba:	458e      	cmp	lr, r1
 801a0bc:	bf88      	it	hi
 801a0be:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801a0c2:	eba1 010e 	sub.w	r1, r1, lr
 801a0c6:	4465      	add	r5, ip
 801a0c8:	4642      	mov	r2, r8
 801a0ca:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801a0ce:	3c01      	subs	r4, #1
 801a0d0:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801a0d4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801a0d8:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801a0dc:	d1dc      	bne.n	801a098 <__ieee754_sqrt+0xdc>
 801a0de:	4319      	orrs	r1, r3
 801a0e0:	d01b      	beq.n	801a11a <__ieee754_sqrt+0x15e>
 801a0e2:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 801a160 <__ieee754_sqrt+0x1a4>
 801a0e6:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 801a164 <__ieee754_sqrt+0x1a8>
 801a0ea:	e9da 0100 	ldrd	r0, r1, [sl]
 801a0ee:	e9db 2300 	ldrd	r2, r3, [fp]
 801a0f2:	f7e6 f8d9 	bl	80002a8 <__aeabi_dsub>
 801a0f6:	e9da 8900 	ldrd	r8, r9, [sl]
 801a0fa:	4602      	mov	r2, r0
 801a0fc:	460b      	mov	r3, r1
 801a0fe:	4640      	mov	r0, r8
 801a100:	4649      	mov	r1, r9
 801a102:	f7e6 fd05 	bl	8000b10 <__aeabi_dcmple>
 801a106:	b140      	cbz	r0, 801a11a <__ieee754_sqrt+0x15e>
 801a108:	f1b5 3fff 	cmp.w	r5, #4294967295
 801a10c:	e9da 0100 	ldrd	r0, r1, [sl]
 801a110:	e9db 2300 	ldrd	r2, r3, [fp]
 801a114:	d10e      	bne.n	801a134 <__ieee754_sqrt+0x178>
 801a116:	3601      	adds	r6, #1
 801a118:	4625      	mov	r5, r4
 801a11a:	1073      	asrs	r3, r6, #1
 801a11c:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 801a120:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 801a124:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 801a128:	086b      	lsrs	r3, r5, #1
 801a12a:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801a12e:	e759      	b.n	8019fe4 <__ieee754_sqrt+0x28>
 801a130:	4690      	mov	r8, r2
 801a132:	e7c1      	b.n	801a0b8 <__ieee754_sqrt+0xfc>
 801a134:	f7e6 f8ba 	bl	80002ac <__adddf3>
 801a138:	e9da 8900 	ldrd	r8, r9, [sl]
 801a13c:	4602      	mov	r2, r0
 801a13e:	460b      	mov	r3, r1
 801a140:	4640      	mov	r0, r8
 801a142:	4649      	mov	r1, r9
 801a144:	f7e6 fcda 	bl	8000afc <__aeabi_dcmplt>
 801a148:	b120      	cbz	r0, 801a154 <__ieee754_sqrt+0x198>
 801a14a:	1cab      	adds	r3, r5, #2
 801a14c:	bf08      	it	eq
 801a14e:	3601      	addeq	r6, #1
 801a150:	3502      	adds	r5, #2
 801a152:	e7e2      	b.n	801a11a <__ieee754_sqrt+0x15e>
 801a154:	1c6b      	adds	r3, r5, #1
 801a156:	f023 0501 	bic.w	r5, r3, #1
 801a15a:	e7de      	b.n	801a11a <__ieee754_sqrt+0x15e>
 801a15c:	7ff00000 	.word	0x7ff00000
 801a160:	0801b0b0 	.word	0x0801b0b0
 801a164:	0801b0a8 	.word	0x0801b0a8

0801a168 <__ieee754_asinf>:
 801a168:	b538      	push	{r3, r4, r5, lr}
 801a16a:	ee10 5a10 	vmov	r5, s0
 801a16e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801a172:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 801a176:	ed2d 8b04 	vpush	{d8-d9}
 801a17a:	d10c      	bne.n	801a196 <__ieee754_asinf+0x2e>
 801a17c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 801a2f0 <__ieee754_asinf+0x188>
 801a180:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 801a2f4 <__ieee754_asinf+0x18c>
 801a184:	ee60 7a27 	vmul.f32	s15, s0, s15
 801a188:	eee0 7a07 	vfma.f32	s15, s0, s14
 801a18c:	eeb0 0a67 	vmov.f32	s0, s15
 801a190:	ecbd 8b04 	vpop	{d8-d9}
 801a194:	bd38      	pop	{r3, r4, r5, pc}
 801a196:	d904      	bls.n	801a1a2 <__ieee754_asinf+0x3a>
 801a198:	ee70 7a40 	vsub.f32	s15, s0, s0
 801a19c:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 801a1a0:	e7f6      	b.n	801a190 <__ieee754_asinf+0x28>
 801a1a2:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 801a1a6:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 801a1aa:	d20b      	bcs.n	801a1c4 <__ieee754_asinf+0x5c>
 801a1ac:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 801a1b0:	d252      	bcs.n	801a258 <__ieee754_asinf+0xf0>
 801a1b2:	eddf 7a51 	vldr	s15, [pc, #324]	@ 801a2f8 <__ieee754_asinf+0x190>
 801a1b6:	ee70 7a27 	vadd.f32	s15, s0, s15
 801a1ba:	eef4 7ae8 	vcmpe.f32	s15, s17
 801a1be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a1c2:	dce5      	bgt.n	801a190 <__ieee754_asinf+0x28>
 801a1c4:	f7ff fef2 	bl	8019fac <fabsf>
 801a1c8:	ee38 8ac0 	vsub.f32	s16, s17, s0
 801a1cc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801a1d0:	ee28 8a27 	vmul.f32	s16, s16, s15
 801a1d4:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 801a2fc <__ieee754_asinf+0x194>
 801a1d8:	eddf 7a49 	vldr	s15, [pc, #292]	@ 801a300 <__ieee754_asinf+0x198>
 801a1dc:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 801a304 <__ieee754_asinf+0x19c>
 801a1e0:	eea8 7a27 	vfma.f32	s14, s16, s15
 801a1e4:	eddf 7a48 	vldr	s15, [pc, #288]	@ 801a308 <__ieee754_asinf+0x1a0>
 801a1e8:	eee7 7a08 	vfma.f32	s15, s14, s16
 801a1ec:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 801a30c <__ieee754_asinf+0x1a4>
 801a1f0:	eea7 7a88 	vfma.f32	s14, s15, s16
 801a1f4:	eddf 7a46 	vldr	s15, [pc, #280]	@ 801a310 <__ieee754_asinf+0x1a8>
 801a1f8:	eee7 7a08 	vfma.f32	s15, s14, s16
 801a1fc:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 801a314 <__ieee754_asinf+0x1ac>
 801a200:	eea7 9a88 	vfma.f32	s18, s15, s16
 801a204:	eddf 7a44 	vldr	s15, [pc, #272]	@ 801a318 <__ieee754_asinf+0x1b0>
 801a208:	eee8 7a07 	vfma.f32	s15, s16, s14
 801a20c:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 801a31c <__ieee754_asinf+0x1b4>
 801a210:	eea7 7a88 	vfma.f32	s14, s15, s16
 801a214:	eddf 7a42 	vldr	s15, [pc, #264]	@ 801a320 <__ieee754_asinf+0x1b8>
 801a218:	eee7 7a08 	vfma.f32	s15, s14, s16
 801a21c:	eeb0 0a48 	vmov.f32	s0, s16
 801a220:	eee7 8a88 	vfma.f32	s17, s15, s16
 801a224:	f000 f9f8 	bl	801a618 <__ieee754_sqrtf>
 801a228:	4b3e      	ldr	r3, [pc, #248]	@ (801a324 <__ieee754_asinf+0x1bc>)
 801a22a:	ee29 9a08 	vmul.f32	s18, s18, s16
 801a22e:	429c      	cmp	r4, r3
 801a230:	ee89 6a28 	vdiv.f32	s12, s18, s17
 801a234:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 801a238:	d93d      	bls.n	801a2b6 <__ieee754_asinf+0x14e>
 801a23a:	eea0 0a06 	vfma.f32	s0, s0, s12
 801a23e:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 801a328 <__ieee754_asinf+0x1c0>
 801a242:	eee0 7a26 	vfma.f32	s15, s0, s13
 801a246:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 801a2f4 <__ieee754_asinf+0x18c>
 801a24a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801a24e:	2d00      	cmp	r5, #0
 801a250:	bfd8      	it	le
 801a252:	eeb1 0a40 	vnegle.f32	s0, s0
 801a256:	e79b      	b.n	801a190 <__ieee754_asinf+0x28>
 801a258:	ee60 7a00 	vmul.f32	s15, s0, s0
 801a25c:	eddf 6a28 	vldr	s13, [pc, #160]	@ 801a300 <__ieee754_asinf+0x198>
 801a260:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 801a2fc <__ieee754_asinf+0x194>
 801a264:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 801a314 <__ieee754_asinf+0x1ac>
 801a268:	eea7 7aa6 	vfma.f32	s14, s15, s13
 801a26c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 801a308 <__ieee754_asinf+0x1a0>
 801a270:	eee7 6a27 	vfma.f32	s13, s14, s15
 801a274:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 801a30c <__ieee754_asinf+0x1a4>
 801a278:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801a27c:	eddf 6a24 	vldr	s13, [pc, #144]	@ 801a310 <__ieee754_asinf+0x1a8>
 801a280:	eee7 6a27 	vfma.f32	s13, s14, s15
 801a284:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 801a304 <__ieee754_asinf+0x19c>
 801a288:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801a28c:	eddf 6a22 	vldr	s13, [pc, #136]	@ 801a318 <__ieee754_asinf+0x1b0>
 801a290:	eee7 6a86 	vfma.f32	s13, s15, s12
 801a294:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 801a31c <__ieee754_asinf+0x1b4>
 801a298:	eea6 6aa7 	vfma.f32	s12, s13, s15
 801a29c:	eddf 6a20 	vldr	s13, [pc, #128]	@ 801a320 <__ieee754_asinf+0x1b8>
 801a2a0:	eee6 6a27 	vfma.f32	s13, s12, s15
 801a2a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 801a2a8:	eee6 8aa7 	vfma.f32	s17, s13, s15
 801a2ac:	eec7 7a28 	vdiv.f32	s15, s14, s17
 801a2b0:	eea0 0a27 	vfma.f32	s0, s0, s15
 801a2b4:	e76c      	b.n	801a190 <__ieee754_asinf+0x28>
 801a2b6:	ee10 3a10 	vmov	r3, s0
 801a2ba:	f36f 030b 	bfc	r3, #0, #12
 801a2be:	ee07 3a10 	vmov	s14, r3
 801a2c2:	eea7 8a47 	vfms.f32	s16, s14, s14
 801a2c6:	ee70 5a00 	vadd.f32	s11, s0, s0
 801a2ca:	ee30 0a07 	vadd.f32	s0, s0, s14
 801a2ce:	eddf 7a08 	vldr	s15, [pc, #32]	@ 801a2f0 <__ieee754_asinf+0x188>
 801a2d2:	ee88 5a00 	vdiv.f32	s10, s16, s0
 801a2d6:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 801a32c <__ieee754_asinf+0x1c4>
 801a2da:	eee5 7a66 	vfms.f32	s15, s10, s13
 801a2de:	eed5 7a86 	vfnms.f32	s15, s11, s12
 801a2e2:	eeb0 6a40 	vmov.f32	s12, s0
 801a2e6:	eea7 6a66 	vfms.f32	s12, s14, s13
 801a2ea:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801a2ee:	e7ac      	b.n	801a24a <__ieee754_asinf+0xe2>
 801a2f0:	b33bbd2e 	.word	0xb33bbd2e
 801a2f4:	3fc90fdb 	.word	0x3fc90fdb
 801a2f8:	7149f2ca 	.word	0x7149f2ca
 801a2fc:	3a4f7f04 	.word	0x3a4f7f04
 801a300:	3811ef08 	.word	0x3811ef08
 801a304:	3e2aaaab 	.word	0x3e2aaaab
 801a308:	bd241146 	.word	0xbd241146
 801a30c:	3e4e0aa8 	.word	0x3e4e0aa8
 801a310:	bea6b090 	.word	0xbea6b090
 801a314:	3d9dc62e 	.word	0x3d9dc62e
 801a318:	bf303361 	.word	0xbf303361
 801a31c:	4001572d 	.word	0x4001572d
 801a320:	c019d139 	.word	0xc019d139
 801a324:	3f799999 	.word	0x3f799999
 801a328:	333bbd2e 	.word	0x333bbd2e
 801a32c:	3f490fdb 	.word	0x3f490fdb

0801a330 <__ieee754_atan2f>:
 801a330:	ee10 2a90 	vmov	r2, s1
 801a334:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 801a338:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801a33c:	b510      	push	{r4, lr}
 801a33e:	eef0 7a40 	vmov.f32	s15, s0
 801a342:	d806      	bhi.n	801a352 <__ieee754_atan2f+0x22>
 801a344:	ee10 0a10 	vmov	r0, s0
 801a348:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 801a34c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801a350:	d904      	bls.n	801a35c <__ieee754_atan2f+0x2c>
 801a352:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801a356:	eeb0 0a67 	vmov.f32	s0, s15
 801a35a:	bd10      	pop	{r4, pc}
 801a35c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 801a360:	d103      	bne.n	801a36a <__ieee754_atan2f+0x3a>
 801a362:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a366:	f000 b883 	b.w	801a470 <atanf>
 801a36a:	1794      	asrs	r4, r2, #30
 801a36c:	f004 0402 	and.w	r4, r4, #2
 801a370:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 801a374:	b943      	cbnz	r3, 801a388 <__ieee754_atan2f+0x58>
 801a376:	2c02      	cmp	r4, #2
 801a378:	d05e      	beq.n	801a438 <__ieee754_atan2f+0x108>
 801a37a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 801a44c <__ieee754_atan2f+0x11c>
 801a37e:	2c03      	cmp	r4, #3
 801a380:	bf08      	it	eq
 801a382:	eef0 7a47 	vmoveq.f32	s15, s14
 801a386:	e7e6      	b.n	801a356 <__ieee754_atan2f+0x26>
 801a388:	b941      	cbnz	r1, 801a39c <__ieee754_atan2f+0x6c>
 801a38a:	eddf 7a31 	vldr	s15, [pc, #196]	@ 801a450 <__ieee754_atan2f+0x120>
 801a38e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801a454 <__ieee754_atan2f+0x124>
 801a392:	2800      	cmp	r0, #0
 801a394:	bfa8      	it	ge
 801a396:	eef0 7a47 	vmovge.f32	s15, s14
 801a39a:	e7dc      	b.n	801a356 <__ieee754_atan2f+0x26>
 801a39c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801a3a0:	d110      	bne.n	801a3c4 <__ieee754_atan2f+0x94>
 801a3a2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801a3a6:	f104 34ff 	add.w	r4, r4, #4294967295
 801a3aa:	d107      	bne.n	801a3bc <__ieee754_atan2f+0x8c>
 801a3ac:	2c02      	cmp	r4, #2
 801a3ae:	d846      	bhi.n	801a43e <__ieee754_atan2f+0x10e>
 801a3b0:	4b29      	ldr	r3, [pc, #164]	@ (801a458 <__ieee754_atan2f+0x128>)
 801a3b2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801a3b6:	edd3 7a00 	vldr	s15, [r3]
 801a3ba:	e7cc      	b.n	801a356 <__ieee754_atan2f+0x26>
 801a3bc:	2c02      	cmp	r4, #2
 801a3be:	d841      	bhi.n	801a444 <__ieee754_atan2f+0x114>
 801a3c0:	4b26      	ldr	r3, [pc, #152]	@ (801a45c <__ieee754_atan2f+0x12c>)
 801a3c2:	e7f6      	b.n	801a3b2 <__ieee754_atan2f+0x82>
 801a3c4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801a3c8:	d0df      	beq.n	801a38a <__ieee754_atan2f+0x5a>
 801a3ca:	1a5b      	subs	r3, r3, r1
 801a3cc:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 801a3d0:	ea4f 51e3 	mov.w	r1, r3, asr #23
 801a3d4:	da1a      	bge.n	801a40c <__ieee754_atan2f+0xdc>
 801a3d6:	2a00      	cmp	r2, #0
 801a3d8:	da01      	bge.n	801a3de <__ieee754_atan2f+0xae>
 801a3da:	313c      	adds	r1, #60	@ 0x3c
 801a3dc:	db19      	blt.n	801a412 <__ieee754_atan2f+0xe2>
 801a3de:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 801a3e2:	f7ff fde3 	bl	8019fac <fabsf>
 801a3e6:	f000 f843 	bl	801a470 <atanf>
 801a3ea:	eef0 7a40 	vmov.f32	s15, s0
 801a3ee:	2c01      	cmp	r4, #1
 801a3f0:	d012      	beq.n	801a418 <__ieee754_atan2f+0xe8>
 801a3f2:	2c02      	cmp	r4, #2
 801a3f4:	d017      	beq.n	801a426 <__ieee754_atan2f+0xf6>
 801a3f6:	2c00      	cmp	r4, #0
 801a3f8:	d0ad      	beq.n	801a356 <__ieee754_atan2f+0x26>
 801a3fa:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 801a460 <__ieee754_atan2f+0x130>
 801a3fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 801a402:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 801a464 <__ieee754_atan2f+0x134>
 801a406:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801a40a:	e7a4      	b.n	801a356 <__ieee754_atan2f+0x26>
 801a40c:	eddf 7a11 	vldr	s15, [pc, #68]	@ 801a454 <__ieee754_atan2f+0x124>
 801a410:	e7ed      	b.n	801a3ee <__ieee754_atan2f+0xbe>
 801a412:	eddf 7a15 	vldr	s15, [pc, #84]	@ 801a468 <__ieee754_atan2f+0x138>
 801a416:	e7ea      	b.n	801a3ee <__ieee754_atan2f+0xbe>
 801a418:	ee17 3a90 	vmov	r3, s15
 801a41c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 801a420:	ee07 3a90 	vmov	s15, r3
 801a424:	e797      	b.n	801a356 <__ieee754_atan2f+0x26>
 801a426:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 801a460 <__ieee754_atan2f+0x130>
 801a42a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801a42e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 801a464 <__ieee754_atan2f+0x134>
 801a432:	ee77 7a67 	vsub.f32	s15, s14, s15
 801a436:	e78e      	b.n	801a356 <__ieee754_atan2f+0x26>
 801a438:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 801a464 <__ieee754_atan2f+0x134>
 801a43c:	e78b      	b.n	801a356 <__ieee754_atan2f+0x26>
 801a43e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 801a46c <__ieee754_atan2f+0x13c>
 801a442:	e788      	b.n	801a356 <__ieee754_atan2f+0x26>
 801a444:	eddf 7a08 	vldr	s15, [pc, #32]	@ 801a468 <__ieee754_atan2f+0x138>
 801a448:	e785      	b.n	801a356 <__ieee754_atan2f+0x26>
 801a44a:	bf00      	nop
 801a44c:	c0490fdb 	.word	0xc0490fdb
 801a450:	bfc90fdb 	.word	0xbfc90fdb
 801a454:	3fc90fdb 	.word	0x3fc90fdb
 801a458:	0801b0c4 	.word	0x0801b0c4
 801a45c:	0801b0b8 	.word	0x0801b0b8
 801a460:	33bbbd2e 	.word	0x33bbbd2e
 801a464:	40490fdb 	.word	0x40490fdb
 801a468:	00000000 	.word	0x00000000
 801a46c:	3f490fdb 	.word	0x3f490fdb

0801a470 <atanf>:
 801a470:	b538      	push	{r3, r4, r5, lr}
 801a472:	ee10 5a10 	vmov	r5, s0
 801a476:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801a47a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 801a47e:	eef0 7a40 	vmov.f32	s15, s0
 801a482:	d310      	bcc.n	801a4a6 <atanf+0x36>
 801a484:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 801a488:	d904      	bls.n	801a494 <atanf+0x24>
 801a48a:	ee70 7a00 	vadd.f32	s15, s0, s0
 801a48e:	eeb0 0a67 	vmov.f32	s0, s15
 801a492:	bd38      	pop	{r3, r4, r5, pc}
 801a494:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 801a5cc <atanf+0x15c>
 801a498:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 801a5d0 <atanf+0x160>
 801a49c:	2d00      	cmp	r5, #0
 801a49e:	bfc8      	it	gt
 801a4a0:	eef0 7a47 	vmovgt.f32	s15, s14
 801a4a4:	e7f3      	b.n	801a48e <atanf+0x1e>
 801a4a6:	4b4b      	ldr	r3, [pc, #300]	@ (801a5d4 <atanf+0x164>)
 801a4a8:	429c      	cmp	r4, r3
 801a4aa:	d810      	bhi.n	801a4ce <atanf+0x5e>
 801a4ac:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 801a4b0:	d20a      	bcs.n	801a4c8 <atanf+0x58>
 801a4b2:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 801a5d8 <atanf+0x168>
 801a4b6:	ee30 7a07 	vadd.f32	s14, s0, s14
 801a4ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801a4be:	eeb4 7ae6 	vcmpe.f32	s14, s13
 801a4c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a4c6:	dce2      	bgt.n	801a48e <atanf+0x1e>
 801a4c8:	f04f 33ff 	mov.w	r3, #4294967295
 801a4cc:	e013      	b.n	801a4f6 <atanf+0x86>
 801a4ce:	f7ff fd6d 	bl	8019fac <fabsf>
 801a4d2:	4b42      	ldr	r3, [pc, #264]	@ (801a5dc <atanf+0x16c>)
 801a4d4:	429c      	cmp	r4, r3
 801a4d6:	d84f      	bhi.n	801a578 <atanf+0x108>
 801a4d8:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 801a4dc:	429c      	cmp	r4, r3
 801a4de:	d841      	bhi.n	801a564 <atanf+0xf4>
 801a4e0:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 801a4e4:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 801a4e8:	eea0 7a27 	vfma.f32	s14, s0, s15
 801a4ec:	2300      	movs	r3, #0
 801a4ee:	ee30 0a27 	vadd.f32	s0, s0, s15
 801a4f2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801a4f6:	1c5a      	adds	r2, r3, #1
 801a4f8:	ee27 6aa7 	vmul.f32	s12, s15, s15
 801a4fc:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 801a5e0 <atanf+0x170>
 801a500:	eddf 5a38 	vldr	s11, [pc, #224]	@ 801a5e4 <atanf+0x174>
 801a504:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 801a5e8 <atanf+0x178>
 801a508:	ee66 6a06 	vmul.f32	s13, s12, s12
 801a50c:	eee6 5a87 	vfma.f32	s11, s13, s14
 801a510:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 801a5ec <atanf+0x17c>
 801a514:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801a518:	eddf 5a35 	vldr	s11, [pc, #212]	@ 801a5f0 <atanf+0x180>
 801a51c:	eee7 5a26 	vfma.f32	s11, s14, s13
 801a520:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 801a5f4 <atanf+0x184>
 801a524:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801a528:	eddf 5a33 	vldr	s11, [pc, #204]	@ 801a5f8 <atanf+0x188>
 801a52c:	eee7 5a26 	vfma.f32	s11, s14, s13
 801a530:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 801a5fc <atanf+0x18c>
 801a534:	eea6 5a87 	vfma.f32	s10, s13, s14
 801a538:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801a600 <atanf+0x190>
 801a53c:	eea5 7a26 	vfma.f32	s14, s10, s13
 801a540:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 801a604 <atanf+0x194>
 801a544:	eea7 5a26 	vfma.f32	s10, s14, s13
 801a548:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 801a608 <atanf+0x198>
 801a54c:	eea5 7a26 	vfma.f32	s14, s10, s13
 801a550:	ee27 7a26 	vmul.f32	s14, s14, s13
 801a554:	eea5 7a86 	vfma.f32	s14, s11, s12
 801a558:	ee27 7a87 	vmul.f32	s14, s15, s14
 801a55c:	d121      	bne.n	801a5a2 <atanf+0x132>
 801a55e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801a562:	e794      	b.n	801a48e <atanf+0x1e>
 801a564:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801a568:	ee30 7a67 	vsub.f32	s14, s0, s15
 801a56c:	ee30 0a27 	vadd.f32	s0, s0, s15
 801a570:	2301      	movs	r3, #1
 801a572:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801a576:	e7be      	b.n	801a4f6 <atanf+0x86>
 801a578:	4b24      	ldr	r3, [pc, #144]	@ (801a60c <atanf+0x19c>)
 801a57a:	429c      	cmp	r4, r3
 801a57c:	d80b      	bhi.n	801a596 <atanf+0x126>
 801a57e:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 801a582:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801a586:	eea0 7a27 	vfma.f32	s14, s0, s15
 801a58a:	2302      	movs	r3, #2
 801a58c:	ee70 6a67 	vsub.f32	s13, s0, s15
 801a590:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801a594:	e7af      	b.n	801a4f6 <atanf+0x86>
 801a596:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 801a59a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801a59e:	2303      	movs	r3, #3
 801a5a0:	e7a9      	b.n	801a4f6 <atanf+0x86>
 801a5a2:	4a1b      	ldr	r2, [pc, #108]	@ (801a610 <atanf+0x1a0>)
 801a5a4:	491b      	ldr	r1, [pc, #108]	@ (801a614 <atanf+0x1a4>)
 801a5a6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801a5aa:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 801a5ae:	edd3 6a00 	vldr	s13, [r3]
 801a5b2:	ee37 7a66 	vsub.f32	s14, s14, s13
 801a5b6:	2d00      	cmp	r5, #0
 801a5b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 801a5bc:	edd2 7a00 	vldr	s15, [r2]
 801a5c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801a5c4:	bfb8      	it	lt
 801a5c6:	eef1 7a67 	vneglt.f32	s15, s15
 801a5ca:	e760      	b.n	801a48e <atanf+0x1e>
 801a5cc:	bfc90fdb 	.word	0xbfc90fdb
 801a5d0:	3fc90fdb 	.word	0x3fc90fdb
 801a5d4:	3edfffff 	.word	0x3edfffff
 801a5d8:	7149f2ca 	.word	0x7149f2ca
 801a5dc:	3f97ffff 	.word	0x3f97ffff
 801a5e0:	3c8569d7 	.word	0x3c8569d7
 801a5e4:	3d4bda59 	.word	0x3d4bda59
 801a5e8:	bd6ef16b 	.word	0xbd6ef16b
 801a5ec:	3d886b35 	.word	0x3d886b35
 801a5f0:	3dba2e6e 	.word	0x3dba2e6e
 801a5f4:	3e124925 	.word	0x3e124925
 801a5f8:	3eaaaaab 	.word	0x3eaaaaab
 801a5fc:	bd15a221 	.word	0xbd15a221
 801a600:	bd9d8795 	.word	0xbd9d8795
 801a604:	bde38e38 	.word	0xbde38e38
 801a608:	be4ccccd 	.word	0xbe4ccccd
 801a60c:	401bffff 	.word	0x401bffff
 801a610:	0801b0e0 	.word	0x0801b0e0
 801a614:	0801b0d0 	.word	0x0801b0d0

0801a618 <__ieee754_sqrtf>:
 801a618:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801a61c:	4770      	bx	lr
	...

0801a620 <_init>:
 801a620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a622:	bf00      	nop
 801a624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a626:	bc08      	pop	{r3}
 801a628:	469e      	mov	lr, r3
 801a62a:	4770      	bx	lr

0801a62c <_fini>:
 801a62c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a62e:	bf00      	nop
 801a630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a632:	bc08      	pop	{r3}
 801a634:	469e      	mov	lr, r3
 801a636:	4770      	bx	lr
