ARM GAS  /tmp/ccUlURmd.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.cpp"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text._ZL12MX_GPIO_Initv,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	_ZL12MX_GPIO_Initv:
  26              		.fnstart
  27              	.LFB156:
  28              		.file 1 "Core/Src/main.cpp"
   1:Core/Src/main.cpp **** /* USER CODE BEGIN Header */
   2:Core/Src/main.cpp **** /**
   3:Core/Src/main.cpp ****   ******************************************************************************
   4:Core/Src/main.cpp ****   * @file           : main.c
   5:Core/Src/main.cpp ****   * @brief          : Main program body
   6:Core/Src/main.cpp ****   ******************************************************************************
   7:Core/Src/main.cpp ****   * @attention
   8:Core/Src/main.cpp ****   *
   9:Core/Src/main.cpp ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.cpp ****   * All rights reserved.</center></h2>
  11:Core/Src/main.cpp ****   *
  12:Core/Src/main.cpp ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.cpp ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.cpp ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.cpp ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.cpp ****   *
  17:Core/Src/main.cpp ****   ******************************************************************************
  18:Core/Src/main.cpp ****   */
  19:Core/Src/main.cpp **** /* USER CODE END Header */
  20:Core/Src/main.cpp **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.cpp **** #include "main.h"
  22:Core/Src/main.cpp **** 
  23:Core/Src/main.cpp **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.cpp **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.cpp **** #include "oled.h"
  26:Core/Src/main.cpp **** #include "menu.hpp"
  27:Core/Src/main.cpp **** #include "adc.hpp"
  28:Core/Src/main.cpp **** /* USER CODE END Includes */
  29:Core/Src/main.cpp **** 
  30:Core/Src/main.cpp **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /tmp/ccUlURmd.s 			page 2


  31:Core/Src/main.cpp **** /* USER CODE BEGIN PTD */
  32:Core/Src/main.cpp **** 
  33:Core/Src/main.cpp **** /* USER CODE END PTD */
  34:Core/Src/main.cpp **** 
  35:Core/Src/main.cpp **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.cpp **** /* USER CODE BEGIN PD */
  37:Core/Src/main.cpp **** /* USER CODE END PD */
  38:Core/Src/main.cpp **** 
  39:Core/Src/main.cpp **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.cpp **** /* USER CODE BEGIN PM */
  41:Core/Src/main.cpp **** 
  42:Core/Src/main.cpp **** /* USER CODE END PM */
  43:Core/Src/main.cpp **** 
  44:Core/Src/main.cpp **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.cpp **** ADC_HandleTypeDef hadc1;
  46:Core/Src/main.cpp **** 
  47:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c1;
  48:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c3;
  49:Core/Src/main.cpp **** 
  50:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s2;
  51:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s3;
  52:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s4;
  53:Core/Src/main.cpp **** 
  54:Core/Src/main.cpp **** SD_HandleTypeDef hsd;
  55:Core/Src/main.cpp **** 
  56:Core/Src/main.cpp **** SPI_HandleTypeDef hspi1;
  57:Core/Src/main.cpp **** SPI_HandleTypeDef hspi5;
  58:Core/Src/main.cpp **** 
  59:Core/Src/main.cpp **** TIM_HandleTypeDef htim5;
  60:Core/Src/main.cpp **** TIM_HandleTypeDef htim9;
  61:Core/Src/main.cpp **** TIM_HandleTypeDef htim10;
  62:Core/Src/main.cpp **** 
  63:Core/Src/main.cpp **** UART_HandleTypeDef huart1;
  64:Core/Src/main.cpp **** UART_HandleTypeDef huart2;
  65:Core/Src/main.cpp **** UART_HandleTypeDef huart6;
  66:Core/Src/main.cpp **** 
  67:Core/Src/main.cpp **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  68:Core/Src/main.cpp **** 
  69:Core/Src/main.cpp **** /* USER CODE BEGIN PV */
  70:Core/Src/main.cpp **** 
  71:Core/Src/main.cpp **** /* USER CODE END PV */
  72:Core/Src/main.cpp **** 
  73:Core/Src/main.cpp **** /* Private function prototypes -----------------------------------------------*/
  74:Core/Src/main.cpp **** void SystemClock_Config(void);
  75:Core/Src/main.cpp **** static void MX_GPIO_Init(void);
  76:Core/Src/main.cpp **** static void MX_I2C1_Init(void);
  77:Core/Src/main.cpp **** static void MX_I2C3_Init(void);
  78:Core/Src/main.cpp **** static void MX_I2S2_Init(void);
  79:Core/Src/main.cpp **** static void MX_I2S3_Init(void);
  80:Core/Src/main.cpp **** static void MX_I2S4_Init(void);
  81:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void);
  82:Core/Src/main.cpp **** static void MX_SPI1_Init(void);
  83:Core/Src/main.cpp **** static void MX_SPI5_Init(void);
  84:Core/Src/main.cpp **** static void MX_USART1_UART_Init(void);
  85:Core/Src/main.cpp **** static void MX_USART2_UART_Init(void);
  86:Core/Src/main.cpp **** static void MX_USART6_UART_Init(void);
  87:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void);
ARM GAS  /tmp/ccUlURmd.s 			page 3


  88:Core/Src/main.cpp **** static void MX_ADC1_Init(void);
  89:Core/Src/main.cpp **** static void MX_TIM10_Init(void);
  90:Core/Src/main.cpp **** static void MX_TIM5_Init(void);
  91:Core/Src/main.cpp **** static void MX_TIM9_Init(void);
  92:Core/Src/main.cpp **** /* USER CODE BEGIN PFP */
  93:Core/Src/main.cpp **** 
  94:Core/Src/main.cpp **** /* USER CODE END PFP */
  95:Core/Src/main.cpp **** 
  96:Core/Src/main.cpp **** /* Private user code ---------------------------------------------------------*/
  97:Core/Src/main.cpp **** /* USER CODE BEGIN 0 */
  98:Core/Src/main.cpp **** oled oled1(&hi2c3,0x78,&htim10);
  99:Core/Src/main.cpp **** menu menu1(&oled1);
 100:Core/Src/main.cpp **** adc adc_bat(&hadc1);
 101:Core/Src/main.cpp **** /* USER CODE END 0 */
 102:Core/Src/main.cpp **** 
 103:Core/Src/main.cpp **** /**
 104:Core/Src/main.cpp ****   * @brief  The application entry point.
 105:Core/Src/main.cpp ****   * @retval int
 106:Core/Src/main.cpp ****   */
 107:Core/Src/main.cpp **** int main(void)
 108:Core/Src/main.cpp **** {
 109:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 110:Core/Src/main.cpp **** 
 111:Core/Src/main.cpp ****   /* USER CODE END 1 */
 112:Core/Src/main.cpp **** 
 113:Core/Src/main.cpp ****   /* MCU Configuration--------------------------------------------------------*/
 114:Core/Src/main.cpp **** 
 115:Core/Src/main.cpp ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 116:Core/Src/main.cpp ****   HAL_Init();
 117:Core/Src/main.cpp **** 
 118:Core/Src/main.cpp ****   /* USER CODE BEGIN Init */
 119:Core/Src/main.cpp **** 
 120:Core/Src/main.cpp ****   /* USER CODE END Init */
 121:Core/Src/main.cpp **** 
 122:Core/Src/main.cpp ****   /* Configure the system clock */
 123:Core/Src/main.cpp ****   SystemClock_Config();
 124:Core/Src/main.cpp **** 
 125:Core/Src/main.cpp ****   /* USER CODE BEGIN SysInit */
 126:Core/Src/main.cpp **** 
 127:Core/Src/main.cpp ****   /* USER CODE END SysInit */
 128:Core/Src/main.cpp **** 
 129:Core/Src/main.cpp ****   /* Initialize all configured peripherals */
 130:Core/Src/main.cpp ****   MX_GPIO_Init();
 131:Core/Src/main.cpp ****   MX_I2C1_Init();
 132:Core/Src/main.cpp ****   MX_I2C3_Init();
 133:Core/Src/main.cpp ****   MX_I2S2_Init();
 134:Core/Src/main.cpp ****   MX_I2S3_Init();
 135:Core/Src/main.cpp ****   MX_I2S4_Init();
 136:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 137:Core/Src/main.cpp ****   MX_SPI1_Init();
 138:Core/Src/main.cpp ****   MX_SPI5_Init();
 139:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 140:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 141:Core/Src/main.cpp ****   MX_USART6_UART_Init();
 142:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 143:Core/Src/main.cpp ****   MX_ADC1_Init();
 144:Core/Src/main.cpp ****   MX_TIM10_Init();
ARM GAS  /tmp/ccUlURmd.s 			page 4


 145:Core/Src/main.cpp ****   MX_TIM5_Init();
 146:Core/Src/main.cpp ****   MX_TIM9_Init();
 147:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 148:Core/Src/main.cpp ****   adc_bat.adc_setEquation(3.3*2/4096,0);
 149:Core/Src/main.cpp **** 
 150:Core/Src/main.cpp **** 
 151:Core/Src/main.cpp ****   /* USER CODE END 2 */
 152:Core/Src/main.cpp **** 
 153:Core/Src/main.cpp ****   /* Infinite loop */
 154:Core/Src/main.cpp ****   /* USER CODE BEGIN WHILE */
 155:Core/Src/main.cpp ****   while (1)
 156:Core/Src/main.cpp ****   {
 157:Core/Src/main.cpp ****     /* USER CODE END WHILE */
 158:Core/Src/main.cpp **** 
 159:Core/Src/main.cpp ****     
 160:Core/Src/main.cpp ****     oled1.oled_update_battery(adc_bat.adc_getValue());
 161:Core/Src/main.cpp **** 
 162:Core/Src/main.cpp ****     /* USER CODE BEGIN 3 */
 163:Core/Src/main.cpp ****   }
 164:Core/Src/main.cpp ****   /* USER CODE END 3 */
 165:Core/Src/main.cpp **** }
 166:Core/Src/main.cpp **** 
 167:Core/Src/main.cpp **** /**
 168:Core/Src/main.cpp ****   * @brief System Clock Configuration
 169:Core/Src/main.cpp ****   * @retval None
 170:Core/Src/main.cpp ****   */
 171:Core/Src/main.cpp **** void SystemClock_Config(void)
 172:Core/Src/main.cpp **** {
 173:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 174:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 175:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 176:Core/Src/main.cpp **** 
 177:Core/Src/main.cpp ****   /** Configure the main internal regulator output voltage
 178:Core/Src/main.cpp ****   */
 179:Core/Src/main.cpp ****   __HAL_RCC_PWR_CLK_ENABLE();
 180:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 181:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 182:Core/Src/main.cpp ****   * in the RCC_OscInitTypeDef structure.
 183:Core/Src/main.cpp ****   */
 184:Core/Src/main.cpp ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 185:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 186:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 187:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 188:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 190:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 194:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 195:Core/Src/main.cpp ****   {
 196:Core/Src/main.cpp ****     Error_Handler();
 197:Core/Src/main.cpp ****   }
 198:Core/Src/main.cpp ****   /** Initializes the CPU, AHB and APB buses clocks
 199:Core/Src/main.cpp ****   */
 200:Core/Src/main.cpp ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 201:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
ARM GAS  /tmp/ccUlURmd.s 			page 5


 202:Core/Src/main.cpp ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 203:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 204:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 205:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 206:Core/Src/main.cpp **** 
 207:Core/Src/main.cpp ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 208:Core/Src/main.cpp ****   {
 209:Core/Src/main.cpp ****     Error_Handler();
 210:Core/Src/main.cpp ****   }
 211:Core/Src/main.cpp ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 212:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 213:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 214:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 215:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 216:Core/Src/main.cpp ****   {
 217:Core/Src/main.cpp ****     Error_Handler();
 218:Core/Src/main.cpp ****   }
 219:Core/Src/main.cpp **** }
 220:Core/Src/main.cpp **** 
 221:Core/Src/main.cpp **** /**
 222:Core/Src/main.cpp ****   * @brief ADC1 Initialization Function
 223:Core/Src/main.cpp ****   * @param None
 224:Core/Src/main.cpp ****   * @retval None
 225:Core/Src/main.cpp ****   */
 226:Core/Src/main.cpp **** static void MX_ADC1_Init(void)
 227:Core/Src/main.cpp **** {
 228:Core/Src/main.cpp **** 
 229:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 0 */
 230:Core/Src/main.cpp **** 
 231:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 0 */
 232:Core/Src/main.cpp **** 
 233:Core/Src/main.cpp ****   ADC_ChannelConfTypeDef sConfig = {0};
 234:Core/Src/main.cpp **** 
 235:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 1 */
 236:Core/Src/main.cpp **** 
 237:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 1 */
 238:Core/Src/main.cpp ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 239:Core/Src/main.cpp ****   */
 240:Core/Src/main.cpp ****   hadc1.Instance = ADC1;
 241:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 242:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 243:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 244:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 245:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 246:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 247:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 248:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 249:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 250:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 251:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 252:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 253:Core/Src/main.cpp ****   {
 254:Core/Src/main.cpp ****     Error_Handler();
 255:Core/Src/main.cpp ****   }
 256:Core/Src/main.cpp ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 257:Core/Src/main.cpp ****   */
 258:Core/Src/main.cpp ****   sConfig.Channel = ADC_CHANNEL_10;
ARM GAS  /tmp/ccUlURmd.s 			page 6


 259:Core/Src/main.cpp ****   sConfig.Rank = 1;
 260:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 261:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 262:Core/Src/main.cpp ****   {
 263:Core/Src/main.cpp ****     Error_Handler();
 264:Core/Src/main.cpp ****   }
 265:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 2 */
 266:Core/Src/main.cpp **** 
 267:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 2 */
 268:Core/Src/main.cpp **** 
 269:Core/Src/main.cpp **** }
 270:Core/Src/main.cpp **** 
 271:Core/Src/main.cpp **** /**
 272:Core/Src/main.cpp ****   * @brief I2C1 Initialization Function
 273:Core/Src/main.cpp ****   * @param None
 274:Core/Src/main.cpp ****   * @retval None
 275:Core/Src/main.cpp ****   */
 276:Core/Src/main.cpp **** static void MX_I2C1_Init(void)
 277:Core/Src/main.cpp **** {
 278:Core/Src/main.cpp **** 
 279:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 0 */
 280:Core/Src/main.cpp **** 
 281:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 0 */
 282:Core/Src/main.cpp **** 
 283:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 1 */
 284:Core/Src/main.cpp **** 
 285:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 1 */
 286:Core/Src/main.cpp ****   hi2c1.Instance = I2C1;
 287:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 288:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 289:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 290:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 291:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 292:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 293:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 294:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 295:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 296:Core/Src/main.cpp ****   {
 297:Core/Src/main.cpp ****     Error_Handler();
 298:Core/Src/main.cpp ****   }
 299:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 2 */
 300:Core/Src/main.cpp **** 
 301:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 2 */
 302:Core/Src/main.cpp **** 
 303:Core/Src/main.cpp **** }
 304:Core/Src/main.cpp **** 
 305:Core/Src/main.cpp **** /**
 306:Core/Src/main.cpp ****   * @brief I2C3 Initialization Function
 307:Core/Src/main.cpp ****   * @param None
 308:Core/Src/main.cpp ****   * @retval None
 309:Core/Src/main.cpp ****   */
 310:Core/Src/main.cpp **** static void MX_I2C3_Init(void)
 311:Core/Src/main.cpp **** {
 312:Core/Src/main.cpp **** 
 313:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 0 */
 314:Core/Src/main.cpp **** 
 315:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 0 */
ARM GAS  /tmp/ccUlURmd.s 			page 7


 316:Core/Src/main.cpp **** 
 317:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 1 */
 318:Core/Src/main.cpp **** 
 319:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 1 */
 320:Core/Src/main.cpp ****   hi2c3.Instance = I2C3;
 321:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 322:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 323:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 324:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 325:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 326:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 327:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 328:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 329:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 330:Core/Src/main.cpp ****   {
 331:Core/Src/main.cpp ****     Error_Handler();
 332:Core/Src/main.cpp ****   }
 333:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 2 */
 334:Core/Src/main.cpp **** 
 335:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 2 */
 336:Core/Src/main.cpp **** 
 337:Core/Src/main.cpp **** }
 338:Core/Src/main.cpp **** 
 339:Core/Src/main.cpp **** /**
 340:Core/Src/main.cpp ****   * @brief I2S2 Initialization Function
 341:Core/Src/main.cpp ****   * @param None
 342:Core/Src/main.cpp ****   * @retval None
 343:Core/Src/main.cpp ****   */
 344:Core/Src/main.cpp **** static void MX_I2S2_Init(void)
 345:Core/Src/main.cpp **** {
 346:Core/Src/main.cpp **** 
 347:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 0 */
 348:Core/Src/main.cpp **** 
 349:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 0 */
 350:Core/Src/main.cpp **** 
 351:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 1 */
 352:Core/Src/main.cpp **** 
 353:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 1 */
 354:Core/Src/main.cpp ****   hi2s2.Instance = SPI2;
 355:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 356:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 357:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 358:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 359:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 360:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 361:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 362:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 363:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 364:Core/Src/main.cpp ****   {
 365:Core/Src/main.cpp ****     Error_Handler();
 366:Core/Src/main.cpp ****   }
 367:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 2 */
 368:Core/Src/main.cpp **** 
 369:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 2 */
 370:Core/Src/main.cpp **** 
 371:Core/Src/main.cpp **** }
 372:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccUlURmd.s 			page 8


 373:Core/Src/main.cpp **** /**
 374:Core/Src/main.cpp ****   * @brief I2S3 Initialization Function
 375:Core/Src/main.cpp ****   * @param None
 376:Core/Src/main.cpp ****   * @retval None
 377:Core/Src/main.cpp ****   */
 378:Core/Src/main.cpp **** static void MX_I2S3_Init(void)
 379:Core/Src/main.cpp **** {
 380:Core/Src/main.cpp **** 
 381:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 0 */
 382:Core/Src/main.cpp **** 
 383:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 0 */
 384:Core/Src/main.cpp **** 
 385:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 1 */
 386:Core/Src/main.cpp **** 
 387:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 1 */
 388:Core/Src/main.cpp ****   hi2s3.Instance = SPI3;
 389:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 390:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 391:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 392:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 393:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 394:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 395:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 396:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 397:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 398:Core/Src/main.cpp ****   {
 399:Core/Src/main.cpp ****     Error_Handler();
 400:Core/Src/main.cpp ****   }
 401:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 2 */
 402:Core/Src/main.cpp **** 
 403:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 2 */
 404:Core/Src/main.cpp **** 
 405:Core/Src/main.cpp **** }
 406:Core/Src/main.cpp **** 
 407:Core/Src/main.cpp **** /**
 408:Core/Src/main.cpp ****   * @brief I2S4 Initialization Function
 409:Core/Src/main.cpp ****   * @param None
 410:Core/Src/main.cpp ****   * @retval None
 411:Core/Src/main.cpp ****   */
 412:Core/Src/main.cpp **** static void MX_I2S4_Init(void)
 413:Core/Src/main.cpp **** {
 414:Core/Src/main.cpp **** 
 415:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 0 */
 416:Core/Src/main.cpp **** 
 417:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 0 */
 418:Core/Src/main.cpp **** 
 419:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 1 */
 420:Core/Src/main.cpp **** 
 421:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 1 */
 422:Core/Src/main.cpp ****   hi2s4.Instance = SPI4;
 423:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 424:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 425:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 426:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 427:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 428:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 429:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
ARM GAS  /tmp/ccUlURmd.s 			page 9


 430:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 431:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 432:Core/Src/main.cpp ****   {
 433:Core/Src/main.cpp ****     Error_Handler();
 434:Core/Src/main.cpp ****   }
 435:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 2 */
 436:Core/Src/main.cpp **** 
 437:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 2 */
 438:Core/Src/main.cpp **** 
 439:Core/Src/main.cpp **** }
 440:Core/Src/main.cpp **** 
 441:Core/Src/main.cpp **** /**
 442:Core/Src/main.cpp ****   * @brief SDIO Initialization Function
 443:Core/Src/main.cpp ****   * @param None
 444:Core/Src/main.cpp ****   * @retval None
 445:Core/Src/main.cpp ****   */
 446:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void)
 447:Core/Src/main.cpp **** {
 448:Core/Src/main.cpp **** 
 449:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 0 */
 450:Core/Src/main.cpp **** 
 451:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 0 */
 452:Core/Src/main.cpp **** 
 453:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 1 */
 454:Core/Src/main.cpp **** 
 455:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 1 */
 456:Core/Src/main.cpp ****   hsd.Instance = SDIO;
 457:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 458:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 459:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 460:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 461:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 462:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 463:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 464:Core/Src/main.cpp ****   {
 465:Core/Src/main.cpp ****     Error_Handler();
 466:Core/Src/main.cpp ****   }
 467:Core/Src/main.cpp ****   if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 468:Core/Src/main.cpp ****   {
 469:Core/Src/main.cpp ****     Error_Handler();
 470:Core/Src/main.cpp ****   }
 471:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 2 */
 472:Core/Src/main.cpp **** 
 473:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 2 */
 474:Core/Src/main.cpp **** 
 475:Core/Src/main.cpp **** }
 476:Core/Src/main.cpp **** 
 477:Core/Src/main.cpp **** /**
 478:Core/Src/main.cpp ****   * @brief SPI1 Initialization Function
 479:Core/Src/main.cpp ****   * @param None
 480:Core/Src/main.cpp ****   * @retval None
 481:Core/Src/main.cpp ****   */
 482:Core/Src/main.cpp **** static void MX_SPI1_Init(void)
 483:Core/Src/main.cpp **** {
 484:Core/Src/main.cpp **** 
 485:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 0 */
 486:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccUlURmd.s 			page 10


 487:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 0 */
 488:Core/Src/main.cpp **** 
 489:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 1 */
 490:Core/Src/main.cpp **** 
 491:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 1 */
 492:Core/Src/main.cpp ****   /* SPI1 parameter configuration*/
 493:Core/Src/main.cpp ****   hspi1.Instance = SPI1;
 494:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 495:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 496:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 497:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 498:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 499:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 500:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 501:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 502:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 503:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 504:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 505:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 506:Core/Src/main.cpp ****   {
 507:Core/Src/main.cpp ****     Error_Handler();
 508:Core/Src/main.cpp ****   }
 509:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 2 */
 510:Core/Src/main.cpp **** 
 511:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 2 */
 512:Core/Src/main.cpp **** 
 513:Core/Src/main.cpp **** }
 514:Core/Src/main.cpp **** 
 515:Core/Src/main.cpp **** /**
 516:Core/Src/main.cpp ****   * @brief SPI5 Initialization Function
 517:Core/Src/main.cpp ****   * @param None
 518:Core/Src/main.cpp ****   * @retval None
 519:Core/Src/main.cpp ****   */
 520:Core/Src/main.cpp **** static void MX_SPI5_Init(void)
 521:Core/Src/main.cpp **** {
 522:Core/Src/main.cpp **** 
 523:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 0 */
 524:Core/Src/main.cpp **** 
 525:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 0 */
 526:Core/Src/main.cpp **** 
 527:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 1 */
 528:Core/Src/main.cpp **** 
 529:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 1 */
 530:Core/Src/main.cpp ****   /* SPI5 parameter configuration*/
 531:Core/Src/main.cpp ****   hspi5.Instance = SPI5;
 532:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 533:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 534:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 535:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 536:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 537:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 538:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 539:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 540:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 541:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 542:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 543:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
ARM GAS  /tmp/ccUlURmd.s 			page 11


 544:Core/Src/main.cpp ****   {
 545:Core/Src/main.cpp ****     Error_Handler();
 546:Core/Src/main.cpp ****   }
 547:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 2 */
 548:Core/Src/main.cpp **** 
 549:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 2 */
 550:Core/Src/main.cpp **** 
 551:Core/Src/main.cpp **** }
 552:Core/Src/main.cpp **** 
 553:Core/Src/main.cpp **** /**
 554:Core/Src/main.cpp ****   * @brief TIM5 Initialization Function
 555:Core/Src/main.cpp ****   * @param None
 556:Core/Src/main.cpp ****   * @retval None
 557:Core/Src/main.cpp ****   */
 558:Core/Src/main.cpp **** static void MX_TIM5_Init(void)
 559:Core/Src/main.cpp **** {
 560:Core/Src/main.cpp **** 
 561:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 0 */
 562:Core/Src/main.cpp **** 
 563:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 0 */
 564:Core/Src/main.cpp **** 
 565:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 566:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 567:Core/Src/main.cpp **** 
 568:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 1 */
 569:Core/Src/main.cpp **** 
 570:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 1 */
 571:Core/Src/main.cpp ****   htim5.Instance = TIM5;
 572:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 573:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 574:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 575:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 576:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 577:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 578:Core/Src/main.cpp ****   {
 579:Core/Src/main.cpp ****     Error_Handler();
 580:Core/Src/main.cpp ****   }
 581:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 582:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 583:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 584:Core/Src/main.cpp ****   {
 585:Core/Src/main.cpp ****     Error_Handler();
 586:Core/Src/main.cpp ****   }
 587:Core/Src/main.cpp ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 588:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 589:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 590:Core/Src/main.cpp ****   {
 591:Core/Src/main.cpp ****     Error_Handler();
 592:Core/Src/main.cpp ****   }
 593:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 2 */
 594:Core/Src/main.cpp **** 
 595:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 2 */
 596:Core/Src/main.cpp **** 
 597:Core/Src/main.cpp **** }
 598:Core/Src/main.cpp **** 
 599:Core/Src/main.cpp **** /**
 600:Core/Src/main.cpp ****   * @brief TIM9 Initialization Function
ARM GAS  /tmp/ccUlURmd.s 			page 12


 601:Core/Src/main.cpp ****   * @param None
 602:Core/Src/main.cpp ****   * @retval None
 603:Core/Src/main.cpp ****   */
 604:Core/Src/main.cpp **** static void MX_TIM9_Init(void)
 605:Core/Src/main.cpp **** {
 606:Core/Src/main.cpp **** 
 607:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 0 */
 608:Core/Src/main.cpp **** 
 609:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 0 */
 610:Core/Src/main.cpp **** 
 611:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 612:Core/Src/main.cpp **** 
 613:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 1 */
 614:Core/Src/main.cpp **** 
 615:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 1 */
 616:Core/Src/main.cpp ****   htim9.Instance = TIM9;
 617:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 618:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 619:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 620:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 621:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 622:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 623:Core/Src/main.cpp ****   {
 624:Core/Src/main.cpp ****     Error_Handler();
 625:Core/Src/main.cpp ****   }
 626:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 627:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 628:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 629:Core/Src/main.cpp ****   {
 630:Core/Src/main.cpp ****     Error_Handler();
 631:Core/Src/main.cpp ****   }
 632:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 2 */
 633:Core/Src/main.cpp **** 
 634:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 2 */
 635:Core/Src/main.cpp **** 
 636:Core/Src/main.cpp **** }
 637:Core/Src/main.cpp **** 
 638:Core/Src/main.cpp **** /**
 639:Core/Src/main.cpp ****   * @brief TIM10 Initialization Function
 640:Core/Src/main.cpp ****   * @param None
 641:Core/Src/main.cpp ****   * @retval None
 642:Core/Src/main.cpp ****   */
 643:Core/Src/main.cpp **** static void MX_TIM10_Init(void)
 644:Core/Src/main.cpp **** {
 645:Core/Src/main.cpp **** 
 646:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 0 */
 647:Core/Src/main.cpp **** 
 648:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 0 */
 649:Core/Src/main.cpp **** 
 650:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 1 */
 651:Core/Src/main.cpp **** 
 652:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 1 */
 653:Core/Src/main.cpp ****   htim10.Instance = TIM10;
 654:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 655:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 656:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 657:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  /tmp/ccUlURmd.s 			page 13


 658:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 659:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 660:Core/Src/main.cpp ****   {
 661:Core/Src/main.cpp ****     Error_Handler();
 662:Core/Src/main.cpp ****   }
 663:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 2 */
 664:Core/Src/main.cpp **** 
 665:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 2 */
 666:Core/Src/main.cpp **** 
 667:Core/Src/main.cpp **** }
 668:Core/Src/main.cpp **** 
 669:Core/Src/main.cpp **** /**
 670:Core/Src/main.cpp ****   * @brief USART1 Initialization Function
 671:Core/Src/main.cpp ****   * @param None
 672:Core/Src/main.cpp ****   * @retval None
 673:Core/Src/main.cpp ****   */
 674:Core/Src/main.cpp **** static void MX_USART1_UART_Init(void)
 675:Core/Src/main.cpp **** {
 676:Core/Src/main.cpp **** 
 677:Core/Src/main.cpp ****   /* USER CODE BEGIN USART1_Init 0 */
 678:Core/Src/main.cpp **** 
 679:Core/Src/main.cpp ****   /* USER CODE END USART1_Init 0 */
 680:Core/Src/main.cpp **** 
 681:Core/Src/main.cpp ****   /* USER CODE BEGIN USART1_Init 1 */
 682:Core/Src/main.cpp **** 
 683:Core/Src/main.cpp ****   /* USER CODE END USART1_Init 1 */
 684:Core/Src/main.cpp ****   huart1.Instance = USART1;
 685:Core/Src/main.cpp ****   huart1.Init.BaudRate = 115200;
 686:Core/Src/main.cpp ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 687:Core/Src/main.cpp ****   huart1.Init.StopBits = UART_STOPBITS_1;
 688:Core/Src/main.cpp ****   huart1.Init.Parity = UART_PARITY_NONE;
 689:Core/Src/main.cpp ****   huart1.Init.Mode = UART_MODE_TX_RX;
 690:Core/Src/main.cpp ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 691:Core/Src/main.cpp ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 692:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 693:Core/Src/main.cpp ****   {
 694:Core/Src/main.cpp ****     Error_Handler();
 695:Core/Src/main.cpp ****   }
 696:Core/Src/main.cpp ****   /* USER CODE BEGIN USART1_Init 2 */
 697:Core/Src/main.cpp **** 
 698:Core/Src/main.cpp ****   /* USER CODE END USART1_Init 2 */
 699:Core/Src/main.cpp **** 
 700:Core/Src/main.cpp **** }
 701:Core/Src/main.cpp **** 
 702:Core/Src/main.cpp **** /**
 703:Core/Src/main.cpp ****   * @brief USART2 Initialization Function
 704:Core/Src/main.cpp ****   * @param None
 705:Core/Src/main.cpp ****   * @retval None
 706:Core/Src/main.cpp ****   */
 707:Core/Src/main.cpp **** static void MX_USART2_UART_Init(void)
 708:Core/Src/main.cpp **** {
 709:Core/Src/main.cpp **** 
 710:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 0 */
 711:Core/Src/main.cpp **** 
 712:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 0 */
 713:Core/Src/main.cpp **** 
 714:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 1 */
ARM GAS  /tmp/ccUlURmd.s 			page 14


 715:Core/Src/main.cpp **** 
 716:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 1 */
 717:Core/Src/main.cpp ****   huart2.Instance = USART2;
 718:Core/Src/main.cpp ****   huart2.Init.BaudRate = 115200;
 719:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 720:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 721:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 722:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 723:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 724:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 725:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 726:Core/Src/main.cpp ****   {
 727:Core/Src/main.cpp ****     Error_Handler();
 728:Core/Src/main.cpp ****   }
 729:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 2 */
 730:Core/Src/main.cpp **** 
 731:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 2 */
 732:Core/Src/main.cpp **** 
 733:Core/Src/main.cpp **** }
 734:Core/Src/main.cpp **** 
 735:Core/Src/main.cpp **** /**
 736:Core/Src/main.cpp ****   * @brief USART6 Initialization Function
 737:Core/Src/main.cpp ****   * @param None
 738:Core/Src/main.cpp ****   * @retval None
 739:Core/Src/main.cpp ****   */
 740:Core/Src/main.cpp **** static void MX_USART6_UART_Init(void)
 741:Core/Src/main.cpp **** {
 742:Core/Src/main.cpp **** 
 743:Core/Src/main.cpp ****   /* USER CODE BEGIN USART6_Init 0 */
 744:Core/Src/main.cpp **** 
 745:Core/Src/main.cpp ****   /* USER CODE END USART6_Init 0 */
 746:Core/Src/main.cpp **** 
 747:Core/Src/main.cpp ****   /* USER CODE BEGIN USART6_Init 1 */
 748:Core/Src/main.cpp **** 
 749:Core/Src/main.cpp ****   /* USER CODE END USART6_Init 1 */
 750:Core/Src/main.cpp ****   huart6.Instance = USART6;
 751:Core/Src/main.cpp ****   huart6.Init.BaudRate = 115200;
 752:Core/Src/main.cpp ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 753:Core/Src/main.cpp ****   huart6.Init.StopBits = UART_STOPBITS_1;
 754:Core/Src/main.cpp ****   huart6.Init.Parity = UART_PARITY_NONE;
 755:Core/Src/main.cpp ****   huart6.Init.Mode = UART_MODE_TX_RX;
 756:Core/Src/main.cpp ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 757:Core/Src/main.cpp ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 758:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 759:Core/Src/main.cpp ****   {
 760:Core/Src/main.cpp ****     Error_Handler();
 761:Core/Src/main.cpp ****   }
 762:Core/Src/main.cpp ****   /* USER CODE BEGIN USART6_Init 2 */
 763:Core/Src/main.cpp **** 
 764:Core/Src/main.cpp ****   /* USER CODE END USART6_Init 2 */
 765:Core/Src/main.cpp **** 
 766:Core/Src/main.cpp **** }
 767:Core/Src/main.cpp **** 
 768:Core/Src/main.cpp **** /**
 769:Core/Src/main.cpp ****   * @brief USB_OTG_FS Initialization Function
 770:Core/Src/main.cpp ****   * @param None
 771:Core/Src/main.cpp ****   * @retval None
ARM GAS  /tmp/ccUlURmd.s 			page 15


 772:Core/Src/main.cpp ****   */
 773:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void)
 774:Core/Src/main.cpp **** {
 775:Core/Src/main.cpp **** 
 776:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 777:Core/Src/main.cpp **** 
 778:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 0 */
 779:Core/Src/main.cpp **** 
 780:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 781:Core/Src/main.cpp **** 
 782:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 1 */
 783:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 784:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 785:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 786:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 787:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 788:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 789:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 790:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 791:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 792:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 793:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 794:Core/Src/main.cpp ****   {
 795:Core/Src/main.cpp ****     Error_Handler();
 796:Core/Src/main.cpp ****   }
 797:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 798:Core/Src/main.cpp **** 
 799:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 2 */
 800:Core/Src/main.cpp **** 
 801:Core/Src/main.cpp **** }
 802:Core/Src/main.cpp **** 
 803:Core/Src/main.cpp **** /**
 804:Core/Src/main.cpp ****   * @brief GPIO Initialization Function
 805:Core/Src/main.cpp ****   * @param None
 806:Core/Src/main.cpp ****   * @retval None
 807:Core/Src/main.cpp ****   */
 808:Core/Src/main.cpp **** static void MX_GPIO_Init(void)
 809:Core/Src/main.cpp **** {
  29              		.loc 1 809 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              		.save {r4, r5, r6, r7, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 20
  37              		.cfi_offset 4, -20
  38              		.cfi_offset 5, -16
  39              		.cfi_offset 6, -12
  40              		.cfi_offset 7, -8
  41              		.cfi_offset 14, -4
  42              		.pad #52
  43 0002 8DB0     		sub	sp, sp, #52
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 72
 810:Core/Src/main.cpp ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 810 3 view .LVU1
ARM GAS  /tmp/ccUlURmd.s 			page 16


  47              		.loc 1 810 20 is_stmt 0 view .LVU2
  48 0004 0024     		movs	r4, #0
  49 0006 0794     		str	r4, [sp, #28]
  50 0008 0894     		str	r4, [sp, #32]
  51 000a 0994     		str	r4, [sp, #36]
  52 000c 0A94     		str	r4, [sp, #40]
  53 000e 0B94     		str	r4, [sp, #44]
 811:Core/Src/main.cpp **** 
 812:Core/Src/main.cpp ****   /* GPIO Ports Clock Enable */
 813:Core/Src/main.cpp ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  54              		.loc 1 813 3 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 813 3 view .LVU4
  57 0010 0194     		str	r4, [sp, #4]
  58              		.loc 1 813 3 view .LVU5
  59 0012 3A4B     		ldr	r3, .L3
  60 0014 1A6B     		ldr	r2, [r3, #48]
  61 0016 42F01002 		orr	r2, r2, #16
  62 001a 1A63     		str	r2, [r3, #48]
  63              		.loc 1 813 3 view .LVU6
  64 001c 1A6B     		ldr	r2, [r3, #48]
  65 001e 02F01002 		and	r2, r2, #16
  66 0022 0192     		str	r2, [sp, #4]
  67              		.loc 1 813 3 view .LVU7
  68 0024 019A     		ldr	r2, [sp, #4]
  69              	.LBE4:
 814:Core/Src/main.cpp ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  70              		.loc 1 814 3 view .LVU8
  71              	.LBB5:
  72              		.loc 1 814 3 view .LVU9
  73 0026 0294     		str	r4, [sp, #8]
  74              		.loc 1 814 3 view .LVU10
  75 0028 1A6B     		ldr	r2, [r3, #48]
  76 002a 42F00402 		orr	r2, r2, #4
  77 002e 1A63     		str	r2, [r3, #48]
  78              		.loc 1 814 3 view .LVU11
  79 0030 1A6B     		ldr	r2, [r3, #48]
  80 0032 02F00402 		and	r2, r2, #4
  81 0036 0292     		str	r2, [sp, #8]
  82              		.loc 1 814 3 view .LVU12
  83 0038 029A     		ldr	r2, [sp, #8]
  84              	.LBE5:
 815:Core/Src/main.cpp ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  85              		.loc 1 815 3 view .LVU13
  86              	.LBB6:
  87              		.loc 1 815 3 view .LVU14
  88 003a 0394     		str	r4, [sp, #12]
  89              		.loc 1 815 3 view .LVU15
  90 003c 1A6B     		ldr	r2, [r3, #48]
  91 003e 42F08002 		orr	r2, r2, #128
  92 0042 1A63     		str	r2, [r3, #48]
  93              		.loc 1 815 3 view .LVU16
  94 0044 1A6B     		ldr	r2, [r3, #48]
  95 0046 02F08002 		and	r2, r2, #128
  96 004a 0392     		str	r2, [sp, #12]
  97              		.loc 1 815 3 view .LVU17
  98 004c 039A     		ldr	r2, [sp, #12]
ARM GAS  /tmp/ccUlURmd.s 			page 17


  99              	.LBE6:
 816:Core/Src/main.cpp ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 100              		.loc 1 816 3 view .LVU18
 101              	.LBB7:
 102              		.loc 1 816 3 view .LVU19
 103 004e 0494     		str	r4, [sp, #16]
 104              		.loc 1 816 3 view .LVU20
 105 0050 1A6B     		ldr	r2, [r3, #48]
 106 0052 42F00102 		orr	r2, r2, #1
 107 0056 1A63     		str	r2, [r3, #48]
 108              		.loc 1 816 3 view .LVU21
 109 0058 1A6B     		ldr	r2, [r3, #48]
 110 005a 02F00102 		and	r2, r2, #1
 111 005e 0492     		str	r2, [sp, #16]
 112              		.loc 1 816 3 view .LVU22
 113 0060 049A     		ldr	r2, [sp, #16]
 114              	.LBE7:
 817:Core/Src/main.cpp ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 115              		.loc 1 817 3 view .LVU23
 116              	.LBB8:
 117              		.loc 1 817 3 view .LVU24
 118 0062 0594     		str	r4, [sp, #20]
 119              		.loc 1 817 3 view .LVU25
 120 0064 1A6B     		ldr	r2, [r3, #48]
 121 0066 42F00202 		orr	r2, r2, #2
 122 006a 1A63     		str	r2, [r3, #48]
 123              		.loc 1 817 3 view .LVU26
 124 006c 1A6B     		ldr	r2, [r3, #48]
 125 006e 02F00202 		and	r2, r2, #2
 126 0072 0592     		str	r2, [sp, #20]
 127              		.loc 1 817 3 view .LVU27
 128 0074 059A     		ldr	r2, [sp, #20]
 129              	.LBE8:
 818:Core/Src/main.cpp ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 130              		.loc 1 818 3 view .LVU28
 131              	.LBB9:
 132              		.loc 1 818 3 view .LVU29
 133 0076 0694     		str	r4, [sp, #24]
 134              		.loc 1 818 3 view .LVU30
 135 0078 1A6B     		ldr	r2, [r3, #48]
 136 007a 42F00802 		orr	r2, r2, #8
 137 007e 1A63     		str	r2, [r3, #48]
 138              		.loc 1 818 3 view .LVU31
 139 0080 1B6B     		ldr	r3, [r3, #48]
 140 0082 03F00803 		and	r3, r3, #8
 141 0086 0693     		str	r3, [sp, #24]
 142              		.loc 1 818 3 view .LVU32
 143 0088 069B     		ldr	r3, [sp, #24]
 144              	.LBE9:
 819:Core/Src/main.cpp **** 
 820:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 821:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
 145              		.loc 1 821 3 view .LVU33
 146              		.loc 1 821 20 is_stmt 0 view .LVU34
 147 008a 1D4F     		ldr	r7, .L3+4
 148 008c 2246     		mov	r2, r4
 149 008e 4FF4F561 		mov	r1, #1960
ARM GAS  /tmp/ccUlURmd.s 			page 18


 150 0092 3846     		mov	r0, r7
 151 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL0:
 822:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 823:Core/Src/main.cpp **** 
 824:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 825:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOD, key_1_Pin|key_2_Pin|key_3_Pin|key_4_Pin
 153              		.loc 1 825 3 is_stmt 1 view .LVU35
 154              		.loc 1 825 20 is_stmt 0 view .LVU36
 155 0098 1A4D     		ldr	r5, .L3+8
 156 009a 2246     		mov	r2, r4
 157 009c 47F61101 		movw	r1, #30737
 158 00a0 2846     		mov	r0, r5
 159 00a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 160              	.LVL1:
 826:Core/Src/main.cpp ****                           |GPIO_PIN_0|GPIO_PIN_4, GPIO_PIN_RESET);
 827:Core/Src/main.cpp **** 
 828:Core/Src/main.cpp ****   /*Configure GPIO pins : PE3 PE5 PE7 PE8
 829:Core/Src/main.cpp ****                            PE9 PE10 */
 830:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
 161              		.loc 1 830 3 is_stmt 1 view .LVU37
 162              		.loc 1 830 23 is_stmt 0 view .LVU38
 163 00a6 4FF4F563 		mov	r3, #1960
 164 00aa 0793     		str	r3, [sp, #28]
 831:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10;
 832:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 165              		.loc 1 832 3 is_stmt 1 view .LVU39
 166              		.loc 1 832 24 is_stmt 0 view .LVU40
 167 00ac 0126     		movs	r6, #1
 168 00ae 0896     		str	r6, [sp, #32]
 833:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 833 3 is_stmt 1 view .LVU41
 170              		.loc 1 833 24 is_stmt 0 view .LVU42
 171 00b0 0994     		str	r4, [sp, #36]
 834:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 172              		.loc 1 834 3 is_stmt 1 view .LVU43
 173              		.loc 1 834 25 is_stmt 0 view .LVU44
 174 00b2 0A94     		str	r4, [sp, #40]
 835:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 175              		.loc 1 835 3 is_stmt 1 view .LVU45
 176              		.loc 1 835 16 is_stmt 0 view .LVU46
 177 00b4 07A9     		add	r1, sp, #28
 178 00b6 3846     		mov	r0, r7
 179 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL2:
 836:Core/Src/main.cpp **** 
 837:Core/Src/main.cpp ****   /*Configure GPIO pin : key_ok_Pin */
 838:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = key_ok_Pin;
 181              		.loc 1 838 3 is_stmt 1 view .LVU47
 182              		.loc 1 838 23 is_stmt 0 view .LVU48
 183 00bc 4FF40043 		mov	r3, #32768
 184 00c0 0793     		str	r3, [sp, #28]
 839:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 185              		.loc 1 839 3 is_stmt 1 view .LVU49
 186              		.loc 1 839 24 is_stmt 0 view .LVU50
 187 00c2 0894     		str	r4, [sp, #32]
 840:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
ARM GAS  /tmp/ccUlURmd.s 			page 19


 188              		.loc 1 840 3 is_stmt 1 view .LVU51
 189              		.loc 1 840 24 is_stmt 0 view .LVU52
 190 00c4 0223     		movs	r3, #2
 191 00c6 0993     		str	r3, [sp, #36]
 841:Core/Src/main.cpp ****   HAL_GPIO_Init(key_ok_GPIO_Port, &GPIO_InitStruct);
 192              		.loc 1 841 3 is_stmt 1 view .LVU53
 193              		.loc 1 841 16 is_stmt 0 view .LVU54
 194 00c8 07A9     		add	r1, sp, #28
 195 00ca 0F48     		ldr	r0, .L3+12
 196 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 197              	.LVL3:
 842:Core/Src/main.cpp **** 
 843:Core/Src/main.cpp ****   /*Configure GPIO pins : keyin_4_Pin keyin_3_Pin keyin_2_Pin keyin_1_Pin
 844:Core/Src/main.cpp ****                            PD1 PD3 */
 845:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = keyin_4_Pin|keyin_3_Pin|keyin_2_Pin|keyin_1_Pin
 198              		.loc 1 845 3 is_stmt 1 view .LVU55
 199              		.loc 1 845 23 is_stmt 0 view .LVU56
 200 00d0 48F20A73 		movw	r3, #34570
 201 00d4 0793     		str	r3, [sp, #28]
 846:Core/Src/main.cpp ****                           |GPIO_PIN_1|GPIO_PIN_3;
 847:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 202              		.loc 1 847 3 is_stmt 1 view .LVU57
 203              		.loc 1 847 24 is_stmt 0 view .LVU58
 204 00d6 0894     		str	r4, [sp, #32]
 848:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 205              		.loc 1 848 3 is_stmt 1 view .LVU59
 206              		.loc 1 848 24 is_stmt 0 view .LVU60
 207 00d8 0996     		str	r6, [sp, #36]
 849:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 208              		.loc 1 849 3 is_stmt 1 view .LVU61
 209              		.loc 1 849 16 is_stmt 0 view .LVU62
 210 00da 07A9     		add	r1, sp, #28
 211 00dc 2846     		mov	r0, r5
 212 00de FFF7FEFF 		bl	HAL_GPIO_Init
 213              	.LVL4:
 850:Core/Src/main.cpp **** 
 851:Core/Src/main.cpp ****   /*Configure GPIO pins : key_1_Pin key_2_Pin key_3_Pin key_4_Pin
 852:Core/Src/main.cpp ****                            PD0 PD4 */
 853:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = key_1_Pin|key_2_Pin|key_3_Pin|key_4_Pin
 214              		.loc 1 853 3 is_stmt 1 view .LVU63
 215              		.loc 1 853 23 is_stmt 0 view .LVU64
 216 00e2 47F61103 		movw	r3, #30737
 217 00e6 0793     		str	r3, [sp, #28]
 854:Core/Src/main.cpp ****                           |GPIO_PIN_0|GPIO_PIN_4;
 855:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 218              		.loc 1 855 3 is_stmt 1 view .LVU65
 219              		.loc 1 855 24 is_stmt 0 view .LVU66
 220 00e8 0896     		str	r6, [sp, #32]
 856:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 221              		.loc 1 856 3 is_stmt 1 view .LVU67
 222              		.loc 1 856 24 is_stmt 0 view .LVU68
 223 00ea 0994     		str	r4, [sp, #36]
 857:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 224              		.loc 1 857 3 is_stmt 1 view .LVU69
 225              		.loc 1 857 25 is_stmt 0 view .LVU70
 226 00ec 0A94     		str	r4, [sp, #40]
 858:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
ARM GAS  /tmp/ccUlURmd.s 			page 20


 227              		.loc 1 858 3 is_stmt 1 view .LVU71
 228              		.loc 1 858 16 is_stmt 0 view .LVU72
 229 00ee 07A9     		add	r1, sp, #28
 230 00f0 2846     		mov	r0, r5
 231 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL5:
 859:Core/Src/main.cpp **** 
 860:Core/Src/main.cpp **** }
 233              		.loc 1 860 1 view .LVU73
 234 00f6 0DB0     		add	sp, sp, #52
 235              	.LCFI2:
 236              		.cfi_def_cfa_offset 20
 237              		@ sp needed
 238 00f8 F0BD     		pop	{r4, r5, r6, r7, pc}
 239              	.L4:
 240 00fa 00BF     		.align	2
 241              	.L3:
 242 00fc 00380240 		.word	1073887232
 243 0100 00100240 		.word	1073876992
 244 0104 000C0240 		.word	1073875968
 245 0108 00040240 		.word	1073873920
 246              		.cfi_endproc
 247              	.LFE156:
 248              		.fnend
 250              		.section	.text._Z41__static_initialization_and_destruction_0ii,"ax",%progbits
 251              		.align	1
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 255              		.fpu fpv4-sp-d16
 257              	_Z41__static_initialization_and_destruction_0ii:
 258              		.fnstart
 259              	.LVL6:
 260              	.LFB159:
 861:Core/Src/main.cpp **** 
 862:Core/Src/main.cpp **** /* USER CODE BEGIN 4 */
 863:Core/Src/main.cpp **** uint8_t ok_debounce=0;
 864:Core/Src/main.cpp **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 865:Core/Src/main.cpp **** {
 866:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 867:Core/Src/main.cpp ****   if(htim->Instance==htim10.Instance) //htim10 is now setup to refresh 15 times a second 
 868:Core/Src/main.cpp ****   {
 869:Core/Src/main.cpp ****     //Debounce OK
 870:Core/Src/main.cpp ****     if(HAL_GPIO_ReadPin(key_ok_GPIO_Port,key_ok_Pin))
 871:Core/Src/main.cpp ****     {
 872:Core/Src/main.cpp ****       if(ok_debounce==0||ok_debounce==1){
 873:Core/Src/main.cpp ****         ok_debounce++;
 874:Core/Src/main.cpp ****       }
 875:Core/Src/main.cpp ****       else
 876:Core/Src/main.cpp ****       {
 877:Core/Src/main.cpp ****         if(ok_debounce==2){
 878:Core/Src/main.cpp ****           menu1.menu_ok();
 879:Core/Src/main.cpp ****           ok_debounce=0;
 880:Core/Src/main.cpp ****         }
 881:Core/Src/main.cpp ****       }
 882:Core/Src/main.cpp ****     }
 883:Core/Src/main.cpp ****     else
ARM GAS  /tmp/ccUlURmd.s 			page 21


 884:Core/Src/main.cpp ****     {
 885:Core/Src/main.cpp ****       ok_debounce=0;
 886:Core/Src/main.cpp ****     }
 887:Core/Src/main.cpp ****     
 888:Core/Src/main.cpp ****     if(oled1.oled_isOledOn())
 889:Core/Src/main.cpp ****     {
 890:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 891:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 892:Core/Src/main.cpp ****     }
 893:Core/Src/main.cpp ****     {
 894:Core/Src/main.cpp ****       
 895:Core/Src/main.cpp ****     }
 896:Core/Src/main.cpp **** 
 897:Core/Src/main.cpp ****   }
 898:Core/Src/main.cpp **** }
 899:Core/Src/main.cpp **** 
 900:Core/Src/main.cpp **** 
 901:Core/Src/main.cpp **** /* USER CODE END 4 */
 902:Core/Src/main.cpp **** 
 903:Core/Src/main.cpp **** /**
 904:Core/Src/main.cpp ****   * @brief  This function is executed in case of error occurrence.
 905:Core/Src/main.cpp ****   * @retval None
 906:Core/Src/main.cpp ****   */
 907:Core/Src/main.cpp **** void Error_Handler(void)
 908:Core/Src/main.cpp **** {
 909:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 910:Core/Src/main.cpp ****   /* User can add his own implementation to report the HAL error return state */
 911:Core/Src/main.cpp ****   __disable_irq();
 912:Core/Src/main.cpp ****   while (1)
 913:Core/Src/main.cpp ****   {
 914:Core/Src/main.cpp ****   }
 915:Core/Src/main.cpp ****   /* USER CODE END Error_Handler_Debug */
 916:Core/Src/main.cpp **** }
 261              		.loc 1 916 1 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		.loc 1 916 1 is_stmt 0 view .LVU75
 266 0000 0128     		cmp	r0, #1
 267 0002 00D0     		beq	.L11
 268              	.L8:
 269 0004 7047     		bx	lr
 270              	.L11:
 271              		.loc 1 916 1 discriminator 1 view .LVU76
 272 0006 4FF6FF73 		movw	r3, #65535
 273 000a 9942     		cmp	r1, r3
 274 000c FAD1     		bne	.L8
 275              		.loc 1 916 1 view .LVU77
 276 000e 10B5     		push	{r4, lr}
 277              	.LCFI3:
 278              		.cfi_def_cfa_offset 8
 279              		.cfi_offset 4, -8
 280              		.cfi_offset 14, -4
  98:Core/Src/main.cpp **** menu menu1(&oled1);
 281              		.loc 1 98 31 view .LVU78
 282 0010 074C     		ldr	r4, .L12
 283 0012 084B     		ldr	r3, .L12+4
ARM GAS  /tmp/ccUlURmd.s 			page 22


 284 0014 7822     		movs	r2, #120
 285 0016 0849     		ldr	r1, .L12+8
 286              	.LVL7:
  98:Core/Src/main.cpp **** menu menu1(&oled1);
 287              		.loc 1 98 31 view .LVU79
 288 0018 2046     		mov	r0, r4
 289              	.LVL8:
  98:Core/Src/main.cpp **** menu menu1(&oled1);
 290              		.loc 1 98 31 view .LVU80
 291 001a FFF7FEFF 		bl	_ZN4oledC1EP17I2C_HandleTypeDefhP17TIM_HandleTypeDef
 292              	.LVL9:
  99:Core/Src/main.cpp **** adc adc_bat(&hadc1);
 293              		.loc 1 99 18 view .LVU81
 294 001e 2146     		mov	r1, r4
 295 0020 0648     		ldr	r0, .L12+12
 296 0022 FFF7FEFF 		bl	_ZN4menuC1EP4oled
 297              	.LVL10:
 100:Core/Src/main.cpp **** /* USER CODE END 0 */
 298              		.loc 1 100 19 view .LVU82
 299 0026 0649     		ldr	r1, .L12+16
 300 0028 0648     		ldr	r0, .L12+20
 301 002a FFF7FEFF 		bl	_ZN3adcC1EP17ADC_HandleTypeDef
 302              	.LVL11:
 303              		.loc 1 916 1 view .LVU83
 304 002e 10BD     		pop	{r4, pc}
 305              	.L13:
 306              		.align	2
 307              	.L12:
 308 0030 00000000 		.word	.LANCHOR2
 309 0034 00000000 		.word	.LANCHOR0
 310 0038 00000000 		.word	.LANCHOR1
 311 003c 00000000 		.word	.LANCHOR3
 312 0040 00000000 		.word	.LANCHOR4
 313 0044 00000000 		.word	.LANCHOR5
 314              		.cfi_endproc
 315              	.LFE159:
 316              		.cantunwind
 317              		.fnend
 319              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 320              		.align	1
 321              		.global	HAL_TIM_PeriodElapsedCallback
 322              		.syntax unified
 323              		.thumb
 324              		.thumb_func
 325              		.fpu fpv4-sp-d16
 327              	HAL_TIM_PeriodElapsedCallback:
 328              		.fnstart
 329              	.LVL12:
 330              	.LFB157:
 865:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 331              		.loc 1 865 1 is_stmt 1 view -0
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 0
 334              		@ frame_needed = 0, uses_anonymous_args = 0
 865:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 335              		.loc 1 865 1 is_stmt 0 view .LVU85
 336 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/ccUlURmd.s 			page 23


 337              		.save {r3, lr}
 338              	.LCFI4:
 339              		.cfi_def_cfa_offset 8
 340              		.cfi_offset 3, -8
 341              		.cfi_offset 14, -4
 867:Core/Src/main.cpp ****   {
 342              		.loc 1 867 3 is_stmt 1 view .LVU86
 867:Core/Src/main.cpp ****   {
 343              		.loc 1 867 12 is_stmt 0 view .LVU87
 344 0002 0268     		ldr	r2, [r0]
 867:Core/Src/main.cpp ****   {
 345              		.loc 1 867 29 view .LVU88
 346 0004 154B     		ldr	r3, .L22
 347 0006 1B68     		ldr	r3, [r3]
 867:Core/Src/main.cpp ****   {
 348              		.loc 1 867 3 view .LVU89
 349 0008 9A42     		cmp	r2, r3
 350 000a 00D0     		beq	.L20
 351              	.LVL13:
 352              	.L14:
 898:Core/Src/main.cpp **** 
 353              		.loc 1 898 1 view .LVU90
 354 000c 08BD     		pop	{r3, pc}
 355              	.LVL14:
 356              	.L20:
 870:Core/Src/main.cpp ****     {
 357              		.loc 1 870 5 is_stmt 1 view .LVU91
 870:Core/Src/main.cpp ****     {
 358              		.loc 1 870 24 is_stmt 0 view .LVU92
 359 000e 4FF40041 		mov	r1, #32768
 360 0012 1348     		ldr	r0, .L22+4
 361              	.LVL15:
 870:Core/Src/main.cpp ****     {
 362              		.loc 1 870 24 view .LVU93
 363 0014 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 364              	.LVL16:
 870:Core/Src/main.cpp ****     {
 365              		.loc 1 870 5 view .LVU94
 366 0018 80B1     		cbz	r0, .L16
 872:Core/Src/main.cpp ****         ok_debounce++;
 367              		.loc 1 872 7 is_stmt 1 view .LVU95
 872:Core/Src/main.cpp ****         ok_debounce++;
 368              		.loc 1 872 24 is_stmt 0 view .LVU96
 369 001a 124B     		ldr	r3, .L22+8
 370 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 872:Core/Src/main.cpp ****         ok_debounce++;
 371              		.loc 1 872 7 view .LVU97
 372 001e 012B     		cmp	r3, #1
 373 0020 08D9     		bls	.L21
 877:Core/Src/main.cpp ****           menu1.menu_ok();
 374              		.loc 1 877 9 is_stmt 1 view .LVU98
 375 0022 022B     		cmp	r3, #2
 376 0024 0DD1     		bne	.L18
 878:Core/Src/main.cpp ****           ok_debounce=0;
 377              		.loc 1 878 11 view .LVU99
 878:Core/Src/main.cpp ****           ok_debounce=0;
 378              		.loc 1 878 24 is_stmt 0 view .LVU100
ARM GAS  /tmp/ccUlURmd.s 			page 24


 379 0026 1048     		ldr	r0, .L22+12
 380 0028 FFF7FEFF 		bl	_ZN4menu7menu_okEv
 381              	.LVL17:
 879:Core/Src/main.cpp ****         }
 382              		.loc 1 879 11 is_stmt 1 view .LVU101
 879:Core/Src/main.cpp ****         }
 383              		.loc 1 879 22 is_stmt 0 view .LVU102
 384 002c 0D4B     		ldr	r3, .L22+8
 385 002e 0022     		movs	r2, #0
 386 0030 1A70     		strb	r2, [r3]
 387 0032 06E0     		b	.L18
 388              	.L21:
 873:Core/Src/main.cpp ****       }
 389              		.loc 1 873 9 is_stmt 1 view .LVU103
 873:Core/Src/main.cpp ****       }
 390              		.loc 1 873 20 is_stmt 0 view .LVU104
 391 0034 0133     		adds	r3, r3, #1
 392 0036 0B4A     		ldr	r2, .L22+8
 393 0038 1370     		strb	r3, [r2]
 394 003a 02E0     		b	.L18
 395              	.L16:
 885:Core/Src/main.cpp ****     }
 396              		.loc 1 885 7 is_stmt 1 view .LVU105
 885:Core/Src/main.cpp ****     }
 397              		.loc 1 885 18 is_stmt 0 view .LVU106
 398 003c 094B     		ldr	r3, .L22+8
 399 003e 0022     		movs	r2, #0
 400 0040 1A70     		strb	r2, [r3]
 401              	.L18:
 888:Core/Src/main.cpp ****     {
 402              		.loc 1 888 5 is_stmt 1 view .LVU107
 888:Core/Src/main.cpp ****     {
 403              		.loc 1 888 27 is_stmt 0 view .LVU108
 404 0042 0A48     		ldr	r0, .L22+16
 405 0044 FFF7FEFF 		bl	_ZN4oled13oled_isOledOnEv
 406              	.LVL18:
 888:Core/Src/main.cpp ****     {
 407              		.loc 1 888 5 view .LVU109
 408 0048 0028     		cmp	r0, #0
 409 004a DFD0     		beq	.L14
 890:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 410              		.loc 1 890 7 is_stmt 1 view .LVU110
 890:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 411              		.loc 1 890 23 is_stmt 0 view .LVU111
 412 004c 0648     		ldr	r0, .L22+12
 413 004e FFF7FEFF 		bl	_ZN4menu10menu_printEv
 414              	.LVL19:
 891:Core/Src/main.cpp ****     }
 415              		.loc 1 891 7 is_stmt 1 view .LVU112
 891:Core/Src/main.cpp ****     }
 416              		.loc 1 891 25 is_stmt 0 view .LVU113
 417 0052 0648     		ldr	r0, .L22+16
 418 0054 FFF7FEFF 		bl	_ZN4oled12oled_refreshEv
 419              	.LVL20:
 898:Core/Src/main.cpp **** 
 420              		.loc 1 898 1 view .LVU114
 421 0058 D8E7     		b	.L14
ARM GAS  /tmp/ccUlURmd.s 			page 25


 422              	.L23:
 423 005a 00BF     		.align	2
 424              	.L22:
 425 005c 00000000 		.word	.LANCHOR0
 426 0060 00040240 		.word	1073873920
 427 0064 00000000 		.word	.LANCHOR6
 428 0068 00000000 		.word	.LANCHOR3
 429 006c 00000000 		.word	.LANCHOR2
 430              		.cfi_endproc
 431              	.LFE157:
 432              		.fnend
 434              		.section	.text.Error_Handler,"ax",%progbits
 435              		.align	1
 436              		.global	Error_Handler
 437              		.syntax unified
 438              		.thumb
 439              		.thumb_func
 440              		.fpu fpv4-sp-d16
 442              	Error_Handler:
 443              		.fnstart
 444              	.LFB158:
 908:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 445              		.loc 1 908 1 is_stmt 1 view -0
 446              		.cfi_startproc
 447              		@ Volatile: function does not return.
 448              		@ args = 0, pretend = 0, frame = 0
 449              		@ frame_needed = 0, uses_anonymous_args = 0
 450              		@ link register save eliminated.
 911:Core/Src/main.cpp ****   while (1)
 451              		.loc 1 911 3 view .LVU116
 452              	.LBB10:
 453              	.LBI10:
 454              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccUlURmd.s 			page 26


  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/ccUlURmd.s 			page 27


  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  /tmp/ccUlURmd.s 			page 28


 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 455              		.loc 2 140 27 view .LVU117
 456              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 457              		.loc 2 142 3 view .LVU118
 458              		.loc 2 142 44 is_stmt 0 view .LVU119
 459              		.syntax unified
 460              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 461 0000 72B6     		cpsid i
 462              	@ 0 "" 2
 463              		.thumb
 464              		.syntax unified
 465              	.L25:
 466              	.LBE11:
 467              	.LBE10:
 912:Core/Src/main.cpp ****   {
 468              		.loc 1 912 3 is_stmt 1 discriminator 1 view .LVU120
 912:Core/Src/main.cpp ****   {
 469              		.loc 1 912 3 discriminator 1 view .LVU121
 470 0002 FEE7     		b	.L25
 471              		.cfi_endproc
 472              	.LFE158:
 473              		.cantunwind
 474              		.fnend
 476              		.section	.text._ZL12MX_I2C1_Initv,"ax",%progbits
 477              		.align	1
 478              		.syntax unified
 479              		.thumb
 480              		.thumb_func
 481              		.fpu fpv4-sp-d16
 483              	_ZL12MX_I2C1_Initv:
 484              		.fnstart
 485              	.LFB141:
 277:Core/Src/main.cpp **** 
 486              		.loc 1 277 1 view -0
 487              		.cfi_startproc
 488              		@ args = 0, pretend = 0, frame = 0
 489              		@ frame_needed = 0, uses_anonymous_args = 0
 490 0000 08B5     		push	{r3, lr}
 491              		.save {r3, lr}
 492              	.LCFI5:
 493              		.cfi_def_cfa_offset 8
 494              		.cfi_offset 3, -8
 495              		.cfi_offset 14, -4
 286:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 496              		.loc 1 286 3 view .LVU123
 286:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 497              		.loc 1 286 18 is_stmt 0 view .LVU124
 498 0002 0A48     		ldr	r0, .L30
 499 0004 0A4B     		ldr	r3, .L30+4
 500 0006 0360     		str	r3, [r0]
 287:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 501              		.loc 1 287 3 is_stmt 1 view .LVU125
 287:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 502              		.loc 1 287 25 is_stmt 0 view .LVU126
ARM GAS  /tmp/ccUlURmd.s 			page 29


 503 0008 0A4B     		ldr	r3, .L30+8
 504 000a 4360     		str	r3, [r0, #4]
 288:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 505              		.loc 1 288 3 is_stmt 1 view .LVU127
 288:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 506              		.loc 1 288 24 is_stmt 0 view .LVU128
 507 000c 0023     		movs	r3, #0
 508 000e 8360     		str	r3, [r0, #8]
 289:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 509              		.loc 1 289 3 is_stmt 1 view .LVU129
 289:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 510              		.loc 1 289 26 is_stmt 0 view .LVU130
 511 0010 C360     		str	r3, [r0, #12]
 290:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 512              		.loc 1 290 3 is_stmt 1 view .LVU131
 290:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 513              		.loc 1 290 29 is_stmt 0 view .LVU132
 514 0012 4FF48042 		mov	r2, #16384
 515 0016 0261     		str	r2, [r0, #16]
 291:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 516              		.loc 1 291 3 is_stmt 1 view .LVU133
 291:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 517              		.loc 1 291 30 is_stmt 0 view .LVU134
 518 0018 4361     		str	r3, [r0, #20]
 292:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 519              		.loc 1 292 3 is_stmt 1 view .LVU135
 292:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 520              		.loc 1 292 26 is_stmt 0 view .LVU136
 521 001a 8361     		str	r3, [r0, #24]
 293:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 522              		.loc 1 293 3 is_stmt 1 view .LVU137
 293:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 523              		.loc 1 293 30 is_stmt 0 view .LVU138
 524 001c C361     		str	r3, [r0, #28]
 294:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 525              		.loc 1 294 3 is_stmt 1 view .LVU139
 294:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 526              		.loc 1 294 28 is_stmt 0 view .LVU140
 527 001e 0362     		str	r3, [r0, #32]
 295:Core/Src/main.cpp ****   {
 528              		.loc 1 295 3 is_stmt 1 view .LVU141
 295:Core/Src/main.cpp ****   {
 529              		.loc 1 295 19 is_stmt 0 view .LVU142
 530 0020 FFF7FEFF 		bl	HAL_I2C_Init
 531              	.LVL21:
 295:Core/Src/main.cpp ****   {
 532              		.loc 1 295 3 view .LVU143
 533 0024 00B9     		cbnz	r0, .L29
 303:Core/Src/main.cpp **** 
 534              		.loc 1 303 1 view .LVU144
 535 0026 08BD     		pop	{r3, pc}
 536              	.L29:
 297:Core/Src/main.cpp ****   }
 537              		.loc 1 297 5 is_stmt 1 view .LVU145
 297:Core/Src/main.cpp ****   }
 538              		.loc 1 297 18 is_stmt 0 view .LVU146
 539 0028 FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccUlURmd.s 			page 30


 540              	.LVL22:
 541              	.L31:
 542              		.align	2
 543              	.L30:
 544 002c 00000000 		.word	.LANCHOR7
 545 0030 00540040 		.word	1073763328
 546 0034 A0860100 		.word	100000
 547              		.cfi_endproc
 548              	.LFE141:
 549              		.fnend
 551              		.section	.text._ZL12MX_I2C3_Initv,"ax",%progbits
 552              		.align	1
 553              		.syntax unified
 554              		.thumb
 555              		.thumb_func
 556              		.fpu fpv4-sp-d16
 558              	_ZL12MX_I2C3_Initv:
 559              		.fnstart
 560              	.LFB142:
 311:Core/Src/main.cpp **** 
 561              		.loc 1 311 1 is_stmt 1 view -0
 562              		.cfi_startproc
 563              		@ args = 0, pretend = 0, frame = 0
 564              		@ frame_needed = 0, uses_anonymous_args = 0
 565 0000 08B5     		push	{r3, lr}
 566              		.save {r3, lr}
 567              	.LCFI6:
 568              		.cfi_def_cfa_offset 8
 569              		.cfi_offset 3, -8
 570              		.cfi_offset 14, -4
 320:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 571              		.loc 1 320 3 view .LVU148
 320:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 572              		.loc 1 320 18 is_stmt 0 view .LVU149
 573 0002 0A48     		ldr	r0, .L36
 574 0004 0A4B     		ldr	r3, .L36+4
 575 0006 0360     		str	r3, [r0]
 321:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 576              		.loc 1 321 3 is_stmt 1 view .LVU150
 321:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 577              		.loc 1 321 25 is_stmt 0 view .LVU151
 578 0008 0A4B     		ldr	r3, .L36+8
 579 000a 4360     		str	r3, [r0, #4]
 322:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 580              		.loc 1 322 3 is_stmt 1 view .LVU152
 322:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 581              		.loc 1 322 24 is_stmt 0 view .LVU153
 582 000c 0023     		movs	r3, #0
 583 000e 8360     		str	r3, [r0, #8]
 323:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 584              		.loc 1 323 3 is_stmt 1 view .LVU154
 323:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 585              		.loc 1 323 26 is_stmt 0 view .LVU155
 586 0010 C360     		str	r3, [r0, #12]
 324:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 587              		.loc 1 324 3 is_stmt 1 view .LVU156
 324:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
ARM GAS  /tmp/ccUlURmd.s 			page 31


 588              		.loc 1 324 29 is_stmt 0 view .LVU157
 589 0012 4FF48042 		mov	r2, #16384
 590 0016 0261     		str	r2, [r0, #16]
 325:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 591              		.loc 1 325 3 is_stmt 1 view .LVU158
 325:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 592              		.loc 1 325 30 is_stmt 0 view .LVU159
 593 0018 4361     		str	r3, [r0, #20]
 326:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 594              		.loc 1 326 3 is_stmt 1 view .LVU160
 326:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 595              		.loc 1 326 26 is_stmt 0 view .LVU161
 596 001a 8361     		str	r3, [r0, #24]
 327:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 597              		.loc 1 327 3 is_stmt 1 view .LVU162
 327:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 598              		.loc 1 327 30 is_stmt 0 view .LVU163
 599 001c C361     		str	r3, [r0, #28]
 328:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 600              		.loc 1 328 3 is_stmt 1 view .LVU164
 328:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 601              		.loc 1 328 28 is_stmt 0 view .LVU165
 602 001e 0362     		str	r3, [r0, #32]
 329:Core/Src/main.cpp ****   {
 603              		.loc 1 329 3 is_stmt 1 view .LVU166
 329:Core/Src/main.cpp ****   {
 604              		.loc 1 329 19 is_stmt 0 view .LVU167
 605 0020 FFF7FEFF 		bl	HAL_I2C_Init
 606              	.LVL23:
 329:Core/Src/main.cpp ****   {
 607              		.loc 1 329 3 view .LVU168
 608 0024 00B9     		cbnz	r0, .L35
 337:Core/Src/main.cpp **** 
 609              		.loc 1 337 1 view .LVU169
 610 0026 08BD     		pop	{r3, pc}
 611              	.L35:
 331:Core/Src/main.cpp ****   }
 612              		.loc 1 331 5 is_stmt 1 view .LVU170
 331:Core/Src/main.cpp ****   }
 613              		.loc 1 331 18 is_stmt 0 view .LVU171
 614 0028 FFF7FEFF 		bl	Error_Handler
 615              	.LVL24:
 616              	.L37:
 617              		.align	2
 618              	.L36:
 619 002c 00000000 		.word	.LANCHOR1
 620 0030 005C0040 		.word	1073765376
 621 0034 A0860100 		.word	100000
 622              		.cfi_endproc
 623              	.LFE142:
 624              		.fnend
 626              		.section	.text._ZL12MX_I2S2_Initv,"ax",%progbits
 627              		.align	1
 628              		.syntax unified
 629              		.thumb
 630              		.thumb_func
 631              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccUlURmd.s 			page 32


 633              	_ZL12MX_I2S2_Initv:
 634              		.fnstart
 635              	.LFB143:
 345:Core/Src/main.cpp **** 
 636              		.loc 1 345 1 is_stmt 1 view -0
 637              		.cfi_startproc
 638              		@ args = 0, pretend = 0, frame = 0
 639              		@ frame_needed = 0, uses_anonymous_args = 0
 640 0000 08B5     		push	{r3, lr}
 641              		.save {r3, lr}
 642              	.LCFI7:
 643              		.cfi_def_cfa_offset 8
 644              		.cfi_offset 3, -8
 645              		.cfi_offset 14, -4
 354:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 646              		.loc 1 354 3 view .LVU173
 354:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 647              		.loc 1 354 18 is_stmt 0 view .LVU174
 648 0002 0B48     		ldr	r0, .L42
 649 0004 0B4B     		ldr	r3, .L42+4
 650 0006 0360     		str	r3, [r0]
 355:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 651              		.loc 1 355 3 is_stmt 1 view .LVU175
 355:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 652              		.loc 1 355 19 is_stmt 0 view .LVU176
 653 0008 4FF40072 		mov	r2, #512
 654 000c 4260     		str	r2, [r0, #4]
 356:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 655              		.loc 1 356 3 is_stmt 1 view .LVU177
 356:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 656              		.loc 1 356 23 is_stmt 0 view .LVU178
 657 000e 0023     		movs	r3, #0
 658 0010 8360     		str	r3, [r0, #8]
 357:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 659              		.loc 1 357 3 is_stmt 1 view .LVU179
 357:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 660              		.loc 1 357 25 is_stmt 0 view .LVU180
 661 0012 C360     		str	r3, [r0, #12]
 358:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 662              		.loc 1 358 3 is_stmt 1 view .LVU181
 358:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 663              		.loc 1 358 25 is_stmt 0 view .LVU182
 664 0014 0261     		str	r2, [r0, #16]
 359:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 665              		.loc 1 359 3 is_stmt 1 view .LVU183
 359:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 666              		.loc 1 359 24 is_stmt 0 view .LVU184
 667 0016 4FF4FA52 		mov	r2, #8000
 668 001a 4261     		str	r2, [r0, #20]
 360:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 669              		.loc 1 360 3 is_stmt 1 view .LVU185
 360:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 670              		.loc 1 360 19 is_stmt 0 view .LVU186
 671 001c 8361     		str	r3, [r0, #24]
 361:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 672              		.loc 1 361 3 is_stmt 1 view .LVU187
 361:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
ARM GAS  /tmp/ccUlURmd.s 			page 33


 673              		.loc 1 361 26 is_stmt 0 view .LVU188
 674 001e C361     		str	r3, [r0, #28]
 362:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 675              		.loc 1 362 3 is_stmt 1 view .LVU189
 362:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 676              		.loc 1 362 29 is_stmt 0 view .LVU190
 677 0020 0362     		str	r3, [r0, #32]
 363:Core/Src/main.cpp ****   {
 678              		.loc 1 363 3 is_stmt 1 view .LVU191
 363:Core/Src/main.cpp ****   {
 679              		.loc 1 363 19 is_stmt 0 view .LVU192
 680 0022 FFF7FEFF 		bl	HAL_I2S_Init
 681              	.LVL25:
 363:Core/Src/main.cpp ****   {
 682              		.loc 1 363 3 view .LVU193
 683 0026 00B9     		cbnz	r0, .L41
 371:Core/Src/main.cpp **** 
 684              		.loc 1 371 1 view .LVU194
 685 0028 08BD     		pop	{r3, pc}
 686              	.L41:
 365:Core/Src/main.cpp ****   }
 687              		.loc 1 365 5 is_stmt 1 view .LVU195
 365:Core/Src/main.cpp ****   }
 688              		.loc 1 365 18 is_stmt 0 view .LVU196
 689 002a FFF7FEFF 		bl	Error_Handler
 690              	.LVL26:
 691              	.L43:
 692 002e 00BF     		.align	2
 693              	.L42:
 694 0030 00000000 		.word	.LANCHOR8
 695 0034 00380040 		.word	1073756160
 696              		.cfi_endproc
 697              	.LFE143:
 698              		.fnend
 700              		.section	.text._ZL12MX_I2S3_Initv,"ax",%progbits
 701              		.align	1
 702              		.syntax unified
 703              		.thumb
 704              		.thumb_func
 705              		.fpu fpv4-sp-d16
 707              	_ZL12MX_I2S3_Initv:
 708              		.fnstart
 709              	.LFB144:
 379:Core/Src/main.cpp **** 
 710              		.loc 1 379 1 is_stmt 1 view -0
 711              		.cfi_startproc
 712              		@ args = 0, pretend = 0, frame = 0
 713              		@ frame_needed = 0, uses_anonymous_args = 0
 714 0000 08B5     		push	{r3, lr}
 715              		.save {r3, lr}
 716              	.LCFI8:
 717              		.cfi_def_cfa_offset 8
 718              		.cfi_offset 3, -8
 719              		.cfi_offset 14, -4
 388:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 720              		.loc 1 388 3 view .LVU198
 388:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
ARM GAS  /tmp/ccUlURmd.s 			page 34


 721              		.loc 1 388 18 is_stmt 0 view .LVU199
 722 0002 0B48     		ldr	r0, .L48
 723 0004 0B4B     		ldr	r3, .L48+4
 724 0006 0360     		str	r3, [r0]
 389:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 725              		.loc 1 389 3 is_stmt 1 view .LVU200
 389:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 726              		.loc 1 389 19 is_stmt 0 view .LVU201
 727 0008 4FF40072 		mov	r2, #512
 728 000c 4260     		str	r2, [r0, #4]
 390:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 729              		.loc 1 390 3 is_stmt 1 view .LVU202
 390:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 730              		.loc 1 390 23 is_stmt 0 view .LVU203
 731 000e 0023     		movs	r3, #0
 732 0010 8360     		str	r3, [r0, #8]
 391:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 733              		.loc 1 391 3 is_stmt 1 view .LVU204
 391:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 734              		.loc 1 391 25 is_stmt 0 view .LVU205
 735 0012 C360     		str	r3, [r0, #12]
 392:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 736              		.loc 1 392 3 is_stmt 1 view .LVU206
 392:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 737              		.loc 1 392 25 is_stmt 0 view .LVU207
 738 0014 0261     		str	r2, [r0, #16]
 393:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 739              		.loc 1 393 3 is_stmt 1 view .LVU208
 393:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 740              		.loc 1 393 24 is_stmt 0 view .LVU209
 741 0016 4AF64442 		movw	r2, #44100
 742 001a 4261     		str	r2, [r0, #20]
 394:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 743              		.loc 1 394 3 is_stmt 1 view .LVU210
 394:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 744              		.loc 1 394 19 is_stmt 0 view .LVU211
 745 001c 8361     		str	r3, [r0, #24]
 395:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 746              		.loc 1 395 3 is_stmt 1 view .LVU212
 395:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 747              		.loc 1 395 26 is_stmt 0 view .LVU213
 748 001e C361     		str	r3, [r0, #28]
 396:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 749              		.loc 1 396 3 is_stmt 1 view .LVU214
 396:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 750              		.loc 1 396 29 is_stmt 0 view .LVU215
 751 0020 0123     		movs	r3, #1
 752 0022 0362     		str	r3, [r0, #32]
 397:Core/Src/main.cpp ****   {
 753              		.loc 1 397 3 is_stmt 1 view .LVU216
 397:Core/Src/main.cpp ****   {
 754              		.loc 1 397 19 is_stmt 0 view .LVU217
 755 0024 FFF7FEFF 		bl	HAL_I2S_Init
 756              	.LVL27:
 397:Core/Src/main.cpp ****   {
 757              		.loc 1 397 3 view .LVU218
 758 0028 00B9     		cbnz	r0, .L47
ARM GAS  /tmp/ccUlURmd.s 			page 35


 405:Core/Src/main.cpp **** 
 759              		.loc 1 405 1 view .LVU219
 760 002a 08BD     		pop	{r3, pc}
 761              	.L47:
 399:Core/Src/main.cpp ****   }
 762              		.loc 1 399 5 is_stmt 1 view .LVU220
 399:Core/Src/main.cpp ****   }
 763              		.loc 1 399 18 is_stmt 0 view .LVU221
 764 002c FFF7FEFF 		bl	Error_Handler
 765              	.LVL28:
 766              	.L49:
 767              		.align	2
 768              	.L48:
 769 0030 00000000 		.word	.LANCHOR9
 770 0034 003C0040 		.word	1073757184
 771              		.cfi_endproc
 772              	.LFE144:
 773              		.fnend
 775              		.section	.text._ZL12MX_I2S4_Initv,"ax",%progbits
 776              		.align	1
 777              		.syntax unified
 778              		.thumb
 779              		.thumb_func
 780              		.fpu fpv4-sp-d16
 782              	_ZL12MX_I2S4_Initv:
 783              		.fnstart
 784              	.LFB145:
 413:Core/Src/main.cpp **** 
 785              		.loc 1 413 1 is_stmt 1 view -0
 786              		.cfi_startproc
 787              		@ args = 0, pretend = 0, frame = 0
 788              		@ frame_needed = 0, uses_anonymous_args = 0
 789 0000 08B5     		push	{r3, lr}
 790              		.save {r3, lr}
 791              	.LCFI9:
 792              		.cfi_def_cfa_offset 8
 793              		.cfi_offset 3, -8
 794              		.cfi_offset 14, -4
 422:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 795              		.loc 1 422 3 view .LVU223
 422:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 796              		.loc 1 422 18 is_stmt 0 view .LVU224
 797 0002 0B48     		ldr	r0, .L54
 798 0004 0B4B     		ldr	r3, .L54+4
 799 0006 0360     		str	r3, [r0]
 423:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 800              		.loc 1 423 3 is_stmt 1 view .LVU225
 423:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 801              		.loc 1 423 19 is_stmt 0 view .LVU226
 802 0008 4FF40073 		mov	r3, #512
 803 000c 4360     		str	r3, [r0, #4]
 424:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 804              		.loc 1 424 3 is_stmt 1 view .LVU227
 424:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 805              		.loc 1 424 23 is_stmt 0 view .LVU228
 806 000e 0023     		movs	r3, #0
 807 0010 8360     		str	r3, [r0, #8]
ARM GAS  /tmp/ccUlURmd.s 			page 36


 425:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 808              		.loc 1 425 3 is_stmt 1 view .LVU229
 425:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 809              		.loc 1 425 25 is_stmt 0 view .LVU230
 810 0012 C360     		str	r3, [r0, #12]
 426:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 811              		.loc 1 426 3 is_stmt 1 view .LVU231
 426:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 812              		.loc 1 426 25 is_stmt 0 view .LVU232
 813 0014 0361     		str	r3, [r0, #16]
 427:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 814              		.loc 1 427 3 is_stmt 1 view .LVU233
 427:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 815              		.loc 1 427 24 is_stmt 0 view .LVU234
 816 0016 4AF64442 		movw	r2, #44100
 817 001a 4261     		str	r2, [r0, #20]
 428:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 818              		.loc 1 428 3 is_stmt 1 view .LVU235
 428:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 819              		.loc 1 428 19 is_stmt 0 view .LVU236
 820 001c 8361     		str	r3, [r0, #24]
 429:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 821              		.loc 1 429 3 is_stmt 1 view .LVU237
 429:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 822              		.loc 1 429 26 is_stmt 0 view .LVU238
 823 001e C361     		str	r3, [r0, #28]
 430:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 824              		.loc 1 430 3 is_stmt 1 view .LVU239
 430:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 825              		.loc 1 430 29 is_stmt 0 view .LVU240
 826 0020 0362     		str	r3, [r0, #32]
 431:Core/Src/main.cpp ****   {
 827              		.loc 1 431 3 is_stmt 1 view .LVU241
 431:Core/Src/main.cpp ****   {
 828              		.loc 1 431 19 is_stmt 0 view .LVU242
 829 0022 FFF7FEFF 		bl	HAL_I2S_Init
 830              	.LVL29:
 431:Core/Src/main.cpp ****   {
 831              		.loc 1 431 3 view .LVU243
 832 0026 00B9     		cbnz	r0, .L53
 439:Core/Src/main.cpp **** 
 833              		.loc 1 439 1 view .LVU244
 834 0028 08BD     		pop	{r3, pc}
 835              	.L53:
 433:Core/Src/main.cpp ****   }
 836              		.loc 1 433 5 is_stmt 1 view .LVU245
 433:Core/Src/main.cpp ****   }
 837              		.loc 1 433 18 is_stmt 0 view .LVU246
 838 002a FFF7FEFF 		bl	Error_Handler
 839              	.LVL30:
 840              	.L55:
 841 002e 00BF     		.align	2
 842              	.L54:
 843 0030 00000000 		.word	.LANCHOR10
 844 0034 00340140 		.word	1073820672
 845              		.cfi_endproc
 846              	.LFE145:
ARM GAS  /tmp/ccUlURmd.s 			page 37


 847              		.fnend
 849              		.section	.text._ZL15MX_SDIO_SD_Initv,"ax",%progbits
 850              		.align	1
 851              		.syntax unified
 852              		.thumb
 853              		.thumb_func
 854              		.fpu fpv4-sp-d16
 856              	_ZL15MX_SDIO_SD_Initv:
 857              		.fnstart
 858              	.LFB146:
 447:Core/Src/main.cpp **** 
 859              		.loc 1 447 1 is_stmt 1 view -0
 860              		.cfi_startproc
 861              		@ args = 0, pretend = 0, frame = 0
 862              		@ frame_needed = 0, uses_anonymous_args = 0
 863 0000 08B5     		push	{r3, lr}
 864              		.save {r3, lr}
 865              	.LCFI10:
 866              		.cfi_def_cfa_offset 8
 867              		.cfi_offset 3, -8
 868              		.cfi_offset 14, -4
 456:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 869              		.loc 1 456 3 view .LVU248
 456:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 870              		.loc 1 456 16 is_stmt 0 view .LVU249
 871 0002 0C48     		ldr	r0, .L62
 872 0004 0C4B     		ldr	r3, .L62+4
 873 0006 0360     		str	r3, [r0]
 457:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 874              		.loc 1 457 3 is_stmt 1 view .LVU250
 457:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 875              		.loc 1 457 22 is_stmt 0 view .LVU251
 876 0008 0023     		movs	r3, #0
 877 000a 4360     		str	r3, [r0, #4]
 458:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 878              		.loc 1 458 3 is_stmt 1 view .LVU252
 458:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 879              		.loc 1 458 24 is_stmt 0 view .LVU253
 880 000c 8360     		str	r3, [r0, #8]
 459:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 881              		.loc 1 459 3 is_stmt 1 view .LVU254
 459:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 882              		.loc 1 459 27 is_stmt 0 view .LVU255
 883 000e C360     		str	r3, [r0, #12]
 460:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 884              		.loc 1 460 3 is_stmt 1 view .LVU256
 460:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 885              		.loc 1 460 20 is_stmt 0 view .LVU257
 886 0010 0361     		str	r3, [r0, #16]
 461:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 887              		.loc 1 461 3 is_stmt 1 view .LVU258
 461:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 888              		.loc 1 461 32 is_stmt 0 view .LVU259
 889 0012 4361     		str	r3, [r0, #20]
 462:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 890              		.loc 1 462 3 is_stmt 1 view .LVU260
 462:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
ARM GAS  /tmp/ccUlURmd.s 			page 38


 891              		.loc 1 462 21 is_stmt 0 view .LVU261
 892 0014 8361     		str	r3, [r0, #24]
 463:Core/Src/main.cpp ****   {
 893              		.loc 1 463 3 is_stmt 1 view .LVU262
 463:Core/Src/main.cpp ****   {
 894              		.loc 1 463 18 is_stmt 0 view .LVU263
 895 0016 FFF7FEFF 		bl	HAL_SD_Init
 896              	.LVL31:
 463:Core/Src/main.cpp ****   {
 897              		.loc 1 463 3 view .LVU264
 898 001a 30B9     		cbnz	r0, .L60
 467:Core/Src/main.cpp ****   {
 899              		.loc 1 467 3 is_stmt 1 view .LVU265
 467:Core/Src/main.cpp ****   {
 900              		.loc 1 467 36 is_stmt 0 view .LVU266
 901 001c 4FF40061 		mov	r1, #2048
 902 0020 0448     		ldr	r0, .L62
 903 0022 FFF7FEFF 		bl	HAL_SD_ConfigWideBusOperation
 904              	.LVL32:
 467:Core/Src/main.cpp ****   {
 905              		.loc 1 467 3 view .LVU267
 906 0026 10B9     		cbnz	r0, .L61
 475:Core/Src/main.cpp **** 
 907              		.loc 1 475 1 view .LVU268
 908 0028 08BD     		pop	{r3, pc}
 909              	.L60:
 465:Core/Src/main.cpp ****   }
 910              		.loc 1 465 5 is_stmt 1 view .LVU269
 465:Core/Src/main.cpp ****   }
 911              		.loc 1 465 18 is_stmt 0 view .LVU270
 912 002a FFF7FEFF 		bl	Error_Handler
 913              	.LVL33:
 914              	.L61:
 469:Core/Src/main.cpp ****   }
 915              		.loc 1 469 5 is_stmt 1 view .LVU271
 469:Core/Src/main.cpp ****   }
 916              		.loc 1 469 18 is_stmt 0 view .LVU272
 917 002e FFF7FEFF 		bl	Error_Handler
 918              	.LVL34:
 919              	.L63:
 920 0032 00BF     		.align	2
 921              	.L62:
 922 0034 00000000 		.word	.LANCHOR11
 923 0038 002C0140 		.word	1073818624
 924              		.cfi_endproc
 925              	.LFE146:
 926              		.fnend
 928              		.section	.text._ZL12MX_SPI1_Initv,"ax",%progbits
 929              		.align	1
 930              		.syntax unified
 931              		.thumb
 932              		.thumb_func
 933              		.fpu fpv4-sp-d16
 935              	_ZL12MX_SPI1_Initv:
 936              		.fnstart
 937              	.LFB147:
 483:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccUlURmd.s 			page 39


 938              		.loc 1 483 1 is_stmt 1 view -0
 939              		.cfi_startproc
 940              		@ args = 0, pretend = 0, frame = 0
 941              		@ frame_needed = 0, uses_anonymous_args = 0
 942 0000 08B5     		push	{r3, lr}
 943              		.save {r3, lr}
 944              	.LCFI11:
 945              		.cfi_def_cfa_offset 8
 946              		.cfi_offset 3, -8
 947              		.cfi_offset 14, -4
 493:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 948              		.loc 1 493 3 view .LVU274
 493:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 949              		.loc 1 493 18 is_stmt 0 view .LVU275
 950 0002 0C48     		ldr	r0, .L68
 951 0004 0C4B     		ldr	r3, .L68+4
 952 0006 0360     		str	r3, [r0]
 494:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 953              		.loc 1 494 3 is_stmt 1 view .LVU276
 494:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 954              		.loc 1 494 19 is_stmt 0 view .LVU277
 955 0008 4FF48273 		mov	r3, #260
 956 000c 4360     		str	r3, [r0, #4]
 495:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 957              		.loc 1 495 3 is_stmt 1 view .LVU278
 495:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 958              		.loc 1 495 24 is_stmt 0 view .LVU279
 959 000e 0023     		movs	r3, #0
 960 0010 8360     		str	r3, [r0, #8]
 496:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 961              		.loc 1 496 3 is_stmt 1 view .LVU280
 496:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 962              		.loc 1 496 23 is_stmt 0 view .LVU281
 963 0012 C360     		str	r3, [r0, #12]
 497:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 964              		.loc 1 497 3 is_stmt 1 view .LVU282
 497:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 965              		.loc 1 497 26 is_stmt 0 view .LVU283
 966 0014 0361     		str	r3, [r0, #16]
 498:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 967              		.loc 1 498 3 is_stmt 1 view .LVU284
 498:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 968              		.loc 1 498 23 is_stmt 0 view .LVU285
 969 0016 4361     		str	r3, [r0, #20]
 499:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 970              		.loc 1 499 3 is_stmt 1 view .LVU286
 499:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 971              		.loc 1 499 18 is_stmt 0 view .LVU287
 972 0018 8361     		str	r3, [r0, #24]
 500:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 973              		.loc 1 500 3 is_stmt 1 view .LVU288
 500:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 974              		.loc 1 500 32 is_stmt 0 view .LVU289
 975 001a C361     		str	r3, [r0, #28]
 501:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 976              		.loc 1 501 3 is_stmt 1 view .LVU290
 501:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
ARM GAS  /tmp/ccUlURmd.s 			page 40


 977              		.loc 1 501 23 is_stmt 0 view .LVU291
 978 001c 0362     		str	r3, [r0, #32]
 502:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 979              		.loc 1 502 3 is_stmt 1 view .LVU292
 502:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 980              		.loc 1 502 21 is_stmt 0 view .LVU293
 981 001e 4362     		str	r3, [r0, #36]
 503:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 982              		.loc 1 503 3 is_stmt 1 view .LVU294
 503:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 983              		.loc 1 503 29 is_stmt 0 view .LVU295
 984 0020 8362     		str	r3, [r0, #40]
 504:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 985              		.loc 1 504 3 is_stmt 1 view .LVU296
 504:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 986              		.loc 1 504 28 is_stmt 0 view .LVU297
 987 0022 0A23     		movs	r3, #10
 988 0024 C362     		str	r3, [r0, #44]
 505:Core/Src/main.cpp ****   {
 989              		.loc 1 505 3 is_stmt 1 view .LVU298
 505:Core/Src/main.cpp ****   {
 990              		.loc 1 505 19 is_stmt 0 view .LVU299
 991 0026 FFF7FEFF 		bl	HAL_SPI_Init
 992              	.LVL35:
 505:Core/Src/main.cpp ****   {
 993              		.loc 1 505 3 view .LVU300
 994 002a 00B9     		cbnz	r0, .L67
 513:Core/Src/main.cpp **** 
 995              		.loc 1 513 1 view .LVU301
 996 002c 08BD     		pop	{r3, pc}
 997              	.L67:
 507:Core/Src/main.cpp ****   }
 998              		.loc 1 507 5 is_stmt 1 view .LVU302
 507:Core/Src/main.cpp ****   }
 999              		.loc 1 507 18 is_stmt 0 view .LVU303
 1000 002e FFF7FEFF 		bl	Error_Handler
 1001              	.LVL36:
 1002              	.L69:
 1003 0032 00BF     		.align	2
 1004              	.L68:
 1005 0034 00000000 		.word	.LANCHOR12
 1006 0038 00300140 		.word	1073819648
 1007              		.cfi_endproc
 1008              	.LFE147:
 1009              		.fnend
 1011              		.section	.text._ZL12MX_SPI5_Initv,"ax",%progbits
 1012              		.align	1
 1013              		.syntax unified
 1014              		.thumb
 1015              		.thumb_func
 1016              		.fpu fpv4-sp-d16
 1018              	_ZL12MX_SPI5_Initv:
 1019              		.fnstart
 1020              	.LFB148:
 521:Core/Src/main.cpp **** 
 1021              		.loc 1 521 1 is_stmt 1 view -0
 1022              		.cfi_startproc
ARM GAS  /tmp/ccUlURmd.s 			page 41


 1023              		@ args = 0, pretend = 0, frame = 0
 1024              		@ frame_needed = 0, uses_anonymous_args = 0
 1025 0000 08B5     		push	{r3, lr}
 1026              		.save {r3, lr}
 1027              	.LCFI12:
 1028              		.cfi_def_cfa_offset 8
 1029              		.cfi_offset 3, -8
 1030              		.cfi_offset 14, -4
 531:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1031              		.loc 1 531 3 view .LVU305
 531:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1032              		.loc 1 531 18 is_stmt 0 view .LVU306
 1033 0002 0C48     		ldr	r0, .L74
 1034 0004 0C4B     		ldr	r3, .L74+4
 1035 0006 0360     		str	r3, [r0]
 532:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1036              		.loc 1 532 3 is_stmt 1 view .LVU307
 532:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1037              		.loc 1 532 19 is_stmt 0 view .LVU308
 1038 0008 4FF48273 		mov	r3, #260
 1039 000c 4360     		str	r3, [r0, #4]
 533:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1040              		.loc 1 533 3 is_stmt 1 view .LVU309
 533:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1041              		.loc 1 533 24 is_stmt 0 view .LVU310
 1042 000e 0023     		movs	r3, #0
 1043 0010 8360     		str	r3, [r0, #8]
 534:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1044              		.loc 1 534 3 is_stmt 1 view .LVU311
 534:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1045              		.loc 1 534 23 is_stmt 0 view .LVU312
 1046 0012 C360     		str	r3, [r0, #12]
 535:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1047              		.loc 1 535 3 is_stmt 1 view .LVU313
 535:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1048              		.loc 1 535 26 is_stmt 0 view .LVU314
 1049 0014 0361     		str	r3, [r0, #16]
 536:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 1050              		.loc 1 536 3 is_stmt 1 view .LVU315
 536:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 1051              		.loc 1 536 23 is_stmt 0 view .LVU316
 1052 0016 4361     		str	r3, [r0, #20]
 537:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1053              		.loc 1 537 3 is_stmt 1 view .LVU317
 537:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1054              		.loc 1 537 18 is_stmt 0 view .LVU318
 1055 0018 8361     		str	r3, [r0, #24]
 538:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1056              		.loc 1 538 3 is_stmt 1 view .LVU319
 538:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1057              		.loc 1 538 32 is_stmt 0 view .LVU320
 1058 001a C361     		str	r3, [r0, #28]
 539:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1059              		.loc 1 539 3 is_stmt 1 view .LVU321
 539:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1060              		.loc 1 539 23 is_stmt 0 view .LVU322
 1061 001c 0362     		str	r3, [r0, #32]
ARM GAS  /tmp/ccUlURmd.s 			page 42


 540:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1062              		.loc 1 540 3 is_stmt 1 view .LVU323
 540:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1063              		.loc 1 540 21 is_stmt 0 view .LVU324
 1064 001e 4362     		str	r3, [r0, #36]
 541:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 1065              		.loc 1 541 3 is_stmt 1 view .LVU325
 541:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 1066              		.loc 1 541 29 is_stmt 0 view .LVU326
 1067 0020 8362     		str	r3, [r0, #40]
 542:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1068              		.loc 1 542 3 is_stmt 1 view .LVU327
 542:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1069              		.loc 1 542 28 is_stmt 0 view .LVU328
 1070 0022 0A23     		movs	r3, #10
 1071 0024 C362     		str	r3, [r0, #44]
 543:Core/Src/main.cpp ****   {
 1072              		.loc 1 543 3 is_stmt 1 view .LVU329
 543:Core/Src/main.cpp ****   {
 1073              		.loc 1 543 19 is_stmt 0 view .LVU330
 1074 0026 FFF7FEFF 		bl	HAL_SPI_Init
 1075              	.LVL37:
 543:Core/Src/main.cpp ****   {
 1076              		.loc 1 543 3 view .LVU331
 1077 002a 00B9     		cbnz	r0, .L73
 551:Core/Src/main.cpp **** 
 1078              		.loc 1 551 1 view .LVU332
 1079 002c 08BD     		pop	{r3, pc}
 1080              	.L73:
 545:Core/Src/main.cpp ****   }
 1081              		.loc 1 545 5 is_stmt 1 view .LVU333
 545:Core/Src/main.cpp ****   }
 1082              		.loc 1 545 18 is_stmt 0 view .LVU334
 1083 002e FFF7FEFF 		bl	Error_Handler
 1084              	.LVL38:
 1085              	.L75:
 1086 0032 00BF     		.align	2
 1087              	.L74:
 1088 0034 00000000 		.word	.LANCHOR13
 1089 0038 00500140 		.word	1073827840
 1090              		.cfi_endproc
 1091              	.LFE148:
 1092              		.fnend
 1094              		.section	.text._ZL19MX_USART1_UART_Initv,"ax",%progbits
 1095              		.align	1
 1096              		.syntax unified
 1097              		.thumb
 1098              		.thumb_func
 1099              		.fpu fpv4-sp-d16
 1101              	_ZL19MX_USART1_UART_Initv:
 1102              		.fnstart
 1103              	.LFB152:
 675:Core/Src/main.cpp **** 
 1104              		.loc 1 675 1 is_stmt 1 view -0
 1105              		.cfi_startproc
 1106              		@ args = 0, pretend = 0, frame = 0
 1107              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccUlURmd.s 			page 43


 1108 0000 08B5     		push	{r3, lr}
 1109              		.save {r3, lr}
 1110              	.LCFI13:
 1111              		.cfi_def_cfa_offset 8
 1112              		.cfi_offset 3, -8
 1113              		.cfi_offset 14, -4
 684:Core/Src/main.cpp ****   huart1.Init.BaudRate = 115200;
 1114              		.loc 1 684 3 view .LVU336
 684:Core/Src/main.cpp ****   huart1.Init.BaudRate = 115200;
 1115              		.loc 1 684 19 is_stmt 0 view .LVU337
 1116 0002 0A48     		ldr	r0, .L80
 1117 0004 0A4B     		ldr	r3, .L80+4
 1118 0006 0360     		str	r3, [r0]
 685:Core/Src/main.cpp ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1119              		.loc 1 685 3 is_stmt 1 view .LVU338
 685:Core/Src/main.cpp ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1120              		.loc 1 685 24 is_stmt 0 view .LVU339
 1121 0008 4FF4E133 		mov	r3, #115200
 1122 000c 4360     		str	r3, [r0, #4]
 686:Core/Src/main.cpp ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1123              		.loc 1 686 3 is_stmt 1 view .LVU340
 686:Core/Src/main.cpp ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1124              		.loc 1 686 26 is_stmt 0 view .LVU341
 1125 000e 0023     		movs	r3, #0
 1126 0010 8360     		str	r3, [r0, #8]
 687:Core/Src/main.cpp ****   huart1.Init.Parity = UART_PARITY_NONE;
 1127              		.loc 1 687 3 is_stmt 1 view .LVU342
 687:Core/Src/main.cpp ****   huart1.Init.Parity = UART_PARITY_NONE;
 1128              		.loc 1 687 24 is_stmt 0 view .LVU343
 1129 0012 C360     		str	r3, [r0, #12]
 688:Core/Src/main.cpp ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1130              		.loc 1 688 3 is_stmt 1 view .LVU344
 688:Core/Src/main.cpp ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1131              		.loc 1 688 22 is_stmt 0 view .LVU345
 1132 0014 0361     		str	r3, [r0, #16]
 689:Core/Src/main.cpp ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1133              		.loc 1 689 3 is_stmt 1 view .LVU346
 689:Core/Src/main.cpp ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1134              		.loc 1 689 20 is_stmt 0 view .LVU347
 1135 0016 0C22     		movs	r2, #12
 1136 0018 4261     		str	r2, [r0, #20]
 690:Core/Src/main.cpp ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1137              		.loc 1 690 3 is_stmt 1 view .LVU348
 690:Core/Src/main.cpp ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1138              		.loc 1 690 25 is_stmt 0 view .LVU349
 1139 001a 8361     		str	r3, [r0, #24]
 691:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1140              		.loc 1 691 3 is_stmt 1 view .LVU350
 691:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1141              		.loc 1 691 28 is_stmt 0 view .LVU351
 1142 001c C361     		str	r3, [r0, #28]
 692:Core/Src/main.cpp ****   {
 1143              		.loc 1 692 3 is_stmt 1 view .LVU352
 692:Core/Src/main.cpp ****   {
 1144              		.loc 1 692 20 is_stmt 0 view .LVU353
 1145 001e FFF7FEFF 		bl	HAL_UART_Init
 1146              	.LVL39:
ARM GAS  /tmp/ccUlURmd.s 			page 44


 692:Core/Src/main.cpp ****   {
 1147              		.loc 1 692 3 view .LVU354
 1148 0022 00B9     		cbnz	r0, .L79
 700:Core/Src/main.cpp **** 
 1149              		.loc 1 700 1 view .LVU355
 1150 0024 08BD     		pop	{r3, pc}
 1151              	.L79:
 694:Core/Src/main.cpp ****   }
 1152              		.loc 1 694 5 is_stmt 1 view .LVU356
 694:Core/Src/main.cpp ****   }
 1153              		.loc 1 694 18 is_stmt 0 view .LVU357
 1154 0026 FFF7FEFF 		bl	Error_Handler
 1155              	.LVL40:
 1156              	.L81:
 1157 002a 00BF     		.align	2
 1158              	.L80:
 1159 002c 00000000 		.word	.LANCHOR14
 1160 0030 00100140 		.word	1073811456
 1161              		.cfi_endproc
 1162              	.LFE152:
 1163              		.fnend
 1165              		.section	.text._ZL19MX_USART2_UART_Initv,"ax",%progbits
 1166              		.align	1
 1167              		.syntax unified
 1168              		.thumb
 1169              		.thumb_func
 1170              		.fpu fpv4-sp-d16
 1172              	_ZL19MX_USART2_UART_Initv:
 1173              		.fnstart
 1174              	.LFB153:
 708:Core/Src/main.cpp **** 
 1175              		.loc 1 708 1 is_stmt 1 view -0
 1176              		.cfi_startproc
 1177              		@ args = 0, pretend = 0, frame = 0
 1178              		@ frame_needed = 0, uses_anonymous_args = 0
 1179 0000 08B5     		push	{r3, lr}
 1180              		.save {r3, lr}
 1181              	.LCFI14:
 1182              		.cfi_def_cfa_offset 8
 1183              		.cfi_offset 3, -8
 1184              		.cfi_offset 14, -4
 717:Core/Src/main.cpp ****   huart2.Init.BaudRate = 115200;
 1185              		.loc 1 717 3 view .LVU359
 717:Core/Src/main.cpp ****   huart2.Init.BaudRate = 115200;
 1186              		.loc 1 717 19 is_stmt 0 view .LVU360
 1187 0002 0A48     		ldr	r0, .L86
 1188 0004 0A4B     		ldr	r3, .L86+4
 1189 0006 0360     		str	r3, [r0]
 718:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1190              		.loc 1 718 3 is_stmt 1 view .LVU361
 718:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1191              		.loc 1 718 24 is_stmt 0 view .LVU362
 1192 0008 4FF4E133 		mov	r3, #115200
 1193 000c 4360     		str	r3, [r0, #4]
 719:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1194              		.loc 1 719 3 is_stmt 1 view .LVU363
 719:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
ARM GAS  /tmp/ccUlURmd.s 			page 45


 1195              		.loc 1 719 26 is_stmt 0 view .LVU364
 1196 000e 0023     		movs	r3, #0
 1197 0010 8360     		str	r3, [r0, #8]
 720:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 1198              		.loc 1 720 3 is_stmt 1 view .LVU365
 720:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 1199              		.loc 1 720 24 is_stmt 0 view .LVU366
 1200 0012 C360     		str	r3, [r0, #12]
 721:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1201              		.loc 1 721 3 is_stmt 1 view .LVU367
 721:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1202              		.loc 1 721 22 is_stmt 0 view .LVU368
 1203 0014 0361     		str	r3, [r0, #16]
 722:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1204              		.loc 1 722 3 is_stmt 1 view .LVU369
 722:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1205              		.loc 1 722 20 is_stmt 0 view .LVU370
 1206 0016 0C22     		movs	r2, #12
 1207 0018 4261     		str	r2, [r0, #20]
 723:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1208              		.loc 1 723 3 is_stmt 1 view .LVU371
 723:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1209              		.loc 1 723 25 is_stmt 0 view .LVU372
 1210 001a 8361     		str	r3, [r0, #24]
 724:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1211              		.loc 1 724 3 is_stmt 1 view .LVU373
 724:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1212              		.loc 1 724 28 is_stmt 0 view .LVU374
 1213 001c C361     		str	r3, [r0, #28]
 725:Core/Src/main.cpp ****   {
 1214              		.loc 1 725 3 is_stmt 1 view .LVU375
 725:Core/Src/main.cpp ****   {
 1215              		.loc 1 725 20 is_stmt 0 view .LVU376
 1216 001e FFF7FEFF 		bl	HAL_UART_Init
 1217              	.LVL41:
 725:Core/Src/main.cpp ****   {
 1218              		.loc 1 725 3 view .LVU377
 1219 0022 00B9     		cbnz	r0, .L85
 733:Core/Src/main.cpp **** 
 1220              		.loc 1 733 1 view .LVU378
 1221 0024 08BD     		pop	{r3, pc}
 1222              	.L85:
 727:Core/Src/main.cpp ****   }
 1223              		.loc 1 727 5 is_stmt 1 view .LVU379
 727:Core/Src/main.cpp ****   }
 1224              		.loc 1 727 18 is_stmt 0 view .LVU380
 1225 0026 FFF7FEFF 		bl	Error_Handler
 1226              	.LVL42:
 1227              	.L87:
 1228 002a 00BF     		.align	2
 1229              	.L86:
 1230 002c 00000000 		.word	.LANCHOR15
 1231 0030 00440040 		.word	1073759232
 1232              		.cfi_endproc
 1233              	.LFE153:
 1234              		.fnend
 1236              		.section	.text._ZL19MX_USART6_UART_Initv,"ax",%progbits
ARM GAS  /tmp/ccUlURmd.s 			page 46


 1237              		.align	1
 1238              		.syntax unified
 1239              		.thumb
 1240              		.thumb_func
 1241              		.fpu fpv4-sp-d16
 1243              	_ZL19MX_USART6_UART_Initv:
 1244              		.fnstart
 1245              	.LFB154:
 741:Core/Src/main.cpp **** 
 1246              		.loc 1 741 1 is_stmt 1 view -0
 1247              		.cfi_startproc
 1248              		@ args = 0, pretend = 0, frame = 0
 1249              		@ frame_needed = 0, uses_anonymous_args = 0
 1250 0000 08B5     		push	{r3, lr}
 1251              		.save {r3, lr}
 1252              	.LCFI15:
 1253              		.cfi_def_cfa_offset 8
 1254              		.cfi_offset 3, -8
 1255              		.cfi_offset 14, -4
 750:Core/Src/main.cpp ****   huart6.Init.BaudRate = 115200;
 1256              		.loc 1 750 3 view .LVU382
 750:Core/Src/main.cpp ****   huart6.Init.BaudRate = 115200;
 1257              		.loc 1 750 19 is_stmt 0 view .LVU383
 1258 0002 0A48     		ldr	r0, .L92
 1259 0004 0A4B     		ldr	r3, .L92+4
 1260 0006 0360     		str	r3, [r0]
 751:Core/Src/main.cpp ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 1261              		.loc 1 751 3 is_stmt 1 view .LVU384
 751:Core/Src/main.cpp ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 1262              		.loc 1 751 24 is_stmt 0 view .LVU385
 1263 0008 4FF4E133 		mov	r3, #115200
 1264 000c 4360     		str	r3, [r0, #4]
 752:Core/Src/main.cpp ****   huart6.Init.StopBits = UART_STOPBITS_1;
 1265              		.loc 1 752 3 is_stmt 1 view .LVU386
 752:Core/Src/main.cpp ****   huart6.Init.StopBits = UART_STOPBITS_1;
 1266              		.loc 1 752 26 is_stmt 0 view .LVU387
 1267 000e 0023     		movs	r3, #0
 1268 0010 8360     		str	r3, [r0, #8]
 753:Core/Src/main.cpp ****   huart6.Init.Parity = UART_PARITY_NONE;
 1269              		.loc 1 753 3 is_stmt 1 view .LVU388
 753:Core/Src/main.cpp ****   huart6.Init.Parity = UART_PARITY_NONE;
 1270              		.loc 1 753 24 is_stmt 0 view .LVU389
 1271 0012 C360     		str	r3, [r0, #12]
 754:Core/Src/main.cpp ****   huart6.Init.Mode = UART_MODE_TX_RX;
 1272              		.loc 1 754 3 is_stmt 1 view .LVU390
 754:Core/Src/main.cpp ****   huart6.Init.Mode = UART_MODE_TX_RX;
 1273              		.loc 1 754 22 is_stmt 0 view .LVU391
 1274 0014 0361     		str	r3, [r0, #16]
 755:Core/Src/main.cpp ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1275              		.loc 1 755 3 is_stmt 1 view .LVU392
 755:Core/Src/main.cpp ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1276              		.loc 1 755 20 is_stmt 0 view .LVU393
 1277 0016 0C22     		movs	r2, #12
 1278 0018 4261     		str	r2, [r0, #20]
 756:Core/Src/main.cpp ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 1279              		.loc 1 756 3 is_stmt 1 view .LVU394
 756:Core/Src/main.cpp ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
ARM GAS  /tmp/ccUlURmd.s 			page 47


 1280              		.loc 1 756 25 is_stmt 0 view .LVU395
 1281 001a 8361     		str	r3, [r0, #24]
 757:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 1282              		.loc 1 757 3 is_stmt 1 view .LVU396
 757:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 1283              		.loc 1 757 28 is_stmt 0 view .LVU397
 1284 001c C361     		str	r3, [r0, #28]
 758:Core/Src/main.cpp ****   {
 1285              		.loc 1 758 3 is_stmt 1 view .LVU398
 758:Core/Src/main.cpp ****   {
 1286              		.loc 1 758 20 is_stmt 0 view .LVU399
 1287 001e FFF7FEFF 		bl	HAL_UART_Init
 1288              	.LVL43:
 758:Core/Src/main.cpp ****   {
 1289              		.loc 1 758 3 view .LVU400
 1290 0022 00B9     		cbnz	r0, .L91
 766:Core/Src/main.cpp **** 
 1291              		.loc 1 766 1 view .LVU401
 1292 0024 08BD     		pop	{r3, pc}
 1293              	.L91:
 760:Core/Src/main.cpp ****   }
 1294              		.loc 1 760 5 is_stmt 1 view .LVU402
 760:Core/Src/main.cpp ****   }
 1295              		.loc 1 760 18 is_stmt 0 view .LVU403
 1296 0026 FFF7FEFF 		bl	Error_Handler
 1297              	.LVL44:
 1298              	.L93:
 1299 002a 00BF     		.align	2
 1300              	.L92:
 1301 002c 00000000 		.word	.LANCHOR16
 1302 0030 00140140 		.word	1073812480
 1303              		.cfi_endproc
 1304              	.LFE154:
 1305              		.fnend
 1307              		.section	.text._ZL22MX_USB_OTG_FS_PCD_Initv,"ax",%progbits
 1308              		.align	1
 1309              		.syntax unified
 1310              		.thumb
 1311              		.thumb_func
 1312              		.fpu fpv4-sp-d16
 1314              	_ZL22MX_USB_OTG_FS_PCD_Initv:
 1315              		.fnstart
 1316              	.LFB155:
 774:Core/Src/main.cpp **** 
 1317              		.loc 1 774 1 is_stmt 1 view -0
 1318              		.cfi_startproc
 1319              		@ args = 0, pretend = 0, frame = 0
 1320              		@ frame_needed = 0, uses_anonymous_args = 0
 1321 0000 08B5     		push	{r3, lr}
 1322              		.save {r3, lr}
 1323              	.LCFI16:
 1324              		.cfi_def_cfa_offset 8
 1325              		.cfi_offset 3, -8
 1326              		.cfi_offset 14, -4
 783:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 1327              		.loc 1 783 3 view .LVU405
 783:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
ARM GAS  /tmp/ccUlURmd.s 			page 48


 1328              		.loc 1 783 28 is_stmt 0 view .LVU406
 1329 0002 0B48     		ldr	r0, .L98
 1330 0004 4FF0A043 		mov	r3, #1342177280
 1331 0008 0360     		str	r3, [r0]
 784:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1332              		.loc 1 784 3 is_stmt 1 view .LVU407
 784:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1333              		.loc 1 784 38 is_stmt 0 view .LVU408
 1334 000a 0423     		movs	r3, #4
 1335 000c 4360     		str	r3, [r0, #4]
 785:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1336              		.loc 1 785 3 is_stmt 1 view .LVU409
 785:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1337              		.loc 1 785 30 is_stmt 0 view .LVU410
 1338 000e 0222     		movs	r2, #2
 1339 0010 C260     		str	r2, [r0, #12]
 786:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1340              		.loc 1 786 3 is_stmt 1 view .LVU411
 786:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1341              		.loc 1 786 35 is_stmt 0 view .LVU412
 1342 0012 0023     		movs	r3, #0
 1343 0014 0361     		str	r3, [r0, #16]
 787:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1344              		.loc 1 787 3 is_stmt 1 view .LVU413
 787:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1345              		.loc 1 787 35 is_stmt 0 view .LVU414
 1346 0016 8261     		str	r2, [r0, #24]
 788:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1347              		.loc 1 788 3 is_stmt 1 view .LVU415
 788:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1348              		.loc 1 788 35 is_stmt 0 view .LVU416
 1349 0018 C361     		str	r3, [r0, #28]
 789:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1350              		.loc 1 789 3 is_stmt 1 view .LVU417
 789:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1351              		.loc 1 789 41 is_stmt 0 view .LVU418
 1352 001a 0362     		str	r3, [r0, #32]
 790:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1353              		.loc 1 790 3 is_stmt 1 view .LVU419
 790:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1354              		.loc 1 790 35 is_stmt 0 view .LVU420
 1355 001c 4362     		str	r3, [r0, #36]
 791:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1356              		.loc 1 791 3 is_stmt 1 view .LVU421
 791:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1357              		.loc 1 791 44 is_stmt 0 view .LVU422
 1358 001e C362     		str	r3, [r0, #44]
 792:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1359              		.loc 1 792 3 is_stmt 1 view .LVU423
 792:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1360              		.loc 1 792 42 is_stmt 0 view .LVU424
 1361 0020 0363     		str	r3, [r0, #48]
 793:Core/Src/main.cpp ****   {
 1362              		.loc 1 793 3 is_stmt 1 view .LVU425
 793:Core/Src/main.cpp ****   {
 1363              		.loc 1 793 19 is_stmt 0 view .LVU426
 1364 0022 FFF7FEFF 		bl	HAL_PCD_Init
ARM GAS  /tmp/ccUlURmd.s 			page 49


 1365              	.LVL45:
 793:Core/Src/main.cpp ****   {
 1366              		.loc 1 793 3 view .LVU427
 1367 0026 00B9     		cbnz	r0, .L97
 801:Core/Src/main.cpp **** 
 1368              		.loc 1 801 1 view .LVU428
 1369 0028 08BD     		pop	{r3, pc}
 1370              	.L97:
 795:Core/Src/main.cpp ****   }
 1371              		.loc 1 795 5 is_stmt 1 view .LVU429
 795:Core/Src/main.cpp ****   }
 1372              		.loc 1 795 18 is_stmt 0 view .LVU430
 1373 002a FFF7FEFF 		bl	Error_Handler
 1374              	.LVL46:
 1375              	.L99:
 1376 002e 00BF     		.align	2
 1377              	.L98:
 1378 0030 00000000 		.word	.LANCHOR17
 1379              		.cfi_endproc
 1380              	.LFE155:
 1381              		.fnend
 1383              		.section	.text._ZL12MX_ADC1_Initv,"ax",%progbits
 1384              		.align	1
 1385              		.syntax unified
 1386              		.thumb
 1387              		.thumb_func
 1388              		.fpu fpv4-sp-d16
 1390              	_ZL12MX_ADC1_Initv:
 1391              		.fnstart
 1392              	.LFB140:
 227:Core/Src/main.cpp **** 
 1393              		.loc 1 227 1 is_stmt 1 view -0
 1394              		.cfi_startproc
 1395              		@ args = 0, pretend = 0, frame = 16
 1396              		@ frame_needed = 0, uses_anonymous_args = 0
 1397 0000 00B5     		push	{lr}
 1398              		.save {lr}
 1399              	.LCFI17:
 1400              		.cfi_def_cfa_offset 4
 1401              		.cfi_offset 14, -4
 1402              		.pad #20
 1403 0002 85B0     		sub	sp, sp, #20
 1404              	.LCFI18:
 1405              		.cfi_def_cfa_offset 24
 233:Core/Src/main.cpp **** 
 1406              		.loc 1 233 3 view .LVU432
 233:Core/Src/main.cpp **** 
 1407              		.loc 1 233 26 is_stmt 0 view .LVU433
 1408 0004 0023     		movs	r3, #0
 1409 0006 0093     		str	r3, [sp]
 1410 0008 0193     		str	r3, [sp, #4]
 1411 000a 0293     		str	r3, [sp, #8]
 1412 000c 0393     		str	r3, [sp, #12]
 240:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1413              		.loc 1 240 3 is_stmt 1 view .LVU434
 240:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1414              		.loc 1 240 18 is_stmt 0 view .LVU435
ARM GAS  /tmp/ccUlURmd.s 			page 50


 1415 000e 1348     		ldr	r0, .L106
 1416 0010 134A     		ldr	r2, .L106+4
 1417 0012 0260     		str	r2, [r0]
 241:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1418              		.loc 1 241 3 is_stmt 1 view .LVU436
 241:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1419              		.loc 1 241 29 is_stmt 0 view .LVU437
 1420 0014 4360     		str	r3, [r0, #4]
 242:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1421              		.loc 1 242 3 is_stmt 1 view .LVU438
 242:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1422              		.loc 1 242 25 is_stmt 0 view .LVU439
 1423 0016 8360     		str	r3, [r0, #8]
 243:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1424              		.loc 1 243 3 is_stmt 1 view .LVU440
 243:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1425              		.loc 1 243 27 is_stmt 0 view .LVU441
 1426 0018 0361     		str	r3, [r0, #16]
 244:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1427              		.loc 1 244 3 is_stmt 1 view .LVU442
 244:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1428              		.loc 1 244 33 is_stmt 0 view .LVU443
 1429 001a 0376     		strb	r3, [r0, #24]
 245:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1430              		.loc 1 245 3 is_stmt 1 view .LVU444
 245:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1431              		.loc 1 245 36 is_stmt 0 view .LVU445
 1432 001c 80F82030 		strb	r3, [r0, #32]
 246:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1433              		.loc 1 246 3 is_stmt 1 view .LVU446
 246:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1434              		.loc 1 246 35 is_stmt 0 view .LVU447
 1435 0020 C362     		str	r3, [r0, #44]
 247:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1436              		.loc 1 247 3 is_stmt 1 view .LVU448
 247:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1437              		.loc 1 247 31 is_stmt 0 view .LVU449
 1438 0022 104A     		ldr	r2, .L106+8
 1439 0024 8262     		str	r2, [r0, #40]
 248:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 1440              		.loc 1 248 3 is_stmt 1 view .LVU450
 248:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 1441              		.loc 1 248 24 is_stmt 0 view .LVU451
 1442 0026 C360     		str	r3, [r0, #12]
 249:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1443              		.loc 1 249 3 is_stmt 1 view .LVU452
 249:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1444              		.loc 1 249 30 is_stmt 0 view .LVU453
 1445 0028 0122     		movs	r2, #1
 1446 002a C261     		str	r2, [r0, #28]
 250:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1447              		.loc 1 250 3 is_stmt 1 view .LVU454
 250:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1448              		.loc 1 250 36 is_stmt 0 view .LVU455
 1449 002c 80F83030 		strb	r3, [r0, #48]
 251:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1450              		.loc 1 251 3 is_stmt 1 view .LVU456
ARM GAS  /tmp/ccUlURmd.s 			page 51


 251:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1451              		.loc 1 251 27 is_stmt 0 view .LVU457
 1452 0030 4261     		str	r2, [r0, #20]
 252:Core/Src/main.cpp ****   {
 1453              		.loc 1 252 3 is_stmt 1 view .LVU458
 252:Core/Src/main.cpp ****   {
 1454              		.loc 1 252 19 is_stmt 0 view .LVU459
 1455 0032 FFF7FEFF 		bl	HAL_ADC_Init
 1456              	.LVL47:
 252:Core/Src/main.cpp ****   {
 1457              		.loc 1 252 3 view .LVU460
 1458 0036 68B9     		cbnz	r0, .L104
 258:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1459              		.loc 1 258 3 is_stmt 1 view .LVU461
 258:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1460              		.loc 1 258 19 is_stmt 0 view .LVU462
 1461 0038 0A23     		movs	r3, #10
 1462 003a 0093     		str	r3, [sp]
 259:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1463              		.loc 1 259 3 is_stmt 1 view .LVU463
 259:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1464              		.loc 1 259 16 is_stmt 0 view .LVU464
 1465 003c 0123     		movs	r3, #1
 1466 003e 0193     		str	r3, [sp, #4]
 260:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1467              		.loc 1 260 3 is_stmt 1 view .LVU465
 260:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1468              		.loc 1 260 24 is_stmt 0 view .LVU466
 1469 0040 0023     		movs	r3, #0
 1470 0042 0293     		str	r3, [sp, #8]
 261:Core/Src/main.cpp ****   {
 1471              		.loc 1 261 3 is_stmt 1 view .LVU467
 261:Core/Src/main.cpp ****   {
 1472              		.loc 1 261 28 is_stmt 0 view .LVU468
 1473 0044 6946     		mov	r1, sp
 1474 0046 0548     		ldr	r0, .L106
 1475 0048 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1476              	.LVL48:
 261:Core/Src/main.cpp ****   {
 1477              		.loc 1 261 3 view .LVU469
 1478 004c 20B9     		cbnz	r0, .L105
 269:Core/Src/main.cpp **** 
 1479              		.loc 1 269 1 view .LVU470
 1480 004e 05B0     		add	sp, sp, #20
 1481              	.LCFI19:
 1482              		.cfi_remember_state
 1483              		.cfi_def_cfa_offset 4
 1484              		@ sp needed
 1485 0050 5DF804FB 		ldr	pc, [sp], #4
 1486              	.L104:
 1487              	.LCFI20:
 1488              		.cfi_restore_state
 254:Core/Src/main.cpp ****   }
 1489              		.loc 1 254 5 is_stmt 1 view .LVU471
 254:Core/Src/main.cpp ****   }
 1490              		.loc 1 254 18 is_stmt 0 view .LVU472
 1491 0054 FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccUlURmd.s 			page 52


 1492              	.LVL49:
 1493              	.L105:
 263:Core/Src/main.cpp ****   }
 1494              		.loc 1 263 5 is_stmt 1 view .LVU473
 263:Core/Src/main.cpp ****   }
 1495              		.loc 1 263 18 is_stmt 0 view .LVU474
 1496 0058 FFF7FEFF 		bl	Error_Handler
 1497              	.LVL50:
 1498              	.L107:
 1499              		.align	2
 1500              	.L106:
 1501 005c 00000000 		.word	.LANCHOR4
 1502 0060 00200140 		.word	1073815552
 1503 0064 0100000F 		.word	251658241
 1504              		.cfi_endproc
 1505              	.LFE140:
 1506              		.fnend
 1508              		.section	.text._ZL13MX_TIM10_Initv,"ax",%progbits
 1509              		.align	1
 1510              		.syntax unified
 1511              		.thumb
 1512              		.thumb_func
 1513              		.fpu fpv4-sp-d16
 1515              	_ZL13MX_TIM10_Initv:
 1516              		.fnstart
 1517              	.LFB151:
 644:Core/Src/main.cpp **** 
 1518              		.loc 1 644 1 is_stmt 1 view -0
 1519              		.cfi_startproc
 1520              		@ args = 0, pretend = 0, frame = 0
 1521              		@ frame_needed = 0, uses_anonymous_args = 0
 1522 0000 08B5     		push	{r3, lr}
 1523              		.save {r3, lr}
 1524              	.LCFI21:
 1525              		.cfi_def_cfa_offset 8
 1526              		.cfi_offset 3, -8
 1527              		.cfi_offset 14, -4
 653:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 1528              		.loc 1 653 3 view .LVU476
 653:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 1529              		.loc 1 653 19 is_stmt 0 view .LVU477
 1530 0002 0948     		ldr	r0, .L112
 1531 0004 094B     		ldr	r3, .L112+4
 1532 0006 0360     		str	r3, [r0]
 654:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1533              		.loc 1 654 3 is_stmt 1 view .LVU478
 654:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1534              		.loc 1 654 25 is_stmt 0 view .LVU479
 1535 0008 0F23     		movs	r3, #15
 1536 000a 4360     		str	r3, [r0, #4]
 655:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1537              		.loc 1 655 3 is_stmt 1 view .LVU480
 655:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1538              		.loc 1 655 27 is_stmt 0 view .LVU481
 1539 000c 0023     		movs	r3, #0
 1540 000e 8360     		str	r3, [r0, #8]
 656:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  /tmp/ccUlURmd.s 			page 53


 1541              		.loc 1 656 3 is_stmt 1 view .LVU482
 656:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1542              		.loc 1 656 22 is_stmt 0 view .LVU483
 1543 0010 4FF6FF72 		movw	r2, #65535
 1544 0014 C260     		str	r2, [r0, #12]
 657:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1545              		.loc 1 657 3 is_stmt 1 view .LVU484
 657:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1546              		.loc 1 657 29 is_stmt 0 view .LVU485
 1547 0016 0361     		str	r3, [r0, #16]
 658:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1548              		.loc 1 658 3 is_stmt 1 view .LVU486
 658:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1549              		.loc 1 658 33 is_stmt 0 view .LVU487
 1550 0018 8361     		str	r3, [r0, #24]
 659:Core/Src/main.cpp ****   {
 1551              		.loc 1 659 3 is_stmt 1 view .LVU488
 659:Core/Src/main.cpp ****   {
 1552              		.loc 1 659 24 is_stmt 0 view .LVU489
 1553 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1554              	.LVL51:
 659:Core/Src/main.cpp ****   {
 1555              		.loc 1 659 3 view .LVU490
 1556 001e 00B9     		cbnz	r0, .L111
 667:Core/Src/main.cpp **** 
 1557              		.loc 1 667 1 view .LVU491
 1558 0020 08BD     		pop	{r3, pc}
 1559              	.L111:
 661:Core/Src/main.cpp ****   }
 1560              		.loc 1 661 5 is_stmt 1 view .LVU492
 661:Core/Src/main.cpp ****   }
 1561              		.loc 1 661 18 is_stmt 0 view .LVU493
 1562 0022 FFF7FEFF 		bl	Error_Handler
 1563              	.LVL52:
 1564              	.L113:
 1565 0026 00BF     		.align	2
 1566              	.L112:
 1567 0028 00000000 		.word	.LANCHOR0
 1568 002c 00440140 		.word	1073824768
 1569              		.cfi_endproc
 1570              	.LFE151:
 1571              		.fnend
 1573              		.section	.text._ZL12MX_TIM5_Initv,"ax",%progbits
 1574              		.align	1
 1575              		.syntax unified
 1576              		.thumb
 1577              		.thumb_func
 1578              		.fpu fpv4-sp-d16
 1580              	_ZL12MX_TIM5_Initv:
 1581              		.fnstart
 1582              	.LFB149:
 559:Core/Src/main.cpp **** 
 1583              		.loc 1 559 1 is_stmt 1 view -0
 1584              		.cfi_startproc
 1585              		@ args = 0, pretend = 0, frame = 32
 1586              		@ frame_needed = 0, uses_anonymous_args = 0
 1587 0000 00B5     		push	{lr}
ARM GAS  /tmp/ccUlURmd.s 			page 54


 1588              		.save {lr}
 1589              	.LCFI22:
 1590              		.cfi_def_cfa_offset 4
 1591              		.cfi_offset 14, -4
 1592              		.pad #36
 1593 0002 89B0     		sub	sp, sp, #36
 1594              	.LCFI23:
 1595              		.cfi_def_cfa_offset 40
 565:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1596              		.loc 1 565 3 view .LVU495
 565:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1597              		.loc 1 565 26 is_stmt 0 view .LVU496
 1598 0004 0023     		movs	r3, #0
 1599 0006 0393     		str	r3, [sp, #12]
 1600 0008 0493     		str	r3, [sp, #16]
 1601 000a 0593     		str	r3, [sp, #20]
 1602 000c 0693     		str	r3, [sp, #24]
 1603 000e 0793     		str	r3, [sp, #28]
 566:Core/Src/main.cpp **** 
 1604              		.loc 1 566 3 is_stmt 1 view .LVU497
 566:Core/Src/main.cpp **** 
 1605              		.loc 1 566 27 is_stmt 0 view .LVU498
 1606 0010 0193     		str	r3, [sp, #4]
 1607 0012 0293     		str	r3, [sp, #8]
 571:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1608              		.loc 1 571 3 is_stmt 1 view .LVU499
 571:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1609              		.loc 1 571 18 is_stmt 0 view .LVU500
 1610 0014 1248     		ldr	r0, .L122
 1611 0016 134A     		ldr	r2, .L122+4
 1612 0018 0260     		str	r2, [r0]
 572:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1613              		.loc 1 572 3 is_stmt 1 view .LVU501
 572:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1614              		.loc 1 572 24 is_stmt 0 view .LVU502
 1615 001a 4360     		str	r3, [r0, #4]
 573:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 1616              		.loc 1 573 3 is_stmt 1 view .LVU503
 573:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 1617              		.loc 1 573 26 is_stmt 0 view .LVU504
 1618 001c 8360     		str	r3, [r0, #8]
 574:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1619              		.loc 1 574 3 is_stmt 1 view .LVU505
 574:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1620              		.loc 1 574 21 is_stmt 0 view .LVU506
 1621 001e 4FF0FF32 		mov	r2, #-1
 1622 0022 C260     		str	r2, [r0, #12]
 575:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1623              		.loc 1 575 3 is_stmt 1 view .LVU507
 575:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1624              		.loc 1 575 28 is_stmt 0 view .LVU508
 1625 0024 0361     		str	r3, [r0, #16]
 576:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1626              		.loc 1 576 3 is_stmt 1 view .LVU509
 576:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1627              		.loc 1 576 32 is_stmt 0 view .LVU510
 1628 0026 8361     		str	r3, [r0, #24]
ARM GAS  /tmp/ccUlURmd.s 			page 55


 577:Core/Src/main.cpp ****   {
 1629              		.loc 1 577 3 is_stmt 1 view .LVU511
 577:Core/Src/main.cpp ****   {
 1630              		.loc 1 577 24 is_stmt 0 view .LVU512
 1631 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1632              	.LVL53:
 577:Core/Src/main.cpp ****   {
 1633              		.loc 1 577 3 view .LVU513
 1634 002c 90B9     		cbnz	r0, .L119
 581:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1635              		.loc 1 581 3 is_stmt 1 view .LVU514
 581:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1636              		.loc 1 581 26 is_stmt 0 view .LVU515
 1637 002e 0023     		movs	r3, #0
 1638 0030 0393     		str	r3, [sp, #12]
 582:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1639              		.loc 1 582 3 is_stmt 1 view .LVU516
 582:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1640              		.loc 1 582 29 is_stmt 0 view .LVU517
 1641 0032 0493     		str	r3, [sp, #16]
 583:Core/Src/main.cpp ****   {
 1642              		.loc 1 583 3 is_stmt 1 view .LVU518
 583:Core/Src/main.cpp ****   {
 1643              		.loc 1 583 33 is_stmt 0 view .LVU519
 1644 0034 03A9     		add	r1, sp, #12
 1645 0036 0A48     		ldr	r0, .L122
 1646 0038 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1647              	.LVL54:
 583:Core/Src/main.cpp ****   {
 1648              		.loc 1 583 3 view .LVU520
 1649 003c 60B9     		cbnz	r0, .L120
 587:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1650              		.loc 1 587 3 is_stmt 1 view .LVU521
 587:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1651              		.loc 1 587 37 is_stmt 0 view .LVU522
 1652 003e 0023     		movs	r3, #0
 1653 0040 0193     		str	r3, [sp, #4]
 588:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1654              		.loc 1 588 3 is_stmt 1 view .LVU523
 588:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1655              		.loc 1 588 33 is_stmt 0 view .LVU524
 1656 0042 0293     		str	r3, [sp, #8]
 589:Core/Src/main.cpp ****   {
 1657              		.loc 1 589 3 is_stmt 1 view .LVU525
 589:Core/Src/main.cpp ****   {
 1658              		.loc 1 589 44 is_stmt 0 view .LVU526
 1659 0044 01A9     		add	r1, sp, #4
 1660 0046 0648     		ldr	r0, .L122
 1661 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1662              	.LVL55:
 589:Core/Src/main.cpp ****   {
 1663              		.loc 1 589 3 view .LVU527
 1664 004c 30B9     		cbnz	r0, .L121
 597:Core/Src/main.cpp **** 
 1665              		.loc 1 597 1 view .LVU528
 1666 004e 09B0     		add	sp, sp, #36
 1667              	.LCFI24:
ARM GAS  /tmp/ccUlURmd.s 			page 56


 1668              		.cfi_remember_state
 1669              		.cfi_def_cfa_offset 4
 1670              		@ sp needed
 1671 0050 5DF804FB 		ldr	pc, [sp], #4
 1672              	.L119:
 1673              	.LCFI25:
 1674              		.cfi_restore_state
 579:Core/Src/main.cpp ****   }
 1675              		.loc 1 579 5 is_stmt 1 view .LVU529
 579:Core/Src/main.cpp ****   }
 1676              		.loc 1 579 18 is_stmt 0 view .LVU530
 1677 0054 FFF7FEFF 		bl	Error_Handler
 1678              	.LVL56:
 1679              	.L120:
 585:Core/Src/main.cpp ****   }
 1680              		.loc 1 585 5 is_stmt 1 view .LVU531
 585:Core/Src/main.cpp ****   }
 1681              		.loc 1 585 18 is_stmt 0 view .LVU532
 1682 0058 FFF7FEFF 		bl	Error_Handler
 1683              	.LVL57:
 1684              	.L121:
 591:Core/Src/main.cpp ****   }
 1685              		.loc 1 591 5 is_stmt 1 view .LVU533
 591:Core/Src/main.cpp ****   }
 1686              		.loc 1 591 18 is_stmt 0 view .LVU534
 1687 005c FFF7FEFF 		bl	Error_Handler
 1688              	.LVL58:
 1689              	.L123:
 1690              		.align	2
 1691              	.L122:
 1692 0060 00000000 		.word	.LANCHOR18
 1693 0064 000C0040 		.word	1073744896
 1694              		.cfi_endproc
 1695              	.LFE149:
 1696              		.fnend
 1698              		.section	.text._ZL12MX_TIM9_Initv,"ax",%progbits
 1699              		.align	1
 1700              		.syntax unified
 1701              		.thumb
 1702              		.thumb_func
 1703              		.fpu fpv4-sp-d16
 1705              	_ZL12MX_TIM9_Initv:
 1706              		.fnstart
 1707              	.LFB150:
 605:Core/Src/main.cpp **** 
 1708              		.loc 1 605 1 is_stmt 1 view -0
 1709              		.cfi_startproc
 1710              		@ args = 0, pretend = 0, frame = 24
 1711              		@ frame_needed = 0, uses_anonymous_args = 0
 1712 0000 00B5     		push	{lr}
 1713              		.save {lr}
 1714              	.LCFI26:
 1715              		.cfi_def_cfa_offset 4
 1716              		.cfi_offset 14, -4
 1717              		.pad #28
 1718 0002 87B0     		sub	sp, sp, #28
 1719              	.LCFI27:
ARM GAS  /tmp/ccUlURmd.s 			page 57


 1720              		.cfi_def_cfa_offset 32
 611:Core/Src/main.cpp **** 
 1721              		.loc 1 611 3 view .LVU536
 611:Core/Src/main.cpp **** 
 1722              		.loc 1 611 26 is_stmt 0 view .LVU537
 1723 0004 0023     		movs	r3, #0
 1724 0006 0193     		str	r3, [sp, #4]
 1725 0008 0293     		str	r3, [sp, #8]
 1726 000a 0393     		str	r3, [sp, #12]
 1727 000c 0493     		str	r3, [sp, #16]
 1728 000e 0593     		str	r3, [sp, #20]
 616:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 1729              		.loc 1 616 3 is_stmt 1 view .LVU538
 616:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 1730              		.loc 1 616 18 is_stmt 0 view .LVU539
 1731 0010 0D48     		ldr	r0, .L130
 1732 0012 0E4A     		ldr	r2, .L130+4
 1733 0014 0260     		str	r2, [r0]
 617:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1734              		.loc 1 617 3 is_stmt 1 view .LVU540
 617:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1735              		.loc 1 617 24 is_stmt 0 view .LVU541
 1736 0016 4360     		str	r3, [r0, #4]
 618:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 1737              		.loc 1 618 3 is_stmt 1 view .LVU542
 618:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 1738              		.loc 1 618 26 is_stmt 0 view .LVU543
 1739 0018 8360     		str	r3, [r0, #8]
 619:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1740              		.loc 1 619 3 is_stmt 1 view .LVU544
 619:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1741              		.loc 1 619 21 is_stmt 0 view .LVU545
 1742 001a 4FF6FF72 		movw	r2, #65535
 1743 001e C260     		str	r2, [r0, #12]
 620:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1744              		.loc 1 620 3 is_stmt 1 view .LVU546
 620:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1745              		.loc 1 620 28 is_stmt 0 view .LVU547
 1746 0020 0361     		str	r3, [r0, #16]
 621:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 1747              		.loc 1 621 3 is_stmt 1 view .LVU548
 621:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 1748              		.loc 1 621 32 is_stmt 0 view .LVU549
 1749 0022 8361     		str	r3, [r0, #24]
 622:Core/Src/main.cpp ****   {
 1750              		.loc 1 622 3 is_stmt 1 view .LVU550
 622:Core/Src/main.cpp ****   {
 1751              		.loc 1 622 24 is_stmt 0 view .LVU551
 1752 0024 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1753              	.LVL59:
 622:Core/Src/main.cpp ****   {
 1754              		.loc 1 622 3 view .LVU552
 1755 0028 50B9     		cbnz	r0, .L128
 626:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1756              		.loc 1 626 3 is_stmt 1 view .LVU553
 626:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1757              		.loc 1 626 26 is_stmt 0 view .LVU554
ARM GAS  /tmp/ccUlURmd.s 			page 58


 1758 002a 0023     		movs	r3, #0
 1759 002c 0193     		str	r3, [sp, #4]
 627:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 1760              		.loc 1 627 3 is_stmt 1 view .LVU555
 627:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 1761              		.loc 1 627 29 is_stmt 0 view .LVU556
 1762 002e 0293     		str	r3, [sp, #8]
 628:Core/Src/main.cpp ****   {
 1763              		.loc 1 628 3 is_stmt 1 view .LVU557
 628:Core/Src/main.cpp ****   {
 1764              		.loc 1 628 33 is_stmt 0 view .LVU558
 1765 0030 01A9     		add	r1, sp, #4
 1766 0032 0548     		ldr	r0, .L130
 1767 0034 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1768              	.LVL60:
 628:Core/Src/main.cpp ****   {
 1769              		.loc 1 628 3 view .LVU559
 1770 0038 20B9     		cbnz	r0, .L129
 636:Core/Src/main.cpp **** 
 1771              		.loc 1 636 1 view .LVU560
 1772 003a 07B0     		add	sp, sp, #28
 1773              	.LCFI28:
 1774              		.cfi_remember_state
 1775              		.cfi_def_cfa_offset 4
 1776              		@ sp needed
 1777 003c 5DF804FB 		ldr	pc, [sp], #4
 1778              	.L128:
 1779              	.LCFI29:
 1780              		.cfi_restore_state
 624:Core/Src/main.cpp ****   }
 1781              		.loc 1 624 5 is_stmt 1 view .LVU561
 624:Core/Src/main.cpp ****   }
 1782              		.loc 1 624 18 is_stmt 0 view .LVU562
 1783 0040 FFF7FEFF 		bl	Error_Handler
 1784              	.LVL61:
 1785              	.L129:
 630:Core/Src/main.cpp ****   }
 1786              		.loc 1 630 5 is_stmt 1 view .LVU563
 630:Core/Src/main.cpp ****   }
 1787              		.loc 1 630 18 is_stmt 0 view .LVU564
 1788 0044 FFF7FEFF 		bl	Error_Handler
 1789              	.LVL62:
 1790              	.L131:
 1791              		.align	2
 1792              	.L130:
 1793 0048 00000000 		.word	.LANCHOR19
 1794 004c 00400140 		.word	1073823744
 1795              		.cfi_endproc
 1796              	.LFE150:
 1797              		.fnend
 1799              		.section	.text._Z18SystemClock_Configv,"ax",%progbits
 1800              		.align	1
 1801              		.global	_Z18SystemClock_Configv
 1802              		.syntax unified
 1803              		.thumb
 1804              		.thumb_func
 1805              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccUlURmd.s 			page 59


 1807              	_Z18SystemClock_Configv:
 1808              		.fnstart
 1809              	.LFB139:
 172:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1810              		.loc 1 172 1 is_stmt 1 view -0
 1811              		.cfi_startproc
 1812              		@ args = 0, pretend = 0, frame = 104
 1813              		@ frame_needed = 0, uses_anonymous_args = 0
 1814 0000 00B5     		push	{lr}
 1815              		.save {lr}
 1816              	.LCFI30:
 1817              		.cfi_def_cfa_offset 4
 1818              		.cfi_offset 14, -4
 1819              		.pad #108
 1820 0002 9BB0     		sub	sp, sp, #108
 1821              	.LCFI31:
 1822              		.cfi_def_cfa_offset 112
 173:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1823              		.loc 1 173 3 view .LVU566
 173:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1824              		.loc 1 173 22 is_stmt 0 view .LVU567
 1825 0004 3022     		movs	r2, #48
 1826 0006 0021     		movs	r1, #0
 1827 0008 0EA8     		add	r0, sp, #56
 1828 000a FFF7FEFF 		bl	memset
 1829              	.LVL63:
 174:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1830              		.loc 1 174 3 is_stmt 1 view .LVU568
 174:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1831              		.loc 1 174 22 is_stmt 0 view .LVU569
 1832 000e 0023     		movs	r3, #0
 1833 0010 0993     		str	r3, [sp, #36]
 1834 0012 0A93     		str	r3, [sp, #40]
 1835 0014 0B93     		str	r3, [sp, #44]
 1836 0016 0C93     		str	r3, [sp, #48]
 1837 0018 0D93     		str	r3, [sp, #52]
 175:Core/Src/main.cpp **** 
 1838              		.loc 1 175 3 is_stmt 1 view .LVU570
 175:Core/Src/main.cpp **** 
 1839              		.loc 1 175 28 is_stmt 0 view .LVU571
 1840 001a 0393     		str	r3, [sp, #12]
 1841 001c 0493     		str	r3, [sp, #16]
 1842 001e 0593     		str	r3, [sp, #20]
 1843 0020 0693     		str	r3, [sp, #24]
 1844 0022 0793     		str	r3, [sp, #28]
 1845 0024 0893     		str	r3, [sp, #32]
 179:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1846              		.loc 1 179 3 is_stmt 1 view .LVU572
 1847              	.LBB12:
 179:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1848              		.loc 1 179 3 view .LVU573
 1849 0026 0193     		str	r3, [sp, #4]
 179:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1850              		.loc 1 179 3 view .LVU574
 1851 0028 264A     		ldr	r2, .L140
 1852 002a 116C     		ldr	r1, [r2, #64]
 1853 002c 41F08051 		orr	r1, r1, #268435456
ARM GAS  /tmp/ccUlURmd.s 			page 60


 1854 0030 1164     		str	r1, [r2, #64]
 179:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1855              		.loc 1 179 3 view .LVU575
 1856 0032 126C     		ldr	r2, [r2, #64]
 1857 0034 02F08052 		and	r2, r2, #268435456
 1858 0038 0192     		str	r2, [sp, #4]
 179:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1859              		.loc 1 179 3 view .LVU576
 1860 003a 019A     		ldr	r2, [sp, #4]
 1861              	.LBE12:
 180:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1862              		.loc 1 180 3 view .LVU577
 1863              	.LBB13:
 180:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1864              		.loc 1 180 3 view .LVU578
 1865 003c 0293     		str	r3, [sp, #8]
 180:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1866              		.loc 1 180 3 view .LVU579
 1867 003e 224B     		ldr	r3, .L140+4
 1868 0040 1A68     		ldr	r2, [r3]
 1869 0042 42F44042 		orr	r2, r2, #49152
 1870 0046 1A60     		str	r2, [r3]
 180:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1871              		.loc 1 180 3 view .LVU580
 1872 0048 1B68     		ldr	r3, [r3]
 1873 004a 03F44043 		and	r3, r3, #49152
 1874 004e 0293     		str	r3, [sp, #8]
 180:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1875              		.loc 1 180 3 view .LVU581
 1876 0050 029B     		ldr	r3, [sp, #8]
 1877              	.LBE13:
 184:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1878              		.loc 1 184 3 view .LVU582
 184:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1879              		.loc 1 184 36 is_stmt 0 view .LVU583
 1880 0052 0323     		movs	r3, #3
 1881 0054 0E93     		str	r3, [sp, #56]
 185:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1882              		.loc 1 185 3 is_stmt 1 view .LVU584
 185:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1883              		.loc 1 185 30 is_stmt 0 view .LVU585
 1884 0056 4FF48032 		mov	r2, #65536
 1885 005a 0F92     		str	r2, [sp, #60]
 186:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1886              		.loc 1 186 3 is_stmt 1 view .LVU586
 186:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1887              		.loc 1 186 30 is_stmt 0 view .LVU587
 1888 005c 0122     		movs	r2, #1
 1889 005e 1192     		str	r2, [sp, #68]
 187:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1890              		.loc 1 187 3 is_stmt 1 view .LVU588
 187:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1891              		.loc 1 187 41 is_stmt 0 view .LVU589
 1892 0060 1022     		movs	r2, #16
 1893 0062 1292     		str	r2, [sp, #72]
 188:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1894              		.loc 1 188 3 is_stmt 1 view .LVU590
ARM GAS  /tmp/ccUlURmd.s 			page 61


 188:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1895              		.loc 1 188 34 is_stmt 0 view .LVU591
 1896 0064 0222     		movs	r2, #2
 1897 0066 1492     		str	r2, [sp, #80]
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1898              		.loc 1 189 3 is_stmt 1 view .LVU592
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1899              		.loc 1 189 35 is_stmt 0 view .LVU593
 1900 0068 4FF48001 		mov	r1, #4194304
 1901 006c 1591     		str	r1, [sp, #84]
 190:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1902              		.loc 1 190 3 is_stmt 1 view .LVU594
 190:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1903              		.loc 1 190 30 is_stmt 0 view .LVU595
 1904 006e 0421     		movs	r1, #4
 1905 0070 1691     		str	r1, [sp, #88]
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1906              		.loc 1 191 3 is_stmt 1 view .LVU596
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1907              		.loc 1 191 30 is_stmt 0 view .LVU597
 1908 0072 4821     		movs	r1, #72
 1909 0074 1791     		str	r1, [sp, #92]
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1910              		.loc 1 192 3 is_stmt 1 view .LVU598
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1911              		.loc 1 192 30 is_stmt 0 view .LVU599
 1912 0076 1892     		str	r2, [sp, #96]
 193:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1913              		.loc 1 193 3 is_stmt 1 view .LVU600
 193:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1914              		.loc 1 193 30 is_stmt 0 view .LVU601
 1915 0078 1993     		str	r3, [sp, #100]
 194:Core/Src/main.cpp ****   {
 1916              		.loc 1 194 3 is_stmt 1 view .LVU602
 194:Core/Src/main.cpp ****   {
 1917              		.loc 1 194 24 is_stmt 0 view .LVU603
 1918 007a 0EA8     		add	r0, sp, #56
 1919 007c FFF7FEFF 		bl	HAL_RCC_OscConfig
 1920              	.LVL64:
 194:Core/Src/main.cpp ****   {
 1921              		.loc 1 194 3 view .LVU604
 1922 0080 C8B9     		cbnz	r0, .L137
 200:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1923              		.loc 1 200 3 is_stmt 1 view .LVU605
 200:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1924              		.loc 1 200 31 is_stmt 0 view .LVU606
 1925 0082 0F23     		movs	r3, #15
 1926 0084 0993     		str	r3, [sp, #36]
 202:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1927              		.loc 1 202 3 is_stmt 1 view .LVU607
 202:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1928              		.loc 1 202 34 is_stmt 0 view .LVU608
 1929 0086 0021     		movs	r1, #0
 1930 0088 0A91     		str	r1, [sp, #40]
 203:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1931              		.loc 1 203 3 is_stmt 1 view .LVU609
 203:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
ARM GAS  /tmp/ccUlURmd.s 			page 62


 1932              		.loc 1 203 35 is_stmt 0 view .LVU610
 1933 008a 0B91     		str	r1, [sp, #44]
 204:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1934              		.loc 1 204 3 is_stmt 1 view .LVU611
 204:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1935              		.loc 1 204 36 is_stmt 0 view .LVU612
 1936 008c 0C91     		str	r1, [sp, #48]
 205:Core/Src/main.cpp **** 
 1937              		.loc 1 205 3 is_stmt 1 view .LVU613
 205:Core/Src/main.cpp **** 
 1938              		.loc 1 205 36 is_stmt 0 view .LVU614
 1939 008e 0D91     		str	r1, [sp, #52]
 207:Core/Src/main.cpp ****   {
 1940              		.loc 1 207 3 is_stmt 1 view .LVU615
 207:Core/Src/main.cpp ****   {
 1941              		.loc 1 207 26 is_stmt 0 view .LVU616
 1942 0090 09A8     		add	r0, sp, #36
 1943 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1944              	.LVL65:
 207:Core/Src/main.cpp ****   {
 1945              		.loc 1 207 3 view .LVU617
 1946 0096 80B9     		cbnz	r0, .L138
 211:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 1947              		.loc 1 211 3 is_stmt 1 view .LVU618
 211:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 1948              		.loc 1 211 44 is_stmt 0 view .LVU619
 1949 0098 0123     		movs	r3, #1
 1950 009a 0393     		str	r3, [sp, #12]
 212:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 1951              		.loc 1 212 3 is_stmt 1 view .LVU620
 212:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 1952              		.loc 1 212 38 is_stmt 0 view .LVU621
 1953 009c C023     		movs	r3, #192
 1954 009e 0593     		str	r3, [sp, #20]
 213:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 1955              		.loc 1 213 3 is_stmt 1 view .LVU622
 213:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 1956              		.loc 1 213 38 is_stmt 0 view .LVU623
 1957 00a0 0423     		movs	r3, #4
 1958 00a2 0493     		str	r3, [sp, #16]
 214:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1959              		.loc 1 214 3 is_stmt 1 view .LVU624
 214:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1960              		.loc 1 214 38 is_stmt 0 view .LVU625
 1961 00a4 0223     		movs	r3, #2
 1962 00a6 0693     		str	r3, [sp, #24]
 215:Core/Src/main.cpp ****   {
 1963              		.loc 1 215 3 is_stmt 1 view .LVU626
 215:Core/Src/main.cpp ****   {
 1964              		.loc 1 215 32 is_stmt 0 view .LVU627
 1965 00a8 03A8     		add	r0, sp, #12
 1966 00aa FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1967              	.LVL66:
 215:Core/Src/main.cpp ****   {
 1968              		.loc 1 215 3 view .LVU628
 1969 00ae 30B9     		cbnz	r0, .L139
 219:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccUlURmd.s 			page 63


 1970              		.loc 1 219 1 view .LVU629
 1971 00b0 1BB0     		add	sp, sp, #108
 1972              	.LCFI32:
 1973              		.cfi_remember_state
 1974              		.cfi_def_cfa_offset 4
 1975              		@ sp needed
 1976 00b2 5DF804FB 		ldr	pc, [sp], #4
 1977              	.L137:
 1978              	.LCFI33:
 1979              		.cfi_restore_state
 196:Core/Src/main.cpp ****   }
 1980              		.loc 1 196 5 is_stmt 1 view .LVU630
 196:Core/Src/main.cpp ****   }
 1981              		.loc 1 196 18 is_stmt 0 view .LVU631
 1982 00b6 FFF7FEFF 		bl	Error_Handler
 1983              	.LVL67:
 1984              	.L138:
 209:Core/Src/main.cpp ****   }
 1985              		.loc 1 209 5 is_stmt 1 view .LVU632
 209:Core/Src/main.cpp ****   }
 1986              		.loc 1 209 18 is_stmt 0 view .LVU633
 1987 00ba FFF7FEFF 		bl	Error_Handler
 1988              	.LVL68:
 1989              	.L139:
 217:Core/Src/main.cpp ****   }
 1990              		.loc 1 217 5 is_stmt 1 view .LVU634
 217:Core/Src/main.cpp ****   }
 1991              		.loc 1 217 18 is_stmt 0 view .LVU635
 1992 00be FFF7FEFF 		bl	Error_Handler
 1993              	.LVL69:
 1994              	.L141:
 1995 00c2 00BF     		.align	2
 1996              	.L140:
 1997 00c4 00380240 		.word	1073887232
 1998 00c8 00700040 		.word	1073770496
 1999              		.cfi_endproc
 2000              	.LFE139:
 2001              		.fnend
 2003              		.section	.text.main,"ax",%progbits
 2004              		.align	1
 2005              		.global	main
 2006              		.syntax unified
 2007              		.thumb
 2008              		.thumb_func
 2009              		.fpu fpv4-sp-d16
 2011              	main:
 2012              		.fnstart
 2013              	.LFB138:
 108:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 2014              		.loc 1 108 1 is_stmt 1 view -0
 2015              		.cfi_startproc
 2016              		@ args = 0, pretend = 0, frame = 0
 2017              		@ frame_needed = 0, uses_anonymous_args = 0
 2018 0000 08B5     		push	{r3, lr}
 2019              		.save {r3, lr}
 2020              	.LCFI34:
 2021              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccUlURmd.s 			page 64


 2022              		.cfi_offset 3, -8
 2023              		.cfi_offset 14, -4
 116:Core/Src/main.cpp **** 
 2024              		.loc 1 116 3 view .LVU637
 116:Core/Src/main.cpp **** 
 2025              		.loc 1 116 11 is_stmt 0 view .LVU638
 2026 0002 FFF7FEFF 		bl	HAL_Init
 2027              	.LVL70:
 123:Core/Src/main.cpp **** 
 2028              		.loc 1 123 3 is_stmt 1 view .LVU639
 123:Core/Src/main.cpp **** 
 2029              		.loc 1 123 21 is_stmt 0 view .LVU640
 2030 0006 FFF7FEFF 		bl	_Z18SystemClock_Configv
 2031              	.LVL71:
 130:Core/Src/main.cpp ****   MX_I2C1_Init();
 2032              		.loc 1 130 3 is_stmt 1 view .LVU641
 130:Core/Src/main.cpp ****   MX_I2C1_Init();
 2033              		.loc 1 130 15 is_stmt 0 view .LVU642
 2034 000a FFF7FEFF 		bl	_ZL12MX_GPIO_Initv
 2035              	.LVL72:
 131:Core/Src/main.cpp ****   MX_I2C3_Init();
 2036              		.loc 1 131 3 is_stmt 1 view .LVU643
 131:Core/Src/main.cpp ****   MX_I2C3_Init();
 2037              		.loc 1 131 15 is_stmt 0 view .LVU644
 2038 000e FFF7FEFF 		bl	_ZL12MX_I2C1_Initv
 2039              	.LVL73:
 132:Core/Src/main.cpp ****   MX_I2S2_Init();
 2040              		.loc 1 132 3 is_stmt 1 view .LVU645
 132:Core/Src/main.cpp ****   MX_I2S2_Init();
 2041              		.loc 1 132 15 is_stmt 0 view .LVU646
 2042 0012 FFF7FEFF 		bl	_ZL12MX_I2C3_Initv
 2043              	.LVL74:
 133:Core/Src/main.cpp ****   MX_I2S3_Init();
 2044              		.loc 1 133 3 is_stmt 1 view .LVU647
 133:Core/Src/main.cpp ****   MX_I2S3_Init();
 2045              		.loc 1 133 15 is_stmt 0 view .LVU648
 2046 0016 FFF7FEFF 		bl	_ZL12MX_I2S2_Initv
 2047              	.LVL75:
 134:Core/Src/main.cpp ****   MX_I2S4_Init();
 2048              		.loc 1 134 3 is_stmt 1 view .LVU649
 134:Core/Src/main.cpp ****   MX_I2S4_Init();
 2049              		.loc 1 134 15 is_stmt 0 view .LVU650
 2050 001a FFF7FEFF 		bl	_ZL12MX_I2S3_Initv
 2051              	.LVL76:
 135:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 2052              		.loc 1 135 3 is_stmt 1 view .LVU651
 135:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 2053              		.loc 1 135 15 is_stmt 0 view .LVU652
 2054 001e FFF7FEFF 		bl	_ZL12MX_I2S4_Initv
 2055              	.LVL77:
 136:Core/Src/main.cpp ****   MX_SPI1_Init();
 2056              		.loc 1 136 3 is_stmt 1 view .LVU653
 136:Core/Src/main.cpp ****   MX_SPI1_Init();
 2057              		.loc 1 136 18 is_stmt 0 view .LVU654
 2058 0022 FFF7FEFF 		bl	_ZL15MX_SDIO_SD_Initv
 2059              	.LVL78:
 137:Core/Src/main.cpp ****   MX_SPI5_Init();
ARM GAS  /tmp/ccUlURmd.s 			page 65


 2060              		.loc 1 137 3 is_stmt 1 view .LVU655
 137:Core/Src/main.cpp ****   MX_SPI5_Init();
 2061              		.loc 1 137 15 is_stmt 0 view .LVU656
 2062 0026 FFF7FEFF 		bl	_ZL12MX_SPI1_Initv
 2063              	.LVL79:
 138:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 2064              		.loc 1 138 3 is_stmt 1 view .LVU657
 138:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 2065              		.loc 1 138 15 is_stmt 0 view .LVU658
 2066 002a FFF7FEFF 		bl	_ZL12MX_SPI5_Initv
 2067              	.LVL80:
 139:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 2068              		.loc 1 139 3 is_stmt 1 view .LVU659
 139:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 2069              		.loc 1 139 22 is_stmt 0 view .LVU660
 2070 002e FFF7FEFF 		bl	_ZL19MX_USART1_UART_Initv
 2071              	.LVL81:
 140:Core/Src/main.cpp ****   MX_USART6_UART_Init();
 2072              		.loc 1 140 3 is_stmt 1 view .LVU661
 140:Core/Src/main.cpp ****   MX_USART6_UART_Init();
 2073              		.loc 1 140 22 is_stmt 0 view .LVU662
 2074 0032 FFF7FEFF 		bl	_ZL19MX_USART2_UART_Initv
 2075              	.LVL82:
 141:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 2076              		.loc 1 141 3 is_stmt 1 view .LVU663
 141:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 2077              		.loc 1 141 22 is_stmt 0 view .LVU664
 2078 0036 FFF7FEFF 		bl	_ZL19MX_USART6_UART_Initv
 2079              	.LVL83:
 142:Core/Src/main.cpp ****   MX_ADC1_Init();
 2080              		.loc 1 142 3 is_stmt 1 view .LVU665
 142:Core/Src/main.cpp ****   MX_ADC1_Init();
 2081              		.loc 1 142 25 is_stmt 0 view .LVU666
 2082 003a FFF7FEFF 		bl	_ZL22MX_USB_OTG_FS_PCD_Initv
 2083              	.LVL84:
 143:Core/Src/main.cpp ****   MX_TIM10_Init();
 2084              		.loc 1 143 3 is_stmt 1 view .LVU667
 143:Core/Src/main.cpp ****   MX_TIM10_Init();
 2085              		.loc 1 143 15 is_stmt 0 view .LVU668
 2086 003e FFF7FEFF 		bl	_ZL12MX_ADC1_Initv
 2087              	.LVL85:
 144:Core/Src/main.cpp ****   MX_TIM5_Init();
 2088              		.loc 1 144 3 is_stmt 1 view .LVU669
 144:Core/Src/main.cpp ****   MX_TIM5_Init();
 2089              		.loc 1 144 16 is_stmt 0 view .LVU670
 2090 0042 FFF7FEFF 		bl	_ZL13MX_TIM10_Initv
 2091              	.LVL86:
 145:Core/Src/main.cpp ****   MX_TIM9_Init();
 2092              		.loc 1 145 3 is_stmt 1 view .LVU671
 145:Core/Src/main.cpp ****   MX_TIM9_Init();
 2093              		.loc 1 145 15 is_stmt 0 view .LVU672
 2094 0046 FFF7FEFF 		bl	_ZL12MX_TIM5_Initv
 2095              	.LVL87:
 146:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2096              		.loc 1 146 3 is_stmt 1 view .LVU673
 146:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2097              		.loc 1 146 15 is_stmt 0 view .LVU674
ARM GAS  /tmp/ccUlURmd.s 			page 66


 2098 004a FFF7FEFF 		bl	_ZL12MX_TIM9_Initv
 2099              	.LVL88:
 148:Core/Src/main.cpp **** 
 2100              		.loc 1 148 3 is_stmt 1 view .LVU675
 148:Core/Src/main.cpp **** 
 2101              		.loc 1 148 26 is_stmt 0 view .LVU676
 2102 004e DFED070A 		vldr.32	s1, .L145
 2103 0052 9FED070A 		vldr.32	s0, .L145+4
 2104 0056 0748     		ldr	r0, .L145+8
 2105 0058 FFF7FEFF 		bl	_ZN3adc15adc_setEquationEff
 2106              	.LVL89:
 2107              	.L143:
 155:Core/Src/main.cpp ****   {
 2108              		.loc 1 155 3 is_stmt 1 discriminator 1 view .LVU677
 160:Core/Src/main.cpp **** 
 2109              		.loc 1 160 5 discriminator 1 view .LVU678
 160:Core/Src/main.cpp **** 
 2110              		.loc 1 160 30 is_stmt 0 discriminator 1 view .LVU679
 2111 005c 0548     		ldr	r0, .L145+8
 2112 005e FFF7FEFF 		bl	_ZN3adc12adc_getValueEv
 2113              	.LVL90:
 2114 0062 0548     		ldr	r0, .L145+12
 2115 0064 FFF7FEFF 		bl	_ZN4oled19oled_update_batteryEf
 2116              	.LVL91:
 155:Core/Src/main.cpp ****   {
 2117              		.loc 1 155 3 is_stmt 1 discriminator 1 view .LVU680
 2118 0068 F8E7     		b	.L143
 2119              	.L146:
 2120 006a 00BF     		.align	2
 2121              	.L145:
 2122 006c 00000000 		.word	0
 2123 0070 3333D33A 		.word	986919731
 2124 0074 00000000 		.word	.LANCHOR5
 2125 0078 00000000 		.word	.LANCHOR2
 2126              		.cfi_endproc
 2127              	.LFE138:
 2128              		.fnend
 2130              		.section	.text._GLOBAL__sub_I_hadc1,"ax",%progbits
 2131              		.align	1
 2132              		.syntax unified
 2133              		.thumb
 2134              		.thumb_func
 2135              		.fpu fpv4-sp-d16
 2137              	_GLOBAL__sub_I_hadc1:
 2138              		.fnstart
 2139              	.LFB160:
 2140              		.loc 1 916 1 view -0
 2141              		.cfi_startproc
 2142              		@ args = 0, pretend = 0, frame = 0
 2143              		@ frame_needed = 0, uses_anonymous_args = 0
 2144 0000 08B5     		push	{r3, lr}
 2145              	.LCFI35:
 2146              		.cfi_def_cfa_offset 8
 2147              		.cfi_offset 3, -8
 2148              		.cfi_offset 14, -4
 2149              		.loc 1 916 1 is_stmt 0 view .LVU682
 2150 0002 4FF6FF71 		movw	r1, #65535
ARM GAS  /tmp/ccUlURmd.s 			page 67


 2151 0006 0120     		movs	r0, #1
 2152 0008 FFF7FEFF 		bl	_Z41__static_initialization_and_destruction_0ii
 2153              	.LVL92:
 2154 000c 08BD     		pop	{r3, pc}
 2155              		.cfi_endproc
 2156              	.LFE160:
 2157              		.cantunwind
 2158              		.fnend
 2160              		.section	.init_array,"aw",%init_array
 2161              		.align	2
 2162 0000 00000000 		.word	_GLOBAL__sub_I_hadc1(target1)
 2163              		.global	ok_debounce
 2164              		.global	adc_bat
 2165              		.global	menu1
 2166              		.global	oled1
 2167              		.global	hpcd_USB_OTG_FS
 2168              		.global	huart6
 2169              		.global	huart2
 2170              		.global	huart1
 2171              		.global	htim10
 2172              		.global	htim9
 2173              		.global	htim5
 2174              		.global	hspi5
 2175              		.global	hspi1
 2176              		.global	hsd
 2177              		.global	hi2s4
 2178              		.global	hi2s3
 2179              		.global	hi2s2
 2180              		.global	hi2c3
 2181              		.global	hi2c1
 2182              		.global	hadc1
 2183              		.section	.bss.adc_bat,"aw",%nobits
 2184              		.align	2
 2185              		.set	.LANCHOR5,. + 0
 2188              	adc_bat:
 2189 0000 00000000 		.space	12
 2189      00000000 
 2189      00000000 
 2190              		.section	.bss.hadc1,"aw",%nobits
 2191              		.align	2
 2192              		.set	.LANCHOR4,. + 0
 2195              	hadc1:
 2196 0000 00000000 		.space	72
 2196      00000000 
 2196      00000000 
 2196      00000000 
 2196      00000000 
 2197              		.section	.bss.hi2c1,"aw",%nobits
 2198              		.align	2
 2199              		.set	.LANCHOR7,. + 0
 2202              	hi2c1:
 2203 0000 00000000 		.space	84
 2203      00000000 
 2203      00000000 
 2203      00000000 
 2203      00000000 
 2204              		.section	.bss.hi2c3,"aw",%nobits
ARM GAS  /tmp/ccUlURmd.s 			page 68


 2205              		.align	2
 2206              		.set	.LANCHOR1,. + 0
 2209              	hi2c3:
 2210 0000 00000000 		.space	84
 2210      00000000 
 2210      00000000 
 2210      00000000 
 2210      00000000 
 2211              		.section	.bss.hi2s2,"aw",%nobits
 2212              		.align	2
 2213              		.set	.LANCHOR8,. + 0
 2216              	hi2s2:
 2217 0000 00000000 		.space	72
 2217      00000000 
 2217      00000000 
 2217      00000000 
 2217      00000000 
 2218              		.section	.bss.hi2s3,"aw",%nobits
 2219              		.align	2
 2220              		.set	.LANCHOR9,. + 0
 2223              	hi2s3:
 2224 0000 00000000 		.space	72
 2224      00000000 
 2224      00000000 
 2224      00000000 
 2224      00000000 
 2225              		.section	.bss.hi2s4,"aw",%nobits
 2226              		.align	2
 2227              		.set	.LANCHOR10,. + 0
 2230              	hi2s4:
 2231 0000 00000000 		.space	72
 2231      00000000 
 2231      00000000 
 2231      00000000 
 2231      00000000 
 2232              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 2233              		.align	2
 2234              		.set	.LANCHOR17,. + 0
 2237              	hpcd_USB_OTG_FS:
 2238 0000 00000000 		.space	1032
 2238      00000000 
 2238      00000000 
 2238      00000000 
 2238      00000000 
 2239              		.section	.bss.hsd,"aw",%nobits
 2240              		.align	2
 2241              		.set	.LANCHOR11,. + 0
 2244              	hsd:
 2245 0000 00000000 		.space	132
 2245      00000000 
 2245      00000000 
 2245      00000000 
 2245      00000000 
 2246              		.section	.bss.hspi1,"aw",%nobits
 2247              		.align	2
 2248              		.set	.LANCHOR12,. + 0
 2251              	hspi1:
ARM GAS  /tmp/ccUlURmd.s 			page 69


 2252 0000 00000000 		.space	88
 2252      00000000 
 2252      00000000 
 2252      00000000 
 2252      00000000 
 2253              		.section	.bss.hspi5,"aw",%nobits
 2254              		.align	2
 2255              		.set	.LANCHOR13,. + 0
 2258              	hspi5:
 2259 0000 00000000 		.space	88
 2259      00000000 
 2259      00000000 
 2259      00000000 
 2259      00000000 
 2260              		.section	.bss.htim10,"aw",%nobits
 2261              		.align	2
 2262              		.set	.LANCHOR0,. + 0
 2265              	htim10:
 2266 0000 00000000 		.space	64
 2266      00000000 
 2266      00000000 
 2266      00000000 
 2266      00000000 
 2267              		.section	.bss.htim5,"aw",%nobits
 2268              		.align	2
 2269              		.set	.LANCHOR18,. + 0
 2272              	htim5:
 2273 0000 00000000 		.space	64
 2273      00000000 
 2273      00000000 
 2273      00000000 
 2273      00000000 
 2274              		.section	.bss.htim9,"aw",%nobits
 2275              		.align	2
 2276              		.set	.LANCHOR19,. + 0
 2279              	htim9:
 2280 0000 00000000 		.space	64
 2280      00000000 
 2280      00000000 
 2280      00000000 
 2280      00000000 
 2281              		.section	.bss.huart1,"aw",%nobits
 2282              		.align	2
 2283              		.set	.LANCHOR14,. + 0
 2286              	huart1:
 2287 0000 00000000 		.space	64
 2287      00000000 
 2287      00000000 
 2287      00000000 
 2287      00000000 
 2288              		.section	.bss.huart2,"aw",%nobits
 2289              		.align	2
 2290              		.set	.LANCHOR15,. + 0
 2293              	huart2:
 2294 0000 00000000 		.space	64
 2294      00000000 
 2294      00000000 
ARM GAS  /tmp/ccUlURmd.s 			page 70


 2294      00000000 
 2294      00000000 
 2295              		.section	.bss.huart6,"aw",%nobits
 2296              		.align	2
 2297              		.set	.LANCHOR16,. + 0
 2300              	huart6:
 2301 0000 00000000 		.space	64
 2301      00000000 
 2301      00000000 
 2301      00000000 
 2301      00000000 
 2302              		.section	.bss.menu1,"aw",%nobits
 2303              		.align	2
 2304              		.set	.LANCHOR3,. + 0
 2307              	menu1:
 2308 0000 00000000 		.space	20
 2308      00000000 
 2308      00000000 
 2308      00000000 
 2308      00000000 
 2309              		.section	.bss.ok_debounce,"aw",%nobits
 2310              		.set	.LANCHOR6,. + 0
 2313              	ok_debounce:
 2314 0000 00       		.space	1
 2315              		.section	.bss.oled1,"aw",%nobits
 2316              		.align	2
 2317              		.set	.LANCHOR2,. + 0
 2320              	oled1:
 2321 0000 00000000 		.space	1052
 2321      00000000 
 2321      00000000 
 2321      00000000 
 2321      00000000 
 2322              		.text
 2323              	.Letext0:
 2324              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2325              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 2326              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2327              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 2328              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2329              		.file 8 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 2330              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2331              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2332              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2333              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2334              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2335              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 2336              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 2337              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 2338              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 2339              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 2340              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2341              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2342              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2343              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h"
 2344              		.file 23 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h"
 2345              		.file 24 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/ccUlURmd.s 			page 71


 2346              		.file 25 "/usr/include/newlib/sys/_types.h"
 2347              		.file 26 "/usr/include/newlib/sys/reent.h"
 2348              		.file 27 "/usr/include/newlib/sys/lock.h"
 2349              		.file 28 "Core/Inc/fonts.h"
 2350              		.file 29 "Core/Inc/oled.h"
 2351              		.file 30 "/usr/include/newlib/c++/9.2.1/cstdlib"
 2352              		.file 31 "/usr/include/newlib/c++/9.2.1/bits/std_abs.h"
 2353              		.file 32 "/usr/include/newlib/c++/9.2.1/arm-none-eabi/thumb/v7e-m+fp/hard/bits/c++config.h"
 2354              		.file 33 "/usr/include/newlib/stdlib.h"
 2355              		.file 34 "/usr/include/newlib/c++/9.2.1/stdlib.h"
 2356              		.file 35 "Core/Inc/menu.hpp"
 2357              		.file 36 "Core/Inc/adc.hpp"
 2358              		.file 37 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 2359              		.file 38 "<built-in>"
ARM GAS  /tmp/ccUlURmd.s 			page 72


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.cpp
     /tmp/ccUlURmd.s:18     .text._ZL12MX_GPIO_Initv:0000000000000000 $t
     /tmp/ccUlURmd.s:25     .text._ZL12MX_GPIO_Initv:0000000000000000 _ZL12MX_GPIO_Initv
     /tmp/ccUlURmd.s:242    .text._ZL12MX_GPIO_Initv:00000000000000fc $d
.ARM.exidx.text._ZL12MX_GPIO_Initv:0000000000000000 $d
     /tmp/ccUlURmd.s:251    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $t
     /tmp/ccUlURmd.s:257    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 _Z41__static_initialization_and_destruction_0ii
     /tmp/ccUlURmd.s:308    .text._Z41__static_initialization_and_destruction_0ii:0000000000000030 $d
.ARM.exidx.text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $d
     /tmp/ccUlURmd.s:320    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccUlURmd.s:327    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccUlURmd.s:425    .text.HAL_TIM_PeriodElapsedCallback:000000000000005c $d
.ARM.extab.text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $d
.ARM.exidx.text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $d
     /tmp/ccUlURmd.s:435    .text.Error_Handler:0000000000000000 $t
     /tmp/ccUlURmd.s:442    .text.Error_Handler:0000000000000000 Error_Handler
    .ARM.exidx.text.Error_Handler:0000000000000000 $d
     /tmp/ccUlURmd.s:477    .text._ZL12MX_I2C1_Initv:0000000000000000 $t
     /tmp/ccUlURmd.s:483    .text._ZL12MX_I2C1_Initv:0000000000000000 _ZL12MX_I2C1_Initv
     /tmp/ccUlURmd.s:544    .text._ZL12MX_I2C1_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C1_Initv:0000000000000000 $d
     /tmp/ccUlURmd.s:552    .text._ZL12MX_I2C3_Initv:0000000000000000 $t
     /tmp/ccUlURmd.s:558    .text._ZL12MX_I2C3_Initv:0000000000000000 _ZL12MX_I2C3_Initv
     /tmp/ccUlURmd.s:619    .text._ZL12MX_I2C3_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C3_Initv:0000000000000000 $d
     /tmp/ccUlURmd.s:627    .text._ZL12MX_I2S2_Initv:0000000000000000 $t
     /tmp/ccUlURmd.s:633    .text._ZL12MX_I2S2_Initv:0000000000000000 _ZL12MX_I2S2_Initv
     /tmp/ccUlURmd.s:694    .text._ZL12MX_I2S2_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S2_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S2_Initv:0000000000000000 $d
     /tmp/ccUlURmd.s:701    .text._ZL12MX_I2S3_Initv:0000000000000000 $t
     /tmp/ccUlURmd.s:707    .text._ZL12MX_I2S3_Initv:0000000000000000 _ZL12MX_I2S3_Initv
     /tmp/ccUlURmd.s:769    .text._ZL12MX_I2S3_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S3_Initv:0000000000000000 $d
     /tmp/ccUlURmd.s:776    .text._ZL12MX_I2S4_Initv:0000000000000000 $t
     /tmp/ccUlURmd.s:782    .text._ZL12MX_I2S4_Initv:0000000000000000 _ZL12MX_I2S4_Initv
     /tmp/ccUlURmd.s:843    .text._ZL12MX_I2S4_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S4_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S4_Initv:0000000000000000 $d
     /tmp/ccUlURmd.s:850    .text._ZL15MX_SDIO_SD_Initv:0000000000000000 $t
     /tmp/ccUlURmd.s:856    .text._ZL15MX_SDIO_SD_Initv:0000000000000000 _ZL15MX_SDIO_SD_Initv
     /tmp/ccUlURmd.s:922    .text._ZL15MX_SDIO_SD_Initv:0000000000000034 $d
.ARM.extab.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
     /tmp/ccUlURmd.s:929    .text._ZL12MX_SPI1_Initv:0000000000000000 $t
     /tmp/ccUlURmd.s:935    .text._ZL12MX_SPI1_Initv:0000000000000000 _ZL12MX_SPI1_Initv
     /tmp/ccUlURmd.s:1005   .text._ZL12MX_SPI1_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_SPI1_Initv:0000000000000000 $d
     /tmp/ccUlURmd.s:1012   .text._ZL12MX_SPI5_Initv:0000000000000000 $t
     /tmp/ccUlURmd.s:1018   .text._ZL12MX_SPI5_Initv:0000000000000000 _ZL12MX_SPI5_Initv
     /tmp/ccUlURmd.s:1088   .text._ZL12MX_SPI5_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI5_Initv:0000000000000000 $d
ARM GAS  /tmp/ccUlURmd.s 			page 73


.ARM.exidx.text._ZL12MX_SPI5_Initv:0000000000000000 $d
     /tmp/ccUlURmd.s:1095   .text._ZL19MX_USART1_UART_Initv:0000000000000000 $t
     /tmp/ccUlURmd.s:1101   .text._ZL19MX_USART1_UART_Initv:0000000000000000 _ZL19MX_USART1_UART_Initv
     /tmp/ccUlURmd.s:1159   .text._ZL19MX_USART1_UART_Initv:000000000000002c $d
.ARM.extab.text._ZL19MX_USART1_UART_Initv:0000000000000000 $d
.ARM.exidx.text._ZL19MX_USART1_UART_Initv:0000000000000000 $d
     /tmp/ccUlURmd.s:1166   .text._ZL19MX_USART2_UART_Initv:0000000000000000 $t
     /tmp/ccUlURmd.s:1172   .text._ZL19MX_USART2_UART_Initv:0000000000000000 _ZL19MX_USART2_UART_Initv
     /tmp/ccUlURmd.s:1230   .text._ZL19MX_USART2_UART_Initv:000000000000002c $d
.ARM.extab.text._ZL19MX_USART2_UART_Initv:0000000000000000 $d
.ARM.exidx.text._ZL19MX_USART2_UART_Initv:0000000000000000 $d
     /tmp/ccUlURmd.s:1237   .text._ZL19MX_USART6_UART_Initv:0000000000000000 $t
     /tmp/ccUlURmd.s:1243   .text._ZL19MX_USART6_UART_Initv:0000000000000000 _ZL19MX_USART6_UART_Initv
     /tmp/ccUlURmd.s:1301   .text._ZL19MX_USART6_UART_Initv:000000000000002c $d
.ARM.extab.text._ZL19MX_USART6_UART_Initv:0000000000000000 $d
.ARM.exidx.text._ZL19MX_USART6_UART_Initv:0000000000000000 $d
     /tmp/ccUlURmd.s:1308   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $t
     /tmp/ccUlURmd.s:1314   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 _ZL22MX_USB_OTG_FS_PCD_Initv
     /tmp/ccUlURmd.s:1378   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000030 $d
.ARM.extab.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
     /tmp/ccUlURmd.s:1384   .text._ZL12MX_ADC1_Initv:0000000000000000 $t
     /tmp/ccUlURmd.s:1390   .text._ZL12MX_ADC1_Initv:0000000000000000 _ZL12MX_ADC1_Initv
     /tmp/ccUlURmd.s:1501   .text._ZL12MX_ADC1_Initv:000000000000005c $d
.ARM.exidx.text._ZL12MX_ADC1_Initv:0000000000000000 $d
     /tmp/ccUlURmd.s:1509   .text._ZL13MX_TIM10_Initv:0000000000000000 $t
     /tmp/ccUlURmd.s:1515   .text._ZL13MX_TIM10_Initv:0000000000000000 _ZL13MX_TIM10_Initv
     /tmp/ccUlURmd.s:1567   .text._ZL13MX_TIM10_Initv:0000000000000028 $d
.ARM.extab.text._ZL13MX_TIM10_Initv:0000000000000000 $d
.ARM.exidx.text._ZL13MX_TIM10_Initv:0000000000000000 $d
     /tmp/ccUlURmd.s:1574   .text._ZL12MX_TIM5_Initv:0000000000000000 $t
     /tmp/ccUlURmd.s:1580   .text._ZL12MX_TIM5_Initv:0000000000000000 _ZL12MX_TIM5_Initv
     /tmp/ccUlURmd.s:1692   .text._ZL12MX_TIM5_Initv:0000000000000060 $d
.ARM.exidx.text._ZL12MX_TIM5_Initv:0000000000000000 $d
     /tmp/ccUlURmd.s:1699   .text._ZL12MX_TIM9_Initv:0000000000000000 $t
     /tmp/ccUlURmd.s:1705   .text._ZL12MX_TIM9_Initv:0000000000000000 _ZL12MX_TIM9_Initv
     /tmp/ccUlURmd.s:1793   .text._ZL12MX_TIM9_Initv:0000000000000048 $d
.ARM.exidx.text._ZL12MX_TIM9_Initv:0000000000000000 $d
     /tmp/ccUlURmd.s:1800   .text._Z18SystemClock_Configv:0000000000000000 $t
     /tmp/ccUlURmd.s:1807   .text._Z18SystemClock_Configv:0000000000000000 _Z18SystemClock_Configv
     /tmp/ccUlURmd.s:1997   .text._Z18SystemClock_Configv:00000000000000c4 $d
.ARM.exidx.text._Z18SystemClock_Configv:0000000000000000 $d
     /tmp/ccUlURmd.s:2004   .text.main:0000000000000000 $t
     /tmp/ccUlURmd.s:2011   .text.main:0000000000000000 main
     /tmp/ccUlURmd.s:2122   .text.main:000000000000006c $d
             .ARM.extab.text.main:0000000000000000 $d
             .ARM.exidx.text.main:0000000000000000 $d
     /tmp/ccUlURmd.s:2131   .text._GLOBAL__sub_I_hadc1:0000000000000000 $t
     /tmp/ccUlURmd.s:2137   .text._GLOBAL__sub_I_hadc1:0000000000000000 _GLOBAL__sub_I_hadc1
.ARM.exidx.text._GLOBAL__sub_I_hadc1:0000000000000000 $d
     /tmp/ccUlURmd.s:2161   .init_array:0000000000000000 $d
     /tmp/ccUlURmd.s:2313   .bss.ok_debounce:0000000000000000 ok_debounce
     /tmp/ccUlURmd.s:2188   .bss.adc_bat:0000000000000000 adc_bat
     /tmp/ccUlURmd.s:2307   .bss.menu1:0000000000000000 menu1
     /tmp/ccUlURmd.s:2320   .bss.oled1:0000000000000000 oled1
     /tmp/ccUlURmd.s:2237   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
     /tmp/ccUlURmd.s:2300   .bss.huart6:0000000000000000 huart6
ARM GAS  /tmp/ccUlURmd.s 			page 74


     /tmp/ccUlURmd.s:2293   .bss.huart2:0000000000000000 huart2
     /tmp/ccUlURmd.s:2286   .bss.huart1:0000000000000000 huart1
     /tmp/ccUlURmd.s:2265   .bss.htim10:0000000000000000 htim10
     /tmp/ccUlURmd.s:2279   .bss.htim9:0000000000000000 htim9
     /tmp/ccUlURmd.s:2272   .bss.htim5:0000000000000000 htim5
     /tmp/ccUlURmd.s:2258   .bss.hspi5:0000000000000000 hspi5
     /tmp/ccUlURmd.s:2251   .bss.hspi1:0000000000000000 hspi1
     /tmp/ccUlURmd.s:2244   .bss.hsd:0000000000000000 hsd
     /tmp/ccUlURmd.s:2230   .bss.hi2s4:0000000000000000 hi2s4
     /tmp/ccUlURmd.s:2223   .bss.hi2s3:0000000000000000 hi2s3
     /tmp/ccUlURmd.s:2216   .bss.hi2s2:0000000000000000 hi2s2
     /tmp/ccUlURmd.s:2209   .bss.hi2c3:0000000000000000 hi2c3
     /tmp/ccUlURmd.s:2202   .bss.hi2c1:0000000000000000 hi2c1
     /tmp/ccUlURmd.s:2195   .bss.hadc1:0000000000000000 hadc1
     /tmp/ccUlURmd.s:2184   .bss.adc_bat:0000000000000000 $d
     /tmp/ccUlURmd.s:2191   .bss.hadc1:0000000000000000 $d
     /tmp/ccUlURmd.s:2198   .bss.hi2c1:0000000000000000 $d
     /tmp/ccUlURmd.s:2205   .bss.hi2c3:0000000000000000 $d
     /tmp/ccUlURmd.s:2212   .bss.hi2s2:0000000000000000 $d
     /tmp/ccUlURmd.s:2219   .bss.hi2s3:0000000000000000 $d
     /tmp/ccUlURmd.s:2226   .bss.hi2s4:0000000000000000 $d
     /tmp/ccUlURmd.s:2233   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
     /tmp/ccUlURmd.s:2240   .bss.hsd:0000000000000000 $d
     /tmp/ccUlURmd.s:2247   .bss.hspi1:0000000000000000 $d
     /tmp/ccUlURmd.s:2254   .bss.hspi5:0000000000000000 $d
     /tmp/ccUlURmd.s:2261   .bss.htim10:0000000000000000 $d
     /tmp/ccUlURmd.s:2268   .bss.htim5:0000000000000000 $d
     /tmp/ccUlURmd.s:2275   .bss.htim9:0000000000000000 $d
     /tmp/ccUlURmd.s:2282   .bss.huart1:0000000000000000 $d
     /tmp/ccUlURmd.s:2289   .bss.huart2:0000000000000000 $d
     /tmp/ccUlURmd.s:2296   .bss.huart6:0000000000000000 $d
     /tmp/ccUlURmd.s:2303   .bss.menu1:0000000000000000 $d
     /tmp/ccUlURmd.s:2314   .bss.ok_debounce:0000000000000000 $d
     /tmp/ccUlURmd.s:2316   .bss.oled1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
__aeabi_unwind_cpp_pr0
_ZN4oledC1EP17I2C_HandleTypeDefhP17TIM_HandleTypeDef
_ZN4menuC1EP4oled
_ZN3adcC1EP17ADC_HandleTypeDef
HAL_GPIO_ReadPin
_ZN4menu7menu_okEv
_ZN4oled13oled_isOledOnEv
_ZN4menu10menu_printEv
_ZN4oled12oled_refreshEv
__aeabi_unwind_cpp_pr1
HAL_I2C_Init
HAL_I2S_Init
HAL_SD_Init
HAL_SD_ConfigWideBusOperation
HAL_SPI_Init
HAL_UART_Init
HAL_PCD_Init
HAL_ADC_Init
HAL_ADC_ConfigChannel
ARM GAS  /tmp/ccUlURmd.s 			page 75


HAL_TIM_Base_Init
HAL_TIM_SlaveConfigSynchro
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
_ZN3adc15adc_setEquationEff
_ZN3adc12adc_getValueEv
_ZN4oled19oled_update_batteryEf
