Analysis & Synthesis report for DE1_SoC
Wed May 29 00:26:10 2019
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |testscreen|player_input:pi|keyboard_press_driver:keyboard|count
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: player_input:pi|keyboard_press_driver:keyboard
 14. Parameter Settings for User Entity Instance: video_driver:display
 15. Parameter Settings for User Entity Instance: video_driver:display|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i
 16. Parameter Settings for User Entity Instance: video_driver:display|altera_up_avalon_video_vga_timing:video
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 19. Port Connectivity Checks: "video_driver:display|altera_up_avalon_video_vga_timing:video"
 20. Port Connectivity Checks: "video_driver:display|CLOCK25_PLL:c25_gen"
 21. Port Connectivity Checks: "player_input:pi"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed May 29 00:26:09 2019           ;
; Quartus Prime Version           ; 17.0.2 Build 602 07/19/2017 SJ Standard Edition ;
; Revision Name                   ; DE1_SoC                                         ;
; Top-level Entity Name           ; testscreen                                      ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 523                                             ;
; Total pins                      ; 52                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; testscreen         ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+-------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+-------------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ; Library     ;
+-------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+-------------+
; video_driver.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/merthc/Desktop/bomberman/video_driver.sv                     ;             ;
; altera_up_avalon_video_vga_timing.v ; yes             ; User Verilog HDL File        ; C:/Users/merthc/Desktop/bomberman/altera_up_avalon_video_vga_timing.v ;             ;
; DE1_SoC.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/merthc/Desktop/bomberman/DE1_SoC.sv                          ;             ;
; CLOCK25_PLL.v                       ; yes             ; User Wizard-Generated File   ; C:/Users/merthc/Desktop/bomberman/CLOCK25_PLL.v                       ; CLOCK25_PLL ;
; CLOCK25_PLL/CLOCK25_PLL_0002.v      ; yes             ; User Verilog HDL File        ; C:/Users/merthc/Desktop/bomberman/CLOCK25_PLL/CLOCK25_PLL_0002.v      ; CLOCK25_PLL ;
; testscreen.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/merthc/Desktop/bomberman/testscreen.sv                       ;             ;
; player_input.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/merthc/Desktop/bomberman/player_input.sv                     ;             ;
; keyboard_press_driver.v             ; yes             ; User Verilog HDL File        ; C:/Users/merthc/Desktop/bomberman/keyboard_press_driver.v             ;             ;
; keyboard_inner_driver.v             ; yes             ; User Verilog HDL File        ; C:/Users/merthc/Desktop/bomberman/keyboard_inner_driver.v             ;             ;
; altera_pll.v                        ; yes             ; Megafunction                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v        ;             ;
; lpm_divide.tdf                      ; yes             ; Megafunction                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_divide.tdf      ;             ;
; abs_divider.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/abs_divider.inc     ;             ;
; sign_div_unsign.inc                 ; yes             ; Megafunction                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc ;             ;
; aglobal170.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc      ;             ;
; db/lpm_divide_h3m.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/merthc/Desktop/bomberman/db/lpm_divide_h3m.tdf               ;             ;
; db/sign_div_unsign_klh.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/merthc/Desktop/bomberman/db/sign_div_unsign_klh.tdf          ;             ;
; db/alt_u_div_eve.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/merthc/Desktop/bomberman/db/alt_u_div_eve.tdf                ;             ;
; db/lpm_divide_82m.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/merthc/Desktop/bomberman/db/lpm_divide_82m.tdf               ;             ;
; db/sign_div_unsign_bkh.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/merthc/Desktop/bomberman/db/sign_div_unsign_bkh.tdf          ;             ;
; db/alt_u_div_sse.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/merthc/Desktop/bomberman/db/alt_u_div_sse.tdf                ;             ;
+-------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 916            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1596           ;
;     -- 7 input functions                    ; 11             ;
;     -- 6 input functions                    ; 214            ;
;     -- 5 input functions                    ; 291            ;
;     -- 4 input functions                    ; 166            ;
;     -- <=3 input functions                  ; 914            ;
;                                             ;                ;
; Dedicated logic registers                   ; 523            ;
;                                             ;                ;
; I/O pins                                    ; 52             ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 374            ;
; Total fan-out                               ; 7396           ;
; Average fan-out                             ; 3.33           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                            ; Entity Name                       ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |testscreen                                     ; 1596 (1286)         ; 523 (340)                 ; 0                 ; 0          ; 52   ; 0            ; |testscreen                                                                                                    ; testscreen                        ; work         ;
;    |lpm_divide:Mod0|                            ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|lpm_divide:Mod0                                                                                    ; lpm_divide                        ; work         ;
;       |lpm_divide_h3m:auto_generated|           ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|lpm_divide:Mod0|lpm_divide_h3m:auto_generated                                                      ; lpm_divide_h3m                    ; work         ;
;          |sign_div_unsign_klh:divider|          ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                          ; sign_div_unsign_klh               ; work         ;
;             |alt_u_div_eve:divider|             ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider    ; alt_u_div_eve                     ; work         ;
;    |lpm_divide:Mod1|                            ; 55 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|lpm_divide:Mod1                                                                                    ; lpm_divide                        ; work         ;
;       |lpm_divide_82m:auto_generated|           ; 55 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|lpm_divide:Mod1|lpm_divide_82m:auto_generated                                                      ; lpm_divide_82m                    ; work         ;
;          |sign_div_unsign_bkh:divider|          ; 55 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|lpm_divide:Mod1|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                          ; sign_div_unsign_bkh               ; work         ;
;             |alt_u_div_sse:divider|             ; 55 (55)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|lpm_divide:Mod1|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider    ; alt_u_div_sse                     ; work         ;
;    |player_input:pi|                            ; 48 (20)             ; 66 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |testscreen|player_input:pi                                                                                    ; player_input                      ; work         ;
;       |keyboard_press_driver:keyboard|          ; 28 (14)             ; 56 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |testscreen|player_input:pi|keyboard_press_driver:keyboard                                                     ; keyboard_press_driver             ; work         ;
;          |keyboard_inner_driver:kbd|            ; 14 (14)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |testscreen|player_input:pi|keyboard_press_driver:keyboard|keyboard_inner_driver:kbd                           ; keyboard_inner_driver             ; work         ;
;    |video_driver:display|                       ; 136 (81)            ; 117 (68)                  ; 0                 ; 0          ; 0    ; 0            ; |testscreen|video_driver:display                                                                               ; video_driver                      ; work         ;
;       |CLOCK25_PLL:c25_gen|                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|video_driver:display|CLOCK25_PLL:c25_gen                                                           ; CLOCK25_PLL                       ; CLOCK25_PLL  ;
;          |CLOCK25_PLL_0002:clock25_pll_inst|    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|video_driver:display|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst                         ; CLOCK25_PLL_0002                  ; CLOCK25_PLL  ;
;             |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|video_driver:display|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i ; altera_pll                        ; work         ;
;       |altera_up_avalon_video_vga_timing:video| ; 55 (55)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |testscreen|video_driver:display|altera_up_avalon_video_vga_timing:video                                       ; altera_up_avalon_video_vga_timing ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------+
; Altera ; altera_pll   ; 17.0    ; N/A          ; N/A          ; |testscreen|video_driver:display|CLOCK25_PLL:c25_gen ; CLOCK25_PLL.v   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------+


Encoding Type:  User-Encoded
+----------------------------------------------------------------------------------+
; State Machine - |testscreen|player_input:pi|keyboard_press_driver:keyboard|count ;
+----------+---------+-------------------------------------------------------------+
; Name     ; count~7 ; count~6                                                     ;
+----------+---------+-------------------------------------------------------------+
; count.00 ; 0       ; 0                                                           ;
; count.01 ; 0       ; 1                                                           ;
; count.10 ; 1       ; 0                                                           ;
; count.11 ; 1       ; 1                                                           ;
+----------+---------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                     ;
+-----------------------------------------------------------------------------+------------------------------------------+
; Register name                                                               ; Reason for Removal                       ;
+-----------------------------------------------------------------------------+------------------------------------------+
; breakableBlocksBroken[0..30]                                                ; Stuck at GND due to stuck port data_in   ;
; video_driver:display|altera_up_avalon_video_vga_timing:video|vga_blue[0,1]  ; Stuck at GND due to stuck port data_in   ;
; video_driver:display|altera_up_avalon_video_vga_timing:video|vga_green[0,1] ; Stuck at GND due to stuck port data_in   ;
; video_driver:display|altera_up_avalon_video_vga_timing:video|vga_red[0,1]   ; Stuck at GND due to stuck port data_in   ;
; r[2]                                                                        ; Merged with r[5]                         ;
; b[4]                                                                        ; Merged with r[4]                         ;
; r[0,1]                                                                      ; Merged with r[3]                         ;
; g[1]                                                                        ; Merged with g[3]                         ;
; b[1,3]                                                                      ; Merged with g[3]                         ;
; b[0]                                                                        ; Merged with g[0]                         ;
; video_driver:display|rout[1,3]                                              ; Merged with video_driver:display|rout[0] ;
; video_driver:display|rout[5]                                                ; Merged with video_driver:display|rout[2] ;
; video_driver:display|rout[4]                                                ; Merged with video_driver:display|bout[4] ;
; video_driver:display|gout[0]                                                ; Merged with video_driver:display|bout[0] ;
; video_driver:display|bout[3]                                                ; Merged with video_driver:display|bout[1] ;
; video_driver:display|gout[1,3]                                              ; Merged with video_driver:display|bout[1] ;
; Total Number of Removed Registers = 53                                      ;                                          ;
+-----------------------------------------------------------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 523   ;
; Number of registers using Synchronous Clear  ; 383   ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 1     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 414   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |testscreen|video_driver:display|altera_up_avalon_video_vga_timing:video|vga_blue[4]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |testscreen|player_input:pi|keyboard_press_driver:keyboard|filter_scan[2]                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |testscreen|buttonCounterLeft2[7]                                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |testscreen|buttonCounterRight2[7]                                                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |testscreen|buttonCounterUp2[10]                                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |testscreen|buttonCounterDown2[6]                                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |testscreen|buttonCounterLeft[1]                                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |testscreen|buttonCounterRight[14]                                                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |testscreen|buttonCounterUp[9]                                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |testscreen|buttonCounterDown[4]                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |testscreen|video_driver:display|altera_up_avalon_video_vga_timing:video|pixel_counter[5]     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |testscreen|video_driver:display|xt[1]                                                        ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |testscreen|bomb2Detonate[14]                                                                 ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |testscreen|bomb1Detonate[17]                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |testscreen|player_input:pi|keyboard_press_driver:keyboard|keyboard_inner_driver:kbd|incnt[3] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |testscreen|video_driver:display|yt[4]                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |testscreen|video_driver:display|altera_up_avalon_video_vga_timing:video|line_counter[2]      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |testscreen|playerX2[5]                                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |testscreen|playerX2[3]                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |testscreen|playerY2[8]                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |testscreen|playerY2[0]                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |testscreen|playerX[2]                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |testscreen|playerX[3]                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |testscreen|playerY[6]                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |testscreen|playerY[5]                                                                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |testscreen|video_driver:display|x[1]                                                         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |testscreen|video_driver:display|xd[3]                                                        ;
; 5:1                ; 29 bits   ; 87 LEs        ; 0 LEs                ; 87 LEs                 ; Yes        ; |testscreen|bomb2Counter[2]                                                                   ;
; 5:1                ; 29 bits   ; 87 LEs        ; 0 LEs                ; 87 LEs                 ; Yes        ; |testscreen|bomb1Counter[27]                                                                  ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |testscreen|video_driver:display|y[1]                                                         ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |testscreen|video_driver:display|yd[3]                                                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |testscreen|g[0]                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |testscreen|video_driver:display|altera_up_avalon_video_vga_timing:video|vga_red              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player_input:pi|keyboard_press_driver:keyboard ;
+----------------+----------+-----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                            ;
+----------------+----------+-----------------------------------------------------------------+
; FIRST          ; 0        ; Unsigned Binary                                                 ;
; SEENF0         ; 1        ; Unsigned Binary                                                 ;
; NULL           ; 00000000 ; Unsigned Binary                                                 ;
+----------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_driver:display ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 640   ; Signed Integer                           ;
; HEIGHT         ; 480   ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_driver:display|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                            ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                          ;
; fractional_vco_multiplier            ; false                  ; String                                                                          ;
; pll_type                             ; General                ; String                                                                          ;
; pll_subtype                          ; General                ; String                                                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                  ;
; operation_mode                       ; direct                 ; String                                                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                  ;
; data_rate                            ; 0                      ; Signed Integer                                                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                  ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                          ;
; phase_shift0                         ; 0 ps                   ; String                                                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                          ;
; phase_shift1                         ; 0 ps                   ; String                                                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                          ;
; phase_shift2                         ; 0 ps                   ; String                                                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                          ;
; phase_shift3                         ; 0 ps                   ; String                                                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                          ;
; phase_shift4                         ; 0 ps                   ; String                                                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                          ;
; phase_shift5                         ; 0 ps                   ; String                                                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                          ;
; phase_shift6                         ; 0 ps                   ; String                                                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                          ;
; phase_shift7                         ; 0 ps                   ; String                                                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                          ;
; phase_shift8                         ; 0 ps                   ; String                                                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                          ;
; phase_shift9                         ; 0 ps                   ; String                                                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                          ;
; phase_shift10                        ; 0 ps                   ; String                                                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                          ;
; phase_shift11                        ; 0 ps                   ; String                                                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                          ;
; phase_shift12                        ; 0 ps                   ; String                                                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                          ;
; phase_shift13                        ; 0 ps                   ; String                                                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                          ;
; phase_shift14                        ; 0 ps                   ; String                                                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                          ;
; phase_shift15                        ; 0 ps                   ; String                                                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                          ;
; phase_shift16                        ; 0 ps                   ; String                                                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                          ;
; phase_shift17                        ; 0 ps                   ; String                                                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                  ;
; clock_name_0                         ;                        ; String                                                                          ;
; clock_name_1                         ;                        ; String                                                                          ;
; clock_name_2                         ;                        ; String                                                                          ;
; clock_name_3                         ;                        ; String                                                                          ;
; clock_name_4                         ;                        ; String                                                                          ;
; clock_name_5                         ;                        ; String                                                                          ;
; clock_name_6                         ;                        ; String                                                                          ;
; clock_name_7                         ;                        ; String                                                                          ;
; clock_name_8                         ;                        ; String                                                                          ;
; clock_name_global_0                  ; false                  ; String                                                                          ;
; clock_name_global_1                  ; false                  ; String                                                                          ;
; clock_name_global_2                  ; false                  ; String                                                                          ;
; clock_name_global_3                  ; false                  ; String                                                                          ;
; clock_name_global_4                  ; false                  ; String                                                                          ;
; clock_name_global_5                  ; false                  ; String                                                                          ;
; clock_name_global_6                  ; false                  ; String                                                                          ;
; clock_name_global_7                  ; false                  ; String                                                                          ;
; clock_name_global_8                  ; false                  ; String                                                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                  ;
; pll_slf_rst                          ; false                  ; String                                                                          ;
; pll_bw_sel                           ; low                    ; String                                                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                          ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_driver:display|altera_up_avalon_video_vga_timing:video ;
+-------------------------+------------+--------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                               ;
+-------------------------+------------+--------------------------------------------------------------------+
; CW                      ; 9          ; Signed Integer                                                     ;
; H_ACTIVE                ; 640        ; Signed Integer                                                     ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                     ;
; H_SYNC                  ; 96         ; Signed Integer                                                     ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                     ;
; H_TOTAL                 ; 800        ; Signed Integer                                                     ;
; V_ACTIVE                ; 480        ; Signed Integer                                                     ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                     ;
; V_SYNC                  ; 2          ; Signed Integer                                                     ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                     ;
; V_TOTAL                 ; 525        ; Signed Integer                                                     ;
; PW                      ; 10         ; Signed Integer                                                     ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                    ;
; LW                      ; 10         ; Signed Integer                                                     ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                    ;
+-------------------------+------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 3              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_driver:display|altera_up_avalon_video_vga_timing:video"                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; red_to_vga_display[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; green_to_vga_display[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; blue_to_vga_display[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; color_select               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; end_of_frame               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_c_sync                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_data_enable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_red[9..8]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_green[9..8]            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_blue[9..8]             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_color_data             ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_driver:display|CLOCK25_PLL:c25_gen"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "player_input:pi"                                                                                          ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; start ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 523                         ;
;     CLR               ; 1                           ;
;     ENA               ; 71                          ;
;     ENA SCLR          ; 329                         ;
;     ENA SLD           ; 14                          ;
;     SCLR              ; 54                          ;
;     SLD               ; 3                           ;
;     plain             ; 51                          ;
; arriav_lcell_comb     ; 1597                        ;
;     arith             ; 599                         ;
;         0 data inputs ; 44                          ;
;         1 data inputs ; 505                         ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 29                          ;
;         4 data inputs ; 10                          ;
;     extend            ; 11                          ;
;         7 data inputs ; 11                          ;
;     normal            ; 978                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 148                         ;
;         3 data inputs ; 166                         ;
;         4 data inputs ; 156                         ;
;         5 data inputs ; 291                         ;
;         6 data inputs ; 214                         ;
;     shared            ; 9                           ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 7                           ;
; boundary_port         ; 52                          ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 5.66                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition
    Info: Processing started: Wed May 29 00:25:48 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file video_driver.sv
    Info (12023): Found entity 1: video_driver File: C:/Users/merthc/Desktop/bomberman/video_driver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/Users/merthc/Desktop/bomberman/altera_up_avalon_video_vga_timing.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc.sv
    Info (12023): Found entity 1: DE1_SoC File: C:/Users/merthc/Desktop/bomberman/DE1_SoC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock25_pll.v
    Info (12023): Found entity 1: CLOCK25_PLL File: C:/Users/merthc/Desktop/bomberman/CLOCK25_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock25_pll/clock25_pll_0002.v
    Info (12023): Found entity 1: CLOCK25_PLL_0002 File: C:/Users/merthc/Desktop/bomberman/CLOCK25_PLL/CLOCK25_PLL_0002.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file testscreen.sv
    Info (12023): Found entity 1: testscreen File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 1
    Info (12023): Found entity 2: testscreen_testbench File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 1162
Info (12021): Found 2 design units, including 2 entities, in source file player_input.sv
    Info (12023): Found entity 1: player_input File: C:/Users/merthc/Desktop/bomberman/player_input.sv Line: 1
    Info (12023): Found entity 2: player_input_testbench File: C:/Users/merthc/Desktop/bomberman/player_input.sv Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_press_driver.v
    Info (12023): Found entity 1: keyboard_press_driver File: C:/Users/merthc/Desktop/bomberman/keyboard_press_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_inner_driver.v
    Info (12023): Found entity 1: keyboard_inner_driver File: C:/Users/merthc/Desktop/bomberman/keyboard_inner_driver.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at testscreen.sv(23): created implicit net for "reset" File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 23
Info (12127): Elaborating entity "testscreen" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at testscreen.sv(20): object "KEY" assigned a value but never read File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 20
Warning (10230): Verilog HDL assignment warning at testscreen.sv(135): truncated value with size 32 to match size of target (18) File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 135
Warning (10230): Verilog HDL assignment warning at testscreen.sv(137): truncated value with size 32 to match size of target (10) File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 137
Warning (10230): Verilog HDL assignment warning at testscreen.sv(207): truncated value with size 32 to match size of target (18) File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 207
Warning (10230): Verilog HDL assignment warning at testscreen.sv(209): truncated value with size 32 to match size of target (9) File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 209
Warning (10230): Verilog HDL assignment warning at testscreen.sv(279): truncated value with size 32 to match size of target (18) File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 279
Warning (10230): Verilog HDL assignment warning at testscreen.sv(281): truncated value with size 32 to match size of target (9) File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 281
Warning (10230): Verilog HDL assignment warning at testscreen.sv(351): truncated value with size 32 to match size of target (18) File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 351
Warning (10230): Verilog HDL assignment warning at testscreen.sv(353): truncated value with size 32 to match size of target (10) File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 353
Warning (10230): Verilog HDL assignment warning at testscreen.sv(424): truncated value with size 32 to match size of target (18) File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 424
Warning (10230): Verilog HDL assignment warning at testscreen.sv(426): truncated value with size 32 to match size of target (10) File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 426
Warning (10230): Verilog HDL assignment warning at testscreen.sv(496): truncated value with size 32 to match size of target (18) File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 496
Warning (10230): Verilog HDL assignment warning at testscreen.sv(498): truncated value with size 32 to match size of target (9) File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 498
Warning (10230): Verilog HDL assignment warning at testscreen.sv(568): truncated value with size 32 to match size of target (18) File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 568
Warning (10230): Verilog HDL assignment warning at testscreen.sv(570): truncated value with size 32 to match size of target (9) File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 570
Warning (10230): Verilog HDL assignment warning at testscreen.sv(640): truncated value with size 32 to match size of target (18) File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 640
Warning (10230): Verilog HDL assignment warning at testscreen.sv(642): truncated value with size 32 to match size of target (10) File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 642
Warning (10230): Verilog HDL assignment warning at testscreen.sv(649): truncated value with size 32 to match size of target (29) File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 649
Warning (10230): Verilog HDL assignment warning at testscreen.sv(652): truncated value with size 32 to match size of target (24) File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 652
Warning (10230): Verilog HDL assignment warning at testscreen.sv(663): truncated value with size 32 to match size of target (29) File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 663
Warning (10230): Verilog HDL assignment warning at testscreen.sv(666): truncated value with size 32 to match size of target (24) File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 666
Info (12128): Elaborating entity "player_input" for hierarchy "player_input:pi" File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 29
Info (12128): Elaborating entity "keyboard_press_driver" for hierarchy "player_input:pi|keyboard_press_driver:keyboard" File: C:/Users/merthc/Desktop/bomberman/player_input.sv Line: 12
Info (12128): Elaborating entity "keyboard_inner_driver" for hierarchy "player_input:pi|keyboard_press_driver:keyboard|keyboard_inner_driver:kbd" File: C:/Users/merthc/Desktop/bomberman/keyboard_press_driver.v Line: 38
Info (12128): Elaborating entity "video_driver" for hierarchy "video_driver:display" File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 1159
Info (12128): Elaborating entity "CLOCK25_PLL" for hierarchy "video_driver:display|CLOCK25_PLL:c25_gen" File: C:/Users/merthc/Desktop/bomberman/video_driver.sv Line: 47
Info (12128): Elaborating entity "CLOCK25_PLL_0002" for hierarchy "video_driver:display|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst" File: C:/Users/merthc/Desktop/bomberman/CLOCK25_PLL.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "video_driver:display|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i" File: C:/Users/merthc/Desktop/bomberman/CLOCK25_PLL/CLOCK25_PLL_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "video_driver:display|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i" File: C:/Users/merthc/Desktop/bomberman/CLOCK25_PLL/CLOCK25_PLL_0002.v Line: 85
Info (12133): Instantiated megafunction "video_driver:display|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/merthc/Desktop/bomberman/CLOCK25_PLL/CLOCK25_PLL_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "video_driver:display|altera_up_avalon_video_vga_timing:video" File: C:/Users/merthc/Desktop/bomberman/video_driver.sv Line: 147
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 1085
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 1085
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 1085
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 1085
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf
    Info (12023): Found entity 1: lpm_divide_h3m File: C:/Users/merthc/Desktop/bomberman/db/lpm_divide_h3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/Users/merthc/Desktop/bomberman/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: C:/Users/merthc/Desktop/bomberman/db/alt_u_div_eve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1" File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 1085
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter: File: C:/Users/merthc/Desktop/bomberman/testscreen.sv Line: 1085
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf
    Info (12023): Found entity 1: lpm_divide_82m File: C:/Users/merthc/Desktop/bomberman/db/lpm_divide_82m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Users/merthc/Desktop/bomberman/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse File: C:/Users/merthc/Desktop/bomberman/db/alt_u_div_sse.tdf Line: 23
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/merthc/Desktop/bomberman/output_files/DE1_SoC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1752 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 1699 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 4907 megabytes
    Info: Processing ended: Wed May 29 00:26:10 2019
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/merthc/Desktop/bomberman/output_files/DE1_SoC.map.smsg.


