{"vcs1":{"timestamp_begin":1728212180.924586221, "rt":22.79, "ut":28.83, "st":1.08}}
{"vcselab":{"timestamp_begin":1728212203.795108367, "rt":1.05, "ut":0.42, "st":0.15}}
{"link":{"timestamp_begin":1728212204.920578844, "rt":0.34, "ut":0.12, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728212180.363887222}
{"VCS_COMP_START_TIME": 1728212180.363887222}
{"VCS_COMP_END_TIME": 1728212206.981036899}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 389024}}
{"stitch_vcselab": {"peak_mem": 240276}}
