# ðŸ‘‹ Hi, I'm @VSDP1357

## About Me
- ðŸ”­ Iâ€™m interested in VLSI: Verilog, systemverilog, UVM.
- ðŸŒ± Iâ€™m currently learning advanced Verilog and System Verilog techniques and design methodologies.
- ðŸ‘¯ Iâ€™m looking to collaborate on Verilog projects, particularly those involving simulation and hardware design.
- ðŸ“« How to reach me: [vsaidurgapradeep2003@gmail.com , https://www.linkedin.com/in/sai-durga-pradeep-veeramalla-303224241]
- ðŸ˜„ Pronouns: [Sai Durga Pradeep Veeramalla]
- âš¡ Fun fact: I enjoy solving complex logic puzzles and applying them to hardware design challenges.

## Skills
- **Programming Languages:** Verilog, SystemVerilog, C, Python. 
- **Tools:** VS Code, modelsim, xilinx
- **Areas of Expertise:** Hardware simulation, Digital design, FPGA development. 

## Current Projects
- **[Project 1]:** ðŸš€8-bit CPU Design Series in Verilog!.
- **[Project 2]:** On Going.

## Contact Me
Feel free to reach out for collaboration or if you have any questions related to Verilog and hardware design. You can connect with me via [https://www.linkedin.com/in/sai-durga-pradeep-veeramalla-303224241].

<!--
VSDP1357/VSDP1357 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
-->
