{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 16:24:13 2022 " "Info: Processing started: Thu Mar 31 16:24:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register8_with_clrn_tri -c register8_with_clrn_tri --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register8_with_clrn_tri -c register8_with_clrn_tri --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 104 88 256 120 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CP " "Info: No valid register-to-register data paths exist for clock \"CP\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst D7 CP 4.845 ns register " "Info: tsu for register \"inst\" (data pin = \"D7\", clock pin = \"CP\") is 4.845 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.745 ns + Longest pin register " "Info: + Longest pin to register delay is 7.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns D7 1 PIN PIN_189 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_189; Fanout = 1; PIN Node = 'D7'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 240 88 256 256 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.447 ns) + CELL(0.206 ns) 7.637 ns inst~feeder 2 COMB LCCOMB_X4_Y15_N0 1 " "Info: 2: + IC(6.447 ns) + CELL(0.206 ns) = 7.637 ns; Loc. = LCCOMB_X4_Y15_N0; Fanout = 1; COMB Node = 'inst~feeder'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.653 ns" { D7 inst~feeder } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 224 408 472 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.745 ns inst 3 REG LCFF_X4_Y15_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.745 ns; Loc. = LCFF_X4_Y15_N1; Fanout = 1; REG Node = 'inst'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst~feeder inst } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 224 408 472 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.298 ns ( 16.76 % ) " "Info: Total cell delay = 1.298 ns ( 16.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.447 ns ( 83.24 % ) " "Info: Total interconnect delay = 6.447 ns ( 83.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.745 ns" { D7 inst~feeder inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.745 ns" { D7 {} D7~combout {} inst~feeder {} inst {} } { 0.000ns 0.000ns 6.447ns 0.000ns } { 0.000ns 0.984ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 224 408 472 304 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.860 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CP 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 104 88 256 120 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CP~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 104 88 256 120 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 2.860 ns inst 3 REG LCFF_X4_Y15_N1 1 " "Info: 3: + IC(0.915 ns) + CELL(0.666 ns) = 2.860 ns; Loc. = LCFF_X4_Y15_N1; Fanout = 1; REG Node = 'inst'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CP~clkctrl inst } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 224 408 472 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.15 % ) " "Info: Total cell delay = 1.806 ns ( 63.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.054 ns ( 36.85 % ) " "Info: Total interconnect delay = 1.054 ns ( 36.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CP CP~clkctrl inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CP {} CP~combout {} CP~clkctrl {} inst {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.745 ns" { D7 inst~feeder inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.745 ns" { D7 {} D7~combout {} inst~feeder {} inst {} } { 0.000ns 0.000ns 6.447ns 0.000ns } { 0.000ns 0.984ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CP CP~clkctrl inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CP {} CP~combout {} CP~clkctrl {} inst {} } { 0.000ns 0.000ns 0.139ns 0.915ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Q6 inst7 8.823 ns register " "Info: tco from clock \"CP\" to destination pin \"Q6\" through register \"inst7\" is 8.823 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.877 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 2.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CP 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 104 88 256 120 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CP~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 104 88 256 120 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.666 ns) 2.877 ns inst7 3 REG LCFF_X17_Y15_N17 1 " "Info: 3: + IC(0.932 ns) + CELL(0.666 ns) = 2.877 ns; Loc. = LCFF_X17_Y15_N17; Fanout = 1; REG Node = 'inst7'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { CP~clkctrl inst7 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 360 408 472 440 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.77 % ) " "Info: Total cell delay = 1.806 ns ( 62.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.071 ns ( 37.23 % ) " "Info: Total interconnect delay = 1.071 ns ( 37.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { CP CP~clkctrl inst7 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { CP {} CP~combout {} CP~clkctrl {} inst7 {} } { 0.000ns 0.000ns 0.139ns 0.932ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 360 408 472 440 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.642 ns + Longest register pin " "Info: + Longest register to pin delay is 5.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst7 1 REG LCFF_X17_Y15_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y15_N17; Fanout = 1; REG Node = 'inst7'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst7 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 360 408 472 440 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.546 ns) + CELL(3.096 ns) 5.642 ns Q6 2 PIN PIN_11 0 " "Info: 2: + IC(2.546 ns) + CELL(3.096 ns) = 5.642 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'Q6'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.642 ns" { inst7 Q6 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 376 664 840 392 "Q6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 54.87 % ) " "Info: Total cell delay = 3.096 ns ( 54.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.546 ns ( 45.13 % ) " "Info: Total interconnect delay = 2.546 ns ( 45.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.642 ns" { inst7 Q6 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.642 ns" { inst7 {} Q6 {} } { 0.000ns 2.546ns } { 0.000ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { CP CP~clkctrl inst7 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { CP {} CP~combout {} CP~clkctrl {} inst7 {} } { 0.000ns 0.000ns 0.139ns 0.932ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.642 ns" { inst7 Q6 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.642 ns" { inst7 {} Q6 {} } { 0.000ns 2.546ns } { 0.000ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "EN Q2 10.323 ns Longest " "Info: Longest tpd from source pin \"EN\" to destination pin \"Q2\" is 10.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns EN 1 PIN PIN_37 6 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_37; Fanout = 6; PIN Node = 'EN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 88 88 256 104 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.213 ns) + CELL(3.145 ns) 10.323 ns Q2 2 PIN PIN_12 0 " "Info: 2: + IC(6.213 ns) + CELL(3.145 ns) = 10.323 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'Q2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.358 ns" { EN Q2 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 904 664 840 920 "Q2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.110 ns ( 39.81 % ) " "Info: Total cell delay = 4.110 ns ( 39.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.213 ns ( 60.19 % ) " "Info: Total interconnect delay = 6.213 ns ( 60.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.323 ns" { EN Q2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.323 ns" { EN {} EN~combout {} Q2 {} } { 0.000ns 0.000ns 6.213ns } { 0.000ns 0.965ns 3.145ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst11 D4 CP 1.114 ns register " "Info: th for register \"inst11\" (data pin = \"D4\", clock pin = \"CP\") is 1.114 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.816 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CP 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 104 88 256 120 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CP~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 104 88 256 120 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 2.816 ns inst11 3 REG LCFF_X1_Y9_N9 1 " "Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.816 ns; Loc. = LCFF_X1_Y9_N9; Fanout = 1; REG Node = 'inst11'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { CP~clkctrl inst11 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 624 408 472 704 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.13 % ) " "Info: Total cell delay = 1.806 ns ( 64.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 35.87 % ) " "Info: Total interconnect delay = 1.010 ns ( 35.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { CP CP~clkctrl inst11 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { CP {} CP~combout {} CP~clkctrl {} inst11 {} } { 0.000ns 0.000ns 0.139ns 0.871ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 624 408 472 704 "inst11" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.008 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns D4 1 PIN PIN_27 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 1; PIN Node = 'D4'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 640 88 256 656 "D4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.206 ns) 1.900 ns inst11~feeder 2 COMB LCCOMB_X1_Y9_N8 1 " "Info: 2: + IC(0.564 ns) + CELL(0.206 ns) = 1.900 ns; Loc. = LCCOMB_X1_Y9_N8; Fanout = 1; COMB Node = 'inst11~feeder'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { D4 inst11~feeder } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 624 408 472 704 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.008 ns inst11 3 REG LCFF_X1_Y9_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.008 ns; Loc. = LCFF_X1_Y9_N9; Fanout = 1; REG Node = 'inst11'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst11~feeder inst11 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 624 408 472 704 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.444 ns ( 71.91 % ) " "Info: Total cell delay = 1.444 ns ( 71.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.564 ns ( 28.09 % ) " "Info: Total interconnect delay = 0.564 ns ( 28.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { D4 inst11~feeder inst11 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.008 ns" { D4 {} D4~combout {} inst11~feeder {} inst11 {} } { 0.000ns 0.000ns 0.564ns 0.000ns } { 0.000ns 1.130ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { CP CP~clkctrl inst11 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { CP {} CP~combout {} CP~clkctrl {} inst11 {} } { 0.000ns 0.000ns 0.139ns 0.871ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { D4 inst11~feeder inst11 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.008 ns" { D4 {} D4~combout {} inst11~feeder {} inst11 {} } { 0.000ns 0.000ns 0.564ns 0.000ns } { 0.000ns 1.130ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 16:24:13 2022 " "Info: Processing ended: Thu Mar 31 16:24:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
