{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 25 11:58:21 2009 " "Info: Processing started: Fri Sep 25 11:58:21 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Par_Gen_Emul -c Par_Gen_Emul " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Par_Gen_Emul -c Par_Gen_Emul" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Par_Gen_Emul EP3C16F256C6 " "Info: Selected device EP3C16F256C6 for design \"Par_Gen_Emul\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5F256C6 " "Info: Device EP3C5F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Info: Device EP3C10F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Info: Device EP3C25F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info: Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 13 " "Warning: No exact pin location assignment(s) for 13 pins of 13 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Start_Act_L " "Info: Pin Start_Act_L not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Start_Act_L } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 520 1000 1176 536 "Start_Act_L" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start_Act_L } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Em_Del\[7\] " "Info: Pin Em_Del\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Em_Del[7] } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 352 1000 1176 368 "Em_Del\[7..0\]" "" } { 344 872 1000 360 "Em_Del\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Em_Del[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Em_Del\[6\] " "Info: Pin Em_Del\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Em_Del[6] } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 352 1000 1176 368 "Em_Del\[7..0\]" "" } { 344 872 1000 360 "Em_Del\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Em_Del[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Em_Del\[5\] " "Info: Pin Em_Del\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Em_Del[5] } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 352 1000 1176 368 "Em_Del\[7..0\]" "" } { 344 872 1000 360 "Em_Del\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Em_Del[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Em_Del\[4\] " "Info: Pin Em_Del\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Em_Del[4] } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 352 1000 1176 368 "Em_Del\[7..0\]" "" } { 344 872 1000 360 "Em_Del\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Em_Del[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Em_Del\[3\] " "Info: Pin Em_Del\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Em_Del[3] } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 352 1000 1176 368 "Em_Del\[7..0\]" "" } { 344 872 1000 360 "Em_Del\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Em_Del[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Em_Del\[2\] " "Info: Pin Em_Del\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Em_Del[2] } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 352 1000 1176 368 "Em_Del\[7..0\]" "" } { 344 872 1000 360 "Em_Del\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Em_Del[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Em_Del\[1\] " "Info: Pin Em_Del\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Em_Del[1] } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 352 1000 1176 368 "Em_Del\[7..0\]" "" } { 344 872 1000 360 "Em_Del\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Em_Del[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Em_Del\[0\] " "Info: Pin Em_Del\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Em_Del[0] } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 352 1000 1176 368 "Em_Del\[7..0\]" "" } { 344 872 1000 360 "Em_Del\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Em_Del[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset_n " "Info: Pin Reset_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Reset_n } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 288 152 320 304 "Reset_n" "" } { 464 752 824 480 "Reset_n" "" } { 280 320 424 296 "Reset_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EOF_Act_Line " "Info: Pin EOF_Act_Line not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { EOF_Act_Line } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 416 152 320 432 "EOF_Act_Line" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOF_Act_Line } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_10 " "Info: Pin Clk_10 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Clk_10 } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CCD_Read_Start " "Info: Pin CCD_Read_Start not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CCD_Read_Start } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 200 152 328 216 "CCD_Read_Start" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Read_Start } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_10~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node Clk_10~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_n~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node Reset_n~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~112 " "Info: Destination node lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~112" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~112 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~113 " "Info: Destination node lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~113" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~113 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~114 " "Info: Destination node lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~114" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~114 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~123 " "Info: Destination node lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~123" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~123 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~116 " "Info: Destination node lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~116" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~116 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~125 " "Info: Destination node lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~125" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~125 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~118 " "Info: Destination node lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~118" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~118 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~119 " "Info: Destination node lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~119" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~119 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 288 152 320 304 "Reset_n" "" } { 464 752 824 480 "Reset_n" "" } { 280 320 424 296 "Reset_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 2.5V 2 9 0 " "Info: Number of I/O pins in group: 11 (unused VREF, 2.5V VCCIO, 2 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 9 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 18 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[0\] register lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\] -1.757 ns " "Info: Slack time is -1.757 ns between source register \"lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[0\]\" and destination register \"lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.816 ns + Largest register register " "Info: + Largest register to register requirement is 0.816 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10 destination 2.447 ns   Shortest register " "Info:   Shortest clock path from clock \"Clk_10\" to destination register is 2.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns Clk_10~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_10~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { Clk_10 Clk_10~input } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 0.955 ns Clk_10~inputclkctrl 3 COMB Unassigned 11 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 0.955 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'Clk_10~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_10~input Clk_10~inputclkctrl } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.534 ns) 2.447 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\] 4 REG Unassigned 3 " "Info: 4: + IC(0.958 ns) + CELL(0.534 ns) = 2.447 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { Clk_10~inputclkctrl lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 54.19 % ) " "Info: Total cell delay = 1.326 ns ( 54.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 45.81 % ) " "Info: Total interconnect delay = 1.121 ns ( 45.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10 destination 2.447 ns   Longest register " "Info:   Longest clock path from clock \"Clk_10\" to destination register is 2.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns Clk_10~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_10~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { Clk_10 Clk_10~input } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 0.955 ns Clk_10~inputclkctrl 3 COMB Unassigned 11 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 0.955 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'Clk_10~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_10~input Clk_10~inputclkctrl } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.534 ns) 2.447 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\] 4 REG Unassigned 3 " "Info: 4: + IC(0.958 ns) + CELL(0.534 ns) = 2.447 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { Clk_10~inputclkctrl lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 54.19 % ) " "Info: Total cell delay = 1.326 ns ( 54.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 45.81 % ) " "Info: Total interconnect delay = 1.121 ns ( 45.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10 source 2.447 ns   Shortest register " "Info:   Shortest clock path from clock \"Clk_10\" to source register is 2.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns Clk_10~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_10~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { Clk_10 Clk_10~input } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 0.955 ns Clk_10~inputclkctrl 3 COMB Unassigned 11 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 0.955 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'Clk_10~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_10~input Clk_10~inputclkctrl } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.534 ns) 2.447 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[0\] 4 REG Unassigned 3 " "Info: 4: + IC(0.958 ns) + CELL(0.534 ns) = 2.447 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { Clk_10~inputclkctrl lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 54.19 % ) " "Info: Total cell delay = 1.326 ns ( 54.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 45.81 % ) " "Info: Total interconnect delay = 1.121 ns ( 45.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10 source 2.447 ns   Longest register " "Info:   Longest clock path from clock \"Clk_10\" to source register is 2.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns Clk_10~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_10~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { Clk_10 Clk_10~input } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 0.955 ns Clk_10~inputclkctrl 3 COMB Unassigned 11 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 0.955 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'Clk_10~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_10~input Clk_10~inputclkctrl } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.534 ns) 2.447 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[0\] 4 REG Unassigned 3 " "Info: 4: + IC(0.958 ns) + CELL(0.534 ns) = 2.447 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { Clk_10~inputclkctrl lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 54.19 % ) " "Info: Total cell delay = 1.326 ns ( 54.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 45.81 % ) " "Info: Total interconnect delay = 1.121 ns ( 45.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns   " "Info:   Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns   " "Info:   Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.573 ns - Longest register register " "Info: - Longest register to register delay is 2.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[0\] 1 REG Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.436 ns) 0.652 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita0~COUT 2 COMB Unassigned 2 " "Info: 2: + IC(0.216 ns) + CELL(0.436 ns) = 0.652 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.710 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita1~COUT 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.710 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita0~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.768 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita2~COUT 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 0.768 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita1~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.826 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita3~COUT 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 0.826 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita2~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.884 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita4~COUT 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 0.884 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita3~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.942 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita5~COUT 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 0.942 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita4~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.000 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita6~COUT 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 1.000 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita5~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.058 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita7~COUT 9 COMB Unassigned 1 " "Info: 9: + IC(0.000 ns) + CELL(0.058 ns) = 1.058 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita6~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 1.513 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita7~1 10 COMB Unassigned 10 " "Info: 10: + IC(0.000 ns) + CELL(0.455 ns) = 1.513 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita7~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~1 } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(-0.078 ns) + CELL(0.355 ns) 1.790 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~52 11 COMB Unassigned 8 " "Info: 11: + IC(-0.078 ns) + CELL(0.355 ns) = 1.790 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~1 lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~52 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.610 ns) 2.573 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\] 12 REG Unassigned 3 " "Info: 12: + IC(0.173 ns) + CELL(0.610 ns) = 2.573 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~52 lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.262 ns ( 87.91 % ) " "Info: Total cell delay = 2.262 ns ( 87.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.311 ns ( 12.09 % ) " "Info: Total interconnect delay = 0.311 ns ( 12.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.573 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita0~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita1~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita2~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita3~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita4~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita5~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita6~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~1 lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~52 lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.573 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita0~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita1~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita2~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita3~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita4~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita5~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita6~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~1 lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~52 lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.573 ns register register " "Info: Estimated most critical path is register to register delay of 2.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[0\] 1 REG LAB_X39_Y15_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X39_Y15_N0; Fanout = 3; REG Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.436 ns) 0.652 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita0~COUT 2 COMB LAB_X39_Y15_N0 2 " "Info: 2: + IC(0.216 ns) + CELL(0.436 ns) = 0.652 ns; Loc. = LAB_X39_Y15_N0; Fanout = 2; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.710 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita1~COUT 3 COMB LAB_X39_Y15_N0 2 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.710 ns; Loc. = LAB_X39_Y15_N0; Fanout = 2; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita0~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.768 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita2~COUT 4 COMB LAB_X39_Y15_N0 2 " "Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 0.768 ns; Loc. = LAB_X39_Y15_N0; Fanout = 2; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita1~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.826 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita3~COUT 5 COMB LAB_X39_Y15_N0 2 " "Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 0.826 ns; Loc. = LAB_X39_Y15_N0; Fanout = 2; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita2~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.884 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita4~COUT 6 COMB LAB_X39_Y15_N0 2 " "Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 0.884 ns; Loc. = LAB_X39_Y15_N0; Fanout = 2; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita3~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.942 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita5~COUT 7 COMB LAB_X39_Y15_N0 2 " "Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 0.942 ns; Loc. = LAB_X39_Y15_N0; Fanout = 2; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita4~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.000 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita6~COUT 8 COMB LAB_X39_Y15_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 1.000 ns; Loc. = LAB_X39_Y15_N0; Fanout = 2; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita5~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.058 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita7~COUT 9 COMB LAB_X39_Y15_N0 1 " "Info: 9: + IC(0.000 ns) + CELL(0.058 ns) = 1.058 ns; Loc. = LAB_X39_Y15_N0; Fanout = 1; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita6~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 1.513 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita7~1 10 COMB LAB_X39_Y15_N0 10 " "Info: 10: + IC(0.000 ns) + CELL(0.455 ns) = 1.513 ns; Loc. = LAB_X39_Y15_N0; Fanout = 10; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita7~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~1 } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(-0.078 ns) + CELL(0.355 ns) 1.790 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~52 11 COMB LAB_X39_Y15_N0 8 " "Info: 11: + IC(-0.078 ns) + CELL(0.355 ns) = 1.790 ns; Loc. = LAB_X39_Y15_N0; Fanout = 8; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~1 lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~52 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.610 ns) 2.573 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\] 12 REG LAB_X39_Y15_N0 3 " "Info: 12: + IC(0.173 ns) + CELL(0.610 ns) = 2.573 ns; Loc. = LAB_X39_Y15_N0; Fanout = 3; REG Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~52 lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.262 ns ( 87.91 % ) " "Info: Total cell delay = 2.262 ns ( 87.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.311 ns ( 12.09 % ) " "Info: Total interconnect delay = 0.311 ns ( 12.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.573 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita0~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita1~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita2~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita3~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita4~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita5~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita6~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~1 lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~52 lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X31_Y10 X41_Y19 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.fit.smsg " "Info: Generated suppressed messages file C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 25 11:58:30 2009 " "Info: Processing ended: Fri Sep 25 11:58:30 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
