Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: piano_segment.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "piano_segment.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "piano_segment"
Output Format                      : NGC
Target Device                      : xa3s200-4-pqg208

---- Source Options
Top Module Name                    : piano_segment
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "piano.v" in library work
Compiling verilog file "../bcd_7segment_decoder/segment.v" in library work
Module <piano> compiled
Compiling verilog file "piano_segment.v" in library work
Module <segment> compiled
Module <piano_segment> compiled
No errors in compilation
Analysis of file <"piano_segment.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <piano_segment> in library <work>.

Analyzing hierarchy for module <piano> in library <work> with parameters.
	sa = "00000000000000000000011101110111"
	sb = "00000000000000000000011010100110"
	sc = "00000000000000000000010111101100"
	sd = "00000000000000000000010110010111"
	se = "00000000000000000000010011111011"
	sf = "00000000000000000000010001110000"
	sg = "00000000000000000000001111110100"
	sha = "00000000000000000000001110111011"

Analyzing hierarchy for module <segment> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <piano_segment>.
Module <piano_segment> is correct for synthesis.
 
Analyzing module <piano> in library <work>.
	sa = 32'sb00000000000000000000011101110111
	sb = 32'sb00000000000000000000011010100110
	sc = 32'sb00000000000000000000010111101100
	sd = 32'sb00000000000000000000010110010111
	se = 32'sb00000000000000000000010011111011
	sf = 32'sb00000000000000000000010001110000
	sg = 32'sb00000000000000000000001111110100
	sha = 32'sb00000000000000000000001110111011
Module <piano> is correct for synthesis.
 
Analyzing module <segment> in library <work>.
Module <segment> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <piano>.
    Related source file is "piano.v".
    Found 1-bit register for signal <piezo>.
    Found 33-bit comparator less for signal <piezo$cmp_lt0000> created at line 36.
    Found 33-bit comparator less for signal <piezo$cmp_lt0001> created at line 44.
    Found 33-bit comparator less for signal <piezo$cmp_lt0002> created at line 52.
    Found 33-bit comparator less for signal <piezo$cmp_lt0003> created at line 60.
    Found 33-bit comparator less for signal <piezo$cmp_lt0004> created at line 68.
    Found 33-bit comparator less for signal <piezo$cmp_lt0005> created at line 76.
    Found 33-bit comparator less for signal <piezo$cmp_lt0006> created at line 84.
    Found 33-bit comparator less for signal <piezo$cmp_lt0007> created at line 92.
    Found 32-bit register for signal <sound>.
    Found 33-bit comparator greatequal for signal <sound$cmp_ge0000> created at line 36.
    Found 33-bit comparator greatequal for signal <sound$cmp_ge0001> created at line 44.
    Found 33-bit comparator greatequal for signal <sound$cmp_ge0002> created at line 52.
    Found 33-bit comparator greatequal for signal <sound$cmp_ge0003> created at line 60.
    Found 33-bit comparator greatequal for signal <sound$cmp_ge0004> created at line 68.
    Found 33-bit comparator greatequal for signal <sound$cmp_ge0005> created at line 76.
    Found 33-bit comparator greatequal for signal <sound$cmp_ge0006> created at line 84.
    Found 33-bit comparator greatequal for signal <sound$cmp_ge0007> created at line 92.
    Found 32-bit adder for signal <sound$share0000>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 Comparator(s).
Unit <piano> synthesized.


Synthesizing Unit <segment>.
    Related source file is "../bcd_7segment_decoder/segment.v".
    Found 16x3-bit ROM for signal <bcd$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <segment> synthesized.


Synthesizing Unit <piano_segment>.
    Related source file is "piano_segment.v".
    Found 1-bit xor2 for signal <bcd<2>>.
    Found 1-bit xor3 for signal <bcd<1>>.
    Found 1-bit xor4 for signal <bcd<0>>.
    Found 1-bit xor2 for signal <bcd_2$xor0000> created at line 30.
    Found 1-bit xor2 for signal <bcd_2$xor0001> created at line 30.
    Summary:
	inferred   2 Xor(s).
Unit <piano_segment> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x3-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 2
 1-bit register                                        : 1
 32-bit register                                       : 1
# Comparators                                          : 16
 33-bit comparator greatequal                          : 8
 33-bit comparator less                                : 8
# Xors                                                 : 5
 1-bit xor2                                            : 3
 1-bit xor3                                            : 1
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x3-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 33
 Flip-Flops                                            : 33
# Comparators                                          : 16
 33-bit comparator greatequal                          : 8
 33-bit comparator less                                : 8
# Xors                                                 : 5
 1-bit xor2                                            : 3
 1-bit xor3                                            : 1
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <piano_segment> ...

Optimizing unit <piano> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block piano_segment, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : piano_segment.ngr
Top Level Output File Name         : piano_segment
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 355
#      GND                         : 1
#      INV                         : 28
#      LUT1                        : 40
#      LUT2                        : 45
#      LUT2_D                      : 1
#      LUT3                        : 11
#      LUT4                        : 62
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 129
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 33
#      FDC                         : 32
#      FDCE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 9
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : xa3s200pqg208-4 

 Number of Slices:                      121  out of   1920     6%  
 Number of Slice Flip Flops:             33  out of   3840     0%  
 Number of 4 input LUTs:                189  out of   3840     4%  
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    141    12%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
n1/reset_inv(n1/reset_inv1_INV_0:O)| NONE(n1/piezo)         | 33    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.200ns (Maximum Frequency: 89.286MHz)
   Minimum input arrival time before clock: 8.305ns
   Maximum output required time after clock: 7.241ns
   Maximum combinational path delay: 11.475ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.200ns (frequency: 89.286MHz)
  Total number of paths / destination ports: 15247 / 34
-------------------------------------------------------------------------
Delay:               11.200ns (Levels of Logic = 18)
  Source:            n1/sound_2 (FF)
  Destination:       n1/sound_29 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: n1/sound_2 to n1/sound_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.720   1.422  n1/sound_2 (n1/sound_2)
     LUT2:I0->O            1   0.551   0.000  n1/Mcompar_piezo_cmp_lt0001_lut<0>2 (n1/Mcompar_piezo_cmp_lt0001_lut<0>2)
     MUXCY:S->O            1   0.500   0.000  n1/Mcompar_piezo_cmp_lt0001_cy<0>_1 (n1/Mcompar_piezo_cmp_lt0001_cy<0>2)
     MUXCY:CI->O           1   0.064   0.000  n1/Mcompar_piezo_cmp_lt0001_cy<1>_1 (n1/Mcompar_piezo_cmp_lt0001_cy<1>2)
     MUXCY:CI->O           1   0.064   0.000  n1/Mcompar_piezo_cmp_lt0001_cy<2>_1 (n1/Mcompar_piezo_cmp_lt0001_cy<2>2)
     MUXCY:CI->O           1   0.064   0.000  n1/Mcompar_piezo_cmp_lt0001_cy<3>_1 (n1/Mcompar_piezo_cmp_lt0001_cy<3>2)
     MUXCY:CI->O           1   0.064   0.000  n1/Mcompar_piezo_cmp_lt0001_cy<4>_1 (n1/Mcompar_piezo_cmp_lt0001_cy<4>2)
     MUXCY:CI->O           1   0.064   0.000  n1/Mcompar_piezo_cmp_lt0001_cy<5>_1 (n1/Mcompar_piezo_cmp_lt0001_cy<5>2)
     MUXCY:CI->O           1   0.064   0.000  n1/Mcompar_piezo_cmp_lt0001_cy<6>_1 (n1/Mcompar_piezo_cmp_lt0001_cy<6>2)
     MUXCY:CI->O           1   0.064   0.000  n1/Mcompar_piezo_cmp_lt0001_cy<7>_1 (n1/Mcompar_piezo_cmp_lt0001_cy<7>2)
     MUXCY:CI->O           1   0.064   0.000  n1/Mcompar_piezo_cmp_lt0001_cy<8>_1 (n1/Mcompar_piezo_cmp_lt0001_cy<8>2)
     MUXCY:CI->O           1   0.064   0.000  n1/Mcompar_piezo_cmp_lt0001_cy<9>_1 (n1/Mcompar_piezo_cmp_lt0001_cy<9>2)
     MUXCY:CI->O           1   0.064   0.000  n1/Mcompar_piezo_cmp_lt0001_cy<10>_1 (n1/Mcompar_piezo_cmp_lt0001_cy<10>2)
     MUXCY:CI->O           4   0.303   0.985  n1/Mcompar_piezo_cmp_lt0001_cy<11>_1 (n1/Mcompar_piezo_cmp_lt0001_cy<11>2)
     LUT3:I2->O            1   0.551   0.000  n1/piezo_not0001114_SW1_G (N23)
     MUXF5:I1->O           1   0.360   0.827  n1/piezo_not0001114_SW1 (N15)
     LUT4:I3->O            2   0.551   0.945  n1/piezo_not0001170_SW1 (N18)
     LUT4:I2->O           17   0.551   1.540  n1/piezo_not0001220_1 (n1/piezo_not0001220)
     LUT2:I1->O            1   0.551   0.000  n1/sound_mux0000<24>1 (n1/sound_mux0000<24>)
     FDC:D                     0.203          n1/sound_7
    ----------------------------------------
    Total                     11.200ns (5.481ns logic, 5.719ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 635 / 34
-------------------------------------------------------------------------
Offset:              8.305ns (Levels of Logic = 6)
  Source:            b (PAD)
  Destination:       n1/sound_29 (FF)
  Destination Clock: clk rising

  Data Path: b to n1/sound_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.821   1.405  b_IBUF (b_IBUF)
     LUT3:I0->O            1   0.551   0.000  n1/piezo_not0001114_SW1_G (N23)
     MUXF5:I1->O           1   0.360   0.827  n1/piezo_not0001114_SW1 (N15)
     LUT4:I3->O            2   0.551   0.945  n1/piezo_not0001170_SW1 (N18)
     LUT4:I2->O           17   0.551   1.540  n1/piezo_not0001220_1 (n1/piezo_not0001220)
     LUT2:I1->O            1   0.551   0.000  n1/sound_mux0000<24>1 (n1/sound_mux0000<24>)
     FDC:D                     0.203          n1/sound_7
    ----------------------------------------
    Total                      8.305ns (3.588ns logic, 4.717ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.241ns (Levels of Logic = 1)
  Source:            n1/piezo (FF)
  Destination:       piezo (PAD)
  Source Clock:      clk rising

  Data Path: n1/piezo to piezo
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.720   0.877  n1/piezo (n1/piezo)
     OBUF:I->O                 5.644          piezo_OBUF (piezo)
    ----------------------------------------
    Total                      7.241ns (6.364ns logic, 0.877ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 126 / 7
-------------------------------------------------------------------------
Delay:               11.475ns (Levels of Logic = 5)
  Source:            e (PAD)
  Destination:       se (PAD)

  Data Path: e to se
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.821   1.342  e_IBUF (e_IBUF)
     LUT4:I0->O            1   0.551   0.000  Mxor_bcd<0>_xo<0>11 (Mxor_bcd<0>_xo<0>1)
     MUXF5:I1->O           7   0.360   1.405  Mxor_bcd<0>_xo<0>1_f5 (bcd<0>)
     LUT4:I0->O            1   0.551   0.801  n2/e_or00001 (se_OBUF)
     OBUF:I->O                 5.644          se_OBUF (se)
    ----------------------------------------
    Total                     11.475ns (7.927ns logic, 3.548ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.51 secs
 
--> 

Total memory usage is 255328 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

