#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Development\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\va_math.vpi";
S_0000000000909990 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v0000000000974150_0 .var "clk", 0 0;
v00000000009741f0_0 .var "inp", 3 0;
v0000000000974290_0 .var "inpb", 0 0;
v0000000000974330_0 .net "out", 31 0, v00000000009740b0_0;  1 drivers
v00000000009743d0_0 .net "outb", 0 0, v00000000009200f0_0;  1 drivers
E_0000000000920b30 .event posedge, v00000000009200f0_0;
S_000000000091fe20 .scope module, "uut" "dram" 2 7, 3 1 0, S_0000000000909990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "input_valid";
    .port_info 2 /INPUT 4 "rno";
    .port_info 3 /OUTPUT 1 "output_bit";
    .port_info 4 /OUTPUT 32 "y";
v0000000001272190_0 .var "active", 0 0;
v0000000001271a80_0 .net "clk", 0 0, v0000000000974150_0;  1 drivers
v000000000091ffb0_0 .var "current", 1 0;
v0000000000920050_0 .net "input_valid", 0 0, v0000000000974290_0;  1 drivers
v00000000009200f0_0 .var "output_bit", 0 0;
v0000000000920190 .array "regfl", 15 0, 31 0;
v0000000000920230_0 .net "rno", 3 0, v00000000009741f0_0;  1 drivers
v0000000000974010_0 .var "ropen", 3 0;
v00000000009740b0_0 .var "y", 31 0;
E_0000000000920930 .event posedge, v0000000001271a80_0;
    .scope S_000000000091fe20;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001272190_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000091ffb0_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_000000000091fe20;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009200f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000920190, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000920190, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000920190, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000920190, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000920190, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000920190, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000920190, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000920190, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000920190, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000920190, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000920190, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000920190, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000920190, 0, 4;
    %pushi/vec4 13, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000920190, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000920190, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000920190, 0, 4;
    %end;
    .thread T_1;
    .scope S_000000000091fe20;
T_2 ;
    %wait E_0000000000920930;
    %load/vec4 v0000000000920050_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009200f0_0, 0;
    %load/vec4 v0000000001272190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001272190_0, 0;
    %load/vec4 v0000000000920230_0;
    %assign/vec4 v0000000000974010_0, 0;
    %load/vec4 v0000000000920230_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000000920190, 4;
    %assign/vec4 v00000000009740b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000091ffb0_0, 0, 2;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000000000974010_0;
    %load/vec4 v0000000000920230_0;
    %cmp/e;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0000000000974010_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000000920190, 4;
    %assign/vec4 v00000000009740b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000091ffb0_0, 0, 2;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000000000920230_0;
    %assign/vec4 v0000000000974010_0, 0;
    %load/vec4 v0000000000920230_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000000920190, 4;
    %assign/vec4 v00000000009740b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000091ffb0_0, 0, 2;
T_2.5 ;
T_2.3 ;
T_2.0 ;
    %load/vec4 v000000000091ffb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009200f0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000000000091ffb0_0;
    %subi 1, 0, 2;
    %assign/vec4 v000000000091ffb0_0, 0;
T_2.7 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000909990;
T_3 ;
    %wait E_0000000000920b30;
    %vpi_call 2 12 "$display", "Input Row: %d, Input Bit: %b, Time: %d, Output: %b \012", v00000000009741f0_0, v0000000000974290_0, $time, v0000000000974330_0 {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000909990;
T_4 ;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974150_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000974150_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974150_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000000000909990;
T_5 ;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000009741f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v00000000009741f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v00000000009741f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000009741f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000009741f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000009741f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000000009741f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000009741f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000009741f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000009741f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000974290_0, 0;
    %end;
    .thread T_5;
    .scope S_0000000000909990;
T_6 ;
    %delay 300, 0;
    %vpi_call 2 90 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "A3Q1_read_top.v";
    "A3Q1_read.v";
