#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a3f8f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a3fa80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1a322d0 .functor NOT 1, L_0x1a8ed10, C4<0>, C4<0>, C4<0>;
L_0x1a8eaf0 .functor XOR 2, L_0x1a8e990, L_0x1a8ea50, C4<00>, C4<00>;
L_0x1a8ec00 .functor XOR 2, L_0x1a8eaf0, L_0x1a8eb60, C4<00>, C4<00>;
v0x1a8a0c0_0 .net *"_ivl_10", 1 0, L_0x1a8eb60;  1 drivers
v0x1a8a1c0_0 .net *"_ivl_12", 1 0, L_0x1a8ec00;  1 drivers
v0x1a8a2a0_0 .net *"_ivl_2", 1 0, L_0x1a8d480;  1 drivers
v0x1a8a360_0 .net *"_ivl_4", 1 0, L_0x1a8e990;  1 drivers
v0x1a8a440_0 .net *"_ivl_6", 1 0, L_0x1a8ea50;  1 drivers
v0x1a8a570_0 .net *"_ivl_8", 1 0, L_0x1a8eaf0;  1 drivers
v0x1a8a650_0 .net "a", 0 0, v0x1a86e70_0;  1 drivers
v0x1a8a6f0_0 .net "b", 0 0, v0x1a86f10_0;  1 drivers
v0x1a8a790_0 .net "c", 0 0, v0x1a86fb0_0;  1 drivers
v0x1a8a830_0 .var "clk", 0 0;
v0x1a8a8d0_0 .net "d", 0 0, v0x1a870f0_0;  1 drivers
v0x1a8a970_0 .net "out_pos_dut", 0 0, L_0x1a8e810;  1 drivers
v0x1a8aa10_0 .net "out_pos_ref", 0 0, L_0x1a8bf40;  1 drivers
v0x1a8aab0_0 .net "out_sop_dut", 0 0, L_0x1a8d2b0;  1 drivers
v0x1a8ab50_0 .net "out_sop_ref", 0 0, L_0x1a61620;  1 drivers
v0x1a8abf0_0 .var/2u "stats1", 223 0;
v0x1a8ac90_0 .var/2u "strobe", 0 0;
v0x1a8ad30_0 .net "tb_match", 0 0, L_0x1a8ed10;  1 drivers
v0x1a8ae00_0 .net "tb_mismatch", 0 0, L_0x1a322d0;  1 drivers
v0x1a8aea0_0 .net "wavedrom_enable", 0 0, v0x1a873c0_0;  1 drivers
v0x1a8af70_0 .net "wavedrom_title", 511 0, v0x1a87460_0;  1 drivers
L_0x1a8d480 .concat [ 1 1 0 0], L_0x1a8bf40, L_0x1a61620;
L_0x1a8e990 .concat [ 1 1 0 0], L_0x1a8bf40, L_0x1a61620;
L_0x1a8ea50 .concat [ 1 1 0 0], L_0x1a8e810, L_0x1a8d2b0;
L_0x1a8eb60 .concat [ 1 1 0 0], L_0x1a8bf40, L_0x1a61620;
L_0x1a8ed10 .cmp/eeq 2, L_0x1a8d480, L_0x1a8ec00;
S_0x1a3fc10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1a3fa80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a326b0 .functor AND 1, v0x1a86fb0_0, v0x1a870f0_0, C4<1>, C4<1>;
L_0x1a32a90 .functor NOT 1, v0x1a86e70_0, C4<0>, C4<0>, C4<0>;
L_0x1a32e70 .functor NOT 1, v0x1a86f10_0, C4<0>, C4<0>, C4<0>;
L_0x1a330f0 .functor AND 1, L_0x1a32a90, L_0x1a32e70, C4<1>, C4<1>;
L_0x1a4a480 .functor AND 1, L_0x1a330f0, v0x1a86fb0_0, C4<1>, C4<1>;
L_0x1a61620 .functor OR 1, L_0x1a326b0, L_0x1a4a480, C4<0>, C4<0>;
L_0x1a8b3c0 .functor NOT 1, v0x1a86f10_0, C4<0>, C4<0>, C4<0>;
L_0x1a8b430 .functor OR 1, L_0x1a8b3c0, v0x1a870f0_0, C4<0>, C4<0>;
L_0x1a8b540 .functor AND 1, v0x1a86fb0_0, L_0x1a8b430, C4<1>, C4<1>;
L_0x1a8b600 .functor NOT 1, v0x1a86e70_0, C4<0>, C4<0>, C4<0>;
L_0x1a8b6d0 .functor OR 1, L_0x1a8b600, v0x1a86f10_0, C4<0>, C4<0>;
L_0x1a8b740 .functor AND 1, L_0x1a8b540, L_0x1a8b6d0, C4<1>, C4<1>;
L_0x1a8b8c0 .functor NOT 1, v0x1a86f10_0, C4<0>, C4<0>, C4<0>;
L_0x1a8b930 .functor OR 1, L_0x1a8b8c0, v0x1a870f0_0, C4<0>, C4<0>;
L_0x1a8b850 .functor AND 1, v0x1a86fb0_0, L_0x1a8b930, C4<1>, C4<1>;
L_0x1a8bac0 .functor NOT 1, v0x1a86e70_0, C4<0>, C4<0>, C4<0>;
L_0x1a8bbc0 .functor OR 1, L_0x1a8bac0, v0x1a870f0_0, C4<0>, C4<0>;
L_0x1a8bc80 .functor AND 1, L_0x1a8b850, L_0x1a8bbc0, C4<1>, C4<1>;
L_0x1a8be30 .functor XNOR 1, L_0x1a8b740, L_0x1a8bc80, C4<0>, C4<0>;
v0x1a31c00_0 .net *"_ivl_0", 0 0, L_0x1a326b0;  1 drivers
v0x1a32000_0 .net *"_ivl_12", 0 0, L_0x1a8b3c0;  1 drivers
v0x1a323e0_0 .net *"_ivl_14", 0 0, L_0x1a8b430;  1 drivers
v0x1a327c0_0 .net *"_ivl_16", 0 0, L_0x1a8b540;  1 drivers
v0x1a32ba0_0 .net *"_ivl_18", 0 0, L_0x1a8b600;  1 drivers
v0x1a32f80_0 .net *"_ivl_2", 0 0, L_0x1a32a90;  1 drivers
v0x1a33200_0 .net *"_ivl_20", 0 0, L_0x1a8b6d0;  1 drivers
v0x1a853e0_0 .net *"_ivl_24", 0 0, L_0x1a8b8c0;  1 drivers
v0x1a854c0_0 .net *"_ivl_26", 0 0, L_0x1a8b930;  1 drivers
v0x1a855a0_0 .net *"_ivl_28", 0 0, L_0x1a8b850;  1 drivers
v0x1a85680_0 .net *"_ivl_30", 0 0, L_0x1a8bac0;  1 drivers
v0x1a85760_0 .net *"_ivl_32", 0 0, L_0x1a8bbc0;  1 drivers
v0x1a85840_0 .net *"_ivl_36", 0 0, L_0x1a8be30;  1 drivers
L_0x7fef66f43018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a85900_0 .net *"_ivl_38", 0 0, L_0x7fef66f43018;  1 drivers
v0x1a859e0_0 .net *"_ivl_4", 0 0, L_0x1a32e70;  1 drivers
v0x1a85ac0_0 .net *"_ivl_6", 0 0, L_0x1a330f0;  1 drivers
v0x1a85ba0_0 .net *"_ivl_8", 0 0, L_0x1a4a480;  1 drivers
v0x1a85c80_0 .net "a", 0 0, v0x1a86e70_0;  alias, 1 drivers
v0x1a85d40_0 .net "b", 0 0, v0x1a86f10_0;  alias, 1 drivers
v0x1a85e00_0 .net "c", 0 0, v0x1a86fb0_0;  alias, 1 drivers
v0x1a85ec0_0 .net "d", 0 0, v0x1a870f0_0;  alias, 1 drivers
v0x1a85f80_0 .net "out_pos", 0 0, L_0x1a8bf40;  alias, 1 drivers
v0x1a86040_0 .net "out_sop", 0 0, L_0x1a61620;  alias, 1 drivers
v0x1a86100_0 .net "pos0", 0 0, L_0x1a8b740;  1 drivers
v0x1a861c0_0 .net "pos1", 0 0, L_0x1a8bc80;  1 drivers
L_0x1a8bf40 .functor MUXZ 1, L_0x7fef66f43018, L_0x1a8b740, L_0x1a8be30, C4<>;
S_0x1a86340 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1a3fa80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1a86e70_0 .var "a", 0 0;
v0x1a86f10_0 .var "b", 0 0;
v0x1a86fb0_0 .var "c", 0 0;
v0x1a87050_0 .net "clk", 0 0, v0x1a8a830_0;  1 drivers
v0x1a870f0_0 .var "d", 0 0;
v0x1a871e0_0 .var/2u "fail", 0 0;
v0x1a87280_0 .var/2u "fail1", 0 0;
v0x1a87320_0 .net "tb_match", 0 0, L_0x1a8ed10;  alias, 1 drivers
v0x1a873c0_0 .var "wavedrom_enable", 0 0;
v0x1a87460_0 .var "wavedrom_title", 511 0;
E_0x1a3e260/0 .event negedge, v0x1a87050_0;
E_0x1a3e260/1 .event posedge, v0x1a87050_0;
E_0x1a3e260 .event/or E_0x1a3e260/0, E_0x1a3e260/1;
S_0x1a86670 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1a86340;
 .timescale -12 -12;
v0x1a868b0_0 .var/2s "i", 31 0;
E_0x1a3e100 .event posedge, v0x1a87050_0;
S_0x1a869b0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1a86340;
 .timescale -12 -12;
v0x1a86bb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a86c90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1a86340;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a87640 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1a3fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a8c0f0 .functor NOT 1, v0x1a86e70_0, C4<0>, C4<0>, C4<0>;
L_0x1a8c180 .functor NOT 1, v0x1a86f10_0, C4<0>, C4<0>, C4<0>;
L_0x1a8c320 .functor AND 1, L_0x1a8c0f0, L_0x1a8c180, C4<1>, C4<1>;
L_0x1a8c430 .functor NOT 1, v0x1a86fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8c5e0 .functor AND 1, L_0x1a8c320, L_0x1a8c430, C4<1>, C4<1>;
L_0x1a8c6f0 .functor NOT 1, v0x1a870f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8c8b0 .functor AND 1, L_0x1a8c5e0, L_0x1a8c6f0, C4<1>, C4<1>;
L_0x1a8c9c0 .functor AND 1, v0x1a86e70_0, v0x1a86f10_0, C4<1>, C4<1>;
L_0x1a8cb90 .functor NOT 1, v0x1a86fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8cc00 .functor AND 1, L_0x1a8c9c0, L_0x1a8cb90, C4<1>, C4<1>;
L_0x1a8cd70 .functor NOT 1, v0x1a870f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8cde0 .functor AND 1, L_0x1a8cc00, L_0x1a8cd70, C4<1>, C4<1>;
L_0x1a8cf10 .functor OR 1, L_0x1a8c8b0, L_0x1a8cde0, C4<0>, C4<0>;
L_0x1a8d020 .functor AND 1, v0x1a86e70_0, v0x1a86f10_0, C4<1>, C4<1>;
L_0x1a8cea0 .functor AND 1, L_0x1a8d020, v0x1a86fb0_0, C4<1>, C4<1>;
L_0x1a8d160 .functor AND 1, L_0x1a8cea0, v0x1a870f0_0, C4<1>, C4<1>;
L_0x1a8d2b0 .functor OR 1, L_0x1a8cf10, L_0x1a8d160, C4<0>, C4<0>;
L_0x1a8d410 .functor NOT 1, v0x1a86e70_0, C4<0>, C4<0>, C4<0>;
L_0x1a8d520 .functor NOT 1, v0x1a86f10_0, C4<0>, C4<0>, C4<0>;
L_0x1a8d590 .functor OR 1, L_0x1a8d410, L_0x1a8d520, C4<0>, C4<0>;
L_0x1a8d750 .functor NOT 1, v0x1a86fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8d7c0 .functor OR 1, L_0x1a8d590, L_0x1a8d750, C4<0>, C4<0>;
L_0x1a8d990 .functor NOT 1, v0x1a870f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8da00 .functor OR 1, L_0x1a8d7c0, L_0x1a8d990, C4<0>, C4<0>;
L_0x1a8dbe0 .functor OR 1, v0x1a86e70_0, v0x1a86f10_0, C4<0>, C4<0>;
L_0x1a8dc50 .functor NOT 1, v0x1a86fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8dda0 .functor OR 1, L_0x1a8dbe0, L_0x1a8dc50, C4<0>, C4<0>;
L_0x1a8deb0 .functor NOT 1, v0x1a870f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8e010 .functor OR 1, L_0x1a8dda0, L_0x1a8deb0, C4<0>, C4<0>;
L_0x1a8e120 .functor AND 1, L_0x1a8da00, L_0x1a8e010, C4<1>, C4<1>;
L_0x1a8e330 .functor OR 1, v0x1a86e70_0, v0x1a86f10_0, C4<0>, C4<0>;
L_0x1a8e3a0 .functor OR 1, L_0x1a8e330, v0x1a86fb0_0, C4<0>, C4<0>;
L_0x1a8e570 .functor NOT 1, v0x1a870f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8e5e0 .functor OR 1, L_0x1a8e3a0, L_0x1a8e570, C4<0>, C4<0>;
L_0x1a8e810 .functor AND 1, L_0x1a8e120, L_0x1a8e5e0, C4<1>, C4<1>;
v0x1a87800_0 .net *"_ivl_0", 0 0, L_0x1a8c0f0;  1 drivers
v0x1a878e0_0 .net *"_ivl_10", 0 0, L_0x1a8c6f0;  1 drivers
v0x1a879c0_0 .net *"_ivl_12", 0 0, L_0x1a8c8b0;  1 drivers
v0x1a87ab0_0 .net *"_ivl_14", 0 0, L_0x1a8c9c0;  1 drivers
v0x1a87b90_0 .net *"_ivl_16", 0 0, L_0x1a8cb90;  1 drivers
v0x1a87cc0_0 .net *"_ivl_18", 0 0, L_0x1a8cc00;  1 drivers
v0x1a87da0_0 .net *"_ivl_2", 0 0, L_0x1a8c180;  1 drivers
v0x1a87e80_0 .net *"_ivl_20", 0 0, L_0x1a8cd70;  1 drivers
v0x1a87f60_0 .net *"_ivl_22", 0 0, L_0x1a8cde0;  1 drivers
v0x1a880d0_0 .net *"_ivl_24", 0 0, L_0x1a8cf10;  1 drivers
v0x1a881b0_0 .net *"_ivl_26", 0 0, L_0x1a8d020;  1 drivers
v0x1a88290_0 .net *"_ivl_28", 0 0, L_0x1a8cea0;  1 drivers
v0x1a88370_0 .net *"_ivl_30", 0 0, L_0x1a8d160;  1 drivers
v0x1a88450_0 .net *"_ivl_34", 0 0, L_0x1a8d410;  1 drivers
v0x1a88530_0 .net *"_ivl_36", 0 0, L_0x1a8d520;  1 drivers
v0x1a88610_0 .net *"_ivl_38", 0 0, L_0x1a8d590;  1 drivers
v0x1a886f0_0 .net *"_ivl_4", 0 0, L_0x1a8c320;  1 drivers
v0x1a888e0_0 .net *"_ivl_40", 0 0, L_0x1a8d750;  1 drivers
v0x1a889c0_0 .net *"_ivl_42", 0 0, L_0x1a8d7c0;  1 drivers
v0x1a88aa0_0 .net *"_ivl_44", 0 0, L_0x1a8d990;  1 drivers
v0x1a88b80_0 .net *"_ivl_46", 0 0, L_0x1a8da00;  1 drivers
v0x1a88c60_0 .net *"_ivl_48", 0 0, L_0x1a8dbe0;  1 drivers
v0x1a88d40_0 .net *"_ivl_50", 0 0, L_0x1a8dc50;  1 drivers
v0x1a88e20_0 .net *"_ivl_52", 0 0, L_0x1a8dda0;  1 drivers
v0x1a88f00_0 .net *"_ivl_54", 0 0, L_0x1a8deb0;  1 drivers
v0x1a88fe0_0 .net *"_ivl_56", 0 0, L_0x1a8e010;  1 drivers
v0x1a890c0_0 .net *"_ivl_58", 0 0, L_0x1a8e120;  1 drivers
v0x1a891a0_0 .net *"_ivl_6", 0 0, L_0x1a8c430;  1 drivers
v0x1a89280_0 .net *"_ivl_60", 0 0, L_0x1a8e330;  1 drivers
v0x1a89360_0 .net *"_ivl_62", 0 0, L_0x1a8e3a0;  1 drivers
v0x1a89440_0 .net *"_ivl_64", 0 0, L_0x1a8e570;  1 drivers
v0x1a89520_0 .net *"_ivl_66", 0 0, L_0x1a8e5e0;  1 drivers
v0x1a89600_0 .net *"_ivl_8", 0 0, L_0x1a8c5e0;  1 drivers
v0x1a898f0_0 .net "a", 0 0, v0x1a86e70_0;  alias, 1 drivers
v0x1a89990_0 .net "b", 0 0, v0x1a86f10_0;  alias, 1 drivers
v0x1a89a80_0 .net "c", 0 0, v0x1a86fb0_0;  alias, 1 drivers
v0x1a89b70_0 .net "d", 0 0, v0x1a870f0_0;  alias, 1 drivers
v0x1a89c60_0 .net "out_pos", 0 0, L_0x1a8e810;  alias, 1 drivers
v0x1a89d20_0 .net "out_sop", 0 0, L_0x1a8d2b0;  alias, 1 drivers
S_0x1a89ea0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1a3fa80;
 .timescale -12 -12;
E_0x1a279f0 .event anyedge, v0x1a8ac90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a8ac90_0;
    %nor/r;
    %assign/vec4 v0x1a8ac90_0, 0;
    %wait E_0x1a279f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a86340;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a871e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a87280_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1a86340;
T_4 ;
    %wait E_0x1a3e260;
    %load/vec4 v0x1a87320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a871e0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a86340;
T_5 ;
    %wait E_0x1a3e100;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a870f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86f10_0, 0;
    %assign/vec4 v0x1a86e70_0, 0;
    %wait E_0x1a3e100;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a870f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86f10_0, 0;
    %assign/vec4 v0x1a86e70_0, 0;
    %wait E_0x1a3e100;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a870f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86f10_0, 0;
    %assign/vec4 v0x1a86e70_0, 0;
    %wait E_0x1a3e100;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a870f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86f10_0, 0;
    %assign/vec4 v0x1a86e70_0, 0;
    %wait E_0x1a3e100;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a870f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86f10_0, 0;
    %assign/vec4 v0x1a86e70_0, 0;
    %wait E_0x1a3e100;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a870f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86f10_0, 0;
    %assign/vec4 v0x1a86e70_0, 0;
    %wait E_0x1a3e100;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a870f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86f10_0, 0;
    %assign/vec4 v0x1a86e70_0, 0;
    %wait E_0x1a3e100;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a870f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86f10_0, 0;
    %assign/vec4 v0x1a86e70_0, 0;
    %wait E_0x1a3e100;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a870f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86f10_0, 0;
    %assign/vec4 v0x1a86e70_0, 0;
    %wait E_0x1a3e100;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a870f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86f10_0, 0;
    %assign/vec4 v0x1a86e70_0, 0;
    %wait E_0x1a3e100;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a870f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86f10_0, 0;
    %assign/vec4 v0x1a86e70_0, 0;
    %wait E_0x1a3e100;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a870f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86f10_0, 0;
    %assign/vec4 v0x1a86e70_0, 0;
    %wait E_0x1a3e100;
    %load/vec4 v0x1a871e0_0;
    %store/vec4 v0x1a87280_0, 0, 1;
    %fork t_1, S_0x1a86670;
    %jmp t_0;
    .scope S_0x1a86670;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a868b0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1a868b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1a3e100;
    %load/vec4 v0x1a868b0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a870f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86f10_0, 0;
    %assign/vec4 v0x1a86e70_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a868b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a868b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1a86340;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a3e260;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a870f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a86f10_0, 0;
    %assign/vec4 v0x1a86e70_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1a871e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1a87280_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1a3fa80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a8a830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a8ac90_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1a3fa80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a8a830_0;
    %inv;
    %store/vec4 v0x1a8a830_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1a3fa80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a87050_0, v0x1a8ae00_0, v0x1a8a650_0, v0x1a8a6f0_0, v0x1a8a790_0, v0x1a8a8d0_0, v0x1a8ab50_0, v0x1a8aab0_0, v0x1a8aa10_0, v0x1a8a970_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1a3fa80;
T_9 ;
    %load/vec4 v0x1a8abf0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1a8abf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a8abf0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1a8abf0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1a8abf0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a8abf0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1a8abf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a8abf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a8abf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a8abf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1a3fa80;
T_10 ;
    %wait E_0x1a3e260;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a8abf0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8abf0_0, 4, 32;
    %load/vec4 v0x1a8ad30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1a8abf0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8abf0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a8abf0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8abf0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1a8ab50_0;
    %load/vec4 v0x1a8ab50_0;
    %load/vec4 v0x1a8aab0_0;
    %xor;
    %load/vec4 v0x1a8ab50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1a8abf0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8abf0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1a8abf0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8abf0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1a8aa10_0;
    %load/vec4 v0x1a8aa10_0;
    %load/vec4 v0x1a8a970_0;
    %xor;
    %load/vec4 v0x1a8aa10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1a8abf0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8abf0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1a8abf0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8abf0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/ece241_2013_q2/iter0/response14/top_module.sv";
