

================================================================
== Vivado HLS Report for 'sinh_cosh_range_redu'
================================================================
* Date:           Thu Jan 18 19:33:25 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        DeepLearningHLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.66|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  167|  167|  167|  167|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |                               |                    |  Latency  |  Interval | Pipeline|
        |            Instance           |       Module       | min | max | min | max |   Type  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |grp_big_mult_v3small_fu_227    |big_mult_v3small    |   31|   31|   31|   31|   none  |
        |grp_big_mult_v3small_1_fu_232  |big_mult_v3small_1  |   28|   28|   28|   28|   none  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   84|   84|         2|          -|          -|    42|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 26
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!exitcond_i)
	11  / (exitcond_i)
10 --> 
	9  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
* FSM state operations: 

 <State 1>: 6.54ns
ST_1: t_in_read (3)  [1/1] 0.00ns
ap_fixed_base.exit_ifconv:0  %t_in_read = call float @_ssdm_op_Read.ap_auto.float(float %t_in)

ST_1: p_Val2_3 (4)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:309->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1206
ap_fixed_base.exit_ifconv:1  %p_Val2_3 = bitcast float %t_in_read to i32

ST_1: p_Result_25 (5)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:315->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1206
ap_fixed_base.exit_ifconv:2  %p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_3, i32 31)

ST_1: loc_V (6)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1206
ap_fixed_base.exit_ifconv:3  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_3, i32 23, i32 30)

ST_1: loc_V_1 (7)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1206
ap_fixed_base.exit_ifconv:4  %loc_V_1 = trunc i32 %p_Val2_3 to i23

ST_1: tmp_i (8)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1143->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210 (grouped into LUT with out node p_Val2_30)
ap_fixed_base.exit_ifconv:5  %tmp_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1)

ST_1: p_Result_s (9)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1143->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210 (grouped into LUT with out node p_Val2_30)
ap_fixed_base.exit_ifconv:6  %p_Result_s = zext i24 %tmp_i to i42

ST_1: tmp_i_i_cast (10)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:338->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1152->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:7  %tmp_i_i_cast = zext i8 %loc_V to i9

ST_1: tmp_i_i (11)  [1/1] 1.72ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:338->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1152->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:8  %tmp_i_i = add i9 -127, %tmp_i_i_cast

ST_1: tmp_27_i (12)  [1/1] 2.03ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1152->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:9  %tmp_27_i = icmp sgt i9 %tmp_i_i, 6

ST_1: tmp_28_i (13)  [1/1] 2.03ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1153->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:10  %tmp_28_i = icmp slt i9 %tmp_i_i, -12

ST_1: tmp_29_i (14)  [1/1] 1.72ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1153->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:11  %tmp_29_i = add i9 -115, %tmp_i_i_cast

ST_1: p_tmp_29_i_cast (15)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1153->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210 (grouped into LUT with out node p_Val2_30)
ap_fixed_base.exit_ifconv:12  %p_tmp_29_i_cast = select i1 %tmp_27_i, i9 18, i9 0

ST_1: tmp (16)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1153->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210 (grouped into LUT with out node p_Val2_30)
ap_fixed_base.exit_ifconv:13  %tmp = or i1 %tmp_27_i, %tmp_28_i

ST_1: left_shift (17)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1153->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210 (grouped into LUT with out node p_Val2_30)
ap_fixed_base.exit_ifconv:14  %left_shift = select i1 %tmp, i9 %p_tmp_29_i_cast, i9 %tmp_29_i

ST_1: left_shift_cast (18)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1153->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210 (grouped into LUT with out node p_Val2_30)
ap_fixed_base.exit_ifconv:15  %left_shift_cast = sext i9 %left_shift to i32

ST_1: tmp_30_i (19)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1154->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210 (grouped into LUT with out node p_Val2_30)
ap_fixed_base.exit_ifconv:16  %tmp_30_i = zext i32 %left_shift_cast to i42

ST_1: p_Val2_30 (20)  [1/1] 2.78ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1154->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210 (out node of the LUT)
ap_fixed_base.exit_ifconv:17  %p_Val2_30 = shl i42 %p_Result_s, %tmp_30_i

ST_1: p_Val2_8 (21)  [2/2] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:331->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:359->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1171->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:18  %p_Val2_8 = call fastcc i77 @big_mult_v3small(i42 %p_Val2_30)


 <State 2>: 6.28ns
ST_2: p_Val2_8 (21)  [1/2] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:331->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:359->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1171->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:18  %p_Val2_8 = call fastcc i77 @big_mult_v3small(i42 %p_Val2_30)

ST_2: ret_V (22)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:19  %ret_V = call i8 @_ssdm_op_PartSelect.i8.i77.i32.i32(i77 %p_Val2_8, i32 69, i32 76)

ST_2: tmp_32_i (23)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:20  %tmp_32_i = zext i8 %ret_V to i32

ST_2: tmp_33_i (24)  [6/6] 6.28ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:21  %tmp_33_i = sitofp i32 %tmp_32_i to double

ST_2: p_Val2_31 (46)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1181->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:43  %p_Val2_31 = call i35 @_ssdm_op_PartSelect.i35.i77.i32.i32(i77 %p_Val2_8, i32 34, i32 68)

ST_2: p_Val2_s (47)  [2/2] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:331->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:359->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1184->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:44  %p_Val2_s = call fastcc i70 @big_mult_v3small.1(i35 %p_Val2_31)


 <State 3>: 6.28ns
ST_3: tmp_33_i (24)  [5/6] 6.28ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:21  %tmp_33_i = sitofp i32 %tmp_32_i to double

ST_3: p_Val2_s (47)  [1/2] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:331->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_big_mult.h:359->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1184->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:44  %p_Val2_s = call fastcc i70 @big_mult_v3small.1(i35 %p_Val2_31)

ST_3: ssdm_int_V_write_ass (48)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1223
ap_fixed_base.exit_ifconv:45  %ssdm_int_V_write_ass = call i32 @_ssdm_op_PartSelect.i32.i70.i32.i32(i70 %p_Val2_s, i32 38, i32 69)


 <State 4>: 6.28ns
ST_4: tmp_33_i (24)  [4/6] 6.28ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:21  %tmp_33_i = sitofp i32 %tmp_32_i to double


 <State 5>: 6.28ns
ST_5: tmp_33_i (24)  [3/6] 6.28ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:21  %tmp_33_i = sitofp i32 %tmp_32_i to double


 <State 6>: 6.28ns
ST_6: tmp_33_i (24)  [2/6] 6.28ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:21  %tmp_33_i = sitofp i32 %tmp_32_i to double


 <State 7>: 7.65ns
ST_7: tmp_33_i (24)  [1/6] 6.28ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:21  %tmp_33_i = sitofp i32 %tmp_32_i to double

ST_7: tmp_7 (25)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:469->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:390->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:22  %tmp_7 = bitcast double %tmp_33_i to i64

ST_7: p_Val2_9 (26)  [1/1] 1.37ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:469->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:390->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:23  %p_Val2_9 = select i1 %tmp_27_i, i64 4638707616191610880, i64 %tmp_7

ST_7: loc_V_2 (27)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:471->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:390->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:24  %loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_9, i32 52, i32 62) nounwind

ST_7: loc_V_3 (28)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:472->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:390->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:25  %loc_V_3 = trunc i64 %p_Val2_9 to i52


 <State 8>: 6.77ns
ST_8: p_Result_30 (29)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:516->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:392->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:26  %p_Result_30 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_3) nounwind

ST_8: tmp_i_i_i (30)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:392->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210 (grouped into LUT with out node result_V)
ap_fixed_base.exit_ifconv:27  %tmp_i_i_i = zext i53 %p_Result_30 to i112

ST_8: tmp_i_i_i_i_cast2 (31)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:496->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:28  %tmp_i_i_i_i_cast2 = zext i11 %loc_V_2 to i12

ST_8: sh_assign_2 (32)  [1/1] 1.84ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:496->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:29  %sh_assign_2 = add i12 -1023, %tmp_i_i_i_i_cast2

ST_8: isNeg (33)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:30  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_2, i32 11)

ST_8: tmp_i_i_i_35 (34)  [1/1] 1.84ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:31  %tmp_i_i_i_35 = sub i11 1023, %loc_V_2

ST_8: tmp_i_i_i_cast (35)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:32  %tmp_i_i_i_cast = sext i11 %tmp_i_i_i_35 to i12

ST_8: sh_assign_3 (36)  [1/1] 1.37ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:33  %sh_assign_3 = select i1 %isNeg, i12 %tmp_i_i_i_cast, i12 %sh_assign_2

ST_8: sh_assign_3_cast (37)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210
ap_fixed_base.exit_ifconv:34  %sh_assign_3_cast = sext i12 %sh_assign_3 to i32

ST_8: tmp_43_i_i_i (38)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210 (grouped into LUT with out node result_V)
ap_fixed_base.exit_ifconv:35  %tmp_43_i_i_i = zext i32 %sh_assign_3_cast to i112

ST_8: tmp_43_i_i_i_cast (39)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210 (grouped into LUT with out node result_V)
ap_fixed_base.exit_ifconv:36  %tmp_43_i_i_i_cast = zext i32 %sh_assign_3_cast to i53

ST_8: tmp_44_i_i_i (40)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210 (grouped into LUT with out node result_V)
ap_fixed_base.exit_ifconv:37  %tmp_44_i_i_i = lshr i53 %p_Result_30, %tmp_43_i_i_i_cast

ST_8: tmp_45_i_i_i (41)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210 (grouped into LUT with out node result_V)
ap_fixed_base.exit_ifconv:38  %tmp_45_i_i_i = shl i112 %tmp_i_i_i, %tmp_43_i_i_i

ST_8: tmp_28 (42)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210 (grouped into LUT with out node result_V)
ap_fixed_base.exit_ifconv:39  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i53.i32(i53 %tmp_44_i_i_i, i32 52)

ST_8: tmp_10 (43)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210 (grouped into LUT with out node result_V)
ap_fixed_base.exit_ifconv:40  %tmp_10 = zext i1 %tmp_28 to i8

ST_8: tmp_12 (44)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:398->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210 (grouped into LUT with out node result_V)
ap_fixed_base.exit_ifconv:41  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i112.i32.i32(i112 %tmp_45_i_i_i, i32 52, i32 59)

ST_8: result_V (45)  [1/1] 3.56ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1210 (out node of the LUT)
ap_fixed_base.exit_ifconv:42  %result_V = select i1 %isNeg, i8 %tmp_10, i8 %tmp_12

ST_8: tmp_2 (49)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1223
ap_fixed_base.exit_ifconv:46  %tmp_2 = zext i32 %ssdm_int_V_write_ass to i35

ST_8: StgValue_81 (50)  [1/1] 1.57ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:335->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
ap_fixed_base.exit_ifconv:47  br label %0


 <State 9>: 4.81ns
ST_9: p_022_in (52)  [1/1] 0.00ns
:0  %p_022_in = phi i35 [ %tmp_2, %ap_fixed_base.exit_ifconv ], [ %r_V, %"operator>>.exit92.i" ]

ST_9: p_Val2_26 (53)  [1/1] 0.00ns
:1  %p_Val2_26 = phi i34 [ 0, %ap_fixed_base.exit_ifconv ], [ %ty_V, %"operator>>.exit92.i" ]

ST_9: p_Val2_1 (54)  [1/1] 0.00ns
:2  %p_Val2_1 = phi i34 [ 5186321408, %ap_fixed_base.exit_ifconv ], [ %tx_V, %"operator>>.exit92.i" ]

ST_9: k1_0_i (55)  [1/1] 0.00ns
:3  %k1_0_i = phi i6 [ 0, %ap_fixed_base.exit_ifconv ], [ %k1, %"operator>>.exit92.i" ]

ST_9: k1_0_i_cast1 (56)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1223
:4  %k1_0_i_cast1 = zext i6 %k1_0_i to i32

ST_9: k1_0_i_cast (57)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1223
:5  %k1_0_i_cast = zext i6 %k1_0_i to i7

ST_9: exitcond_i (58)  [1/1] 1.94ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:335->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
:6  %exitcond_i = icmp eq i6 %k1_0_i, -22

ST_9: empty (59)  [1/1] 0.00ns
:7  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 42, i64 42, i64 42)

ST_9: k1 (60)  [1/1] 1.72ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:335->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
:8  %k1 = add i6 %k1_0_i, 1

ST_9: StgValue_91 (61)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:335->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
:9  br i1 %exitcond_i, label %"cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv", label %"operator>>.exit92.i"

ST_9: p_lshr_f_cast (63)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:336->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
operator>>.exit92.i:0  %p_lshr_f_cast = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %k1_0_i, i32 2, i32 5)

ST_9: tmp_cast (64)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:336->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
operator>>.exit92.i:1  %tmp_cast = zext i4 %p_lshr_f_cast to i7

ST_9: tmp_8 (65)  [1/1] 1.72ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:336->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
operator>>.exit92.i:2  %tmp_8 = sub i7 %k1_0_i_cast, %tmp_cast

ST_9: k (66)  [1/1] 1.72ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:336->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
operator>>.exit92.i:3  %k = add i7 1, %tmp_8

ST_9: isNeg_1 (68)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:355->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
operator>>.exit92.i:5  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %k, i32 6)

ST_9: tmp_s (69)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:355->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224 (grouped into LUT with out node sh_assign_1)
operator>>.exit92.i:6  %tmp_s = xor i7 %tmp_8, -1

ST_9: sh_assign_1 (70)  [1/1] 1.37ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:355->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224 (out node of the LUT)
operator>>.exit92.i:7  %sh_assign_1 = select i1 %isNeg_1, i7 %tmp_s, i7 %k

ST_9: hls_cordic_hyperb_t (91)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:363->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
operator>>.exit92.i:28  %hls_cordic_hyperb_t = getelementptr [170 x i124]* @hls_cordic_hyperb_t, i32 0, i32 %k1_0_i_cast1

ST_9: p_Val2_27 (92)  [2/2] 2.39ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:363->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
operator>>.exit92.i:29  %p_Val2_27 = load i124* %hls_cordic_hyperb_t, align 16

ST_9: tmp_6 (106)  [1/1] 2.53ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:0  %tmp_6 = icmp eq i34 %p_Val2_1, 0

ST_9: tmp_11 (115)  [1/1] 2.53ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:9  %tmp_11 = icmp eq i34 %p_Val2_26, 0

ST_9: tmp_21 (151)  [1/1] 2.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1289
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:45  %tmp_21 = icmp eq i8 %loc_V, -1

ST_9: tmp_22 (154)  [1/1] 2.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1293
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:48  %tmp_22 = icmp ult i8 %loc_V, 116


 <State 10>: 8.66ns
ST_10: d_V (67)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:350->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
operator>>.exit92.i:4  %d_V = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %p_022_in, i32 33)

ST_10: sh_assign_1_cast (71)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:355->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
operator>>.exit92.i:8  %sh_assign_1_cast = sext i7 %sh_assign_1 to i32

ST_10: tmp_1 (72)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:355->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
operator>>.exit92.i:9  %tmp_1 = zext i32 %sh_assign_1_cast to i34

ST_10: tmp_4 (73)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:355->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224 (grouped into LUT with out node y_s_V)
operator>>.exit92.i:10  %tmp_4 = ashr i34 %p_Val2_26, %tmp_1

ST_10: tmp_3 (74)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:355->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224 (grouped into LUT with out node y_s_V)
operator>>.exit92.i:11  %tmp_3 = shl i34 %p_Val2_26, %tmp_1

ST_10: y_s_V (75)  [1/1] 3.54ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:355->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224 (out node of the LUT)
operator>>.exit92.i:12  %y_s_V = select i1 %isNeg_1, i34 %tmp_3, i34 %tmp_4

ST_10: rbegin (76)  [1/1] 0.00ns
operator>>.exit92.i:13  %rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([135 x i8]* @hls_KD_KD_cordic_KD)

ST_10: StgValue_112 (77)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:107->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:356->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
operator>>.exit92.i:14  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str1804) nounwind

ST_10: p_Val2_i (78)  [1/1] 2.56ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:116->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:356->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
operator>>.exit92.i:15  %p_Val2_i = sub i34 0, %y_s_V

ST_10: p_Val2_4 (79)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:116->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:356->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224 (grouped into LUT with out node tx_V)
operator>>.exit92.i:16  %p_Val2_4 = select i1 %d_V, i34 %p_Val2_i, i34 %y_s_V

ST_10: tx_V (80)  [1/1] 2.56ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:356->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224 (out node of the LUT)
operator>>.exit92.i:17  %tx_V = add i34 %p_Val2_1, %p_Val2_4

ST_10: rend (81)  [1/1] 0.00ns
operator>>.exit92.i:18  %rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([135 x i8]* @hls_KD_KD_cordic_KD, i32 %rbegin)

ST_10: tmp_9 (82)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:360->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224 (grouped into LUT with out node x_s_V)
operator>>.exit92.i:19  %tmp_9 = ashr i34 %p_Val2_1, %tmp_1

ST_10: tmp_5 (83)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:360->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224 (grouped into LUT with out node x_s_V)
operator>>.exit92.i:20  %tmp_5 = shl i34 %p_Val2_1, %tmp_1

ST_10: x_s_V (84)  [1/1] 3.54ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:360->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224 (out node of the LUT)
operator>>.exit92.i:21  %x_s_V = select i1 %isNeg_1, i34 %tmp_5, i34 %tmp_9

ST_10: rbegin2 (85)  [1/1] 0.00ns
operator>>.exit92.i:22  %rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([135 x i8]* @hls_KD_KD_cordic_KD)

ST_10: StgValue_121 (86)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:107->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:361->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
operator>>.exit92.i:23  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str1804) nounwind

ST_10: p_Val2_i4 (87)  [1/1] 2.56ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:116->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:361->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
operator>>.exit92.i:24  %p_Val2_i4 = sub i34 0, %x_s_V

ST_10: p_Val2_6 (88)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:116->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:361->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224 (grouped into LUT with out node ty_V)
operator>>.exit92.i:25  %p_Val2_6 = select i1 %d_V, i34 %p_Val2_i4, i34 %x_s_V

ST_10: ty_V (89)  [1/1] 2.56ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:361->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224 (out node of the LUT)
operator>>.exit92.i:26  %ty_V = add i34 %p_Val2_26, %p_Val2_6

ST_10: rend3 (90)  [1/1] 0.00ns
operator>>.exit92.i:27  %rend3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([135 x i8]* @hls_KD_KD_cordic_KD, i32 %rbegin2)

ST_10: p_Val2_27 (92)  [1/2] 2.39ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:363->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
operator>>.exit92.i:29  %p_Val2_27 = load i124* %hls_cordic_hyperb_t, align 16

ST_10: tmp_23 (93)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:363->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
operator>>.exit92.i:30  %tmp_23 = call i32 @_ssdm_op_PartSelect.i32.i124.i32.i32(i124 %p_Val2_27, i32 92, i32 123)

ST_10: p_4_cast (94)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:363->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
operator>>.exit92.i:31  %p_4_cast = zext i32 %tmp_23 to i33

ST_10: rbegin1 (95)  [1/1] 0.00ns
operator>>.exit92.i:32  %rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([142 x i8]* @hls_KD_KD_cordic_KD_1)

ST_10: StgValue_130 (96)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:107->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:367->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
operator>>.exit92.i:33  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str1804) nounwind

ST_10: p_Val2_i1 (97)  [1/1] 2.44ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:116->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:367->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
operator>>.exit92.i:34  %p_Val2_i1 = sub i33 0, %p_4_cast

ST_10: p_Val2_28 (98)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:116->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:367->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224 (grouped into LUT with out node r_V)
operator>>.exit92.i:35  %p_Val2_28 = select i1 %d_V, i33 %p_4_cast, i33 %p_Val2_i1

ST_10: tmp_34 (99)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1223 (grouped into LUT with out node r_V)
operator>>.exit92.i:36  %tmp_34 = trunc i35 %p_022_in to i34

ST_10: tmp_i_36 (100)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:117->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:367->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224 (grouped into LUT with out node r_V)
operator>>.exit92.i:37  %tmp_i_36 = sext i34 %tmp_34 to i35

ST_10: tmp_37_i (101)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:117->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:367->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224 (grouped into LUT with out node r_V)
operator>>.exit92.i:38  %tmp_37_i = sext i33 %p_Val2_28 to i35

ST_10: r_V (102)  [1/1] 2.56ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:117->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:367->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224 (out node of the LUT)
operator>>.exit92.i:39  %r_V = add nsw i35 %tmp_i_36, %tmp_37_i

ST_10: rend11 (103)  [1/1] 0.00ns
operator>>.exit92.i:40  %rend11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([142 x i8]* @hls_KD_KD_cordic_KD_1, i32 %rbegin1)

ST_10: StgValue_138 (104)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:335->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1224
operator>>.exit92.i:41  br label %0


 <State 11>: 6.41ns
ST_11: dp_s (107)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:1  %dp_s = sext i34 %p_Val2_1 to i64

ST_11: dp_1 (108)  [6/6] 6.41ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:2  %dp_1 = sitofp i64 %dp_s to float

ST_11: dp_4 (116)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:10  %dp_4 = sext i34 %p_Val2_26 to i64

ST_11: dp_3 (117)  [6/6] 6.41ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:11  %dp_3 = sitofp i64 %dp_4 to float

ST_11: tmp_29 (124)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1260
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:18  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)

ST_11: tmp_13 (125)  [1/1] 1.72ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1260
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:19  %tmp_13 = add i8 126, %result_V

ST_11: two_p_plus_s_exp_V (126)  [1/1] 1.37ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1260
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:20  %two_p_plus_s_exp_V = select i1 %tmp_29, i8 -1, i8 %tmp_13

ST_11: two_p_minus_s_exp_V (127)  [1/1] 1.72ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1261
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:21  %two_p_minus_s_exp_V = sub i8 126, %result_V

ST_11: tmp_14 (134)  [1/1] 2.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1278
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:28  %tmp_14 = icmp eq i8 %result_V, 0


 <State 12>: 7.26ns
ST_12: dp_1 (108)  [5/6] 6.41ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:2  %dp_1 = sitofp i64 %dp_s to float

ST_12: dp_3 (117)  [5/6] 6.41ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:11  %dp_3 = sitofp i64 %dp_4 to float

ST_12: p_Result_33 (128)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:334->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:347->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:368->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1266
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:22  %p_Result_33 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 false, i8 %two_p_plus_s_exp_V, i23 0)

ST_12: two_p_plus_k (129)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:347->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:368->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1266
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:23  %two_p_plus_k = bitcast i32 %p_Result_33 to float

ST_12: p_Result_34 (130)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:334->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:347->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:368->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1267
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:24  %p_Result_34 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 false, i8 %two_p_minus_s_exp_V, i23 0)

ST_12: two_p_minus_k (131)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:347->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:368->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1267
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:25  %two_p_minus_k = bitcast i32 %p_Result_34 to float

ST_12: sinhkln2 (132)  [5/5] 7.26ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1275
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:26  %sinhkln2 = fsub float %two_p_plus_k, %two_p_minus_k

ST_12: coshkln2 (133)  [5/5] 7.26ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1276
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:27  %coshkln2 = fadd float %two_p_plus_k, %two_p_minus_k


 <State 13>: 7.26ns
ST_13: dp_1 (108)  [4/6] 6.41ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:2  %dp_1 = sitofp i64 %dp_s to float

ST_13: dp_3 (117)  [4/6] 6.41ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:11  %dp_3 = sitofp i64 %dp_4 to float

ST_13: sinhkln2 (132)  [4/5] 7.26ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1275
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:26  %sinhkln2 = fsub float %two_p_plus_k, %two_p_minus_k

ST_13: coshkln2 (133)  [4/5] 7.26ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1276
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:27  %coshkln2 = fadd float %two_p_plus_k, %two_p_minus_k


 <State 14>: 7.26ns
ST_14: dp_1 (108)  [3/6] 6.41ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:2  %dp_1 = sitofp i64 %dp_s to float

ST_14: dp_3 (117)  [3/6] 6.41ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:11  %dp_3 = sitofp i64 %dp_4 to float

ST_14: sinhkln2 (132)  [3/5] 7.26ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1275
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:26  %sinhkln2 = fsub float %two_p_plus_k, %two_p_minus_k

ST_14: coshkln2 (133)  [3/5] 7.26ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1276
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:27  %coshkln2 = fadd float %two_p_plus_k, %two_p_minus_k


 <State 15>: 7.26ns
ST_15: dp_1 (108)  [2/6] 6.41ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:2  %dp_1 = sitofp i64 %dp_s to float

ST_15: dp_3 (117)  [2/6] 6.41ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:11  %dp_3 = sitofp i64 %dp_4 to float

ST_15: sinhkln2 (132)  [2/5] 7.26ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1275
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:26  %sinhkln2 = fsub float %two_p_plus_k, %two_p_minus_k

ST_15: coshkln2 (133)  [2/5] 7.26ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1276
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:27  %coshkln2 = fadd float %two_p_plus_k, %two_p_minus_k


 <State 16>: 8.13ns
ST_16: dp_1 (108)  [1/6] 6.41ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:2  %dp_1 = sitofp i64 %dp_s to float

ST_16: res_V_3 (109)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:3  %res_V_3 = bitcast float %dp_1 to i32

ST_16: exp_V (110)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:4  %exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %res_V_3, i32 23, i32 30)

ST_16: exp_V_4 (111)  [1/1] 1.72ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:5  %exp_V_4 = add i8 -32, %exp_V

ST_16: p_Result_31 (112)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:6  %p_Result_31 = call i32 @llvm.part.set.i32.i8(i32 %res_V_3, i8 %exp_V_4, i32 23, i32 30) nounwind

ST_16: dp_3 (117)  [1/6] 6.41ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:11  %dp_3 = sitofp i64 %dp_4 to float

ST_16: res_V_4 (118)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:12  %res_V_4 = bitcast float %dp_3 to i32

ST_16: exp_V_2 (119)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:13  %exp_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %res_V_4, i32 23, i32 30)

ST_16: exp_V_5 (120)  [1/1] 1.72ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:14  %exp_V_5 = add i8 -32, %exp_V_2

ST_16: p_Result_32 (121)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:15  %p_Result_32 = call i32 @llvm.part.set.i32.i8(i32 %res_V_4, i8 %exp_V_5, i32 23, i32 30) nounwind

ST_16: sinhkln2 (132)  [1/5] 7.26ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1275
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:26  %sinhkln2 = fsub float %two_p_plus_k, %two_p_minus_k

ST_16: coshkln2 (133)  [1/5] 7.26ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1276
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:27  %coshkln2 = fadd float %two_p_plus_k, %two_p_minus_k


 <State 17>: 7.07ns
ST_17: dp (113)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:7  %dp = bitcast i32 %p_Result_31 to float

ST_17: x (114)  [1/1] 1.37ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:8  %x = select i1 %tmp_6, float 0.000000e+00, float %dp

ST_17: dp_2 (122)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:16  %dp_2 = bitcast i32 %p_Result_32 to float

ST_17: y (123)  [1/1] 1.37ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1225
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:17  %y = select i1 %tmp_11, float 0.000000e+00, float %dp_2

ST_17: tmp_15 (135)  [4/4] 5.70ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1278
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:29  %tmp_15 = fmul float %coshkln2, %y

ST_17: tmp_16 (136)  [4/4] 5.70ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1278
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:30  %tmp_16 = fmul float %sinhkln2, %x

ST_17: tmp_18 (139)  [4/4] 5.70ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1279
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:33  %tmp_18 = fmul float %coshkln2, %x

ST_17: tmp_19 (140)  [4/4] 5.70ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1279
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:34  %tmp_19 = fmul float %sinhkln2, %y


 <State 18>: 5.70ns
ST_18: tmp_15 (135)  [3/4] 5.70ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1278
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:29  %tmp_15 = fmul float %coshkln2, %y

ST_18: tmp_16 (136)  [3/4] 5.70ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1278
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:30  %tmp_16 = fmul float %sinhkln2, %x

ST_18: tmp_18 (139)  [3/4] 5.70ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1279
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:33  %tmp_18 = fmul float %coshkln2, %x

ST_18: tmp_19 (140)  [3/4] 5.70ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1279
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:34  %tmp_19 = fmul float %sinhkln2, %y


 <State 19>: 5.70ns
ST_19: tmp_15 (135)  [2/4] 5.70ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1278
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:29  %tmp_15 = fmul float %coshkln2, %y

ST_19: tmp_16 (136)  [2/4] 5.70ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1278
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:30  %tmp_16 = fmul float %sinhkln2, %x

ST_19: tmp_18 (139)  [2/4] 5.70ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1279
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:33  %tmp_18 = fmul float %coshkln2, %x

ST_19: tmp_19 (140)  [2/4] 5.70ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1279
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:34  %tmp_19 = fmul float %sinhkln2, %y


 <State 20>: 5.70ns
ST_20: tmp_15 (135)  [1/4] 5.70ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1278
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:29  %tmp_15 = fmul float %coshkln2, %y

ST_20: tmp_16 (136)  [1/4] 5.70ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1278
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:30  %tmp_16 = fmul float %sinhkln2, %x

ST_20: tmp_18 (139)  [1/4] 5.70ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1279
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:33  %tmp_18 = fmul float %coshkln2, %x

ST_20: tmp_19 (140)  [1/4] 5.70ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1279
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:34  %tmp_19 = fmul float %sinhkln2, %y


 <State 21>: 7.26ns
ST_21: tmp_17 (137)  [5/5] 7.26ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1278
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:31  %tmp_17 = fadd float %tmp_15, %tmp_16

ST_21: tmp_20 (141)  [5/5] 7.26ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1279
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:35  %tmp_20 = fadd float %tmp_18, %tmp_19


 <State 22>: 7.26ns
ST_22: tmp_17 (137)  [4/5] 7.26ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1278
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:31  %tmp_17 = fadd float %tmp_15, %tmp_16

ST_22: tmp_20 (141)  [4/5] 7.26ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1279
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:35  %tmp_20 = fadd float %tmp_18, %tmp_19


 <State 23>: 7.26ns
ST_23: tmp_17 (137)  [3/5] 7.26ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1278
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:31  %tmp_17 = fadd float %tmp_15, %tmp_16

ST_23: tmp_20 (141)  [3/5] 7.26ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1279
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:35  %tmp_20 = fadd float %tmp_18, %tmp_19


 <State 24>: 7.26ns
ST_24: tmp_17 (137)  [2/5] 7.26ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1278
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:31  %tmp_17 = fadd float %tmp_15, %tmp_16

ST_24: tmp_20 (141)  [2/5] 7.26ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1279
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:35  %tmp_20 = fadd float %tmp_18, %tmp_19


 <State 25>: 8.63ns
ST_25: tmp_17 (137)  [1/5] 7.26ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1278
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:31  %tmp_17 = fadd float %tmp_15, %tmp_16

ST_25: s_out_tmp (138)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1278 (grouped into LUT with out node t_in_tmp_s)
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:32  %s_out_tmp = select i1 %tmp_14, float %y, float %tmp_17

ST_25: tmp_20 (141)  [1/5] 7.26ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1279
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:35  %tmp_20 = fadd float %tmp_18, %tmp_19

ST_25: c_out_tmp (142)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1279 (grouped into LUT with out node c_out_write_assign)
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:36  %c_out_tmp = select i1 %tmp_14, float %x, float %tmp_20

ST_25: p_Val2_20 (143)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:309->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1281 (grouped into LUT with out node t_in_tmp_s)
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:37  %p_Val2_20 = bitcast float %s_out_tmp to i32

ST_25: p_Val2_21 (144)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:309->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1282 (grouped into LUT with out node c_out_write_assign)
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:38  %p_Val2_21 = bitcast float %c_out_tmp to i32

ST_25: tmp_30 (145)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:334->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:347->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:368->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1286 (grouped into LUT with out node t_in_tmp_s)
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:39  %tmp_30 = trunc i32 %p_Val2_20 to i31

ST_25: p_Result_35 (146)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:334->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:347->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:368->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1286 (grouped into LUT with out node t_in_tmp_s)
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:40  %p_Result_35 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_25, i31 %tmp_30)

ST_25: ret_i_i (147)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:347->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:368->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1286 (grouped into LUT with out node t_in_tmp_s)
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:41  %ret_i_i = bitcast i32 %p_Result_35 to float

ST_25: tmp_31 (148)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:334->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:347->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:368->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1287 (grouped into LUT with out node c_out_write_assign)
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:42  %tmp_31 = trunc i32 %p_Val2_21 to i31

ST_25: p_Result_36 (149)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:334->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:347->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:368->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1287 (grouped into LUT with out node c_out_write_assign)
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:43  %p_Result_36 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %tmp_31)

ST_25: ret_i_i1 (150)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:347->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:368->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1287 (grouped into LUT with out node c_out_write_assign)
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:44  %ret_i_i1 = bitcast i32 %p_Result_36 to float

ST_25: p_Result_37 (152)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:334->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:347->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:368->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1292 (grouped into LUT with out node c_out_write_assign)
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:46  %p_Result_37 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 255, i23 %loc_V_1)

ST_25: ret_i_i2 (153)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:347->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:368->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1292 (grouped into LUT with out node c_out_write_assign)
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:47  %ret_i_i2 = bitcast i32 %p_Result_37 to float

ST_25: t_in_tmp_s (155)  [1/1] 1.37ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1293 (out node of the LUT)
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:49  %t_in_tmp_s = select i1 %tmp_22, float %t_in_read, float %ret_i_i

ST_25: p_tmp_s (156)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1293 (grouped into LUT with out node c_out_write_assign)
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:50  %p_tmp_s = select i1 %tmp_22, float 1.000000e+00, float %ret_i_i1

ST_25: c_out_write_assign (158)  [1/1] 1.37ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1204 (out node of the LUT)
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:52  %c_out_write_assign = select i1 %tmp_21, float %ret_i_i2, float %p_tmp_s


 <State 26>: 1.37ns
ST_26: s_out_write_assign (157)  [1/1] 1.37ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1203 (out node of the LUT)
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:51  %s_out_write_assign = select i1 %tmp_21, float %t_in_read, float %t_in_tmp_s

ST_26: mrv (159)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1297
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:53  %mrv = insertvalue { float, float } undef, float %s_out_write_assign, 0

ST_26: mrv_1 (160)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1297
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:54  %mrv_1 = insertvalue { float, float } %mrv, float %c_out_write_assign, 1

ST_26: StgValue_228 (161)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_cordic.h:1297
cordic_hyperb_v1<34, 34, 0, 0, 0, ap_fixed<34, 2, 5, 3, 0> >.exit_ifconv:55  ret { float, float } %mrv_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hls_cordic_hyperb_t]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_in_read            (read             ) [ 001111111111111111111111111]
p_Val2_3             (bitcast          ) [ 000000000000000000000000000]
p_Result_25          (bitselect        ) [ 001111111111111111111111110]
loc_V                (partselect       ) [ 001111111110000000000000000]
loc_V_1              (trunc            ) [ 001111111111111111111111110]
tmp_i                (bitconcatenate   ) [ 000000000000000000000000000]
p_Result_s           (zext             ) [ 000000000000000000000000000]
tmp_i_i_cast         (zext             ) [ 000000000000000000000000000]
tmp_i_i              (add              ) [ 000000000000000000000000000]
tmp_27_i             (icmp             ) [ 001111110000000000000000000]
tmp_28_i             (icmp             ) [ 000000000000000000000000000]
tmp_29_i             (add              ) [ 000000000000000000000000000]
p_tmp_29_i_cast      (select           ) [ 000000000000000000000000000]
tmp                  (or               ) [ 000000000000000000000000000]
left_shift           (select           ) [ 000000000000000000000000000]
left_shift_cast      (sext             ) [ 000000000000000000000000000]
tmp_30_i             (zext             ) [ 000000000000000000000000000]
p_Val2_30            (shl              ) [ 001000000000000000000000000]
p_Val2_8             (call             ) [ 000000000000000000000000000]
ret_V                (partselect       ) [ 000000000000000000000000000]
tmp_32_i             (zext             ) [ 000111110000000000000000000]
p_Val2_31            (partselect       ) [ 000100000000000000000000000]
p_Val2_s             (call             ) [ 000000000000000000000000000]
ssdm_int_V_write_ass (partselect       ) [ 000011111000000000000000000]
tmp_33_i             (sitodp           ) [ 000000000000000000000000000]
tmp_7                (bitcast          ) [ 000000000000000000000000000]
p_Val2_9             (select           ) [ 000000000000000000000000000]
loc_V_2              (partselect       ) [ 000000001000000000000000000]
loc_V_3              (trunc            ) [ 000000001000000000000000000]
p_Result_30          (bitconcatenate   ) [ 000000000000000000000000000]
tmp_i_i_i            (zext             ) [ 000000000000000000000000000]
tmp_i_i_i_i_cast2    (zext             ) [ 000000000000000000000000000]
sh_assign_2          (add              ) [ 000000000000000000000000000]
isNeg                (bitselect        ) [ 000000000000000000000000000]
tmp_i_i_i_35         (sub              ) [ 000000000000000000000000000]
tmp_i_i_i_cast       (sext             ) [ 000000000000000000000000000]
sh_assign_3          (select           ) [ 000000000000000000000000000]
sh_assign_3_cast     (sext             ) [ 000000000000000000000000000]
tmp_43_i_i_i         (zext             ) [ 000000000000000000000000000]
tmp_43_i_i_i_cast    (zext             ) [ 000000000000000000000000000]
tmp_44_i_i_i         (lshr             ) [ 000000000000000000000000000]
tmp_45_i_i_i         (shl              ) [ 000000000000000000000000000]
tmp_28               (bitselect        ) [ 000000000000000000000000000]
tmp_10               (zext             ) [ 000000000000000000000000000]
tmp_12               (partselect       ) [ 000000000000000000000000000]
result_V             (select           ) [ 000000000111000000000000000]
tmp_2                (zext             ) [ 000000001110000000000000000]
StgValue_81          (br               ) [ 000000001110000000000000000]
p_022_in             (phi              ) [ 000000000110000000000000000]
p_Val2_26            (phi              ) [ 000000000111000000000000000]
p_Val2_1             (phi              ) [ 000000000111000000000000000]
k1_0_i               (phi              ) [ 000000000100000000000000000]
k1_0_i_cast1         (zext             ) [ 000000000000000000000000000]
k1_0_i_cast          (zext             ) [ 000000000000000000000000000]
exitcond_i           (icmp             ) [ 000000000110000000000000000]
empty                (speclooptripcount) [ 000000000000000000000000000]
k1                   (add              ) [ 000000001110000000000000000]
StgValue_91          (br               ) [ 000000000000000000000000000]
p_lshr_f_cast        (partselect       ) [ 000000000000000000000000000]
tmp_cast             (zext             ) [ 000000000000000000000000000]
tmp_8                (sub              ) [ 000000000000000000000000000]
k                    (add              ) [ 000000000000000000000000000]
isNeg_1              (bitselect        ) [ 000000000010000000000000000]
tmp_s                (xor              ) [ 000000000000000000000000000]
sh_assign_1          (select           ) [ 000000000010000000000000000]
hls_cordic_hyperb_t  (getelementptr    ) [ 000000000010000000000000000]
tmp_6                (icmp             ) [ 000000000001111111000000000]
tmp_11               (icmp             ) [ 000000000001111111000000000]
tmp_21               (icmp             ) [ 000000000001111111111111111]
tmp_22               (icmp             ) [ 000000000001111111111111110]
d_V                  (bitselect        ) [ 000000000000000000000000000]
sh_assign_1_cast     (sext             ) [ 000000000000000000000000000]
tmp_1                (zext             ) [ 000000000000000000000000000]
tmp_4                (ashr             ) [ 000000000000000000000000000]
tmp_3                (shl              ) [ 000000000000000000000000000]
y_s_V                (select           ) [ 000000000000000000000000000]
rbegin               (specregionbegin  ) [ 000000000000000000000000000]
StgValue_112         (speclatency      ) [ 000000000000000000000000000]
p_Val2_i             (sub              ) [ 000000000000000000000000000]
p_Val2_4             (select           ) [ 000000000000000000000000000]
tx_V                 (add              ) [ 000000001110000000000000000]
rend                 (specregionend    ) [ 000000000000000000000000000]
tmp_9                (ashr             ) [ 000000000000000000000000000]
tmp_5                (shl              ) [ 000000000000000000000000000]
x_s_V                (select           ) [ 000000000000000000000000000]
rbegin2              (specregionbegin  ) [ 000000000000000000000000000]
StgValue_121         (speclatency      ) [ 000000000000000000000000000]
p_Val2_i4            (sub              ) [ 000000000000000000000000000]
p_Val2_6             (select           ) [ 000000000000000000000000000]
ty_V                 (add              ) [ 000000001110000000000000000]
rend3                (specregionend    ) [ 000000000000000000000000000]
p_Val2_27            (load             ) [ 000000000000000000000000000]
tmp_23               (partselect       ) [ 000000000000000000000000000]
p_4_cast             (zext             ) [ 000000000000000000000000000]
rbegin1              (specregionbegin  ) [ 000000000000000000000000000]
StgValue_130         (speclatency      ) [ 000000000000000000000000000]
p_Val2_i1            (sub              ) [ 000000000000000000000000000]
p_Val2_28            (select           ) [ 000000000000000000000000000]
tmp_34               (trunc            ) [ 000000000000000000000000000]
tmp_i_36             (sext             ) [ 000000000000000000000000000]
tmp_37_i             (sext             ) [ 000000000000000000000000000]
r_V                  (add              ) [ 000000001110000000000000000]
rend11               (specregionend    ) [ 000000000000000000000000000]
StgValue_138         (br               ) [ 000000001110000000000000000]
dp_s                 (sext             ) [ 000000000000111110000000000]
dp_4                 (sext             ) [ 000000000000111110000000000]
tmp_29               (bitselect        ) [ 000000000000000000000000000]
tmp_13               (add              ) [ 000000000000000000000000000]
two_p_plus_s_exp_V   (select           ) [ 000000000000100000000000000]
two_p_minus_s_exp_V  (sub              ) [ 000000000000100000000000000]
tmp_14               (icmp             ) [ 000000000000111111111111110]
p_Result_33          (bitconcatenate   ) [ 000000000000000000000000000]
two_p_plus_k         (bitcast          ) [ 000000000000011110000000000]
p_Result_34          (bitconcatenate   ) [ 000000000000000000000000000]
two_p_minus_k        (bitcast          ) [ 000000000000011110000000000]
dp_1                 (sitofp           ) [ 000000000000000000000000000]
res_V_3              (bitcast          ) [ 000000000000000000000000000]
exp_V                (partselect       ) [ 000000000000000000000000000]
exp_V_4              (add              ) [ 000000000000000000000000000]
p_Result_31          (partset          ) [ 000000000000000001000000000]
dp_3                 (sitofp           ) [ 000000000000000000000000000]
res_V_4              (bitcast          ) [ 000000000000000000000000000]
exp_V_2              (partselect       ) [ 000000000000000000000000000]
exp_V_5              (add              ) [ 000000000000000000000000000]
p_Result_32          (partset          ) [ 000000000000000001000000000]
sinhkln2             (fsub             ) [ 000000000000000001111000000]
coshkln2             (fadd             ) [ 000000000000000001111000000]
dp                   (bitcast          ) [ 000000000000000000000000000]
x                    (select           ) [ 000000000000000000111111110]
dp_2                 (bitcast          ) [ 000000000000000000000000000]
y                    (select           ) [ 000000000000000000111111110]
tmp_15               (fmul             ) [ 000000000000000000000111110]
tmp_16               (fmul             ) [ 000000000000000000000111110]
tmp_18               (fmul             ) [ 000000000000000000000111110]
tmp_19               (fmul             ) [ 000000000000000000000111110]
tmp_17               (fadd             ) [ 000000000000000000000000000]
s_out_tmp            (select           ) [ 000000000000000000000000000]
tmp_20               (fadd             ) [ 000000000000000000000000000]
c_out_tmp            (select           ) [ 000000000000000000000000000]
p_Val2_20            (bitcast          ) [ 000000000000000000000000000]
p_Val2_21            (bitcast          ) [ 000000000000000000000000000]
tmp_30               (trunc            ) [ 000000000000000000000000000]
p_Result_35          (bitconcatenate   ) [ 000000000000000000000000000]
ret_i_i              (bitcast          ) [ 000000000000000000000000000]
tmp_31               (trunc            ) [ 000000000000000000000000000]
p_Result_36          (bitconcatenate   ) [ 000000000000000000000000000]
ret_i_i1             (bitcast          ) [ 000000000000000000000000000]
p_Result_37          (bitconcatenate   ) [ 000000000000000000000000000]
ret_i_i2             (bitcast          ) [ 000000000000000000000000000]
t_in_tmp_s           (select           ) [ 000000000000000000000000001]
p_tmp_s              (select           ) [ 000000000000000000000000000]
c_out_write_assign   (select           ) [ 000000000000000000000000001]
s_out_write_assign   (select           ) [ 000000000000000000000000000]
mrv                  (insertvalue      ) [ 000000000000000000000000000]
mrv_1                (insertvalue      ) [ 000000000000000000000000000]
StgValue_228         (ret              ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hls_cordic_hyperb_t">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_cordic_hyperb_t"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="big_mult_v3small"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i77.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i35.i77.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="big_mult_v3small.1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i70.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i53.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i112.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i35.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_cordic_KD"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1804"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i124.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_cordic_KD_1"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i9.i23"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="t_in_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="hls_cordic_hyperb_t_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="124" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="6" slack="0"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hls_cordic_hyperb_t/9 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="124" slack="2147483647"/>
<pin id="180" dir="1" index="2" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_27/9 "/>
</bind>
</comp>

<comp id="182" class="1005" name="p_022_in_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="35" slack="1"/>
<pin id="184" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="p_022_in (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="p_022_in_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="35" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_022_in/9 "/>
</bind>
</comp>

<comp id="192" class="1005" name="p_Val2_26_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="34" slack="1"/>
<pin id="194" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_26 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_Val2_26_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="34" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_26/9 "/>
</bind>
</comp>

<comp id="204" class="1005" name="p_Val2_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="34" slack="1"/>
<pin id="206" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_Val2_1_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="34" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="34" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1/9 "/>
</bind>
</comp>

<comp id="216" class="1005" name="k1_0_i_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="1"/>
<pin id="218" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k1_0_i (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="k1_0_i_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="6" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k1_0_i/9 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_big_mult_v3small_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="77" slack="0"/>
<pin id="229" dir="0" index="1" bw="42" slack="0"/>
<pin id="230" dir="1" index="2" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_8/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_big_mult_v3small_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="70" slack="0"/>
<pin id="234" dir="0" index="1" bw="35" slack="0"/>
<pin id="235" dir="1" index="2" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="sinhkln2/12 tmp_17/21 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="coshkln2/12 tmp_20/21 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_15/17 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_16/17 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_18/17 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_19/17 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="34" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="dp_1/11 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="34" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="dp_3/11 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_33_i/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_Val2_3_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_Result_25_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="1" index="3" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_25/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="loc_V_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="6" slack="0"/>
<pin id="286" dir="0" index="3" bw="6" slack="0"/>
<pin id="287" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="loc_V_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_i_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="24" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="23" slack="0"/>
<pin id="300" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_Result_s_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="24" slack="0"/>
<pin id="306" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_i_i_cast_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_cast/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_i_i_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i_i/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_27_i_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27_i/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_28_i_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="0"/>
<pin id="326" dir="0" index="1" bw="5" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28_i/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_29_i_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29_i/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_tmp_29_i_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="6" slack="0"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_29_i_cast/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="left_shift_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="6" slack="0"/>
<pin id="353" dir="0" index="2" bw="9" slack="0"/>
<pin id="354" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="left_shift/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="left_shift_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="left_shift_cast/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_30_i_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="9" slack="0"/>
<pin id="364" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_i/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_Val2_30_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="24" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p_Val2_30/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="ret_V_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="77" slack="0"/>
<pin id="376" dir="0" index="2" bw="8" slack="0"/>
<pin id="377" dir="0" index="3" bw="8" slack="0"/>
<pin id="378" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_32_i_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_i/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_Val2_31_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="35" slack="0"/>
<pin id="390" dir="0" index="1" bw="77" slack="0"/>
<pin id="391" dir="0" index="2" bw="7" slack="0"/>
<pin id="392" dir="0" index="3" bw="8" slack="0"/>
<pin id="393" dir="1" index="4" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_31/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="ssdm_int_V_write_ass_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="70" slack="0"/>
<pin id="402" dir="0" index="2" bw="7" slack="0"/>
<pin id="403" dir="0" index="3" bw="8" slack="0"/>
<pin id="404" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ssdm_int_V_write_ass/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_7_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_Val2_9_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="6"/>
<pin id="415" dir="0" index="1" bw="64" slack="0"/>
<pin id="416" dir="0" index="2" bw="64" slack="0"/>
<pin id="417" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_9/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="loc_V_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="0"/>
<pin id="422" dir="0" index="1" bw="64" slack="0"/>
<pin id="423" dir="0" index="2" bw="7" slack="0"/>
<pin id="424" dir="0" index="3" bw="7" slack="0"/>
<pin id="425" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_2/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="loc_V_3_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="0"/>
<pin id="432" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_3/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_Result_30_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="53" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="52" slack="1"/>
<pin id="438" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_30/8 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_i_i_i_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="53" slack="0"/>
<pin id="443" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_i_i_i_i_cast2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="11" slack="1"/>
<pin id="447" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i_cast2/8 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sh_assign_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="0"/>
<pin id="450" dir="0" index="1" bw="11" slack="0"/>
<pin id="451" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign_2/8 "/>
</bind>
</comp>

<comp id="454" class="1004" name="isNeg_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="12" slack="0"/>
<pin id="457" dir="0" index="2" bw="5" slack="0"/>
<pin id="458" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/8 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_i_i_i_35_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="11" slack="0"/>
<pin id="464" dir="0" index="1" bw="11" slack="1"/>
<pin id="465" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i_i_35/8 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_i_i_i_cast_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="11" slack="0"/>
<pin id="469" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i_i_cast/8 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sh_assign_3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="11" slack="0"/>
<pin id="474" dir="0" index="2" bw="12" slack="0"/>
<pin id="475" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_3/8 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sh_assign_3_cast_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="12" slack="0"/>
<pin id="481" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_3_cast/8 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_43_i_i_i_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="12" slack="0"/>
<pin id="485" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_i_i_i/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_43_i_i_i_cast_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="12" slack="0"/>
<pin id="489" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_i_i_i_cast/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_44_i_i_i_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="53" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_44_i_i_i/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_45_i_i_i_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="53" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_45_i_i_i/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_28_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="53" slack="0"/>
<pin id="506" dir="0" index="2" bw="7" slack="0"/>
<pin id="507" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_10_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_12_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="112" slack="0"/>
<pin id="518" dir="0" index="2" bw="7" slack="0"/>
<pin id="519" dir="0" index="3" bw="7" slack="0"/>
<pin id="520" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="result_V_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="0" index="2" bw="8" slack="0"/>
<pin id="529" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/8 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_2_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="5"/>
<pin id="535" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="k1_0_i_cast1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="0"/>
<pin id="538" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k1_0_i_cast1/9 "/>
</bind>
</comp>

<comp id="541" class="1004" name="k1_0_i_cast_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="0"/>
<pin id="543" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k1_0_i_cast/9 "/>
</bind>
</comp>

<comp id="545" class="1004" name="exitcond_i_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="6" slack="0"/>
<pin id="547" dir="0" index="1" bw="6" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/9 "/>
</bind>
</comp>

<comp id="551" class="1004" name="k1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="6" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k1/9 "/>
</bind>
</comp>

<comp id="557" class="1004" name="p_lshr_f_cast_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="0" index="1" bw="6" slack="0"/>
<pin id="560" dir="0" index="2" bw="3" slack="0"/>
<pin id="561" dir="0" index="3" bw="4" slack="0"/>
<pin id="562" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_cast/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_cast_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="4" slack="0"/>
<pin id="569" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/9 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_8_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="6" slack="0"/>
<pin id="573" dir="0" index="1" bw="4" slack="0"/>
<pin id="574" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="577" class="1004" name="k_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="7" slack="0"/>
<pin id="580" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/9 "/>
</bind>
</comp>

<comp id="583" class="1004" name="isNeg_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="7" slack="0"/>
<pin id="586" dir="0" index="2" bw="4" slack="0"/>
<pin id="587" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_s_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="7" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sh_assign_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="7" slack="0"/>
<pin id="600" dir="0" index="2" bw="7" slack="0"/>
<pin id="601" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/9 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_6_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="34" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_11_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="34" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_21_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="8"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/9 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_22_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="8"/>
<pin id="624" dir="0" index="1" bw="8" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/9 "/>
</bind>
</comp>

<comp id="627" class="1004" name="d_V_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="35" slack="1"/>
<pin id="630" dir="0" index="2" bw="7" slack="0"/>
<pin id="631" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="d_V/10 "/>
</bind>
</comp>

<comp id="635" class="1004" name="sh_assign_1_cast_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="7" slack="1"/>
<pin id="637" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/10 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="7" slack="0"/>
<pin id="640" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_4_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="34" slack="1"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_3_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="34" slack="1"/>
<pin id="650" dir="0" index="1" bw="32" slack="0"/>
<pin id="651" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="654" class="1004" name="y_s_V_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="1"/>
<pin id="656" dir="0" index="1" bw="34" slack="0"/>
<pin id="657" dir="0" index="2" bw="34" slack="0"/>
<pin id="658" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_s_V/10 "/>
</bind>
</comp>

<comp id="661" class="1004" name="p_Val2_i_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="34" slack="0"/>
<pin id="664" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_i/10 "/>
</bind>
</comp>

<comp id="667" class="1004" name="p_Val2_4_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="34" slack="0"/>
<pin id="670" dir="0" index="2" bw="34" slack="0"/>
<pin id="671" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4/10 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tx_V_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="34" slack="1"/>
<pin id="677" dir="0" index="1" bw="34" slack="0"/>
<pin id="678" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tx_V/10 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_9_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="34" slack="1"/>
<pin id="683" dir="0" index="1" bw="32" slack="0"/>
<pin id="684" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_5_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="34" slack="1"/>
<pin id="689" dir="0" index="1" bw="32" slack="0"/>
<pin id="690" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="693" class="1004" name="x_s_V_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="1"/>
<pin id="695" dir="0" index="1" bw="34" slack="0"/>
<pin id="696" dir="0" index="2" bw="34" slack="0"/>
<pin id="697" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_s_V/10 "/>
</bind>
</comp>

<comp id="700" class="1004" name="p_Val2_i4_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="34" slack="0"/>
<pin id="703" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_i4/10 "/>
</bind>
</comp>

<comp id="706" class="1004" name="p_Val2_6_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="34" slack="0"/>
<pin id="709" dir="0" index="2" bw="34" slack="0"/>
<pin id="710" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_6/10 "/>
</bind>
</comp>

<comp id="714" class="1004" name="ty_V_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="34" slack="1"/>
<pin id="716" dir="0" index="1" bw="34" slack="0"/>
<pin id="717" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ty_V/10 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_23_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="0"/>
<pin id="722" dir="0" index="1" bw="124" slack="0"/>
<pin id="723" dir="0" index="2" bw="8" slack="0"/>
<pin id="724" dir="0" index="3" bw="8" slack="0"/>
<pin id="725" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/10 "/>
</bind>
</comp>

<comp id="730" class="1004" name="p_4_cast_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_4_cast/10 "/>
</bind>
</comp>

<comp id="734" class="1004" name="p_Val2_i1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="32" slack="0"/>
<pin id="737" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_i1/10 "/>
</bind>
</comp>

<comp id="740" class="1004" name="p_Val2_28_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="0"/>
<pin id="743" dir="0" index="2" bw="33" slack="0"/>
<pin id="744" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_28/10 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_34_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="35" slack="1"/>
<pin id="750" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/10 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_i_36_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="34" slack="0"/>
<pin id="754" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_36/10 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_37_i_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="33" slack="0"/>
<pin id="758" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_37_i/10 "/>
</bind>
</comp>

<comp id="760" class="1004" name="r_V_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="34" slack="0"/>
<pin id="762" dir="0" index="1" bw="33" slack="0"/>
<pin id="763" dir="1" index="2" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/10 "/>
</bind>
</comp>

<comp id="766" class="1004" name="dp_s_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="34" slack="1"/>
<pin id="768" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="dp_s/11 "/>
</bind>
</comp>

<comp id="771" class="1004" name="dp_4_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="34" slack="1"/>
<pin id="773" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="dp_4/11 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_29_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="8" slack="2"/>
<pin id="779" dir="0" index="2" bw="4" slack="0"/>
<pin id="780" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/11 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_13_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="0"/>
<pin id="785" dir="0" index="1" bw="8" slack="2"/>
<pin id="786" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/11 "/>
</bind>
</comp>

<comp id="788" class="1004" name="two_p_plus_s_exp_V_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="0" index="2" bw="8" slack="0"/>
<pin id="792" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="two_p_plus_s_exp_V/11 "/>
</bind>
</comp>

<comp id="796" class="1004" name="two_p_minus_s_exp_V_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="0"/>
<pin id="798" dir="0" index="1" bw="8" slack="2"/>
<pin id="799" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="two_p_minus_s_exp_V/11 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_14_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="2"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/11 "/>
</bind>
</comp>

<comp id="806" class="1004" name="p_Result_33_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="0" index="2" bw="8" slack="1"/>
<pin id="810" dir="0" index="3" bw="1" slack="0"/>
<pin id="811" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_33/12 "/>
</bind>
</comp>

<comp id="815" class="1004" name="two_p_plus_k_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="two_p_plus_k/12 "/>
</bind>
</comp>

<comp id="821" class="1004" name="p_Result_34_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="0" index="2" bw="8" slack="1"/>
<pin id="825" dir="0" index="3" bw="1" slack="0"/>
<pin id="826" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_34/12 "/>
</bind>
</comp>

<comp id="830" class="1004" name="two_p_minus_k_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="0"/>
<pin id="832" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="two_p_minus_k/12 "/>
</bind>
</comp>

<comp id="836" class="1004" name="res_V_3_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="0"/>
<pin id="838" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="res_V_3/16 "/>
</bind>
</comp>

<comp id="840" class="1004" name="exp_V_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="0"/>
<pin id="842" dir="0" index="1" bw="32" slack="0"/>
<pin id="843" dir="0" index="2" bw="6" slack="0"/>
<pin id="844" dir="0" index="3" bw="6" slack="0"/>
<pin id="845" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_V/16 "/>
</bind>
</comp>

<comp id="850" class="1004" name="exp_V_4_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="6" slack="0"/>
<pin id="852" dir="0" index="1" bw="8" slack="0"/>
<pin id="853" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_V_4/16 "/>
</bind>
</comp>

<comp id="856" class="1004" name="p_Result_31_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="0"/>
<pin id="858" dir="0" index="1" bw="32" slack="0"/>
<pin id="859" dir="0" index="2" bw="8" slack="0"/>
<pin id="860" dir="0" index="3" bw="6" slack="0"/>
<pin id="861" dir="0" index="4" bw="6" slack="0"/>
<pin id="862" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_31/16 "/>
</bind>
</comp>

<comp id="868" class="1004" name="res_V_4_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="0"/>
<pin id="870" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="res_V_4/16 "/>
</bind>
</comp>

<comp id="872" class="1004" name="exp_V_2_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="0"/>
<pin id="874" dir="0" index="1" bw="32" slack="0"/>
<pin id="875" dir="0" index="2" bw="6" slack="0"/>
<pin id="876" dir="0" index="3" bw="6" slack="0"/>
<pin id="877" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_V_2/16 "/>
</bind>
</comp>

<comp id="882" class="1004" name="exp_V_5_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="6" slack="0"/>
<pin id="884" dir="0" index="1" bw="8" slack="0"/>
<pin id="885" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_V_5/16 "/>
</bind>
</comp>

<comp id="888" class="1004" name="p_Result_32_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="0"/>
<pin id="890" dir="0" index="1" bw="32" slack="0"/>
<pin id="891" dir="0" index="2" bw="8" slack="0"/>
<pin id="892" dir="0" index="3" bw="6" slack="0"/>
<pin id="893" dir="0" index="4" bw="6" slack="0"/>
<pin id="894" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_32/16 "/>
</bind>
</comp>

<comp id="900" class="1004" name="dp_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="1"/>
<pin id="902" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="dp/17 "/>
</bind>
</comp>

<comp id="903" class="1004" name="x_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="7"/>
<pin id="905" dir="0" index="1" bw="32" slack="0"/>
<pin id="906" dir="0" index="2" bw="32" slack="0"/>
<pin id="907" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/17 "/>
</bind>
</comp>

<comp id="912" class="1004" name="dp_2_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="dp_2/17 "/>
</bind>
</comp>

<comp id="915" class="1004" name="y_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="7"/>
<pin id="917" dir="0" index="1" bw="32" slack="0"/>
<pin id="918" dir="0" index="2" bw="32" slack="0"/>
<pin id="919" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y/17 "/>
</bind>
</comp>

<comp id="924" class="1004" name="s_out_tmp_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="14"/>
<pin id="926" dir="0" index="1" bw="32" slack="8"/>
<pin id="927" dir="0" index="2" bw="32" slack="0"/>
<pin id="928" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_out_tmp/25 "/>
</bind>
</comp>

<comp id="930" class="1004" name="c_out_tmp_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="14"/>
<pin id="932" dir="0" index="1" bw="32" slack="8"/>
<pin id="933" dir="0" index="2" bw="32" slack="0"/>
<pin id="934" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_out_tmp/25 "/>
</bind>
</comp>

<comp id="936" class="1004" name="p_Val2_20_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="0"/>
<pin id="938" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_20/25 "/>
</bind>
</comp>

<comp id="940" class="1004" name="p_Val2_21_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="0"/>
<pin id="942" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_21/25 "/>
</bind>
</comp>

<comp id="944" class="1004" name="tmp_30_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="0"/>
<pin id="946" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/25 "/>
</bind>
</comp>

<comp id="948" class="1004" name="p_Result_35_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="0"/>
<pin id="950" dir="0" index="1" bw="1" slack="23"/>
<pin id="951" dir="0" index="2" bw="31" slack="0"/>
<pin id="952" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_35/25 "/>
</bind>
</comp>

<comp id="955" class="1004" name="ret_i_i_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="0"/>
<pin id="957" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i/25 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_31_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="0"/>
<pin id="961" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/25 "/>
</bind>
</comp>

<comp id="963" class="1004" name="p_Result_36_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="0"/>
<pin id="965" dir="0" index="1" bw="1" slack="0"/>
<pin id="966" dir="0" index="2" bw="31" slack="0"/>
<pin id="967" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_36/25 "/>
</bind>
</comp>

<comp id="971" class="1004" name="ret_i_i1_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="0"/>
<pin id="973" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i1/25 "/>
</bind>
</comp>

<comp id="975" class="1004" name="p_Result_37_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="0"/>
<pin id="977" dir="0" index="1" bw="9" slack="0"/>
<pin id="978" dir="0" index="2" bw="23" slack="23"/>
<pin id="979" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_37/25 "/>
</bind>
</comp>

<comp id="982" class="1004" name="ret_i_i2_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="0"/>
<pin id="984" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i2/25 "/>
</bind>
</comp>

<comp id="986" class="1004" name="t_in_tmp_s_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="15"/>
<pin id="988" dir="0" index="1" bw="32" slack="23"/>
<pin id="989" dir="0" index="2" bw="32" slack="0"/>
<pin id="990" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_in_tmp_s/25 "/>
</bind>
</comp>

<comp id="992" class="1004" name="p_tmp_s_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="15"/>
<pin id="994" dir="0" index="1" bw="32" slack="0"/>
<pin id="995" dir="0" index="2" bw="32" slack="0"/>
<pin id="996" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_s/25 "/>
</bind>
</comp>

<comp id="999" class="1004" name="c_out_write_assign_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="15"/>
<pin id="1001" dir="0" index="1" bw="32" slack="0"/>
<pin id="1002" dir="0" index="2" bw="32" slack="0"/>
<pin id="1003" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_out_write_assign/25 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="s_out_write_assign_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="16"/>
<pin id="1008" dir="0" index="1" bw="32" slack="24"/>
<pin id="1009" dir="0" index="2" bw="32" slack="1"/>
<pin id="1010" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_out_write_assign/26 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="mrv_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="64" slack="0"/>
<pin id="1013" dir="0" index="1" bw="32" slack="0"/>
<pin id="1014" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/26 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="mrv_1_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="64" slack="0"/>
<pin id="1019" dir="0" index="1" bw="32" slack="1"/>
<pin id="1020" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/26 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="t_in_read_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="23"/>
<pin id="1024" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="t_in_read "/>
</bind>
</comp>

<comp id="1028" class="1005" name="p_Result_25_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="23"/>
<pin id="1030" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="p_Result_25 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="loc_V_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="8"/>
<pin id="1035" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="loc_V "/>
</bind>
</comp>

<comp id="1039" class="1005" name="loc_V_1_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="23" slack="23"/>
<pin id="1041" dir="1" index="1" bw="23" slack="23"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="tmp_27_i_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="1"/>
<pin id="1046" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_27_i "/>
</bind>
</comp>

<comp id="1049" class="1005" name="p_Val2_30_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="42" slack="1"/>
<pin id="1051" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_30 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="tmp_32_i_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="1"/>
<pin id="1056" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32_i "/>
</bind>
</comp>

<comp id="1059" class="1005" name="p_Val2_31_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="35" slack="1"/>
<pin id="1061" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_31 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="ssdm_int_V_write_ass_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="5"/>
<pin id="1066" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="ssdm_int_V_write_ass "/>
</bind>
</comp>

<comp id="1069" class="1005" name="loc_V_2_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="11" slack="1"/>
<pin id="1071" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_2 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="loc_V_3_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="52" slack="1"/>
<pin id="1077" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_3 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="result_V_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="8" slack="2"/>
<pin id="1082" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1088" class="1005" name="tmp_2_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="35" slack="1"/>
<pin id="1090" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="k1_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="6" slack="0"/>
<pin id="1098" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k1 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="isNeg_1_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="1"/>
<pin id="1103" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_1 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="sh_assign_1_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="7" slack="1"/>
<pin id="1109" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_1 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="hls_cordic_hyperb_t_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="8" slack="1"/>
<pin id="1114" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="hls_cordic_hyperb_t "/>
</bind>
</comp>

<comp id="1117" class="1005" name="tmp_6_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="1"/>
<pin id="1119" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="tmp_11_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="1"/>
<pin id="1124" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="tmp_21_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="7"/>
<pin id="1129" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="tmp_22_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="7"/>
<pin id="1135" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="tx_V_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="34" slack="1"/>
<pin id="1141" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="tx_V "/>
</bind>
</comp>

<comp id="1144" class="1005" name="ty_V_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="34" slack="1"/>
<pin id="1146" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="ty_V "/>
</bind>
</comp>

<comp id="1149" class="1005" name="r_V_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="35" slack="1"/>
<pin id="1151" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1154" class="1005" name="dp_s_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="64" slack="1"/>
<pin id="1156" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dp_s "/>
</bind>
</comp>

<comp id="1159" class="1005" name="dp_4_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="64" slack="1"/>
<pin id="1161" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dp_4 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="two_p_plus_s_exp_V_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="8" slack="1"/>
<pin id="1166" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="two_p_plus_s_exp_V "/>
</bind>
</comp>

<comp id="1169" class="1005" name="two_p_minus_s_exp_V_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="8" slack="1"/>
<pin id="1171" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="two_p_minus_s_exp_V "/>
</bind>
</comp>

<comp id="1174" class="1005" name="tmp_14_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="6"/>
<pin id="1176" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="two_p_plus_k_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="1"/>
<pin id="1182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="two_p_plus_k "/>
</bind>
</comp>

<comp id="1186" class="1005" name="two_p_minus_k_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="1"/>
<pin id="1188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="two_p_minus_k "/>
</bind>
</comp>

<comp id="1192" class="1005" name="p_Result_31_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="1"/>
<pin id="1194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_31 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="p_Result_32_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="32" slack="1"/>
<pin id="1199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_32 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="sinhkln2_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="1"/>
<pin id="1204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sinhkln2 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="coshkln2_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="1"/>
<pin id="1210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coshkln2 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="x_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="1"/>
<pin id="1216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1221" class="1005" name="y_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="1"/>
<pin id="1223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1228" class="1005" name="tmp_15_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="32" slack="1"/>
<pin id="1230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="tmp_16_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="32" slack="1"/>
<pin id="1235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="tmp_18_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="32" slack="1"/>
<pin id="1240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="tmp_19_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="32" slack="1"/>
<pin id="1245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="t_in_tmp_s_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="32" slack="1"/>
<pin id="1250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_in_tmp_s "/>
</bind>
</comp>

<comp id="1253" class="1005" name="c_out_write_assign_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="32" slack="1"/>
<pin id="1255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_out_write_assign "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="168"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="104" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="191"><net_src comp="185" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="195"><net_src comp="76" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="78" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="208" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="219"><net_src comp="80" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="273"><net_src comp="164" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="6" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="8" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="288"><net_src comp="10" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="270" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="12" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="14" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="295"><net_src comp="270" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="16" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="18" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="292" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="282" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="20" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="308" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="22" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="312" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="24" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="26" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="308" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="318" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="28" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="30" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="348"><net_src comp="318" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="324" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="336" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="330" pin="2"/><net_sink comp="350" pin=2"/></net>

<net id="361"><net_src comp="350" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="304" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="362" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="372"><net_src comp="366" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="379"><net_src comp="34" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="227" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="36" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="38" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="386"><net_src comp="373" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="394"><net_src comp="40" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="227" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="42" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="44" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="398"><net_src comp="388" pin="4"/><net_sink comp="232" pin=1"/></net>

<net id="405"><net_src comp="48" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="232" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="50" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="36" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="412"><net_src comp="267" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="52" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="419"><net_src comp="409" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="426"><net_src comp="54" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="413" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="56" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="58" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="433"><net_src comp="413" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="60" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="18" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="452"><net_src comp="62" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="64" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="448" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="66" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="466"><net_src comp="68" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="454" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="467" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="448" pin="2"/><net_sink comp="471" pin=2"/></net>

<net id="482"><net_src comp="471" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="479" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="479" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="434" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="487" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="441" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="483" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="70" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="491" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="56" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="503" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="72" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="497" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="56" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="74" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="530"><net_src comp="454" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="511" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="515" pin="4"/><net_sink comp="525" pin=2"/></net>

<net id="539"><net_src comp="220" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="544"><net_src comp="220" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="220" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="82" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="220" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="88" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="563"><net_src comp="90" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="220" pin="4"/><net_sink comp="557" pin=1"/></net>

<net id="565"><net_src comp="92" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="566"><net_src comp="94" pin="0"/><net_sink comp="557" pin=3"/></net>

<net id="570"><net_src comp="557" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="541" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="567" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="96" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="571" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="588"><net_src comp="98" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="577" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="100" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="595"><net_src comp="571" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="102" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="602"><net_src comp="583" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="591" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="577" pin="2"/><net_sink comp="597" pin=2"/></net>

<net id="609"><net_src comp="208" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="76" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="196" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="76" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="106" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="108" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="110" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="182" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="112" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="641"><net_src comp="635" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="192" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="638" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="192" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="638" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="648" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="660"><net_src comp="642" pin="2"/><net_sink comp="654" pin=2"/></net>

<net id="665"><net_src comp="76" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="654" pin="3"/><net_sink comp="661" pin=1"/></net>

<net id="672"><net_src comp="627" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="661" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="654" pin="3"/><net_sink comp="667" pin=2"/></net>

<net id="679"><net_src comp="204" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="667" pin="3"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="204" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="638" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="204" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="638" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="698"><net_src comp="687" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="699"><net_src comp="681" pin="2"/><net_sink comp="693" pin=2"/></net>

<net id="704"><net_src comp="76" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="693" pin="3"/><net_sink comp="700" pin=1"/></net>

<net id="711"><net_src comp="627" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="700" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="693" pin="3"/><net_sink comp="706" pin=2"/></net>

<net id="718"><net_src comp="192" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="706" pin="3"/><net_sink comp="714" pin=1"/></net>

<net id="726"><net_src comp="124" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="177" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="728"><net_src comp="126" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="729"><net_src comp="128" pin="0"/><net_sink comp="720" pin=3"/></net>

<net id="733"><net_src comp="720" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="132" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="730" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="745"><net_src comp="627" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="730" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="734" pin="2"/><net_sink comp="740" pin=2"/></net>

<net id="751"><net_src comp="182" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="748" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="740" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="752" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="756" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="769"><net_src comp="204" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="774"><net_src comp="192" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="781"><net_src comp="134" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="136" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="787"><net_src comp="138" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="793"><net_src comp="776" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="106" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="783" pin="2"/><net_sink comp="788" pin=2"/></net>

<net id="800"><net_src comp="138" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="805"><net_src comp="140" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="812"><net_src comp="142" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="144" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="814"><net_src comp="146" pin="0"/><net_sink comp="806" pin=3"/></net>

<net id="818"><net_src comp="806" pin="4"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="827"><net_src comp="142" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="144" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="829"><net_src comp="146" pin="0"/><net_sink comp="821" pin=3"/></net>

<net id="833"><net_src comp="821" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="839"><net_src comp="261" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="846"><net_src comp="10" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="836" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="848"><net_src comp="12" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="849"><net_src comp="14" pin="0"/><net_sink comp="840" pin=3"/></net>

<net id="854"><net_src comp="148" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="840" pin="4"/><net_sink comp="850" pin=1"/></net>

<net id="863"><net_src comp="150" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="864"><net_src comp="836" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="865"><net_src comp="850" pin="2"/><net_sink comp="856" pin=2"/></net>

<net id="866"><net_src comp="12" pin="0"/><net_sink comp="856" pin=3"/></net>

<net id="867"><net_src comp="14" pin="0"/><net_sink comp="856" pin=4"/></net>

<net id="871"><net_src comp="264" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="878"><net_src comp="10" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="868" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="880"><net_src comp="12" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="881"><net_src comp="14" pin="0"/><net_sink comp="872" pin=3"/></net>

<net id="886"><net_src comp="148" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="872" pin="4"/><net_sink comp="882" pin=1"/></net>

<net id="895"><net_src comp="150" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="896"><net_src comp="868" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="897"><net_src comp="882" pin="2"/><net_sink comp="888" pin=2"/></net>

<net id="898"><net_src comp="12" pin="0"/><net_sink comp="888" pin=3"/></net>

<net id="899"><net_src comp="14" pin="0"/><net_sink comp="888" pin=4"/></net>

<net id="908"><net_src comp="152" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="909"><net_src comp="900" pin="1"/><net_sink comp="903" pin=2"/></net>

<net id="910"><net_src comp="903" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="911"><net_src comp="903" pin="3"/><net_sink comp="253" pin=1"/></net>

<net id="920"><net_src comp="152" pin="0"/><net_sink comp="915" pin=1"/></net>

<net id="921"><net_src comp="912" pin="1"/><net_sink comp="915" pin=2"/></net>

<net id="922"><net_src comp="915" pin="3"/><net_sink comp="245" pin=1"/></net>

<net id="923"><net_src comp="915" pin="3"/><net_sink comp="257" pin=1"/></net>

<net id="929"><net_src comp="237" pin="2"/><net_sink comp="924" pin=2"/></net>

<net id="935"><net_src comp="241" pin="2"/><net_sink comp="930" pin=2"/></net>

<net id="939"><net_src comp="924" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="930" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="936" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="953"><net_src comp="154" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="954"><net_src comp="944" pin="1"/><net_sink comp="948" pin=2"/></net>

<net id="958"><net_src comp="948" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="962"><net_src comp="940" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="968"><net_src comp="154" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="144" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="970"><net_src comp="959" pin="1"/><net_sink comp="963" pin=2"/></net>

<net id="974"><net_src comp="963" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="980"><net_src comp="156" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="158" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="985"><net_src comp="975" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="991"><net_src comp="955" pin="1"/><net_sink comp="986" pin=2"/></net>

<net id="997"><net_src comp="160" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="998"><net_src comp="971" pin="1"/><net_sink comp="992" pin=2"/></net>

<net id="1004"><net_src comp="982" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1005"><net_src comp="992" pin="3"/><net_sink comp="999" pin=2"/></net>

<net id="1015"><net_src comp="162" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="1006" pin="3"/><net_sink comp="1011" pin=1"/></net>

<net id="1021"><net_src comp="1011" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1025"><net_src comp="164" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1031"><net_src comp="274" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="1036"><net_src comp="282" pin="4"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1038"><net_src comp="1033" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1042"><net_src comp="292" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="975" pin=2"/></net>

<net id="1047"><net_src comp="318" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1052"><net_src comp="366" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="1057"><net_src comp="383" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="1062"><net_src comp="388" pin="4"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="1067"><net_src comp="399" pin="4"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1072"><net_src comp="420" pin="4"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1074"><net_src comp="1069" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="1078"><net_src comp="430" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="1083"><net_src comp="525" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1086"><net_src comp="1080" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1087"><net_src comp="1080" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1091"><net_src comp="533" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1099"><net_src comp="551" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="1104"><net_src comp="583" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1106"><net_src comp="1101" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1110"><net_src comp="597" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="1115"><net_src comp="170" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="1120"><net_src comp="605" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1125"><net_src comp="611" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1130"><net_src comp="617" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1132"><net_src comp="1127" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1136"><net_src comp="622" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1138"><net_src comp="1133" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1142"><net_src comp="675" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="1147"><net_src comp="714" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="1152"><net_src comp="760" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="1157"><net_src comp="766" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="1162"><net_src comp="771" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1167"><net_src comp="788" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="806" pin=2"/></net>

<net id="1172"><net_src comp="796" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="821" pin=2"/></net>

<net id="1177"><net_src comp="801" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1183"><net_src comp="815" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="1189"><net_src comp="830" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="1195"><net_src comp="856" pin="5"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1200"><net_src comp="888" pin="5"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1205"><net_src comp="237" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1207"><net_src comp="1202" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1211"><net_src comp="241" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1213"><net_src comp="1208" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1217"><net_src comp="903" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="1219"><net_src comp="1214" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="1220"><net_src comp="1214" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1224"><net_src comp="915" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1226"><net_src comp="1221" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="1227"><net_src comp="1221" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="1231"><net_src comp="245" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1236"><net_src comp="249" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="1241"><net_src comp="253" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="1246"><net_src comp="257" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="1251"><net_src comp="986" pin="3"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="1006" pin=2"/></net>

<net id="1256"><net_src comp="999" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="1017" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sinh_cosh_range_redu : t_in | {1 }
	Port: sinh_cosh_range_redu : hls_cordic_hyperb_t | {9 10 }
  - Chain level:
	State 1
		p_Result_25 : 1
		loc_V : 1
		loc_V_1 : 1
		tmp_i : 2
		p_Result_s : 3
		tmp_i_i_cast : 2
		tmp_i_i : 3
		tmp_27_i : 4
		tmp_28_i : 4
		tmp_29_i : 3
		p_tmp_29_i_cast : 5
		tmp : 5
		left_shift : 5
		left_shift_cast : 6
		tmp_30_i : 7
		p_Val2_30 : 8
		p_Val2_8 : 9
	State 2
		ret_V : 1
		tmp_32_i : 2
		tmp_33_i : 3
		p_Val2_31 : 1
		p_Val2_s : 2
	State 3
		ssdm_int_V_write_ass : 1
	State 4
	State 5
	State 6
	State 7
		tmp_7 : 1
		p_Val2_9 : 2
		loc_V_2 : 3
		loc_V_3 : 3
	State 8
		tmp_i_i_i : 1
		sh_assign_2 : 1
		isNeg : 2
		tmp_i_i_i_cast : 1
		sh_assign_3 : 3
		sh_assign_3_cast : 4
		tmp_43_i_i_i : 5
		tmp_43_i_i_i_cast : 5
		tmp_44_i_i_i : 6
		tmp_45_i_i_i : 6
		tmp_28 : 7
		tmp_10 : 8
		tmp_12 : 7
		result_V : 9
	State 9
		k1_0_i_cast1 : 1
		k1_0_i_cast : 1
		exitcond_i : 1
		k1 : 1
		StgValue_91 : 2
		p_lshr_f_cast : 1
		tmp_cast : 2
		tmp_8 : 3
		k : 4
		isNeg_1 : 5
		tmp_s : 4
		sh_assign_1 : 6
		hls_cordic_hyperb_t : 2
		p_Val2_27 : 3
		tmp_6 : 1
		tmp_11 : 1
	State 10
		tmp_1 : 1
		tmp_4 : 2
		tmp_3 : 2
		y_s_V : 3
		p_Val2_i : 4
		p_Val2_4 : 5
		tx_V : 6
		rend : 1
		tmp_9 : 2
		tmp_5 : 2
		x_s_V : 3
		p_Val2_i4 : 4
		p_Val2_6 : 5
		ty_V : 6
		rend3 : 1
		tmp_23 : 1
		p_4_cast : 2
		p_Val2_i1 : 3
		p_Val2_28 : 4
		tmp_i_36 : 1
		tmp_37_i : 5
		r_V : 6
		rend11 : 1
	State 11
		dp_1 : 1
		dp_3 : 1
		two_p_plus_s_exp_V : 1
	State 12
		two_p_plus_k : 1
		two_p_minus_k : 1
		sinhkln2 : 2
		coshkln2 : 2
	State 13
	State 14
	State 15
	State 16
		res_V_3 : 1
		exp_V : 2
		exp_V_4 : 3
		p_Result_31 : 4
		res_V_4 : 1
		exp_V_2 : 2
		exp_V_5 : 3
		p_Result_32 : 4
	State 17
		x : 1
		y : 1
		tmp_15 : 2
		tmp_16 : 2
		tmp_18 : 2
		tmp_19 : 2
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		s_out_tmp : 1
		c_out_tmp : 1
		p_Val2_20 : 2
		p_Val2_21 : 2
		tmp_30 : 3
		p_Result_35 : 4
		ret_i_i : 5
		tmp_31 : 3
		p_Result_36 : 4
		ret_i_i1 : 5
		ret_i_i2 : 1
		t_in_tmp_s : 6
		p_tmp_s : 6
		c_out_write_assign : 7
	State 26
		mrv : 1
		mrv_1 : 2
		StgValue_228 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   |  grp_big_mult_v3small_fu_227  |    5    |  10.997 |   828   |   1834  |
|          | grp_big_mult_v3small_1_fu_232 |    4    |  10.997 |   800   |   1721  |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           grp_fu_245          |    3    |    0    |   143   |   321   |
|   fmul   |           grp_fu_249          |    3    |    0    |   143   |   321   |
|          |           grp_fu_253          |    3    |    0    |   143   |   321   |
|          |           grp_fu_257          |    3    |    0    |   143   |   321   |
|----------|-------------------------------|---------|---------|---------|---------|
|  sitofp  |           grp_fu_261          |    0    |    0    |   340   |   554   |
|          |           grp_fu_264          |    0    |    0    |   340   |   554   |
|----------|-------------------------------|---------|---------|---------|---------|
|   fadd   |           grp_fu_237          |    2    |    0    |   205   |   390   |
|          |           grp_fu_241          |    2    |    0    |   205   |   390   |
|----------|-------------------------------|---------|---------|---------|---------|
|  sitodp  |           grp_fu_267          |    0    |    0    |   412   |   645   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |     p_tmp_29_i_cast_fu_336    |    0    |    0    |    0    |    6    |
|          |       left_shift_fu_350       |    0    |    0    |    0    |    9    |
|          |        p_Val2_9_fu_413        |    0    |    0    |    0    |    64   |
|          |       sh_assign_3_fu_471      |    0    |    0    |    0    |    12   |
|          |        result_V_fu_525        |    0    |    0    |    0    |    8    |
|          |       sh_assign_1_fu_597      |    0    |    0    |    0    |    7    |
|          |          y_s_V_fu_654         |    0    |    0    |    0    |    34   |
|          |        p_Val2_4_fu_667        |    0    |    0    |    0    |    34   |
|          |          x_s_V_fu_693         |    0    |    0    |    0    |    34   |
|  select  |        p_Val2_6_fu_706        |    0    |    0    |    0    |    34   |
|          |        p_Val2_28_fu_740       |    0    |    0    |    0    |    33   |
|          |   two_p_plus_s_exp_V_fu_788   |    0    |    0    |    0    |    8    |
|          |            x_fu_903           |    0    |    0    |    0    |    32   |
|          |            y_fu_915           |    0    |    0    |    0    |    32   |
|          |        s_out_tmp_fu_924       |    0    |    0    |    0    |    32   |
|          |        c_out_tmp_fu_930       |    0    |    0    |    0    |    32   |
|          |       t_in_tmp_s_fu_986       |    0    |    0    |    0    |    32   |
|          |         p_tmp_s_fu_992        |    0    |    0    |    0    |    32   |
|          |   c_out_write_assign_fu_999   |    0    |    0    |    0    |    32   |
|          |   s_out_write_assign_fu_1006  |    0    |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        p_Val2_30_fu_366       |    0    |    0    |    0    |    88   |
|    shl   |      tmp_45_i_i_i_fu_497      |    0    |    0    |    0    |   157   |
|          |          tmp_3_fu_648         |    0    |    0    |    0    |    95   |
|          |          tmp_5_fu_687         |    0    |    0    |    0    |    95   |
|----------|-------------------------------|---------|---------|---------|---------|
|   ashr   |          tmp_4_fu_642         |    0    |    0    |    0    |    95   |
|          |          tmp_9_fu_681         |    0    |    0    |    0    |    95   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |         tmp_i_i_fu_312        |    0    |    0    |    0    |    8    |
|          |        tmp_29_i_fu_330        |    0    |    0    |    0    |    8    |
|          |       sh_assign_2_fu_448      |    0    |    0    |    0    |    11   |
|          |           k1_fu_551           |    0    |    0    |    0    |    6    |
|          |            k_fu_577           |    0    |    0    |    0    |    7    |
|    add   |          tx_V_fu_675          |    0    |    0    |    0    |    34   |
|          |          ty_V_fu_714          |    0    |    0    |    0    |    34   |
|          |           r_V_fu_760          |    0    |    0    |    0    |    34   |
|          |         tmp_13_fu_783         |    0    |    0    |    0    |    8    |
|          |         exp_V_4_fu_850        |    0    |    0    |    0    |    8    |
|          |         exp_V_5_fu_882        |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|
|   lshr   |      tmp_44_i_i_i_fu_491      |    0    |    0    |    0    |   157   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |      tmp_i_i_i_35_fu_462      |    0    |    0    |    0    |    11   |
|          |          tmp_8_fu_571         |    0    |    0    |    0    |    6    |
|    sub   |        p_Val2_i_fu_661        |    0    |    0    |    0    |    34   |
|          |        p_Val2_i4_fu_700       |    0    |    0    |    0    |    34   |
|          |        p_Val2_i1_fu_734       |    0    |    0    |    0    |    32   |
|          |   two_p_minus_s_exp_V_fu_796  |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        tmp_27_i_fu_318        |    0    |    0    |    0    |    3    |
|          |        tmp_28_i_fu_324        |    0    |    0    |    0    |    3    |
|          |       exitcond_i_fu_545       |    0    |    0    |    0    |    3    |
|   icmp   |          tmp_6_fu_605         |    0    |    0    |    0    |    12   |
|          |         tmp_11_fu_611         |    0    |    0    |    0    |    12   |
|          |         tmp_21_fu_617         |    0    |    0    |    0    |    3    |
|          |         tmp_22_fu_622         |    0    |    0    |    0    |    3    |
|          |         tmp_14_fu_801         |    0    |    0    |    0    |    3    |
|----------|-------------------------------|---------|---------|---------|---------|
|    xor   |          tmp_s_fu_591         |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|
|    or    |           tmp_fu_344          |    0    |    0    |    0    |    1    |
|----------|-------------------------------|---------|---------|---------|---------|
|   read   |     t_in_read_read_fu_164     |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       p_Result_25_fu_274      |    0    |    0    |    0    |    0    |
|          |          isNeg_fu_454         |    0    |    0    |    0    |    0    |
| bitselect|         tmp_28_fu_503         |    0    |    0    |    0    |    0    |
|          |         isNeg_1_fu_583        |    0    |    0    |    0    |    0    |
|          |           d_V_fu_627          |    0    |    0    |    0    |    0    |
|          |         tmp_29_fu_776         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          loc_V_fu_282         |    0    |    0    |    0    |    0    |
|          |          ret_V_fu_373         |    0    |    0    |    0    |    0    |
|          |        p_Val2_31_fu_388       |    0    |    0    |    0    |    0    |
|          |  ssdm_int_V_write_ass_fu_399  |    0    |    0    |    0    |    0    |
|partselect|         loc_V_2_fu_420        |    0    |    0    |    0    |    0    |
|          |         tmp_12_fu_515         |    0    |    0    |    0    |    0    |
|          |      p_lshr_f_cast_fu_557     |    0    |    0    |    0    |    0    |
|          |         tmp_23_fu_720         |    0    |    0    |    0    |    0    |
|          |          exp_V_fu_840         |    0    |    0    |    0    |    0    |
|          |         exp_V_2_fu_872        |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |         loc_V_1_fu_292        |    0    |    0    |    0    |    0    |
|          |         loc_V_3_fu_430        |    0    |    0    |    0    |    0    |
|   trunc  |         tmp_34_fu_748         |    0    |    0    |    0    |    0    |
|          |         tmp_30_fu_944         |    0    |    0    |    0    |    0    |
|          |         tmp_31_fu_959         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          tmp_i_fu_296         |    0    |    0    |    0    |    0    |
|          |       p_Result_30_fu_434      |    0    |    0    |    0    |    0    |
|          |       p_Result_33_fu_806      |    0    |    0    |    0    |    0    |
|bitconcatenate|       p_Result_34_fu_821      |    0    |    0    |    0    |    0    |
|          |       p_Result_35_fu_948      |    0    |    0    |    0    |    0    |
|          |       p_Result_36_fu_963      |    0    |    0    |    0    |    0    |
|          |       p_Result_37_fu_975      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       p_Result_s_fu_304       |    0    |    0    |    0    |    0    |
|          |      tmp_i_i_cast_fu_308      |    0    |    0    |    0    |    0    |
|          |        tmp_30_i_fu_362        |    0    |    0    |    0    |    0    |
|          |        tmp_32_i_fu_383        |    0    |    0    |    0    |    0    |
|          |        tmp_i_i_i_fu_441       |    0    |    0    |    0    |    0    |
|          |    tmp_i_i_i_i_cast2_fu_445   |    0    |    0    |    0    |    0    |
|          |      tmp_43_i_i_i_fu_483      |    0    |    0    |    0    |    0    |
|   zext   |    tmp_43_i_i_i_cast_fu_487   |    0    |    0    |    0    |    0    |
|          |         tmp_10_fu_511         |    0    |    0    |    0    |    0    |
|          |          tmp_2_fu_533         |    0    |    0    |    0    |    0    |
|          |      k1_0_i_cast1_fu_536      |    0    |    0    |    0    |    0    |
|          |       k1_0_i_cast_fu_541      |    0    |    0    |    0    |    0    |
|          |        tmp_cast_fu_567        |    0    |    0    |    0    |    0    |
|          |          tmp_1_fu_638         |    0    |    0    |    0    |    0    |
|          |        p_4_cast_fu_730        |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |     left_shift_cast_fu_358    |    0    |    0    |    0    |    0    |
|          |     tmp_i_i_i_cast_fu_467     |    0    |    0    |    0    |    0    |
|          |    sh_assign_3_cast_fu_479    |    0    |    0    |    0    |    0    |
|   sext   |    sh_assign_1_cast_fu_635    |    0    |    0    |    0    |    0    |
|          |        tmp_i_36_fu_752        |    0    |    0    |    0    |    0    |
|          |        tmp_37_i_fu_756        |    0    |    0    |    0    |    0    |
|          |          dp_s_fu_766          |    0    |    0    |    0    |    0    |
|          |          dp_4_fu_771          |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|  partset |       p_Result_31_fu_856      |    0    |    0    |    0    |    0    |
|          |       p_Result_32_fu_888      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|insertvalue|          mrv_fu_1011          |    0    |    0    |    0    |    0    |
|          |         mrv_1_fu_1017         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    25   |  21.994 |   3702  |   9035  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| c_out_write_assign_reg_1253 |   32   |
|      coshkln2_reg_1208      |   32   |
|        dp_4_reg_1159        |   64   |
|        dp_s_reg_1154        |   64   |
| hls_cordic_hyperb_t_reg_1112|    8   |
|       isNeg_1_reg_1101      |    1   |
|        k1_0_i_reg_216       |    6   |
|         k1_reg_1096         |    6   |
|       loc_V_1_reg_1039      |   23   |
|       loc_V_2_reg_1069      |   11   |
|       loc_V_3_reg_1075      |   52   |
|        loc_V_reg_1033       |    8   |
|       p_022_in_reg_182      |   35   |
|     p_Result_25_reg_1028    |    1   |
|     p_Result_31_reg_1192    |   32   |
|     p_Result_32_reg_1197    |   32   |
|       p_Val2_1_reg_204      |   34   |
|      p_Val2_26_reg_192      |   34   |
|      p_Val2_30_reg_1049     |   42   |
|      p_Val2_31_reg_1059     |   35   |
|         r_V_reg_1149        |   35   |
|      result_V_reg_1080      |    8   |
|     sh_assign_1_reg_1107    |    7   |
|      sinhkln2_reg_1202      |   32   |
|ssdm_int_V_write_ass_reg_1064|   32   |
|      t_in_read_reg_1022     |   32   |
|     t_in_tmp_s_reg_1248     |   32   |
|       tmp_11_reg_1122       |    1   |
|       tmp_14_reg_1174       |    1   |
|       tmp_15_reg_1228       |   32   |
|       tmp_16_reg_1233       |   32   |
|       tmp_18_reg_1238       |   32   |
|       tmp_19_reg_1243       |   32   |
|       tmp_21_reg_1127       |    1   |
|       tmp_22_reg_1133       |    1   |
|      tmp_27_i_reg_1044      |    1   |
|        tmp_2_reg_1088       |   35   |
|      tmp_32_i_reg_1054      |   32   |
|        tmp_6_reg_1117       |    1   |
|    two_p_minus_k_reg_1186   |   32   |
| two_p_minus_s_exp_V_reg_1169|    8   |
|    two_p_plus_k_reg_1180    |   32   |
| two_p_plus_s_exp_V_reg_1164 |    8   |
|        tx_V_reg_1139        |   34   |
|        ty_V_reg_1144        |   34   |
|          x_reg_1214         |   32   |
|          y_reg_1221         |   32   |
+-----------------------------+--------+
|            Total            |  1143  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_177       |  p0  |   2  |   8  |   16   ||    8    |
|       p_Val2_26_reg_192       |  p0  |   2  |  34  |   68   ||    34   |
|        p_Val2_1_reg_204       |  p0  |   2  |  34  |   68   ||    34   |
|  grp_big_mult_v3small_fu_227  |  p1  |   2  |  42  |   84   ||    42   |
| grp_big_mult_v3small_1_fu_232 |  p1  |   2  |  35  |   70   ||    35   |
|           grp_fu_237          |  p0  |   3  |  32  |   96   ||    32   |
|           grp_fu_237          |  p1  |   3  |  32  |   96   ||    32   |
|           grp_fu_241          |  p0  |   3  |  32  |   96   ||    32   |
|           grp_fu_241          |  p1  |   3  |  32  |   96   ||    32   |
|           grp_fu_245          |  p1  |   2  |  32  |   64   ||    32   |
|           grp_fu_249          |  p1  |   2  |  32  |   64   ||    32   |
|           grp_fu_253          |  p1  |   2  |  32  |   64   ||    32   |
|           grp_fu_257          |  p1  |   2  |  32  |   64   ||    32   |
|           grp_fu_261          |  p0  |   2  |  34  |   68   ||    34   |
|           grp_fu_264          |  p0  |   2  |  34  |   68   ||    34   |
|           grp_fu_267          |  p0  |   2  |   8  |   16   ||    8    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |  1098  ||  25.136 ||   485   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   25   |   21   |  3702  |  9035  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   485  |
|  Register |    -   |    -   |  1143  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   25   |   47   |  4845  |  9520  |
+-----------+--------+--------+--------+--------+
