#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000119b2af87b0 .scope module, "CPU" "CPU" 2 1;
 .timescale 0 0;
v00000119b2b44340_0 .net "CONTROL_BRANCH", 0 0, v00000119b2c42600_0;  1 drivers
v00000119b2b443e0_0 .net "CONTROL_MEM_READ", 0 0, v00000119b2c436e0_0;  1 drivers
v00000119b2b45380_0 .net "CONTROL_MEM_WRITE", 0 0, v00000119b2c43a00_0;  1 drivers
v00000119b2b44520_0 .net "CONTROL_REG_WRITE", 0 0, v00000119b2c43c80_0;  1 drivers
v00000119b2b445c0_0 .var "Clk", 0 0;
v00000119b2b44e80_0 .net "PC", 31 0, v00000119b2c43aa0_0;  1 drivers
v00000119b2b447a0_0 .net "aluOutput", 31 0, v00000119b2b15b00_0;  1 drivers
v00000119b2b45240_0 .net "instruction", 31 0, v00000119b2b44a20_0;  1 drivers
v00000119b2b44700_0 .net "ramOutput", 31 0, v00000119b2b43f80_0;  1 drivers
v00000119b2b45920_0 .net "readReg1", 4 0, v00000119b2c42560_0;  1 drivers
v00000119b2b45100_0 .net "readReg2", 4 0, v00000119b2c42e20_0;  1 drivers
v00000119b2b44840_0 .net "regData1", 31 0, v00000119b2b44020_0;  1 drivers
v00000119b2b45ba0_0 .net "regData2", 31 0, v00000119b2b44660_0;  1 drivers
v00000119b2b451a0_0 .net "writeReg", 4 0, v00000119b2c42ec0_0;  1 drivers
v00000119b2b452e0_0 .net "writeRegData", 31 0, v00000119b2c43320_0;  1 drivers
S_00000119b2af8940 .scope module, "core" "Core" 2 24, 3 1 0, S_00000119b2af87b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "regData1";
    .port_info 3 /INPUT 32 "regData2";
    .port_info 4 /INPUT 32 "ramOutput";
    .port_info 5 /OUTPUT 1 "CONTROL_REG_WRITE";
    .port_info 6 /OUTPUT 1 "CONTROL_MEM_READ";
    .port_info 7 /OUTPUT 1 "CONTROL_MEM_WRITE";
    .port_info 8 /OUTPUT 1 "CONTROL_BRANCH";
    .port_info 9 /OUTPUT 5 "readReg1";
    .port_info 10 /OUTPUT 5 "readReg2";
    .port_info 11 /OUTPUT 5 "writeReg";
    .port_info 12 /OUTPUT 32 "aluOutput";
    .port_info 13 /OUTPUT 32 "writeRegData";
    .port_info 14 /OUTPUT 32 "PC";
v00000119b2c42ce0_0 .net "CONTROL_ALU_BITS", 5 0, v00000119b2b14d40_0;  1 drivers
v00000119b2c43280_0 .var "CONTROL_ALU_SRC", 0 0;
v00000119b2c42600_0 .var "CONTROL_BRANCH", 0 0;
v00000119b2c43820_0 .net "CONTROL_BRANCH_SELECT", 0 0, L_00000119b2af9600;  1 drivers
v00000119b2c438c0_0 .var "CONTROL_JUMP", 0 0;
v00000119b2c43000_0 .var "CONTROL_JUMP_REGISTER", 0 0;
v00000119b2c42920_0 .var "CONTROL_LINK", 0 0;
v00000119b2c436e0_0 .var "CONTROL_MEM_READ", 0 0;
v00000119b2c430a0_0 .var "CONTROL_MEM_TO_REG", 0 0;
v00000119b2c43a00_0 .var "CONTROL_MEM_WRITE", 0 0;
v00000119b2c42060_0 .var "CONTROL_REG_DST", 0 0;
v00000119b2c43c80_0 .var "CONTROL_REG_WRITE", 0 0;
v00000119b2c43960_0 .net "Clk", 0 0, v00000119b2b445c0_0;  1 drivers
v00000119b2c43aa0_0 .var "PC", 31 0;
v00000119b2c43140_0 .net "afterBranchPc", 31 0, v00000119b2b14de0_0;  1 drivers
v00000119b2c43b40_0 .net "afterJumpPc", 31 0, v00000119b2b15920_0;  1 drivers
v00000119b2c43d20_0 .net "afterMemOutput", 31 0, v00000119b2c43780_0;  1 drivers
v00000119b2c42b00_0 .net "aluInput1", 31 0, v00000119b2b14520_0;  1 drivers
v00000119b2c42d80_0 .net "aluInput2", 31 0, v00000119b2b15d80_0;  1 drivers
v00000119b2c42100_0 .net "aluOutput", 31 0, v00000119b2b15b00_0;  alias, 1 drivers
v00000119b2c431e0_0 .net "aluZero", 0 0, v00000119b2b140c0_0;  1 drivers
v00000119b2c421a0_0 .net "branchPc", 31 0, v00000119b2b14e80_0;  1 drivers
v00000119b2c435a0_0 .var "d", 4 0;
v00000119b2c42740_0 .var "funct", 5 0;
v00000119b2c42240_0 .var "immediate", 15 0;
v00000119b2c422e0_0 .net "instruction", 31 0, v00000119b2b44a20_0;  alias, 1 drivers
v00000119b2c42380_0 .net "jumpPc", 31 0, v00000119b2b14f20_0;  1 drivers
v00000119b2c43640_0 .net "nextPc", 31 0, v00000119b2b154c0_0;  1 drivers
v00000119b2c42420_0 .var "opcode", 5 0;
v00000119b2c42f60_0 .net "pcPlus4", 31 0, L_00000119b2b44d40;  1 drivers
v00000119b2c424c0_0 .net "ramOutput", 31 0, v00000119b2b43f80_0;  alias, 1 drivers
v00000119b2c42560_0 .var "readReg1", 4 0;
v00000119b2c42e20_0 .var "readReg2", 4 0;
v00000119b2c42880_0 .net "regData1", 31 0, v00000119b2b44020_0;  alias, 1 drivers
v00000119b2c429c0_0 .net "regData2", 31 0, v00000119b2b44660_0;  alias, 1 drivers
v00000119b2b448e0_0 .var "shift", 4 0;
v00000119b2b44b60_0 .net "signExtendedImmediate", 31 0, v00000119b2b151a0_0;  1 drivers
v00000119b2b44c00_0 .var "t", 4 0;
v00000119b2b45ce0_0 .var "tempIns", 31 0;
v00000119b2b45880_0 .var "tempPc", 31 0;
v00000119b2b44160_0 .net "writeReg", 4 0, v00000119b2c42ec0_0;  alias, 1 drivers
v00000119b2b45c40_0 .net "writeRegData", 31 0, v00000119b2c43320_0;  alias, 1 drivers
E_00000119b2b1d880 .event posedge, v00000119b2c43960_0;
S_00000119b2aec8c0 .scope module, "alu" "ALU" 3 48, 4 1 0, S_00000119b2af8940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 6 "CONTROL_ALU_BITS";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
v00000119b2b14ca0_0 .net "CONTROL_ALU_BITS", 5 0, v00000119b2b14d40_0;  alias, 1 drivers
v00000119b2b15560_0 .net/s "in1", 31 0, v00000119b2b14520_0;  alias, 1 drivers
v00000119b2b148e0_0 .net/s "in2", 31 0, v00000119b2b15d80_0;  alias, 1 drivers
v00000119b2b15b00_0 .var "out", 31 0;
v00000119b2b14480_0 .var "unsigned_in1", 31 0;
v00000119b2b14a20_0 .var "unsigned_in2", 31 0;
v00000119b2b140c0_0 .var "zero", 0 0;
E_00000119b2b1ab80 .event anyedge, v00000119b2b14ca0_0, v00000119b2b148e0_0, v00000119b2b15560_0;
S_00000119b2aeca50 .scope module, "alu1Mux" "Mux32" 3 42, 5 13 0, S_00000119b2af8940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000119b2b15ec0_0 .net "in1", 31 0, v00000119b2b44020_0;  alias, 1 drivers
L_00000119b2c44028 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000119b2b15240_0 .net "in2", 31 0, L_00000119b2c44028;  1 drivers
v00000119b2b14520_0 .var "out", 31 0;
L_00000119b2c44070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000119b2b14ac0_0 .net "sel", 0 0, L_00000119b2c44070;  1 drivers
E_00000119b2b1a640 .event anyedge, v00000119b2b14ac0_0, v00000119b2b15240_0, v00000119b2b15ec0_0;
S_00000119b2aecbe0 .scope module, "alu2Mux" "Mux32" 3 43, 5 13 0, S_00000119b2af8940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000119b2b145c0_0 .net "in1", 31 0, v00000119b2b44660_0;  alias, 1 drivers
v00000119b2b15420_0 .net "in2", 31 0, v00000119b2b151a0_0;  alias, 1 drivers
v00000119b2b15d80_0 .var "out", 31 0;
v00000119b2b14020_0 .net "sel", 0 0, v00000119b2c43280_0;  1 drivers
E_00000119b2b1a240 .event anyedge, v00000119b2b14020_0, v00000119b2b15420_0, v00000119b2b145c0_0;
S_00000119b2ae9f50 .scope module, "aluControl" "ALU_Control" 3 47, 6 2 0, S_00000119b2af8940;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 6 "CONTROL_ALU_BITS";
v00000119b2b14d40_0 .var "CONTROL_ALU_BITS", 5 0;
v00000119b2b15600_0 .net "funct", 5 0, v00000119b2c42740_0;  1 drivers
v00000119b2b14160_0 .net "opcode", 5 0, v00000119b2c42420_0;  1 drivers
E_00000119b2b1a680 .event anyedge, v00000119b2b15600_0, v00000119b2b14160_0;
S_00000119b2aea0e0 .scope module, "branchAnd" "And" 3 56, 7 2 0, S_00000119b2af8940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_00000119b2af9600 .functor AND 1, v00000119b2b140c0_0, v00000119b2c42600_0, C4<1>, C4<1>;
v00000119b2b142a0_0 .net "a", 0 0, v00000119b2b140c0_0;  alias, 1 drivers
v00000119b2b14980_0 .net "b", 0 0, v00000119b2c42600_0;  alias, 1 drivers
v00000119b2b15060_0 .net "c", 0 0, L_00000119b2af9600;  alias, 1 drivers
S_00000119b2aea270 .scope module, "branchSelectPC" "Mux32" 3 57, 5 13 0, S_00000119b2af8940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000119b2b15a60_0 .net "in1", 31 0, L_00000119b2b44d40;  alias, 1 drivers
v00000119b2b14b60_0 .net "in2", 31 0, v00000119b2b14e80_0;  alias, 1 drivers
v00000119b2b14de0_0 .var "out", 31 0;
v00000119b2b143e0_0 .net "sel", 0 0, L_00000119b2af9600;  alias, 1 drivers
E_00000119b2b1a500 .event anyedge, v00000119b2b15060_0, v00000119b2b14b60_0, v00000119b2b15a60_0;
S_00000119b2ae8910 .scope module, "gettingBranchPc" "BranchPC" 3 54, 8 1 0, S_00000119b2af8940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pcPlus4";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /OUTPUT 32 "branchPc";
v00000119b2b14e80_0 .var "branchPc", 31 0;
v00000119b2b15740_0 .net "imm", 31 0, v00000119b2b151a0_0;  alias, 1 drivers
v00000119b2b15ba0_0 .net "pcPlus4", 31 0, L_00000119b2b44d40;  alias, 1 drivers
E_00000119b2b1abc0 .event anyedge, v00000119b2b15420_0, v00000119b2b15a60_0;
S_00000119b2ae8aa0 .scope module, "gettingJumpPc" "JumpPC" 3 53, 9 1 0, S_00000119b2af8940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "nextPc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /OUTPUT 32 "jumpPc";
v00000119b2b157e0_0 .net "inst", 31 0, v00000119b2b45ce0_0;  1 drivers
v00000119b2b14f20_0 .var "jumpPc", 31 0;
v00000119b2b14fc0_0 .net "nextPc", 31 0, L_00000119b2b44d40;  alias, 1 drivers
E_00000119b2b1a3c0 .event anyedge, v00000119b2b157e0_0, v00000119b2b15a60_0;
S_00000119b2ae8c30 .scope module, "immSignExtend" "SignExtend16" 3 45, 10 2 0, S_00000119b2af8940;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v00000119b2b15100_0 .net "in", 15 0, v00000119b2c42240_0;  1 drivers
v00000119b2b151a0_0 .var "out", 31 0;
E_00000119b2b1b100 .event anyedge, v00000119b2b15100_0;
S_00000119b2ae9a00 .scope module, "jumpRegisterSelectPC" "Mux32" 3 59, 5 13 0, S_00000119b2af8940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000119b2b152e0_0 .net "in1", 31 0, v00000119b2b15920_0;  alias, 1 drivers
v00000119b2b15380_0 .net "in2", 31 0, v00000119b2b15b00_0;  alias, 1 drivers
v00000119b2b154c0_0 .var "out", 31 0;
v00000119b2b156a0_0 .net "sel", 0 0, v00000119b2c43000_0;  1 drivers
E_00000119b2b1a300 .event anyedge, v00000119b2b156a0_0, v00000119b2b15b00_0, v00000119b2b152e0_0;
S_00000119b2ae9b90 .scope module, "jumpSelectPC" "Mux32" 3 58, 5 13 0, S_00000119b2af8940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000119b2b15880_0 .net "in1", 31 0, v00000119b2b14de0_0;  alias, 1 drivers
v00000119b2b15c40_0 .net "in2", 31 0, v00000119b2b14f20_0;  alias, 1 drivers
v00000119b2b15920_0 .var "out", 31 0;
v00000119b2b15ce0_0 .net "sel", 0 0, v00000119b2c438c0_0;  1 drivers
E_00000119b2b1aa40 .event anyedge, v00000119b2b15ce0_0, v00000119b2b14f20_0, v00000119b2b14de0_0;
S_00000119b2ae9d20 .scope module, "pcAdder" "Adder" 3 52, 11 1 0, S_00000119b2af8940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 32 "out";
v00000119b2c42a60_0 .net "in1", 31 0, v00000119b2b45880_0;  1 drivers
L_00000119b2c440b8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000119b2c43460_0 .net "in2", 31 0, L_00000119b2c440b8;  1 drivers
v00000119b2c43dc0_0 .net "out", 31 0, L_00000119b2b44d40;  alias, 1 drivers
L_00000119b2b44d40 .arith/sum 32, v00000119b2b45880_0, L_00000119b2c440b8;
S_00000119b2ae7430 .scope module, "writeLinkPCMux" "Mux32" 3 63, 5 13 0, S_00000119b2af8940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000119b2c42ba0_0 .net "in1", 31 0, v00000119b2c43780_0;  alias, 1 drivers
v00000119b2c42c40_0 .net "in2", 31 0, v00000119b2b154c0_0;  alias, 1 drivers
v00000119b2c43320_0 .var "out", 31 0;
v00000119b2c43e60_0 .net "sel", 0 0, v00000119b2c42920_0;  1 drivers
E_00000119b2b1acc0 .event anyedge, v00000119b2c43e60_0, v00000119b2b154c0_0, v00000119b2c42ba0_0;
S_00000119b2ae75c0 .scope module, "writeRegDataMux" "Mux32" 3 62, 5 13 0, S_00000119b2af8940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000119b2c43500_0 .net "in1", 31 0, v00000119b2b15b00_0;  alias, 1 drivers
v00000119b2c43f00_0 .net "in2", 31 0, v00000119b2b43f80_0;  alias, 1 drivers
v00000119b2c43780_0 .var "out", 31 0;
v00000119b2c426a0_0 .net "sel", 0 0, v00000119b2c430a0_0;  1 drivers
E_00000119b2b1a900 .event anyedge, v00000119b2c426a0_0, v00000119b2c43f00_0, v00000119b2b15b00_0;
S_00000119b2ae7750 .scope module, "writeRegMux" "Mux5" 3 40, 5 1 0, S_00000119b2af8940;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v00000119b2c433c0_0 .net "in1", 4 0, v00000119b2b44c00_0;  1 drivers
v00000119b2c427e0_0 .net "in2", 4 0, v00000119b2c435a0_0;  1 drivers
v00000119b2c42ec0_0 .var "out", 4 0;
v00000119b2c43be0_0 .net "sel", 0 0, v00000119b2c42060_0;  1 drivers
E_00000119b2b1a5c0 .event anyedge, v00000119b2c43be0_0, v00000119b2c427e0_0, v00000119b2c433c0_0;
S_00000119b2b46850 .scope module, "ram" "RAM" 2 20, 12 1 0, S_00000119b2af87b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /INPUT 1 "CONTROL_MEM_READ";
    .port_info 3 /INPUT 1 "CONTROL_MEM_WRITE";
    .port_info 4 /OUTPUT 32 "out";
v00000119b2b44480_0 .net "CONTROL_MEM_READ", 0 0, v00000119b2c436e0_0;  alias, 1 drivers
v00000119b2b45d80_0 .net "CONTROL_MEM_WRITE", 0 0, v00000119b2c43a00_0;  alias, 1 drivers
v00000119b2b44ac0_0 .net "address", 31 0, v00000119b2b15b00_0;  alias, 1 drivers
v00000119b2b43ee0_0 .net "in", 31 0, v00000119b2b44660_0;  alias, 1 drivers
v00000119b2b44f20 .array "memory", 0 31, 31 0;
v00000119b2b43f80_0 .var "out", 31 0;
E_00000119b2b1a780 .event anyedge, v00000119b2c43a00_0, v00000119b2c436e0_0, v00000119b2b145c0_0, v00000119b2b15b00_0;
S_00000119b2b45ef0 .scope module, "register" "RegisterFile" 2 22, 13 2 0, S_00000119b2af87b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "readReg1";
    .port_info 1 /INPUT 5 "readReg2";
    .port_info 2 /INPUT 5 "writeReg";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /INPUT 1 "CONTROL_REG_WRITE";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
v00000119b2b45420_0 .net "CONTROL_REG_WRITE", 0 0, v00000119b2c43c80_0;  alias, 1 drivers
v00000119b2b44fc0 .array "memory", 0 31, 31 0;
v00000119b2b44020_0 .var "readData1", 31 0;
v00000119b2b44660_0 .var "readData2", 31 0;
v00000119b2b44ca0_0 .net "readReg1", 4 0, v00000119b2c42560_0;  alias, 1 drivers
v00000119b2b459c0_0 .net "readReg2", 4 0, v00000119b2c42e20_0;  alias, 1 drivers
v00000119b2b44200_0 .net "writeData", 31 0, v00000119b2c43320_0;  alias, 1 drivers
v00000119b2b440c0_0 .net "writeReg", 4 0, v00000119b2c42ec0_0;  alias, 1 drivers
E_00000119b2b1a540/0 .event anyedge, v00000119b2c43c80_0, v00000119b2c43320_0, v00000119b2c42ec0_0, v00000119b2c42e20_0;
E_00000119b2b1a540/1 .event anyedge, v00000119b2c42560_0;
E_00000119b2b1a540 .event/or E_00000119b2b1a540/0, E_00000119b2b1a540/1;
S_00000119b2b469e0 .scope module, "rom" "ROM" 2 21, 14 2 0, S_00000119b2af87b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "instruction";
v00000119b2b45060_0 .net "PC", 31 0, v00000119b2c43aa0_0;  alias, 1 drivers
v00000119b2b44a20_0 .var "instruction", 31 0;
v00000119b2b442a0 .array "memory", 0 1000, 7 0;
E_00000119b2b1aa80 .event anyedge, v00000119b2c43aa0_0;
    .scope S_00000119b2b46850;
T_0 ;
    %wait E_00000119b2b1a780;
    %vpi_call 12 11 "$readmemb", "_ram.mem", v00000119b2b44f20, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %load/vec4 v00000119b2b45d80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v00000119b2b43ee0_0;
    %ix/getv 4, v00000119b2b44ac0_0;
    %store/vec4a v00000119b2b44f20, 4, 0;
T_0.0 ;
    %load/vec4 v00000119b2b44480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %ix/getv 4, v00000119b2b44ac0_0;
    %load/vec4a v00000119b2b44f20, 4;
    %store/vec4 v00000119b2b43f80_0, 0, 32;
T_0.2 ;
    %vpi_call 12 14 "$writememb", "_ram.mem", v00000119b2b44f20, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000119b2b469e0;
T_1 ;
    %wait E_00000119b2b1aa80;
    %vpi_call 14 21 "$readmemb", "_rom.mem", v00000119b2b442a0 {0 0 0};
    %load/vec4 v00000119b2b45060_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000119b2b442a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000119b2b44a20_0, 4, 8;
    %load/vec4 v00000119b2b45060_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000119b2b442a0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000119b2b44a20_0, 4, 8;
    %load/vec4 v00000119b2b45060_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000119b2b442a0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000119b2b44a20_0, 4, 8;
    %ix/getv 4, v00000119b2b45060_0;
    %load/vec4a v00000119b2b442a0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000119b2b44a20_0, 4, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000119b2b45ef0;
T_2 ;
    %wait E_00000119b2b1a540;
    %vpi_call 13 14 "$readmemb", "_registers.mem", v00000119b2b44fc0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %load/vec4 v00000119b2b44ca0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000119b2b44fc0, 4;
    %store/vec4 v00000119b2b44020_0, 0, 32;
    %load/vec4 v00000119b2b459c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000119b2b44fc0, 4;
    %store/vec4 v00000119b2b44660_0, 0, 32;
    %load/vec4 v00000119b2b45420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %delay 1, 0;
    %load/vec4 v00000119b2b44200_0;
    %load/vec4 v00000119b2b440c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000119b2b44fc0, 4, 0;
T_2.0 ;
    %vpi_call 13 18 "$writememb", "_registers.mem", v00000119b2b44fc0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000119b2ae7750;
T_3 ;
    %wait E_00000119b2b1a5c0;
    %load/vec4 v00000119b2c43be0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000119b2c433c0_0;
    %store/vec4 v00000119b2c42ec0_0, 0, 5;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000119b2c427e0_0;
    %store/vec4 v00000119b2c42ec0_0, 0, 5;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000119b2aeca50;
T_4 ;
    %wait E_00000119b2b1a640;
    %load/vec4 v00000119b2b14ac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v00000119b2b15ec0_0;
    %store/vec4 v00000119b2b14520_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000119b2b15240_0;
    %store/vec4 v00000119b2b14520_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000119b2aecbe0;
T_5 ;
    %wait E_00000119b2b1a240;
    %load/vec4 v00000119b2b14020_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000119b2b145c0_0;
    %store/vec4 v00000119b2b15d80_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000119b2b15420_0;
    %store/vec4 v00000119b2b15d80_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000119b2ae8c30;
T_6 ;
    %wait E_00000119b2b1b100;
    %load/vec4 v00000119b2b15100_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000119b2b151a0_0, 4, 16;
    %load/vec4 v00000119b2b15100_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %pad/u 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000119b2b151a0_0, 4, 16;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000119b2ae9f50;
T_7 ;
    %wait E_00000119b2b1a680;
    %load/vec4 v00000119b2b14160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v00000119b2b14d40_0, 0, 6;
    %jmp T_7.19;
T_7.0 ;
    %load/vec4 v00000119b2b15600_0;
    %store/vec4 v00000119b2b14d40_0, 0, 6;
    %jmp T_7.19;
T_7.1 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v00000119b2b14d40_0, 0, 6;
    %jmp T_7.19;
T_7.2 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v00000119b2b14d40_0, 0, 6;
    %jmp T_7.19;
T_7.3 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v00000119b2b14d40_0, 0, 6;
    %jmp T_7.19;
T_7.4 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v00000119b2b14d40_0, 0, 6;
    %jmp T_7.19;
T_7.5 ;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v00000119b2b14d40_0, 0, 6;
    %jmp T_7.19;
T_7.6 ;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v00000119b2b14d40_0, 0, 6;
    %jmp T_7.19;
T_7.7 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v00000119b2b14d40_0, 0, 6;
    %jmp T_7.19;
T_7.8 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v00000119b2b14d40_0, 0, 6;
    %jmp T_7.19;
T_7.9 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v00000119b2b14d40_0, 0, 6;
    %jmp T_7.19;
T_7.10 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v00000119b2b14d40_0, 0, 6;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v00000119b2b14d40_0, 0, 6;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 56, 0, 6;
    %store/vec4 v00000119b2b14d40_0, 0, 6;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 48, 0, 6;
    %store/vec4 v00000119b2b14d40_0, 0, 6;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 49, 0, 6;
    %store/vec4 v00000119b2b14d40_0, 0, 6;
    %jmp T_7.19;
T_7.15 ;
    %pushi/vec4 50, 0, 6;
    %store/vec4 v00000119b2b14d40_0, 0, 6;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 51, 0, 6;
    %store/vec4 v00000119b2b14d40_0, 0, 6;
    %jmp T_7.19;
T_7.17 ;
    %load/vec4 v00000119b2b15600_0;
    %store/vec4 v00000119b2b14d40_0, 0, 6;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000119b2aec8c0;
T_8 ;
    %wait E_00000119b2b1ab80;
    %load/vec4 v00000119b2b14ca0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %jmp T_8.22;
T_8.0 ;
    %load/vec4 v00000119b2b15560_0;
    %load/vec4 v00000119b2b148e0_0;
    %add;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.1 ;
    %load/vec4 v00000119b2b15560_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_8.23, 5;
    %load/vec4 v00000119b2b15560_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000119b2b14480_0, 0, 32;
    %jmp T_8.24;
T_8.23 ;
    %load/vec4 v00000119b2b15560_0;
    %store/vec4 v00000119b2b14480_0, 0, 32;
T_8.24 ;
    %load/vec4 v00000119b2b148e0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_8.25, 5;
    %load/vec4 v00000119b2b148e0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000119b2b14a20_0, 0, 32;
    %jmp T_8.26;
T_8.25 ;
    %load/vec4 v00000119b2b148e0_0;
    %store/vec4 v00000119b2b14a20_0, 0, 32;
T_8.26 ;
    %load/vec4 v00000119b2b15560_0;
    %load/vec4 v00000119b2b148e0_0;
    %add;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.2 ;
    %load/vec4 v00000119b2b15560_0;
    %load/vec4 v00000119b2b148e0_0;
    %and;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.3 ;
    %load/vec4 v00000119b2b15560_0;
    %load/vec4 v00000119b2b148e0_0;
    %or;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.4 ;
    %load/vec4 v00000119b2b15560_0;
    %load/vec4 v00000119b2b148e0_0;
    %xor;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.5 ;
    %load/vec4 v00000119b2b15560_0;
    %load/vec4 v00000119b2b148e0_0;
    %sub;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.6 ;
    %load/vec4 v00000119b2b15560_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_8.27, 5;
    %load/vec4 v00000119b2b15560_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000119b2b14480_0, 0, 32;
    %jmp T_8.28;
T_8.27 ;
    %load/vec4 v00000119b2b15560_0;
    %store/vec4 v00000119b2b14480_0, 0, 32;
T_8.28 ;
    %load/vec4 v00000119b2b148e0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_8.29, 5;
    %load/vec4 v00000119b2b148e0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000119b2b14a20_0, 0, 32;
    %jmp T_8.30;
T_8.29 ;
    %load/vec4 v00000119b2b148e0_0;
    %store/vec4 v00000119b2b14a20_0, 0, 32;
T_8.30 ;
    %load/vec4 v00000119b2b15560_0;
    %load/vec4 v00000119b2b148e0_0;
    %sub;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.7 ;
    %load/vec4 v00000119b2b15560_0;
    %load/vec4 v00000119b2b148e0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.8 ;
    %load/vec4 v00000119b2b15560_0;
    %load/vec4 v00000119b2b148e0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.9 ;
    %load/vec4 v00000119b2b15560_0;
    %load/vec4 v00000119b2b148e0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.10 ;
    %load/vec4 v00000119b2b15560_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_8.31, 5;
    %load/vec4 v00000119b2b15560_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000119b2b14480_0, 0, 32;
    %jmp T_8.32;
T_8.31 ;
    %load/vec4 v00000119b2b15560_0;
    %store/vec4 v00000119b2b14480_0, 0, 32;
T_8.32 ;
    %load/vec4 v00000119b2b15560_0;
    %load/vec4 v00000119b2b148e0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.11 ;
    %load/vec4 v00000119b2b15560_0;
    %load/vec4 v00000119b2b148e0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.12 ;
    %load/vec4 v00000119b2b15560_0;
    %load/vec4 v00000119b2b148e0_0;
    %cmp/s;
    %jmp/0xz  T_8.33, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %jmp T_8.34;
T_8.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
T_8.34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.13 ;
    %load/vec4 v00000119b2b15560_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_8.35, 5;
    %load/vec4 v00000119b2b15560_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000119b2b14480_0, 0, 32;
    %jmp T_8.36;
T_8.35 ;
    %load/vec4 v00000119b2b15560_0;
    %store/vec4 v00000119b2b14480_0, 0, 32;
T_8.36 ;
    %load/vec4 v00000119b2b148e0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_8.37, 5;
    %load/vec4 v00000119b2b148e0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000119b2b14a20_0, 0, 32;
    %jmp T_8.38;
T_8.37 ;
    %load/vec4 v00000119b2b148e0_0;
    %store/vec4 v00000119b2b14a20_0, 0, 32;
T_8.38 ;
    %load/vec4 v00000119b2b14480_0;
    %load/vec4 v00000119b2b14a20_0;
    %cmp/u;
    %jmp/0xz  T_8.39, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %jmp T_8.40;
T_8.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
T_8.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.14 ;
    %load/vec4 v00000119b2b15560_0;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.15 ;
    %load/vec4 v00000119b2b148e0_0;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %load/vec4 v00000119b2b15560_0;
    %load/vec4 v00000119b2b148e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %load/vec4 v00000119b2b15560_0;
    %load/vec4 v00000119b2b148e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000119b2b15560_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %load/vec4 v00000119b2b15560_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000119b2b15560_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000119b2b15b00_0, 0, 32;
    %load/vec4 v00000119b2b15560_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v00000119b2b140c0_0, 0, 1;
    %jmp T_8.22;
T_8.22 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000119b2ae8aa0;
T_9 ;
    %wait E_00000119b2b1a3c0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000119b2b14f20_0, 4, 2;
    %load/vec4 v00000119b2b157e0_0;
    %parti/s 26, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000119b2b14f20_0, 4, 26;
    %load/vec4 v00000119b2b14fc0_0;
    %parti/s 4, 28, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000119b2b14f20_0, 4, 4;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000119b2ae8910;
T_10 ;
    %wait E_00000119b2b1abc0;
    %load/vec4 v00000119b2b15ba0_0;
    %load/vec4 v00000119b2b15740_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v00000119b2b14e80_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000119b2aea270;
T_11 ;
    %wait E_00000119b2b1a500;
    %load/vec4 v00000119b2b143e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v00000119b2b15a60_0;
    %store/vec4 v00000119b2b14de0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000119b2b14b60_0;
    %store/vec4 v00000119b2b14de0_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000119b2ae9b90;
T_12 ;
    %wait E_00000119b2b1aa40;
    %load/vec4 v00000119b2b15ce0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v00000119b2b15880_0;
    %store/vec4 v00000119b2b15920_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000119b2b15c40_0;
    %store/vec4 v00000119b2b15920_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000119b2ae9a00;
T_13 ;
    %wait E_00000119b2b1a300;
    %load/vec4 v00000119b2b156a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v00000119b2b152e0_0;
    %store/vec4 v00000119b2b154c0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000119b2b15380_0;
    %store/vec4 v00000119b2b154c0_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000119b2ae75c0;
T_14 ;
    %wait E_00000119b2b1a900;
    %load/vec4 v00000119b2c426a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v00000119b2c43500_0;
    %store/vec4 v00000119b2c43780_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000119b2c43f00_0;
    %store/vec4 v00000119b2c43780_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000119b2ae7430;
T_15 ;
    %wait E_00000119b2b1acc0;
    %load/vec4 v00000119b2c43e60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v00000119b2c42ba0_0;
    %store/vec4 v00000119b2c43320_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000119b2c42c40_0;
    %store/vec4 v00000119b2c43320_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000119b2af8940;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000119b2b45880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000119b2b45ce0_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_00000119b2af8940;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000119b2c43aa0_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_00000119b2af8940;
T_18 ;
    %wait E_00000119b2b1d880;
    %load/vec4 v00000119b2c43aa0_0;
    %store/vec4 v00000119b2b45880_0, 0, 32;
    %load/vec4 v00000119b2c422e0_0;
    %store/vec4 v00000119b2b45ce0_0, 0, 32;
    %load/vec4 v00000119b2c422e0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v00000119b2c42420_0, 0, 6;
    %load/vec4 v00000119b2c422e0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000119b2c42560_0, 0, 5;
    %load/vec4 v00000119b2c422e0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000119b2c42e20_0, 0, 5;
    %load/vec4 v00000119b2c422e0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000119b2b44c00_0, 0, 5;
    %load/vec4 v00000119b2c422e0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v00000119b2c435a0_0, 0, 5;
    %load/vec4 v00000119b2c422e0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v00000119b2c42240_0, 0, 16;
    %load/vec4 v00000119b2c422e0_0;
    %parti/s 5, 6, 4;
    %store/vec4 v00000119b2b448e0_0, 0, 5;
    %load/vec4 v00000119b2c422e0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v00000119b2c42740_0, 0, 6;
    %load/vec4 v00000119b2c42420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_18.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_18.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_18.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_18.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_18.19, 6;
    %jmp T_18.20;
T_18.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c430a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c438c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %load/vec4 v00000119b2c42740_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_18.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
    %jmp T_18.22;
T_18.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
T_18.22 ;
    %jmp T_18.20;
T_18.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c430a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c438c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43000_0, 0, 1;
    %jmp T_18.20;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c430a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c438c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43000_0, 0, 1;
    %jmp T_18.20;
T_18.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c430a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c438c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43000_0, 0, 1;
    %jmp T_18.20;
T_18.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c430a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c438c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43000_0, 0, 1;
    %jmp T_18.20;
T_18.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c430a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c438c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43000_0, 0, 1;
    %jmp T_18.20;
T_18.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c430a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c438c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43000_0, 0, 1;
    %jmp T_18.20;
T_18.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c430a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c438c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43000_0, 0, 1;
    %jmp T_18.20;
T_18.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c430a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c438c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43000_0, 0, 1;
    %jmp T_18.20;
T_18.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c430a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c438c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43000_0, 0, 1;
    %jmp T_18.20;
T_18.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c430a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c436e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c438c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43000_0, 0, 1;
    %jmp T_18.20;
T_18.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c430a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c436e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c438c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43000_0, 0, 1;
    %jmp T_18.20;
T_18.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c430a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c438c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43000_0, 0, 1;
    %jmp T_18.20;
T_18.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c430a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c438c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43000_0, 0, 1;
    %jmp T_18.20;
T_18.14 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v00000119b2c435a0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c430a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c438c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43000_0, 0, 1;
    %jmp T_18.20;
T_18.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c430a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c42600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c438c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43000_0, 0, 1;
    %jmp T_18.20;
T_18.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c430a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c42600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c438c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43000_0, 0, 1;
    %jmp T_18.20;
T_18.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c430a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c42600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c438c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43000_0, 0, 1;
    %jmp T_18.20;
T_18.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c430a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c42600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c438c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43000_0, 0, 1;
    %jmp T_18.20;
T_18.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c430a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c42600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c438c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2c43000_0, 0, 1;
    %load/vec4 v00000119b2b44c00_0;
    %pad/u 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_18.23, 4;
    %pushi/vec4 52, 0, 6;
    %store/vec4 v00000119b2c42740_0, 0, 6;
T_18.23 ;
    %load/vec4 v00000119b2b44c00_0;
    %pad/u 6;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_18.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v00000119b2c435a0_0, 0, 5;
    %pushi/vec4 52, 0, 6;
    %store/vec4 v00000119b2c42740_0, 0, 6;
T_18.25 ;
    %load/vec4 v00000119b2b44c00_0;
    %pad/u 6;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_18.27, 4;
    %pushi/vec4 53, 0, 6;
    %store/vec4 v00000119b2c42740_0, 0, 6;
T_18.27 ;
    %load/vec4 v00000119b2b44c00_0;
    %pad/u 6;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_18.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c42920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000119b2c42060_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v00000119b2c435a0_0, 0, 5;
    %pushi/vec4 53, 0, 6;
    %store/vec4 v00000119b2c42740_0, 0, 6;
T_18.29 ;
    %jmp T_18.20;
T_18.20 ;
    %pop/vec4 1;
    %delay 10, 0;
    %load/vec4 v00000119b2c43640_0;
    %store/vec4 v00000119b2c43aa0_0, 0, 32;
    %jmp T_18;
    .thread T_18;
    .scope S_00000119b2af87b0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_00000119b2af87b0;
T_20 ;
    %vpi_call 2 30 "$monitor", "%32b   ,   %d", v00000119b2b45240_0, v00000119b2b447a0_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000119b2b445c0_0;
    %nor/r;
    %store/vec4 v00000119b2b445c0_0, 0, 1;
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "CPU.v";
    "Core.v";
    "ALU.v";
    "Mux.v";
    "ALU_Control.v";
    "And.v";
    "BranchPC.v";
    "JumpPC.v";
    "SignExtend.v";
    "Adder.v";
    "RAM.v";
    "RegisterFile.v";
    "ROM.v";
