// Seed: 4236033592
module module_0 ();
  always begin : LABEL_0
    id_1 <= 1;
    begin : LABEL_0
      id_1 <= id_1;
    end
  end
  assign id_2 = "" - 1;
  reg id_3;
  reg id_4;
  final begin : LABEL_0
    begin : LABEL_0
      @(posedge "")
      @(id_3) begin : LABEL_0
        id_4 <= id_3;
      end
    end
  end
  assign id_2 = id_4;
  assign id_3 = 1;
  reg  id_6;
  wire id_7;
  wand id_8;
  always id_6 <= -id_8;
  wire id_9;
endmodule
module module_1;
  assign id_1 = id_1 >= "";
  module_0 modCall_1 ();
  wire id_2;
  reg id_3, id_4, id_5;
  wire id_6;
  wire id_7;
  always id_5 <= 1'h0;
endmodule
