#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Sep 11 22:37:51 2018
# Process ID: 6380
# Current directory: C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3896 C:\College\Thesis\AES_2018\AES_After 9_10_2018\aes256_pipeline - AES_ENCDEC1\aes256_pipeline.xpr
# Log file: C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/vivado.log
# Journal file: C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.xpr}
INFO: [Project 1-313] Project file moved from 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AESBehav' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 777.301 ; gain = 106.090
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/data_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/data.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/invSbox_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/invSbox.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/key_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/key.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/sbox_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/sbox.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/ip/data_mem_gen_0/sim/data_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/ip/key_mem_gen_0/sim/key_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/aescore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aescore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/dataAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/dataBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/keyAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/keyBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/rounndlast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rounndlast
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto a5fb6f72c6b349b1b0a39b398d85ad4d --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port keyAddrCount [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/top.v:49]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port dataAddrCount [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/top.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/top.v:59]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addra [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/top.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/top.v:67]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addra [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/top.v:68]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addr [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/top.v:75]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addr [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyAddrCounter
Compiling module xil_defaultlib.dataAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.key_mem_gen_0
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem_gen_0
Compiling module xil_defaultlib.dataBuffer
Compiling module xil_defaultlib.keyBuffer
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrow
Compiling module xil_defaultlib.mixcolumn
Compiling module xil_defaultlib.rounds
Compiling module xil_defaultlib.rounndlast
Compiling module xil_defaultlib.aescore
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 780.961 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/tb_behav.wcfg} -view {C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
open_wave_config C:/College/Thesis/AES_2018/AES_After
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After.wcfg'.
open_wave_config 9_10_2018/aes256_pipeline
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/9_10_2018/aes256_pipeline.wcfg'.
open_wave_config -
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/-.wcfg'.
open_wave_config AES_ENCDEC1/tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/AES_ENCDEC1/tb_behav.wcfg'.
open_wave_config C:/College/Thesis/AES_2018/AES_After
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After.wcfg'.
open_wave_config 9_10_2018/aes256_pipeline
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/9_10_2018/aes256_pipeline.wcfg'.
open_wave_config -
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/-.wcfg'.
open_wave_config AES_ENCDEC1/tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/AES_ENCDEC1/tb_behav1.wcfg'.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.T.K0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.T.D0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 806.887 ; gain = 25.926
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Sep 11 22:42:56 2018] Launched synth_1...
Run output will be captured here: C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/data_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/data.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/invSbox_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/invSbox.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/key_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/key.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/sbox_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/sbox.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/ip/data_mem_gen_0/sim/data_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/ip/key_mem_gen_0/sim/key_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/aescore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aescore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/dataAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/dataBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/keyAddrCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyAddrCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/keyBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/rounndlast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rounndlast
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto a5fb6f72c6b349b1b0a39b398d85ad4d --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port keyAddrCount [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/top.v:49]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port dataAddrCount [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/top.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/top.v:59]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addra [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/top.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/top.v:67]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addra [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/top.v:68]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addr [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/top.v:75]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 8 for port addr [C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyAddrCounter
Compiling module xil_defaultlib.dataAddrCounter
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.key_mem_gen_0
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem_gen_0
Compiling module xil_defaultlib.dataBuffer
Compiling module xil_defaultlib.keyBuffer
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrow
Compiling module xil_defaultlib.mixcolumn
Compiling module xil_defaultlib.rounds
Compiling module xil_defaultlib.rounndlast
Compiling module xil_defaultlib.aescore
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 823.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/tb_behav.wcfg} -view {C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
open_wave_config C:/College/Thesis/AES_2018/AES_After
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After.wcfg'.
open_wave_config 9_10_2018/aes256_pipeline
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/9_10_2018/aes256_pipeline.wcfg'.
open_wave_config -
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/-.wcfg'.
open_wave_config AES_ENCDEC1/tb_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/AES_ENCDEC1/tb_behav.wcfg'.
open_wave_config C:/College/Thesis/AES_2018/AES_After
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After.wcfg'.
open_wave_config 9_10_2018/aes256_pipeline
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/9_10_2018/aes256_pipeline.wcfg'.
open_wave_config -
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/-.wcfg'.
open_wave_config AES_ENCDEC1/tb_behav1.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/behav/AES_ENCDEC1/tb_behav1.wcfg'.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.T.K0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.T.D0.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 836.695 ; gain = 12.926
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/ip/data_mem_gen_0/data_mem_gen_0.dcp' for cell 'D0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sources_1/ip/key_mem_gen_0/key_mem_gen_0.dcp' for cell 'K0'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1335.066 ; gain = 496.930
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/synth/timing/tb_time_synth.v"
write_verilog: Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 1885.000 ; gain = 547.930
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/synth/timing/tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1915.270 ; gain = 30.270
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/synth/timing/tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/synth/timing/tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/synth/timing'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/synth/timing/data_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/synth/timing/data.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/synth/timing/invSbox_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/synth/timing/invSbox.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/synth/timing/key_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/synth/timing/key.coe'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/synth/timing/sbox_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/synth/timing/sbox.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/synth/timing/tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aescore
INFO: [VRFC 10-311] analyzing module dataAddrCounter
INFO: [VRFC 10-311] analyzing module dataBuffer
INFO: [VRFC 10-311] analyzing module data_mem_gen_0
INFO: [VRFC 10-311] analyzing module keyAddrCounter
INFO: [VRFC 10-311] analyzing module keyBuffer
INFO: [VRFC 10-311] analyzing module key_mem_gen_0
INFO: [VRFC 10-311] analyzing module mixcolumn
INFO: [VRFC 10-311] analyzing module mixcolumn_105
INFO: [VRFC 10-311] analyzing module mixcolumn_124
INFO: [VRFC 10-311] analyzing module mixcolumn_143
INFO: [VRFC 10-311] analyzing module mixcolumn_180
INFO: [VRFC 10-311] analyzing module mixcolumn_199
INFO: [VRFC 10-311] analyzing module mixcolumn_218
INFO: [VRFC 10-311] analyzing module mixcolumn_237
INFO: [VRFC 10-311] analyzing module mixcolumn_256
INFO: [VRFC 10-311] analyzing module mixcolumn_29
INFO: [VRFC 10-311] analyzing module mixcolumn_48
INFO: [VRFC 10-311] analyzing module mixcolumn_67
INFO: [VRFC 10-311] analyzing module mixcolumn_86
INFO: [VRFC 10-311] analyzing module rounds
INFO: [VRFC 10-311] analyzing module rounds_0
INFO: [VRFC 10-311] analyzing module rounds_1
INFO: [VRFC 10-311] analyzing module rounds_10
INFO: [VRFC 10-311] analyzing module rounds_11
INFO: [VRFC 10-311] analyzing module rounds_2
INFO: [VRFC 10-311] analyzing module rounds_3
INFO: [VRFC 10-311] analyzing module rounds_4
INFO: [VRFC 10-311] analyzing module rounds_5
INFO: [VRFC 10-311] analyzing module rounds_6
INFO: [VRFC 10-311] analyzing module rounds_7
INFO: [VRFC 10-311] analyzing module rounds_8
INFO: [VRFC 10-311] analyzing module rounds_9
INFO: [VRFC 10-311] analyzing module rounndlast
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sbox_100
INFO: [VRFC 10-311] analyzing module sbox_101
INFO: [VRFC 10-311] analyzing module sbox_102
INFO: [VRFC 10-311] analyzing module sbox_106
INFO: [VRFC 10-311] analyzing module sbox_107
INFO: [VRFC 10-311] analyzing module sbox_108
INFO: [VRFC 10-311] analyzing module sbox_109
INFO: [VRFC 10-311] analyzing module sbox_110
INFO: [VRFC 10-311] analyzing module sbox_111
INFO: [VRFC 10-311] analyzing module sbox_112
INFO: [VRFC 10-311] analyzing module sbox_113
INFO: [VRFC 10-311] analyzing module sbox_114
INFO: [VRFC 10-311] analyzing module sbox_115
INFO: [VRFC 10-311] analyzing module sbox_116
INFO: [VRFC 10-311] analyzing module sbox_117
INFO: [VRFC 10-311] analyzing module sbox_118
INFO: [VRFC 10-311] analyzing module sbox_119
INFO: [VRFC 10-311] analyzing module sbox_12
INFO: [VRFC 10-311] analyzing module sbox_120
INFO: [VRFC 10-311] analyzing module sbox_121
INFO: [VRFC 10-311] analyzing module sbox_125
INFO: [VRFC 10-311] analyzing module sbox_126
INFO: [VRFC 10-311] analyzing module sbox_127
INFO: [VRFC 10-311] analyzing module sbox_128
INFO: [VRFC 10-311] analyzing module sbox_129
INFO: [VRFC 10-311] analyzing module sbox_13
INFO: [VRFC 10-311] analyzing module sbox_130
INFO: [VRFC 10-311] analyzing module sbox_131
INFO: [VRFC 10-311] analyzing module sbox_132
INFO: [VRFC 10-311] analyzing module sbox_133
INFO: [VRFC 10-311] analyzing module sbox_134
INFO: [VRFC 10-311] analyzing module sbox_135
INFO: [VRFC 10-311] analyzing module sbox_136
INFO: [VRFC 10-311] analyzing module sbox_137
INFO: [VRFC 10-311] analyzing module sbox_138
INFO: [VRFC 10-311] analyzing module sbox_139
INFO: [VRFC 10-311] analyzing module sbox_14
INFO: [VRFC 10-311] analyzing module sbox_140
INFO: [VRFC 10-311] analyzing module sbox_144
INFO: [VRFC 10-311] analyzing module sbox_145
INFO: [VRFC 10-311] analyzing module sbox_146
INFO: [VRFC 10-311] analyzing module sbox_147
INFO: [VRFC 10-311] analyzing module sbox_148
INFO: [VRFC 10-311] analyzing module sbox_149
INFO: [VRFC 10-311] analyzing module sbox_15
INFO: [VRFC 10-311] analyzing module sbox_150
INFO: [VRFC 10-311] analyzing module sbox_151
INFO: [VRFC 10-311] analyzing module sbox_152
INFO: [VRFC 10-311] analyzing module sbox_153
INFO: [VRFC 10-311] analyzing module sbox_154
INFO: [VRFC 10-311] analyzing module sbox_155
INFO: [VRFC 10-311] analyzing module sbox_156
INFO: [VRFC 10-311] analyzing module sbox_157
INFO: [VRFC 10-311] analyzing module sbox_158
INFO: [VRFC 10-311] analyzing module sbox_159
INFO: [VRFC 10-311] analyzing module sbox_16
INFO: [VRFC 10-311] analyzing module sbox_162
INFO: [VRFC 10-311] analyzing module sbox_163
INFO: [VRFC 10-311] analyzing module sbox_164
INFO: [VRFC 10-311] analyzing module sbox_165
INFO: [VRFC 10-311] analyzing module sbox_166
INFO: [VRFC 10-311] analyzing module sbox_167
INFO: [VRFC 10-311] analyzing module sbox_168
INFO: [VRFC 10-311] analyzing module sbox_169
INFO: [VRFC 10-311] analyzing module sbox_17
INFO: [VRFC 10-311] analyzing module sbox_170
INFO: [VRFC 10-311] analyzing module sbox_171
INFO: [VRFC 10-311] analyzing module sbox_172
INFO: [VRFC 10-311] analyzing module sbox_173
INFO: [VRFC 10-311] analyzing module sbox_174
INFO: [VRFC 10-311] analyzing module sbox_175
INFO: [VRFC 10-311] analyzing module sbox_176
INFO: [VRFC 10-311] analyzing module sbox_177
INFO: [VRFC 10-311] analyzing module sbox_18
INFO: [VRFC 10-311] analyzing module sbox_181
INFO: [VRFC 10-311] analyzing module sbox_182
INFO: [VRFC 10-311] analyzing module sbox_183
INFO: [VRFC 10-311] analyzing module sbox_184
INFO: [VRFC 10-311] analyzing module sbox_185
INFO: [VRFC 10-311] analyzing module sbox_186
INFO: [VRFC 10-311] analyzing module sbox_187
INFO: [VRFC 10-311] analyzing module sbox_188
INFO: [VRFC 10-311] analyzing module sbox_189
INFO: [VRFC 10-311] analyzing module sbox_19
INFO: [VRFC 10-311] analyzing module sbox_190
INFO: [VRFC 10-311] analyzing module sbox_191
INFO: [VRFC 10-311] analyzing module sbox_192
INFO: [VRFC 10-311] analyzing module sbox_193
INFO: [VRFC 10-311] analyzing module sbox_194
INFO: [VRFC 10-311] analyzing module sbox_195
INFO: [VRFC 10-311] analyzing module sbox_196
INFO: [VRFC 10-311] analyzing module sbox_20
INFO: [VRFC 10-311] analyzing module sbox_200
INFO: [VRFC 10-311] analyzing module sbox_201
INFO: [VRFC 10-311] analyzing module sbox_202
INFO: [VRFC 10-311] analyzing module sbox_203
INFO: [VRFC 10-311] analyzing module sbox_204
INFO: [VRFC 10-311] analyzing module sbox_205
INFO: [VRFC 10-311] analyzing module sbox_206
INFO: [VRFC 10-311] analyzing module sbox_207
INFO: [VRFC 10-311] analyzing module sbox_208
INFO: [VRFC 10-311] analyzing module sbox_209
INFO: [VRFC 10-311] analyzing module sbox_21
INFO: [VRFC 10-311] analyzing module sbox_210
INFO: [VRFC 10-311] analyzing module sbox_211
INFO: [VRFC 10-311] analyzing module sbox_212
INFO: [VRFC 10-311] analyzing module sbox_213
INFO: [VRFC 10-311] analyzing module sbox_214
INFO: [VRFC 10-311] analyzing module sbox_215
INFO: [VRFC 10-311] analyzing module sbox_219
INFO: [VRFC 10-311] analyzing module sbox_22
INFO: [VRFC 10-311] analyzing module sbox_220
INFO: [VRFC 10-311] analyzing module sbox_221
INFO: [VRFC 10-311] analyzing module sbox_222
INFO: [VRFC 10-311] analyzing module sbox_223
INFO: [VRFC 10-311] analyzing module sbox_224
INFO: [VRFC 10-311] analyzing module sbox_225
INFO: [VRFC 10-311] analyzing module sbox_226
INFO: [VRFC 10-311] analyzing module sbox_227
INFO: [VRFC 10-311] analyzing module sbox_228
INFO: [VRFC 10-311] analyzing module sbox_229
INFO: [VRFC 10-311] analyzing module sbox_23
INFO: [VRFC 10-311] analyzing module sbox_230
INFO: [VRFC 10-311] analyzing module sbox_231
INFO: [VRFC 10-311] analyzing module sbox_232
INFO: [VRFC 10-311] analyzing module sbox_233
INFO: [VRFC 10-311] analyzing module sbox_234
INFO: [VRFC 10-311] analyzing module sbox_238
INFO: [VRFC 10-311] analyzing module sbox_239
INFO: [VRFC 10-311] analyzing module sbox_24
INFO: [VRFC 10-311] analyzing module sbox_240
INFO: [VRFC 10-311] analyzing module sbox_241
INFO: [VRFC 10-311] analyzing module sbox_242
INFO: [VRFC 10-311] analyzing module sbox_243
INFO: [VRFC 10-311] analyzing module sbox_244
INFO: [VRFC 10-311] analyzing module sbox_245
INFO: [VRFC 10-311] analyzing module sbox_246
INFO: [VRFC 10-311] analyzing module sbox_247
INFO: [VRFC 10-311] analyzing module sbox_248
INFO: [VRFC 10-311] analyzing module sbox_249
INFO: [VRFC 10-311] analyzing module sbox_25
INFO: [VRFC 10-311] analyzing module sbox_250
INFO: [VRFC 10-311] analyzing module sbox_251
INFO: [VRFC 10-311] analyzing module sbox_252
INFO: [VRFC 10-311] analyzing module sbox_253
INFO: [VRFC 10-311] analyzing module sbox_257
INFO: [VRFC 10-311] analyzing module sbox_258
INFO: [VRFC 10-311] analyzing module sbox_259
INFO: [VRFC 10-311] analyzing module sbox_26
INFO: [VRFC 10-311] analyzing module sbox_260
INFO: [VRFC 10-311] analyzing module sbox_261
INFO: [VRFC 10-311] analyzing module sbox_262
INFO: [VRFC 10-311] analyzing module sbox_263
INFO: [VRFC 10-311] analyzing module sbox_264
INFO: [VRFC 10-311] analyzing module sbox_265
INFO: [VRFC 10-311] analyzing module sbox_266
INFO: [VRFC 10-311] analyzing module sbox_267
INFO: [VRFC 10-311] analyzing module sbox_268
INFO: [VRFC 10-311] analyzing module sbox_269
INFO: [VRFC 10-311] analyzing module sbox_270
INFO: [VRFC 10-311] analyzing module sbox_271
INFO: [VRFC 10-311] analyzing module sbox_272
INFO: [VRFC 10-311] analyzing module sbox_30
INFO: [VRFC 10-311] analyzing module sbox_31
INFO: [VRFC 10-311] analyzing module sbox_32
INFO: [VRFC 10-311] analyzing module sbox_33
INFO: [VRFC 10-311] analyzing module sbox_34
INFO: [VRFC 10-311] analyzing module sbox_35
INFO: [VRFC 10-311] analyzing module sbox_36
INFO: [VRFC 10-311] analyzing module sbox_37
INFO: [VRFC 10-311] analyzing module sbox_38
INFO: [VRFC 10-311] analyzing module sbox_39
INFO: [VRFC 10-311] analyzing module sbox_40
INFO: [VRFC 10-311] analyzing module sbox_41
INFO: [VRFC 10-311] analyzing module sbox_42
INFO: [VRFC 10-311] analyzing module sbox_43
INFO: [VRFC 10-311] analyzing module sbox_44
INFO: [VRFC 10-311] analyzing module sbox_45
INFO: [VRFC 10-311] analyzing module sbox_49
INFO: [VRFC 10-311] analyzing module sbox_50
INFO: [VRFC 10-311] analyzing module sbox_51
INFO: [VRFC 10-311] analyzing module sbox_52
INFO: [VRFC 10-311] analyzing module sbox_53
INFO: [VRFC 10-311] analyzing module sbox_54
INFO: [VRFC 10-311] analyzing module sbox_55
INFO: [VRFC 10-311] analyzing module sbox_56
INFO: [VRFC 10-311] analyzing module sbox_57
INFO: [VRFC 10-311] analyzing module sbox_58
INFO: [VRFC 10-311] analyzing module sbox_59
INFO: [VRFC 10-311] analyzing module sbox_60
INFO: [VRFC 10-311] analyzing module sbox_61
INFO: [VRFC 10-311] analyzing module sbox_62
INFO: [VRFC 10-311] analyzing module sbox_63
INFO: [VRFC 10-311] analyzing module sbox_64
INFO: [VRFC 10-311] analyzing module sbox_68
INFO: [VRFC 10-311] analyzing module sbox_69
INFO: [VRFC 10-311] analyzing module sbox_70
INFO: [VRFC 10-311] analyzing module sbox_71
INFO: [VRFC 10-311] analyzing module sbox_72
INFO: [VRFC 10-311] analyzing module sbox_73
INFO: [VRFC 10-311] analyzing module sbox_74
INFO: [VRFC 10-311] analyzing module sbox_75
INFO: [VRFC 10-311] analyzing module sbox_76
INFO: [VRFC 10-311] analyzing module sbox_77
INFO: [VRFC 10-311] analyzing module sbox_78
INFO: [VRFC 10-311] analyzing module sbox_79
INFO: [VRFC 10-311] analyzing module sbox_80
INFO: [VRFC 10-311] analyzing module sbox_81
INFO: [VRFC 10-311] analyzing module sbox_82
INFO: [VRFC 10-311] analyzing module sbox_83
INFO: [VRFC 10-311] analyzing module sbox_87
INFO: [VRFC 10-311] analyzing module sbox_88
INFO: [VRFC 10-311] analyzing module sbox_89
INFO: [VRFC 10-311] analyzing module sbox_90
INFO: [VRFC 10-311] analyzing module sbox_91
INFO: [VRFC 10-311] analyzing module sbox_92
INFO: [VRFC 10-311] analyzing module sbox_93
INFO: [VRFC 10-311] analyzing module sbox_94
INFO: [VRFC 10-311] analyzing module sbox_95
INFO: [VRFC 10-311] analyzing module sbox_96
INFO: [VRFC 10-311] analyzing module sbox_97
INFO: [VRFC 10-311] analyzing module sbox_98
INFO: [VRFC 10-311] analyzing module sbox_99
INFO: [VRFC 10-311] analyzing module shiftrow
INFO: [VRFC 10-311] analyzing module shiftrow_104
INFO: [VRFC 10-311] analyzing module shiftrow_123
INFO: [VRFC 10-311] analyzing module shiftrow_142
INFO: [VRFC 10-311] analyzing module shiftrow_161
INFO: [VRFC 10-311] analyzing module shiftrow_179
INFO: [VRFC 10-311] analyzing module shiftrow_198
INFO: [VRFC 10-311] analyzing module shiftrow_217
INFO: [VRFC 10-311] analyzing module shiftrow_236
INFO: [VRFC 10-311] analyzing module shiftrow_255
INFO: [VRFC 10-311] analyzing module shiftrow_28
INFO: [VRFC 10-311] analyzing module shiftrow_47
INFO: [VRFC 10-311] analyzing module shiftrow_66
INFO: [VRFC 10-311] analyzing module shiftrow_85
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-311] analyzing module subbytes_103
INFO: [VRFC 10-311] analyzing module subbytes_122
INFO: [VRFC 10-311] analyzing module subbytes_141
INFO: [VRFC 10-311] analyzing module subbytes_160
INFO: [VRFC 10-311] analyzing module subbytes_178
INFO: [VRFC 10-311] analyzing module subbytes_197
INFO: [VRFC 10-311] analyzing module subbytes_216
INFO: [VRFC 10-311] analyzing module subbytes_235
INFO: [VRFC 10-311] analyzing module subbytes_254
INFO: [VRFC 10-311] analyzing module subbytes_27
INFO: [VRFC 10-311] analyzing module subbytes_46
INFO: [VRFC 10-311] analyzing module subbytes_65
INFO: [VRFC 10-311] analyzing module subbytes_84
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module data_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module data_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module data_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module key_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module key_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module key_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module key_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module key_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module key_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1915.270 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline - AES_ENCDEC1/aes256_pipeline.sim/sim_1/synth/timing'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto a5fb6f72c6b349b1b0a39b398d85ad4d --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
