$date
	Fri Aug 27 11:08:12 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2_1_test $end
$var wire 1 ! out $end
$var reg 1 " d0 $end
$var reg 1 # d1 $end
$var reg 1 $ selector $end
$scope module dut $end
$var wire 1 " d0 $end
$var wire 1 # d1 $end
$var wire 1 $ selector $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1$
#15
1"
#20
1!
0$
#30
1#
1$
#35
0"
#40
0!
0$
#50
0#
1$
#60
0$
#70
1$
#80
0$
#90
1$
#100
0$
#110
1$
#120
0$
#130
1$
#140
0$
#150
1$
