

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Thu Jan 29 14:28:05 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    79234|    79234|  0.792 ms|  0.792 ms|  79235|  79235|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_top_kernel_Pipeline_VITIS_LOOP_15_2_fu_122  |top_kernel_Pipeline_VITIS_LOOP_15_2  |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_24_3_fu_130  |top_kernel_Pipeline_VITIS_LOOP_24_3  |      109|      109|  1.090 us|  1.090 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_35_5_fu_140  |top_kernel_Pipeline_VITIS_LOOP_35_5  |      258|      258|  2.580 us|  2.580 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_44_6_fu_148  |top_kernel_Pipeline_VITIS_LOOP_44_6  |      259|      259|  2.590 us|  2.590 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |    45824|    45824|       179|          -|          -|   256|        no|
        |- VITIS_LOOP_31_4  |    33408|    33408|       522|          -|          -|    64|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    358|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|    3889|   3592|    -|
|Memory           |       22|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    154|    -|
|Register         |        -|    -|     111|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       22|    7|    4000|   4104|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|    1|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |mul_40s_42ns_81_1_1_U19                         |mul_40s_42ns_81_1_1                  |        0|   5|     0|    22|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_15_2_fu_122  |top_kernel_Pipeline_VITIS_LOOP_15_2  |        0|   0|    34|   214|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_24_3_fu_130  |top_kernel_Pipeline_VITIS_LOOP_24_3  |        0|   0|  3705|  2894|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_35_5_fu_140  |top_kernel_Pipeline_VITIS_LOOP_35_5  |        0|   0|    36|   197|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_44_6_fu_148  |top_kernel_Pipeline_VITIS_LOOP_44_6  |        0|   2|   114|   265|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                     |        0|   7|  3889|  3592|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+---+----+-----+-------+-----+------+-------------+
    |tmp_U  |tmp_RAM_AUTO_1R1W  |       22|  0|   0|    0|  16384|   24|     1|       393216|
    +-------+-------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total  |                   |       22|  0|   0|    0|  16384|   24|     1|       393216|
    +-------+-------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_177_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln21_fu_213_p2       |         +|   0|  0|  32|          25|          17|
    |add_ln31_fu_283_p2       |         +|   0|  0|  14|           7|           1|
    |sub_ln41_1_fu_371_p2     |         -|   0|  0|  25|           1|          18|
    |sub_ln41_fu_315_p2       |         -|   0|  0|  88|           1|          81|
    |and_ln21_fu_245_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln41_1_fu_443_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln41_2_fu_432_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln41_fu_426_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_171_p2      |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln31_fu_277_p2      |      icmp|   0|  0|  15|           7|           8|
    |or_ln41_1_fu_457_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln41_fu_415_p2        |        or|   0|  0|   2|           1|           1|
    |denom_1_fu_265_p3        |    select|   0|  0|  24|           1|          24|
    |scale_1_fu_463_p3        |    select|   0|  0|  24|           1|          24|
    |scale_fu_377_p3          |    select|   0|  0|  18|           1|          18|
    |select_ln21_fu_257_p3    |    select|   0|  0|  24|           1|          23|
    |select_ln41_1_fu_359_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln41_fu_449_p3    |    select|   0|  0|  24|           1|          23|
    |xor_ln21_1_fu_251_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln21_fu_239_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln41_1_fu_437_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln41_fu_420_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 358|          76|         277|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |A_address0    |  14|          3|   14|         42|
    |A_ce0         |  14|          3|    1|          3|
    |ap_NS_fsm     |  59|         11|    1|         11|
    |i_fu_106      |   9|          2|    9|         18|
    |j_fu_118      |   9|          2|    7|         14|
    |tmp_address0  |  20|          4|   14|         56|
    |tmp_ce0       |  20|          4|    1|          4|
    |tmp_we0       |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         | 154|         31|   48|        150|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |  10|   0|   10|          0|
    |denom_1_reg_507                                              |  24|   0|   24|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_15_2_fu_122_ap_start_reg  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_24_3_fu_130_ap_start_reg  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_35_5_fu_140_ap_start_reg  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_44_6_fu_148_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_106                                                     |   9|   0|    9|          0|
    |j_fu_118                                                     |   7|   0|    7|          0|
    |scale_1_reg_533                                              |  24|   0|   24|          0|
    |scale_reg_521                                                |  18|   0|   18|          0|
    |tmp_12_reg_527                                               |   1|   0|    1|          0|
    |tmp_s_reg_494                                                |   8|   0|   14|          6|
    |trunc_ln31_reg_515                                           |   6|   0|    6|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 111|   0|  117|          6|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|A_address0  |  out|   14|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   24|   ap_memory|             A|         array|
|C_address0  |  out|   14|   ap_memory|             C|         array|
|C_ce0       |  out|    1|   ap_memory|             C|         array|
|C_we0       |  out|    1|   ap_memory|             C|         array|
|C_d0        |  out|   24|   ap_memory|             C|         array|
+------------+-----+-----+------------+--------------+--------------+

