{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719259386914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719259386914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 14:03:06 2024 " "Processing started: Mon Jun 24 14:03:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719259386914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719259386914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MemoriaRAM -c MemoriaRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off MemoriaRAM -c MemoriaRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719259386914 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719259387187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaRAM " "Found entity 1: MemoriaRAM" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719259387246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719259387246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaram_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaRAM_fpga " "Found entity 1: MemoriaRAM_fpga" {  } { { "MemoriaRAM_fpga.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM_fpga.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719259387255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719259387255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file divfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divfreq " "Found entity 1: Divfreq" {  } { { "Divfreq.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/Divfreq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719259387262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719259387262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719259387271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719259387271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MemoriaRAM_fpga " "Elaborating entity \"MemoriaRAM_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719259387300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divfreq Divfreq:DF " "Elaborating entity \"Divfreq\" for hierarchy \"Divfreq:DF\"" {  } { { "MemoriaRAM_fpga.v" "DF" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM_fpga.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719259387309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaRAM MemoriaRAM:memRam " "Elaborating entity \"MemoriaRAM\" for hierarchy \"MemoriaRAM:memRam\"" {  } { { "MemoriaRAM_fpga.v" "memRam" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM_fpga.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719259387312 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VALID MemoriaRAM.v(45) " "Verilog HDL Always Construct warning at MemoriaRAM.v(45): inferring latch(es) for variable \"VALID\", which holds its previous value in one or more paths through the always construct" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719259387314 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[15\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[15\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259387314 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[14\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[14\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259387314 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[13\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[13\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259387314 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[12\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[12\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259387314 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[11\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[11\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259387314 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[10\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[10\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259387316 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[9\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[9\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259387316 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[8\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[8\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259387316 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[7\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[7\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259387316 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[6\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[6\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259387316 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[5\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[5\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259387316 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[4\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[4\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259387316 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[3\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[3\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259387316 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[2\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[2\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259387316 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[1\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[1\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259387316 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VALID\[0\] MemoriaRAM.v(45) " "Inferred latch for \"VALID\[0\]\" at MemoriaRAM.v(45)" {  } { { "MemoriaRAM.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719259387316 "|MemoriaRAM_fpga|MemoriaRAM:memRam"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:disp " "Elaborating entity \"display\" for hierarchy \"display:disp\"" {  } { { "MemoriaRAM_fpga.v" "disp" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM_fpga.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719259387320 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "daenable_o VCC " "Pin \"daenable_o\" is stuck at VCC" {  } { { "MemoriaRAM_fpga.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/MemoriaRAM_fpga.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719259387677 "|MemoriaRAM_fpga|daenable_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1719259387677 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Divfreq.v" "" { Text "C:/Users/eduar/dsd/MemoriaRAM/Divfreq.v" 11 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1719259387678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "243 " "Implemented 243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1719259387715 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1719259387715 ""} { "Info" "ICUT_CUT_TM_LCELLS" "223 " "Implemented 223 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1719259387715 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1719259387715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719259387787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 14:03:07 2024 " "Processing ended: Mon Jun 24 14:03:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719259387787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719259387787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719259387787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719259387787 ""}
