$date
	Sun Jan  4 13:13:56 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module singleportasynchronousram_tb $end
$var wire 8 ! dout [7:0] $end
$var reg 4 " addr [3:0] $end
$var reg 8 # din [7:0] $end
$var reg 1 $ we $end
$scope module dut $end
$var wire 4 % addr [3:0] $end
$var wire 1 & clk $end
$var wire 8 ' din [7:0] $end
$var wire 8 ( dout [7:0] $end
$var wire 1 $ we $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b0 '
z&
b0 %
0$
b0 #
b0 "
bx !
$end
#5
b10101010 !
b10101010 (
b10101010 #
b10101010 '
b10 "
b10 %
1$
#10
b1010101 #
b1010101 '
b1010101 !
b1010101 (
b100 "
b100 %
#15
b10101010 !
b10101010 (
b10 "
b10 %
0$
#20
b1010101 !
b1010101 (
b100 "
b100 %
#30
