/*
 * alu.h
 *
 *  Created on: 17 avr. 2019
 *      Author: simon
 */

#ifndef INCLUDE_ALU_H_
#define INCLUDE_ALU_H_

#include <riscvISA.h>
#include <pipelineRegisters.h>

class BasicAlu {
public:
	struct ExtoMem process(struct DCtoEx dctoEx){
    struct ExtoMem extoMem;
	    extoMem.pc = dctoEx.pc;
	    extoMem.opCode = dctoEx.opCode;
	    extoMem.rd = dctoEx.rd;
	    extoMem.funct3 = dctoEx.funct3;
	    extoMem.we = dctoEx.we;
	    extoMem.isBranch = 0;
	    extoMem.useRd = dctoEx.useRd;
	    extoMem.isLongInstruction = 0;
        extoMem.instruction = dctoEx.instruction;


	    ac_int<13, false> imm13 = 0;
	    imm13[12] = dctoEx.instruction[31];
	    imm13.set_slc(5, dctoEx.instruction.slc<6>(25));
	    imm13.set_slc(1, dctoEx.instruction.slc<4>(8));
	    imm13[11] = dctoEx.instruction[7];

	    ac_int<13, true> imm13_signed = 0;
	    imm13_signed.set_slc(0, imm13);

	    ac_int<5, false> shamt = dctoEx.instruction.slc<5>(20);


	    // switch must be in the else, otherwise external op may trigger default case
	    switch(dctoEx.opCode)
	    {
	    case RISCV_LUI:
	    	extoMem.result = dctoEx.lhs;
	        break;
	    case RISCV_AUIPC:
	    	extoMem.result = dctoEx.lhs + dctoEx.rhs;
	        break;
	    case RISCV_JAL:
	        //Note: in current version, the addition is made in the decode stage
	        //The value to store in rd (pc+4) is stored in lhs
	    	extoMem.result = dctoEx.lhs;
	        break;
	    case RISCV_JALR:
	        //Note: in current version, the addition is made in the decode stage
	        //The value to store in rd (pc+4) is stored in lhs
	    	extoMem.nextPC = dctoEx.rhs + dctoEx.lhs;
	    	extoMem.isBranch = 1;

	        extoMem.result = dctoEx.pc+4;
	        break;
	    case RISCV_BR:
	        extoMem.nextPC = extoMem.pc + imm13_signed;

	        switch(dctoEx.funct3)
	        {
	        case RISCV_BR_BEQ:
	            extoMem.isBranch = (dctoEx.lhs == dctoEx.rhs);
	            break;
	        case RISCV_BR_BNE:
	            extoMem.isBranch = (dctoEx.lhs != dctoEx.rhs);
	            break;
	        case RISCV_BR_BLT:
	            extoMem.isBranch = (dctoEx.lhs < dctoEx.rhs);
	            break;
	        case RISCV_BR_BGE:
	            extoMem.isBranch = (dctoEx.lhs >= dctoEx.rhs);
	            break;
	        case RISCV_BR_BLTU:
	            extoMem.isBranch = ((ac_int<32, false>)dctoEx.lhs < (ac_int<32, false>)dctoEx.rhs);
	            break;
	        case RISCV_BR_BGEU:
	            extoMem.isBranch = ((ac_int<32, false>)dctoEx.lhs >= (ac_int<32, false>)dctoEx.rhs);
	            break;
	        }
	        break;
	    case RISCV_LD:
	        extoMem.isLongInstruction = 1;
	        extoMem.result = dctoEx.lhs + dctoEx.rhs;
	        break;
	    case RISCV_ST:
	    	extoMem.datac = dctoEx.datac;
	        extoMem.result = dctoEx.lhs + dctoEx.rhs;
	        break;
	    case RISCV_OPI:
	        switch(dctoEx.funct3)
	        {
	        case RISCV_OPI_ADDI:
	            extoMem.result = dctoEx.lhs + dctoEx.rhs;
	            break;
	        case RISCV_OPI_SLTI:
	            extoMem.result = dctoEx.lhs < dctoEx.rhs;
	            break;
	        case RISCV_OPI_SLTIU:
	            extoMem.result = (ac_int<32, false>)dctoEx.lhs < (ac_int<32, false>)dctoEx.rhs;
	            break;
	        case RISCV_OPI_XORI:
	            extoMem.result = dctoEx.lhs ^ dctoEx.rhs;
	            break;
	        case RISCV_OPI_ORI:
	            extoMem.result = dctoEx.lhs | dctoEx.rhs;
	            break;
	        case RISCV_OPI_ANDI:
	            extoMem.result = dctoEx.lhs & dctoEx.rhs;
	            break;
	        case RISCV_OPI_SLLI: // cast rhs as 5 bits, otherwise generated hardware is 32 bits
	            // & shift amount held in the lower 5 bits (riscv spec)
	            extoMem.result = dctoEx.lhs << (ac_int<5, false>)dctoEx.rhs;
	            break;
	        case RISCV_OPI_SRI:
	            if (dctoEx.funct7.slc<1>(5)) //SRAI
	                extoMem.result = dctoEx.lhs >> (ac_int<5, false>)shamt;
	            else //SRLI
	                extoMem.result = (ac_int<32, false>)dctoEx.lhs >> (ac_int<5, false>)shamt;
	            break;
	        }
	        break;
	    case RISCV_OP:
	        if(dctoEx.funct7.slc<1>(0))     // M Extension
	        {

	        }
	        else{
	            switch(dctoEx.funct3){
	            case RISCV_OP_ADD:
	                if (dctoEx.funct7.slc<1>(5))   // SUB
	                    extoMem.result = dctoEx.lhs - dctoEx.rhs;
	                else   // ADD
	                    extoMem.result = dctoEx.lhs + dctoEx.rhs;
	                break;
	            case RISCV_OP_SLL:
	                extoMem.result = dctoEx.lhs << (ac_int<5, false>)dctoEx.rhs;
	                break;
	            case RISCV_OP_SLT:
	                extoMem.result = dctoEx.lhs < dctoEx.rhs;
	                break;
	            case RISCV_OP_SLTU:
	                extoMem.result = (ac_int<32, false>)dctoEx.lhs < (ac_int<32, false>)dctoEx.rhs;
	                break;
	            case RISCV_OP_XOR:
	                extoMem.result = dctoEx.lhs ^ dctoEx.rhs;
	                break;
	            case RISCV_OP_SR:
	                if(dctoEx.funct7.slc<1>(5))   // SRA
	                    extoMem.result = dctoEx.lhs >> (ac_int<5, false>)dctoEx.rhs;
	                else  // SRL
	                    extoMem.result = (ac_int<32, false>)dctoEx.lhs >> (ac_int<5, false>)dctoEx.rhs;
	                break;
	            case RISCV_OP_OR:
	                extoMem.result = dctoEx.lhs | dctoEx.rhs;
	                break;
	            case RISCV_OP_AND:
	                extoMem.result = dctoEx.lhs & dctoEx.rhs;
	                break;
	            }
	        }
	        break;
	    case RISCV_MISC_MEM:    // this does nothing because all memory accesses are ordered and we have only one core
	        break;

	    case RISCV_SYSTEM:
	        switch(dctoEx.funct3)
	        { // case 0: mret instruction, dctoEx.memValue should be 0x302
	        case RISCV_SYSTEM_ENV:
	#ifndef __HLS__
	        	//TODO handling syscall correctly
	            //extoMem.result = sim->solveSyscall(dctoEx.lhs, dctoEx.rhs, dctoEx.datac, dctoEx.datad, dctoEx.datae, exit);
	#endif
	            break;
	        case RISCV_SYSTEM_CSRRW:    // lhs is from csr, rhs is from reg[rs1]
	            extoMem.datac = dctoEx.rhs;       // written back to csr
	            extoMem.result = dctoEx.lhs;      // written back to rd
	            break;
	        case RISCV_SYSTEM_CSRRS:
	            extoMem.datac = dctoEx.lhs | dctoEx.rhs;
	            extoMem.result = dctoEx.lhs;
	            break;
	        case RISCV_SYSTEM_CSRRC:
	            extoMem.datac = dctoEx.lhs & ((ac_int<32, false>)~dctoEx.rhs);
	            extoMem.result = dctoEx.lhs;
	            break;
	        case RISCV_SYSTEM_CSRRWI:
	            extoMem.datac = dctoEx.rhs;
	            extoMem.result = dctoEx.lhs;
	            break;
	        case RISCV_SYSTEM_CSRRSI:
	            extoMem.datac = dctoEx.lhs | dctoEx.rhs;
	            extoMem.result = dctoEx.lhs;
	            break;
	        case RISCV_SYSTEM_CSRRCI:
	            extoMem.datac = dctoEx.lhs & ((ac_int<32, false>)~dctoEx.rhs);
	            extoMem.result = dctoEx.lhs;
	            break;
	        }
	        break;
	    }


	    //If the instruction was dropped, we ensure that isBranch is at zero
	    if (!dctoEx.we){
	    	extoMem.isBranch = 0;
	    	extoMem.useRd = 0;
	    }
      return extoMem;
	}
};

#endif /* INCLUDE_ALU_H_ */
