/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [9:0] _03_;
  wire [23:0] _04_;
  wire [17:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire [27:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_4z[2] ? celloutsig_0_4z[3] : celloutsig_0_0z[17];
  assign celloutsig_0_17z = !(celloutsig_0_2z[2] ? celloutsig_0_10z : celloutsig_0_14z);
  assign celloutsig_1_5z = !(celloutsig_1_2z ? celloutsig_1_4z : celloutsig_1_4z);
  assign celloutsig_1_0z = ~(in_data[121] | in_data[176]);
  assign celloutsig_1_4z = ~((celloutsig_1_0z | celloutsig_1_2z) & celloutsig_1_2z);
  assign celloutsig_1_6z = ~((celloutsig_1_3z[2] | celloutsig_1_2z) & celloutsig_1_1z);
  assign celloutsig_1_19z = celloutsig_1_18z | ~(celloutsig_1_11z);
  assign celloutsig_0_10z = _02_ | ~(celloutsig_0_1z[2]);
  assign celloutsig_1_8z = celloutsig_1_3z[2] | ~(celloutsig_1_1z);
  assign celloutsig_0_21z = celloutsig_0_4z[2] ^ celloutsig_0_18z[5];
  assign celloutsig_0_0z = in_data[48:31] + in_data[89:72];
  assign celloutsig_0_3z = celloutsig_0_1z[9:6] + celloutsig_0_0z[16:13];
  assign celloutsig_0_9z = { celloutsig_0_0z[9:4], celloutsig_0_2z } + { celloutsig_0_1z[6:3], celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_3z, celloutsig_0_3z } + { celloutsig_0_0z[17:14], celloutsig_0_2z, celloutsig_0_17z };
  assign celloutsig_1_3z = { in_data[131:129], celloutsig_1_1z, celloutsig_1_2z } + in_data[156:152];
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 10'h000;
    else _03_ <= { in_data[136:133], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z };
  reg [23:0] _21_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _21_ <= 24'h000000;
    else _21_ <= { celloutsig_0_0z[12:2], celloutsig_0_4z, celloutsig_0_5z };
  assign { _04_[23:20], _02_, _04_[18:16], _01_, _04_[14:4], _00_, _04_[2:0] } = _21_;
  assign celloutsig_1_11z = { _03_[9:2], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_8z } >= { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_20z = { _04_[22:20], _02_, _04_[18:16], _01_ } >= { celloutsig_0_11z[10:7], celloutsig_0_3z };
  assign celloutsig_0_14z = celloutsig_0_9z[4:2] && celloutsig_0_13z[19:17];
  assign celloutsig_1_2z = in_data[158:153] && { in_data[191], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = { in_data[178:175], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z } !== in_data[103:97];
  assign celloutsig_1_7z = & in_data[168:163];
  assign celloutsig_1_1z = ^ { in_data[154:132], celloutsig_1_0z };
  assign celloutsig_0_5z = celloutsig_0_0z[16:9] >> in_data[85:78];
  assign celloutsig_0_11z = { celloutsig_0_9z[7:0], celloutsig_0_10z, celloutsig_0_2z } <<< in_data[86:75];
  assign celloutsig_0_4z = in_data[66:62] >>> celloutsig_0_0z[14:10];
  assign celloutsig_0_1z = in_data[95:86] - celloutsig_0_0z[15:6];
  assign celloutsig_0_13z = { _04_[18:16], _01_, _04_[14:6], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z } - { celloutsig_0_11z[9:0], celloutsig_0_0z };
  assign celloutsig_0_2z = celloutsig_0_0z[8:6] - celloutsig_0_1z[8:6];
  assign { _04_[19], _04_[15], _04_[3] } = { _02_, _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
