* Two Input NOR Gate

.verilog "dnor.va"

* Input Waveforms
vin1 in1 0 pulse(0 5 0u 1n 1n 1u 2u)
vin2 in2 0 pulse(0 5 2u 1n 1n 2u 4u)

* Instance Nor
YVLG_NOR in1 in2 out norg

* Output LoadLoading
RLoad out 0 1MEG

* Analysis
.tran 10n 10u

* Plot WaveForms
.iplot v(in1) v(in2) v(out)

.end
