// Seed: 686854302
`define pp_2 0
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  always @(*) if (id_2) id_2 <= id_2 & "";
  reg   id_2 = 1;
  logic id_3;
endmodule
