================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2017.2
  Build 1909853 on Wed Aug 23 11:51:38 MDT 2017
  Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/home/opt/Xilinx/SDx/2017.2/Vivado_HLS/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'h-ninomiya' on host 'nodars060135.te-fw.noda.tus.ac.jp' (Linux_x86_64 version 3.10.0-693.5.2.el7.x86_64) on Mon Nov 27 20:24:42 JST 2017
INFO: [HLS 200-10] On os "CentOS Linux release 7.4.1708 (Core) "
INFO: [HLS 200-10] In directory '/home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/_xocc_compile_krnl_forward_krnl_forward.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/forward_kernel'
INFO: [HLS 200-10] Creating and opening project '/home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/_xocc_compile_krnl_forward_krnl_forward.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/forward_kernel/forward_kernel'.
INFO: [HLS 200-10] Adding design file '/home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/_xocc_compile_krnl_forward_krnl_forward.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/forward_kernel/forward_kernel/solution_OCL_REGION_0'.
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set into 256.
INFO: [HLS 200-10] Analyzing design file '/home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl' ... 
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:01 . Memory (MB): peak = 444.203 ; gain = 16.715 ; free physical = 4997 ; free virtual = 21647
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 444.203 ; gain = 16.715 ; free physical = 5006 ; free virtual = 21656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::exp_reduce_::exp_generic<float>' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:242).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::exp_reduce_::exp_generic<float>' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:238).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'hls::exp_reduce_::exp_generic<float>' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:239).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'hls::exp_reduce_::exp_generic<float>' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:256).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<38, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'hls::exp_reduce_::exp_generic<float>' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:261).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<38, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'hls::exp_reduce_::exp_generic<float>' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:260).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<27, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::exp_reduce_::exp_generic<float>' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:309).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1450.016 ; gain = 1022.527 ; free physical = 3919 ; free virtual = 20801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::generic_isnan<float>' into 'hls::__isnan' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_basic_math.h:190) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::generic_isinf<float>' into 'hls::__isinf' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_basic_math.h:151) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::exp_reduce_::exp_generic<float>' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:189) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isinf' into 'hls::exp_reduce_::exp_generic<float>' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:190) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hls::exp_reduce_::exp_generic<float>' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:199) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'hls::exp_reduce_::exp_generic<float>' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:217) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp_reduce_::exp_traits<float>::exp_Z1P_m_1' into 'hls::exp_reduce_::exp_generic<float>' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:300) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp_reduce_::exp' into 'hls::expf' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls_math.h:899) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'expf' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/lib_hlsm.cpp:395) automatically.
INFO: [XFORM 203-602] Inlining function 'expf' into 'forward_kernel' automatically.
WARNING: [SYNCHK 200-23] /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:28: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1450.016 ; gain = 1022.527 ; free physical = 3879 ; free virtual = 20799
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (/home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:28) in function 'forward_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.1' (/home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:47) in function 'forward_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4.1' (/home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:64) in function 'forward_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_SERCH_MAX' (/home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:78) in function 'forward_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_EXP' (/home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:79) in function 'forward_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_SOFTMAX' (/home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:85) in function 'forward_kernel' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (/home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:28) in function 'forward_kernel' partially with a factor of 4.
INFO: [XFORM 203-102] Partitioning array '.cast.i.1' automatically.
INFO: [XFORM 203-102] Partitioning array '.cast.i.2' automatically.
INFO: [XFORM 203-102] Partitioning array '.cast.i.3' automatically.
INFO: [XFORM 203-102] Partitioning array '.cast.i.4' automatically.
INFO: [XFORM 203-102] Partitioning array '.cast.i.5' automatically.
INFO: [XFORM 203-102] Partitioning array '.cast.i.6' automatically.
INFO: [XFORM 203-102] Partitioning array '.cast.i.7' automatically.
INFO: [XFORM 203-602] Inlining function 'hls::generic_isnan<float>' into 'hls::__isnan' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_basic_math.h:190) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::generic_isinf<float>' into 'hls::__isinf' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_basic_math.h:151) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::exp_reduce_::exp_generic<float>' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:189) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isinf' into 'hls::exp_reduce_::exp_generic<float>' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:190) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hls::exp_reduce_::exp_generic<float>' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:199) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'hls::exp_reduce_::exp_generic<float>' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:217) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp_reduce_::exp_traits<float>::exp_Z1P_m_1' into 'hls::exp_reduce_::exp_generic<float>' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:300) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp_reduce_::exp' into 'hls::expf' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls_math.h:899) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'expf' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/lib_hlsm.cpp:395) automatically.
INFO: [XFORM 203-602] Inlining function 'expf' into 'forward_kernel' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:165:17) to (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:344:1) in function 'hls::exp_reduce_::exp_generic<float>'... converting 20 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1706.020 ; gain = 1278.531 ; free physical = 3390 ; free virtual = 20489
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_H1' (/home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:25:36) in function 'forward_kernel' : 
WARNING: [XFORM 203-542] the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_H2' (/home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:44:36) in function 'forward_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_H3' (/home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:61:40) in function 'forward_kernel'.
WARNING: [XFORM 203-631] Renaming function 'hls::exp_reduce_::exp_generic<float>' (/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:165) into exp_generic<float>.
INFO: [XFORM 203-811] Inferring bus burst write of length 10 on port 'gmem'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1900.961 ; gain = 1473.473 ; free physical = 3184 ; free virtual = 20335
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'forward_kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<float>' to 'exp_generic_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<float>'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 21.
WARNING: [SCHED 204-21] Estimated clock period (2.64ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.9ns, effective delay budget: 2.43ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('__Val2__', /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:252) (0 ns)
	'add' operation ('r.V', /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:252) (2.64 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.42 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_H1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_100_3', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:32) and 'fadd' operation ('tmp_34', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:32).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_100_3', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:32) and 'fadd' operation ('tmp_34', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:32).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_100_3', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:32) and 'fadd' operation ('tmp_34', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:32).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_100_3', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:32) and 'fadd' operation ('tmp_34', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:32).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_100_3', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:32) and 'fadd' operation ('tmp_34', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:32).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_100_3', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:32) and 'fadd' operation ('tmp_34', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:32).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 41, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_100_3', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:32) and 'fadd' operation ('tmp_34', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:32).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 42, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_100_3', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:32) and 'fadd' operation ('tmp_34', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:32).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 43, Depth: 226.
WARNING: [SCHED 204-70] Unable to enforce a clock period constraint between 'fadd' operation ('tmp_100_3', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:32) and 'fadd' operation ('tmp_34', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:32).
WARNING: [SCHED 204-70] In llvm assembly, the node are:
		
		.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_H2_L'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_18', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:50) and 'select' operation ('tmp_57_mid2', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:47).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_18', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:50) and 'select' operation ('tmp_57_mid2', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:47).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_18', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:50) and 'select' operation ('tmp_57_mid2', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:47).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_18', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:50) and 'select' operation ('tmp_57_mid2', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:47).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_18', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:50) and 'select' operation ('tmp_57_mid2', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:47).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_18', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:50) and 'select' operation ('tmp_57_mid2', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:47).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_18', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:50) and 'select' operation ('tmp_57_mid2', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:47).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 11, Depth: 172.
WARNING: [SCHED 204-70] Unable to enforce a clock period constraint between 'fadd' operation ('tmp_18', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:50) and 'select' operation ('tmp_57_mid2', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:47).
WARNING: [SCHED 204-70] In llvm assembly, the node are:
		
		.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_H3_L'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_51', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:67) and 'select' operation ('tmp_63_mid2', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:64).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_51', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:67) and 'select' operation ('tmp_63_mid2', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:64).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_51', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:67) and 'select' operation ('tmp_63_mid2', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:64).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_51', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:67) and 'select' operation ('tmp_63_mid2', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:64).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_51', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:67) and 'select' operation ('tmp_63_mid2', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:64).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_51', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:67) and 'select' operation ('tmp_63_mid2', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:64).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_51', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:67) and 'select' operation ('tmp_63_mid2', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:64).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 11, Depth: 170.
WARNING: [SCHED 204-70] Unable to enforce a clock period constraint between 'fadd' operation ('tmp_51', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:67) and 'select' operation ('tmp_63_mid2', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:64).
WARNING: [SCHED 204-70] In llvm assembly, the node are:
		
		.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SERCH_MAX'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('max_1_reg2mem86_0_i_i', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:78) and 'fcmp' operation ('tmp_62', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:78).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('max_1_reg2mem86_0_i_i', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:78) and 'fcmp' operation ('tmp_62', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:78).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 3, Depth: 6.
WARNING: [SCHED 204-70] Unable to enforce a clock period constraint between 'and' operation ('tmp_63', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:78) and 'fcmp' operation ('tmp_62', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:78).
WARNING: [SCHED 204-70] In llvm assembly, the node are:
		
		.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_EXP'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('p_reg2mem18_0_i_i', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:81) and 'fadd' operation ('p_reg2mem18_0_i_i', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:81).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('p_reg2mem18_0_i_i', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:81) and 'fadd' operation ('p_reg2mem18_0_i_i', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:81).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('p_reg2mem18_0_i_i', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:81) and 'fadd' operation ('p_reg2mem18_0_i_i', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:81).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('p_reg2mem18_0_i_i', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:81) and 'fadd' operation ('p_reg2mem18_0_i_i', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:81).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('p_reg2mem18_0_i_i', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:81) and 'fadd' operation ('p_reg2mem18_0_i_i', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:81).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 9)
   between 'fadd' operation ('p_reg2mem18_0_i_i', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:81) and 'fadd' operation ('p_reg2mem18_0_i_i', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:81).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 10)
   between 'fadd' operation ('p_reg2mem18_0_i_i', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:81) and 'fadd' operation ('p_reg2mem18_0_i_i', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:81).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 11, Depth: 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SOFTMAX'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 33.
WARNING: [SCHED 204-21] Estimated clock period (3.1ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.9ns, effective delay budget: 2.43ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_31', /home/h-ninomiya/SDAccel_Examples/vision/forward_aligned/src/krnl_forward.cl:32) (3.1 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 1.230 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.29 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'forward_kernel_mac_muladd_13ns_13s_16s_25_2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forward_kernel_mul_37ns_10s_46_6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forward_kernel_mul_mul_18ns_18ns_36_3': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_float_s'.
INFO: [HLS 200-111]  Elapsed time: 1.92 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_kernel/src_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_kernel/dst_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_kernel/w01' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_kernel/b1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_kernel/w12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_kernel/b2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_kernel/w23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forward_kernel/b3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'forward_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'src_data', 'w01', 'b1', 'w12', 'b2', 'w23' and 'b3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'forward_kernel_faddfsub_32ns_32ns_32_11_full_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forward_kernel_fcmp_32ns_32ns_1_3': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forward_kernel_fdiv_32ns_32ns_32_30': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forward_kernel_fmul_32ns_32ns_32_7_max_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forward_kernel_sitofp_32ns_32_8': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.253 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'forward_kernel_mul_37ns_10s_46_6_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'exp_generic_float_s_hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_float_s_hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'forward_kernel_a1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'forward_kernel_z3_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1900.961 ; gain = 1473.473 ; free physical = 3132 ; free virtual = 20300
INFO: [SYSC 207-301] Generating SystemC RTL for forward_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for forward_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for forward_kernel.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.


****** Vivado v2017.2_sdx (64-bit)
  **** SW Build 1972098 on Wed Aug 23 11:34:38 MDT 2017
  **** IP Build 1971916 on Wed Aug 23 13:11:02 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in /home/opt/Xilinx/SDx/2017.2/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/home/opt/Xilinx/SDx/2017.2/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:06 . Memory (MB): peak = 1244.062 ; gain = 0.000 ; free physical = 2925 ; free virtual = 20096
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/opt/Xilinx/SDx/2017.2/Vivado/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'forward_kernel_ap_faddfsub_9_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'forward_kernel_ap_faddfsub_9_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'forward_kernel_ap_faddfsub_9_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'forward_kernel_ap_fmul_5_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'forward_kernel_ap_fmul_5_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'forward_kernel_ap_fmul_5_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'forward_kernel_ap_fdiv_28_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'forward_kernel_ap_fdiv_28_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'forward_kernel_ap_fdiv_28_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'forward_kernel_ap_sitofp_6_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'forward_kernel_ap_sitofp_6_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'forward_kernel_ap_sitofp_6_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'forward_kernel_ap_fcmp_1_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'forward_kernel_ap_fcmp_1_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'forward_kernel_ap_fcmp_1_no_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/opt/Xilinx/SDx/2017.2/Vivado/data/ip'.
WARNING: [Vivado 12-4404] The CPU emulation flow is not supported when using a packaged XO file with XOCC.
Add Instance exp_generic_float_s grp_exp_generic_float_s_fu_662 662
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 20:26:07 2017...
Vivado HLS completed successfully
INFO: [HLS 200-112] Total elapsed time: 126.42 seconds; peak allocated memory: 1.253 GB.
