
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: A[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: P[1] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     1    0.002211    0.007263    0.003475    2.003475 v A[0] (in)
                                                         A[0] (net)
                      0.007264    0.000000    2.003475 v input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.019612    0.108254    0.182924    2.186399 v input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net1 (net)
                      0.108365    0.002213    2.188612 v _6_/D (sky130_fd_sc_hd__and4_1)
     3    0.016099    0.092226    0.279526    2.468139 v _6_/X (sky130_fd_sc_hd__and4_1)
                                                         net8 (net)
                      0.092231    0.000735    2.468874 v _8_/B1 (sky130_fd_sc_hd__a21oi_1)
     1    0.012722    0.290521    0.267949    2.736822 ^ _8_/Y (sky130_fd_sc_hd__a21oi_1)
                                                         net6 (net)
                      0.290528    0.001206    2.738029 ^ output6/A (sky130_fd_sc_hd__buf_2)
     1    0.034147    0.170483    0.270073    3.008101 ^ output6/X (sky130_fd_sc_hd__buf_2)
                                                         P[1] (net)
                      0.170497    0.001654    3.009755 ^ P[1] (out)
                                              3.009755   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -3.009755   data arrival time
---------------------------------------------------------------------------------------------
                                              4.740245   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
