<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW2AR-18C" package="QFN88" speed="8" partNumber="GW2AR-LV18QN88C8/I7"/>
    <FileList>
        <File path="/home/timo/Verilog/8sc_tang_nano_20k/src/alu.v" type="verilog"/>
        <File path="/home/timo/Verilog/8sc_tang_nano_20k/src/d_register.v" type="verilog"/>
        <File path="/home/timo/Verilog/8sc_tang_nano_20k/src/d_flipflop.v" type="verilog"/>
        <File path="/home/timo/Verilog/8sc_tang_nano_20k/src/register_file.v" type="verilog"/>
        <File path="/home/timo/Verilog/8sc_tang_nano_20k/src/negator.v" type="verilog"/>
        <File path="/home/timo/Verilog/8sc_tang_nano_20k/src/control_unit.v" type="verilog"/>
        <File path="/home/timo/Verilog/8sc_tang_nano_20k/src/instruction_rom.v" type="verilog"/>
        <File path="/home/timo/Verilog/8sc_tang_nano_20k/src/memory.v" type="verilog"/>
        <File path="/home/timo/Verilog/8sc_tang_nano_20k/src/top.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="global_freq" value="100.000"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="/home/timo/Verilog/8sc_tang_nano_20k/impl/gwsynthesis/8sc_tang_nano_20k.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="0"/>
        <Option type="vcc" value="1.0"/>
        <Option type="verilog_language" value="verilog-2001"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
