MODEL
MODEL_VERSION "v1998.8";
DESIGN "control";

/* port names and type */
INPUT S:PIN97 = TT40<1>;
INPUT S:PIN96 = TT40<0>;
INPUT S:PIN68 = TS40;
INPUT S:PIN60 = SIZ40<0>;
INPUT S:PIN61 = SIZ40<1>;
INPUT S:PIN4 = SEL16M;
INPUT S:PIN27 = A40<0>;
INPUT S:PIN1 = A40<1>;
INPUT S:PIN64 = RW40;
INPUT S:PIN54 = TM40<1>;
INPUT S:PIN55 = TM40<0>;
INPUT S:PIN94 = RSTO40;
INPUT S:PIN22 = PLL_CLK;
INPUT S:PIN34 = CLK30;
INPUT S:PIN40 = STERM30;
INPUT S:PIN36 = DSACK30<0>;
INPUT S:PIN35 = DSACK30<1>;
INPUT S:PIN92 = CPU40_60;
INPUT S:PIN66 = TM40<2>;
INPUT S:PIN19 = IPL30<0>;
INPUT S:PIN18 = IPL30<1>;
INPUT S:PIN20 = IPL30<2>;
TRIOUT S:PIN99 = RESET30;
TRIOUT S:PIN72 = TA40;
OUTPUT S:PIN10 = OE_BS;
OUTPUT S:PIN16 = LE_BS;
OUTPUT S:PIN39 = AS30;
OUTPUT S:PIN46 = DS30;
OUTPUT S:PIN3 = ICACHE;
OUTPUT S:PIN86 = RSTI40;
OUTPUT S:PIN2 = SCLK;
OUTPUT S:PIN81 = PCLK;
OUTPUT S:PIN8 = AL<0>;
OUTPUT S:PIN7 = AL<1>;
OUTPUT S:PIN82 = BCLK;
OUTPUT S:PIN12 = BWL_BS<0>;
OUTPUT S:PIN13 = BWL_BS<1>;
OUTPUT S:PIN30 = FC30<0>;
OUTPUT S:PIN29 = FC30<1>;
OUTPUT S:PIN33 = FC30<2>;
OUTPUT S:PIN89 = IPL40<0>;
OUTPUT S:PIN85 = IPL40<1>;
OUTPUT S:PIN90 = IPL40<2>;
OUTPUT S:PIN49 = SIZ30<0>;
OUTPUT S:PIN11 = BWL_BS<2>;
OUTPUT S:PIN43 = SIZ30<1>;
OUTPUT S:PIN6 = CLK_RAMC;
OUTPUT S:PIN42 = RW30;
OUTPUT S:PIN15 = DIR_BS;
OUTPUT S:PIN79 = TBI40;
TRIOUT S:PIN53 = PLL_S<0>;
OUTPUT S:PIN73 = TEA40;
OUTPUT S:PIN87 = MDIS40;
OUTPUT S:PIN14 = CLK_BS;
OUTPUT S:PIN91 = CDIS40;
OUTPUT S:PIN52 = PLL_S<1>;
OUTPUT S:PIN77 = BGR60;
OUTPUT S:PIN9 = A30_LE;

/* timing arc definitions */
A40<0>_AL<0>_delay: DELAY A40<0> AL<0>;
SIZ40<0>_AL<0>_delay: DELAY SIZ40<0> AL<0>;
SIZ40<1>_AL<0>_delay: DELAY SIZ40<1> AL<0>;
A40<1>_AL<1>_delay: DELAY A40<1> AL<1>;
SIZ40<1>_AL<1>_delay: DELAY SIZ40<1> AL<1>;
SIZ40<0>_AL<1>_delay: DELAY SIZ40<0> AL<1>;
CPU40_60_BCLK_delay: DELAY CPU40_60 BCLK;
RW40_BWL_BS<0>_delay: DELAY RW40 BWL_BS<0>;
A40<0>_BWL_BS<0>_delay: DELAY A40<0> BWL_BS<0>;
SIZ40<0>_BWL_BS<0>_delay: DELAY SIZ40<0> BWL_BS<0>;
SIZ40<1>_BWL_BS<0>_delay: DELAY SIZ40<1> BWL_BS<0>;
A40<1>_BWL_BS<1>_delay: DELAY A40<1> BWL_BS<1>;
RW40_BWL_BS<1>_delay: DELAY RW40 BWL_BS<1>;
SIZ40<0>_BWL_BS<1>_delay: DELAY SIZ40<0> BWL_BS<1>;
SIZ40<1>_BWL_BS<1>_delay: DELAY SIZ40<1> BWL_BS<1>;
RW40_BWL_BS<2>_delay: DELAY RW40 BWL_BS<2>;
RW40_DIR_BS_delay: DELAY RW40 DIR_BS;
TM40<1>_FC30<0>_delay: DELAY TM40<1> FC30<0>;
TT40<0>_FC30<0>_delay: DELAY TT40<0> FC30<0>;
TM40<0>_FC30<0>_delay: DELAY TM40<0> FC30<0>;
TT40<1>_FC30<0>_delay: DELAY TT40<1> FC30<0>;
TM40<1>_FC30<1>_delay: DELAY TM40<1> FC30<1>;
TT40<1>_FC30<1>_delay: DELAY TT40<1> FC30<1>;
TM40<0>_FC30<1>_delay: DELAY TM40<0> FC30<1>;
TT40<0>_FC30<1>_delay: DELAY TT40<0> FC30<1>;
TM40<2>_FC30<2>_delay: DELAY TM40<2> FC30<2>;
TM40<0>_FC30<2>_delay: DELAY TM40<0> FC30<2>;
TT40<1>_FC30<2>_delay: DELAY TT40<1> FC30<2>;
TT40<0>_FC30<2>_delay: DELAY TT40<0> FC30<2>;
TM40<1>_FC30<2>_delay: DELAY TM40<1> FC30<2>;
TM40<1>_ICACHE_delay: DELAY TM40<1> ICACHE;
TT40<1>_ICACHE_delay: DELAY TT40<1> ICACHE;
TM40<0>_ICACHE_delay: DELAY TM40<0> ICACHE;
IPL30<0>_IPL40<0>_delay: DELAY IPL30<0> IPL40<0>;
IPL30<1>_IPL40<1>_delay: DELAY IPL30<1> IPL40<1>;
IPL30<2>_IPL40<2>_delay: DELAY IPL30<2> IPL40<2>;
RSTO40_RESET30_delay: DELAY (ENABLE_HIGH) RSTO40 RESET30;
RW40_RW30_delay: DELAY RW40 RW30;
SIZ40<1>_SIZ30<0>_delay: DELAY SIZ40<1> SIZ30<0>;
SIZ40<0>_SIZ30<0>_delay: DELAY SIZ40<0> SIZ30<0>;
SIZ40<0>_SIZ30<1>_delay: DELAY SIZ40<0> SIZ30<1>;
SIZ40<1>_SIZ30<1>_delay: DELAY SIZ40<1> SIZ30<1>;
SEL16M_TA40_delay: DELAY (ENABLE_HIGH) SEL16M TA40;
TT40<1>_TA40_delay: DELAY (ENABLE_HIGH) TT40<1> TA40;
TT40<1>_TBI40_delay: DELAY TT40<1> TBI40;
SEL16M_TBI40_delay: DELAY SEL16M TBI40;
PLL_CLK_TA40_delay: DELAY (ENABLE_HIGH) PLL_CLK TA40;
PLL_CLK_OE_BS_delay: DELAY PLL_CLK OE_BS;
PLL_CLK_LE_BS_delay: DELAY PLL_CLK LE_BS;
PLL_CLK_AS30_delay: DELAY PLL_CLK AS30;
PLL_CLK_DS30_delay: DELAY PLL_CLK DS30;
PLL_CLK_RSTI40_delay: DELAY PLL_CLK RSTI40;
PLL_CLK_SCLK_delay: DELAY PLL_CLK SCLK;
PLL_CLK_PCLK_delay: DELAY PLL_CLK PCLK;
PLL_CLK_AL<0>_delay: DELAY PLL_CLK AL<0>;
PLL_CLK_AL<1>_delay: DELAY PLL_CLK AL<1>;
PLL_CLK_BCLK_delay: DELAY PLL_CLK BCLK;
PLL_CLK_BWL_BS<0>_delay: DELAY PLL_CLK BWL_BS<0>;
PLL_CLK_BWL_BS<1>_delay: DELAY PLL_CLK BWL_BS<1>;
PLL_CLK_IPL40<0>_delay: DELAY PLL_CLK IPL40<0>;
PLL_CLK_IPL40<1>_delay: DELAY PLL_CLK IPL40<1>;
PLL_CLK_IPL40<2>_delay: DELAY PLL_CLK IPL40<2>;
PLL_CLK_SIZ30<0>_delay: DELAY PLL_CLK SIZ30<0>;
PLL_CLK_BWL_BS<2>_delay: DELAY PLL_CLK BWL_BS<2>;
PLL_CLK_SIZ30<1>_delay: DELAY PLL_CLK SIZ30<1>;
PLL_CLK_CLK_RAMC_delay: DELAY PLL_CLK CLK_RAMC;
PLL_CLK_TBI40_delay: DELAY PLL_CLK TBI40;

/* timing check arc definitions */
CLK30_PLL_CLK_setup: SETUP(POSEDGE) CLK30 PLL_CLK;
DSACK30<0>_PLL_CLK_setup: SETUP(POSEDGE) DSACK30<0> PLL_CLK;
DSACK30<1>_PLL_CLK_setup: SETUP(POSEDGE) DSACK30<1> PLL_CLK;
STERM30_PLL_CLK_setup: SETUP(POSEDGE) STERM30 PLL_CLK;
CLK30_PLL_CLK_hold: HOLD(POSEDGE) CLK30 PLL_CLK;
DSACK30<0>_PLL_CLK_hold: HOLD(POSEDGE) DSACK30<0> PLL_CLK;
DSACK30<1>_PLL_CLK_hold: HOLD(POSEDGE) DSACK30<1> PLL_CLK;
STERM30_PLL_CLK_hold: HOLD(POSEDGE) STERM30 PLL_CLK;

ENDMODEL
