<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 32 has been inferred" BundleName="gmem" VarName="c" ParentFunc="crypto_aead_encrypt" Length="32" Direction="write" AccessID="c38seq" OrigID="islist entry.store.86 entry.store.90 entry.store.94 entry.store.98 entry.store.102 entry.store.106 entry.store.110 entry.store.113 entry.store.129 entry.store.133 entry.store.137 entry.store.141 entry.store.145 entry.store.149 entry.store.153 entry.store.156 entry.store.198 entry.store.202 entry.store.206 entry.store.210 entry.store.214 entry.store.218 entry.store.222 entry.store.225 entry.store.230 entry.store.234 entry.store.238 entry.store.242 entry.store.246 entry.store.250 entry.store.254 entry.store.257" OrigAccess-DebugLoc="isList source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52 source/word.h:29:52" OrigDirection="islist write write write write write write write write write write write write write write write write write write write write write write write write write write write write write write write write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="source/word.h:22:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="bytes" LoopLoc="source/word.h:22:19" LoopName="VITIS_LOOP_22_1" ParentFunc="LOADBYTES" Length="variable" Direction="read" AccessID="scevgepseq" OrigID="for.inc.load.7" OrigAccess-DebugLoc="source/word.h:22:60" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="c" ParentFunc="crypto_aead_encrypt" OrigID="c38seq" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="source/word.h:22:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="bytes" LoopLoc="source/word.h:22:19" LoopName="VITIS_LOOP_22_1" ParentFunc="LOADBYTES" OrigID="scevgepseq" OrigAccess-DebugLoc="source/word.h:22:19" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="source/word.h:22:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_22_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="source/word.h:22:19" LoopName="VITIS_LOOP_22_1" Length="variable" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 32 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="32" Width="8" Direction="write"/>
</VitisHLS:BurstInfo>

