<HTML>
<HEAD>
<TITLE></TITLE>
</HEAD>
<BODY>
<H1></H1><!-- entering slot 3624 -->
<P>
The<B> Translation Lookaside Buffer (TLB)</B> is a hardware implemented
buffer used for caching linear to physical address mappings.
<P>
The Intel486(TM) processor provides<B> test registers</B> for manipulating
the TLB.

<P><HR>

<A HREF="3307_L0_.html">[Back: ]</A> <BR>
<A HREF="3309_L0_.html">[Next: ]</A> 
</BODY>
</HTML>
