
../repos/coreutils/src/[:     file format elf32-littlearm


Disassembly of section .init:

00010c14 <.init>:
   10c14:	push	{r3, lr}
   10c18:	bl	110ac <__lxstat64@plt+0x214>
   10c1c:	pop	{r3, pc}

Disassembly of section .plt:

00010c20 <calloc@plt-0x14>:
   10c20:	push	{lr}		; (str lr, [sp, #-4]!)
   10c24:	ldr	lr, [pc, #4]	; 10c30 <calloc@plt-0x4>
   10c28:	add	lr, pc, lr
   10c2c:	ldr	pc, [lr, #8]!
   10c30:	ldrdeq	r6, [r1], -r0

00010c34 <calloc@plt>:
   10c34:	add	ip, pc, #0, 12
   10c38:	add	ip, ip, #90112	; 0x16000
   10c3c:	ldr	pc, [ip, #976]!	; 0x3d0

00010c40 <fputs_unlocked@plt>:
   10c40:	add	ip, pc, #0, 12
   10c44:	add	ip, ip, #90112	; 0x16000
   10c48:	ldr	pc, [ip, #968]!	; 0x3c8

00010c4c <raise@plt>:
   10c4c:	add	ip, pc, #0, 12
   10c50:	add	ip, ip, #90112	; 0x16000
   10c54:	ldr	pc, [ip, #960]!	; 0x3c0

00010c58 <strcmp@plt>:
   10c58:	add	ip, pc, #0, 12
   10c5c:	add	ip, ip, #90112	; 0x16000
   10c60:	ldr	pc, [ip, #952]!	; 0x3b8

00010c64 <strtol@plt>:
   10c64:	add	ip, pc, #0, 12
   10c68:	add	ip, ip, #90112	; 0x16000
   10c6c:	ldr	pc, [ip, #944]!	; 0x3b0

00010c70 <fflush@plt>:
   10c70:	add	ip, pc, #0, 12
   10c74:	add	ip, ip, #90112	; 0x16000
   10c78:	ldr	pc, [ip, #936]!	; 0x3a8

00010c7c <free@plt>:
   10c7c:	add	ip, pc, #0, 12
   10c80:	add	ip, ip, #90112	; 0x16000
   10c84:	ldr	pc, [ip, #928]!	; 0x3a0

00010c88 <_exit@plt>:
   10c88:	add	ip, pc, #0, 12
   10c8c:	add	ip, ip, #90112	; 0x16000
   10c90:	ldr	pc, [ip, #920]!	; 0x398

00010c94 <memcpy@plt>:
   10c94:	add	ip, pc, #0, 12
   10c98:	add	ip, ip, #90112	; 0x16000
   10c9c:	ldr	pc, [ip, #912]!	; 0x390

00010ca0 <mbsinit@plt>:
   10ca0:	add	ip, pc, #0, 12
   10ca4:	add	ip, ip, #90112	; 0x16000
   10ca8:	ldr	pc, [ip, #904]!	; 0x388

00010cac <memcmp@plt>:
   10cac:	add	ip, pc, #0, 12
   10cb0:	add	ip, ip, #90112	; 0x16000
   10cb4:	ldr	pc, [ip, #896]!	; 0x380

00010cb8 <fputc_unlocked@plt>:
   10cb8:	add	ip, pc, #0, 12
   10cbc:	add	ip, ip, #90112	; 0x16000
   10cc0:	ldr	pc, [ip, #888]!	; 0x378

00010cc4 <dcgettext@plt>:
   10cc4:	add	ip, pc, #0, 12
   10cc8:	add	ip, ip, #90112	; 0x16000
   10ccc:	ldr	pc, [ip, #880]!	; 0x370

00010cd0 <realloc@plt>:
   10cd0:	add	ip, pc, #0, 12
   10cd4:	add	ip, ip, #90112	; 0x16000
   10cd8:	ldr	pc, [ip, #872]!	; 0x368

00010cdc <textdomain@plt>:
   10cdc:	add	ip, pc, #0, 12
   10ce0:	add	ip, ip, #90112	; 0x16000
   10ce4:	ldr	pc, [ip, #864]!	; 0x360

00010ce8 <geteuid@plt>:
   10ce8:	add	ip, pc, #0, 12
   10cec:	add	ip, ip, #90112	; 0x16000
   10cf0:	ldr	pc, [ip, #856]!	; 0x358

00010cf4 <iswprint@plt>:
   10cf4:	add	ip, pc, #0, 12
   10cf8:	add	ip, ip, #90112	; 0x16000
   10cfc:	ldr	pc, [ip, #848]!	; 0x350

00010d00 <getegid@plt>:
   10d00:	add	ip, pc, #0, 12
   10d04:	add	ip, ip, #90112	; 0x16000
   10d08:	ldr	pc, [ip, #840]!	; 0x348

00010d0c <lseek64@plt>:
   10d0c:	add	ip, pc, #0, 12
   10d10:	add	ip, ip, #90112	; 0x16000
   10d14:	ldr	pc, [ip, #832]!	; 0x340

00010d18 <__ctype_get_mb_cur_max@plt>:
   10d18:	add	ip, pc, #0, 12
   10d1c:	add	ip, ip, #90112	; 0x16000
   10d20:	ldr	pc, [ip, #824]!	; 0x338

00010d24 <__fpending@plt>:
   10d24:	add	ip, pc, #0, 12
   10d28:	add	ip, ip, #90112	; 0x16000
   10d2c:	ldr	pc, [ip, #816]!	; 0x330

00010d30 <ferror_unlocked@plt>:
   10d30:	add	ip, pc, #0, 12
   10d34:	add	ip, ip, #90112	; 0x16000
   10d38:	ldr	pc, [ip, #808]!	; 0x328

00010d3c <mbrtowc@plt>:
   10d3c:	add	ip, pc, #0, 12
   10d40:	add	ip, ip, #90112	; 0x16000
   10d44:	ldr	pc, [ip, #800]!	; 0x320

00010d48 <error@plt>:
   10d48:	add	ip, pc, #0, 12
   10d4c:	add	ip, ip, #90112	; 0x16000
   10d50:	ldr	pc, [ip, #792]!	; 0x318

00010d54 <malloc@plt>:
   10d54:	add	ip, pc, #0, 12
   10d58:	add	ip, ip, #90112	; 0x16000
   10d5c:	ldr	pc, [ip, #784]!	; 0x310

00010d60 <error_at_line@plt>:
   10d60:	add	ip, pc, #0, 12
   10d64:	add	ip, ip, #90112	; 0x16000
   10d68:	ldr	pc, [ip, #776]!	; 0x308

00010d6c <__libc_start_main@plt>:
   10d6c:	add	ip, pc, #0, 12
   10d70:	add	ip, ip, #90112	; 0x16000
   10d74:	ldr	pc, [ip, #768]!	; 0x300

00010d78 <__freading@plt>:
   10d78:	add	ip, pc, #0, 12
   10d7c:	add	ip, ip, #90112	; 0x16000
   10d80:	ldr	pc, [ip, #760]!	; 0x2f8

00010d84 <__gmon_start__@plt>:
   10d84:	add	ip, pc, #0, 12
   10d88:	add	ip, ip, #90112	; 0x16000
   10d8c:	ldr	pc, [ip, #752]!	; 0x2f0

00010d90 <__ctype_b_loc@plt>:
   10d90:	add	ip, pc, #0, 12
   10d94:	add	ip, ip, #90112	; 0x16000
   10d98:	ldr	pc, [ip, #744]!	; 0x2e8

00010d9c <exit@plt>:
   10d9c:	add	ip, pc, #0, 12
   10da0:	add	ip, ip, #90112	; 0x16000
   10da4:	ldr	pc, [ip, #736]!	; 0x2e0

00010da8 <strlen@plt>:
   10da8:	add	ip, pc, #0, 12
   10dac:	add	ip, ip, #90112	; 0x16000
   10db0:	ldr	pc, [ip, #728]!	; 0x2d8

00010db4 <__errno_location@plt>:
   10db4:	add	ip, pc, #0, 12
   10db8:	add	ip, ip, #90112	; 0x16000
   10dbc:	ldr	pc, [ip, #720]!	; 0x2d0

00010dc0 <__cxa_atexit@plt>:
   10dc0:	add	ip, pc, #0, 12
   10dc4:	add	ip, ip, #90112	; 0x16000
   10dc8:	ldr	pc, [ip, #712]!	; 0x2c8

00010dcc <__vasprintf_chk@plt>:
   10dcc:	add	ip, pc, #0, 12
   10dd0:	add	ip, ip, #90112	; 0x16000
   10dd4:	ldr	pc, [ip, #704]!	; 0x2c0

00010dd8 <memset@plt>:
   10dd8:	add	ip, pc, #0, 12
   10ddc:	add	ip, ip, #90112	; 0x16000
   10de0:	ldr	pc, [ip, #696]!	; 0x2b8

00010de4 <__printf_chk@plt>:
   10de4:	add	ip, pc, #0, 12
   10de8:	add	ip, ip, #90112	; 0x16000
   10dec:	ldr	pc, [ip, #688]!	; 0x2b0

00010df0 <fileno@plt>:
   10df0:	add	ip, pc, #0, 12
   10df4:	add	ip, ip, #90112	; 0x16000
   10df8:	ldr	pc, [ip, #680]!	; 0x2a8

00010dfc <__fprintf_chk@plt>:
   10dfc:	add	ip, pc, #0, 12
   10e00:	add	ip, ip, #90112	; 0x16000
   10e04:	ldr	pc, [ip, #672]!	; 0x2a0

00010e08 <fclose@plt>:
   10e08:	add	ip, pc, #0, 12
   10e0c:	add	ip, ip, #90112	; 0x16000
   10e10:	ldr	pc, [ip, #664]!	; 0x298

00010e14 <fseeko64@plt>:
   10e14:	add	ip, pc, #0, 12
   10e18:	add	ip, ip, #90112	; 0x16000
   10e1c:	ldr	pc, [ip, #656]!	; 0x290

00010e20 <setlocale@plt>:
   10e20:	add	ip, pc, #0, 12
   10e24:	add	ip, ip, #90112	; 0x16000
   10e28:	ldr	pc, [ip, #648]!	; 0x288

00010e2c <strrchr@plt>:
   10e2c:	add	ip, pc, #0, 12
   10e30:	add	ip, ip, #90112	; 0x16000
   10e34:	ldr	pc, [ip, #640]!	; 0x280

00010e38 <nl_langinfo@plt>:
   10e38:	add	ip, pc, #0, 12
   10e3c:	add	ip, ip, #90112	; 0x16000
   10e40:	ldr	pc, [ip, #632]!	; 0x278

00010e44 <euidaccess@plt>:
   10e44:	add	ip, pc, #0, 12
   10e48:	add	ip, ip, #90112	; 0x16000
   10e4c:	ldr	pc, [ip, #624]!	; 0x270

00010e50 <bindtextdomain@plt>:
   10e50:	add	ip, pc, #0, 12
   10e54:	add	ip, ip, #90112	; 0x16000
   10e58:	ldr	pc, [ip, #616]!	; 0x268

00010e5c <__xstat64@plt>:
   10e5c:	add	ip, pc, #0, 12
   10e60:	add	ip, ip, #90112	; 0x16000
   10e64:	ldr	pc, [ip, #608]!	; 0x260

00010e68 <isatty@plt>:
   10e68:	add	ip, pc, #0, 12
   10e6c:	add	ip, ip, #90112	; 0x16000
   10e70:	ldr	pc, [ip, #600]!	; 0x258

00010e74 <fputs@plt>:
   10e74:	add	ip, pc, #0, 12
   10e78:	add	ip, ip, #90112	; 0x16000
   10e7c:	ldr	pc, [ip, #592]!	; 0x250

00010e80 <strncmp@plt>:
   10e80:	add	ip, pc, #0, 12
   10e84:	add	ip, ip, #90112	; 0x16000
   10e88:	ldr	pc, [ip, #584]!	; 0x248

00010e8c <abort@plt>:
   10e8c:	add	ip, pc, #0, 12
   10e90:	add	ip, ip, #90112	; 0x16000
   10e94:	ldr	pc, [ip, #576]!	; 0x240

00010e98 <__lxstat64@plt>:
   10e98:	add	ip, pc, #0, 12
   10e9c:	add	ip, ip, #90112	; 0x16000
   10ea0:	ldr	pc, [ip, #568]!	; 0x238

Disassembly of section .text:

00010ea8 <.text>:
   10ea8:	push	{r4, lr}
   10eac:	bl	10db4 <__errno_location@plt>
   10eb0:	mov	r3, #12
   10eb4:	str	r3, [r0]
   10eb8:	mov	r0, #0
   10ebc:	pop	{r4, pc}
   10ec0:	push	{r4, r5, r6, r7, lr}
   10ec4:	mov	r7, r0
   10ec8:	sub	sp, sp, #20
   10ecc:	mov	r5, r1
   10ed0:	ldr	r0, [r1]
   10ed4:	bl	12804 <__lxstat64@plt+0x196c>
   10ed8:	ldr	r1, [pc, #332]	; 1102c <__lxstat64@plt+0x194>
   10edc:	mov	r0, #6
   10ee0:	bl	10e20 <setlocale@plt>
   10ee4:	ldr	r1, [pc, #324]	; 11030 <__lxstat64@plt+0x198>
   10ee8:	ldr	r0, [pc, #324]	; 11034 <__lxstat64@plt+0x19c>
   10eec:	bl	10e50 <bindtextdomain@plt>
   10ef0:	ldr	r0, [pc, #316]	; 11034 <__lxstat64@plt+0x19c>
   10ef4:	bl	10cdc <textdomain@plt>
   10ef8:	ldr	r3, [pc, #312]	; 11038 <__lxstat64@plt+0x1a0>
   10efc:	mov	r2, #2
   10f00:	ldr	r6, [pc, #308]	; 1103c <__lxstat64@plt+0x1a4>
   10f04:	ldr	r0, [pc, #308]	; 11040 <__lxstat64@plt+0x1a8>
   10f08:	str	r2, [r3]
   10f0c:	bl	151fc <__lxstat64@plt+0x4364>
   10f10:	cmp	r7, #2
   10f14:	str	r5, [r6]
   10f18:	bne	10f84 <__lxstat64@plt+0xec>
   10f1c:	ldr	r4, [r5, #4]
   10f20:	ldr	r1, [pc, #284]	; 11044 <__lxstat64@plt+0x1ac>
   10f24:	mov	r0, r4
   10f28:	bl	10c58 <strcmp@plt>
   10f2c:	cmp	r0, #0
   10f30:	bne	10f38 <__lxstat64@plt+0xa0>
   10f34:	bl	12304 <__lxstat64@plt+0x146c>
   10f38:	mov	r0, r4
   10f3c:	ldr	r1, [pc, #260]	; 11048 <__lxstat64@plt+0x1b0>
   10f40:	bl	10c58 <strcmp@plt>
   10f44:	subs	r4, r0, #0
   10f48:	bne	10f8c <__lxstat64@plt+0xf4>
   10f4c:	ldr	r3, [pc, #248]	; 1104c <__lxstat64@plt+0x1b4>
   10f50:	ldr	r0, [pc, #248]	; 11050 <__lxstat64@plt+0x1b8>
   10f54:	ldr	r2, [pc, #248]	; 11054 <__lxstat64@plt+0x1bc>
   10f58:	stmib	sp, {r3, r4}
   10f5c:	ldr	r3, [pc, #244]	; 11058 <__lxstat64@plt+0x1c0>
   10f60:	ldr	r1, [pc, #244]	; 1105c <__lxstat64@plt+0x1c4>
   10f64:	str	r3, [sp]
   10f68:	ldr	r3, [pc, #240]	; 11060 <__lxstat64@plt+0x1c8>
   10f6c:	ldr	r0, [r0]
   10f70:	ldr	r3, [r3]
   10f74:	bl	14678 <__lxstat64@plt+0x37e0>
   10f78:	mov	r0, r4
   10f7c:	add	sp, sp, #20
   10f80:	pop	{r4, r5, r6, r7, pc}
   10f84:	cmp	r7, #1
   10f88:	ble	10fa4 <__lxstat64@plt+0x10c>
   10f8c:	sub	r3, r7, #-1073741823	; 0xc0000001
   10f90:	ldr	r1, [pc, #204]	; 11064 <__lxstat64@plt+0x1cc>
   10f94:	ldr	r0, [r5, r3, lsl #2]
   10f98:	bl	10c58 <strcmp@plt>
   10f9c:	subs	r5, r0, #0
   10fa0:	beq	10fcc <__lxstat64@plt+0x134>
   10fa4:	ldr	r1, [pc, #188]	; 11068 <__lxstat64@plt+0x1d0>
   10fa8:	mov	r2, #5
   10fac:	mov	r0, #0
   10fb0:	bl	10cc4 <dcgettext@plt>
   10fb4:	mov	r4, r0
   10fb8:	ldr	r0, [pc, #164]	; 11064 <__lxstat64@plt+0x1cc>
   10fbc:	bl	13e04 <__lxstat64@plt+0x2f6c>
   10fc0:	mov	r1, r0
   10fc4:	mov	r0, r4
   10fc8:	bl	112f0 <__lxstat64@plt+0x458>
   10fcc:	sub	r4, r7, #1
   10fd0:	mov	r3, #1
   10fd4:	cmp	r4, r3
   10fd8:	stmib	r6, {r3, r4}
   10fdc:	beq	10f78 <__lxstat64@plt+0xe0>
   10fe0:	sub	r0, r7, #2
   10fe4:	bl	11e44 <__lxstat64@plt+0xfac>
   10fe8:	ldr	r4, [r6, #4]
   10fec:	ldr	r3, [r6, #8]
   10ff0:	cmp	r4, r3
   10ff4:	eoreq	r4, r0, #1
   10ff8:	uxtbeq	r4, r4
   10ffc:	beq	10f78 <__lxstat64@plt+0xe0>
   11000:	ldr	r1, [pc, #100]	; 1106c <__lxstat64@plt+0x1d4>
   11004:	mov	r2, #5
   11008:	mov	r0, r5
   1100c:	bl	10cc4 <dcgettext@plt>
   11010:	ldr	r3, [r6]
   11014:	mov	r5, r0
   11018:	ldr	r0, [r3, r4, lsl #2]
   1101c:	bl	13e04 <__lxstat64@plt+0x2f6c>
   11020:	mov	r1, r0
   11024:	mov	r0, r5
   11028:	b	10fc8 <__lxstat64@plt+0x130>
   1102c:	andeq	r5, r1, r1, asr #8
   11030:	andeq	r6, r1, r0, lsr #2
   11034:	andeq	r6, r1, sp, ror r0
   11038:	andeq	r7, r2, ip, ror #1
   1103c:	andeq	r7, r2, r4, asr #2
   11040:	andeq	r2, r1, r8, asr #13
   11044:	andeq	r6, r1, r8, lsr r1
   11048:	andeq	r6, r1, pc, lsr r1
   1104c:	andeq	r6, r1, r9, asr #2
   11050:	andeq	r7, r2, ip, lsr r1
   11054:	andeq	r6, r1, r9, ror r0
   11058:	andeq	r6, r1, sl, asr r1
   1105c:	andeq	r6, r1, r8, lsr r0
   11060:	andeq	r7, r2, r8, ror #1
   11064:	andeq	r6, r1, fp, ror #2
   11068:	andeq	r6, r1, sp, ror #2
   1106c:	andeq	r6, r1, r8, ror r1
   11070:	mov	fp, #0
   11074:	mov	lr, #0
   11078:	pop	{r1}		; (ldr r1, [sp], #4)
   1107c:	mov	r2, sp
   11080:	push	{r2}		; (str r2, [sp, #-4]!)
   11084:	push	{r0}		; (str r0, [sp, #-4]!)
   11088:	ldr	ip, [pc, #16]	; 110a0 <__lxstat64@plt+0x208>
   1108c:	push	{ip}		; (str ip, [sp, #-4]!)
   11090:	ldr	r0, [pc, #12]	; 110a4 <__lxstat64@plt+0x20c>
   11094:	ldr	r3, [pc, #12]	; 110a8 <__lxstat64@plt+0x210>
   11098:	bl	10d6c <__libc_start_main@plt>
   1109c:	bl	10e8c <abort@plt>
   110a0:	strdeq	r5, [r1], -r8
   110a4:	andeq	r0, r1, r0, asr #29
   110a8:	muleq	r1, r8, r1
   110ac:	ldr	r3, [pc, #20]	; 110c8 <__lxstat64@plt+0x230>
   110b0:	ldr	r2, [pc, #20]	; 110cc <__lxstat64@plt+0x234>
   110b4:	add	r3, pc, r3
   110b8:	ldr	r2, [r3, r2]
   110bc:	cmp	r2, #0
   110c0:	bxeq	lr
   110c4:	b	10d84 <__gmon_start__@plt>
   110c8:	andeq	r5, r1, r4, asr #30
   110cc:	ldrdeq	r0, [r0], -ip
   110d0:	ldr	r0, [pc, #24]	; 110f0 <__lxstat64@plt+0x258>
   110d4:	ldr	r3, [pc, #24]	; 110f4 <__lxstat64@plt+0x25c>
   110d8:	cmp	r3, r0
   110dc:	bxeq	lr
   110e0:	ldr	r3, [pc, #16]	; 110f8 <__lxstat64@plt+0x260>
   110e4:	cmp	r3, #0
   110e8:	bxeq	lr
   110ec:	bx	r3
   110f0:	andeq	r7, r2, r0, lsr r1
   110f4:	andeq	r7, r2, r0, lsr r1
   110f8:	andeq	r0, r0, r0
   110fc:	ldr	r0, [pc, #36]	; 11128 <__lxstat64@plt+0x290>
   11100:	ldr	r1, [pc, #36]	; 1112c <__lxstat64@plt+0x294>
   11104:	sub	r1, r1, r0
   11108:	asr	r1, r1, #2
   1110c:	add	r1, r1, r1, lsr #31
   11110:	asrs	r1, r1, #1
   11114:	bxeq	lr
   11118:	ldr	r3, [pc, #16]	; 11130 <__lxstat64@plt+0x298>
   1111c:	cmp	r3, #0
   11120:	bxeq	lr
   11124:	bx	r3
   11128:	andeq	r7, r2, r0, lsr r1
   1112c:	andeq	r7, r2, r0, lsr r1
   11130:	andeq	r0, r0, r0
   11134:	push	{r4, lr}
   11138:	ldr	r4, [pc, #24]	; 11158 <__lxstat64@plt+0x2c0>
   1113c:	ldrb	r3, [r4]
   11140:	cmp	r3, #0
   11144:	popne	{r4, pc}
   11148:	bl	110d0 <__lxstat64@plt+0x238>
   1114c:	mov	r3, #1
   11150:	strb	r3, [r4]
   11154:	pop	{r4, pc}
   11158:	andeq	r7, r2, r0, asr #2
   1115c:	b	110fc <__lxstat64@plt+0x264>
   11160:	ldr	r3, [pc, #28]	; 11184 <__lxstat64@plt+0x2ec>
   11164:	ldm	r3, {r1, r2}
   11168:	add	r0, r2, #1
   1116c:	str	r0, [r3, #4]
   11170:	ldr	r3, [r1, r2, lsl #2]
   11174:	ldrb	r0, [r3]
   11178:	adds	r0, r0, #0
   1117c:	movne	r0, #1
   11180:	bx	lr
   11184:	andeq	r7, r2, r4, asr #2
   11188:	push	{r4, lr}
   1118c:	mov	r4, r0
   11190:	ldr	r1, [pc, #240]	; 11288 <__lxstat64@plt+0x3f0>
   11194:	bl	10c58 <strcmp@plt>
   11198:	cmp	r0, #0
   1119c:	beq	11280 <__lxstat64@plt+0x3e8>
   111a0:	ldr	r1, [pc, #228]	; 1128c <__lxstat64@plt+0x3f4>
   111a4:	mov	r0, r4
   111a8:	bl	10c58 <strcmp@plt>
   111ac:	cmp	r0, #0
   111b0:	beq	11280 <__lxstat64@plt+0x3e8>
   111b4:	ldr	r1, [pc, #212]	; 11290 <__lxstat64@plt+0x3f8>
   111b8:	mov	r0, r4
   111bc:	bl	10c58 <strcmp@plt>
   111c0:	cmp	r0, #0
   111c4:	beq	11280 <__lxstat64@plt+0x3e8>
   111c8:	ldr	r1, [pc, #196]	; 11294 <__lxstat64@plt+0x3fc>
   111cc:	mov	r0, r4
   111d0:	bl	10c58 <strcmp@plt>
   111d4:	cmp	r0, #0
   111d8:	beq	11280 <__lxstat64@plt+0x3e8>
   111dc:	ldr	r1, [pc, #180]	; 11298 <__lxstat64@plt+0x400>
   111e0:	mov	r0, r4
   111e4:	bl	10c58 <strcmp@plt>
   111e8:	cmp	r0, #0
   111ec:	beq	11280 <__lxstat64@plt+0x3e8>
   111f0:	ldr	r1, [pc, #164]	; 1129c <__lxstat64@plt+0x404>
   111f4:	mov	r0, r4
   111f8:	bl	10c58 <strcmp@plt>
   111fc:	cmp	r0, #0
   11200:	beq	11280 <__lxstat64@plt+0x3e8>
   11204:	ldr	r1, [pc, #148]	; 112a0 <__lxstat64@plt+0x408>
   11208:	mov	r0, r4
   1120c:	bl	10c58 <strcmp@plt>
   11210:	cmp	r0, #0
   11214:	beq	11280 <__lxstat64@plt+0x3e8>
   11218:	ldr	r1, [pc, #132]	; 112a4 <__lxstat64@plt+0x40c>
   1121c:	mov	r0, r4
   11220:	bl	10c58 <strcmp@plt>
   11224:	cmp	r0, #0
   11228:	beq	11280 <__lxstat64@plt+0x3e8>
   1122c:	ldr	r1, [pc, #116]	; 112a8 <__lxstat64@plt+0x410>
   11230:	mov	r0, r4
   11234:	bl	10c58 <strcmp@plt>
   11238:	cmp	r0, #0
   1123c:	beq	11280 <__lxstat64@plt+0x3e8>
   11240:	ldr	r1, [pc, #100]	; 112ac <__lxstat64@plt+0x414>
   11244:	mov	r0, r4
   11248:	bl	10c58 <strcmp@plt>
   1124c:	cmp	r0, #0
   11250:	beq	11280 <__lxstat64@plt+0x3e8>
   11254:	ldr	r1, [pc, #84]	; 112b0 <__lxstat64@plt+0x418>
   11258:	mov	r0, r4
   1125c:	bl	10c58 <strcmp@plt>
   11260:	cmp	r0, #0
   11264:	beq	11280 <__lxstat64@plt+0x3e8>
   11268:	ldr	r1, [pc, #68]	; 112b4 <__lxstat64@plt+0x41c>
   1126c:	mov	r0, r4
   11270:	bl	10c58 <strcmp@plt>
   11274:	clz	r0, r0
   11278:	lsr	r0, r0, #5
   1127c:	pop	{r4, pc}
   11280:	mov	r0, #1
   11284:	pop	{r4, pc}
   11288:	andeq	r5, r1, r9, ror r2
   1128c:	andeq	r5, r1, r8, ror r2
   11290:	andeq	r5, r1, fp, ror r2
   11294:	andeq	r5, r1, lr, ror r2
   11298:	andeq	r5, r1, r2, lsl #5
   1129c:	andeq	r5, r1, r6, lsl #5
   112a0:	andeq	r5, r1, sl, lsl #5
   112a4:	andeq	r5, r1, lr, lsl #5
   112a8:	muleq	r1, r2, r2
   112ac:	muleq	r1, r6, r2
   112b0:	muleq	r1, sl, r2
   112b4:	muleq	r1, lr, r2
   112b8:	push	{r4, lr}
   112bc:	sub	sp, sp, #104	; 0x68
   112c0:	mov	r4, r1
   112c4:	mov	r1, sp
   112c8:	bl	15214 <__lxstat64@plt+0x437c>
   112cc:	cmp	r0, #0
   112d0:	ldreq	r3, [sp, #80]	; 0x50
   112d4:	moveq	r0, #1
   112d8:	movne	r0, #0
   112dc:	streq	r3, [r4]
   112e0:	ldreq	r3, [sp, #84]	; 0x54
   112e4:	streq	r3, [r4, #4]
   112e8:	add	sp, sp, #104	; 0x68
   112ec:	pop	{r4, pc}
   112f0:	push	{r0, r1, r2, r3}
   112f4:	push	{r0, r1, r2, lr}
   112f8:	mov	r1, #0
   112fc:	add	r3, sp, #20
   11300:	mov	r0, r1
   11304:	ldr	r2, [sp, #16]
   11308:	str	r3, [sp, #4]
   1130c:	bl	1421c <__lxstat64@plt+0x3384>
   11310:	mov	r0, #2
   11314:	bl	10d9c <exit@plt>
   11318:	push	{r4, r5, r6, lr}
   1131c:	mov	r4, r0
   11320:	bl	10d90 <__ctype_b_loc@plt>
   11324:	ldr	ip, [r0]
   11328:	mov	r3, r4
   1132c:	mov	r0, r3
   11330:	add	r3, r3, #1
   11334:	ldrb	r2, [r3, #-1]
   11338:	lsl	r1, r2, #1
   1133c:	ldrh	r1, [ip, r1]
   11340:	tst	r1, #1
   11344:	bne	1132c <__lxstat64@plt+0x494>
   11348:	cmp	r2, #43	; 0x2b
   1134c:	moveq	r0, r3
   11350:	beq	11360 <__lxstat64@plt+0x4c8>
   11354:	cmp	r2, #45	; 0x2d
   11358:	movne	r3, r0
   1135c:	addeq	r3, r0, #1
   11360:	ldrb	r2, [r3], #1
   11364:	sub	r2, r2, #48	; 0x30
   11368:	cmp	r2, #9
   1136c:	bhi	113a8 <__lxstat64@plt+0x510>
   11370:	mov	r2, r3
   11374:	add	r3, r3, #1
   11378:	ldrb	r1, [r2]
   1137c:	sub	r1, r1, #48	; 0x30
   11380:	cmp	r1, #9
   11384:	bls	11370 <__lxstat64@plt+0x4d8>
   11388:	sub	r3, r2, #1
   1138c:	ldrb	r2, [r3, #1]!
   11390:	lsl	r1, r2, #1
   11394:	ldrh	r1, [ip, r1]
   11398:	tst	r1, #1
   1139c:	bne	1138c <__lxstat64@plt+0x4f4>
   113a0:	cmp	r2, #0
   113a4:	popeq	{r4, r5, r6, pc}
   113a8:	ldr	r1, [pc, #32]	; 113d0 <__lxstat64@plt+0x538>
   113ac:	mov	r2, #5
   113b0:	mov	r0, #0
   113b4:	bl	10cc4 <dcgettext@plt>
   113b8:	mov	r5, r0
   113bc:	mov	r0, r4
   113c0:	bl	13e04 <__lxstat64@plt+0x2f6c>
   113c4:	mov	r1, r0
   113c8:	mov	r0, r5
   113cc:	bl	112f0 <__lxstat64@plt+0x458>
   113d0:	andeq	r5, r1, r2, lsr #5
   113d4:	push	{r4, lr}
   113d8:	mov	r2, #5
   113dc:	mov	r0, #0
   113e0:	ldr	r1, [pc, #40]	; 11410 <__lxstat64@plt+0x578>
   113e4:	bl	10cc4 <dcgettext@plt>
   113e8:	ldr	r2, [pc, #36]	; 11414 <__lxstat64@plt+0x57c>
   113ec:	mov	r4, r0
   113f0:	ldr	r3, [r2, #8]
   113f4:	ldr	r2, [r2]
   113f8:	sub	r3, r3, #-1073741823	; 0xc0000001
   113fc:	ldr	r0, [r2, r3, lsl #2]
   11400:	bl	13e04 <__lxstat64@plt+0x2f6c>
   11404:	mov	r1, r0
   11408:	mov	r0, r4
   1140c:	bl	112f0 <__lxstat64@plt+0x458>
   11410:			; <UNDEFINED> instruction: 0x000152b5
   11414:	andeq	r7, r2, r4, asr #2
   11418:	ldr	r2, [pc, #36]	; 11444 <__lxstat64@plt+0x5ac>
   1141c:	cmp	r0, #0
   11420:	ldr	r3, [r2, #4]
   11424:	add	r3, r3, #1
   11428:	str	r3, [r2, #4]
   1142c:	bxeq	lr
   11430:	ldr	r2, [r2, #8]
   11434:	cmp	r3, r2
   11438:	bxlt	lr
   1143c:	push	{r4, lr}
   11440:	bl	113d4 <__lxstat64@plt+0x53c>
   11444:	andeq	r7, r2, r4, asr #2
   11448:	push	{r4, lr}
   1144c:	mov	r0, #1
   11450:	bl	11418 <__lxstat64@plt+0x580>
   11454:	ldr	r2, [pc, #12]	; 11468 <__lxstat64@plt+0x5d0>
   11458:	ldr	r3, [r2, #4]
   1145c:	add	r3, r3, #1
   11460:	str	r3, [r2, #4]
   11464:	pop	{r4, pc}
   11468:	andeq	r7, r2, r4, asr #2
   1146c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11470:	subs	r8, r0, #0
   11474:	sub	sp, sp, #212	; 0xd4
   11478:	beq	11484 <__lxstat64@plt+0x5ec>
   1147c:	mov	r0, #0
   11480:	bl	11418 <__lxstat64@plt+0x580>
   11484:	ldr	r4, [pc, #1000]	; 11874 <__lxstat64@plt+0x9dc>
   11488:	ldr	r5, [r4]
   1148c:	ldr	r3, [r4, #4]
   11490:	ldr	r2, [r4, #8]
   11494:	add	r7, r3, #1
   11498:	sub	r2, r2, #2
   1149c:	cmp	r2, r7
   114a0:	ble	115ac <__lxstat64@plt+0x714>
   114a4:	add	r3, r3, #2
   114a8:	ldr	r1, [pc, #968]	; 11878 <__lxstat64@plt+0x9e0>
   114ac:	ldr	r0, [r5, r3, lsl #2]
   114b0:	bl	10c58 <strcmp@plt>
   114b4:	cmp	r0, #0
   114b8:	bne	115ac <__lxstat64@plt+0x714>
   114bc:	mov	sl, #1
   114c0:	bl	11418 <__lxstat64@plt+0x580>
   114c4:	ldr	r0, [r5, r7, lsl #2]
   114c8:	lsl	r9, r7, #2
   114cc:	ldrb	r3, [r0]
   114d0:	cmp	r3, #45	; 0x2d
   114d4:	bne	117f0 <__lxstat64@plt+0x958>
   114d8:	ldrb	r3, [r0, #1]
   114dc:	add	r6, r5, r9
   114e0:	cmp	r3, #103	; 0x67
   114e4:	cmpne	r3, #108	; 0x6c
   114e8:	bne	114fc <__lxstat64@plt+0x664>
   114ec:	ldrb	r2, [r0, #2]
   114f0:	cmp	r2, #116	; 0x74
   114f4:	cmpne	r2, #101	; 0x65
   114f8:	beq	11510 <__lxstat64@plt+0x678>
   114fc:	cmp	r3, #101	; 0x65
   11500:	bne	115b4 <__lxstat64@plt+0x71c>
   11504:	ldrb	r2, [r0, #2]
   11508:	cmp	r2, #113	; 0x71
   1150c:	bne	116a8 <__lxstat64@plt+0x810>
   11510:	ldrb	fp, [r0, #3]
   11514:	cmp	fp, #0
   11518:	bne	11690 <__lxstat64@plt+0x7f8>
   1151c:	cmp	r8, #0
   11520:	ldr	r0, [r6, #-4]
   11524:	beq	11644 <__lxstat64@plt+0x7ac>
   11528:	bl	10da8 <strlen@plt>
   1152c:	mov	r2, sp
   11530:	mov	r1, fp
   11534:	bl	1279c <__lxstat64@plt+0x1904>
   11538:	ldr	r3, [r4]
   1153c:	cmp	sl, #0
   11540:	mov	r5, r0
   11544:	add	r9, r3, r9
   11548:	beq	1164c <__lxstat64@plt+0x7b4>
   1154c:	ldr	r0, [r9, #8]
   11550:	bl	10da8 <strlen@plt>
   11554:	add	r2, sp, #104	; 0x68
   11558:	mov	r1, #0
   1155c:	bl	1279c <__lxstat64@plt+0x1904>
   11560:	mov	r1, r0
   11564:	mov	r0, r5
   11568:	bl	13ed0 <__lxstat64@plt+0x3038>
   1156c:	ldr	r3, [r4]
   11570:	ldr	r2, [r4, #4]
   11574:	ldr	r1, [r3, r7, lsl #2]
   11578:	add	r2, r2, #3
   1157c:	str	r2, [r4, #4]
   11580:	ldrb	r3, [r1, #2]
   11584:	ldrb	r2, [r1, #1]
   11588:	sub	r3, r3, #101	; 0x65
   1158c:	clz	r3, r3
   11590:	cmp	r2, #108	; 0x6c
   11594:	lsr	r3, r3, #5
   11598:	bne	11658 <__lxstat64@plt+0x7c0>
   1159c:	cmp	r3, r0
   115a0:	movle	r0, #0
   115a4:	movgt	r0, #1
   115a8:	b	11670 <__lxstat64@plt+0x7d8>
   115ac:	mov	sl, #0
   115b0:	b	114c4 <__lxstat64@plt+0x62c>
   115b4:	cmp	r3, #110	; 0x6e
   115b8:	bne	11698 <__lxstat64@plt+0x800>
   115bc:	ldrb	r2, [r0, #2]
   115c0:	cmp	r2, #101	; 0x65
   115c4:	beq	11510 <__lxstat64@plt+0x678>
   115c8:	ldrb	r3, [r0, #2]
   115cc:	cmp	r3, #116	; 0x74
   115d0:	bne	117c8 <__lxstat64@plt+0x930>
   115d4:	ldrb	r0, [r0, #3]
   115d8:	cmp	r0, #0
   115dc:	bne	117c8 <__lxstat64@plt+0x930>
   115e0:	ldr	r3, [r4, #4]
   115e4:	add	r3, r3, #3
   115e8:	str	r3, [r4, #4]
   115ec:	orrs	r3, sl, r8
   115f0:	movne	r2, #5
   115f4:	ldrne	r1, [pc, #640]	; 1187c <__lxstat64@plt+0x9e4>
   115f8:	bne	116dc <__lxstat64@plt+0x844>
   115fc:	mov	r5, sp
   11600:	add	r7, sp, #104	; 0x68
   11604:	mov	r1, r5
   11608:	ldr	r0, [r6, #-4]
   1160c:	bl	112b8 <__lxstat64@plt+0x420>
   11610:	mov	r4, r0
   11614:	mov	r1, r7
   11618:	ldr	r0, [r6, #4]
   1161c:	bl	112b8 <__lxstat64@plt+0x420>
   11620:	cmp	r4, #0
   11624:	beq	116f8 <__lxstat64@plt+0x860>
   11628:	cmp	r0, #0
   1162c:	beq	117c0 <__lxstat64@plt+0x928>
   11630:	ldm	r7, {r2, r3}
   11634:	ldm	r5, {r0, r1}
   11638:	bl	140a8 <__lxstat64@plt+0x3210>
   1163c:	cmp	r0, #0
   11640:	b	115a0 <__lxstat64@plt+0x708>
   11644:	bl	11318 <__lxstat64@plt+0x480>
   11648:	b	11538 <__lxstat64@plt+0x6a0>
   1164c:	ldr	r0, [r9, #4]
   11650:	bl	11318 <__lxstat64@plt+0x480>
   11654:	b	11560 <__lxstat64@plt+0x6c8>
   11658:	cmp	r2, #103	; 0x67
   1165c:	bne	11678 <__lxstat64@plt+0x7e0>
   11660:	rsb	r3, r3, #0
   11664:	cmp	r3, r0
   11668:	movge	r0, #0
   1166c:	movlt	r0, #1
   11670:	add	sp, sp, #212	; 0xd4
   11674:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11678:	adds	r0, r0, #0
   1167c:	movne	r0, #1
   11680:	sub	r0, r0, r3
   11684:	clz	r0, r0
   11688:	lsr	r0, r0, #5
   1168c:	b	11670 <__lxstat64@plt+0x7d8>
   11690:	cmp	r3, #110	; 0x6e
   11694:	beq	115c8 <__lxstat64@plt+0x730>
   11698:	cmp	r3, #111	; 0x6f
   1169c:	beq	11744 <__lxstat64@plt+0x8ac>
   116a0:	cmp	r3, #101	; 0x65
   116a4:	bne	117c8 <__lxstat64@plt+0x930>
   116a8:	ldrb	r3, [r0, #2]
   116ac:	cmp	r3, #102	; 0x66
   116b0:	bne	117c8 <__lxstat64@plt+0x930>
   116b4:	ldrb	r0, [r0, #3]
   116b8:	cmp	r0, #0
   116bc:	bne	117c8 <__lxstat64@plt+0x930>
   116c0:	ldr	r3, [r4, #4]
   116c4:	add	r3, r3, #3
   116c8:	str	r3, [r4, #4]
   116cc:	orrs	r3, sl, r8
   116d0:	beq	116e4 <__lxstat64@plt+0x84c>
   116d4:	ldr	r1, [pc, #420]	; 11880 <__lxstat64@plt+0x9e8>
   116d8:	mov	r2, #5
   116dc:	bl	10cc4 <dcgettext@plt>
   116e0:	bl	112f0 <__lxstat64@plt+0x458>
   116e4:	mov	r1, sp
   116e8:	ldr	r0, [r6, #-4]
   116ec:	bl	15214 <__lxstat64@plt+0x437c>
   116f0:	cmp	r0, #0
   116f4:	beq	11700 <__lxstat64@plt+0x868>
   116f8:	mov	r0, #0
   116fc:	b	11670 <__lxstat64@plt+0x7d8>
   11700:	add	r1, sp, #104	; 0x68
   11704:	ldr	r0, [r6, #4]
   11708:	bl	15214 <__lxstat64@plt+0x437c>
   1170c:	cmp	r0, #0
   11710:	bne	116f8 <__lxstat64@plt+0x860>
   11714:	ldrd	r0, [sp]
   11718:	ldrd	r2, [sp, #104]	; 0x68
   1171c:	cmp	r1, r3
   11720:	cmpeq	r0, r2
   11724:	bne	116f8 <__lxstat64@plt+0x860>
   11728:	ldrd	r0, [sp, #96]	; 0x60
   1172c:	ldrd	r2, [sp, #200]	; 0xc8
   11730:	cmp	r1, r3
   11734:	cmpeq	r0, r2
   11738:	moveq	r0, #1
   1173c:	movne	r0, #0
   11740:	b	11670 <__lxstat64@plt+0x7d8>
   11744:	ldrb	r3, [r0, #2]
   11748:	cmp	r3, #116	; 0x74
   1174c:	bne	117c8 <__lxstat64@plt+0x930>
   11750:	ldrb	r0, [r0, #3]
   11754:	cmp	r0, #0
   11758:	bne	117c8 <__lxstat64@plt+0x930>
   1175c:	ldr	r3, [r4, #4]
   11760:	add	r3, r3, #3
   11764:	str	r3, [r4, #4]
   11768:	orrs	r3, sl, r8
   1176c:	movne	r2, #5
   11770:	ldrne	r1, [pc, #268]	; 11884 <__lxstat64@plt+0x9ec>
   11774:	bne	116dc <__lxstat64@plt+0x844>
   11778:	mov	r4, sp
   1177c:	add	r5, sp, #104	; 0x68
   11780:	mov	r1, r4
   11784:	ldr	r0, [r6, #-4]
   11788:	bl	112b8 <__lxstat64@plt+0x420>
   1178c:	mov	r7, r0
   11790:	mov	r1, r5
   11794:	ldr	r0, [r6, #4]
   11798:	bl	112b8 <__lxstat64@plt+0x420>
   1179c:	cmp	r0, #0
   117a0:	beq	11670 <__lxstat64@plt+0x7d8>
   117a4:	cmp	r7, #0
   117a8:	beq	117c0 <__lxstat64@plt+0x928>
   117ac:	ldm	r5, {r2, r3}
   117b0:	ldm	r4, {r0, r1}
   117b4:	bl	140a8 <__lxstat64@plt+0x3210>
   117b8:	lsr	r0, r0, #31
   117bc:	b	11670 <__lxstat64@plt+0x7d8>
   117c0:	mov	r0, #1
   117c4:	b	11670 <__lxstat64@plt+0x7d8>
   117c8:	ldr	r1, [pc, #184]	; 11888 <__lxstat64@plt+0x9f0>
   117cc:	mov	r2, #5
   117d0:	mov	r0, #0
   117d4:	bl	10cc4 <dcgettext@plt>
   117d8:	mov	r4, r0
   117dc:	ldr	r0, [r5, r7, lsl #2]
   117e0:	bl	13e04 <__lxstat64@plt+0x2f6c>
   117e4:	mov	r1, r0
   117e8:	mov	r0, r4
   117ec:	bl	112f0 <__lxstat64@plt+0x458>
   117f0:	cmp	r3, #61	; 0x3d
   117f4:	bne	11840 <__lxstat64@plt+0x9a8>
   117f8:	ldrb	r3, [r0, #1]
   117fc:	cmp	r3, #0
   11800:	beq	11818 <__lxstat64@plt+0x980>
   11804:	cmp	r3, #61	; 0x3d
   11808:	bne	11840 <__lxstat64@plt+0x9a8>
   1180c:	ldrb	r3, [r0, #2]
   11810:	cmp	r3, #0
   11814:	bne	11840 <__lxstat64@plt+0x9a8>
   11818:	ldr	r6, [r4, #4]
   1181c:	add	r3, r5, r6, lsl #2
   11820:	ldr	r0, [r5, r6, lsl #2]
   11824:	ldr	r1, [r3, #8]
   11828:	bl	10c58 <strcmp@plt>
   1182c:	clz	r0, r0
   11830:	lsr	r0, r0, #5
   11834:	add	r6, r6, #3
   11838:	str	r6, [r4, #4]
   1183c:	b	11670 <__lxstat64@plt+0x7d8>
   11840:	ldr	r1, [pc, #68]	; 1188c <__lxstat64@plt+0x9f4>
   11844:	bl	10c58 <strcmp@plt>
   11848:	cmp	r0, #0
   1184c:	bne	11870 <__lxstat64@plt+0x9d8>
   11850:	ldr	r6, [r4, #4]
   11854:	add	r3, r5, r6, lsl #2
   11858:	ldr	r0, [r5, r6, lsl #2]
   1185c:	ldr	r1, [r3, #8]
   11860:	bl	10c58 <strcmp@plt>
   11864:	adds	r0, r0, #0
   11868:	movne	r0, #1
   1186c:	b	11834 <__lxstat64@plt+0x99c>
   11870:	bl	10e8c <abort@plt>
   11874:	andeq	r7, r2, r4, asr #2
   11878:	strdeq	r5, [r1], -sl
   1187c:	andeq	r5, r1, pc, asr #5
   11880:	andeq	r5, r1, r6, ror #5
   11884:	strdeq	r5, [r1], -sp
   11888:	andeq	r5, r1, r4, lsl r3
   1188c:	andeq	r5, r1, r8, ror r2
   11890:	push	{r4, r5, r6, lr}
   11894:	sub	sp, sp, #120	; 0x78
   11898:	ldr	r4, [pc, #1320]	; 11dc8 <__lxstat64@plt+0xf30>
   1189c:	ldm	r4, {r5, r6}
   118a0:	ldr	r3, [r5, r6, lsl #2]
   118a4:	ldrb	r3, [r3, #1]
   118a8:	sub	r3, r3, #71	; 0x47
   118ac:	cmp	r3, #51	; 0x33
   118b0:	ldrls	pc, [pc, r3, lsl #2]
   118b4:	b	11988 <__lxstat64@plt+0xaf0>
   118b8:	ldrdeq	r1, [r1], -r8
   118bc:	andeq	r1, r1, r8, lsl #19
   118c0:	andeq	r1, r1, r8, lsl #19
   118c4:	andeq	r1, r1, r8, lsl #19
   118c8:	andeq	r1, r1, r8, lsl #19
   118cc:	andeq	r1, r1, r4, lsl #25
   118d0:	andeq	r1, r1, r8, lsl #19
   118d4:	andeq	r1, r1, r8, lsl sl
   118d8:	andeq	r1, r1, r4, ror sl
   118dc:	andeq	r1, r1, r8, lsl #19
   118e0:	andeq	r1, r1, r8, lsl #19
   118e4:	andeq	r1, r1, r8, lsl #19
   118e8:	andeq	r1, r1, r4, asr #23
   118ec:	andeq	r1, r1, r8, lsl #19
   118f0:	andeq	r1, r1, r8, lsl #19
   118f4:	andeq	r1, r1, r8, lsl #19
   118f8:	andeq	r1, r1, r8, lsl #19
   118fc:	andeq	r1, r1, r8, lsl #19
   11900:	andeq	r1, r1, r8, lsl #19
   11904:	andeq	r1, r1, r8, lsl #19
   11908:	andeq	r1, r1, r8, lsl #19
   1190c:	andeq	r1, r1, r8, lsl #19
   11910:	andeq	r1, r1, r8, lsl #19
   11914:	andeq	r1, r1, r8, lsl #19
   11918:	andeq	r1, r1, r8, lsl #19
   1191c:	andeq	r1, r1, r8, lsl #19
   11920:	andeq	r1, r1, r8, lsl #19
   11924:	andeq	r1, r1, r4, lsr #24
   11928:	strdeq	r1, [r1], -r4
   1192c:	andeq	r1, r1, ip, asr fp
   11930:			; <UNDEFINED> instruction: 0x000119b0
   11934:	andeq	r1, r1, r4, lsr #22
   11938:	andeq	r1, r1, r0, ror #25
   1193c:	andeq	r1, r1, r4, lsl #25
   11940:	andeq	r1, r1, r8, lsl #19
   11944:	andeq	r1, r1, r8, lsl #19
   11948:	andeq	r1, r1, ip, lsl #26
   1194c:	andeq	r1, r1, r8, lsl #19
   11950:	andeq	r1, r1, r8, lsl #19
   11954:	muleq	r1, r8, sp
   11958:	andeq	r1, r1, r8, lsl #19
   1195c:	andeq	r1, r1, r4, asr ip
   11960:	andeq	r1, r1, r8, lsl #19
   11964:	ldrdeq	r1, [r1], -r4
   11968:	andeq	r1, r1, ip, lsl #23
   1196c:	andeq	r1, r1, r8, lsr sp
   11970:			; <UNDEFINED> instruction: 0x00011cb4
   11974:	andeq	r1, r1, r8, lsl #19
   11978:	strdeq	r1, [r1], -r0
   1197c:	andeq	r1, r1, r4, lsl #20
   11980:	andeq	r1, r1, r8, lsl #19
   11984:			; <UNDEFINED> instruction: 0x00011db0
   11988:	ldr	r1, [pc, #1084]	; 11dcc <__lxstat64@plt+0xf34>
   1198c:	mov	r2, #5
   11990:	mov	r0, #0
   11994:	bl	10cc4 <dcgettext@plt>
   11998:	mov	r4, r0
   1199c:	ldr	r0, [r5, r6, lsl #2]
   119a0:	bl	13e04 <__lxstat64@plt+0x2f6c>
   119a4:	mov	r1, r0
   119a8:	mov	r0, r4
   119ac:	bl	112f0 <__lxstat64@plt+0x458>
   119b0:	bl	11448 <__lxstat64@plt+0x5b0>
   119b4:	ldr	r3, [r4, #4]
   119b8:	add	r1, sp, #16
   119bc:	sub	r3, r3, #-1073741823	; 0xc0000001
   119c0:	ldr	r0, [r5, r3, lsl #2]
   119c4:	bl	15214 <__lxstat64@plt+0x437c>
   119c8:	clz	r0, r0
   119cc:	lsr	r0, r0, #5
   119d0:	b	11a6c <__lxstat64@plt+0xbd4>
   119d4:	bl	11448 <__lxstat64@plt+0x5b0>
   119d8:	ldr	r3, [r4, #4]
   119dc:	mov	r1, #4
   119e0:	sub	r3, r3, #-1073741823	; 0xc0000001
   119e4:	ldr	r0, [r5, r3, lsl #2]
   119e8:	bl	10e44 <euidaccess@plt>
   119ec:	b	119c8 <__lxstat64@plt+0xb30>
   119f0:	bl	11448 <__lxstat64@plt+0x5b0>
   119f4:	ldr	r3, [r4, #4]
   119f8:	mov	r1, #2
   119fc:	sub	r3, r3, #-1073741823	; 0xc0000001
   11a00:	b	119e4 <__lxstat64@plt+0xb4c>
   11a04:	bl	11448 <__lxstat64@plt+0x5b0>
   11a08:	ldr	r3, [r4, #4]
   11a0c:	mov	r1, #1
   11a10:	sub	r3, r3, #-1073741823	; 0xc0000001
   11a14:	b	119e4 <__lxstat64@plt+0xb4c>
   11a18:	bl	11448 <__lxstat64@plt+0x5b0>
   11a1c:	ldr	r3, [r4, #4]
   11a20:	add	r1, sp, #16
   11a24:	sub	r3, r3, #-1073741823	; 0xc0000001
   11a28:	ldr	r0, [r5, r3, lsl #2]
   11a2c:	bl	15214 <__lxstat64@plt+0x437c>
   11a30:	cmp	r0, #0
   11a34:	bne	11a94 <__lxstat64@plt+0xbfc>
   11a38:	add	r2, sp, #88	; 0x58
   11a3c:	mov	r3, sp
   11a40:	ldm	r2, {r0, r1}
   11a44:	add	r2, sp, #96	; 0x60
   11a48:	add	ip, sp, #8
   11a4c:	stm	r3, {r0, r1}
   11a50:	ldm	r2, {r0, r1}
   11a54:	ldm	r3, {r2, r3}
   11a58:	stm	ip, {r0, r1}
   11a5c:	bl	140a8 <__lxstat64@plt+0x3210>
   11a60:	cmp	r0, #0
   11a64:	movle	r0, #0
   11a68:	movgt	r0, #1
   11a6c:	add	sp, sp, #120	; 0x78
   11a70:	pop	{r4, r5, r6, pc}
   11a74:	bl	11448 <__lxstat64@plt+0x5b0>
   11a78:	ldr	r3, [r4, #4]
   11a7c:	add	r1, sp, #16
   11a80:	sub	r3, r3, #-1073741823	; 0xc0000001
   11a84:	ldr	r0, [r5, r3, lsl #2]
   11a88:	bl	15214 <__lxstat64@plt+0x437c>
   11a8c:	subs	r4, r0, #0
   11a90:	beq	11a9c <__lxstat64@plt+0xc04>
   11a94:	mov	r0, #0
   11a98:	b	11a6c <__lxstat64@plt+0xbd4>
   11a9c:	bl	10db4 <__errno_location@plt>
   11aa0:	str	r4, [r0]
   11aa4:	mov	r5, r0
   11aa8:	bl	10ce8 <geteuid@plt>
   11aac:	cmn	r0, #1
   11ab0:	bne	11ac0 <__lxstat64@plt+0xc28>
   11ab4:	ldr	r3, [r5]
   11ab8:	cmp	r3, #0
   11abc:	bne	11ad0 <__lxstat64@plt+0xc38>
   11ac0:	ldr	r4, [sp, #40]	; 0x28
   11ac4:	sub	r4, r4, r0
   11ac8:	clz	r4, r4
   11acc:	lsr	r4, r4, #5
   11ad0:	and	r0, r4, #1
   11ad4:	b	11a6c <__lxstat64@plt+0xbd4>
   11ad8:	bl	11448 <__lxstat64@plt+0x5b0>
   11adc:	ldr	r3, [r4, #4]
   11ae0:	add	r1, sp, #16
   11ae4:	sub	r3, r3, #-1073741823	; 0xc0000001
   11ae8:	ldr	r0, [r5, r3, lsl #2]
   11aec:	bl	15214 <__lxstat64@plt+0x437c>
   11af0:	subs	r4, r0, #0
   11af4:	bne	11a94 <__lxstat64@plt+0xbfc>
   11af8:	bl	10db4 <__errno_location@plt>
   11afc:	str	r4, [r0]
   11b00:	mov	r5, r0
   11b04:	bl	10d00 <getegid@plt>
   11b08:	cmn	r0, #1
   11b0c:	bne	11b1c <__lxstat64@plt+0xc84>
   11b10:	ldr	r3, [r5]
   11b14:	cmp	r3, #0
   11b18:	bne	11ad0 <__lxstat64@plt+0xc38>
   11b1c:	ldr	r4, [sp, #44]	; 0x2c
   11b20:	b	11ac4 <__lxstat64@plt+0xc2c>
   11b24:	bl	11448 <__lxstat64@plt+0x5b0>
   11b28:	ldr	r3, [r4, #4]
   11b2c:	add	r1, sp, #16
   11b30:	sub	r3, r3, #-1073741823	; 0xc0000001
   11b34:	ldr	r0, [r5, r3, lsl #2]
   11b38:	bl	15214 <__lxstat64@plt+0x437c>
   11b3c:	cmp	r0, #0
   11b40:	bne	11a94 <__lxstat64@plt+0xbfc>
   11b44:	ldr	r0, [sp, #32]
   11b48:	and	r0, r0, #61440	; 0xf000
   11b4c:	cmp	r0, #32768	; 0x8000
   11b50:	movne	r0, #0
   11b54:	moveq	r0, #1
   11b58:	b	11a6c <__lxstat64@plt+0xbd4>
   11b5c:	bl	11448 <__lxstat64@plt+0x5b0>
   11b60:	ldr	r3, [r4, #4]
   11b64:	add	r1, sp, #16
   11b68:	sub	r3, r3, #-1073741823	; 0xc0000001
   11b6c:	ldr	r0, [r5, r3, lsl #2]
   11b70:	bl	15214 <__lxstat64@plt+0x437c>
   11b74:	cmp	r0, #0
   11b78:	bne	11a94 <__lxstat64@plt+0xbfc>
   11b7c:	ldr	r0, [sp, #32]
   11b80:	and	r0, r0, #61440	; 0xf000
   11b84:	cmp	r0, #16384	; 0x4000
   11b88:	b	11b50 <__lxstat64@plt+0xcb8>
   11b8c:	bl	11448 <__lxstat64@plt+0x5b0>
   11b90:	ldr	r3, [r4, #4]
   11b94:	add	r1, sp, #16
   11b98:	sub	r3, r3, #-1073741823	; 0xc0000001
   11b9c:	ldr	r0, [r5, r3, lsl #2]
   11ba0:	bl	15214 <__lxstat64@plt+0x437c>
   11ba4:	cmp	r0, #0
   11ba8:	bne	11a94 <__lxstat64@plt+0xbfc>
   11bac:	ldrd	r2, [sp, #64]	; 0x40
   11bb0:	cmp	r2, #1
   11bb4:	sbcs	r3, r3, #0
   11bb8:	movge	r0, #1
   11bbc:	movlt	r0, #0
   11bc0:	b	11a6c <__lxstat64@plt+0xbd4>
   11bc4:	bl	11448 <__lxstat64@plt+0x5b0>
   11bc8:	ldr	r3, [r4, #4]
   11bcc:	add	r1, sp, #16
   11bd0:	sub	r3, r3, #-1073741823	; 0xc0000001
   11bd4:	ldr	r0, [r5, r3, lsl #2]
   11bd8:	bl	15214 <__lxstat64@plt+0x437c>
   11bdc:	cmp	r0, #0
   11be0:	bne	11a94 <__lxstat64@plt+0xbfc>
   11be4:	ldr	r0, [sp, #32]
   11be8:	and	r0, r0, #61440	; 0xf000
   11bec:	cmp	r0, #49152	; 0xc000
   11bf0:	b	11b50 <__lxstat64@plt+0xcb8>
   11bf4:	bl	11448 <__lxstat64@plt+0x5b0>
   11bf8:	ldr	r3, [r4, #4]
   11bfc:	add	r1, sp, #16
   11c00:	sub	r3, r3, #-1073741823	; 0xc0000001
   11c04:	ldr	r0, [r5, r3, lsl #2]
   11c08:	bl	15214 <__lxstat64@plt+0x437c>
   11c0c:	cmp	r0, #0
   11c10:	bne	11a94 <__lxstat64@plt+0xbfc>
   11c14:	ldr	r0, [sp, #32]
   11c18:	and	r0, r0, #61440	; 0xf000
   11c1c:	cmp	r0, #8192	; 0x2000
   11c20:	b	11b50 <__lxstat64@plt+0xcb8>
   11c24:	bl	11448 <__lxstat64@plt+0x5b0>
   11c28:	ldr	r3, [r4, #4]
   11c2c:	add	r1, sp, #16
   11c30:	sub	r3, r3, #-1073741823	; 0xc0000001
   11c34:	ldr	r0, [r5, r3, lsl #2]
   11c38:	bl	15214 <__lxstat64@plt+0x437c>
   11c3c:	cmp	r0, #0
   11c40:	bne	11a94 <__lxstat64@plt+0xbfc>
   11c44:	ldr	r0, [sp, #32]
   11c48:	and	r0, r0, #61440	; 0xf000
   11c4c:	cmp	r0, #24576	; 0x6000
   11c50:	b	11b50 <__lxstat64@plt+0xcb8>
   11c54:	bl	11448 <__lxstat64@plt+0x5b0>
   11c58:	ldr	r3, [r4, #4]
   11c5c:	add	r1, sp, #16
   11c60:	sub	r3, r3, #-1073741823	; 0xc0000001
   11c64:	ldr	r0, [r5, r3, lsl #2]
   11c68:	bl	15214 <__lxstat64@plt+0x437c>
   11c6c:	cmp	r0, #0
   11c70:	bne	11a94 <__lxstat64@plt+0xbfc>
   11c74:	ldr	r0, [sp, #32]
   11c78:	and	r0, r0, #61440	; 0xf000
   11c7c:	cmp	r0, #4096	; 0x1000
   11c80:	b	11b50 <__lxstat64@plt+0xcb8>
   11c84:	bl	11448 <__lxstat64@plt+0x5b0>
   11c88:	ldr	r3, [r4, #4]
   11c8c:	add	r1, sp, #16
   11c90:	sub	r3, r3, #-1073741823	; 0xc0000001
   11c94:	ldr	r0, [r5, r3, lsl #2]
   11c98:	bl	15224 <__lxstat64@plt+0x438c>
   11c9c:	cmp	r0, #0
   11ca0:	bne	11a94 <__lxstat64@plt+0xbfc>
   11ca4:	ldr	r0, [sp, #32]
   11ca8:	and	r0, r0, #61440	; 0xf000
   11cac:	cmp	r0, #40960	; 0xa000
   11cb0:	b	11b50 <__lxstat64@plt+0xcb8>
   11cb4:	bl	11448 <__lxstat64@plt+0x5b0>
   11cb8:	ldr	r3, [r4, #4]
   11cbc:	add	r1, sp, #16
   11cc0:	sub	r3, r3, #-1073741823	; 0xc0000001
   11cc4:	ldr	r0, [r5, r3, lsl #2]
   11cc8:	bl	15214 <__lxstat64@plt+0x437c>
   11ccc:	cmp	r0, #0
   11cd0:	ldreq	r0, [sp, #32]
   11cd4:	ubfxeq	r0, r0, #11, #1
   11cd8:	beq	11a6c <__lxstat64@plt+0xbd4>
   11cdc:	b	11a94 <__lxstat64@plt+0xbfc>
   11ce0:	bl	11448 <__lxstat64@plt+0x5b0>
   11ce4:	ldr	r3, [r4, #4]
   11ce8:	add	r1, sp, #16
   11cec:	sub	r3, r3, #-1073741823	; 0xc0000001
   11cf0:	ldr	r0, [r5, r3, lsl #2]
   11cf4:	bl	15214 <__lxstat64@plt+0x437c>
   11cf8:	cmp	r0, #0
   11cfc:	ldreq	r0, [sp, #32]
   11d00:	ubfxeq	r0, r0, #10, #1
   11d04:	beq	11a6c <__lxstat64@plt+0xbd4>
   11d08:	b	11a94 <__lxstat64@plt+0xbfc>
   11d0c:	bl	11448 <__lxstat64@plt+0x5b0>
   11d10:	ldr	r3, [r4, #4]
   11d14:	add	r1, sp, #16
   11d18:	sub	r3, r3, #-1073741823	; 0xc0000001
   11d1c:	ldr	r0, [r5, r3, lsl #2]
   11d20:	bl	15214 <__lxstat64@plt+0x437c>
   11d24:	cmp	r0, #0
   11d28:	ldreq	r0, [sp, #32]
   11d2c:	ubfxeq	r0, r0, #9, #1
   11d30:	beq	11a6c <__lxstat64@plt+0xbd4>
   11d34:	b	11a94 <__lxstat64@plt+0xbfc>
   11d38:	bl	11448 <__lxstat64@plt+0x5b0>
   11d3c:	ldr	r3, [r4, #4]
   11d40:	sub	r3, r3, #-1073741823	; 0xc0000001
   11d44:	ldr	r0, [r5, r3, lsl #2]
   11d48:	bl	11318 <__lxstat64@plt+0x480>
   11d4c:	mov	r5, r0
   11d50:	bl	10db4 <__errno_location@plt>
   11d54:	mov	r4, r0
   11d58:	mov	r1, #0
   11d5c:	mov	r2, #10
   11d60:	mov	r0, r5
   11d64:	str	r1, [r4]
   11d68:	bl	10c64 <strtol@plt>
   11d6c:	ldr	r3, [r4]
   11d70:	subs	r2, r3, #34	; 0x22
   11d74:	movne	r2, #1
   11d78:	cmp	r0, #0
   11d7c:	movlt	r2, #0
   11d80:	cmp	r2, #0
   11d84:	beq	11a94 <__lxstat64@plt+0xbfc>
   11d88:	bl	10e68 <isatty@plt>
   11d8c:	adds	r0, r0, #0
   11d90:	movne	r0, #1
   11d94:	b	11a6c <__lxstat64@plt+0xbd4>
   11d98:	bl	11448 <__lxstat64@plt+0x5b0>
   11d9c:	ldr	r3, [r4, #4]
   11da0:	sub	r3, r3, #-1073741823	; 0xc0000001
   11da4:	ldr	r3, [r5, r3, lsl #2]
   11da8:	ldrb	r0, [r3]
   11dac:	b	11d8c <__lxstat64@plt+0xef4>
   11db0:	bl	11448 <__lxstat64@plt+0x5b0>
   11db4:	ldr	r3, [r4, #4]
   11db8:	sub	r3, r3, #-1073741823	; 0xc0000001
   11dbc:	ldr	r3, [r5, r3, lsl #2]
   11dc0:	ldrb	r0, [r3]
   11dc4:	b	119c8 <__lxstat64@plt+0xb30>
   11dc8:	andeq	r7, r2, r4, asr #2
   11dcc:	andeq	r5, r1, r0, lsr r3
   11dd0:	ldr	r3, [pc, #100]	; 11e3c <__lxstat64@plt+0xfa4>
   11dd4:	push	{r4, lr}
   11dd8:	ldr	r1, [pc, #96]	; 11e40 <__lxstat64@plt+0xfa8>
   11ddc:	ldr	r2, [r3, #4]
   11de0:	ldr	r3, [r3]
   11de4:	ldr	r4, [r3, r2, lsl #2]
   11de8:	mov	r0, r4
   11dec:	bl	10c58 <strcmp@plt>
   11df0:	cmp	r0, #0
   11df4:	beq	11e28 <__lxstat64@plt+0xf90>
   11df8:	ldrb	r3, [r4]
   11dfc:	cmp	r3, #45	; 0x2d
   11e00:	bne	11e24 <__lxstat64@plt+0xf8c>
   11e04:	ldrb	r3, [r4, #1]
   11e08:	cmp	r3, #0
   11e0c:	beq	11e24 <__lxstat64@plt+0xf8c>
   11e10:	ldrb	r3, [r4, #2]
   11e14:	cmp	r3, #0
   11e18:	bne	11e24 <__lxstat64@plt+0xf8c>
   11e1c:	pop	{r4, lr}
   11e20:	b	11890 <__lxstat64@plt+0x9f8>
   11e24:	bl	113d4 <__lxstat64@plt+0x53c>
   11e28:	bl	11418 <__lxstat64@plt+0x580>
   11e2c:	bl	11160 <__lxstat64@plt+0x2c8>
   11e30:	eor	r0, r0, #1
   11e34:	uxtb	r0, r0
   11e38:	pop	{r4, pc}
   11e3c:	andeq	r7, r2, r4, asr #2
   11e40:	andeq	r5, r1, ip, asr #6
   11e44:	sub	r3, r0, #1
   11e48:	push	{r4, r5, r6, lr}
   11e4c:	cmp	r3, #3
   11e50:	ldrls	pc, [pc, r3, lsl #2]
   11e54:	b	11f08 <__lxstat64@plt+0x1070>
   11e58:	andeq	r1, r1, r8, ror #28
   11e5c:	andeq	r1, r1, r0, ror lr
   11e60:	andeq	r1, r1, r8, ror lr
   11e64:	andeq	r1, r1, r0, lsl #29
   11e68:	pop	{r4, r5, r6, lr}
   11e6c:	b	11160 <__lxstat64@plt+0x2c8>
   11e70:	pop	{r4, r5, r6, lr}
   11e74:	b	11dd0 <__lxstat64@plt+0xf38>
   11e78:	pop	{r4, r5, r6, lr}
   11e7c:	b	121d8 <__lxstat64@plt+0x1340>
   11e80:	ldr	r3, [pc, #168]	; 11f30 <__lxstat64@plt+0x1098>
   11e84:	ldr	r1, [pc, #168]	; 11f34 <__lxstat64@plt+0x109c>
   11e88:	ldr	r4, [r3]
   11e8c:	ldr	r3, [r3, #4]
   11e90:	ldr	r5, [r4, r3, lsl #2]
   11e94:	lsl	r6, r3, #2
   11e98:	mov	r0, r5
   11e9c:	bl	10c58 <strcmp@plt>
   11ea0:	cmp	r0, #0
   11ea4:	bne	11ec4 <__lxstat64@plt+0x102c>
   11ea8:	mov	r0, #1
   11eac:	bl	11418 <__lxstat64@plt+0x580>
   11eb0:	bl	121d8 <__lxstat64@plt+0x1340>
   11eb4:	eor	r0, r0, #1
   11eb8:	uxtb	r4, r0
   11ebc:	mov	r0, r4
   11ec0:	pop	{r4, r5, r6, pc}
   11ec4:	ldr	r1, [pc, #108]	; 11f38 <__lxstat64@plt+0x10a0>
   11ec8:	mov	r0, r5
   11ecc:	bl	10c58 <strcmp@plt>
   11ed0:	cmp	r0, #0
   11ed4:	bne	11f14 <__lxstat64@plt+0x107c>
   11ed8:	add	r4, r4, r6
   11edc:	ldr	r1, [pc, #88]	; 11f3c <__lxstat64@plt+0x10a4>
   11ee0:	ldr	r0, [r4, #12]
   11ee4:	bl	10c58 <strcmp@plt>
   11ee8:	subs	r5, r0, #0
   11eec:	bne	11f14 <__lxstat64@plt+0x107c>
   11ef0:	bl	11418 <__lxstat64@plt+0x580>
   11ef4:	bl	11dd0 <__lxstat64@plt+0xf38>
   11ef8:	mov	r4, r0
   11efc:	mov	r0, r5
   11f00:	bl	11418 <__lxstat64@plt+0x580>
   11f04:	b	11ebc <__lxstat64@plt+0x1024>
   11f08:	cmp	r0, #0
   11f0c:	bgt	11f14 <__lxstat64@plt+0x107c>
   11f10:	bl	10e8c <abort@plt>
   11f14:	ldr	r3, [pc, #20]	; 11f30 <__lxstat64@plt+0x1098>
   11f18:	ldrd	r2, [r3, #4]
   11f1c:	cmp	r2, r3
   11f20:	blt	11f28 <__lxstat64@plt+0x1090>
   11f24:	bl	113d4 <__lxstat64@plt+0x53c>
   11f28:	pop	{r4, r5, r6, lr}
   11f2c:	b	11f40 <__lxstat64@plt+0x10a8>
   11f30:	andeq	r7, r2, r4, asr #2
   11f34:	andeq	r5, r1, ip, asr #6
   11f38:	andeq	r5, r1, lr, asr #6
   11f3c:	andeq	r6, r1, ip, lsr r3
   11f40:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11f44:	mov	r3, #0
   11f48:	ldr	r8, [pc, #620]	; 121bc <__lxstat64@plt+0x1324>
   11f4c:	str	r3, [sp]
   11f50:	mov	r5, r8
   11f54:	mov	sl, #1
   11f58:	mov	fp, #0
   11f5c:	ldr	r6, [r8, #4]
   11f60:	ldr	r3, [r8, #8]
   11f64:	cmp	r6, r3
   11f68:	bge	12110 <__lxstat64@plt+0x1278>
   11f6c:	ldr	r7, [r8]
   11f70:	ldr	r9, [r7, r6, lsl #2]
   11f74:	ldrb	r4, [r9]
   11f78:	cmp	r4, #33	; 0x21
   11f7c:	bne	12114 <__lxstat64@plt+0x127c>
   11f80:	ldrb	r1, [r9, #1]
   11f84:	cmp	r1, #0
   11f88:	beq	12018 <__lxstat64@plt+0x1180>
   11f8c:	sub	r3, r3, r6
   11f90:	cmp	r3, #3
   11f94:	ble	12090 <__lxstat64@plt+0x11f8>
   11f98:	ldr	r1, [pc, #544]	; 121c0 <__lxstat64@plt+0x1328>
   11f9c:	mov	r0, r9
   11fa0:	bl	10c58 <strcmp@plt>
   11fa4:	cmp	r0, #0
   11fa8:	bne	11fc4 <__lxstat64@plt+0x112c>
   11fac:	add	r3, r6, #2
   11fb0:	ldr	r0, [r7, r3, lsl #2]
   11fb4:	bl	11188 <__lxstat64@plt+0x2f0>
   11fb8:	cmp	r0, #0
   11fbc:	movne	r0, #1
   11fc0:	bne	11fdc <__lxstat64@plt+0x1144>
   11fc4:	add	r6, r6, #1
   11fc8:	ldr	r0, [r7, r6, lsl #2]
   11fcc:	bl	11188 <__lxstat64@plt+0x2f0>
   11fd0:	cmp	r0, #0
   11fd4:	beq	12094 <__lxstat64@plt+0x11fc>
   11fd8:	mov	r0, #0
   11fdc:	bl	1146c <__lxstat64@plt+0x5d4>
   11fe0:	mov	r4, r0
   11fe4:	eor	r4, r4, fp
   11fe8:	and	sl, sl, r4
   11fec:	ldmib	r5, {r4, r6}
   11ff0:	cmp	r4, r6
   11ff4:	blt	120d0 <__lxstat64@plt+0x1238>
   11ff8:	ldr	r3, [sp]
   11ffc:	cmp	r4, r6
   12000:	orr	r3, r3, sl
   12004:	str	r3, [sp]
   12008:	blt	120f0 <__lxstat64@plt+0x1258>
   1200c:	ldr	r0, [sp]
   12010:	add	sp, sp, #12
   12014:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12018:	mov	r0, #1
   1201c:	eor	fp, fp, #1
   12020:	bl	11418 <__lxstat64@plt+0x580>
   12024:	b	11f5c <__lxstat64@plt+0x10c4>
   12028:	add	r4, r4, #1
   1202c:	b	12144 <__lxstat64@plt+0x12ac>
   12030:	ldrb	r3, [r0]
   12034:	cmp	r3, #41	; 0x29
   12038:	bne	12048 <__lxstat64@plt+0x11b0>
   1203c:	ldrb	r0, [r0, #1]
   12040:	cmp	r0, #0
   12044:	beq	120c8 <__lxstat64@plt+0x1230>
   12048:	mov	r2, #5
   1204c:	ldr	r1, [pc, #368]	; 121c4 <__lxstat64@plt+0x132c>
   12050:	mov	r0, #0
   12054:	bl	10cc4 <dcgettext@plt>
   12058:	mov	r4, r0
   1205c:	ldr	r1, [pc, #356]	; 121c8 <__lxstat64@plt+0x1330>
   12060:	mov	r0, #0
   12064:	bl	13dfc <__lxstat64@plt+0x2f64>
   12068:	ldr	r3, [r5]
   1206c:	mov	r6, r0
   12070:	mov	r0, #1
   12074:	ldr	r2, [r5, #4]
   12078:	ldr	r1, [r3, r2, lsl #2]
   1207c:	bl	13dfc <__lxstat64@plt+0x2f64>
   12080:	mov	r2, r0
   12084:	mov	r1, r6
   12088:	mov	r0, r4
   1208c:	bl	112f0 <__lxstat64@plt+0x458>
   12090:	beq	11fc4 <__lxstat64@plt+0x112c>
   12094:	cmp	r4, #45	; 0x2d
   12098:	bne	120bc <__lxstat64@plt+0x1224>
   1209c:	ldrb	r3, [r9, #1]
   120a0:	cmp	r3, #0
   120a4:	beq	120bc <__lxstat64@plt+0x1224>
   120a8:	ldrb	r3, [r9, #2]
   120ac:	cmp	r3, #0
   120b0:	bne	120bc <__lxstat64@plt+0x1224>
   120b4:	bl	11890 <__lxstat64@plt+0x9f8>
   120b8:	b	11fe0 <__lxstat64@plt+0x1148>
   120bc:	adds	r4, r4, #0
   120c0:	mov	r0, #0
   120c4:	movne	r4, #1
   120c8:	bl	11418 <__lxstat64@plt+0x580>
   120cc:	b	11fe4 <__lxstat64@plt+0x114c>
   120d0:	ldr	r3, [r5]
   120d4:	ldr	r1, [pc, #240]	; 121cc <__lxstat64@plt+0x1334>
   120d8:	ldr	r0, [r3, r4, lsl #2]
   120dc:	bl	10c58 <strcmp@plt>
   120e0:	cmp	r0, #0
   120e4:	bne	11ff8 <__lxstat64@plt+0x1160>
   120e8:	bl	11418 <__lxstat64@plt+0x580>
   120ec:	b	11f58 <__lxstat64@plt+0x10c0>
   120f0:	ldr	r3, [r5]
   120f4:	ldr	r1, [pc, #212]	; 121d0 <__lxstat64@plt+0x1338>
   120f8:	ldr	r0, [r3, r4, lsl #2]
   120fc:	bl	10c58 <strcmp@plt>
   12100:	cmp	r0, #0
   12104:	bne	1200c <__lxstat64@plt+0x1174>
   12108:	bl	11418 <__lxstat64@plt+0x580>
   1210c:	b	11f54 <__lxstat64@plt+0x10bc>
   12110:	bl	113d4 <__lxstat64@plt+0x53c>
   12114:	cmp	r4, #40	; 0x28
   12118:	bne	11f8c <__lxstat64@plt+0x10f4>
   1211c:	ldrb	r1, [r9, #1]
   12120:	cmp	r1, #0
   12124:	bne	11f8c <__lxstat64@plt+0x10f4>
   12128:	mov	r0, #1
   1212c:	str	r3, [sp, #4]
   12130:	mov	r4, #1
   12134:	bl	11418 <__lxstat64@plt+0x580>
   12138:	ldr	r6, [r8, #4]
   1213c:	ldr	r3, [sp, #4]
   12140:	add	r7, r7, r6, lsl #2
   12144:	add	r2, r4, r6
   12148:	str	r3, [sp, #4]
   1214c:	cmp	r3, r2
   12150:	ble	12178 <__lxstat64@plt+0x12e0>
   12154:	ldr	r1, [pc, #108]	; 121c8 <__lxstat64@plt+0x1330>
   12158:	ldr	r0, [r7, #4]!
   1215c:	bl	10c58 <strcmp@plt>
   12160:	cmp	r0, #0
   12164:	ldr	r3, [sp, #4]
   12168:	beq	12178 <__lxstat64@plt+0x12e0>
   1216c:	cmp	r4, #4
   12170:	bne	12028 <__lxstat64@plt+0x1190>
   12174:	sub	r4, r3, r6
   12178:	mov	r0, r4
   1217c:	bl	11e44 <__lxstat64@plt+0xfac>
   12180:	ldr	r3, [r5]
   12184:	mov	r4, r0
   12188:	ldr	r2, [r5, #4]
   1218c:	ldr	r0, [r3, r2, lsl #2]
   12190:	cmp	r0, #0
   12194:	bne	12030 <__lxstat64@plt+0x1198>
   12198:	ldr	r1, [pc, #52]	; 121d4 <__lxstat64@plt+0x133c>
   1219c:	mov	r2, #5
   121a0:	bl	10cc4 <dcgettext@plt>
   121a4:	mov	r4, r0
   121a8:	ldr	r0, [pc, #24]	; 121c8 <__lxstat64@plt+0x1330>
   121ac:	bl	13e04 <__lxstat64@plt+0x2f6c>
   121b0:	mov	r1, r0
   121b4:	mov	r0, r4
   121b8:	bl	112f0 <__lxstat64@plt+0x458>
   121bc:	andeq	r7, r2, r4, asr #2
   121c0:	strdeq	r5, [r1], -sl
   121c4:	andeq	r5, r1, ip, asr r3
   121c8:	andeq	r6, r1, ip, lsr r3
   121cc:	andeq	r5, r1, r2, ror r3
   121d0:	andeq	r5, r1, r5, ror r3
   121d4:	andeq	r5, r1, r0, asr r3
   121d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   121dc:	ldr	r4, [pc, #260]	; 122e8 <__lxstat64@plt+0x1450>
   121e0:	ldm	r4, {r5, r8}
   121e4:	add	r6, r8, #1
   121e8:	ldr	r7, [r5, r6, lsl #2]
   121ec:	add	r9, r5, r6, lsl #2
   121f0:	mov	r0, r7
   121f4:	bl	11188 <__lxstat64@plt+0x2f0>
   121f8:	cmp	r0, #0
   121fc:	beq	1220c <__lxstat64@plt+0x1374>
   12200:	mov	r0, #0
   12204:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   12208:	b	1146c <__lxstat64@plt+0x5d4>
   1220c:	ldr	sl, [r9, #-4]
   12210:	ldr	r1, [pc, #212]	; 122ec <__lxstat64@plt+0x1454>
   12214:	mov	r0, sl
   12218:	bl	10c58 <strcmp@plt>
   1221c:	cmp	r0, #0
   12220:	bne	12240 <__lxstat64@plt+0x13a8>
   12224:	mov	r0, #1
   12228:	bl	11418 <__lxstat64@plt+0x580>
   1222c:	bl	11dd0 <__lxstat64@plt+0xf38>
   12230:	eor	r0, r0, #1
   12234:	uxtb	r4, r0
   12238:	mov	r0, r4
   1223c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12240:	ldr	r1, [pc, #168]	; 122f0 <__lxstat64@plt+0x1458>
   12244:	mov	r0, sl
   12248:	bl	10c58 <strcmp@plt>
   1224c:	cmp	r0, #0
   12250:	bne	12280 <__lxstat64@plt+0x13e8>
   12254:	ldr	r1, [pc, #152]	; 122f4 <__lxstat64@plt+0x145c>
   12258:	ldr	r0, [r9, #4]
   1225c:	bl	10c58 <strcmp@plt>
   12260:	subs	r9, r0, #0
   12264:	bne	12280 <__lxstat64@plt+0x13e8>
   12268:	bl	11418 <__lxstat64@plt+0x580>
   1226c:	bl	11160 <__lxstat64@plt+0x2c8>
   12270:	mov	r4, r0
   12274:	mov	r0, r9
   12278:	bl	11418 <__lxstat64@plt+0x580>
   1227c:	b	12238 <__lxstat64@plt+0x13a0>
   12280:	ldr	r1, [pc, #112]	; 122f8 <__lxstat64@plt+0x1460>
   12284:	mov	r0, r7
   12288:	bl	10c58 <strcmp@plt>
   1228c:	cmp	r0, #0
   12290:	beq	122a8 <__lxstat64@plt+0x1410>
   12294:	ldr	r1, [pc, #96]	; 122fc <__lxstat64@plt+0x1464>
   12298:	mov	r0, r7
   1229c:	bl	10c58 <strcmp@plt>
   122a0:	cmp	r0, #0
   122a4:	bne	122c0 <__lxstat64@plt+0x1428>
   122a8:	ldr	r3, [r4, #8]
   122ac:	cmp	r8, r3
   122b0:	blt	122b8 <__lxstat64@plt+0x1420>
   122b4:	bl	113d4 <__lxstat64@plt+0x53c>
   122b8:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   122bc:	b	11f40 <__lxstat64@plt+0x10a8>
   122c0:	ldr	r1, [pc, #56]	; 12300 <__lxstat64@plt+0x1468>
   122c4:	mov	r2, #5
   122c8:	mov	r0, #0
   122cc:	bl	10cc4 <dcgettext@plt>
   122d0:	mov	r4, r0
   122d4:	ldr	r0, [r5, r6, lsl #2]
   122d8:	bl	13e04 <__lxstat64@plt+0x2f6c>
   122dc:	mov	r1, r0
   122e0:	mov	r0, r4
   122e4:	bl	112f0 <__lxstat64@plt+0x458>
   122e8:	andeq	r7, r2, r4, asr #2
   122ec:	andeq	r5, r1, ip, asr #6
   122f0:	andeq	r5, r1, lr, asr #6
   122f4:	andeq	r6, r1, ip, lsr r3
   122f8:	andeq	r5, r1, r2, ror r3
   122fc:	andeq	r5, r1, r5, ror r3
   12300:	andeq	r5, r1, r8, ror r3
   12304:	subs	r5, r0, #0
   12308:	push	{r7, lr}
   1230c:	sub	sp, sp, #56	; 0x38
   12310:	beq	1234c <__lxstat64@plt+0x14b4>
   12314:	mov	r2, #5
   12318:	mov	r0, #0
   1231c:	ldr	r3, [pc, #768]	; 12624 <__lxstat64@plt+0x178c>
   12320:	ldr	r1, [pc, #768]	; 12628 <__lxstat64@plt+0x1790>
   12324:	ldr	r4, [r3]
   12328:	bl	10cc4 <dcgettext@plt>
   1232c:	ldr	r3, [pc, #760]	; 1262c <__lxstat64@plt+0x1794>
   12330:	mov	r2, r0
   12334:	mov	r1, #1
   12338:	mov	r0, r4
   1233c:	ldr	r3, [r3]
   12340:	bl	10dfc <__fprintf_chk@plt>
   12344:	mov	r0, r5
   12348:	bl	10d9c <exit@plt>
   1234c:	ldr	r4, [pc, #732]	; 12630 <__lxstat64@plt+0x1798>
   12350:	mov	r2, #5
   12354:	ldr	r1, [pc, #728]	; 12634 <__lxstat64@plt+0x179c>
   12358:	bl	10cc4 <dcgettext@plt>
   1235c:	ldr	r7, [pc, #724]	; 12638 <__lxstat64@plt+0x17a0>
   12360:	ldr	r1, [r4]
   12364:	bl	10c40 <fputs_unlocked@plt>
   12368:	mov	r2, #5
   1236c:	ldr	r1, [pc, #712]	; 1263c <__lxstat64@plt+0x17a4>
   12370:	mov	r0, r5
   12374:	bl	10cc4 <dcgettext@plt>
   12378:	ldr	r1, [r4]
   1237c:	bl	10c40 <fputs_unlocked@plt>
   12380:	mov	r2, #5
   12384:	ldr	r1, [pc, #692]	; 12640 <__lxstat64@plt+0x17a8>
   12388:	mov	r0, r5
   1238c:	bl	10cc4 <dcgettext@plt>
   12390:	ldr	r1, [r4]
   12394:	bl	10c40 <fputs_unlocked@plt>
   12398:	mov	r2, #5
   1239c:	ldr	r1, [pc, #672]	; 12644 <__lxstat64@plt+0x17ac>
   123a0:	mov	r0, r5
   123a4:	bl	10cc4 <dcgettext@plt>
   123a8:	ldr	r1, [r4]
   123ac:	bl	10c40 <fputs_unlocked@plt>
   123b0:	mov	r2, #5
   123b4:	ldr	r1, [pc, #652]	; 12648 <__lxstat64@plt+0x17b0>
   123b8:	mov	r0, r5
   123bc:	bl	10cc4 <dcgettext@plt>
   123c0:	ldr	r1, [r4]
   123c4:	bl	10c40 <fputs_unlocked@plt>
   123c8:	mov	r2, #5
   123cc:	ldr	r1, [pc, #632]	; 1264c <__lxstat64@plt+0x17b4>
   123d0:	mov	r0, r5
   123d4:	bl	10cc4 <dcgettext@plt>
   123d8:	ldr	r1, [r4]
   123dc:	bl	10c40 <fputs_unlocked@plt>
   123e0:	mov	r2, #5
   123e4:	ldr	r1, [pc, #612]	; 12650 <__lxstat64@plt+0x17b8>
   123e8:	mov	r0, r5
   123ec:	bl	10cc4 <dcgettext@plt>
   123f0:	ldr	r1, [r4]
   123f4:	bl	10c40 <fputs_unlocked@plt>
   123f8:	mov	r2, #5
   123fc:	ldr	r1, [pc, #592]	; 12654 <__lxstat64@plt+0x17bc>
   12400:	mov	r0, r5
   12404:	bl	10cc4 <dcgettext@plt>
   12408:	ldr	r1, [r4]
   1240c:	bl	10c40 <fputs_unlocked@plt>
   12410:	mov	r2, #5
   12414:	ldr	r1, [pc, #572]	; 12658 <__lxstat64@plt+0x17c0>
   12418:	mov	r0, r5
   1241c:	bl	10cc4 <dcgettext@plt>
   12420:	ldr	r1, [r4]
   12424:	bl	10c40 <fputs_unlocked@plt>
   12428:	mov	r2, #5
   1242c:	ldr	r1, [pc, #552]	; 1265c <__lxstat64@plt+0x17c4>
   12430:	mov	r0, r5
   12434:	bl	10cc4 <dcgettext@plt>
   12438:	ldr	r1, [r4]
   1243c:	bl	10c40 <fputs_unlocked@plt>
   12440:	mov	r2, #5
   12444:	ldr	r1, [pc, #532]	; 12660 <__lxstat64@plt+0x17c8>
   12448:	mov	r0, r5
   1244c:	bl	10cc4 <dcgettext@plt>
   12450:	ldr	r1, [r4]
   12454:	bl	10c40 <fputs_unlocked@plt>
   12458:	mov	r2, #5
   1245c:	ldr	r1, [pc, #512]	; 12664 <__lxstat64@plt+0x17cc>
   12460:	mov	r0, r5
   12464:	bl	10cc4 <dcgettext@plt>
   12468:	ldr	r1, [r4]
   1246c:	bl	10c40 <fputs_unlocked@plt>
   12470:	mov	r2, #5
   12474:	ldr	r1, [pc, #492]	; 12668 <__lxstat64@plt+0x17d0>
   12478:	mov	r0, r5
   1247c:	bl	10cc4 <dcgettext@plt>
   12480:	ldr	r1, [r4]
   12484:	bl	10c40 <fputs_unlocked@plt>
   12488:	mov	r2, #5
   1248c:	ldr	r1, [pc, #472]	; 1266c <__lxstat64@plt+0x17d4>
   12490:	mov	r0, r5
   12494:	bl	10cc4 <dcgettext@plt>
   12498:	ldr	r1, [r4]
   1249c:	bl	10c40 <fputs_unlocked@plt>
   124a0:	mov	r2, #5
   124a4:	ldr	r1, [pc, #452]	; 12670 <__lxstat64@plt+0x17d8>
   124a8:	mov	r0, r5
   124ac:	bl	10cc4 <dcgettext@plt>
   124b0:	ldr	r1, [r4]
   124b4:	bl	10c40 <fputs_unlocked@plt>
   124b8:	mov	r2, #5
   124bc:	ldr	r1, [pc, #432]	; 12674 <__lxstat64@plt+0x17dc>
   124c0:	mov	r0, r5
   124c4:	bl	10cc4 <dcgettext@plt>
   124c8:	ldr	r1, [r4]
   124cc:	bl	10c40 <fputs_unlocked@plt>
   124d0:	mov	r2, #5
   124d4:	ldr	r1, [pc, #412]	; 12678 <__lxstat64@plt+0x17e0>
   124d8:	mov	r0, r5
   124dc:	bl	10cc4 <dcgettext@plt>
   124e0:	mov	r6, r0
   124e4:	mov	r2, #5
   124e8:	ldr	r1, [pc, #396]	; 1267c <__lxstat64@plt+0x17e4>
   124ec:	mov	r0, r5
   124f0:	bl	10cc4 <dcgettext@plt>
   124f4:	mov	r2, r0
   124f8:	mov	r1, r6
   124fc:	mov	r0, #1
   12500:	mov	r6, sp
   12504:	bl	10de4 <__printf_chk@plt>
   12508:	ldr	lr, [pc, #368]	; 12680 <__lxstat64@plt+0x17e8>
   1250c:	mov	ip, sp
   12510:	ldm	lr!, {r0, r1, r2, r3}
   12514:	stmia	ip!, {r0, r1, r2, r3}
   12518:	ldm	lr!, {r0, r1, r2, r3}
   1251c:	stmia	ip!, {r0, r1, r2, r3}
   12520:	ldm	lr!, {r0, r1, r2, r3}
   12524:	stmia	ip!, {r0, r1, r2, r3}
   12528:	ldm	lr, {r0, r1}
   1252c:	stm	ip, {r0, r1}
   12530:	ldr	r1, [r6]
   12534:	cmp	r1, #0
   12538:	bne	125dc <__lxstat64@plt+0x1744>
   1253c:	ldr	r6, [r6, #4]
   12540:	mov	r2, #5
   12544:	mov	r0, #0
   12548:	ldr	r7, [pc, #232]	; 12638 <__lxstat64@plt+0x17a0>
   1254c:	ldr	r1, [pc, #304]	; 12684 <__lxstat64@plt+0x17ec>
   12550:	cmp	r6, #0
   12554:	moveq	r6, r7
   12558:	bl	10cc4 <dcgettext@plt>
   1255c:	mov	r1, r0
   12560:	ldr	r3, [pc, #288]	; 12688 <__lxstat64@plt+0x17f0>
   12564:	mov	r0, #1
   12568:	ldr	r2, [pc, #284]	; 1268c <__lxstat64@plt+0x17f4>
   1256c:	bl	10de4 <__printf_chk@plt>
   12570:	mov	r1, #0
   12574:	mov	r0, #5
   12578:	bl	10e20 <setlocale@plt>
   1257c:	cmp	r0, #0
   12580:	bne	125f4 <__lxstat64@plt+0x175c>
   12584:	mov	r2, #5
   12588:	ldr	r1, [pc, #256]	; 12690 <__lxstat64@plt+0x17f8>
   1258c:	mov	r0, #0
   12590:	bl	10cc4 <dcgettext@plt>
   12594:	mov	r1, r0
   12598:	ldr	r3, [pc, #152]	; 12638 <__lxstat64@plt+0x17a0>
   1259c:	mov	r0, #1
   125a0:	ldr	r2, [pc, #224]	; 12688 <__lxstat64@plt+0x17f0>
   125a4:	bl	10de4 <__printf_chk@plt>
   125a8:	mov	r2, #5
   125ac:	ldr	r1, [pc, #224]	; 12694 <__lxstat64@plt+0x17fc>
   125b0:	mov	r0, #0
   125b4:	bl	10cc4 <dcgettext@plt>
   125b8:	ldr	r2, [pc, #216]	; 12698 <__lxstat64@plt+0x1800>
   125bc:	cmp	r6, r7
   125c0:	mov	r1, r0
   125c4:	mov	r0, #1
   125c8:	ldr	r3, [pc, #204]	; 1269c <__lxstat64@plt+0x1804>
   125cc:	moveq	r3, r2
   125d0:	mov	r2, r6
   125d4:	bl	10de4 <__printf_chk@plt>
   125d8:	b	12344 <__lxstat64@plt+0x14ac>
   125dc:	mov	r0, r7
   125e0:	bl	10c58 <strcmp@plt>
   125e4:	cmp	r0, #0
   125e8:	beq	1253c <__lxstat64@plt+0x16a4>
   125ec:	add	r6, r6, #8
   125f0:	b	12530 <__lxstat64@plt+0x1698>
   125f4:	mov	r2, #3
   125f8:	ldr	r1, [pc, #160]	; 126a0 <__lxstat64@plt+0x1808>
   125fc:	bl	10e80 <strncmp@plt>
   12600:	cmp	r0, #0
   12604:	beq	12584 <__lxstat64@plt+0x16ec>
   12608:	mov	r2, #5
   1260c:	ldr	r1, [pc, #144]	; 126a4 <__lxstat64@plt+0x180c>
   12610:	mov	r0, #0
   12614:	bl	10cc4 <dcgettext@plt>
   12618:	ldr	r1, [r4]
   1261c:	bl	10c40 <fputs_unlocked@plt>
   12620:	b	12584 <__lxstat64@plt+0x16ec>
   12624:	andeq	r7, r2, r8, lsr r1
   12628:	muleq	r1, r5, r3
   1262c:	andeq	r7, r2, r8, asr r1
   12630:	andeq	r7, r2, ip, lsr r1
   12634:			; <UNDEFINED> instruction: 0x000153bc
   12638:	andeq	r6, r1, r8, lsr r0
   1263c:	andeq	r5, r1, r1, lsl r4
   12640:	andeq	r5, r1, r2, asr #8
   12644:	andeq	r5, r1, pc, ror #8
   12648:	andeq	r5, r1, r5, lsr #9
   1264c:	andeq	r5, r1, sp, lsl r5
   12650:	andeq	r5, r1, r6, lsl r6
   12654:	andeq	r5, r1, r0, lsl r7
   12658:	andeq	r5, r1, r8, lsl #17
   1265c:	andeq	r5, r1, r5, asr #18
   12660:	strdeq	r5, [r1], -r0
   12664:	andeq	r5, r1, r3, lsl #22
   12668:	andeq	r5, r1, fp, ror #24
   1266c:	andeq	r5, r1, sl, lsl #27
   12670:	andeq	r5, r1, fp, ror #28
   12674:	andeq	r5, r1, r5, ror #29
   12678:	andeq	r5, r1, sp, ror #30
   1267c:	andeq	r6, r1, ip, lsr #32
   12680:	andeq	r5, r1, r0, asr #4
   12684:	andeq	r6, r1, sl, lsr r0
   12688:	andeq	r6, r1, r1, asr r0
   1268c:	andeq	r6, r1, r9, ror r0
   12690:	ldrdeq	r6, [r1], -r2
   12694:	andeq	r6, r1, sp, ror #1
   12698:	andeq	r6, r1, r4, lsr #3
   1269c:	andeq	r5, r1, r1, asr #8
   126a0:	andeq	r6, r1, r7, lsl #1
   126a4:	andeq	r6, r1, fp, lsl #1
   126a8:	ldr	r3, [pc, #4]	; 126b4 <__lxstat64@plt+0x181c>
   126ac:	str	r0, [r3]
   126b0:	bx	lr
   126b4:	andeq	r7, r2, r0, asr r1
   126b8:	ldr	r3, [pc, #4]	; 126c4 <__lxstat64@plt+0x182c>
   126bc:	strb	r0, [r3, #4]
   126c0:	bx	lr
   126c4:	andeq	r7, r2, r0, asr r1
   126c8:	ldr	r3, [pc, #176]	; 12780 <__lxstat64@plt+0x18e8>
   126cc:	push	{r0, r1, r4, r5, r6, lr}
   126d0:	ldr	r0, [r3]
   126d4:	bl	14c1c <__lxstat64@plt+0x3d84>
   126d8:	cmp	r0, #0
   126dc:	beq	12764 <__lxstat64@plt+0x18cc>
   126e0:	ldr	r4, [pc, #156]	; 12784 <__lxstat64@plt+0x18ec>
   126e4:	bl	10db4 <__errno_location@plt>
   126e8:	mov	r5, r0
   126ec:	ldrb	r6, [r4, #4]
   126f0:	cmp	r6, #0
   126f4:	beq	12704 <__lxstat64@plt+0x186c>
   126f8:	ldr	r3, [r0]
   126fc:	cmp	r3, #32
   12700:	beq	12764 <__lxstat64@plt+0x18cc>
   12704:	mov	r2, #5
   12708:	ldr	r1, [pc, #120]	; 12788 <__lxstat64@plt+0x18f0>
   1270c:	mov	r0, #0
   12710:	bl	10cc4 <dcgettext@plt>
   12714:	mov	r6, r0
   12718:	ldr	r0, [r4]
   1271c:	cmp	r0, #0
   12720:	beq	12750 <__lxstat64@plt+0x18b8>
   12724:	ldr	r4, [r5]
   12728:	bl	13cb4 <__lxstat64@plt+0x2e1c>
   1272c:	mov	r3, r0
   12730:	ldr	r2, [pc, #84]	; 1278c <__lxstat64@plt+0x18f4>
   12734:	mov	r0, #0
   12738:	str	r6, [sp]
   1273c:	mov	r1, r4
   12740:	bl	10d48 <error@plt>
   12744:	ldr	r3, [pc, #68]	; 12790 <__lxstat64@plt+0x18f8>
   12748:	ldr	r0, [r3]
   1274c:	bl	10c88 <_exit@plt>
   12750:	mov	r3, r6
   12754:	ldr	r2, [pc, #56]	; 12794 <__lxstat64@plt+0x18fc>
   12758:	ldr	r1, [r5]
   1275c:	bl	10d48 <error@plt>
   12760:	b	12744 <__lxstat64@plt+0x18ac>
   12764:	ldr	r3, [pc, #44]	; 12798 <__lxstat64@plt+0x1900>
   12768:	ldr	r0, [r3]
   1276c:	bl	14c1c <__lxstat64@plt+0x3d84>
   12770:	cmp	r0, #0
   12774:	bne	12744 <__lxstat64@plt+0x18ac>
   12778:	add	sp, sp, #8
   1277c:	pop	{r4, r5, r6, pc}
   12780:	andeq	r7, r2, ip, lsr r1
   12784:	andeq	r7, r2, r0, asr r1
   12788:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
   1278c:	andeq	r6, r1, r2, lsl #4
   12790:	andeq	r7, r2, ip, ror #1
   12794:	andeq	r6, r1, r6, lsl #4
   12798:	andeq	r7, r2, r8, lsr r1
   1279c:	push	{r4, r5, r6, lr}
   127a0:	mov	r3, #0
   127a4:	mov	r4, r0
   127a8:	mov	r5, r1
   127ac:	add	r6, r2, #20
   127b0:	strb	r3, [r2, #20]
   127b4:	mov	r2, #10
   127b8:	mov	r3, #0
   127bc:	mov	r0, r4
   127c0:	mov	r1, r5
   127c4:	bl	15024 <__lxstat64@plt+0x418c>
   127c8:	add	r2, r2, #48	; 0x30
   127cc:	mov	r3, #0
   127d0:	mov	r0, r4
   127d4:	mov	r1, r5
   127d8:	strb	r2, [r6, #-1]!
   127dc:	mov	r2, #10
   127e0:	bl	15024 <__lxstat64@plt+0x418c>
   127e4:	cmp	r5, #0
   127e8:	cmpeq	r4, #9
   127ec:	bhi	127f8 <__lxstat64@plt+0x1960>
   127f0:	mov	r0, r6
   127f4:	pop	{r4, r5, r6, pc}
   127f8:	mov	r4, r0
   127fc:	mov	r5, r1
   12800:	b	127b4 <__lxstat64@plt+0x191c>
   12804:	push	{r4, r5, r6, lr}
   12808:	subs	r4, r0, #0
   1280c:	bne	12824 <__lxstat64@plt+0x198c>
   12810:	ldr	r3, [pc, #124]	; 12894 <__lxstat64@plt+0x19fc>
   12814:	ldr	r0, [pc, #124]	; 12898 <__lxstat64@plt+0x1a00>
   12818:	ldr	r1, [r3]
   1281c:	bl	10e74 <fputs@plt>
   12820:	bl	10e8c <abort@plt>
   12824:	mov	r1, #47	; 0x2f
   12828:	bl	10e2c <strrchr@plt>
   1282c:	subs	r6, r0, #0
   12830:	beq	12880 <__lxstat64@plt+0x19e8>
   12834:	add	r5, r6, #1
   12838:	sub	r3, r5, r4
   1283c:	cmp	r3, #6
   12840:	ble	12880 <__lxstat64@plt+0x19e8>
   12844:	mov	r2, #7
   12848:	ldr	r1, [pc, #76]	; 1289c <__lxstat64@plt+0x1a04>
   1284c:	sub	r0, r6, #6
   12850:	bl	10e80 <strncmp@plt>
   12854:	cmp	r0, #0
   12858:	bne	12880 <__lxstat64@plt+0x19e8>
   1285c:	mov	r2, #3
   12860:	ldr	r1, [pc, #56]	; 128a0 <__lxstat64@plt+0x1a08>
   12864:	mov	r0, r5
   12868:	bl	10e80 <strncmp@plt>
   1286c:	cmp	r0, #0
   12870:	ldreq	r3, [pc, #44]	; 128a4 <__lxstat64@plt+0x1a0c>
   12874:	addeq	r4, r6, #4
   12878:	movne	r4, r5
   1287c:	streq	r4, [r3]
   12880:	ldr	r3, [pc, #32]	; 128a8 <__lxstat64@plt+0x1a10>
   12884:	str	r4, [r3]
   12888:	ldr	r3, [pc, #28]	; 128ac <__lxstat64@plt+0x1a14>
   1288c:	str	r4, [r3]
   12890:	pop	{r4, r5, r6, pc}
   12894:	andeq	r7, r2, r8, lsr r1
   12898:	andeq	r6, r1, r9, lsl #4
   1289c:	andeq	r6, r1, r1, asr #4
   128a0:	andeq	r6, r1, r9, asr #4
   128a4:	andeq	r7, r2, r0, lsr r1
   128a8:	andeq	r7, r2, r8, asr r1
   128ac:	andeq	r7, r2, r4, lsr r1
   128b0:	push	{r4, lr}
   128b4:	mov	r2, #48	; 0x30
   128b8:	mov	r4, r1
   128bc:	mov	r1, #0
   128c0:	bl	10dd8 <memset@plt>
   128c4:	cmp	r4, #10
   128c8:	bne	128d0 <__lxstat64@plt+0x1a38>
   128cc:	bl	10e8c <abort@plt>
   128d0:	str	r4, [r0]
   128d4:	pop	{r4, pc}
   128d8:	push	{r4, r5, r6, lr}
   128dc:	mov	r2, #5
   128e0:	mov	r6, r0
   128e4:	mov	r5, r1
   128e8:	mov	r1, r0
   128ec:	mov	r0, #0
   128f0:	bl	10cc4 <dcgettext@plt>
   128f4:	cmp	r6, r0
   128f8:	mov	r4, r0
   128fc:	bne	1296c <__lxstat64@plt+0x1ad4>
   12900:	bl	14e94 <__lxstat64@plt+0x3ffc>
   12904:	ldrb	r3, [r0]
   12908:	bic	r3, r3, #32
   1290c:	cmp	r3, #85	; 0x55
   12910:	bne	12974 <__lxstat64@plt+0x1adc>
   12914:	ldrb	r3, [r0, #1]
   12918:	bic	r3, r3, #32
   1291c:	cmp	r3, #84	; 0x54
   12920:	bne	129e4 <__lxstat64@plt+0x1b4c>
   12924:	ldrb	r3, [r0, #2]
   12928:	bic	r3, r3, #32
   1292c:	cmp	r3, #70	; 0x46
   12930:	bne	129e4 <__lxstat64@plt+0x1b4c>
   12934:	ldrb	r3, [r0, #3]
   12938:	cmp	r3, #45	; 0x2d
   1293c:	bne	129e4 <__lxstat64@plt+0x1b4c>
   12940:	ldrb	r3, [r0, #4]
   12944:	cmp	r3, #56	; 0x38
   12948:	bne	129e4 <__lxstat64@plt+0x1b4c>
   1294c:	ldrb	r3, [r0, #5]
   12950:	cmp	r3, #0
   12954:	bne	129e4 <__lxstat64@plt+0x1b4c>
   12958:	ldrb	r2, [r4]
   1295c:	ldr	r3, [pc, #144]	; 129f4 <__lxstat64@plt+0x1b5c>
   12960:	ldr	r4, [pc, #144]	; 129f8 <__lxstat64@plt+0x1b60>
   12964:	cmp	r2, #96	; 0x60
   12968:	movne	r4, r3
   1296c:	mov	r0, r4
   12970:	pop	{r4, r5, r6, pc}
   12974:	cmp	r3, #71	; 0x47
   12978:	bne	129e4 <__lxstat64@plt+0x1b4c>
   1297c:	ldrb	r3, [r0, #1]
   12980:	bic	r3, r3, #32
   12984:	cmp	r3, #66	; 0x42
   12988:	bne	129e4 <__lxstat64@plt+0x1b4c>
   1298c:	ldrb	r3, [r0, #2]
   12990:	cmp	r3, #49	; 0x31
   12994:	bne	129e4 <__lxstat64@plt+0x1b4c>
   12998:	ldrb	r3, [r0, #3]
   1299c:	cmp	r3, #56	; 0x38
   129a0:	bne	129e4 <__lxstat64@plt+0x1b4c>
   129a4:	ldrb	r3, [r0, #4]
   129a8:	cmp	r3, #48	; 0x30
   129ac:	bne	129e4 <__lxstat64@plt+0x1b4c>
   129b0:	ldrb	r3, [r0, #5]
   129b4:	cmp	r3, #51	; 0x33
   129b8:	bne	129e4 <__lxstat64@plt+0x1b4c>
   129bc:	ldrb	r3, [r0, #6]
   129c0:	cmp	r3, #48	; 0x30
   129c4:	bne	129e4 <__lxstat64@plt+0x1b4c>
   129c8:	ldrb	r3, [r0, #7]
   129cc:	cmp	r3, #0
   129d0:	bne	129e4 <__lxstat64@plt+0x1b4c>
   129d4:	ldrb	r2, [r4]
   129d8:	ldr	r3, [pc, #28]	; 129fc <__lxstat64@plt+0x1b64>
   129dc:	ldr	r4, [pc, #28]	; 12a00 <__lxstat64@plt+0x1b68>
   129e0:	b	12964 <__lxstat64@plt+0x1acc>
   129e4:	ldr	r4, [pc, #24]	; 12a04 <__lxstat64@plt+0x1b6c>
   129e8:	cmp	r5, #9
   129ec:	ldr	r3, [pc, #20]	; 12a08 <__lxstat64@plt+0x1b70>
   129f0:	b	12968 <__lxstat64@plt+0x1ad0>
   129f4:	andeq	r6, r1, r6, lsr #5
   129f8:			; <UNDEFINED> instruction: 0x000162b1
   129fc:	andeq	r6, r1, sl, lsr #5
   12a00:	andeq	r6, r1, sp, lsr #5
   12a04:	andeq	r6, r1, r4, lsr #5
   12a08:			; <UNDEFINED> instruction: 0x000162b5
   12a0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12a10:	sub	sp, sp, #108	; 0x6c
   12a14:	mov	r8, r0
   12a18:	mov	r5, r1
   12a1c:	mov	r6, #0
   12a20:	str	r3, [sp, #40]	; 0x28
   12a24:	str	r2, [sp, #48]	; 0x30
   12a28:	ldr	sl, [sp, #144]	; 0x90
   12a2c:	bl	10d18 <__ctype_get_mb_cur_max@plt>
   12a30:	ldr	r3, [sp, #148]	; 0x94
   12a34:	str	r6, [sp, #24]
   12a38:	str	r6, [sp, #32]
   12a3c:	str	r6, [sp, #44]	; 0x2c
   12a40:	str	r6, [sp, #52]	; 0x34
   12a44:	ubfx	r7, r3, #1, #1
   12a48:	mov	r3, #1
   12a4c:	str	r6, [sp, #60]	; 0x3c
   12a50:	str	r3, [sp, #72]	; 0x48
   12a54:	str	r0, [sp, #76]	; 0x4c
   12a58:	cmp	sl, #10
   12a5c:	ldrls	pc, [pc, sl, lsl #2]
   12a60:	b	12ca4 <__lxstat64@plt+0x1e0c>
   12a64:	muleq	r1, r0, sl
   12a68:			; <UNDEFINED> instruction: 0x00012cbc
   12a6c:	andeq	r2, r1, r0, asr #24
   12a70:	andeq	r2, r1, r8, asr ip
   12a74:	andeq	r2, r1, r8, lsr #24
   12a78:	andeq	r2, r1, r0, lsl #23
   12a7c:	andeq	r2, r1, r0, ror #22
   12a80:	andeq	r2, r1, r8, lsr #25
   12a84:			; <UNDEFINED> instruction: 0x00012bb0
   12a88:			; <UNDEFINED> instruction: 0x00012bb0
   12a8c:			; <UNDEFINED> instruction: 0x00012bb0
   12a90:	mov	r4, sl
   12a94:	mov	r7, #0
   12a98:	mov	r9, r5
   12a9c:	mov	r3, #0
   12aa0:	str	r6, [sp, #68]	; 0x44
   12aa4:	str	r3, [sp, #28]
   12aa8:	ldr	r3, [sp, #40]	; 0x28
   12aac:	cmn	r3, #1
   12ab0:	bne	13650 <__lxstat64@plt+0x27b8>
   12ab4:	ldr	r2, [sp, #28]
   12ab8:	ldr	r3, [sp, #48]	; 0x30
   12abc:	ldrb	r3, [r3, r2]
   12ac0:	adds	r3, r3, #0
   12ac4:	movne	r3, #1
   12ac8:	str	r3, [sp, #36]	; 0x24
   12acc:	ldr	r3, [sp, #36]	; 0x24
   12ad0:	cmp	r3, #0
   12ad4:	bne	12ce0 <__lxstat64@plt+0x1e48>
   12ad8:	sub	r3, sl, #2
   12adc:	cmp	r4, #0
   12ae0:	clz	r3, r3
   12ae4:	movne	r2, #0
   12ae8:	lsr	r3, r3, #5
   12aec:	andeq	r2, r3, r7
   12af0:	cmp	r2, #0
   12af4:	bne	12ea4 <__lxstat64@plt+0x200c>
   12af8:	eor	r7, r7, #1
   12afc:	ands	r3, r3, r7
   12b00:	beq	136c8 <__lxstat64@plt+0x2830>
   12b04:	ldr	r2, [sp, #68]	; 0x44
   12b08:	cmp	r2, #0
   12b0c:	beq	13690 <__lxstat64@plt+0x27f8>
   12b10:	ldr	r3, [sp, #72]	; 0x48
   12b14:	cmp	r3, #0
   12b18:	beq	13664 <__lxstat64@plt+0x27cc>
   12b1c:	ldr	r2, [sp, #48]	; 0x30
   12b20:	ldr	r3, [sp, #160]	; 0xa0
   12b24:	ldr	r1, [sp, #60]	; 0x3c
   12b28:	str	r3, [sp, #16]
   12b2c:	ldr	r3, [sp, #156]	; 0x9c
   12b30:	str	r3, [sp, #12]
   12b34:	ldr	r3, [sp, #152]	; 0x98
   12b38:	str	r3, [sp, #8]
   12b3c:	ldr	r3, [sp, #148]	; 0x94
   12b40:	str	r3, [sp, #4]
   12b44:	mov	r3, #5
   12b48:	str	r3, [sp]
   12b4c:	ldr	r3, [sp, #40]	; 0x28
   12b50:	mov	r0, r8
   12b54:	bl	12a0c <__lxstat64@plt+0x1b74>
   12b58:	mov	r4, r0
   12b5c:	b	136bc <__lxstat64@plt+0x2824>
   12b60:	ldr	r3, [pc, #2948]	; 136ec <__lxstat64@plt+0x2854>
   12b64:	mov	r7, #1
   12b68:	mov	r4, #0
   12b6c:	mov	sl, #5
   12b70:	str	r7, [sp, #24]
   12b74:	str	r7, [sp, #32]
   12b78:	str	r3, [sp, #44]	; 0x2c
   12b7c:	b	12a98 <__lxstat64@plt+0x1c00>
   12b80:	cmp	r7, #0
   12b84:	bne	12cc8 <__lxstat64@plt+0x1e30>
   12b88:	cmp	r5, #0
   12b8c:	mov	r4, #1
   12b90:	movne	r3, #34	; 0x22
   12b94:	strbne	r3, [r8]
   12b98:	mov	r3, #1
   12b9c:	str	r3, [sp, #24]
   12ba0:	str	r3, [sp, #32]
   12ba4:	ldr	r3, [pc, #2880]	; 136ec <__lxstat64@plt+0x2854>
   12ba8:	str	r3, [sp, #44]	; 0x2c
   12bac:	b	12a98 <__lxstat64@plt+0x1c00>
   12bb0:	cmp	sl, #10
   12bb4:	beq	12bd8 <__lxstat64@plt+0x1d40>
   12bb8:	mov	r1, sl
   12bbc:	ldr	r0, [pc, #2860]	; 136f0 <__lxstat64@plt+0x2858>
   12bc0:	bl	128d8 <__lxstat64@plt+0x1a40>
   12bc4:	mov	r1, sl
   12bc8:	str	r0, [sp, #156]	; 0x9c
   12bcc:	ldr	r0, [pc, #2848]	; 136f4 <__lxstat64@plt+0x285c>
   12bd0:	bl	128d8 <__lxstat64@plt+0x1a40>
   12bd4:	str	r0, [sp, #160]	; 0xa0
   12bd8:	cmp	r7, #0
   12bdc:	moveq	r4, r7
   12be0:	beq	12bf8 <__lxstat64@plt+0x1d60>
   12be4:	mov	r4, #0
   12be8:	b	12c08 <__lxstat64@plt+0x1d70>
   12bec:	cmp	r5, r4
   12bf0:	strbhi	r3, [r8, r4]
   12bf4:	add	r4, r4, #1
   12bf8:	ldr	r3, [sp, #156]	; 0x9c
   12bfc:	ldrb	r3, [r3, r4]
   12c00:	cmp	r3, #0
   12c04:	bne	12bec <__lxstat64@plt+0x1d54>
   12c08:	ldr	r0, [sp, #160]	; 0xa0
   12c0c:	bl	10da8 <strlen@plt>
   12c10:	ldr	r3, [sp, #160]	; 0xa0
   12c14:	str	r0, [sp, #32]
   12c18:	str	r3, [sp, #44]	; 0x2c
   12c1c:	mov	r3, #1
   12c20:	str	r3, [sp, #24]
   12c24:	b	12a98 <__lxstat64@plt+0x1c00>
   12c28:	mov	r3, #1
   12c2c:	cmp	r7, #0
   12c30:	streq	r3, [sp, #24]
   12c34:	beq	12c78 <__lxstat64@plt+0x1de0>
   12c38:	str	r3, [sp, #32]
   12c3c:	b	12c64 <__lxstat64@plt+0x1dcc>
   12c40:	cmp	r7, #0
   12c44:	beq	12c78 <__lxstat64@plt+0x1de0>
   12c48:	mov	r3, #1
   12c4c:	str	r3, [sp, #32]
   12c50:	ldr	r3, [pc, #2716]	; 136f4 <__lxstat64@plt+0x285c>
   12c54:	b	12cd8 <__lxstat64@plt+0x1e40>
   12c58:	mov	r7, #1
   12c5c:	str	r7, [sp, #24]
   12c60:	str	r7, [sp, #32]
   12c64:	ldr	r3, [pc, #2696]	; 136f4 <__lxstat64@plt+0x285c>
   12c68:	mov	r4, #0
   12c6c:	str	r3, [sp, #44]	; 0x2c
   12c70:	mov	sl, #2
   12c74:	b	12a98 <__lxstat64@plt+0x1c00>
   12c78:	cmp	r5, #0
   12c7c:	movne	r3, #39	; 0x27
   12c80:	movne	r7, #0
   12c84:	strbne	r3, [r8]
   12c88:	moveq	r7, r5
   12c8c:	mov	r3, #1
   12c90:	mov	r4, #1
   12c94:	str	r3, [sp, #32]
   12c98:	ldr	r3, [pc, #2644]	; 136f4 <__lxstat64@plt+0x285c>
   12c9c:	str	r3, [sp, #44]	; 0x2c
   12ca0:	b	12c70 <__lxstat64@plt+0x1dd8>
   12ca4:	bl	10e8c <abort@plt>
   12ca8:	mov	r3, #1
   12cac:	mov	r7, #0
   12cb0:	str	r3, [sp, #24]
   12cb4:	mov	r4, #0
   12cb8:	b	12a98 <__lxstat64@plt+0x1c00>
   12cbc:	mov	r7, #1
   12cc0:	str	sl, [sp, #32]
   12cc4:	b	12c64 <__lxstat64@plt+0x1dcc>
   12cc8:	mov	r3, #1
   12ccc:	str	r7, [sp, #24]
   12cd0:	str	r3, [sp, #32]
   12cd4:	ldr	r3, [pc, #2576]	; 136ec <__lxstat64@plt+0x2854>
   12cd8:	str	r3, [sp, #44]	; 0x2c
   12cdc:	b	12cb4 <__lxstat64@plt+0x1e1c>
   12ce0:	ldr	fp, [sp, #24]
   12ce4:	ldr	r3, [sp, #32]
   12ce8:	cmp	sl, #2
   12cec:	moveq	fp, #0
   12cf0:	andne	fp, fp, #1
   12cf4:	adds	r5, r3, #0
   12cf8:	movne	r5, #1
   12cfc:	ands	r3, fp, r5
   12d00:	str	r3, [sp, #64]	; 0x40
   12d04:	beq	12dd4 <__lxstat64@plt+0x1f3c>
   12d08:	ldr	r3, [sp, #28]
   12d0c:	ldr	r2, [sp, #32]
   12d10:	cmp	r2, #1
   12d14:	add	r6, r3, r2
   12d18:	mov	r3, r2
   12d1c:	ldr	r2, [sp, #40]	; 0x28
   12d20:	movls	r3, #0
   12d24:	movhi	r3, #1
   12d28:	cmn	r2, #1
   12d2c:	movne	r3, #0
   12d30:	cmp	r3, #0
   12d34:	beq	12d44 <__lxstat64@plt+0x1eac>
   12d38:	ldr	r0, [sp, #48]	; 0x30
   12d3c:	bl	10da8 <strlen@plt>
   12d40:	str	r0, [sp, #40]	; 0x28
   12d44:	ldr	r3, [sp, #40]	; 0x28
   12d48:	cmp	r6, r3
   12d4c:	bhi	12dcc <__lxstat64@plt+0x1f34>
   12d50:	ldr	r0, [sp, #28]
   12d54:	ldr	r2, [sp, #32]
   12d58:	ldr	r3, [sp, #48]	; 0x30
   12d5c:	ldr	r1, [sp, #44]	; 0x2c
   12d60:	add	r0, r3, r0
   12d64:	bl	10cac <memcmp@plt>
   12d68:	cmp	r0, #0
   12d6c:	bne	12dcc <__lxstat64@plt+0x1f34>
   12d70:	cmp	r7, #0
   12d74:	beq	12dd4 <__lxstat64@plt+0x1f3c>
   12d78:	str	r7, [sp, #24]
   12d7c:	ldr	r3, [sp, #24]
   12d80:	mov	r1, r9
   12d84:	ldr	r2, [sp, #48]	; 0x30
   12d88:	cmp	sl, #2
   12d8c:	movne	r3, #0
   12d90:	andeq	r3, r3, #1
   12d94:	cmp	r3, #0
   12d98:	ldr	r3, [sp, #160]	; 0xa0
   12d9c:	movne	sl, #4
   12da0:	str	sl, [sp]
   12da4:	str	r3, [sp, #16]
   12da8:	ldr	r3, [sp, #156]	; 0x9c
   12dac:	str	r3, [sp, #12]
   12db0:	mov	r3, #0
   12db4:	str	r3, [sp, #8]
   12db8:	ldr	r3, [sp, #148]	; 0x94
   12dbc:	bic	r3, r3, #2
   12dc0:	str	r3, [sp, #4]
   12dc4:	ldr	r3, [sp, #40]	; 0x28
   12dc8:	b	12b50 <__lxstat64@plt+0x1cb8>
   12dcc:	mov	r3, #0
   12dd0:	str	r3, [sp, #64]	; 0x40
   12dd4:	ldr	r2, [sp, #28]
   12dd8:	ldr	r3, [sp, #48]	; 0x30
   12ddc:	add	r3, r3, r2
   12de0:	str	r3, [sp, #80]	; 0x50
   12de4:	ldr	r3, [sp, #48]	; 0x30
   12de8:	ldrb	r6, [r3, r2]
   12dec:	cmp	r6, #58	; 0x3a
   12df0:	bhi	12f54 <__lxstat64@plt+0x20bc>
   12df4:	cmp	r6, #43	; 0x2b
   12df8:	bcs	13114 <__lxstat64@plt+0x227c>
   12dfc:	cmp	r6, #32
   12e00:	beq	13168 <__lxstat64@plt+0x22d0>
   12e04:	bhi	12eac <__lxstat64@plt+0x2014>
   12e08:	cmp	r6, #9
   12e0c:	beq	13310 <__lxstat64@plt+0x2478>
   12e10:	bhi	12e70 <__lxstat64@plt+0x1fd8>
   12e14:	cmp	r6, #7
   12e18:	beq	13320 <__lxstat64@plt+0x2488>
   12e1c:	bhi	1333c <__lxstat64@plt+0x24a4>
   12e20:	cmp	r6, #0
   12e24:	beq	13184 <__lxstat64@plt+0x22ec>
   12e28:	ldr	r3, [sp, #76]	; 0x4c
   12e2c:	cmp	r3, #1
   12e30:	bne	13388 <__lxstat64@plt+0x24f0>
   12e34:	bl	10d90 <__ctype_b_loc@plt>
   12e38:	ldr	r2, [r0]
   12e3c:	sxth	r3, r6
   12e40:	lsl	r3, r3, #1
   12e44:	ldrh	r5, [r2, r3]
   12e48:	ldr	r3, [sp, #76]	; 0x4c
   12e4c:	ubfx	r5, r5, #14, #1
   12e50:	str	r3, [sp, #56]	; 0x38
   12e54:	ldr	r3, [sp, #24]
   12e58:	eor	fp, r5, #1
   12e5c:	and	fp, fp, r3
   12e60:	ands	fp, fp, #255	; 0xff
   12e64:	beq	13044 <__lxstat64@plt+0x21ac>
   12e68:	mov	r5, #0
   12e6c:	b	13434 <__lxstat64@plt+0x259c>
   12e70:	cmp	r6, #11
   12e74:	beq	13344 <__lxstat64@plt+0x24ac>
   12e78:	bcc	13318 <__lxstat64@plt+0x2480>
   12e7c:	cmp	r6, #12
   12e80:	beq	1334c <__lxstat64@plt+0x24b4>
   12e84:	cmp	r6, #13
   12e88:	moveq	r3, #114	; 0x72
   12e8c:	bne	12e28 <__lxstat64@plt+0x1f90>
   12e90:	cmp	sl, #2
   12e94:	movne	r2, #0
   12e98:	andeq	r2, r7, #1
   12e9c:	cmp	r2, #0
   12ea0:	beq	13324 <__lxstat64@plt+0x248c>
   12ea4:	mov	sl, #2
   12ea8:	b	12d7c <__lxstat64@plt+0x1ee4>
   12eac:	cmp	r6, #37	; 0x25
   12eb0:	beq	13114 <__lxstat64@plt+0x227c>
   12eb4:	bhi	12ec8 <__lxstat64@plt+0x2030>
   12eb8:	cmp	r6, #35	; 0x23
   12ebc:	beq	1315c <__lxstat64@plt+0x22c4>
   12ec0:	mov	r5, #0
   12ec4:	b	1316c <__lxstat64@plt+0x22d4>
   12ec8:	cmp	r6, #39	; 0x27
   12ecc:	bne	12ec0 <__lxstat64@plt+0x2028>
   12ed0:	cmp	sl, #2
   12ed4:	ldrne	r5, [sp, #36]	; 0x24
   12ed8:	movne	r3, r5
   12edc:	strne	r3, [sp, #68]	; 0x44
   12ee0:	bne	13260 <__lxstat64@plt+0x23c8>
   12ee4:	cmp	r7, #0
   12ee8:	bne	12d7c <__lxstat64@plt+0x1ee4>
   12eec:	ldr	r3, [sp, #60]	; 0x3c
   12ef0:	cmp	r9, #0
   12ef4:	clz	r3, r3
   12ef8:	lsr	r3, r3, #5
   12efc:	moveq	r3, #0
   12f00:	cmp	r3, #0
   12f04:	strne	r9, [sp, #60]	; 0x3c
   12f08:	movne	r9, #0
   12f0c:	bne	12f1c <__lxstat64@plt+0x2084>
   12f10:	cmp	r9, r4
   12f14:	movhi	r3, #39	; 0x27
   12f18:	strbhi	r3, [r8, r4]
   12f1c:	add	r3, r4, #1
   12f20:	ldr	r5, [sp, #36]	; 0x24
   12f24:	mov	fp, #0
   12f28:	cmp	r3, r9
   12f2c:	movcc	r2, #92	; 0x5c
   12f30:	str	fp, [sp, #52]	; 0x34
   12f34:	strbcc	r2, [r8, r3]
   12f38:	add	r3, r4, #2
   12f3c:	add	r4, r4, #3
   12f40:	cmp	r3, r9
   12f44:	str	r5, [sp, #68]	; 0x44
   12f48:	movcc	r2, #39	; 0x27
   12f4c:	strbcc	r2, [r8, r3]
   12f50:	b	13044 <__lxstat64@plt+0x21ac>
   12f54:	cmp	r6, #94	; 0x5e
   12f58:	beq	12ec0 <__lxstat64@plt+0x2028>
   12f5c:	bhi	1311c <__lxstat64@plt+0x2284>
   12f60:	cmp	r6, #90	; 0x5a
   12f64:	bhi	13108 <__lxstat64@plt+0x2270>
   12f68:	cmp	r6, #65	; 0x41
   12f6c:	bcs	13114 <__lxstat64@plt+0x227c>
   12f70:	cmp	r6, #62	; 0x3e
   12f74:	bls	12ec0 <__lxstat64@plt+0x2028>
   12f78:	cmp	r6, #63	; 0x3f
   12f7c:	bne	12e28 <__lxstat64@plt+0x1f90>
   12f80:	cmp	sl, #2
   12f84:	beq	13268 <__lxstat64@plt+0x23d0>
   12f88:	cmp	sl, #5
   12f8c:	movne	fp, #0
   12f90:	bne	13638 <__lxstat64@plt+0x27a0>
   12f94:	ldr	r3, [sp, #148]	; 0x94
   12f98:	tst	r3, #4
   12f9c:	beq	13270 <__lxstat64@plt+0x23d8>
   12fa0:	ldr	r3, [sp, #28]
   12fa4:	add	r2, r3, #2
   12fa8:	ldr	r3, [sp, #40]	; 0x28
   12fac:	cmp	r2, r3
   12fb0:	bcs	13270 <__lxstat64@plt+0x23d8>
   12fb4:	ldr	r1, [sp, #28]
   12fb8:	ldr	r3, [sp, #48]	; 0x30
   12fbc:	add	r3, r3, r1
   12fc0:	ldrb	r1, [r3, #1]
   12fc4:	cmp	r1, #63	; 0x3f
   12fc8:	bne	13270 <__lxstat64@plt+0x23d8>
   12fcc:	ldr	r3, [sp, #48]	; 0x30
   12fd0:	ldrb	r6, [r3, r2]
   12fd4:	sub	r3, r6, #33	; 0x21
   12fd8:	uxtb	r3, r3
   12fdc:	cmp	r3, #29
   12fe0:	bhi	13640 <__lxstat64@plt+0x27a8>
   12fe4:	ldr	r0, [pc, #1804]	; 136f8 <__lxstat64@plt+0x2860>
   12fe8:	mov	r5, #1
   12fec:	ands	r5, r0, r5, lsl r3
   12ff0:	beq	13648 <__lxstat64@plt+0x27b0>
   12ff4:	cmp	r7, #0
   12ff8:	bne	12d7c <__lxstat64@plt+0x1ee4>
   12ffc:	cmp	r9, r4
   13000:	add	r3, r4, #1
   13004:	str	r2, [sp, #28]
   13008:	mov	r5, #0
   1300c:	strbhi	r1, [r8, r4]
   13010:	cmp	r9, r3
   13014:	mov	fp, r5
   13018:	movhi	r1, #34	; 0x22
   1301c:	strbhi	r1, [r8, r3]
   13020:	add	r3, r4, #2
   13024:	cmp	r9, r3
   13028:	movhi	r1, #34	; 0x22
   1302c:	strbhi	r1, [r8, r3]
   13030:	add	r3, r4, #3
   13034:	add	r4, r4, #4
   13038:	cmp	r9, r3
   1303c:	movhi	r1, #63	; 0x3f
   13040:	strbhi	r1, [r8, r3]
   13044:	ldr	r3, [sp, #24]
   13048:	eor	r3, r3, #1
   1304c:	cmp	sl, #2
   13050:	orreq	r3, r3, #1
   13054:	eor	r3, r3, #1
   13058:	orr	r3, r7, r3
   1305c:	tst	r3, #255	; 0xff
   13060:	beq	1308c <__lxstat64@plt+0x21f4>
   13064:	ldr	r3, [sp, #152]	; 0x98
   13068:	cmp	r3, #0
   1306c:	beq	1308c <__lxstat64@plt+0x21f4>
   13070:	ldr	r1, [sp, #152]	; 0x98
   13074:	ubfx	r2, r6, #5, #8
   13078:	and	r3, r6, #31
   1307c:	ldr	r2, [r1, r2, lsl #2]
   13080:	lsr	r3, r2, r3
   13084:	tst	r3, #1
   13088:	bne	13098 <__lxstat64@plt+0x2200>
   1308c:	ldr	r3, [sp, #64]	; 0x40
   13090:	cmp	r3, #0
   13094:	beq	13290 <__lxstat64@plt+0x23f8>
   13098:	sub	r3, sl, #2
   1309c:	cmp	r7, #0
   130a0:	clz	r3, r3
   130a4:	lsr	r3, r3, #5
   130a8:	bne	12d7c <__lxstat64@plt+0x1ee4>
   130ac:	ldr	r2, [sp, #52]	; 0x34
   130b0:	eor	r2, r2, #1
   130b4:	ands	r3, r3, r2
   130b8:	beq	130f0 <__lxstat64@plt+0x2258>
   130bc:	cmp	r9, r4
   130c0:	str	r3, [sp, #52]	; 0x34
   130c4:	movhi	r2, #39	; 0x27
   130c8:	strbhi	r2, [r8, r4]
   130cc:	add	r2, r4, #1
   130d0:	cmp	r9, r2
   130d4:	movhi	r1, #36	; 0x24
   130d8:	strbhi	r1, [r8, r2]
   130dc:	add	r2, r4, #2
   130e0:	add	r4, r4, #3
   130e4:	cmp	r9, r2
   130e8:	movhi	r1, #39	; 0x27
   130ec:	strbhi	r1, [r8, r2]
   130f0:	cmp	r9, r4
   130f4:	ldr	fp, [sp, #36]	; 0x24
   130f8:	movhi	r3, #92	; 0x5c
   130fc:	strbhi	r3, [r8, r4]
   13100:	add	r4, r4, #1
   13104:	b	13290 <__lxstat64@plt+0x23f8>
   13108:	cmp	r6, #92	; 0x5c
   1310c:	beq	13278 <__lxstat64@plt+0x23e0>
   13110:	bls	12ec0 <__lxstat64@plt+0x2028>
   13114:	ldr	r5, [sp, #36]	; 0x24
   13118:	b	13260 <__lxstat64@plt+0x23c8>
   1311c:	cmp	r6, #122	; 0x7a
   13120:	bhi	13140 <__lxstat64@plt+0x22a8>
   13124:	cmp	r6, #97	; 0x61
   13128:	bcs	13114 <__lxstat64@plt+0x227c>
   1312c:	cmp	r6, #95	; 0x5f
   13130:	beq	13114 <__lxstat64@plt+0x227c>
   13134:	cmp	r6, #96	; 0x60
   13138:	bne	12e28 <__lxstat64@plt+0x1f90>
   1313c:	b	12ec0 <__lxstat64@plt+0x2028>
   13140:	cmp	r6, #124	; 0x7c
   13144:	beq	12ec0 <__lxstat64@plt+0x2028>
   13148:	bcc	13354 <__lxstat64@plt+0x24bc>
   1314c:	cmp	r6, #125	; 0x7d
   13150:	beq	13354 <__lxstat64@plt+0x24bc>
   13154:	cmp	r6, #126	; 0x7e
   13158:	bne	12e28 <__lxstat64@plt+0x1f90>
   1315c:	ldr	r3, [sp, #28]
   13160:	cmp	r3, #0
   13164:	bne	13270 <__lxstat64@plt+0x23d8>
   13168:	ldr	r5, [sp, #36]	; 0x24
   1316c:	cmp	sl, #2
   13170:	movne	fp, #0
   13174:	andeq	fp, r7, #1
   13178:	cmp	fp, #0
   1317c:	beq	13044 <__lxstat64@plt+0x21ac>
   13180:	b	12ea4 <__lxstat64@plt+0x200c>
   13184:	ldr	r3, [sp, #24]
   13188:	cmp	r3, #0
   1318c:	beq	13254 <__lxstat64@plt+0x23bc>
   13190:	sub	r2, sl, #2
   13194:	cmp	r7, #0
   13198:	clz	r2, r2
   1319c:	lsr	r2, r2, #5
   131a0:	bne	12d78 <__lxstat64@plt+0x1ee0>
   131a4:	ldr	r3, [sp, #52]	; 0x34
   131a8:	eor	r3, r3, #1
   131ac:	ands	r2, r2, r3
   131b0:	moveq	r3, r4
   131b4:	beq	131ec <__lxstat64@plt+0x2354>
   131b8:	cmp	r9, r4
   131bc:	str	r2, [sp, #52]	; 0x34
   131c0:	movhi	r3, #39	; 0x27
   131c4:	strbhi	r3, [r8, r4]
   131c8:	add	r3, r4, #1
   131cc:	cmp	r9, r3
   131d0:	movhi	r1, #36	; 0x24
   131d4:	strbhi	r1, [r8, r3]
   131d8:	add	r3, r4, #2
   131dc:	cmp	r9, r3
   131e0:	movhi	r1, #39	; 0x27
   131e4:	strbhi	r1, [r8, r3]
   131e8:	add	r3, r4, #3
   131ec:	cmp	r9, r3
   131f0:	add	r4, r3, #1
   131f4:	movhi	r2, #92	; 0x5c
   131f8:	strbhi	r2, [r8, r3]
   131fc:	cmp	fp, #0
   13200:	beq	13628 <__lxstat64@plt+0x2790>
   13204:	ldr	r2, [sp, #28]
   13208:	ldr	r1, [sp, #40]	; 0x28
   1320c:	add	r2, r2, #1
   13210:	cmp	r2, r1
   13214:	bcs	1324c <__lxstat64@plt+0x23b4>
   13218:	ldr	r1, [sp, #48]	; 0x30
   1321c:	mov	r6, #48	; 0x30
   13220:	ldrb	r2, [r1, r2]
   13224:	sub	r2, r2, #48	; 0x30
   13228:	cmp	r2, #9
   1322c:	bhi	13638 <__lxstat64@plt+0x27a0>
   13230:	cmp	r9, r4
   13234:	add	r2, r3, #2
   13238:	strbhi	r6, [r8, r4]
   1323c:	cmp	r9, r2
   13240:	add	r4, r3, #3
   13244:	movhi	r1, #48	; 0x30
   13248:	strbhi	r1, [r8, r2]
   1324c:	mov	r5, #0
   13250:	b	13630 <__lxstat64@plt+0x2798>
   13254:	ldr	r3, [sp, #148]	; 0x94
   13258:	ands	r5, r3, #1
   1325c:	bne	132e4 <__lxstat64@plt+0x244c>
   13260:	mov	fp, #0
   13264:	b	13044 <__lxstat64@plt+0x21ac>
   13268:	cmp	r7, #0
   1326c:	bne	12d7c <__lxstat64@plt+0x1ee4>
   13270:	mov	r5, #0
   13274:	b	13260 <__lxstat64@plt+0x23c8>
   13278:	cmp	sl, #2
   1327c:	bne	132f0 <__lxstat64@plt+0x2458>
   13280:	cmp	r7, #0
   13284:	bne	12d7c <__lxstat64@plt+0x1ee4>
   13288:	mov	r5, r7
   1328c:	mov	fp, r7
   13290:	ldr	r3, [sp, #52]	; 0x34
   13294:	eor	fp, fp, #1
   13298:	tst	r3, fp
   1329c:	beq	132c8 <__lxstat64@plt+0x2430>
   132a0:	cmp	r9, r4
   132a4:	movhi	r3, #39	; 0x27
   132a8:	strbhi	r3, [r8, r4]
   132ac:	add	r3, r4, #1
   132b0:	add	r4, r4, #2
   132b4:	cmp	r9, r3
   132b8:	movhi	r2, #39	; 0x27
   132bc:	strbhi	r2, [r8, r3]
   132c0:	mov	r3, #0
   132c4:	str	r3, [sp, #52]	; 0x34
   132c8:	cmp	r9, r4
   132cc:	ldr	r3, [sp, #72]	; 0x48
   132d0:	strbhi	r6, [r8, r4]
   132d4:	cmp	r5, #0
   132d8:	add	r4, r4, #1
   132dc:	moveq	r3, #0
   132e0:	str	r3, [sp, #72]	; 0x48
   132e4:	ldr	r3, [sp, #28]
   132e8:	add	r3, r3, #1
   132ec:	b	12aa4 <__lxstat64@plt+0x1c0c>
   132f0:	ldr	r3, [sp, #24]
   132f4:	and	r3, r3, r7
   132f8:	tst	r5, r3
   132fc:	moveq	r3, r6
   13300:	beq	12e90 <__lxstat64@plt+0x1ff8>
   13304:	mov	fp, #0
   13308:	mov	r5, fp
   1330c:	b	13290 <__lxstat64@plt+0x23f8>
   13310:	mov	r3, #116	; 0x74
   13314:	b	12e90 <__lxstat64@plt+0x1ff8>
   13318:	mov	r3, #110	; 0x6e
   1331c:	b	12e90 <__lxstat64@plt+0x1ff8>
   13320:	mov	r3, #97	; 0x61
   13324:	ldr	r2, [sp, #24]
   13328:	cmp	r2, #0
   1332c:	beq	13270 <__lxstat64@plt+0x23d8>
   13330:	mov	r6, r3
   13334:	mov	r5, #0
   13338:	b	13098 <__lxstat64@plt+0x2200>
   1333c:	mov	r3, #98	; 0x62
   13340:	b	13324 <__lxstat64@plt+0x248c>
   13344:	mov	r3, #118	; 0x76
   13348:	b	13324 <__lxstat64@plt+0x248c>
   1334c:	mov	r3, #102	; 0x66
   13350:	b	13324 <__lxstat64@plt+0x248c>
   13354:	ldr	r3, [sp, #40]	; 0x28
   13358:	cmn	r3, #1
   1335c:	bne	1337c <__lxstat64@plt+0x24e4>
   13360:	ldr	r3, [sp, #48]	; 0x30
   13364:	ldrb	r3, [r3, #1]
   13368:	adds	r3, r3, #0
   1336c:	movne	r3, #1
   13370:	cmp	r3, #0
   13374:	bne	13270 <__lxstat64@plt+0x23d8>
   13378:	b	1315c <__lxstat64@plt+0x22c4>
   1337c:	ldr	r3, [sp, #40]	; 0x28
   13380:	subs	r3, r3, #1
   13384:	b	1336c <__lxstat64@plt+0x24d4>
   13388:	mov	r3, #0
   1338c:	mov	r2, #0
   13390:	strd	r2, [sp, #96]	; 0x60
   13394:	ldr	r3, [sp, #40]	; 0x28
   13398:	cmn	r3, #1
   1339c:	bne	133ac <__lxstat64@plt+0x2514>
   133a0:	ldr	r0, [sp, #48]	; 0x30
   133a4:	bl	10da8 <strlen@plt>
   133a8:	str	r0, [sp, #40]	; 0x28
   133ac:	ldr	r5, [sp, #36]	; 0x24
   133b0:	mov	r3, #0
   133b4:	str	r3, [sp, #56]	; 0x38
   133b8:	ldr	r3, [sp, #28]
   133bc:	add	r0, sp, #92	; 0x5c
   133c0:	ldr	r1, [sp, #40]	; 0x28
   133c4:	ldr	r2, [sp, #56]	; 0x38
   133c8:	add	r2, r3, r2
   133cc:	ldr	r3, [sp, #48]	; 0x30
   133d0:	add	fp, r3, r2
   133d4:	sub	r2, r1, r2
   133d8:	add	r3, sp, #96	; 0x60
   133dc:	mov	r1, fp
   133e0:	bl	14ec8 <__lxstat64@plt+0x4030>
   133e4:	subs	r2, r0, #0
   133e8:	beq	13428 <__lxstat64@plt+0x2590>
   133ec:	cmn	r2, #1
   133f0:	beq	135fc <__lxstat64@plt+0x2764>
   133f4:	cmn	r2, #2
   133f8:	bne	1356c <__lxstat64@plt+0x26d4>
   133fc:	ldr	r3, [sp, #28]
   13400:	ldr	r2, [sp, #56]	; 0x38
   13404:	add	r3, r3, r2
   13408:	ldr	r2, [sp, #40]	; 0x28
   1340c:	cmp	r2, r3
   13410:	bls	135fc <__lxstat64@plt+0x2764>
   13414:	ldr	r2, [sp, #56]	; 0x38
   13418:	ldr	r3, [sp, #80]	; 0x50
   1341c:	ldrb	r5, [r3, r2]
   13420:	cmp	r5, #0
   13424:	bne	1355c <__lxstat64@plt+0x26c4>
   13428:	ldr	r3, [sp, #56]	; 0x38
   1342c:	cmp	r3, #1
   13430:	bls	12e54 <__lxstat64@plt+0x1fbc>
   13434:	ldr	r3, [sp, #28]
   13438:	mov	fp, #0
   1343c:	mov	ip, #92	; 0x5c
   13440:	ldr	r2, [sp, #56]	; 0x38
   13444:	add	r3, r3, r2
   13448:	ldr	r2, [sp, #24]
   1344c:	str	r3, [sp, #36]	; 0x24
   13450:	eor	r3, r5, #1
   13454:	and	r3, r3, r2
   13458:	mov	r2, #39	; 0x27
   1345c:	uxtb	r3, r3
   13460:	cmp	r3, #0
   13464:	beq	13604 <__lxstat64@plt+0x276c>
   13468:	sub	r0, sl, #2
   1346c:	cmp	r7, #0
   13470:	clz	r0, r0
   13474:	lsr	r0, r0, #5
   13478:	bne	12d78 <__lxstat64@plt+0x1ee0>
   1347c:	ldr	r1, [sp, #52]	; 0x34
   13480:	eor	r1, r1, #1
   13484:	ands	r1, r0, r1
   13488:	beq	134b8 <__lxstat64@plt+0x2620>
   1348c:	cmp	r9, r4
   13490:	add	r0, r4, #1
   13494:	str	r1, [sp, #52]	; 0x34
   13498:	strbhi	r2, [r8, r4]
   1349c:	cmp	r9, r0
   134a0:	movhi	lr, #36	; 0x24
   134a4:	strbhi	lr, [r8, r0]
   134a8:	add	r0, r4, #2
   134ac:	add	r4, r4, #3
   134b0:	cmp	r9, r0
   134b4:	strbhi	r2, [r8, r0]
   134b8:	cmp	r9, r4
   134bc:	add	r0, r4, #1
   134c0:	mov	fp, r3
   134c4:	strbhi	ip, [r8, r4]
   134c8:	cmp	r9, r0
   134cc:	lsrhi	r1, r6, #6
   134d0:	addhi	r1, r1, #48	; 0x30
   134d4:	strbhi	r1, [r8, r0]
   134d8:	add	r0, r4, #2
   134dc:	add	r4, r4, #3
   134e0:	cmp	r9, r0
   134e4:	ubfxhi	r1, r6, #3, #3
   134e8:	and	r6, r6, #7
   134ec:	add	r6, r6, #48	; 0x30
   134f0:	addhi	r1, r1, #48	; 0x30
   134f4:	strbhi	r1, [r8, r0]
   134f8:	eor	r0, fp, #1
   134fc:	ldr	r1, [sp, #28]
   13500:	ldr	lr, [sp, #52]	; 0x34
   13504:	add	r1, r1, #1
   13508:	and	r0, r0, lr
   1350c:	ldr	lr, [sp, #36]	; 0x24
   13510:	cmp	r1, lr
   13514:	bcs	13290 <__lxstat64@plt+0x23f8>
   13518:	cmp	r0, #0
   1351c:	beq	13540 <__lxstat64@plt+0x26a8>
   13520:	cmp	r9, r4
   13524:	add	r0, r4, #1
   13528:	strbhi	r2, [r8, r4]
   1352c:	cmp	r9, r0
   13530:	add	r4, r4, #2
   13534:	strbhi	r2, [r8, r0]
   13538:	mov	r0, #0
   1353c:	str	r0, [sp, #52]	; 0x34
   13540:	ldr	r0, [sp, #48]	; 0x30
   13544:	cmp	r9, r4
   13548:	str	r1, [sp, #28]
   1354c:	strbhi	r6, [r8, r4]
   13550:	add	r4, r4, #1
   13554:	ldrb	r6, [r0, r1]
   13558:	b	13460 <__lxstat64@plt+0x25c8>
   1355c:	ldr	r3, [sp, #56]	; 0x38
   13560:	add	r3, r3, #1
   13564:	str	r3, [sp, #56]	; 0x38
   13568:	b	133fc <__lxstat64@plt+0x2564>
   1356c:	cmp	sl, #2
   13570:	movne	r3, #0
   13574:	andeq	r3, r7, #1
   13578:	cmp	r3, #0
   1357c:	movne	r1, #1
   13580:	bne	135dc <__lxstat64@plt+0x2744>
   13584:	ldr	r0, [sp, #92]	; 0x5c
   13588:	str	r2, [sp, #84]	; 0x54
   1358c:	bl	10cf4 <iswprint@plt>
   13590:	ldr	r3, [sp, #56]	; 0x38
   13594:	cmp	r0, #0
   13598:	add	r0, sp, #96	; 0x60
   1359c:	moveq	r5, #0
   135a0:	ldr	r2, [sp, #84]	; 0x54
   135a4:	add	r3, r3, r2
   135a8:	str	r3, [sp, #56]	; 0x38
   135ac:	bl	10ca0 <mbsinit@plt>
   135b0:	cmp	r0, #0
   135b4:	beq	133b8 <__lxstat64@plt+0x2520>
   135b8:	b	13428 <__lxstat64@plt+0x2590>
   135bc:	ldrb	r3, [fp, #1]!
   135c0:	cmp	r3, #94	; 0x5e
   135c4:	beq	12ea4 <__lxstat64@plt+0x200c>
   135c8:	bhi	135e8 <__lxstat64@plt+0x2750>
   135cc:	sub	r3, r3, #91	; 0x5b
   135d0:	cmp	r3, #1
   135d4:	bls	12ea4 <__lxstat64@plt+0x200c>
   135d8:	add	r1, r1, #1
   135dc:	cmp	r1, r2
   135e0:	bne	135bc <__lxstat64@plt+0x2724>
   135e4:	b	13584 <__lxstat64@plt+0x26ec>
   135e8:	cmp	r3, #96	; 0x60
   135ec:	beq	12ea4 <__lxstat64@plt+0x200c>
   135f0:	cmp	r3, #124	; 0x7c
   135f4:	bne	135d8 <__lxstat64@plt+0x2740>
   135f8:	b	12ea4 <__lxstat64@plt+0x200c>
   135fc:	mov	r5, #0
   13600:	b	13428 <__lxstat64@plt+0x2590>
   13604:	ldr	r1, [sp, #64]	; 0x40
   13608:	cmp	r1, #0
   1360c:	beq	134f8 <__lxstat64@plt+0x2660>
   13610:	cmp	r9, r4
   13614:	mov	r1, #0
   13618:	strbhi	ip, [r8, r4]
   1361c:	add	r4, r4, #1
   13620:	str	r1, [sp, #64]	; 0x40
   13624:	b	134f8 <__lxstat64@plt+0x2660>
   13628:	mov	r5, fp
   1362c:	ldr	fp, [sp, #24]
   13630:	mov	r6, #48	; 0x30
   13634:	b	13044 <__lxstat64@plt+0x21ac>
   13638:	mov	r5, #0
   1363c:	b	13044 <__lxstat64@plt+0x21ac>
   13640:	mov	r6, r1
   13644:	b	13270 <__lxstat64@plt+0x23d8>
   13648:	mov	r6, r1
   1364c:	b	13260 <__lxstat64@plt+0x23c8>
   13650:	ldr	r2, [sp, #28]
   13654:	ldr	r3, [sp, #40]	; 0x28
   13658:	subs	r3, r3, r2
   1365c:	movne	r3, #1
   13660:	b	12ac8 <__lxstat64@plt+0x1c30>
   13664:	ldr	r3, [sp, #60]	; 0x3c
   13668:	mov	sl, #2
   1366c:	ldr	r7, [sp, #72]	; 0x48
   13670:	adds	r6, r3, #0
   13674:	mov	r5, r3
   13678:	movne	r6, #1
   1367c:	cmp	r9, #0
   13680:	movne	r6, #0
   13684:	cmp	r6, #0
   13688:	bne	12a58 <__lxstat64@plt+0x1bc0>
   1368c:	ldr	r3, [sp, #68]	; 0x44
   13690:	ldr	r2, [sp, #44]	; 0x2c
   13694:	cmp	r2, #0
   13698:	moveq	r3, #0
   1369c:	andne	r3, r3, #1
   136a0:	cmp	r3, #0
   136a4:	movne	r3, r2
   136a8:	subne	r3, r3, #1
   136ac:	bne	136dc <__lxstat64@plt+0x2844>
   136b0:	cmp	r9, r4
   136b4:	movhi	r3, #0
   136b8:	strbhi	r3, [r8, r4]
   136bc:	mov	r0, r4
   136c0:	add	sp, sp, #108	; 0x6c
   136c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   136c8:	mov	r3, r7
   136cc:	b	13690 <__lxstat64@plt+0x27f8>
   136d0:	cmp	r9, r4
   136d4:	strbhi	r2, [r8, r4]
   136d8:	add	r4, r4, #1
   136dc:	ldrb	r2, [r3, #1]!
   136e0:	cmp	r2, #0
   136e4:	bne	136d0 <__lxstat64@plt+0x2838>
   136e8:	b	136b0 <__lxstat64@plt+0x2818>
   136ec:	andeq	r6, r1, r4, lsr #5
   136f0:			; <UNDEFINED> instruction: 0x000162b7
   136f4:			; <UNDEFINED> instruction: 0x000162b5
   136f8:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   136fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13700:	sub	sp, sp, #52	; 0x34
   13704:	mov	r6, r0
   13708:	mov	r5, r3
   1370c:	mov	r8, r1
   13710:	mov	r9, r2
   13714:	bl	10db4 <__errno_location@plt>
   13718:	ldr	r3, [r0]
   1371c:	cmn	r6, #-2147483647	; 0x80000001
   13720:	str	r0, [sp, #24]
   13724:	ldr	r7, [pc, #368]	; 1389c <__lxstat64@plt+0x2a04>
   13728:	str	r3, [sp, #32]
   1372c:	movne	r3, #0
   13730:	moveq	r3, #1
   13734:	orrs	r3, r3, r6, lsr #31
   13738:	ldr	r4, [r7]
   1373c:	beq	13744 <__lxstat64@plt+0x28ac>
   13740:	bl	10e8c <abort@plt>
   13744:	ldr	r2, [r7, #4]
   13748:	cmp	r2, r6
   1374c:	bgt	137bc <__lxstat64@plt+0x2924>
   13750:	add	sl, r7, #8
   13754:	mov	r3, #8
   13758:	cmp	r4, sl
   1375c:	add	r1, sp, #44	; 0x2c
   13760:	str	r2, [sp, #44]	; 0x2c
   13764:	sub	r2, r6, r2
   13768:	movne	r0, r4
   1376c:	moveq	r0, #0
   13770:	add	r2, r2, #1
   13774:	str	r3, [sp]
   13778:	mvn	r3, #-2147483648	; 0x80000000
   1377c:	bl	14878 <__lxstat64@plt+0x39e0>
   13780:	cmp	r4, sl
   13784:	mov	fp, r0
   13788:	str	r0, [r7]
   1378c:	ldmeq	r4, {r0, r1}
   13790:	mov	r4, fp
   13794:	ldr	r2, [sp, #44]	; 0x2c
   13798:	stmeq	fp, {r0, r1}
   1379c:	mov	r1, #0
   137a0:	ldr	r0, [r7, #4]
   137a4:	sub	r2, r2, r0
   137a8:	add	r0, fp, r0, lsl #3
   137ac:	lsl	r2, r2, #3
   137b0:	bl	10dd8 <memset@plt>
   137b4:	ldr	r3, [sp, #44]	; 0x2c
   137b8:	str	r3, [r7, #4]
   137bc:	ldr	r3, [r5, #4]
   137c0:	add	sl, r4, r6, lsl #3
   137c4:	mov	r2, r8
   137c8:	ldr	fp, [r4, r6, lsl #3]
   137cc:	ldr	r7, [sl, #4]
   137d0:	orr	r3, r3, #1
   137d4:	str	r3, [sp, #28]
   137d8:	add	r3, r5, #8
   137dc:	mov	r1, fp
   137e0:	str	r3, [sp, #36]	; 0x24
   137e4:	mov	r0, r7
   137e8:	ldr	r3, [r5, #44]	; 0x2c
   137ec:	str	r3, [sp, #16]
   137f0:	ldr	r3, [r5, #40]	; 0x28
   137f4:	str	r3, [sp, #12]
   137f8:	add	r3, r5, #8
   137fc:	str	r3, [sp, #8]
   13800:	ldr	r3, [sp, #28]
   13804:	str	r3, [sp, #4]
   13808:	ldr	r3, [r5]
   1380c:	str	r3, [sp]
   13810:	mov	r3, r9
   13814:	bl	12a0c <__lxstat64@plt+0x1b74>
   13818:	cmp	fp, r0
   1381c:	bhi	13884 <__lxstat64@plt+0x29ec>
   13820:	ldr	r3, [pc, #120]	; 138a0 <__lxstat64@plt+0x2a08>
   13824:	add	fp, r0, #1
   13828:	str	fp, [r4, r6, lsl #3]
   1382c:	cmp	r7, r3
   13830:	beq	1383c <__lxstat64@plt+0x29a4>
   13834:	mov	r0, r7
   13838:	bl	14d84 <__lxstat64@plt+0x3eec>
   1383c:	mov	r0, fp
   13840:	bl	14768 <__lxstat64@plt+0x38d0>
   13844:	ldr	r3, [r5, #44]	; 0x2c
   13848:	mov	r2, r8
   1384c:	mov	r1, fp
   13850:	str	r0, [sl, #4]
   13854:	mov	r7, r0
   13858:	str	r3, [sp, #16]
   1385c:	ldr	r3, [r5, #40]	; 0x28
   13860:	str	r3, [sp, #12]
   13864:	add	r3, r5, #8
   13868:	str	r3, [sp, #8]
   1386c:	ldr	r3, [sp, #28]
   13870:	str	r3, [sp, #4]
   13874:	ldr	r3, [r5]
   13878:	str	r3, [sp]
   1387c:	mov	r3, r9
   13880:	bl	12a0c <__lxstat64@plt+0x1b74>
   13884:	ldr	r3, [sp, #24]
   13888:	mov	r0, r7
   1388c:	ldr	r2, [sp, #32]
   13890:	str	r2, [r3]
   13894:	add	sp, sp, #52	; 0x34
   13898:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1389c:	strdeq	r7, [r2], -r0
   138a0:	andeq	r7, r2, ip, asr r1
   138a4:	push	{r4, r5, r6, lr}
   138a8:	mov	r5, r0
   138ac:	bl	10db4 <__errno_location@plt>
   138b0:	mov	r4, r0
   138b4:	cmp	r5, #0
   138b8:	ldr	r0, [pc, #20]	; 138d4 <__lxstat64@plt+0x2a3c>
   138bc:	mov	r1, #48	; 0x30
   138c0:	movne	r0, r5
   138c4:	ldr	r6, [r4]
   138c8:	bl	14968 <__lxstat64@plt+0x3ad0>
   138cc:	str	r6, [r4]
   138d0:	pop	{r4, r5, r6, pc}
   138d4:	andeq	r7, r2, ip, asr r2
   138d8:	ldr	r3, [pc, #12]	; 138ec <__lxstat64@plt+0x2a54>
   138dc:	cmp	r0, #0
   138e0:	moveq	r0, r3
   138e4:	ldr	r0, [r0]
   138e8:	bx	lr
   138ec:	andeq	r7, r2, ip, asr r2
   138f0:	ldr	r3, [pc, #12]	; 13904 <__lxstat64@plt+0x2a6c>
   138f4:	cmp	r0, #0
   138f8:	moveq	r0, r3
   138fc:	str	r1, [r0]
   13900:	bx	lr
   13904:	andeq	r7, r2, ip, asr r2
   13908:	ldr	r3, [pc, #52]	; 13944 <__lxstat64@plt+0x2aac>
   1390c:	cmp	r0, #0
   13910:	push	{lr}		; (str lr, [sp, #-4]!)
   13914:	lsr	lr, r1, #5
   13918:	and	r1, r1, #31
   1391c:	moveq	r0, r3
   13920:	add	r3, r0, #8
   13924:	ldr	ip, [r3, lr, lsl #2]
   13928:	lsr	r0, ip, r1
   1392c:	eor	r2, r2, r0
   13930:	and	r0, r0, #1
   13934:	and	r2, r2, #1
   13938:	eor	r1, ip, r2, lsl r1
   1393c:	str	r1, [r3, lr, lsl #2]
   13940:	pop	{pc}		; (ldr pc, [sp], #4)
   13944:	andeq	r7, r2, ip, asr r2
   13948:	ldr	r3, [pc, #16]	; 13960 <__lxstat64@plt+0x2ac8>
   1394c:	cmp	r0, #0
   13950:	movne	r3, r0
   13954:	ldr	r0, [r3, #4]
   13958:	str	r1, [r3, #4]
   1395c:	bx	lr
   13960:	andeq	r7, r2, ip, asr r2
   13964:	ldr	r3, [pc, #44]	; 13998 <__lxstat64@plt+0x2b00>
   13968:	cmp	r0, #0
   1396c:	moveq	r0, r3
   13970:	mov	r3, #10
   13974:	cmp	r2, #0
   13978:	cmpne	r1, #0
   1397c:	str	r3, [r0]
   13980:	bne	1398c <__lxstat64@plt+0x2af4>
   13984:	push	{r4, lr}
   13988:	bl	10e8c <abort@plt>
   1398c:	str	r1, [r0, #40]	; 0x28
   13990:	str	r2, [r0, #44]	; 0x2c
   13994:	bx	lr
   13998:	andeq	r7, r2, ip, asr r2
   1399c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   139a0:	sub	sp, sp, #24
   139a4:	mov	sl, r3
   139a8:	mov	r7, r0
   139ac:	mov	r8, r1
   139b0:	mov	r9, r2
   139b4:	ldr	r4, [sp, #56]	; 0x38
   139b8:	ldr	r3, [pc, #88]	; 13a18 <__lxstat64@plt+0x2b80>
   139bc:	cmp	r4, #0
   139c0:	moveq	r4, r3
   139c4:	bl	10db4 <__errno_location@plt>
   139c8:	ldr	r3, [r4, #44]	; 0x2c
   139cc:	mov	r5, r0
   139d0:	mov	r2, r9
   139d4:	mov	r1, r8
   139d8:	mov	r0, r7
   139dc:	ldr	r6, [r5]
   139e0:	str	r3, [sp, #16]
   139e4:	ldr	r3, [r4, #40]	; 0x28
   139e8:	str	r3, [sp, #12]
   139ec:	add	r3, r4, #8
   139f0:	str	r3, [sp, #8]
   139f4:	ldr	r3, [r4, #4]
   139f8:	str	r3, [sp, #4]
   139fc:	ldr	r3, [r4]
   13a00:	str	r3, [sp]
   13a04:	mov	r3, sl
   13a08:	bl	12a0c <__lxstat64@plt+0x1b74>
   13a0c:	str	r6, [r5]
   13a10:	add	sp, sp, #24
   13a14:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13a18:	andeq	r7, r2, ip, asr r2
   13a1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13a20:	cmp	r3, #0
   13a24:	sub	sp, sp, #44	; 0x2c
   13a28:	mov	r6, r2
   13a2c:	mov	sl, r1
   13a30:	mov	r9, r0
   13a34:	ldr	r4, [pc, #176]	; 13aec <__lxstat64@plt+0x2c54>
   13a38:	movne	r4, r3
   13a3c:	bl	10db4 <__errno_location@plt>
   13a40:	ldr	r3, [r0]
   13a44:	mov	r1, #0
   13a48:	mov	r2, r9
   13a4c:	mov	r8, r0
   13a50:	mov	r0, r1
   13a54:	ldr	r5, [r4, #4]
   13a58:	add	fp, r4, #8
   13a5c:	str	r3, [sp, #28]
   13a60:	ldr	r3, [r4, #44]	; 0x2c
   13a64:	cmp	r6, #0
   13a68:	orreq	r5, r5, #1
   13a6c:	str	r3, [sp, #16]
   13a70:	ldr	r3, [r4, #40]	; 0x28
   13a74:	stmib	sp, {r5, fp}
   13a78:	str	r3, [sp, #12]
   13a7c:	ldr	r3, [r4]
   13a80:	str	r3, [sp]
   13a84:	mov	r3, sl
   13a88:	bl	12a0c <__lxstat64@plt+0x1b74>
   13a8c:	add	r1, r0, #1
   13a90:	mov	r7, r0
   13a94:	mov	r0, r1
   13a98:	str	r1, [sp, #36]	; 0x24
   13a9c:	bl	14768 <__lxstat64@plt+0x38d0>
   13aa0:	ldr	r3, [r4, #44]	; 0x2c
   13aa4:	mov	r2, r9
   13aa8:	ldr	r1, [sp, #36]	; 0x24
   13aac:	str	r3, [sp, #16]
   13ab0:	ldr	r3, [r4, #40]	; 0x28
   13ab4:	stmib	sp, {r5, fp}
   13ab8:	str	r0, [sp, #32]
   13abc:	str	r3, [sp, #12]
   13ac0:	ldr	r3, [r4]
   13ac4:	str	r3, [sp]
   13ac8:	mov	r3, sl
   13acc:	bl	12a0c <__lxstat64@plt+0x1b74>
   13ad0:	ldr	r3, [sp, #28]
   13ad4:	cmp	r6, #0
   13ad8:	ldr	r0, [sp, #32]
   13adc:	str	r3, [r8]
   13ae0:	strne	r7, [r6]
   13ae4:	add	sp, sp, #44	; 0x2c
   13ae8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13aec:	andeq	r7, r2, ip, asr r2
   13af0:	mov	r3, r2
   13af4:	mov	r2, #0
   13af8:	b	13a1c <__lxstat64@plt+0x2b84>
   13afc:	push	{r4, r5, r6, r7, r8, lr}
   13b00:	mov	r6, #1
   13b04:	ldr	r4, [pc, #100]	; 13b70 <__lxstat64@plt+0x2cd8>
   13b08:	ldr	r5, [r4]
   13b0c:	add	r7, r5, #4
   13b10:	ldr	r3, [r4, #4]
   13b14:	cmp	r3, r6
   13b18:	bgt	13b60 <__lxstat64@plt+0x2cc8>
   13b1c:	ldr	r6, [pc, #80]	; 13b74 <__lxstat64@plt+0x2cdc>
   13b20:	ldr	r0, [r5, #4]
   13b24:	cmp	r0, r6
   13b28:	beq	13b3c <__lxstat64@plt+0x2ca4>
   13b2c:	bl	14d84 <__lxstat64@plt+0x3eec>
   13b30:	mov	r3, #256	; 0x100
   13b34:	str	r3, [r4, #8]
   13b38:	str	r6, [r4, #12]
   13b3c:	ldr	r6, [pc, #52]	; 13b78 <__lxstat64@plt+0x2ce0>
   13b40:	cmp	r5, r6
   13b44:	beq	13b54 <__lxstat64@plt+0x2cbc>
   13b48:	mov	r0, r5
   13b4c:	bl	14d84 <__lxstat64@plt+0x3eec>
   13b50:	str	r6, [r4]
   13b54:	mov	r3, #1
   13b58:	str	r3, [r4, #4]
   13b5c:	pop	{r4, r5, r6, r7, r8, pc}
   13b60:	ldr	r0, [r7, r6, lsl #3]
   13b64:	add	r6, r6, #1
   13b68:	bl	14d84 <__lxstat64@plt+0x3eec>
   13b6c:	b	13b10 <__lxstat64@plt+0x2c78>
   13b70:	strdeq	r7, [r2], -r0
   13b74:	andeq	r7, r2, ip, asr r1
   13b78:	strdeq	r7, [r2], -r8
   13b7c:	ldr	r3, [pc, #4]	; 13b88 <__lxstat64@plt+0x2cf0>
   13b80:	mvn	r2, #0
   13b84:	b	136fc <__lxstat64@plt+0x2864>
   13b88:	andeq	r7, r2, ip, asr r2
   13b8c:	ldr	r3, [pc]	; 13b94 <__lxstat64@plt+0x2cfc>
   13b90:	b	136fc <__lxstat64@plt+0x2864>
   13b94:	andeq	r7, r2, ip, asr r2
   13b98:	mov	r1, r0
   13b9c:	mov	r0, #0
   13ba0:	b	13b7c <__lxstat64@plt+0x2ce4>
   13ba4:	mov	r2, r1
   13ba8:	mov	r1, r0
   13bac:	mov	r0, #0
   13bb0:	b	13b8c <__lxstat64@plt+0x2cf4>
   13bb4:	push	{r4, r5, lr}
   13bb8:	sub	sp, sp, #52	; 0x34
   13bbc:	mov	r5, r2
   13bc0:	mov	r4, r0
   13bc4:	mov	r0, sp
   13bc8:	bl	128b0 <__lxstat64@plt+0x1a18>
   13bcc:	mov	r3, sp
   13bd0:	mvn	r2, #0
   13bd4:	mov	r1, r5
   13bd8:	mov	r0, r4
   13bdc:	bl	136fc <__lxstat64@plt+0x2864>
   13be0:	add	sp, sp, #52	; 0x34
   13be4:	pop	{r4, r5, pc}
   13be8:	push	{r4, r5, r6, lr}
   13bec:	sub	sp, sp, #48	; 0x30
   13bf0:	mov	r5, r2
   13bf4:	mov	r6, r3
   13bf8:	mov	r4, r0
   13bfc:	mov	r0, sp
   13c00:	bl	128b0 <__lxstat64@plt+0x1a18>
   13c04:	mov	r3, sp
   13c08:	mov	r2, r6
   13c0c:	mov	r1, r5
   13c10:	mov	r0, r4
   13c14:	bl	136fc <__lxstat64@plt+0x2864>
   13c18:	add	sp, sp, #48	; 0x30
   13c1c:	pop	{r4, r5, r6, pc}
   13c20:	mov	r2, r1
   13c24:	mov	r1, r0
   13c28:	mov	r0, #0
   13c2c:	b	13bb4 <__lxstat64@plt+0x2d1c>
   13c30:	mov	r3, r2
   13c34:	mov	r2, r1
   13c38:	mov	r1, r0
   13c3c:	mov	r0, #0
   13c40:	b	13be8 <__lxstat64@plt+0x2d50>
   13c44:	push	{r4, r5, r6, lr}
   13c48:	mov	r4, r0
   13c4c:	mov	r5, r1
   13c50:	mov	r6, r2
   13c54:	sub	sp, sp, #48	; 0x30
   13c58:	mov	ip, sp
   13c5c:	ldr	lr, [pc, #64]	; 13ca4 <__lxstat64@plt+0x2e0c>
   13c60:	ldm	lr!, {r0, r1, r2, r3}
   13c64:	stmia	ip!, {r0, r1, r2, r3}
   13c68:	ldm	lr!, {r0, r1, r2, r3}
   13c6c:	stmia	ip!, {r0, r1, r2, r3}
   13c70:	ldm	lr, {r0, r1, r2, r3}
   13c74:	stm	ip, {r0, r1, r2, r3}
   13c78:	mov	r1, r6
   13c7c:	mov	r2, #1
   13c80:	mov	r0, sp
   13c84:	bl	13908 <__lxstat64@plt+0x2a70>
   13c88:	mov	r3, sp
   13c8c:	mov	r2, r5
   13c90:	mov	r1, r4
   13c94:	mov	r0, #0
   13c98:	bl	136fc <__lxstat64@plt+0x2864>
   13c9c:	add	sp, sp, #48	; 0x30
   13ca0:	pop	{r4, r5, r6, pc}
   13ca4:	andeq	r7, r2, ip, asr r2
   13ca8:	mov	r2, r1
   13cac:	mvn	r1, #0
   13cb0:	b	13c44 <__lxstat64@plt+0x2dac>
   13cb4:	mov	r1, #58	; 0x3a
   13cb8:	b	13ca8 <__lxstat64@plt+0x2e10>
   13cbc:	mov	r2, #58	; 0x3a
   13cc0:	b	13c44 <__lxstat64@plt+0x2dac>
   13cc4:	push	{r4, r5, lr}
   13cc8:	sub	sp, sp, #100	; 0x64
   13ccc:	mov	r4, r0
   13cd0:	mov	r0, sp
   13cd4:	mov	r5, r2
   13cd8:	bl	128b0 <__lxstat64@plt+0x1a18>
   13cdc:	mov	ip, sp
   13ce0:	add	lr, sp, #48	; 0x30
   13ce4:	ldm	ip!, {r0, r1, r2, r3}
   13ce8:	stmia	lr!, {r0, r1, r2, r3}
   13cec:	ldm	ip!, {r0, r1, r2, r3}
   13cf0:	stmia	lr!, {r0, r1, r2, r3}
   13cf4:	ldm	ip, {r0, r1, r2, r3}
   13cf8:	stm	lr, {r0, r1, r2, r3}
   13cfc:	mov	r2, #1
   13d00:	mov	r1, #58	; 0x3a
   13d04:	add	r0, sp, #48	; 0x30
   13d08:	bl	13908 <__lxstat64@plt+0x2a70>
   13d0c:	add	r3, sp, #48	; 0x30
   13d10:	mvn	r2, #0
   13d14:	mov	r1, r5
   13d18:	mov	r0, r4
   13d1c:	bl	136fc <__lxstat64@plt+0x2864>
   13d20:	add	sp, sp, #100	; 0x64
   13d24:	pop	{r4, r5, pc}
   13d28:	push	{r4, r5, r6, r7, lr}
   13d2c:	mov	r4, r0
   13d30:	mov	r6, r1
   13d34:	mov	r7, r2
   13d38:	mov	r5, r3
   13d3c:	sub	sp, sp, #52	; 0x34
   13d40:	ldr	lr, [pc, #68]	; 13d8c <__lxstat64@plt+0x2ef4>
   13d44:	mov	ip, sp
   13d48:	ldm	lr!, {r0, r1, r2, r3}
   13d4c:	stmia	ip!, {r0, r1, r2, r3}
   13d50:	ldm	lr!, {r0, r1, r2, r3}
   13d54:	stmia	ip!, {r0, r1, r2, r3}
   13d58:	ldm	lr, {r0, r1, r2, r3}
   13d5c:	stm	ip, {r0, r1, r2, r3}
   13d60:	mov	r2, r7
   13d64:	mov	r1, r6
   13d68:	mov	r0, sp
   13d6c:	bl	13964 <__lxstat64@plt+0x2acc>
   13d70:	ldr	r2, [sp, #72]	; 0x48
   13d74:	mov	r3, sp
   13d78:	mov	r1, r5
   13d7c:	mov	r0, r4
   13d80:	bl	136fc <__lxstat64@plt+0x2864>
   13d84:	add	sp, sp, #52	; 0x34
   13d88:	pop	{r4, r5, r6, r7, pc}
   13d8c:	andeq	r7, r2, ip, asr r2
   13d90:	mvn	ip, #0
   13d94:	push	{r0, r1, r2, lr}
   13d98:	str	ip, [sp]
   13d9c:	bl	13d28 <__lxstat64@plt+0x2e90>
   13da0:	add	sp, sp, #12
   13da4:	pop	{pc}		; (ldr pc, [sp], #4)
   13da8:	mov	r3, r2
   13dac:	mov	r2, r1
   13db0:	mov	r1, r0
   13db4:	mov	r0, #0
   13db8:	b	13d90 <__lxstat64@plt+0x2ef8>
   13dbc:	push	{r0, r1, r2, lr}
   13dc0:	str	r3, [sp]
   13dc4:	mov	r3, r2
   13dc8:	mov	r2, r1
   13dcc:	mov	r1, r0
   13dd0:	mov	r0, #0
   13dd4:	bl	13d28 <__lxstat64@plt+0x2e90>
   13dd8:	add	sp, sp, #12
   13ddc:	pop	{pc}		; (ldr pc, [sp], #4)
   13de0:	ldr	r3, [pc]	; 13de8 <__lxstat64@plt+0x2f50>
   13de4:	b	136fc <__lxstat64@plt+0x2864>
   13de8:	andeq	r7, r2, r0, lsl #2
   13dec:	mov	r2, r1
   13df0:	mov	r1, r0
   13df4:	mov	r0, #0
   13df8:	b	13de0 <__lxstat64@plt+0x2f48>
   13dfc:	mvn	r2, #0
   13e00:	b	13de0 <__lxstat64@plt+0x2f48>
   13e04:	mov	r1, r0
   13e08:	mov	r0, #0
   13e0c:	b	13dfc <__lxstat64@plt+0x2f64>
   13e10:	push	{lr}		; (str lr, [sp, #-4]!)
   13e14:	ldrb	ip, [r0]
   13e18:	ldrb	r3, [r1]
   13e1c:	cmp	ip, r2
   13e20:	bne	13ec0 <__lxstat64@plt+0x3028>
   13e24:	cmp	r3, ip
   13e28:	addne	r0, r0, #1
   13e2c:	bne	13e58 <__lxstat64@plt+0x2fc0>
   13e30:	ldrb	r3, [r0, #1]!
   13e34:	ldrb	r2, [r1, #1]!
   13e38:	sub	lr, r3, #48	; 0x30
   13e3c:	cmp	r3, r2
   13e40:	beq	13e7c <__lxstat64@plt+0x2fe4>
   13e44:	cmp	lr, #9
   13e48:	sub	ip, r2, #48	; 0x30
   13e4c:	bhi	13e94 <__lxstat64@plt+0x2ffc>
   13e50:	cmp	ip, #9
   13e54:	bls	13e8c <__lxstat64@plt+0x2ff4>
   13e58:	sub	r3, r0, #1
   13e5c:	ldrb	r0, [r3, #1]!
   13e60:	cmp	r0, #48	; 0x30
   13e64:	beq	13e5c <__lxstat64@plt+0x2fc4>
   13e68:	sub	r0, r0, #48	; 0x30
   13e6c:	cmp	r0, #9
   13e70:	movhi	r0, #0
   13e74:	movls	r0, #1
   13e78:	pop	{pc}		; (ldr pc, [sp], #4)
   13e7c:	cmp	lr, #9
   13e80:	bls	13e30 <__lxstat64@plt+0x2f98>
   13e84:	mov	r0, #0
   13e88:	pop	{pc}		; (ldr pc, [sp], #4)
   13e8c:	sub	r0, r3, r2
   13e90:	pop	{pc}		; (ldr pc, [sp], #4)
   13e94:	cmp	ip, #9
   13e98:	bhi	13e84 <__lxstat64@plt+0x2fec>
   13e9c:	sub	r1, r1, #1
   13ea0:	ldrb	r0, [r1, #1]!
   13ea4:	cmp	r0, #48	; 0x30
   13ea8:	beq	13ea0 <__lxstat64@plt+0x3008>
   13eac:	sub	r0, r0, #48	; 0x30
   13eb0:	cmp	r0, #9
   13eb4:	movhi	r0, #0
   13eb8:	mvnls	r0, #0
   13ebc:	pop	{pc}		; (ldr pc, [sp], #4)
   13ec0:	cmp	r3, r2
   13ec4:	addeq	r1, r1, #1
   13ec8:	bne	13e84 <__lxstat64@plt+0x2fec>
   13ecc:	b	13e9c <__lxstat64@plt+0x3004>
   13ed0:	push	{r4, lr}
   13ed4:	ldrb	r2, [r0]
   13ed8:	ldrb	ip, [r1]
   13edc:	cmp	r2, #45	; 0x2d
   13ee0:	bne	13fbc <__lxstat64@plt+0x3124>
   13ee4:	ldrb	r2, [r0, #1]!
   13ee8:	cmp	r2, #48	; 0x30
   13eec:	beq	13ee4 <__lxstat64@plt+0x304c>
   13ef0:	cmp	ip, #45	; 0x2d
   13ef4:	beq	13f2c <__lxstat64@plt+0x3094>
   13ef8:	sub	r0, r2, #48	; 0x30
   13efc:	cmp	r0, #9
   13f00:	bhi	13f10 <__lxstat64@plt+0x3078>
   13f04:	mvn	r0, #0
   13f08:	pop	{r4, pc}
   13f0c:	ldrb	ip, [r1, #1]!
   13f10:	cmp	ip, #48	; 0x30
   13f14:	beq	13f0c <__lxstat64@plt+0x3074>
   13f18:	sub	r0, ip, #48	; 0x30
   13f1c:	cmp	r0, #9
   13f20:	movhi	r0, #0
   13f24:	mvnls	r0, #0
   13f28:	pop	{r4, pc}
   13f2c:	ldrb	ip, [r1, #1]!
   13f30:	cmp	ip, #48	; 0x30
   13f34:	beq	13f2c <__lxstat64@plt+0x3094>
   13f38:	cmp	r2, ip
   13f3c:	sub	r3, r2, #48	; 0x30
   13f40:	bne	13f4c <__lxstat64@plt+0x30b4>
   13f44:	cmp	r3, #9
   13f48:	bls	13f90 <__lxstat64@plt+0x30f8>
   13f4c:	mov	lr, r2
   13f50:	mov	r4, r0
   13f54:	sub	lr, lr, #48	; 0x30
   13f58:	sub	r3, r4, r0
   13f5c:	cmp	lr, #9
   13f60:	bls	13f9c <__lxstat64@plt+0x3104>
   13f64:	mov	r0, ip
   13f68:	mov	lr, r1
   13f6c:	sub	r0, r0, #48	; 0x30
   13f70:	sub	r4, lr, r1
   13f74:	cmp	r0, #9
   13f78:	bls	13fa4 <__lxstat64@plt+0x310c>
   13f7c:	cmp	r3, r4
   13f80:	beq	13fac <__lxstat64@plt+0x3114>
   13f84:	bcs	13f04 <__lxstat64@plt+0x306c>
   13f88:	mov	r0, #1
   13f8c:	pop	{r4, pc}
   13f90:	ldrb	r2, [r0, #1]!
   13f94:	ldrb	ip, [r1, #1]!
   13f98:	b	13f38 <__lxstat64@plt+0x30a0>
   13f9c:	ldrb	lr, [r4, #1]!
   13fa0:	b	13f54 <__lxstat64@plt+0x30bc>
   13fa4:	ldrb	r0, [lr, #1]!
   13fa8:	b	13f6c <__lxstat64@plt+0x30d4>
   13fac:	cmp	r3, #0
   13fb0:	beq	14098 <__lxstat64@plt+0x3200>
   13fb4:	sub	r0, ip, r2
   13fb8:	pop	{r4, pc}
   13fbc:	cmp	ip, #45	; 0x2d
   13fc0:	bne	14004 <__lxstat64@plt+0x316c>
   13fc4:	ldrb	r3, [r1, #1]!
   13fc8:	cmp	r3, #48	; 0x30
   13fcc:	beq	13fc4 <__lxstat64@plt+0x312c>
   13fd0:	sub	r3, r3, #48	; 0x30
   13fd4:	cmp	r3, #9
   13fd8:	bls	13f88 <__lxstat64@plt+0x30f0>
   13fdc:	cmp	r2, #48	; 0x30
   13fe0:	beq	13ff8 <__lxstat64@plt+0x3160>
   13fe4:	sub	r0, r2, #48	; 0x30
   13fe8:	cmp	r0, #9
   13fec:	movhi	r0, #0
   13ff0:	movls	r0, #1
   13ff4:	pop	{r4, pc}
   13ff8:	ldrb	r2, [r0, #1]!
   13ffc:	b	13fdc <__lxstat64@plt+0x3144>
   14000:	ldrb	r2, [r0, #1]!
   14004:	cmp	r2, #48	; 0x30
   14008:	beq	14000 <__lxstat64@plt+0x3168>
   1400c:	cmp	ip, #48	; 0x30
   14010:	bne	14024 <__lxstat64@plt+0x318c>
   14014:	ldrb	ip, [r1, #1]!
   14018:	b	1400c <__lxstat64@plt+0x3174>
   1401c:	ldrb	r2, [r0, #1]!
   14020:	ldrb	ip, [r1, #1]!
   14024:	cmp	r2, ip
   14028:	sub	r3, r2, #48	; 0x30
   1402c:	bne	14038 <__lxstat64@plt+0x31a0>
   14030:	cmp	r3, #9
   14034:	bls	1401c <__lxstat64@plt+0x3184>
   14038:	mov	lr, r2
   1403c:	mov	r4, r0
   14040:	sub	lr, lr, #48	; 0x30
   14044:	sub	r3, r4, r0
   14048:	cmp	lr, #9
   1404c:	bls	14078 <__lxstat64@plt+0x31e0>
   14050:	mov	r0, ip
   14054:	mov	lr, r1
   14058:	sub	r0, r0, #48	; 0x30
   1405c:	sub	r4, lr, r1
   14060:	cmp	r0, #9
   14064:	bls	14080 <__lxstat64@plt+0x31e8>
   14068:	cmp	r3, r4
   1406c:	beq	14088 <__lxstat64@plt+0x31f0>
   14070:	bcs	13f88 <__lxstat64@plt+0x30f0>
   14074:	b	13f04 <__lxstat64@plt+0x306c>
   14078:	ldrb	lr, [r4, #1]!
   1407c:	b	14040 <__lxstat64@plt+0x31a8>
   14080:	ldrb	r0, [lr, #1]!
   14084:	b	14058 <__lxstat64@plt+0x31c0>
   14088:	cmp	r3, #0
   1408c:	beq	14098 <__lxstat64@plt+0x3200>
   14090:	sub	r0, r2, ip
   14094:	pop	{r4, pc}
   14098:	mov	r0, r3
   1409c:	pop	{r4, pc}
   140a0:	stm	r0, {r1, r2}
   140a4:	bx	lr
   140a8:	sub	sp, sp, #16
   140ac:	add	ip, sp, #16
   140b0:	stmdb	ip, {r0, r1}
   140b4:	mov	r1, sp
   140b8:	stm	r1, {r2, r3}
   140bc:	mov	r3, r2
   140c0:	ldmib	sp, {r2, ip}
   140c4:	ldr	r1, [sp, #12]
   140c8:	cmp	ip, r3
   140cc:	movge	r0, #0
   140d0:	movlt	r0, #1
   140d4:	cmp	ip, r3
   140d8:	rsble	r0, r0, #0
   140dc:	rsbgt	r0, r0, #1
   140e0:	cmp	r1, r2
   140e4:	movge	r3, #0
   140e8:	movlt	r3, #1
   140ec:	cmp	r1, r2
   140f0:	rsble	r3, r3, #0
   140f4:	rsbgt	r3, r3, #1
   140f8:	add	r0, r3, r0, lsl #1
   140fc:	add	sp, sp, #16
   14100:	bx	lr
   14104:	sub	sp, sp, #8
   14108:	add	r3, sp, #8
   1410c:	stmdb	r3, {r0, r1}
   14110:	ldrd	r2, [sp]
   14114:	adds	r3, r3, #0
   14118:	movne	r3, #1
   1411c:	cmp	r2, #0
   14120:	movgt	r0, #1
   14124:	movle	r0, #0
   14128:	sub	r0, r0, r2, lsr #31
   1412c:	movne	r3, #0
   14130:	add	r0, r3, r0
   14134:	add	sp, sp, #8
   14138:	bx	lr
   1413c:	sub	sp, sp, #8
   14140:	vldr	d6, [pc, #40]	; 14170 <__lxstat64@plt+0x32d8>
   14144:	add	r3, sp, #8
   14148:	stmdb	r3, {r0, r1}
   1414c:	vldr	s15, [sp, #4]
   14150:	vcvt.f64.s32	d7, s15
   14154:	vdiv.f64	d0, d7, d6
   14158:	vldr	s15, [sp]
   1415c:	vcvt.f64.s32	d7, s15
   14160:	vadd.f64	d0, d0, d7
   14164:	add	sp, sp, #8
   14168:	bx	lr
   1416c:	nop	{0}
   14170:	andeq	r0, r0, r0
   14174:	bicmi	ip, sp, r5, ror #26
   14178:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   1417c:	mov	r5, r0
   14180:	mov	r6, r1
   14184:	mov	r7, r2
   14188:	mov	r8, r3
   1418c:	ldrd	r0, [sp, #32]
   14190:	bl	14ae4 <__lxstat64@plt+0x3c4c>
   14194:	subs	r4, r0, #0
   14198:	beq	141e8 <__lxstat64@plt+0x3350>
   1419c:	cmp	r7, #0
   141a0:	beq	141d0 <__lxstat64@plt+0x3338>
   141a4:	ldr	r3, [pc, #104]	; 14214 <__lxstat64@plt+0x337c>
   141a8:	mov	r2, r7
   141ac:	mov	r1, r6
   141b0:	mov	r0, r5
   141b4:	stm	sp, {r3, r4}
   141b8:	mov	r3, r8
   141bc:	bl	10d60 <error_at_line@plt>
   141c0:	mov	r0, r4
   141c4:	add	sp, sp, #8
   141c8:	pop	{r4, r5, r6, r7, r8, lr}
   141cc:	b	14d84 <__lxstat64@plt+0x3eec>
   141d0:	mov	r3, r4
   141d4:	ldr	r2, [pc, #56]	; 14214 <__lxstat64@plt+0x337c>
   141d8:	mov	r1, r6
   141dc:	mov	r0, r5
   141e0:	bl	10d48 <error@plt>
   141e4:	b	141c0 <__lxstat64@plt+0x3328>
   141e8:	bl	10db4 <__errno_location@plt>
   141ec:	ldr	r5, [r0]
   141f0:	mov	r2, #5
   141f4:	mov	r0, r4
   141f8:	ldr	r1, [pc, #24]	; 14218 <__lxstat64@plt+0x3380>
   141fc:	bl	10cc4 <dcgettext@plt>
   14200:	mov	r2, r0
   14204:	mov	r0, r4
   14208:	mov	r1, r5
   1420c:	bl	10d48 <error@plt>
   14210:	bl	10e8c <abort@plt>
   14214:	andeq	r6, r1, r6, lsl #4
   14218:	andeq	r6, r1, r7, lsl #6
   1421c:	push	{r0, r1, r2, lr}
   14220:	strd	r2, [sp]
   14224:	mov	r3, #0
   14228:	mov	r2, r3
   1422c:	bl	14178 <__lxstat64@plt+0x32e0>
   14230:	add	sp, sp, #12
   14234:	pop	{pc}		; (ldr pc, [sp], #4)
   14238:	push	{r4, r5, r6, lr}
   1423c:	cmp	r1, #0
   14240:	sub	sp, sp, #32
   14244:	mov	r5, r0
   14248:	ldr	r4, [sp, #48]	; 0x30
   1424c:	ldr	r6, [sp, #52]	; 0x34
   14250:	beq	14304 <__lxstat64@plt+0x346c>
   14254:	strd	r2, [sp]
   14258:	mov	r3, r1
   1425c:	mov	r1, #1
   14260:	ldr	r2, [pc, #856]	; 145c0 <__lxstat64@plt+0x3728>
   14264:	bl	10dfc <__fprintf_chk@plt>
   14268:	mov	r2, #5
   1426c:	ldr	r1, [pc, #848]	; 145c4 <__lxstat64@plt+0x372c>
   14270:	mov	r0, #0
   14274:	bl	10cc4 <dcgettext@plt>
   14278:	movw	r3, #2022	; 0x7e6
   1427c:	ldr	r2, [pc, #836]	; 145c8 <__lxstat64@plt+0x3730>
   14280:	mov	r1, #1
   14284:	str	r3, [sp]
   14288:	mov	r3, r0
   1428c:	mov	r0, r5
   14290:	bl	10dfc <__fprintf_chk@plt>
   14294:	mov	r1, r5
   14298:	mov	r0, #10
   1429c:	bl	10cb8 <fputc_unlocked@plt>
   142a0:	mov	r2, #5
   142a4:	ldr	r1, [pc, #800]	; 145cc <__lxstat64@plt+0x3734>
   142a8:	mov	r0, #0
   142ac:	bl	10cc4 <dcgettext@plt>
   142b0:	mov	r2, r0
   142b4:	mov	r1, #1
   142b8:	ldr	r3, [pc, #784]	; 145d0 <__lxstat64@plt+0x3738>
   142bc:	mov	r0, r5
   142c0:	bl	10dfc <__fprintf_chk@plt>
   142c4:	mov	r1, r5
   142c8:	mov	r0, #10
   142cc:	bl	10cb8 <fputc_unlocked@plt>
   142d0:	cmp	r6, #9
   142d4:	ldrls	pc, [pc, r6, lsl #2]
   142d8:	b	145b4 <__lxstat64@plt+0x371c>
   142dc:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   142e0:	andeq	r4, r1, ip, lsl r3
   142e4:	andeq	r4, r1, r8, asr #6
   142e8:	andeq	r4, r1, ip, ror r3
   142ec:			; <UNDEFINED> instruction: 0x000143b8
   142f0:	strdeq	r4, [r1], -ip
   142f4:	andeq	r4, r1, r4, asr #8
   142f8:	muleq	r1, r4, r4
   142fc:	andeq	r4, r1, ip, ror #9
   14300:	andeq	r4, r1, ip, asr #10
   14304:	mov	r1, #1
   14308:	str	r3, [sp]
   1430c:	mov	r3, r2
   14310:	ldr	r2, [pc, #700]	; 145d4 <__lxstat64@plt+0x373c>
   14314:	bl	10dfc <__fprintf_chk@plt>
   14318:	b	14268 <__lxstat64@plt+0x33d0>
   1431c:	mov	r2, #5
   14320:	ldr	r1, [pc, #688]	; 145d8 <__lxstat64@plt+0x3740>
   14324:	mov	r0, #0
   14328:	bl	10cc4 <dcgettext@plt>
   1432c:	ldr	r3, [r4]
   14330:	mov	r2, r0
   14334:	mov	r1, #1
   14338:	mov	r0, r5
   1433c:	add	sp, sp, #32
   14340:	pop	{r4, r5, r6, lr}
   14344:	b	10dfc <__fprintf_chk@plt>
   14348:	mov	r2, #5
   1434c:	ldr	r1, [pc, #648]	; 145dc <__lxstat64@plt+0x3744>
   14350:	mov	r0, #0
   14354:	bl	10cc4 <dcgettext@plt>
   14358:	ldr	r3, [r4, #4]
   1435c:	mov	r2, r0
   14360:	mov	r1, #1
   14364:	mov	r0, r5
   14368:	str	r3, [sp, #48]	; 0x30
   1436c:	ldr	r3, [r4]
   14370:	add	sp, sp, #32
   14374:	pop	{r4, r5, r6, lr}
   14378:	b	10dfc <__fprintf_chk@plt>
   1437c:	mov	r2, #5
   14380:	ldr	r1, [pc, #600]	; 145e0 <__lxstat64@plt+0x3748>
   14384:	mov	r0, #0
   14388:	bl	10cc4 <dcgettext@plt>
   1438c:	ldr	r3, [r4, #8]
   14390:	mov	r2, r0
   14394:	mov	r1, #1
   14398:	mov	r0, r5
   1439c:	str	r3, [sp, #52]	; 0x34
   143a0:	ldr	r3, [r4, #4]
   143a4:	str	r3, [sp, #48]	; 0x30
   143a8:	ldr	r3, [r4]
   143ac:	add	sp, sp, #32
   143b0:	pop	{r4, r5, r6, lr}
   143b4:	b	10dfc <__fprintf_chk@plt>
   143b8:	mov	r2, #5
   143bc:	ldr	r1, [pc, #544]	; 145e4 <__lxstat64@plt+0x374c>
   143c0:	mov	r0, #0
   143c4:	bl	10cc4 <dcgettext@plt>
   143c8:	ldr	r3, [r4, #12]
   143cc:	mov	r2, r0
   143d0:	mov	r1, #1
   143d4:	mov	r0, r5
   143d8:	str	r3, [sp, #8]
   143dc:	ldr	r3, [r4, #8]
   143e0:	str	r3, [sp, #4]
   143e4:	ldr	r3, [r4, #4]
   143e8:	str	r3, [sp]
   143ec:	ldr	r3, [r4]
   143f0:	bl	10dfc <__fprintf_chk@plt>
   143f4:	add	sp, sp, #32
   143f8:	pop	{r4, r5, r6, pc}
   143fc:	mov	r2, #5
   14400:	ldr	r1, [pc, #480]	; 145e8 <__lxstat64@plt+0x3750>
   14404:	mov	r0, #0
   14408:	bl	10cc4 <dcgettext@plt>
   1440c:	ldr	r3, [r4, #16]
   14410:	mov	r2, r0
   14414:	mov	r1, #1
   14418:	mov	r0, r5
   1441c:	str	r3, [sp, #12]
   14420:	ldr	r3, [r4, #12]
   14424:	str	r3, [sp, #8]
   14428:	ldr	r3, [r4, #8]
   1442c:	str	r3, [sp, #4]
   14430:	ldr	r3, [r4, #4]
   14434:	str	r3, [sp]
   14438:	ldr	r3, [r4]
   1443c:	bl	10dfc <__fprintf_chk@plt>
   14440:	b	143f4 <__lxstat64@plt+0x355c>
   14444:	mov	r2, #5
   14448:	ldr	r1, [pc, #412]	; 145ec <__lxstat64@plt+0x3754>
   1444c:	mov	r0, #0
   14450:	bl	10cc4 <dcgettext@plt>
   14454:	ldr	r3, [r4, #20]
   14458:	mov	r2, r0
   1445c:	mov	r1, #1
   14460:	mov	r0, r5
   14464:	str	r3, [sp, #16]
   14468:	ldr	r3, [r4, #16]
   1446c:	str	r3, [sp, #12]
   14470:	ldr	r3, [r4, #12]
   14474:	str	r3, [sp, #8]
   14478:	ldr	r3, [r4, #8]
   1447c:	str	r3, [sp, #4]
   14480:	ldr	r3, [r4, #4]
   14484:	str	r3, [sp]
   14488:	ldr	r3, [r4]
   1448c:	bl	10dfc <__fprintf_chk@plt>
   14490:	b	143f4 <__lxstat64@plt+0x355c>
   14494:	mov	r2, #5
   14498:	ldr	r1, [pc, #336]	; 145f0 <__lxstat64@plt+0x3758>
   1449c:	mov	r0, #0
   144a0:	bl	10cc4 <dcgettext@plt>
   144a4:	ldr	r3, [r4, #24]
   144a8:	mov	r2, r0
   144ac:	mov	r1, #1
   144b0:	mov	r0, r5
   144b4:	str	r3, [sp, #20]
   144b8:	ldr	r3, [r4, #20]
   144bc:	str	r3, [sp, #16]
   144c0:	ldr	r3, [r4, #16]
   144c4:	str	r3, [sp, #12]
   144c8:	ldr	r3, [r4, #12]
   144cc:	str	r3, [sp, #8]
   144d0:	ldr	r3, [r4, #8]
   144d4:	str	r3, [sp, #4]
   144d8:	ldr	r3, [r4, #4]
   144dc:	str	r3, [sp]
   144e0:	ldr	r3, [r4]
   144e4:	bl	10dfc <__fprintf_chk@plt>
   144e8:	b	143f4 <__lxstat64@plt+0x355c>
   144ec:	mov	r2, #5
   144f0:	ldr	r1, [pc, #252]	; 145f4 <__lxstat64@plt+0x375c>
   144f4:	mov	r0, #0
   144f8:	bl	10cc4 <dcgettext@plt>
   144fc:	ldr	r3, [r4, #28]
   14500:	mov	r2, r0
   14504:	mov	r1, #1
   14508:	mov	r0, r5
   1450c:	str	r3, [sp, #24]
   14510:	ldr	r3, [r4, #24]
   14514:	str	r3, [sp, #20]
   14518:	ldr	r3, [r4, #20]
   1451c:	str	r3, [sp, #16]
   14520:	ldr	r3, [r4, #16]
   14524:	str	r3, [sp, #12]
   14528:	ldr	r3, [r4, #12]
   1452c:	str	r3, [sp, #8]
   14530:	ldr	r3, [r4, #8]
   14534:	str	r3, [sp, #4]
   14538:	ldr	r3, [r4, #4]
   1453c:	str	r3, [sp]
   14540:	ldr	r3, [r4]
   14544:	bl	10dfc <__fprintf_chk@plt>
   14548:	b	143f4 <__lxstat64@plt+0x355c>
   1454c:	ldr	r1, [pc, #164]	; 145f8 <__lxstat64@plt+0x3760>
   14550:	mov	r2, #5
   14554:	mov	r0, #0
   14558:	bl	10cc4 <dcgettext@plt>
   1455c:	ldr	r3, [r4, #32]
   14560:	mov	r2, r0
   14564:	mov	r1, #1
   14568:	mov	r0, r5
   1456c:	str	r3, [sp, #28]
   14570:	ldr	r3, [r4, #28]
   14574:	str	r3, [sp, #24]
   14578:	ldr	r3, [r4, #24]
   1457c:	str	r3, [sp, #20]
   14580:	ldr	r3, [r4, #20]
   14584:	str	r3, [sp, #16]
   14588:	ldr	r3, [r4, #16]
   1458c:	str	r3, [sp, #12]
   14590:	ldr	r3, [r4, #12]
   14594:	str	r3, [sp, #8]
   14598:	ldr	r3, [r4, #8]
   1459c:	str	r3, [sp, #4]
   145a0:	ldr	r3, [r4, #4]
   145a4:	str	r3, [sp]
   145a8:	ldr	r3, [r4]
   145ac:	bl	10dfc <__fprintf_chk@plt>
   145b0:	b	143f4 <__lxstat64@plt+0x355c>
   145b4:	mov	r2, #5
   145b8:	ldr	r1, [pc, #60]	; 145fc <__lxstat64@plt+0x3764>
   145bc:	b	14554 <__lxstat64@plt+0x36bc>
   145c0:	andeq	r6, r1, r7, lsr #6
   145c4:	andeq	r6, r1, sl, lsr r3
   145c8:	andeq	r6, r1, r8, lsl #12
   145cc:	andeq	r6, r1, lr, lsr r3
   145d0:	andeq	r6, r1, r9, ror #7
   145d4:	andeq	r6, r1, r3, lsr r3
   145d8:	andeq	r6, r1, fp, lsl #8
   145dc:	andeq	r6, r1, fp, lsl r4
   145e0:	andeq	r6, r1, r2, lsr r4
   145e4:	andeq	r6, r1, lr, asr #8
   145e8:	andeq	r6, r1, lr, ror #8
   145ec:	muleq	r1, r2, r4
   145f0:			; <UNDEFINED> instruction: 0x000164ba
   145f4:	andeq	r6, r1, r6, ror #9
   145f8:	andeq	r6, r1, r6, lsl r5
   145fc:	andeq	r6, r1, sl, asr #10
   14600:	push	{r0, r1, r4, lr}
   14604:	mov	ip, #0
   14608:	ldr	lr, [sp, #16]
   1460c:	ldr	r4, [lr, ip, lsl #2]
   14610:	cmp	r4, #0
   14614:	bne	1462c <__lxstat64@plt+0x3794>
   14618:	str	lr, [sp]
   1461c:	str	ip, [sp, #4]
   14620:	bl	14238 <__lxstat64@plt+0x33a0>
   14624:	add	sp, sp, #8
   14628:	pop	{r4, pc}
   1462c:	add	ip, ip, #1
   14630:	b	1460c <__lxstat64@plt+0x3774>
   14634:	push	{r4, r5, r6, lr}
   14638:	sub	sp, sp, #48	; 0x30
   1463c:	mov	ip, #0
   14640:	add	lr, sp, #8
   14644:	mov	r5, lr
   14648:	ldr	r6, [sp, #64]	; 0x40
   1464c:	ldr	r4, [r6, ip, lsl #2]
   14650:	cmp	r4, #0
   14654:	str	r4, [lr], #4
   14658:	beq	14668 <__lxstat64@plt+0x37d0>
   1465c:	add	ip, ip, #1
   14660:	cmp	ip, #10
   14664:	bne	1464c <__lxstat64@plt+0x37b4>
   14668:	stm	sp, {r5, ip}
   1466c:	bl	14238 <__lxstat64@plt+0x33a0>
   14670:	add	sp, sp, #48	; 0x30
   14674:	pop	{r4, r5, r6, pc}
   14678:	push	{r3}		; (str r3, [sp, #-4]!)
   1467c:	push	{r0, r1, r2, r3, lr}
   14680:	add	r3, sp, #24
   14684:	str	r3, [sp]
   14688:	str	r3, [sp, #12]
   1468c:	ldr	r3, [sp, #20]
   14690:	bl	14634 <__lxstat64@plt+0x379c>
   14694:	add	sp, sp, #16
   14698:	pop	{lr}		; (ldr lr, [sp], #4)
   1469c:	add	sp, sp, #4
   146a0:	bx	lr
   146a4:	ldr	r3, [pc, #116]	; 14720 <__lxstat64@plt+0x3888>
   146a8:	mov	r0, #10
   146ac:	push	{r4, lr}
   146b0:	ldr	r1, [r3]
   146b4:	bl	10cb8 <fputc_unlocked@plt>
   146b8:	mov	r2, #5
   146bc:	ldr	r1, [pc, #96]	; 14724 <__lxstat64@plt+0x388c>
   146c0:	mov	r0, #0
   146c4:	bl	10cc4 <dcgettext@plt>
   146c8:	mov	r1, r0
   146cc:	ldr	r2, [pc, #84]	; 14728 <__lxstat64@plt+0x3890>
   146d0:	mov	r0, #1
   146d4:	bl	10de4 <__printf_chk@plt>
   146d8:	mov	r2, #5
   146dc:	ldr	r1, [pc, #72]	; 1472c <__lxstat64@plt+0x3894>
   146e0:	mov	r0, #0
   146e4:	bl	10cc4 <dcgettext@plt>
   146e8:	mov	r1, r0
   146ec:	ldr	r3, [pc, #60]	; 14730 <__lxstat64@plt+0x3898>
   146f0:	mov	r0, #1
   146f4:	ldr	r2, [pc, #56]	; 14734 <__lxstat64@plt+0x389c>
   146f8:	bl	10de4 <__printf_chk@plt>
   146fc:	mov	r2, #5
   14700:	ldr	r1, [pc, #48]	; 14738 <__lxstat64@plt+0x38a0>
   14704:	mov	r0, #0
   14708:	bl	10cc4 <dcgettext@plt>
   1470c:	mov	r1, r0
   14710:	ldr	r2, [pc, #36]	; 1473c <__lxstat64@plt+0x38a4>
   14714:	mov	r0, #1
   14718:	pop	{r4, lr}
   1471c:	b	10de4 <__printf_chk@plt>
   14720:	andeq	r7, r2, ip, lsr r1
   14724:	andeq	r6, r1, r6, lsl #11
   14728:	muleq	r1, sl, r5
   1472c:			; <UNDEFINED> instruction: 0x000165b0
   14730:	andeq	r6, r1, r1, asr r0
   14734:	andeq	r6, r1, r9, ror r0
   14738:	andeq	r6, r1, r4, asr #11
   1473c:	andeq	r6, r1, fp, ror #11
   14740:	push	{r4, lr}
   14744:	bl	14bac <__lxstat64@plt+0x3d14>
   14748:	cmp	r0, #0
   1474c:	popne	{r4, pc}
   14750:	bl	149f8 <__lxstat64@plt+0x3b60>
   14754:	push	{r4, lr}
   14758:	bl	14bac <__lxstat64@plt+0x3d14>
   1475c:	cmp	r0, #0
   14760:	popne	{r4, pc}
   14764:	bl	149f8 <__lxstat64@plt+0x3b60>
   14768:	b	14740 <__lxstat64@plt+0x38a8>
   1476c:	push	{r4, r5, r6, lr}
   14770:	mov	r5, r0
   14774:	mov	r4, r1
   14778:	bl	14bd8 <__lxstat64@plt+0x3d40>
   1477c:	cmp	r0, #0
   14780:	popne	{r4, r5, r6, pc}
   14784:	adds	r4, r4, #0
   14788:	movne	r4, #1
   1478c:	cmp	r5, #0
   14790:	moveq	r4, #1
   14794:	cmp	r4, #0
   14798:	popeq	{r4, r5, r6, pc}
   1479c:	bl	149f8 <__lxstat64@plt+0x3b60>
   147a0:	push	{r4, lr}
   147a4:	bl	14e70 <__lxstat64@plt+0x3fd8>
   147a8:	cmp	r0, #0
   147ac:	popne	{r4, pc}
   147b0:	bl	149f8 <__lxstat64@plt+0x3b60>
   147b4:	push	{r4, r5, r6, lr}
   147b8:	mov	r6, r0
   147bc:	mov	r5, r1
   147c0:	mov	r4, r2
   147c4:	bl	14f18 <__lxstat64@plt+0x4080>
   147c8:	cmp	r0, #0
   147cc:	popne	{r4, r5, r6, pc}
   147d0:	cmp	r6, #0
   147d4:	beq	147e4 <__lxstat64@plt+0x394c>
   147d8:	cmp	r5, #0
   147dc:	cmpne	r4, #0
   147e0:	popeq	{r4, r5, r6, pc}
   147e4:	bl	149f8 <__lxstat64@plt+0x3b60>
   147e8:	b	147b4 <__lxstat64@plt+0x391c>
   147ec:	push	{r4, lr}
   147f0:	bl	14e80 <__lxstat64@plt+0x3fe8>
   147f4:	cmp	r0, #0
   147f8:	popne	{r4, pc}
   147fc:	bl	149f8 <__lxstat64@plt+0x3b60>
   14800:	mov	r2, r1
   14804:	mov	r1, r0
   14808:	mov	r0, #0
   1480c:	b	147b4 <__lxstat64@plt+0x391c>
   14810:	mov	r2, r1
   14814:	mov	r1, r0
   14818:	mov	r0, #0
   1481c:	b	147ec <__lxstat64@plt+0x3954>
   14820:	cmp	r0, #0
   14824:	push	{r4, r5, r6, lr}
   14828:	mov	r5, r1
   1482c:	ldr	r4, [r1]
   14830:	bne	1485c <__lxstat64@plt+0x39c4>
   14834:	cmp	r4, #0
   14838:	bne	1484c <__lxstat64@plt+0x39b4>
   1483c:	mov	r4, #64	; 0x40
   14840:	udiv	r4, r4, r2
   14844:	cmp	r2, #64	; 0x40
   14848:	addhi	r4, r4, #1
   1484c:	mov	r1, r4
   14850:	bl	147b4 <__lxstat64@plt+0x391c>
   14854:	str	r4, [r5]
   14858:	pop	{r4, r5, r6, pc}
   1485c:	lsr	r3, r4, #1
   14860:	add	r3, r3, #1
   14864:	adds	r4, r4, r3
   14868:	bcc	1484c <__lxstat64@plt+0x39b4>
   1486c:	bl	149f8 <__lxstat64@plt+0x3b60>
   14870:	mov	r2, #1
   14874:	b	14820 <__lxstat64@plt+0x3988>
   14878:	ldr	ip, [r1]
   1487c:	push	{r4, r5, r6, r7, r8, lr}
   14880:	mov	r5, r1
   14884:	mvn	r8, r3
   14888:	lsr	r8, r8, #31
   1488c:	ldr	lr, [sp, #24]
   14890:	asr	r1, ip, #1
   14894:	adds	r4, ip, r1
   14898:	mvnvs	r4, #-2147483648	; 0x80000000
   1489c:	cmp	r3, r4
   148a0:	movge	r1, #0
   148a4:	andlt	r1, r8, #1
   148a8:	cmp	r1, #0
   148ac:	movne	r4, r3
   148b0:	smull	r6, r7, r4, lr
   148b4:	cmp	r7, r6, asr #31
   148b8:	bne	148d0 <__lxstat64@plt+0x3a38>
   148bc:	cmp	r6, #63	; 0x3f
   148c0:	mov	r1, r6
   148c4:	bgt	148e0 <__lxstat64@plt+0x3a48>
   148c8:	mov	r1, #64	; 0x40
   148cc:	b	148d4 <__lxstat64@plt+0x3a3c>
   148d0:	mvn	r1, #-2147483648	; 0x80000000
   148d4:	sdiv	r4, r1, lr
   148d8:	mls	r6, lr, r4, r1
   148dc:	sub	r1, r1, r6
   148e0:	cmp	r0, #0
   148e4:	sub	r6, r4, ip
   148e8:	streq	r0, [r5]
   148ec:	cmp	r6, r2
   148f0:	bge	14924 <__lxstat64@plt+0x3a8c>
   148f4:	adds	r4, ip, r2
   148f8:	bvs	14920 <__lxstat64@plt+0x3a88>
   148fc:	cmp	r4, r3
   14900:	movle	r3, #0
   14904:	andgt	r3, r8, #1
   14908:	cmp	r3, #0
   1490c:	bne	14920 <__lxstat64@plt+0x3a88>
   14910:	smull	r2, r3, r4, lr
   14914:	cmp	r3, r2, asr #31
   14918:	mov	r1, r2
   1491c:	beq	14924 <__lxstat64@plt+0x3a8c>
   14920:	bl	149f8 <__lxstat64@plt+0x3b60>
   14924:	bl	1476c <__lxstat64@plt+0x38d4>
   14928:	str	r4, [r5]
   1492c:	pop	{r4, r5, r6, r7, r8, pc}
   14930:	push	{r4, lr}
   14934:	bl	14b58 <__lxstat64@plt+0x3cc0>
   14938:	cmp	r0, #0
   1493c:	popne	{r4, pc}
   14940:	bl	149f8 <__lxstat64@plt+0x3b60>
   14944:	mov	r1, #1
   14948:	b	14930 <__lxstat64@plt+0x3a98>
   1494c:	push	{r4, lr}
   14950:	bl	14b58 <__lxstat64@plt+0x3cc0>
   14954:	cmp	r0, #0
   14958:	popne	{r4, pc}
   1495c:	bl	149f8 <__lxstat64@plt+0x3b60>
   14960:	mov	r1, #1
   14964:	b	1494c <__lxstat64@plt+0x3ab4>
   14968:	push	{r4, r5, r6, lr}
   1496c:	mov	r4, r1
   14970:	mov	r5, r0
   14974:	mov	r0, r1
   14978:	bl	14740 <__lxstat64@plt+0x38a8>
   1497c:	mov	r2, r4
   14980:	mov	r1, r5
   14984:	pop	{r4, r5, r6, lr}
   14988:	b	10c94 <memcpy@plt>
   1498c:	push	{r4, r5, r6, lr}
   14990:	mov	r4, r1
   14994:	mov	r5, r0
   14998:	mov	r0, r1
   1499c:	bl	14754 <__lxstat64@plt+0x38bc>
   149a0:	mov	r2, r4
   149a4:	mov	r1, r5
   149a8:	pop	{r4, r5, r6, lr}
   149ac:	b	10c94 <memcpy@plt>
   149b0:	push	{r4, r5, r6, lr}
   149b4:	mov	r5, r0
   149b8:	add	r0, r1, #1
   149bc:	mov	r4, r1
   149c0:	bl	14754 <__lxstat64@plt+0x38bc>
   149c4:	mov	r2, #0
   149c8:	mov	r1, r5
   149cc:	strb	r2, [r0, r4]
   149d0:	mov	r2, r4
   149d4:	pop	{r4, r5, r6, lr}
   149d8:	b	10c94 <memcpy@plt>
   149dc:	push	{r4, lr}
   149e0:	mov	r4, r0
   149e4:	bl	10da8 <strlen@plt>
   149e8:	add	r1, r0, #1
   149ec:	mov	r0, r4
   149f0:	pop	{r4, lr}
   149f4:	b	14968 <__lxstat64@plt+0x3ad0>
   149f8:	ldr	r3, [pc, #44]	; 14a2c <__lxstat64@plt+0x3b94>
   149fc:	mov	r2, #5
   14a00:	mov	r0, #0
   14a04:	push	{r4, lr}
   14a08:	ldr	r1, [pc, #32]	; 14a30 <__lxstat64@plt+0x3b98>
   14a0c:	ldr	r4, [r3]
   14a10:	bl	10cc4 <dcgettext@plt>
   14a14:	mov	r3, r0
   14a18:	ldr	r2, [pc, #20]	; 14a34 <__lxstat64@plt+0x3b9c>
   14a1c:	mov	r1, #0
   14a20:	mov	r0, r4
   14a24:	bl	10d48 <error@plt>
   14a28:	bl	10e8c <abort@plt>
   14a2c:	andeq	r7, r2, ip, ror #1
   14a30:	andeq	r6, r1, r7, lsr r6
   14a34:	andeq	r6, r1, r6, lsl #4
   14a38:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   14a3c:	mov	r6, r0
   14a40:	mov	r7, r1
   14a44:	mov	r4, r0
   14a48:	mov	r5, #0
   14a4c:	str	r1, [sp, #4]
   14a50:	cmp	r4, #0
   14a54:	bne	14a78 <__lxstat64@plt+0x3be0>
   14a58:	cmp	r5, #0
   14a5c:	bge	14a9c <__lxstat64@plt+0x3c04>
   14a60:	bl	10db4 <__errno_location@plt>
   14a64:	mov	r3, #75	; 0x4b
   14a68:	str	r3, [r0]
   14a6c:	mov	r0, r4
   14a70:	add	sp, sp, #12
   14a74:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14a78:	ldr	r3, [sp, #4]
   14a7c:	sub	r4, r4, #1
   14a80:	add	r2, r3, #4
   14a84:	str	r2, [sp, #4]
   14a88:	ldr	r0, [r3]
   14a8c:	bl	10da8 <strlen@plt>
   14a90:	adds	r5, r0, r5
   14a94:	mvncs	r5, #0
   14a98:	b	14a50 <__lxstat64@plt+0x3bb8>
   14a9c:	add	r0, r5, #1
   14aa0:	bl	14740 <__lxstat64@plt+0x38a8>
   14aa4:	mov	r4, r0
   14aa8:	mov	r5, r0
   14aac:	cmp	r6, #0
   14ab0:	strbeq	r6, [r5]
   14ab4:	beq	14a6c <__lxstat64@plt+0x3bd4>
   14ab8:	ldr	r9, [r7], #4
   14abc:	sub	r6, r6, #1
   14ac0:	mov	r0, r9
   14ac4:	bl	10da8 <strlen@plt>
   14ac8:	mov	r8, r0
   14acc:	mov	r2, r0
   14ad0:	mov	r1, r9
   14ad4:	mov	r0, r5
   14ad8:	bl	10c94 <memcpy@plt>
   14adc:	add	r5, r5, r8
   14ae0:	b	14aac <__lxstat64@plt+0x3c14>
   14ae4:	push	{r0, r1, r2, lr}
   14ae8:	mov	r2, r0
   14aec:	mov	r0, #0
   14af0:	add	ip, r2, #1
   14af4:	ldrb	r3, [r2, r0, lsl #1]
   14af8:	cmp	r3, #0
   14afc:	bne	14b0c <__lxstat64@plt+0x3c74>
   14b00:	bl	14a38 <__lxstat64@plt+0x3ba0>
   14b04:	add	sp, sp, #12
   14b08:	pop	{pc}		; (ldr pc, [sp], #4)
   14b0c:	cmp	r3, #37	; 0x25
   14b10:	bne	14b24 <__lxstat64@plt+0x3c8c>
   14b14:	ldrb	r3, [ip, r0, lsl #1]
   14b18:	cmp	r3, #115	; 0x73
   14b1c:	addeq	r0, r0, #1
   14b20:	beq	14af4 <__lxstat64@plt+0x3c5c>
   14b24:	mov	r3, r1
   14b28:	add	r0, sp, #4
   14b2c:	mov	r1, #1
   14b30:	bl	10dcc <__vasprintf_chk@plt>
   14b34:	cmp	r0, #0
   14b38:	ldrge	r0, [sp, #4]
   14b3c:	bge	14b04 <__lxstat64@plt+0x3c6c>
   14b40:	bl	10db4 <__errno_location@plt>
   14b44:	ldr	r3, [r0]
   14b48:	cmp	r3, #12
   14b4c:	movne	r0, #0
   14b50:	bne	14b04 <__lxstat64@plt+0x3c6c>
   14b54:	bl	149f8 <__lxstat64@plt+0x3b60>
   14b58:	cmp	r1, #0
   14b5c:	cmpne	r0, #0
   14b60:	beq	14b98 <__lxstat64@plt+0x3d00>
   14b64:	push	{r4, r5, r6, lr}
   14b68:	umull	r4, r5, r0, r1
   14b6c:	adds	r3, r5, #0
   14b70:	movne	r3, #1
   14b74:	cmp	r4, #0
   14b78:	blt	14b84 <__lxstat64@plt+0x3cec>
   14b7c:	cmp	r3, #0
   14b80:	beq	14ba4 <__lxstat64@plt+0x3d0c>
   14b84:	bl	10db4 <__errno_location@plt>
   14b88:	mov	r3, #12
   14b8c:	str	r3, [r0]
   14b90:	mov	r0, #0
   14b94:	pop	{r4, r5, r6, pc}
   14b98:	mov	r1, #1
   14b9c:	mov	r0, r1
   14ba0:	b	10c34 <calloc@plt>
   14ba4:	pop	{r4, r5, r6, lr}
   14ba8:	b	14ba0 <__lxstat64@plt+0x3d08>
   14bac:	cmp	r0, #0
   14bb0:	beq	14bd0 <__lxstat64@plt+0x3d38>
   14bb4:	bge	14bd4 <__lxstat64@plt+0x3d3c>
   14bb8:	push	{r4, lr}
   14bbc:	bl	10db4 <__errno_location@plt>
   14bc0:	mov	r3, #12
   14bc4:	str	r3, [r0]
   14bc8:	mov	r0, #0
   14bcc:	pop	{r4, pc}
   14bd0:	mov	r0, #1
   14bd4:	b	10d54 <malloc@plt>
   14bd8:	cmp	r0, #0
   14bdc:	bne	14be8 <__lxstat64@plt+0x3d50>
   14be0:	mov	r0, r1
   14be4:	b	14bac <__lxstat64@plt+0x3d14>
   14be8:	cmp	r1, #0
   14bec:	push	{r4, lr}
   14bf0:	bne	14c00 <__lxstat64@plt+0x3d68>
   14bf4:	bl	14d84 <__lxstat64@plt+0x3eec>
   14bf8:	mov	r0, #0
   14bfc:	pop	{r4, pc}
   14c00:	blt	14c0c <__lxstat64@plt+0x3d74>
   14c04:	pop	{r4, lr}
   14c08:	b	10cd0 <realloc@plt>
   14c0c:	bl	10db4 <__errno_location@plt>
   14c10:	mov	r3, #12
   14c14:	str	r3, [r0]
   14c18:	b	14bf8 <__lxstat64@plt+0x3d60>
   14c1c:	push	{r4, r5, r6, lr}
   14c20:	mov	r4, r0
   14c24:	bl	10d24 <__fpending@plt>
   14c28:	mov	r5, r0
   14c2c:	mov	r0, r4
   14c30:	bl	10d30 <ferror_unlocked@plt>
   14c34:	mov	r6, r0
   14c38:	mov	r0, r4
   14c3c:	bl	14c8c <__lxstat64@plt+0x3df4>
   14c40:	cmp	r6, #0
   14c44:	mov	r4, r0
   14c48:	bne	14c74 <__lxstat64@plt+0x3ddc>
   14c4c:	cmp	r0, #0
   14c50:	beq	14c6c <__lxstat64@plt+0x3dd4>
   14c54:	cmp	r5, #0
   14c58:	bne	14c84 <__lxstat64@plt+0x3dec>
   14c5c:	bl	10db4 <__errno_location@plt>
   14c60:	ldr	r4, [r0]
   14c64:	subs	r4, r4, #9
   14c68:	mvnne	r4, #0
   14c6c:	mov	r0, r4
   14c70:	pop	{r4, r5, r6, pc}
   14c74:	cmp	r0, #0
   14c78:	bne	14c84 <__lxstat64@plt+0x3dec>
   14c7c:	bl	10db4 <__errno_location@plt>
   14c80:	str	r4, [r0]
   14c84:	mvn	r4, #0
   14c88:	b	14c6c <__lxstat64@plt+0x3dd4>
   14c8c:	push	{r0, r1, r2, r4, r5, lr}
   14c90:	mov	r4, r0
   14c94:	bl	10df0 <fileno@plt>
   14c98:	cmp	r0, #0
   14c9c:	mov	r0, r4
   14ca0:	bge	14cb0 <__lxstat64@plt+0x3e18>
   14ca4:	add	sp, sp, #12
   14ca8:	pop	{r4, r5, lr}
   14cac:	b	10e08 <fclose@plt>
   14cb0:	bl	10d78 <__freading@plt>
   14cb4:	cmp	r0, #0
   14cb8:	bne	14cf4 <__lxstat64@plt+0x3e5c>
   14cbc:	mov	r0, r4
   14cc0:	bl	14d34 <__lxstat64@plt+0x3e9c>
   14cc4:	cmp	r0, #0
   14cc8:	bne	14d28 <__lxstat64@plt+0x3e90>
   14ccc:	mov	r5, #0
   14cd0:	mov	r0, r4
   14cd4:	bl	10e08 <fclose@plt>
   14cd8:	cmp	r5, #0
   14cdc:	beq	14cec <__lxstat64@plt+0x3e54>
   14ce0:	bl	10db4 <__errno_location@plt>
   14ce4:	str	r5, [r0]
   14ce8:	mvn	r0, #0
   14cec:	add	sp, sp, #12
   14cf0:	pop	{r4, r5, pc}
   14cf4:	mov	r0, r4
   14cf8:	bl	10df0 <fileno@plt>
   14cfc:	mov	r3, #1
   14d00:	mov	r2, #0
   14d04:	str	r3, [sp]
   14d08:	mov	r3, #0
   14d0c:	bl	10d0c <lseek64@plt>
   14d10:	mvn	r3, #0
   14d14:	mvn	r2, #0
   14d18:	cmp	r1, r3
   14d1c:	cmpeq	r0, r2
   14d20:	bne	14cbc <__lxstat64@plt+0x3e24>
   14d24:	b	14ccc <__lxstat64@plt+0x3e34>
   14d28:	bl	10db4 <__errno_location@plt>
   14d2c:	ldr	r5, [r0]
   14d30:	b	14cd0 <__lxstat64@plt+0x3e38>
   14d34:	push	{r0, r1, r4, lr}
   14d38:	subs	r4, r0, #0
   14d3c:	bne	14d50 <__lxstat64@plt+0x3eb8>
   14d40:	mov	r0, r4
   14d44:	add	sp, sp, #8
   14d48:	pop	{r4, lr}
   14d4c:	b	10c70 <fflush@plt>
   14d50:	bl	10d78 <__freading@plt>
   14d54:	cmp	r0, #0
   14d58:	beq	14d40 <__lxstat64@plt+0x3ea8>
   14d5c:	ldr	r3, [r4]
   14d60:	tst	r3, #256	; 0x100
   14d64:	beq	14d40 <__lxstat64@plt+0x3ea8>
   14d68:	mov	r3, #1
   14d6c:	mov	r2, #0
   14d70:	mov	r0, r4
   14d74:	str	r3, [sp]
   14d78:	mov	r3, #0
   14d7c:	bl	14dd4 <__lxstat64@plt+0x3f3c>
   14d80:	b	14d40 <__lxstat64@plt+0x3ea8>
   14d84:	push	{r0, r1, r2, r4, r5, lr}
   14d88:	mov	r5, r0
   14d8c:	bl	10db4 <__errno_location@plt>
   14d90:	mov	r4, r0
   14d94:	mov	r0, r5
   14d98:	ldr	r3, [r4]
   14d9c:	str	r3, [sp]
   14da0:	str	r3, [sp, #4]
   14da4:	mov	r3, #0
   14da8:	str	r3, [r4]
   14dac:	bl	10c7c <free@plt>
   14db0:	ldr	r3, [r4]
   14db4:	add	r2, sp, #8
   14db8:	clz	r3, r3
   14dbc:	lsr	r3, r3, #5
   14dc0:	add	r3, r2, r3, lsl #2
   14dc4:	ldr	r3, [r3, #-8]
   14dc8:	str	r3, [r4]
   14dcc:	add	sp, sp, #12
   14dd0:	pop	{r4, r5, pc}
   14dd4:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   14dd8:	mov	r4, r0
   14ddc:	ldmib	r0, {ip, lr}
   14de0:	ldr	r8, [sp, #32]
   14de4:	cmp	lr, ip
   14de8:	bne	14e58 <__lxstat64@plt+0x3fc0>
   14dec:	ldr	ip, [r0, #16]
   14df0:	ldr	lr, [r0, #20]
   14df4:	cmp	lr, ip
   14df8:	bne	14e58 <__lxstat64@plt+0x3fc0>
   14dfc:	ldr	r5, [r0, #36]	; 0x24
   14e00:	cmp	r5, #0
   14e04:	bne	14e58 <__lxstat64@plt+0x3fc0>
   14e08:	mov	r6, r2
   14e0c:	mov	r7, r3
   14e10:	bl	10df0 <fileno@plt>
   14e14:	mov	r2, r6
   14e18:	mov	r3, r7
   14e1c:	str	r8, [sp]
   14e20:	bl	10d0c <lseek64@plt>
   14e24:	mvn	r3, #0
   14e28:	mvn	r2, #0
   14e2c:	cmp	r1, r3
   14e30:	cmpeq	r0, r2
   14e34:	mvneq	r0, #0
   14e38:	beq	14e50 <__lxstat64@plt+0x3fb8>
   14e3c:	ldr	r3, [r4]
   14e40:	strd	r0, [r4, #80]	; 0x50
   14e44:	mov	r0, r5
   14e48:	bic	r3, r3, #16
   14e4c:	str	r3, [r4]
   14e50:	add	sp, sp, #8
   14e54:	pop	{r4, r5, r6, r7, r8, pc}
   14e58:	mov	r0, r4
   14e5c:	str	r8, [sp, #32]
   14e60:	add	sp, sp, #8
   14e64:	pop	{r4, r5, r6, r7, r8, lr}
   14e68:	b	10e14 <fseeko64@plt>
   14e6c:	b	14bac <__lxstat64@plt+0x3d14>
   14e70:	cmp	r1, #0
   14e74:	orreq	r1, r1, #1
   14e78:	b	14bd8 <__lxstat64@plt+0x3d40>
   14e7c:	b	14b58 <__lxstat64@plt+0x3cc0>
   14e80:	cmp	r2, #0
   14e84:	cmpne	r1, #0
   14e88:	moveq	r2, #1
   14e8c:	moveq	r1, r2
   14e90:	b	14f18 <__lxstat64@plt+0x4080>
   14e94:	push	{r4, lr}
   14e98:	mov	r0, #14
   14e9c:	bl	10e38 <nl_langinfo@plt>
   14ea0:	cmp	r0, #0
   14ea4:	beq	14ebc <__lxstat64@plt+0x4024>
   14ea8:	ldrb	r2, [r0]
   14eac:	ldr	r3, [pc, #16]	; 14ec4 <__lxstat64@plt+0x402c>
   14eb0:	cmp	r2, #0
   14eb4:	moveq	r0, r3
   14eb8:	pop	{r4, pc}
   14ebc:	ldr	r0, [pc]	; 14ec4 <__lxstat64@plt+0x402c>
   14ec0:	pop	{r4, pc}
   14ec4:	andeq	r6, r1, r8, asr #12
   14ec8:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   14ecc:	subs	r5, r0, #0
   14ed0:	mov	r7, r2
   14ed4:	addeq	r5, sp, #4
   14ed8:	mov	r6, r1
   14edc:	mov	r0, r5
   14ee0:	bl	10d3c <mbrtowc@plt>
   14ee4:	cmp	r7, #0
   14ee8:	cmnne	r0, #3
   14eec:	mov	r4, r0
   14ef0:	bls	14f0c <__lxstat64@plt+0x4074>
   14ef4:	mov	r0, #0
   14ef8:	bl	14f44 <__lxstat64@plt+0x40ac>
   14efc:	cmp	r0, #0
   14f00:	ldrbeq	r3, [r6]
   14f04:	moveq	r4, #1
   14f08:	streq	r3, [r5]
   14f0c:	mov	r0, r4
   14f10:	add	sp, sp, #12
   14f14:	pop	{r4, r5, r6, r7, pc}
   14f18:	umull	r2, r3, r1, r2
   14f1c:	cmp	r3, #0
   14f20:	bne	14f2c <__lxstat64@plt+0x4094>
   14f24:	mov	r1, r2
   14f28:	b	14bd8 <__lxstat64@plt+0x3d40>
   14f2c:	push	{r4, lr}
   14f30:	bl	10db4 <__errno_location@plt>
   14f34:	mov	r3, #12
   14f38:	str	r3, [r0]
   14f3c:	mov	r0, #0
   14f40:	pop	{r4, pc}
   14f44:	push	{lr}		; (str lr, [sp, #-4]!)
   14f48:	sub	sp, sp, #268	; 0x10c
   14f4c:	movw	r2, #257	; 0x101
   14f50:	add	r1, sp, #4
   14f54:	bl	14fa0 <__lxstat64@plt+0x4108>
   14f58:	cmp	r0, #0
   14f5c:	movne	r0, #0
   14f60:	bne	14f90 <__lxstat64@plt+0x40f8>
   14f64:	ldr	r1, [pc, #44]	; 14f98 <__lxstat64@plt+0x4100>
   14f68:	add	r0, sp, #4
   14f6c:	bl	10c58 <strcmp@plt>
   14f70:	cmp	r0, #0
   14f74:	beq	14f8c <__lxstat64@plt+0x40f4>
   14f78:	ldr	r1, [pc, #28]	; 14f9c <__lxstat64@plt+0x4104>
   14f7c:	add	r0, sp, #4
   14f80:	bl	10c58 <strcmp@plt>
   14f84:	adds	r0, r0, #0
   14f88:	movne	r0, #1
   14f8c:	and	r0, r0, #1
   14f90:	add	sp, sp, #268	; 0x10c
   14f94:	pop	{pc}		; (ldr pc, [sp], #4)
   14f98:	andeq	r6, r1, lr, asr #12
   14f9c:	andeq	r6, r1, r0, asr r6
   14fa0:	push	{r4, r5, r6, lr}
   14fa4:	mov	r5, r1
   14fa8:	mov	r1, #0
   14fac:	mov	r4, r2
   14fb0:	bl	10e20 <setlocale@plt>
   14fb4:	subs	r6, r0, #0
   14fb8:	bne	14fcc <__lxstat64@plt+0x4134>
   14fbc:	cmp	r4, #0
   14fc0:	mov	r0, #22
   14fc4:	strbne	r6, [r5]
   14fc8:	pop	{r4, r5, r6, pc}
   14fcc:	bl	10da8 <strlen@plt>
   14fd0:	cmp	r4, r0
   14fd4:	bls	14ff0 <__lxstat64@plt+0x4158>
   14fd8:	add	r2, r0, #1
   14fdc:	mov	r1, r6
   14fe0:	mov	r0, r5
   14fe4:	bl	10c94 <memcpy@plt>
   14fe8:	mov	r0, #0
   14fec:	pop	{r4, r5, r6, pc}
   14ff0:	cmp	r4, #0
   14ff4:	beq	15014 <__lxstat64@plt+0x417c>
   14ff8:	sub	r4, r4, #1
   14ffc:	mov	r1, r6
   15000:	mov	r2, r4
   15004:	mov	r0, r5
   15008:	bl	10c94 <memcpy@plt>
   1500c:	mov	r3, #0
   15010:	strb	r3, [r5, r4]
   15014:	mov	r0, #34	; 0x22
   15018:	pop	{r4, r5, r6, pc}
   1501c:	mov	r1, #0
   15020:	b	10e20 <setlocale@plt>
   15024:	cmp	r3, #0
   15028:	cmpeq	r2, #0
   1502c:	bne	15044 <__lxstat64@plt+0x41ac>
   15030:	cmp	r1, #0
   15034:	cmpeq	r0, #0
   15038:	mvnne	r1, #0
   1503c:	mvnne	r0, #0
   15040:	b	15060 <__lxstat64@plt+0x41c8>
   15044:	sub	sp, sp, #8
   15048:	push	{sp, lr}
   1504c:	bl	15070 <__lxstat64@plt+0x41d8>
   15050:	ldr	lr, [sp, #4]
   15054:	add	sp, sp, #8
   15058:	pop	{r2, r3}
   1505c:	bx	lr
   15060:	push	{r1, lr}
   15064:	mov	r0, #8
   15068:	bl	10c4c <raise@plt>
   1506c:	pop	{r1, pc}
   15070:	cmp	r1, r3
   15074:	cmpeq	r0, r2
   15078:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1507c:	mov	r4, r0
   15080:	movcc	r0, #0
   15084:	mov	r5, r1
   15088:	ldr	lr, [sp, #36]	; 0x24
   1508c:	movcc	r1, r0
   15090:	bcc	1518c <__lxstat64@plt+0x42f4>
   15094:	cmp	r3, #0
   15098:	clzeq	ip, r2
   1509c:	clzne	ip, r3
   150a0:	addeq	ip, ip, #32
   150a4:	cmp	r5, #0
   150a8:	clzeq	r1, r4
   150ac:	addeq	r1, r1, #32
   150b0:	clzne	r1, r5
   150b4:	sub	ip, ip, r1
   150b8:	sub	sl, ip, #32
   150bc:	lsl	r9, r3, ip
   150c0:	rsb	fp, ip, #32
   150c4:	orr	r9, r9, r2, lsl sl
   150c8:	orr	r9, r9, r2, lsr fp
   150cc:	lsl	r8, r2, ip
   150d0:	cmp	r5, r9
   150d4:	cmpeq	r4, r8
   150d8:	movcc	r0, #0
   150dc:	movcc	r1, r0
   150e0:	bcc	150fc <__lxstat64@plt+0x4264>
   150e4:	mov	r0, #1
   150e8:	subs	r4, r4, r8
   150ec:	lsl	r1, r0, sl
   150f0:	orr	r1, r1, r0, lsr fp
   150f4:	lsl	r0, r0, ip
   150f8:	sbc	r5, r5, r9
   150fc:	cmp	ip, #0
   15100:	beq	1518c <__lxstat64@plt+0x42f4>
   15104:	lsr	r6, r8, #1
   15108:	orr	r6, r6, r9, lsl #31
   1510c:	lsr	r7, r9, #1
   15110:	mov	r2, ip
   15114:	b	15138 <__lxstat64@plt+0x42a0>
   15118:	subs	r3, r4, r6
   1511c:	sbc	r8, r5, r7
   15120:	adds	r3, r3, r3
   15124:	adc	r8, r8, r8
   15128:	adds	r4, r3, #1
   1512c:	adc	r5, r8, #0
   15130:	subs	r2, r2, #1
   15134:	beq	15154 <__lxstat64@plt+0x42bc>
   15138:	cmp	r5, r7
   1513c:	cmpeq	r4, r6
   15140:	bcs	15118 <__lxstat64@plt+0x4280>
   15144:	adds	r4, r4, r4
   15148:	adc	r5, r5, r5
   1514c:	subs	r2, r2, #1
   15150:	bne	15138 <__lxstat64@plt+0x42a0>
   15154:	lsr	r3, r4, ip
   15158:	orr	r3, r3, r5, lsl fp
   1515c:	lsr	r2, r5, ip
   15160:	orr	r3, r3, r5, lsr sl
   15164:	adds	r0, r0, r4
   15168:	mov	r4, r3
   1516c:	lsl	r3, r2, ip
   15170:	orr	r3, r3, r4, lsl sl
   15174:	lsl	ip, r4, ip
   15178:	orr	r3, r3, r4, lsr fp
   1517c:	adc	r1, r1, r5
   15180:	subs	r0, r0, ip
   15184:	mov	r5, r2
   15188:	sbc	r1, r1, r3
   1518c:	cmp	lr, #0
   15190:	strdne	r4, [lr]
   15194:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15198:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1519c:	mov	r7, r0
   151a0:	ldr	r6, [pc, #72]	; 151f0 <__lxstat64@plt+0x4358>
   151a4:	ldr	r5, [pc, #72]	; 151f4 <__lxstat64@plt+0x435c>
   151a8:	add	r6, pc, r6
   151ac:	add	r5, pc, r5
   151b0:	sub	r6, r6, r5
   151b4:	mov	r8, r1
   151b8:	mov	r9, r2
   151bc:	bl	10c14 <calloc@plt-0x20>
   151c0:	asrs	r6, r6, #2
   151c4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   151c8:	mov	r4, #0
   151cc:	add	r4, r4, #1
   151d0:	ldr	r3, [r5], #4
   151d4:	mov	r2, r9
   151d8:	mov	r1, r8
   151dc:	mov	r0, r7
   151e0:	blx	r3
   151e4:	cmp	r6, r4
   151e8:	bne	151cc <__lxstat64@plt+0x4334>
   151ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   151f0:	andeq	r1, r1, r4, ror #26
   151f4:	andeq	r1, r1, ip, asr sp
   151f8:	bx	lr
   151fc:	ldr	r3, [pc, #12]	; 15210 <__lxstat64@plt+0x4378>
   15200:	mov	r1, #0
   15204:	add	r3, pc, r3
   15208:	ldr	r2, [r3]
   1520c:	b	10dc0 <__cxa_atexit@plt>
   15210:	ldrdeq	r1, [r1], -r8
   15214:	mov	r2, r1
   15218:	mov	r1, r0
   1521c:	mov	r0, #3
   15220:	b	10e5c <__xstat64@plt>
   15224:	mov	r2, r1
   15228:	mov	r1, r0
   1522c:	mov	r0, #3
   15230:	b	10e98 <__lxstat64@plt>

Disassembly of section .fini:

00015234 <.fini>:
   15234:	push	{r3, lr}
   15238:	pop	{r3, pc}
