/*
 * Copyright (C) 2013 Seco USA Inc
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *      Addr-type register length (1,2 or 4 bytes)
 *      Address   absolute address of the register
 *      value     value to be stored in the register
 */

/*
 * DDR3 settings
 * MX6Q    ddr is limited to 1066 Mhz	currently 1056 MHz(528 MHz clock),
 *	   memory bus width: 64 bits	x16/x32/x64
 * MX6DL   ddr is limited to 800 MHz(400 MHz clock)
 *	   memory bus width: 64 bits	x16/x32/x64
 * MX6SOLO ddr is limited to 800 MHz(400 MHz clock)
 *	   memory bus width: 32 bits	x16/x32
 */
// Solo 2x256MB-2x512MB Conf = 0 / Conf = 1
//DDR IO TYPE
DATA 4, MX6_IOM_GRP_DDR_TYPE,   0x000C0000 //774
DATA 4, MX6_IOM_GRP_DDRPKE,     0x00000000 //754 

//CLOCK
DATA 4, MX6_IOM_DRAM_SDCLK_0,   0x00000028 //4ac
DATA 4, MX6_IOM_DRAM_SDCLK_1,   0x00000028 //4b0

//ADDRESS
DATA 4, MX6_IOM_DRAM_CAS,       0x00000028 //464
DATA 4, MX6_IOM_DRAM_RAS,       0x00000028 //490
DATA 4, MX6_IOM_GRP_ADDDS,      0x00000028 //74c

//CONTROL
DATA 4, MX6_IOM_DRAM_RESET,     0x00000028 //494
DATA 4, MX6_IOM_DRAM_SDBA2,     0x00000000 //4a0
DATA 4, MX6_IOM_DRAM_SDODT0,    0x00000028 //4b4
DATA 4, MX6_IOM_DRAM_SDODT1,    0x00000028 //4b8
DATA 4, MX6_IOM_GRP_CTLDS,    	0x00000028 //76c

//DATA STROBE
DATA 4, MX6_IOM_DDRMODE_CTL,    0x00020000 //750
DATA 4, MX6_IOM_DRAM_SDQS0,	0x00000028 //4bc
DATA 4, MX6_IOM_DRAM_SDQS1,	0x00000028 //4c0
DATA 4, MX6_IOM_DRAM_SDQS2,	0x00000028 //4c4
DATA 4, MX6_IOM_DRAM_SDQS3,	0x00000028 //4c8

//DATA
DATA 4, MX6_IOM_GRP_DDRMODE,    0x00020000 //760
DATA 4, MX6_IOM_GRP_B0DS,	0x00000028 //764
DATA 4, MX6_IOM_GRP_B1DS,	0x00000028 //770
DATA 4, MX6_IOM_GRP_B2DS,	0x00000028 //778
DATA 4, MX6_IOM_GRP_B3DS,	0x00000028 //77c

DATA 4, MX6_IOM_DRAM_DQM0,      0x00000028 //470
DATA 4, MX6_IOM_DRAM_DQM1,      0x00000028 //474
DATA 4, MX6_IOM_DRAM_DQM2,      0x00000028 //478
DATA 4, MX6_IOM_DRAM_DQM3,      0x00000028 //47c

//DDR3 SETTINGS
//Read Data Bit Delay
DATA 4, MX6_MMDC_P0_MPRDDQBY0DL,	0x33333333 //P0 81c 
DATA 4, MX6_MMDC_P0_MPRDDQBY1DL,	0x33333333 //P0 820
DATA 4, MX6_MMDC_P0_MPRDDQBY2DL,	0x33333333 //P0 824
DATA 4, MX6_MMDC_P0_MPRDDQBY3DL,	0x33333333 //P0 828

