

================================================================
== Vivado HLS Report for 'initialize_padded_me'
================================================================
* Date:           Sun Nov  3 11:23:03 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.801 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1953|     1953| 19.530 us | 19.530 us |  1953|  1953|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     1952|     1952|       122|          -|          -|    16|    no    |
        | + Loop 1.1      |      120|      120|        12|          -|          -|    10|    no    |
        |  ++ Loop 1.1.1  |       10|       10|         1|          -|          -|    10|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    124|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     54|    -|
|Register         |        -|      -|      45|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      45|    178|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln41_1_fu_139_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln41_2_fu_164_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln41_3_fu_186_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln41_fu_117_p2    |     +    |      0|  0|  15|           9|           9|
    |m_fu_87_p2            |     +    |      0|  0|  15|           5|           1|
    |x_fu_129_p2           |     +    |      0|  0|  13|           4|           1|
    |y_fu_176_p2           |     +    |      0|  0|  13|           4|           1|
    |icmp_ln38_fu_81_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln39_fu_123_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln40_fu_170_p2   |   icmp   |      0|  0|   9|           4|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 124|          68|          59|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  27|          5|    1|          5|
    |m_0_reg_48  |   9|          2|    5|         10|
    |x_0_reg_59  |   9|          2|    4|          8|
    |y_0_reg_70  |   9|          2|    4|          8|
    +------------+----+-----------+-----+-----------+
    |Total       |  54|         11|   14|         31|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln41_2_reg_217  |  11|   0|   12|          1|
    |add_ln41_reg_204    |   8|   0|    9|          1|
    |ap_CS_fsm           |   4|   0|    4|          0|
    |m_0_reg_48          |   5|   0|    5|          0|
    |m_reg_199           |   5|   0|    5|          0|
    |x_0_reg_59          |   4|   0|    4|          0|
    |x_reg_212           |   4|   0|    4|          0|
    |y_0_reg_70          |   4|   0|    4|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  45|   0|   47|          2|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | initialize_padded_me | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | initialize_padded_me | return value |
|ap_start          |  in |    1| ap_ctrl_hs | initialize_padded_me | return value |
|ap_done           | out |    1| ap_ctrl_hs | initialize_padded_me | return value |
|ap_idle           | out |    1| ap_ctrl_hs | initialize_padded_me | return value |
|ap_ready          | out |    1| ap_ctrl_hs | initialize_padded_me | return value |
|input_r_address0  | out |   11|  ap_memory |        input_r       |     array    |
|input_r_ce0       | out |    1|  ap_memory |        input_r       |     array    |
|input_r_we0       | out |    1|  ap_memory |        input_r       |     array    |
|input_r_d0        | out |    1|  ap_memory |        input_r       |     array    |
+------------------+-----+-----+------------+----------------------+--------------+

