INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/damie/Documents/GitHub/cmpe_140/assignment_1/assignment_1.srcs/sim_1/new/cu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_tb
