
---------- Begin Simulation Statistics ----------
final_tick                               123214241000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 249334                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687340                       # Number of bytes of host memory used
host_op_rate                                   252084                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   401.07                       # Real time elapsed on the host
host_tick_rate                              307215397                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123214                       # Number of seconds simulated
sim_ticks                                123214241000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.211420                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4084536                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4850335                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352119                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5096536                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102868                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676239                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573371                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6503519                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312089                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37620                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102729                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.232142                       # CPI: cycles per instruction
system.cpu.discardedOps                        978424                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48888575                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40580959                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6266081                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6864231                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.811594                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        123214241                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115655     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167638     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379046      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102729                       # Class of committed instruction
system.cpu.tickCycles                       116350010                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5587                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1527                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       234581                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          169                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       470593                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            170                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 123214241000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1821                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               97                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3666                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3666                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1821                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       351360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  351360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5487                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5487    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5487                       # Request fanout histogram
system.membus.respLayer1.occupancy           29291000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             5599000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 123214241000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            148343                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       230569                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          518                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3735                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            87670                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           87670                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1439                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       146904                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       703210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                706606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       125248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29768960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29894208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             242                       # Total snoops (count)
system.tol2bus.snoopTraffic                       192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           236255                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007191                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.084547                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 234557     99.28%     99.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1697      0.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             236255                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          932761000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         703727994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4317999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 123214241000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  138                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               230381                       # number of demand (read+write) hits
system.l2.demand_hits::total                   230519                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 138                       # number of overall hits
system.l2.overall_hits::.cpu.data              230381                       # number of overall hits
system.l2.overall_hits::total                  230519                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1301                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4193                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5494                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1301                       # number of overall misses
system.l2.overall_misses::.cpu.data              4193                       # number of overall misses
system.l2.overall_misses::total                  5494                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    126622000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    423346000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        549968000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    126622000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    423346000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       549968000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1439                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           234574                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               236013                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1439                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          234574                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              236013                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.904100                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.017875                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.023278                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.904100                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.017875                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.023278                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97326.671791                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 100964.941569                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100103.385511                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97326.671791                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 100964.941569                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100103.385511                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   3                       # number of writebacks
system.l2.writebacks::total                         3                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1300                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5487                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1300                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5487                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    100543000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    339155000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    439698000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    100543000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    339155000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    439698000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.903405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.017849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.023249                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.903405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.017849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.023249                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77340.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81001.910676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80134.499727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77340.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81001.910676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80134.499727                       # average overall mshr miss latency
system.l2.replacements                            242                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       230566                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           230566                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       230566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       230566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          501                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              501                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          501                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          501                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             84004                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 84004                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3666                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3666                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    369057000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     369057000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         87670                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             87670                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.041816                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.041816                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 100670.212766                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100670.212766                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    295737000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    295737000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.041816                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.041816                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80670.212766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80670.212766                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            138                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                138                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1301                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1301                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    126622000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    126622000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1439                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1439                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.904100                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.904100                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97326.671791                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97326.671791                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1300                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1300                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    100543000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    100543000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.903405                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.903405                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77340.769231                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77340.769231                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        146377                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            146377                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          527                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             527                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     54289000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     54289000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       146904                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        146904                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.003587                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003587                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103015.180266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103015.180266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          521                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          521                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     43418000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     43418000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.003547                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003547                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83335.892514                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83335.892514                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 123214241000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5063.845221                       # Cycle average of tags in use
system.l2.tags.total_refs                      469031                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5504                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     85.216388                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.797720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1136.162826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3914.884675                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.138692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.477891                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.618145                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5262                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5262                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.642334                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    943636                       # Number of tag accesses
system.l2.tags.data_accesses                   943636                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 123214241000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          83200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         267968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             351168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        83200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         83200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            675247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2174814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2850060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       675247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           675247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks           1558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 1558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks           1558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           675247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2174814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2851618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000593000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               42621                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5487                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          3                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5487                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        3                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       2.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     55093000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   27435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               157974250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10040.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28790.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3542                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5487                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    3                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    180.549100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.139152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.082230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1098     56.45%     56.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          522     26.84%     83.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           94      4.83%     88.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           43      2.21%     90.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           28      1.44%     91.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      1.08%     92.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      0.87%     93.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           17      0.87%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          105      5.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1945                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 351168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  351168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         2.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      2.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33415722000                       # Total gap between requests
system.mem_ctrls.avgGap                    6086652.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        83200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       267968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 675246.621857614606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2174813.542859870940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1300                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4187                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            3                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33826250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    124148000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26020.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29650.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7090020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3768435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            20063400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9726063360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2989906500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      44796452640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57543344355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.018616                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 116431948000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4114240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2668053000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6797280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3612840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19113780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9726063360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2904982770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      44867967360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        57528537390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.898444                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 116619182750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4114240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2480818250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    123214241000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 123214241000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17318066                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17318066                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17318066                       # number of overall hits
system.cpu.icache.overall_hits::total        17318066                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1439                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1439                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1439                       # number of overall misses
system.cpu.icache.overall_misses::total          1439                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    136816000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    136816000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    136816000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    136816000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17319505                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17319505                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17319505                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17319505                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000083                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95077.136901                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95077.136901                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95077.136901                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95077.136901                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          518                       # number of writebacks
system.cpu.icache.writebacks::total               518                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1439                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1439                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1439                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1439                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    133938000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133938000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    133938000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133938000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93077.136901                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93077.136901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93077.136901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93077.136901                       # average overall mshr miss latency
system.cpu.icache.replacements                    518                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17318066                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17318066                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1439                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1439                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    136816000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    136816000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17319505                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17319505                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95077.136901                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95077.136901                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1439                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1439                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    133938000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133938000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93077.136901                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93077.136901                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 123214241000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           919.765394                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17319505                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1439                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12035.792217                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   919.765394                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.898208                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.898208                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          921                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          921                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.899414                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          69279459                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         69279459                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 123214241000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 123214241000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 123214241000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43647730                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43647730                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43656251                       # number of overall hits
system.cpu.dcache.overall_hits::total        43656251                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       249005                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         249005                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       249199                       # number of overall misses
system.cpu.dcache.overall_misses::total        249199                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8363842000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8363842000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8363842000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8363842000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43896735                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43896735                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43905450                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43905450                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005673                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005673                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005676                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005676                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33589.052429                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33589.052429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33562.903543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33562.903543                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          203                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           29                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       230566                       # number of writebacks
system.cpu.dcache.writebacks::total            230566                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        14607                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        14607                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        14607                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        14607                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       234398                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       234398                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       234573                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       234573                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7325697000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7325697000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7337529000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7337529000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005340                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005340                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005343                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005343                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31253.240215                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31253.240215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31280.364748                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31280.364748                       # average overall mshr miss latency
system.cpu.dcache.replacements                 234062                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37422207                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37422207                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       153677                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        153677                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5166066000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5166066000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37575884                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37575884                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004090                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004090                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33616.390221                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33616.390221                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6949                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6949                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       146728                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       146728                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4641038000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4641038000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003905                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003905                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31630.213729                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31630.213729                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6225523                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6225523                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        95328                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        95328                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3197776000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3197776000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015082                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015082                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 33544.981537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33544.981537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7658                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7658                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        87670                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        87670                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2684659000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2684659000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013870                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013870                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 30622.322345                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30622.322345                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8521                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8521                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          194                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          194                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8715                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8715                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022260                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022260                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          175                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          175                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11832000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11832000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.020080                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.020080                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 67611.428571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 67611.428571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123214241000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.065658                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43891156                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            234574                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            187.110063                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.065658                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994269                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994269                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          193                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          44140356                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         44140356                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 123214241000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 123214241000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
