/**
 * This file is part of DBrew, the dynamic binary rewriting library.
 *
 * (c) 2015-2016, Josef Weidendorfer <josef.weidendorfer@gmx.de>
 *
 * DBrew is free software: you can redistribute it and/or modify
 * it under the terms of the GNU Lesser General Public License (LGPL)
 * as published by the Free Software Foundation, either version 2.1 of
 * the License, or (at your option) any later version.
 *
 * DBrew is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public License
 * along with DBrew.  If not, see <http://www.gnu.org/licenses/>.
 */

/* For now, decoder only does x86-64 */

#include "decode.h"

#include <assert.h>
#include <stdio.h>
#include <string.h>
#include <stdint.h>

#include "common.h"
#include "printer.h"
#include "engine.h"

Instr* nextInstr(Rewriter* r, uint64_t a, int len)
{
    Instr* i = r->decInstr + r->decInstrCount;
    assert(r->decInstrCount < r->decInstrCapacity);
    r->decInstrCount++;

    i->addr = a;
    i->len = len;

    i->ptLen = 0;
    i->vtype = VT_None;
    i->form = OF_None;
    i->dst.type = OT_None;
    i->src.type = OT_None;
    i->src2.type = OT_None;

    return i;
}

Instr* addSimple(Rewriter* r, uint64_t a, uint64_t a2, InstrType it)
{
    Instr* i = nextInstr(r, a, a2 - a);
    i->type = it;
    i->form = OF_0;

    return i;
}

Instr* addSimpleVType(Rewriter* r, uint64_t a, uint64_t a2, InstrType it, ValType vt)
{
    Instr* i = nextInstr(r, a, a2 - a);
    i->type = it;
    i->vtype = vt;
    i->form = OF_0;

    return i;
}

Instr* addUnaryOp(Rewriter* r, uint64_t a, uint64_t a2,
                  InstrType it, Operand* o)
{
    Instr* i = nextInstr(r, a, a2 - a);
    i->type = it;
    i->form = OF_1;
    copyOperand( &(i->dst), o);

    return i;
}

Instr* addBinaryOp(Rewriter* r, uint64_t a, uint64_t a2,
                   InstrType it, ValType vt, Operand* o1, Operand* o2)
{
    if ((vt != VT_None) && (vt != VT_Implicit)) {
        // if we specify an explicit value type, it must match destination
        // 2nd operand does not have to match (e.g. conversion/mask extraction)
        assert(vt == opValType(o1));
    }

    Instr* i = nextInstr(r, a, a2 - a);
    i->type = it;
    i->form = OF_2;
    i->vtype = vt;
    copyOperand( &(i->dst), o1);
    copyOperand( &(i->src), o2);

    return i;
}

Instr* addTernaryOp(Rewriter* r, uint64_t a, uint64_t a2,
                    InstrType it, Operand* o1, Operand* o2, Operand* o3)
{
    Instr* i = nextInstr(r, a, a2 - a);
    i->type = it;
    i->form = OF_3;
    copyOperand( &(i->dst), o1);
    copyOperand( &(i->src), o2);
    copyOperand( &(i->src2), o3);

    return i;
}

// for parseModRM: register types
typedef enum _RegTypes {
    RT_None = 0,
    RT_Op1V = 1,
    RT_Op2V = 2,
    RT_GG = 0, // 2 operands, both general purpose registers
    RT_VG = RT_Op1V, // 2 ops, 1st is vector reg, 2nd GP reg
    RT_GV = RT_Op2V, // 2 ops, 1st is GP reg, 2nd is vector reg
    RT_VV = RT_Op1V | RT_Op2V // 2 ops, both vector regs
} RegTypes;

// Parse MR encoding (r/m,r: op1 is reg or memory operand, op2 is reg/digit),
// or RM encoding (reverse op1/op2 when calling this function).
// Encoding see SDM 2.1
// Input: REX prefix, SegOverride prefix, o1 or o2 may be vector registers
// Fills o1/o2/digit and returns number of bytes parsed
static
int parseModRM(uint8_t* p, ValType vt,
               int rex, OpSegOverride o1Seg, RegTypes rt,
               Operand* o1, Operand* o2, int* digit)
{
    int modrm, mod, rm, reg; // modRM byte
    int sib, scale, idx, base; // SIB byte
    int64_t disp;
    Reg r;
    OpType ot;
    int o = 0;
    int hasRex = (rex>0);
    int hasDisp8 = 0, hasDisp32 = 0;

    modrm = p[o++];
    mod = (modrm & 192) >> 6;
    reg = (modrm & 56) >> 3;
    rm = modrm & 7;

    switch(vt) {
    case VT_None: ot = (rex & REX_MASK_W) ? OT_Reg64 : OT_Reg32; break;
    case VT_8:  ot = OT_Reg8; break;
    case VT_16: ot = OT_Reg16; break;
    case VT_32: ot = OT_Reg32; break;
    case VT_64: ot = OT_Reg64; break;
    case VT_128: ot = OT_Reg128; assert(rt & RT_Op2V); break;
    case VT_256: ot = OT_Reg256; assert(rt & RT_Op2V); break;
    default: assert(0);
    }
    // r part: reg or digit, give both back to caller
    if (digit) *digit = reg;
    if (o2) {
        r = ((rt & RT_Op2V) ? Reg_X0 : Reg_AX) + reg;
        if (hasRex && (rex & REX_MASK_R)) r += 8;
        o2->type = ot;
        o2->reg = r;
    }

    if (mod == 3) {
        // r, r
        r = ((rt & RT_Op1V) ? Reg_X0 : Reg_AX) + rm;
        if (hasRex && (rex & REX_MASK_B)) r += 8;
        o1->type = ot;
        o1->reg = r;
        return o;
    }

    if (mod == 1) hasDisp8 = 1;
    if (mod == 2) hasDisp32 = 1;
    if ((mod == 0) && (rm == 5)) {
        // mod 0 + rm 5: RIP relative
        hasDisp32 = 1;
    }

    scale = 0;
    if (rm == 4) {
        // SIB
        sib = p[o++];
        scale = 1 << ((sib & 192) >> 6);
        idx   = (sib & 56) >> 3;
        base  = sib & 7;
        if ((base == 5) && (mod == 0))
            hasDisp32 = 1;
    }

    disp = 0;
    if (hasDisp8) {
        // 8bit disp: sign extend
        disp = *((signed char*) (p+o));
        o++;
    }
    if (hasDisp32) {
        disp = *((int32_t*) (p+o));
        o += 4;
    }

    switch(vt) {
    case VT_None: ot = (rex & REX_MASK_W) ? OT_Ind64 : OT_Ind32; break;
    case VT_8:  ot = OT_Ind8; break;
    case VT_16: ot = OT_Ind16; break;
    case VT_32: ot = OT_Ind32; break;
    case VT_64: ot = OT_Ind64; break;
    case VT_128: ot = OT_Ind128; assert(rt & RT_Op1V); break;
    case VT_256: ot = OT_Ind256; assert(rt & RT_Op1V); break;
    default: assert(0);
    }
    o1->type = ot;
    o1->seg = o1Seg;
    o1->scale = scale;
    o1->val = (uint64_t) disp;
    if (scale == 0) {
        r = Reg_AX + rm;
        if (hasRex && (rex & REX_MASK_B)) r += 8;
        o1->reg = ((mod == 0) && (rm == 5)) ? Reg_IP : r;
        return o;
    }

    if (hasRex && (rex & REX_MASK_X)) idx += 8;
    r = Reg_AX + idx;
    o1->ireg = (idx == 4) ? Reg_None : r;


    if (hasRex && (rex & REX_MASK_B)) base += 8;
    r = Reg_AX + base;
    o1->reg = ((base == 5) && (mod == 0)) ? Reg_None : r;

    // no need to use SIB if index register not used
    if (o1->ireg == Reg_None) o1->scale = 0;

    return o;
}

// parse immediate values at <p> into operand <o>
static
int parseI(uint8_t* p, ValType vt, Operand* o)
{
    switch(vt) {
    case VT_8:
        o->type = OT_Imm8;
        o->val = *p;
        return 1;
    case VT_16:
        o->type = OT_Imm16;
        o->val = *(uint16_t*)p;
        return 2;
    case VT_32:
        o->type = OT_Imm32;
        o->val = *(uint32_t*)p;
        return 4;
    case VT_64:
        // operand is sign-extended from 32bit
        o->type = OT_Imm64;
        o->val = (int64_t)(*(int32_t*)p);
        return 4;
    default:
        break;
    }
    assert(0);
}


// decode the basic block starting at f (automatically triggered by emulator)
DBB* dbrew_decode(Rewriter* r, uint64_t f)
{
    bool hasRex, has66;
    OpSegOverride segOv;
    int rex;
    uint64_t a;
    int i, off, opc, opc2, digit, old_icount;
    bool exitLoop;
    uint8_t* fp;
    Operand o1, o2, o3;
    OperandEncoding oe;
    Reg reg;
    ValType vt;
    InstrType it;
    Instr* ii;
    DBB* dbb;

    if (f == 0) return 0; // nothing to decode
    if (r->decBB == 0) initRewriter(r);

    // already decoded?
    for(i = 0; i < r->decBBCount; i++)
        if (r->decBB[i].addr == f) return &(r->decBB[i]);


    // start decoding of new BB beginning at f
    assert(r->decBBCount < r->decBBCapacity);
    dbb = &(r->decBB[r->decBBCount]);
    r->decBBCount++;
    dbb->addr = f;
    dbb->fc = config_find_function(r, f);
    dbb->count = 0;
    dbb->size = 0;
    dbb->instr = r->decInstr + r->decInstrCount;
    old_icount = r->decInstrCount;

    if (r->showDecoding)
        printf("Decoding BB %s ...\n", prettyAddress(f, dbb->fc));

    fp = (uint8_t*) f;
    off = 0;
    hasRex = false;
    rex = 0;
    segOv = OSO_None;
    has66 = false;
    exitLoop = false;
    PrefixSet ps = PS_None;

    while(!exitLoop) {
        a = (uint64_t)(fp + off);

        // prefixes
        while(1) {
            if ((fp[off] >= 0x40) && (fp[off] <= 0x4F)) {
                rex = fp[off] & 15;
                // ps |= PS_REX;
                hasRex = true;
                off++;
                continue;
            }
            if (fp[off] == 0xF2) {
                ps |= PS_F2;
                off++;
                continue;
            }
            if (fp[off] == 0xF3) {
                ps |= PS_F3;
                off++;
                continue;
            }
            if (fp[off] == 0x66) {
                has66 = true;
                ps |= PS_66;
                off++;
                continue;
            }
            if (fp[off] == 0x64) {
                segOv = OSO_UseFS;
                off++;
                continue;
            }
            if (fp[off] == 0x65) {
                segOv = OSO_UseGS;
                off++;
                continue;
            }
            if (fp[off] == 0x2E) {
                // cs-segment override or branch not taken hint (Jcc)
                ps |= PS_2E;
                off++;
                continue;
            }
            // no further prefixes
            break;
        }

        // default value type (for all instrs with 16/32/64)
        vt = (rex & REX_MASK_W) ? VT_64 : VT_32;
        if (has66) vt = VT_16;

        opc = fp[off++];
        switch(opc) {

        case 0x01:
            // add r/m,r 16/32/64 (MR, dst: r/m, src: r)
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o1, &o2, 0);
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_ADD, vt, &o1, &o2);
            break;

        case 0x03:
            // add r,r/m 16/32/64 (RM, dst: r, src: r/m)
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o2, &o1, 0);
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_ADD, vt, &o1, &o2);
            break;

        case 0x09:
            // or r/m,r 16/32/64 (MR, dst: r/m, src: r)
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o1, &o2, 0);
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_OR, vt, &o1, &o2);
            break;

        case 0x0B:
            // or r,r/m 16/32/64 (RM, dst: r, src: r/m)
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o2, &o1, 0);
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_OR, vt, &o1, &o2);
            break;

        case 0x0F:
            opc2 = fp[off++];
            switch(opc2) {
            case 0xAF:
                // imul r 32/64, r/m 32/64 (RM, dst: r)
                vt = (rex & REX_MASK_W) ? VT_64 : VT_32;
                off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o2, &o1, 0);
                addBinaryOp(r, a, (uint64_t)(fp + off), IT_IMUL, vt, &o1, &o2);
                break;

            case 0x10:
                switch(ps) {
                case PS_F3:   // movss xmm1,xmm2/m32 (RM)
                    vt = VT_32;  it = IT_MOVSS; break;
                case PS_F2:   // movsd xmm1,xmm2/m64 (RM)
                    vt = VT_64;  it = IT_MOVSD; break;
                case PS_None: // movups xmm1,xmm2/m128 (RM)
                    vt = VT_128; it = IT_MOVUPS; break;
                case PS_66:   // movupd xmm1,xmm2/m128 (RM)
                    vt = VT_128; it = IT_MOVUPD; break;
                default: assert(0);
                }
                off += parseModRM(fp+off, vt, rex, segOv, RT_VV, &o2, &o1, 0);
                ii = addBinaryOp(r, a, (uint64_t)(fp + off),
                                 it, VT_Implicit, &o1, &o2);
                attachPassthrough(ii, ps, OE_RM, SC_None, 0x0F, 0x10, -1);
                break;

            case 0x11:
                switch(ps) {
                case PS_F3:   // movss xmm1/m32,xmm2 (MR)
                    vt = VT_32;  it = IT_MOVSS; break;
                case PS_F2:   // movsd xmm1/m64,xmm2 (MR)
                    vt = VT_64;  it = IT_MOVSD; break;
                case PS_None: // movups xmm1/m128,xmm2 (MR)
                    vt = VT_128; it = IT_MOVUPS; break;
                case PS_66:   // movupd xmm1/m128,xmm2 (MR)
                    vt = VT_128; it = IT_MOVUPD; break;
                default: assert(0);
                }
                off += parseModRM(fp+off, vt, rex, segOv, RT_VV, &o1, &o2, 0);
                ii = addBinaryOp(r, a, (uint64_t)(fp + off),
                                 it, VT_Implicit, &o1, &o2);
                attachPassthrough(ii, ps, OE_MR, SC_None, 0x0F, 0x11, -1);
                break;

            case 0x1F:
                off += parseModRM(fp+off, VT_None, rex, segOv,
                                  RT_GG, &o1, 0, &digit);
                switch(digit) {
                case 0:
                    // 0F 1F /0: nop r/m 32
                    addUnaryOp(r, a, (uint64_t)(fp + off), IT_NOP, &o1);
                    break;

                default:
                    addSimple(r, a, (uint64_t)(fp + off), IT_Invalid);
                    break;
                }
                break;

            case 0x28:
                switch(ps) {
                case PS_None: // movaps xmm1,xmm2/m128 (RM)
                    vt = VT_128; it = IT_MOVAPS; break;
                case PS_66:   // movapd xmm1,xmm2/m128 (RM)
                    vt = VT_128; it = IT_MOVAPD; break;
                default: assert(0);
                }
                off += parseModRM(fp+off, vt, rex, segOv, RT_VV, &o2, &o1, 0);
                ii = addBinaryOp(r, a, (uint64_t)(fp + off),
                                 it, VT_Implicit, &o1, &o2);
                attachPassthrough(ii, ps, OE_RM, SC_None, 0x0F, 0x28, -1);
                break;

            case 0x29:
                switch(ps) {
                case PS_None: // movaps xmm2/m128,xmm1 (MR)
                    vt = VT_128; it = IT_MOVAPS; break;
                case PS_66:   // movapd xmm2/m128,xmm1 (MR)
                    vt = VT_128; it = IT_MOVAPD; break;
                default: assert(0);
                }
                off += parseModRM(fp+off, vt, rex, segOv, RT_VV, &o1, &o2, 0);
                ii = addBinaryOp(r, a, (uint64_t)(fp + off),
                                 it, VT_Implicit, &o1, &o2);
                attachPassthrough(ii, ps, OE_RM, SC_None, 0x0F, 0x29, -1);
                break;

            case 0x2E:
                assert(has66);
                // ucomisd xmm1,xmm2/m64 (RM)
                off += parseModRM(fp+off, VT_64, rex, segOv, RT_VV, &o2, &o1, 0);
                ii = addBinaryOp(r, a, (uint64_t)(fp + off),
                                 IT_UCOMISD, VT_Implicit, &o1, &o2);
                attachPassthrough(ii, PS_66, OE_RM, SC_None, 0x0F, 0x2E, -1);
                break;

            case 0x40: // cmovo   r,r/m 16/32/64
            case 0x41: // cmovno  r,r/m 16/32/64
            case 0x42: // cmovc   r,r/m 16/32/64
            case 0x43: // cmovnc  r,r/m 16/32/64
            case 0x44: // cmovz   r,r/m 16/32/64
            case 0x45: // cmovnz  r,r/m 16/32/64
            case 0x46: // cmovbe  r,r/m 16/32/64
            case 0x47: // cmova   r,r/m 16/32/64
            case 0x48: // cmovs   r,r/m 16/32/64
            case 0x49: // cmovns  r,r/m 16/32/64
            case 0x4A: // cmovp   r,r/m 16/32/64
            case 0x4B: // cmovnp  r,r/m 16/32/64
            case 0x4C: // cmovl   r,r/m 16/32/64
            case 0x4D: // cmovge  r,r/m 16/32/64
            case 0x4E: // cmovle  r,r/m 16/32/64
            case 0x4F: // cmovg   r,r/m 16/32/64
                switch (opc2) {
                case 0x40: it = IT_CMOVO; break;
                case 0x41: it = IT_CMOVNO; break;
                case 0x42: it = IT_CMOVC; break;
                case 0x43: it = IT_CMOVNC; break;
                case 0x44: it = IT_CMOVZ; break;
                case 0x45: it = IT_CMOVNZ; break;
                case 0x46: it = IT_CMOVBE; break;
                case 0x47: it = IT_CMOVA; break;
                case 0x48: it = IT_CMOVS; break;
                case 0x49: it = IT_CMOVNS; break;
                case 0x4A: it = IT_CMOVP; break;
                case 0x4B: it = IT_CMOVNP; break;
                case 0x4C: it = IT_CMOVL; break;
                case 0x4D: it = IT_CMOVGE; break;
                case 0x4E: it = IT_CMOVLE; break;
                case 0x4F: it = IT_CMOVG; break;
                default: assert(0);
                }
                off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o2, &o1, 0);
                addBinaryOp(r, a, (uint64_t)(fp + off), it, vt, &o1, &o2);
                break;

            case 0x57:
                // xorps xmm1,xmm2/m64 (RM)
                off += parseModRM(fp+off, VT_128, rex, segOv, RT_VV, &o2, &o1, 0);
                ii = addBinaryOp(r, a, (uint64_t)(fp + off),
                                 IT_XORPS, VT_Implicit, &o1, &o2);
                attachPassthrough(ii, PS_None, OE_RM, SC_None, 0x0F, 0x57, -1);
                break;

            case 0x58:
                switch(ps) {
                case PS_F3:   // addss xmm1,xmm2/m32 (RM)
                    vt = VT_32;  it = IT_ADDSS; break;
                case PS_F2:   // addsd xmm1,xmm2/m64 (RM)
                    vt = VT_64;  it = IT_ADDSD; break;
                case PS_None: // addps xmm1,xmm2/m128 (RM)
                    vt = VT_128; it = IT_ADDPS; break;
                case PS_66:   // addpd xmm1,xmm2/m128 (RM)
                    vt = VT_128; it = IT_ADDPD; break;
                default: assert(0);
                }
                off += parseModRM(fp+off, vt, rex, segOv, RT_VV, &o2, &o1, 0);
                ii = addBinaryOp(r, a, (uint64_t)(fp + off),
                                 it, VT_Implicit, &o1, &o2);
                attachPassthrough(ii, ps, OE_RM, SC_None, 0x0F, 0x58, -1);
                break;

            case 0x59:
                switch(ps) {
                case PS_F3:   // mulss xmm1,xmm2/m32 (RM)
                    vt = VT_32;  it = IT_MULSS; break;
                case PS_F2:   // mulsd xmm1,xmm2/m64 (RM)
                    vt = VT_64;  it = IT_MULSD; break;
                case PS_None: // mulps xmm1,xmm2/m128 (RM)
                    vt = VT_128; it = IT_MULPS; break;
                case PS_66:   // mulpd xmm1,xmm2/m128 (RM)
                    vt = VT_128; it = IT_MULPD; break;
                default: assert(0);
                }
                off += parseModRM(fp+off, vt, rex, segOv, RT_VV, &o2, &o1, 0);
                ii = addBinaryOp(r, a, (uint64_t)(fp + off),
                                 it, VT_Implicit, &o1, &o2);
                attachPassthrough(ii, ps, OE_RM, SC_None, 0x0F, 0x59, -1);
                break;

            case 0x5C:
                switch(ps) {
                case PS_F3:   // subss xmm1,xmm2/m32 (RM)
                    vt = VT_32;  it = IT_SUBSS; break;
                case PS_F2:   // subsd xmm1,xmm2/m64 (RM)
                    vt = VT_64;  it = IT_SUBSD; break;
                case PS_None: // subps xmm1,xmm2/m128 (RM)
                    vt = VT_128; it = IT_SUBPS; break;
                case PS_66:   // subpd xmm1,xmm2/m128 (RM)
                    vt = VT_128; it = IT_SUBPD; break;
                default: assert(0);
                }
                off += parseModRM(fp+off, vt, rex, segOv, RT_VV, &o2, &o1, 0);
                ii = addBinaryOp(r, a, (uint64_t)(fp + off),
                                 it, VT_Implicit, &o1, &o2);
                attachPassthrough(ii, ps, OE_RM, SC_None, 0x0F, 0x5C, -1);
                break;

            case 0x6E:
                if (ps == PS_66) {
                    // movd/q xmm,r/m 32/64 (RM)
                    vt = (rex & REX_MASK_W) ? VT_64 : VT_32;
                    it = (rex & REX_MASK_W) ? IT_MOVQ : IT_MOVD;
                    off += parseModRM(fp+off, vt, rex, segOv, RT_GV, &o2, &o1, 0);
                } else {
                    assert(0);
                }
                ii = addBinaryOp(r, a, (uint64_t)(fp + off),
                                 it, VT_Implicit, &o1, &o2);
                attachPassthrough(ii, ps, OE_RM, SC_dstDyn, 0x0F, 0x6E, -1);
                break;

            case 0x6F:
                switch(ps) {
                case PS_F3:
                    // movdqu xmm1,xmm2/m128 (RM): move unaligned dqw xmm2 -> xmm1
                    vt = VT_128; it = IT_MOVDQU; break;
                case PS_66:
                    // movdqa xmm1,xmm2/m128 (RM): move aligned dqw xmm2 -> xmm1
                    vt = VT_128; it = IT_MOVDQA; break;
                case PS_None:
                    // movq mm1,mm2/m64 (RM): Move quadword from mm/m64 to mm.
                    vt = VT_64;  it = IT_MOVQ; break;
                default: assert(0);
                }
                off += parseModRM(fp+off, vt, rex, segOv, RT_VV, &o2, &o1, 0);
                ii = addBinaryOp(r, a, (uint64_t)(fp + off),
                                 it, VT_Implicit, &o1, &o2);
                attachPassthrough(ii, ps, OE_RM, SC_None, 0x0F, 0x6F, -1);
                break;

            case 0x74:
                // pcmpeqb mm,mm/m 64/128 (RM): compare packed bytes
                if (ps == PS_66) {
                    vt = VT_128;
                } else if (ps == PS_None) {
                    vt = VT_64;
                } else {
                    assert(0);
                }
                off += parseModRM(fp+off, vt, rex, segOv, RT_VV, &o2, &o1, 0);
                ii = addBinaryOp(r, a, (uint64_t)(fp + off),
                                 IT_PCMPEQB, VT_Implicit, &o1, &o2);
                attachPassthrough(ii, ps, OE_RM, SC_None,
                                  0x0F, 0x74, -1);
                break;

            case 0x7E:
                if (ps == PS_66) {
                    // movd/q r/m 32/64,xmm (MR)
                    oe = OE_MR;
                    vt = (rex & REX_MASK_W) ? VT_64 : VT_32;
                    it = (rex & REX_MASK_W) ? IT_MOVQ : IT_MOVD;
                    off += parseModRM(fp+off, vt, rex, segOv, RT_GV, &o1, &o2, 0);
                } else if (ps == PS_F3) {
                    // movq xmm1, xmm2/m64 (RM) - move from xmm2/m64 to xmm1
                    oe = OE_RM;
                    vt = VT_64;
                    it = IT_MOVQ;
                    off += parseModRM(fp+off, vt, rex, segOv, RT_VV, &o2, &o1, 0);
                } else {
                    assert(0);
                }
                ii = addBinaryOp(r, a, (uint64_t)(fp + off),
                                 it, VT_Implicit, &o1, &o2);
                attachPassthrough(ii, ps, oe, SC_dstDyn, 0x0F, 0x7E, -1);
                break;

            case 0x7F:
                if (ps == PS_F3) {
                    // movdqu xmm2/m128,xmm1 (MR)
                    // - move unaligned double quadword from xmm1 to xmm2/m128.
                    vt = VT_128;
                    it = IT_MOVDQU;
                } else if (ps == PS_66) {
                    // movdqa xmm2/m128,xmm1 (MR)
                    // - move aligned double quadword from xmm1 to xmm2/m128.
                    vt = VT_128;
                    it = IT_MOVDQA;
                } else {
                    assert(0);
                }
                off += parseModRM(fp+off, vt, rex, segOv, RT_VV, &o1, &o2, 0);
                ii = addBinaryOp(r, a, (uint64_t)(fp + off),
                                 it, VT_Implicit, &o1, &o2);
                attachPassthrough(ii, ps, OE_MR, SC_None, opc, opc2, -1);
                break;

            case 0x80: // jo rel32
            case 0x81: // jno rel32
            case 0x82: // jc/jb/jnae rel32
            case 0x83: // jnc/jnb/jae rel32
            case 0x84: // jz/je rel32
            case 0x85: // jnz/jne rel32
            case 0x86: // jbe/jna rel32
            case 0x87: // ja/jnbe rel32
            case 0x88: // js rel32
            case 0x89: // jns rel32
            case 0x8A: // jp/jpe rel32
            case 0x8B: // jnp/jpo rel32
            case 0x8C: // jl/jnge rel32
            case 0x8D: // jge/jnl rel32
            case 0x8E: // jle/jng rel32
            case 0x8F: // jg/jnle rel32
                o1.type = OT_Imm64;
                o1.val = (uint64_t) (fp + off + 4 + *(int32_t*)(fp + off));
                off += 4;
                switch (opc2) {
                case 0x80: it = IT_JO; break;
                case 0x81: it = IT_JNO; break;
                case 0x82: it = IT_JC; break;
                case 0x83: it = IT_JNC; break;
                case 0x84: it = IT_JZ; break;
                case 0x85: it = IT_JNZ; break;
                case 0x86: it = IT_JBE; break;
                case 0x87: it = IT_JA; break;
                case 0x88: it = IT_JS; break;
                case 0x89: it = IT_JNS; break;
                case 0x8A: it = IT_JP; break;
                case 0x8B: it = IT_JNP; break;
                case 0x8C: it = IT_JL; break;
                case 0x8D: it = IT_JGE; break;
                case 0x8E: it = IT_JLE; break;
                case 0x8F: it = IT_JG; break;
                default: assert(0);
                }
                it = IT_JO + (opc2 & 0xf);
                ii = addUnaryOp(r, a, (uint64_t)(fp + off), it, &o1);
                ii->vtype = VT_Implicit; // jump address size is implicit
                exitLoop = true;
                break;

            case 0xB6:
                // movzbl r32/64,r/m8 (RM): move byte to (d)word, zero-extend
                vt = (rex & REX_MASK_W) ? VT_64 : VT_32;
                off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o2, &o1, 0);
                opOverwriteType(&o2, VT_8); // src, r/m8
                addBinaryOp(r, a, (uint64_t)(fp + off), IT_MOVZBL, vt, &o1, &o2);
                break;

            case 0xBC:
                // bsf r,r/m 32/64 (RM): bit scan forward
                vt = (rex & REX_MASK_W) ? VT_64 : VT_32;
                off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o2, &o1, 0);
                addBinaryOp(r, a, (uint64_t)(fp + off), IT_BSF, vt, &o1, &o2);
                break;

            case 0xD4:
                // paddq mm1, mm2/m64 (RM)
                // - add quadword integer mm2/m64 to mm1
                // paddq xmm1, xmm2/m64 (RM)
                // - add packed quadword xmm2/m128 to xmm1
                vt = has66 ? VT_128 : VT_64;
                off += parseModRM(fp+off, vt, rex, segOv, RT_VV, &o2, &o1, 0);
                ii = addBinaryOp(r, a, (uint64_t)(fp + off),
                                 IT_PADDQ, VT_Implicit, &o1, &o2);
                attachPassthrough(ii, ps, OE_RM, SC_None, opc, opc2, -1);
                break;

            case 0xD7:
                // pmovmskb r,mm 64/128 (RM): minimum of packed bytes
                vt = has66 ? VT_128 : VT_64;
                off += parseModRM(fp+off, vt, rex, segOv, RT_VG, &o2, &o1, 0);
                opOverwriteType(&o1, VT_32); // result always 32bit
                ii = addBinaryOp(r, a, (uint64_t)(fp + off),
                                 IT_PMOVMSKB, VT_32, &o1, &o2);
                attachPassthrough(ii, has66 ? PS_66:PS_None, OE_RM, SC_dstDyn,
                                  0x0F, 0xD7, -1);
                break;

            case 0xDA:
                // pminub mm,mm/m 64/128 (RM): minimum of packed bytes
                vt = has66 ? VT_128 : VT_64;
                off += parseModRM(fp+off, vt, rex, segOv, RT_VV, &o2, &o1, 0);
                ii = addBinaryOp(r, a, (uint64_t)(fp + off),
                                 IT_PMINUB, VT_Implicit, &o1, &o2);
                attachPassthrough(ii, has66 ? PS_66:PS_None, OE_RM, SC_None,
                                  0x0F, 0xDA, -1);
                break;


            case 0xEF:
                // pxor xmm1, xmm2/m 64/128 (RM)
                vt = has66 ? VT_128 : VT_64;
                off += parseModRM(fp+off, vt, rex, segOv, RT_VV, &o2, &o1, 0);
                ii = addBinaryOp(r, a, (uint64_t)(fp + off),
                                 IT_PXOR, VT_Implicit, &o1, &o2);
                attachPassthrough(ii, has66 ? PS_66:PS_None, OE_RM, SC_None,
                                  0x0F, 0xEF, -1);
                break;

            default:
                addSimple(r, a, (uint64_t)(fp + off), IT_Invalid);
                break;
            }
            break;

        case 0x10: // adc r/m8,r8 (MR, dst: r/m, src: r)
        case 0x11: // adc r/m,r 16/32/64 (MR, dst: r/m, src: r)
            if (opc == 0x10) vt = VT_8;
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o1, &o2, 0);
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_ADC, vt, &o1, &o2);
            break;

        case 0x12: // adc r8,r/m8 (RM, dst: r, src: r/m)
        case 0x13: // adc r,r/m 16/32/64 (RM, dst: r, src: r/m)
            if (opc == 0x12) vt = VT_8;
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o2, &o1, 0);
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_ADC, vt, &o1, &o2);
            break;

        case 0x14: // adc al,imm8
        case 0x15: // adc ax/eax/rax,imm16/32/64
            if (opc == 0x14) vt = VT_8;
            off += parseI(fp+off, vt, &o1);
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_ADC, vt,
                        getRegOp(vt, Reg_AX), &o1);
            break;

        case 0x19:
            // sbb r/m,r 16/32/64 (MR, dst: r/m, src: r)
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o1, &o2, 0);
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_SBB, vt, &o1, &o2);
            break;

        case 0x1B:
            // sbb r,r/m 16/32/64 (RM, dst: r, src: r/m)
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o2, &o1, 0);
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_SBB, vt, &o1, &o2);
            break;

        case 0x21:
            // and r/m,r 16/32/64 (MR, dst: r/m, src: r)
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o1, &o2, 0);
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_AND, vt, &o1, &o2);
            break;

        case 0x23:
            // and r,r/m 16/32/64 (RM, dst: r, src: r/m)
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o2, &o1, 0);
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_AND, vt, &o1, &o2);
            break;

        case 0x25:
            // and eax,imm32
            o1.type = OT_Imm32;
            o1.val = *(uint32_t*)(fp + off);
            off += 4;
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_AND, VT_32,
                        getRegOp(VT_32, Reg_AX), &o1);
            break;

        case 0x29:
            // sub r/m,r 16/32/64 (MR)
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o1, &o2, 0);
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_SUB, vt, &o1, &o2);
            break;

        case 0x2B:
            // sub r,r/m 16/32/64 (RM)
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o2, &o1, 0);
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_SUB, vt, &o1, &o2);
            break;

        case 0x31:
            // xor r/m,r 16/32/64 (MR, dst: r/m, src: r)
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o1, &o2, 0);
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_XOR, vt, &o1, &o2);
            break;

        case 0x33:
            // xor r,r/m 16/32/64 (RM, dst: r, src: r/m)
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o2, &o1, 0);
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_XOR, vt, &o1, &o2);
            break;

        case 0x39:
            // cmp r/m,r 16/32/64 (MR)
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o1, &o2, 0);
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_CMP, vt, &o1, &o2);
            break;

        case 0x3B:
            // cmp r,r/m 16/32/64 (RM)
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o2, &o1, 0);
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_CMP, vt, &o1, &o2);
            break;

        case 0x3D:
            // cmp eax,imm32
            o1.type = OT_Imm32;
            o1.val = *(uint32_t*)(fp + off);
            off += 4;
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_CMP, VT_32,
                        getRegOp(VT_32, Reg_AX), &o1);
            break;

        case 0x50: case 0x51: case 0x52: case 0x53:
        case 0x54: case 0x55: case 0x56: case 0x57:
            // push
            reg = Reg_AX + (opc - 0x50);
            vt = VT_64;
            if (hasRex && (rex & REX_MASK_B)) reg += 8;
            if (has66) vt = VT_16;
            addUnaryOp(r, a, (uint64_t)(fp + off),
                       IT_PUSH, getRegOp(vt, reg));
            break;

        case 0x58: case 0x59: case 0x5A: case 0x5B:
        case 0x5C: case 0x5D: case 0x5E: case 0x5F:
            // pop
            reg = Reg_AX + (opc - 0x58);
            vt = VT_64;
            if (hasRex && (rex & REX_MASK_B)) reg += 8;
            if (has66) vt = VT_16;
            addUnaryOp(r, a, (uint64_t)(fp + off),
                       IT_POP, getRegOp(vt, reg));
            break;

        case 0x63:
            // movsx r64,r/m32 (RM) mov with sign extension
            assert(rex & REX_MASK_W);
            off += parseModRM(fp+off, VT_None, rex, segOv, RT_GG, &o2, &o1, 0);
            // src is 32 bit
            switch(o2.type) {
            case OT_Reg64: o2.type = OT_Reg32; break;
            case OT_Ind64: o2.type = OT_Ind32; break;
            default: assert(0);
            }
            addBinaryOp(r, a, (uint64_t)(fp + off),
                        IT_MOVSX, VT_None, &o1, &o2);
            break;

        case 0x68:
            // push imm32
            o1.type = OT_Imm32;
            o1.val = *(uint32_t*)(fp + off);
            off += 4;
            addUnaryOp(r, a, (uint64_t)(fp + off), IT_PUSH, &o1);
            break;

        case 0x69:
            // imul r,r/m32/64,imm32 (RMI)
            off += parseModRM(fp+off, VT_None, rex, segOv, RT_GG, &o2, &o1, 0);
            o3.type = OT_Imm32;
            o3.val = *(uint32_t*)(fp + off);
            off += 4;
            addTernaryOp(r, a, (uint64_t)(fp + off), IT_IMUL, &o1, &o2, &o3);
            break;

        case 0x6A:
            // push imm8
            o1.type = OT_Imm8;
            o1.val = *(uint8_t*)(fp + off);
            off++;
            addUnaryOp(r, a, (uint64_t)(fp + off), IT_PUSH, &o1);
            break;

        case 0x6B:
            // imul r,r/m32/64,imm8 (RMI)
            off += parseModRM(fp+off, VT_None, rex, segOv, RT_GG, &o2, &o1, 0);
            o3.type = OT_Imm8;
            o3.val = *(uint8_t*)(fp + off);
            off += 1;
            addTernaryOp(r, a, (uint64_t)(fp + off), IT_IMUL, &o1, &o2, &o3);
            break;

        case 0x70: // jo rel8
        case 0x71: // jno rel8
        case 0x72: // jc/jb/jnae rel8
        case 0x73: // jnc/jnb/jae rel8
        case 0x74: // jz/je rel8
        case 0x75: // jnz/jne rel8
        case 0x76: // jbe/jna rel8
        case 0x77: // ja/jnbe rel8
        case 0x78: // js rel8
        case 0x79: // jns rel8
        case 0x7A: // jp/jpe rel8
        case 0x7B: // jnp/jpo rel8
        case 0x7C: // jl/jnge rel8
        case 0x7D: // jge/jnl rel8
        case 0x7E: // jle/jng rel8
        case 0x7F: // jg/jnle rel8
            o1.type = OT_Imm64;
            o1.val = (uint64_t) (fp + off + 1 + *(int8_t*)(fp + off));
            off += 1;
            switch (opc) {
            case 0x70: it = IT_JO; break;
            case 0x71: it = IT_JNO; break;
            case 0x72: it = IT_JC; break;
            case 0x73: it = IT_JNC; break;
            case 0x74: it = IT_JZ; break;
            case 0x75: it = IT_JNZ; break;
            case 0x76: it = IT_JBE; break;
            case 0x77: it = IT_JA; break;
            case 0x78: it = IT_JS; break;
            case 0x79: it = IT_JNS; break;
            case 0x7A: it = IT_JP; break;
            case 0x7B: it = IT_JNP; break;
            case 0x7C: it = IT_JL; break;
            case 0x7D: it = IT_JGE; break;
            case 0x7E: it = IT_JLE; break;
            case 0x7F: it = IT_JG; break;
            default: assert(0);
            }
            ii = addUnaryOp(r, a, (uint64_t)(fp + off), it, &o1);
            ii->vtype = VT_Implicit; // jump address size is implicit
            exitLoop = true;
            break;

        case 0x80:
            // add/or/... r/m and imm8
            vt = VT_8;
            off += parseModRM(fp + off, vt, rex, segOv, RT_GG, &o1, 0, &digit);
            switch(digit) {
            case 0: it = IT_ADD; break; // 80/0: add r/m8,imm8
            case 1: it = IT_OR;  break; // 80/1: or  r/m8,imm8
            case 2: it = IT_ADC; break; // 80/2: adc r/m8,imm8
            case 3: it = IT_SBB; break; // 80/3: sbb r/m8,imm8
            case 4: it = IT_AND; break; // 80/4: and r/m8,imm8
            case 5: it = IT_SUB; break; // 80/5: sub r/m8,imm8
            case 6: it = IT_XOR; break; // 80/6: xor r/m8,imm8
            case 7: it = IT_CMP; break; // 80/7: cmp r/m8,imm8
            default: assert(0);
            }
            off += parseI(fp + off, vt, &o2);
            addBinaryOp(r, a, (uint64_t)(fp + off), it, vt, &o1, &o2);
            break;

        case 0x81:
            // default value type 16/32/64, imm16 (for 16), imm32 (for 32/64)
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o1, 0, &digit);
            switch(digit) {
            case 0: it = IT_ADD; break; // 81/0: add r/m 16/32/64, imm16/32
            case 1: it = IT_OR;  break; // 81/1: or  r/m 16/32/64, imm16/32
            case 2: it = IT_ADC; break; // 81/2: adc r/m 16/32/64, imm16/32
            case 3: it = IT_SBB; break; // 81/3: sbb r/m 16/32/64, imm16/32
            case 4: it = IT_AND; break; // 81/4: and r/m 16/32/64, imm16/32
            case 5: it = IT_SUB; break; // 81/5: sub r/m 16/32/64, imm16/32
            case 6: it = IT_XOR; break; // 81/6: xor r/m 16/32/64, imm16/32
            case 7: it = IT_CMP; break; // 81/7: cmp r/m 16/32/64, imm16/32
            default: assert(0);
            }
            off += parseI(fp + off, vt, &o2);
            addBinaryOp(r, a, (uint64_t)(fp + off), it, vt, &o1, &o2);
            break;

        case 0x83:
            vt = (rex & REX_MASK_W) ? VT_64 : VT_32;
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o1, 0, &digit);
            // add/or/... r/m and sign-extended imm8
            switch(digit) {
            case 0: it = IT_ADD; break; // 83/0: add r/m 32/64, imm8
            case 1: it = IT_OR;  break; // 83/1: or  r/m 32/64, imm8
            case 2: it = IT_ADC; break; // 83/2: adc r/m 32/64, imm8
            case 3: it = IT_SBB; break; // 83/3: sbb r/m 32/64, imm8
            case 4: it = IT_AND; break; // 83/4: and r/m 32/64, imm8
            case 5: it = IT_SUB; break; // 83/5: sub r/m 32/64, imm8
            case 6: it = IT_XOR; break; // 83/6: xor r/m 32/64, imm8
            case 7: it = IT_CMP; break; // 83/7: cmp r/m 32/64, imm8
            default: assert(0);
            }
            off += parseI(fp + off, VT_8, &o2);
            addBinaryOp(r, a, (uint64_t)(fp + off), it, vt, &o1, &o2);
            break;

        case 0x84:
            // test r/m,r 8 (MR) - AND r8 with r/m8; set SF, ZF, PF
            // FIXME: We do not assert on use of AH/BH/CH/DH (not supported)
            off += parseModRM(fp+off, VT_None, rex, segOv, RT_GG, &o1, &o2, 0);
            opOverwriteType(&o1, VT_8);
            opOverwriteType(&o2, VT_8);
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_TEST, VT_None, &o1, &o2);
            break;

        case 0x85:
            // test r/m,r 16/32/64 (dst: r/m, src: r)
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o1, &o2, 0);
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_TEST, vt, &o1, &o2);
            break;

        case 0x89:
            // mov r/m,r 16/32/64 (dst: r/m, src: r)
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o1, &o2, 0);
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_MOV, vt, &o1, &o2);
            break;

        case 0x8B:
            // mov r,r/m 16/32/64 (dst: r, src: r/m)
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o2, &o1, 0);
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_MOV, vt, &o1, &o2);
            break;

        case 0x8D:
            // lea r32/64,m
            off += parseModRM(fp+off, VT_None, rex, segOv, RT_GG, &o2, &o1, 0);
            assert(opIsInd(&o2)); // TODO: bad code error
            addBinaryOp(r, a, (uint64_t)(fp + off),
                        IT_LEA, VT_None, &o1, &o2);
            break;

        case 0x90:
            // nop
            addSimple(r, a, (uint64_t)(fp + off), IT_NOP);
            break;

        case 0x98:
            // cltq (Intel: cdqe - sign-extend eax to rax)
            addSimpleVType(r, a, (uint64_t)(fp + off), IT_CLTQ,
                           hasRex && (rex & REX_MASK_W) ? VT_64 : VT_32);
            break;

        case 0x99:
            // cqto (Intel: cqo - sign-extend rax to rdx/rax, eax to edx/eax)
            addSimpleVType(r, a, (uint64_t)(fp + off), IT_CQTO,
                           hasRex && (rex & REX_MASK_W) ? VT_128 : VT_64);
            break;

        case 0xB8: case 0xB9: case 0xBA: case 0xBB:
        case 0xBC: case 0xBD: case 0xBE: case 0xBF:
            // MOV r32/64,imm32/64
            o1.reg = Reg_AX + (opc - 0xB8);
            if (rex & REX_MASK_B) o1.reg += 8;
            if (rex & REX_MASK_W) {
                vt = VT_64;
                o1.type = OT_Reg64;
                o2.type = OT_Imm64;
                o2.val = *(uint64_t*)(fp + off);
                off += 8;
            }
            else {
                vt = VT_32;
                o1.type = OT_Reg32;
                o2.type = OT_Imm32;
                o2.val = *(uint32_t*)(fp + off);
                off += 4;
            }
            addBinaryOp(r, a, (uint64_t)(fp + off), IT_MOV, vt, &o1, &o2);
            break;

        case 0xC1:
            off += parseModRM(fp+off, VT_None, rex, segOv, RT_GG, &o1, 0, &digit);
            switch(digit) {
            case 4:
                // shl r/m 32/64,imm8 (MI) (= sal)
                o2.type = OT_Imm8;
                o2.val = *(uint8_t*)(fp + off);
                off += 1;
                addBinaryOp(r, a, (uint64_t)(fp + off),
                            IT_SHL, VT_None, &o1, &o2);
                break;

            case 5:
                // shr r/m 32/64,imm8 (MI)
                o2.type = OT_Imm8;
                o2.val = *(uint8_t*)(fp + off);
                off += 1;
                addBinaryOp(r, a, (uint64_t)(fp + off),
                            IT_SHR, VT_None, &o1, &o2);
                break;

            case 7:
                // sar r/m 32/64,imm8 (MI)
                o2.type = OT_Imm8;
                o2.val = *(uint8_t*)(fp + off);
                off += 1;
                addBinaryOp(r, a, (uint64_t)(fp + off),
                            IT_SAR, VT_None, &o1, &o2);
                break;


            default:
                addSimple(r, a, (uint64_t)(fp + off), IT_Invalid);
                break;
            }
            break;

        case 0xC3:
            // ret
            addSimple(r, a, (uint64_t)(fp + off), IT_RET);
            exitLoop = true;
            break;

        case 0xC7:
            off += parseModRM(fp+off, VT_None, rex, segOv, RT_GG, &o1, 0, &digit);
            switch(digit) {
            case 0:
                // mov r/m 32/64, imm32
                vt = (rex & REX_MASK_W) ? VT_64 : VT_32;
                o2.type = OT_Imm32;
                o2.val = *(uint32_t*)(fp + off);
                off += 4;
                addBinaryOp(r, a, (uint64_t)(fp + off), IT_MOV, vt, &o1, &o2);
                break;

            default:
                addSimple(r, a, (uint64_t)(fp + off), IT_Invalid);
                break;
            }
            break;

        case 0xC9:
            // leave ( = mov rbp,rsp + pop rbp)
            addSimple(r, a, (uint64_t)(fp + off), IT_LEAVE);
            break;

        case 0xE8:
            // call rel32
            o1.type = OT_Imm64;
            o1.val = (uint64_t) (fp + off + 4 + *(int32_t*)(fp + off));
            off += 4;
            addUnaryOp(r, a, (uint64_t)(fp + off), IT_CALL, &o1);
            exitLoop = true;
            break;

        case 0xE9:
            // jmp rel32: relative, displacement relative to next instruction
            o1.type = OT_Imm64;
            o1.val = (uint64_t) (fp + off + 4 + *(int32_t*)(fp + off));
            off += 4;
            addUnaryOp(r, a, (uint64_t)(fp + off), IT_JMP, &o1);
            exitLoop = true;
            break;

        case 0xEB:
            // jmp rel8: relative, displacement relative to next instruction
            o1.type = OT_Imm64;
            o1.val = (uint64_t) (fp + off + 1 + *(int8_t*)(fp + off));
            off += 1;
            addUnaryOp(r, a, (uint64_t)(fp + off), IT_JMP, &o1);
            exitLoop = true;
            break;

        case 0xF7:
            off += parseModRM(fp+off, vt, rex, segOv, RT_GG, &o1, 0, &digit);
            switch(digit) {
            case 2:
                // not r/m 16/32/64
                addUnaryOp(r, a, (uint64_t)(fp + off), IT_NOT, &o1);
                break;
            case 3:
                // neg r/m 16/32/64
                addUnaryOp(r, a, (uint64_t)(fp + off), IT_NEG, &o1);
                break;
            case 4:
                // mul r/m 16/32/64 (unsigned multiplication ax/eax/rax by r/m)
                addUnaryOp(r, a, (uint64_t)(fp + off), IT_MUL, &o1);
                break;
            case 5:
                // imul r/m 16/32/64 (signed multiplication ax/eax/rax by r/m)
                addUnaryOp(r, a, (uint64_t)(fp + off), IT_IMUL, &o1);
                break;
            case 6:
                // div r/m 16/32/64 (unsigned divide dx:ax/edx:eax/rdx:rax by r/m)
                addUnaryOp(r, a, (uint64_t)(fp + off), IT_DIV, &o1);
                break;
            case 7:
                // idiv r/m 16/32/64 (signed divide dx:ax/edx:eax/rdx:rax by r/m)
                addUnaryOp(r, a, (uint64_t)(fp + off), IT_IDIV1, &o1);
                break;
            default:
                addSimple(r, a, (uint64_t)(fp + off), IT_Invalid);
                break;
            }
            break;

        case 0xFF:
            off += parseModRM(fp+off, VT_None, rex, segOv, RT_GG, &o1, 0, &digit);
            switch(digit) {
            case 0:
                // inc r/m 32/64
                addUnaryOp(r, a, (uint64_t)(fp + off), IT_INC, &o1);
                break;

            case 1:
                // dec r/m 32/64
                addUnaryOp(r, a, (uint64_t)(fp + off), IT_DEC, &o1);
                break;

            case 2:
                // call r/m64
                addUnaryOp(r, a, (uint64_t)(fp + off), IT_CALL, &o1);
                exitLoop = true;
                break;

            case 4:
                // jmp* r/m64: absolute indirect
                assert(rex == 0);
                opOverwriteType(&o1, VT_64);
                addUnaryOp(r, a, (uint64_t)(fp + off), IT_JMPI, &o1);
                exitLoop = true;
                break;

            default:
                addSimple(r, a, (uint64_t)(fp + off), IT_Invalid);
                break;
            }
            break;

        default:
            addSimple(r, a, (uint64_t)(fp + off), IT_Invalid);
            break;
        }
        hasRex = false;
        rex = 0;
        segOv = OSO_None;
        has66 = false;
        ps = PS_None;
    }

    assert(dbb->addr == dbb->instr->addr);
    dbb->count = r->decInstrCount - old_icount;
    dbb->size = off;

    if (r->showDecoding)
        dbrew_print_decoded(dbb);

    return dbb;
}

