<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Demo AXI Memory Design Example</title>

    <link rel="stylesheet" href="/css/dk_ipus_improve_network_latency_in_microservices_based_applications.css">
    <link rel="stylesheet" href="/css/rushita_automotive.css">

    <!-- header footer -->
    <link rel="stylesheet" href='/css/yatri.css'>

    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet"
        integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js"
        integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM"
        crossorigin="anonymous"></script>
    <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" rel="stylesheet">
</head>
<style>
    nav{
        position: relative !important;
    }
    .mv_pre {
        padding-left: 0rem !important;
    }
    .mv_pre {
    padding-top: 0.5625rem !important;
    }
    .dk_caption{
        padding: 20px 15px;
        background-color: #4C4C4C;
        color: #fff;
    }
</style> 

<body>

    <!-- header -->
    <div id="navbar"></div>

<!-- --------------------------------------------------------------------- -->
    <!-- <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                    <li><a href="">FPGA Product Support</a></li>
                    <li><a href="">FPGA Design Examples</a></li>
                    <li><a href="">FPGA Design Examples</a></li>
                </ol>
            </div>
        </nav>
    </section> -->

    <section class="m_ai_tdrop">
        <div>
            <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                Altera® FPGAs and Programmable Devices
            </button>
            <ul class="dropdown-menu">
                <li><a class="dropdown-item m_dropActive" href="#">FPGA Products</a></li>
                <li><a class="dropdown-item m_dropActive" href="/Product/B8_FPGA_CPLD.html">FPGA Devices</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quartus_development_software_tools_quartus_prime_design_software_overview.html">FPGA Software</a></li>
                <li><a class="dropdown-item m_dropActive" href="/Product/B11_intel_intellectual.html">FPGA IP</a></li>
                <li><a class="dropdown-item m_dropActive" href="/Product/B12_intel_fpga_develop.html">FPGA DEVKITs</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">FPGA Product Support</a></li>
            </ul>
        </div>


        <div class="m_ai_shlash">/</div>
        <div>
            <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                FPGA Product Support
            </button>
            <ul class="dropdown-menu">
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support_FPGA_developer_center.html">FPGA Developer Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">FPGA Documentation</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/device_and_product_support_collections.html">Devices and Product collections</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/FPGAs_programmable_devices_support_training.html">FPGA Technical Training</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/design_examples.html">FPGA Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quartus_development_software_tools_licensing.html">FPGA Licensing Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">FPGA Downloads</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">FPGA Knowledge Base</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">FPGA Support Resources</a></li>
            </ul>
        </div>

        <div class="m_ai_shlash">/</div>

        <div>
            <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                FPGA Design Examples
            </button>
            <ul class="dropdown-menu">
                <li><a class="dropdown-item m_dropActive" href="">FPGA Design Store</a></li>
                <li><a class="dropdown-item m_dropActive" href="">FPGA Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">RocketBoards.org</a></li>
            </ul>
        </div>

        <div class="m_ai_shlash">/</div>

        <div>
            <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                FPGA Design Examples
            </button>
            <ul class="dropdown-menu">
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Video_and_Image_Processing.html">Video and Image Processing</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Drive-on-a-Chip Multi-Axis Motor Control</a></li>
                <li><a class="dropdown-item m_dropActive" href="">FPGA Design Security Solution</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Timing Analyzer Clock Analysis</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus II Tcl Example: Elaborate Timegroups Nodes</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Example: Ver. No. VHDL Reg. Bank</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Example: Automatic Version Number</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Version Number in Verilog Register Bank</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Get Subversion Revision Number</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Top-Level Instance Names Matching Wildcard Pattern</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus II Tcl Example: Increment Ver. No. in File</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Example: Date Time Stamp</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Export Report Data to CSV File</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl - Arbitrary Paths Timing Reporting</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Platform Designer (Formerly Qsys) Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Example: Opening Projects</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Example: Non-Default Global Assign</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Example: Find a Timing Node</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Timing Analyzer Example: Multicycle Exceptions</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Simplify Design Reuse with Dynamic SDC Constraints</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Timing Analyzer Report Multi Operating Conditions</a></li>
                <li><a class="dropdown-item m_dropActive" href="">MicroC/OS-II RTOS with the Nios® II Processor</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Timing Analyzer: Constraining Generated Clocks</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Timing Analyzer: Failing Clocks Summary Report</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Timing Analyzer Instance and Entity in Scripts</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Constrain Edge-Aligned Source-Synchronous Output</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Constrain Edge-Aligned Source-Synchronous Input</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Get Clocks Feeding a Pin</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Timing Analyzer Clock Multiplexer Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Constrain Center-Aligned Source-Synchronous Output</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Constraining a Center-Aligned Source-Synchronous Input</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Platform Designer Tutorial Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Example: Report Levels of Logic</a></li>
                <li><a class="dropdown-item m_dropActive" href="">BFM Simulation HPS AXI* Bridge Interface</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">Demo AXI Memory Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Alternative Nios® II Boot Methods</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Report Levels of Logic</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Example: Date and Time Formatting</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Example: Custom Report Panels</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Automatically Archiving Projects</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Example: Make All Pins Virtual</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Tri-State Buses</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Video Downscaling Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Creating a Hierarchical Design</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Converting a Hexadecimal Value</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Unsigned Multiply-Adder</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Unsigned Multiplier with Registered I/O</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: True Dual-Port RAM with a Single Clock</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL Templates for State Machines</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Single-Port ROM</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Single-Port RAM</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Single Clock Synchronous RAM</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Signed Multiplier-Accumulator</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Signed Multiplier</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL Implementing Functions</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL Template for Inferring DSP Blocks</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Gray Counter</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Dual-Port ROM</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Dual Clock Synchronous RAM</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Counter with Synchronous Reset</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Binary Adder Tree</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Adder/Subtractor</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: 8 x 64 Shift Register with Taps</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: 1x64 Shift Register</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Unsigned Multiplier-Accumulator</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Unsigned Multiplier</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL True Dual-Port RAM with Single Clock</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Tri-State Instantiation</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Ternary Adder Tree</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL Templates for State Machines</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Synchronous State Machine</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Single-Port RAM</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Single Clock Synchronous RAM</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Signed Multiplier-Adder</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Signed Multiplier with Registered I/O</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL Parameter RAM with Separate Input & Output Ports</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL High-Speed Differential I/O Capability</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Creating a Hierarchical Design</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL Template for Inferring DSP Blocks</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Gray Counter</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog: FFT with 32K-Point Transform Length</a></li>
                <li><a class="dropdown-item m_dropActive" href="">POS-PHY Level 4 (SPI-4.2) External PLL Sharing</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Dual Clock Synchronous RAM</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Counter with Asynchronous Reset</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Parameterized Counter</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Binary Adder Tree</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Bidirectional Pin</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Behavioral Counter</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Adder/Subtractor</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: 8x64 Shift Register with Taps</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Customized 4-Port Crosspoint Switch</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: 1x64 Shift Register</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: 16x16 Crosspoint Switch</a></li>
                <li><a class="dropdown-item m_dropActive" href="">OpenCL™ Vector Addition Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Counter</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Bidirectional Bus</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Time-Domain Finite Impulse Response (FIR) Filter</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Sobel Filter Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Sobel Filter Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">SignalTap* II State-Based Triggering Flow</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Shared Memory Partition Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Single-Port Triple-Speed Ethernet On-Board PHY Chip Reference Design</a></li>
                <li><a class="dropdown-item m_dropActive" href="">PCI* Express Avalon®-MM High-Performance DMA</a></li>
                <li><a class="dropdown-item m_dropActive" href="">10-Gbps Ethernet Hardware Demonstration</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Optical Flow Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">OPRA FAST Parser Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">On-Chip Debugging Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">MAX® II Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Multithread Vector Operation Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Multifunction Printer Error Diffusion</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Matrix Multiplication Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">OpenCL™ Library</a></li>
                <li><a class="dropdown-item m_dropActive" href="">JPEG Decoder for OpenCL™</a></li>
                <li><a class="dropdown-item m_dropActive" href="">DSP Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Hello World Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Gzip Compression OpenCL™ Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">FPGA-to-HPS Bridges Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">OpenCL™ Mandelbrot Fractal Algorithm</a></li>
                <li><a class="dropdown-item m_dropActive" href="">OpenCL™ Host Pipe Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">OpenCL™ 2D Fast Fourier Transform Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">OpenCL™ Fast Fourier Transform FFT (1D) Off-Chip</a></li>
                <li><a class="dropdown-item m_dropActive" href="">OpenCL™ Fast Fourier Transform FFT (1D)</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Finite Difference Computation (3D) Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Using NicheStack TCP/IP Stack – Nios® II Edition</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Triple Speed Ethernet Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Constrain RGMII Interface of Triple Speed Ethernet</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Nios® II Processor with Tightly Coupled Memory</a></li>
                <li><a class="dropdown-item m_dropActive" href="">SPI Agent to Avalon® Host Bridge</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Nios® II Ethernet Standard Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Nios® II Processor with Memory Management Unit</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Web Server Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">MicroC/OS-II Mutex Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">MAX® II and MAX CPLD Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Serial Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Ethernet Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Embedded Processors Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">TSE: Instantiate TSE with External ALTGX / ALTLVDS</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Map HPS IP Peripheral Signals to FPGA Interface</a></li>
                <li><a class="dropdown-item m_dropActive" href="">HiSPi Imager Connectivity Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Network Time Protocol Client Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Fast Nios® II Hardware Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Nios® II Ethernet Acceleration Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Designing Digital down Conversion Systems Using CIC and FIR Filters</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Application Selector Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Debugging with System Console Over TCP/IP</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Avalon® Component Interfaces Supported in the Component Editor Version 7.2 and Later</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Examples of Changes to Typical Avalon® Interfaces for the Component Editor Version 7.2 and Later</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Document Filtering Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Channelizer Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">OpenCL™ Implement Asian Options Pricing Algorithm</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Design Entry Tool Examples</a></li>
            </ul>
        </div>

        <div class="m_ai_shlash">/</div>
        <div class="m_ai_httl">Demo AXI Memory Design Example</div>

    </section>
<!-- --------------------------------------------------------------------- -->

    <!-- Optimize Fine-Tuning and Deployment of LLMs on an AI PC -->
    <section>
        <div class="mv_intel_amx_bg_color" style="padding: 3rem 0rem; background-color: #548FAD;">
            <div class="container">
                <div class="row mv_intel_amx_content">
                    <div class="col-md-9 mv_intel_amx_item">
                        <div class="mv_intel_amx">
                            <h3 style="font-weight: 300;">Demo AXI Memory Design Example</h3>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <section class="container py-5">
        <div class="row">
            <div class="d-flex justify-content-end col-xl-10 py-3 d-md-none">
                <i class="fa-solid fa-print fs-4 px-2 " style="color:#0068B5"></i>
                <i class="fa-regular fa-envelope fs-4 px-2" style="color:#0068B5"></i>
            </div>
            <div class="col-lg-3 col-md-4">
                <!-- nav -->
                <div class="VK_client_app_navigation VK_ai_navigation">
                    <div class="justify-content-center align-items-center overflow-hidden flex-nowrap mb-4">
                        <ul class="VK_ai_nav_bar list-unstyled m-0">
                            <li>
                                <a href="#dk_using_design" class="text-dark text-decoration-none d-block">
                                    Using This Design Example
                                 </a>
                            </li>
                            <li>
                                <a href="#dk_design_details" class="text-dark text-decoration-none d-block VK_ai_nav_link">
                                    Design Details
                                </a>
                            </li>
                            <li>
                                <a href="#dk_qsya_parameter" class="text-dark text-decoration-none d-block VK_ai_nav_link">
                                    Qsys Parameter Editor
                                </a>
                            </li>
                        </ul>
                    </div>
                </div>
                <div class="dk_things_code_main">
                    <p class="mb-0" style="padding-top: .25rem; padding-bottom: .625rem; font-weight: 700;">Recommended for:</p>
                    <ul style="padding-left: 1rem;">
                        <li><p class="mb-0">Device: Unknown</p></li>
                        <li><p class="mb-0">Quartus®: v13.0</p></li> 
                    </ul>
                </div>
                <div class="dk_things_code_main">
                    <div class="dk_things_code" style="padding: 1.25rem 1rem .5rem 1rem !important;">
                        
                    </div>
                </div>
            </div>
            <div class="col-lg-9 col-md-8">
                <div class="d-md-flex justify-content-end col-xl-10 py-3 d-none">
                    <!-- <i class="fa-regular fa-file-lines fs-4 px-2" style="color:#0068B5"></i> -->
                    <i class="fa-solid fa-print fs-4 px-2 " style="color:#0068B5"></i>
                    <i class="fa-regular fa-envelope fs-4 px-2" style="color:#0068B5"></i>
                </div>
                <div class="col-xl-10">
                    <p>&nbsp;</p>
                    <div style="font-size: 1.25rem;">
                        <p>This design example demonstrates an AMBA* AXI*-3 slave interface on a simple Verilog custom memory component for Qsys systems. You can use this example as a basis for your own custom AXI slave interfaces. The component also includes an optional Avalon® Streaming (Avalon-ST) interface and Avalon® Memory-Mapped (Avalon-MM) interface, demonstrating how multiple interface standards can be used in one component.</p>
                        <p>The <a class="b_special_a1" href="">Quartus® II Handbook</a> uses this example to illustrate the process of packaging an intellectual property (IP) component with the Component Editor and custom hardware Tcl commands. You can use the HDL files in this example to help you learn how to use the Component Editor to create your own simple hardware Tcl <strong>(_hw.tcl)</strong> file, as described in the <a class="b_special_a1" href="">Creating Qsys Components (PDF)</a> chapter. You can also refer to the included <strong>_hw.tcl</strong> file to see advanced uses of hardware Tcl commands, including derived parameters, a validation callback, and an elaboration callback to customize the parameterization UI in Qsys and present interfaces as optional. For details on hardware Tcl commands, refer to the <a class="b_special_a1" href="">Component Interface Tcl Reference (PDF)</a> chapter.</p>
                        <p>For more information on using Qsys to create a system that includes custom components, refer to the <a class="b_special_a1" href="">Creating a System with Qsys (PDF)</a> chapter in the Quartus&nbsp;II Handbook.</p>
                    </div>

                    <section id="dk_using_design">
                        <p>&nbsp;</p>
                        <h3 class="mb-3" style="font-weight: 380;">Using This Design Example</h3>
                        <div style="font-size: 1.25rem;">
                            <p>Download the file <a class="b_special_a1" href="">demo_axi3_memory.zip</a> and extract the contents. This design example requires the Altera® Complete Design Suite (ACDS) v13.0 or later.</p>
                            <p class="mb-0">The ZIP file includes the following IP component files in the <strong>/ip</strong> subdirectory:</p>
                            <ul>
                                <li>
                                <p>The design files <strong>demo_axi_memory.sv</strong> and <strong>single_clock_ram.sv</strong></p>
                                </li>
                                <li>The custom hardware Tcl file <strong>demo_axi_memory_hw.tcl</strong> to package the component for Qsys</li>
                                <li>A SystemVerilog package file used to generate messages in simulation output, <strong>/verification_lib/verbosity_pkg.sv</strong> (which can also be found in the Quartus&nbsp;II software installation directory as <strong>/ip/altera/sopc_builder_ip/verification/lib/verbosity_pkg.sv)</strong></li>
                            </ul>
                            <p>&nbsp;</p>
                            <p>To use this component in your own Qsys system, copy the <strong>/ip</strong> subdirectory from the extracted ZIP file to your Quartus&nbsp;II project directory. When you create or open a Qsys system in the project, Qsys detects the IP component in the <strong>/ip</strong> subdirectory and adds the component to the list in the <strong>Project</strong> section of the <strong>Library</strong>, under the category <strong>Memories and Memory Controllers/On-Chip</strong>.</p>
                            <p class="mb-0">The ZIP file also contains the following files to simulate the standalone component, in the <strong>/ip/simulation</strong> subdirectory:</p>
                            <ul>
                                <li>A testbench file <strong>tb_mem.sv</strong></li>
                                <li>A script <strong>run_sim.tcl</strong> to perform a simulation in Mentor Graphics® ModelSim* with <strong>mem.do</strong> file to display waveforms showing the component operation</li>
                            </ul>
                            <p>To run a simulation in ModelSim, set your working directory to the <strong>/ip/simulation</strong> subdirectory from the extracted ZIP file. Type source run_sim.tcl.</p>
                            <p class="mb-0">In addition, the ZIP file contains the following Quartus&nbsp;II software files:</p>
                            <ul>
                                <li>A simple test Qsys system <strong>test.qsys</strong> to illustrate instantiation of the component in a Qsys system</li>
                                <li>A dummy Quartus&nbsp;II software project file so that you can optionally generate and compile the test Qsys system: <strong>test.qpf, test.qsf, test.sdc</strong></li>
                            </ul>
                            <p>To view the component instantiated as part of the test Qsys system, open the <strong>test.qpf</strong> project file in the Quartus&nbsp;II software, and open the <strong>test.qsys</strong> file in Qsys. Double-click on the component in the <strong>Name</strong> or <strong>Description</strong> column of the <strong>System Contents</strong> tab (or right-click on the component and choose <strong>Edit</strong>) to view the parameter editor.</p>
                            <p>The use of this design is governed by, and subject to, the terms and conditions of the <a class="b_special_a1" href="">Intel® Design Example License Agreement</a>.</p>
                        </div>
                    </section>

                    <section id="dk_design_details">
                        <p>&nbsp;</p>
                        <h3 style="font-weight: 380;">Design Details</h3>
                        <div style="font-size: 1.25rem;">
                            <p>The example Qsys component includes the following interfaces:</p>
                            <p><strong>AXI-3 Slave Interface</strong></p>
                            <p>The AXI slave interface is a memory-mapped interface to an on-chip memory block. This interface is intended to be controlled by an AXI or Avalon-MM master interface, which can write to and read from the memory block. Parameters specify the AXI ID signal widths, the slave address width, and the data width.</p>
                            <p><strong>Avalon-ST Interface</strong></p>
                            <p>When you instantiate this component in Qsys, you can choose to enable or disable the optional Avalon-ST source interface. This interface was inspired by telephony applications, in which tones (DTMF, busy, dial tone, ringback, etc.) are all stored as repeating streams of bytes that can be switched as needed to a particular port. The Avalon-ST port provides one such stream, which is defined by a start address, a stop address, and the data stored in the RAM between those two addresses, inclusively. The words are output in order from the start address to the stop address; each word outputs MSB first. This demo version assumes the stop address to be larger than the start address.</p>
                            <p>For example, consider the following memory contents:<br>
                                start address: <span class="code-simple">0xbeef_0742</span><br>
                                <span class="code-simple">0xdace_32f7</span><br>
                                stop address: <span class="code-simple">0xb0de_13ef</span><br>
                                The resulting byte stream would be: <span class="code-simple">be-ef-07-42-da-ce-32-f7-b0-de-13-ef-be-ef-07</span> …</p>
                            <p><strong>Avalon-MM CSR Interface</strong></p>
                            <p>The Avalon-MM interface is a simple control and status register (CSR) interface, to control the streaming port described above. This interface is required only when the Avalon-ST interface is enabled, and is disabled when the Avalon-ST interface is disabled. Parameters specify the Avalon® slave address width and data width.</p>
                            <p>The control registers lie in an address range separate from the address range of the memory, and their base address may be assigned anywhere convenient in the system memory map. The following table lists the purpose for each control register:</p>
                            <p>&nbsp;</p>
                            <table class="mv_product_table w-100 mb-4">
                                <thead>
                                    <tr>
                                        <th><p><b>(Word) Address</b></p></th>
                                        <th><p><b>Description</b></p></th>
                                    </tr>
                                </thead>
                                <tbody>
                                    <tr class="data" data-category-id="">
                                        <td width="230" valign="top"><p>Base_addr + 2</p></td>
                                        <td width="307" valign="top"><p>Run [0]</p></td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td width="230" valign="top"><p>Base_addr + 1</p></td>
                                        <td width="307" valign="top"><p>Stop address [AV_DATA_W-1:0]</p></td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td width="230" valign="top"><p>Base_addr + 0</p></td>
                                        <td width="307" valign="top"><p>Start address [AV_DATA_W-1:0]</p></td>
                                    </tr>
                                </tbody>
                            </table>
                        </div>
                    </section>

                    <section id="dk_qsya_parameter">
                        <h3 style="font-weight: 380;">Qsys Parameter Editor</h3>
                        <p style="font-size: 1.25rem;">The following screenshot shows the parameter editor UI for the Demo AXI Memory component in Qsys.</p>
                        <div style="padding: 3rem 0rem;">
                            <img class="w-100" src="/img/darshit_image/demo-axi-memory-parameter-editor-1_1920-1080.webp" alt="">
                        </div>
                    </section>

                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-- footer -->
    <div id="footer"></div>

    <!-- script header and footer -->
    <script>
        // navbar include  
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
            const nav = document.querySelector('.VK_client_app_navigation');
            const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
            const sections = document.querySelectorAll('section[id]');
            let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    console.log(sectionTop);
                    console.log(sectionHeight);
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');

                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

    <!-- copy script -->
    <script>
        document.addEventListener("DOMContentLoaded", () => {
            document.querySelectorAll(".mv_copy_icon").forEach((icon) => {
                icon.addEventListener("click", async function () {
                    try {
                        const toolbar = this.closest(".mv_code_toolbar");
                        const codeBlock = toolbar.querySelector(".code-content");
                        const codeContent = codeBlock.innerText;

                        // Use Clipboard API to copy text
                        await navigator.clipboard.writeText(codeContent);

                        // Hide the copy icon and show the "Copied!" message
                        const message = toolbar.querySelector(".mv_copy_message");
                        this.classList.add("hidden"); // Hide the copy icon
                        message.classList.remove("hidden"); // Show the "Copied!" message

                        // Hide the message and show the icon again after 2 seconds
                        setTimeout(() => {
                            message.classList.add("hidden");
                            this.classList.remove("hidden");
                        }, 2000); // Adjust delay as needed

                    } catch (err) {
                        console.error('Failed to copy text: ', err);
                    }
                });
            });
        });
    </script>

</body>

</html>
