

================================================================
== Vitis HLS Report for 'fft1D_512'
================================================================
* Date:           Thu Aug  7 01:56:22 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.558 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15694|    15694|  0.126 ms|  0.126 ms|  15695|  15695|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop1   |     5568|     5568|        87|          -|          -|    64|        no|
        |- loop2   |      320|      320|         5|          -|          -|    64|        no|
        |- loop3   |      320|      320|         5|          -|          -|    64|        no|
        |- loop4   |      320|      320|         5|          -|          -|    64|        no|
        |- loop5   |      320|      320|         5|          -|          -|    64|        no|
        |- loop6   |     5568|     5568|        87|          -|          -|    64|        no|
        |- loop7   |      320|      320|         5|          -|          -|    64|        no|
        |- loop8   |      320|      320|         5|          -|          -|    64|        no|
        |- loop9   |      320|      320|         5|          -|          -|    64|        no|
        |- loop10  |      320|      320|         5|          -|          -|    64|        no|
        |- loop11  |     1984|     1984|        31|          -|          -|    64|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 149
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 39 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 2 
39 --> 40 44 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 39 
44 --> 45 49 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 44 
49 --> 50 54 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 49 
54 --> 55 59 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 54 
59 --> 60 96 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 59 
96 --> 97 101 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 96 
101 --> 102 106 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 101 
106 --> 107 111 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 106 
111 --> 112 116 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 111 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 119 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tid = alloca i32 1" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 150 'alloca' 'tid' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_6" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/transposed_fft.tcl:12]   --->   Operation 151 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%spectopmodule_ln114 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [data/benchmarks/transposed_fft/transposed_fft.c:114]   --->   Operation 152 'spectopmodule' 'spectopmodule_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %work_x, void @empty_8, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %work_x"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %work_y, void @empty_8, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %work_y"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%DATA_x = alloca i64 1" [data/benchmarks/transposed_fft/transposed_fft.c:117]   --->   Operation 157 'alloca' 'DATA_x' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%DATA_y = alloca i64 1" [data/benchmarks/transposed_fft/transposed_fft.c:118]   --->   Operation 158 'alloca' 'DATA_y' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%data_x = alloca i64 1" [data/benchmarks/transposed_fft/transposed_fft.c:120]   --->   Operation 159 'alloca' 'data_x' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%data_y = alloca i64 1" [data/benchmarks/transposed_fft/transposed_fft.c:121]   --->   Operation 160 'alloca' 'data_y' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%smem = alloca i64 1" [data/benchmarks/transposed_fft/transposed_fft.c:123]   --->   Operation 161 'alloca' 'smem' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%data_x_addr = getelementptr i64 %data_x, i64 0, i64 0"   --->   Operation 162 'getelementptr' 'data_x_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%data_y_addr = getelementptr i64 %data_y, i64 0, i64 0"   --->   Operation 163 'getelementptr' 'data_y_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%data_x_addr_1 = getelementptr i64 %data_x, i64 0, i64 1"   --->   Operation 164 'getelementptr' 'data_x_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%data_y_addr_1 = getelementptr i64 %data_y, i64 0, i64 1"   --->   Operation 165 'getelementptr' 'data_y_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%data_x_addr_2 = getelementptr i64 %data_x, i64 0, i64 2"   --->   Operation 166 'getelementptr' 'data_x_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%data_y_addr_2 = getelementptr i64 %data_y, i64 0, i64 2"   --->   Operation 167 'getelementptr' 'data_y_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%data_x_addr_3 = getelementptr i64 %data_x, i64 0, i64 3"   --->   Operation 168 'getelementptr' 'data_x_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%data_y_addr_3 = getelementptr i64 %data_y, i64 0, i64 3"   --->   Operation 169 'getelementptr' 'data_y_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%data_x_addr_4 = getelementptr i64 %data_x, i64 0, i64 4"   --->   Operation 170 'getelementptr' 'data_x_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%data_y_addr_4 = getelementptr i64 %data_y, i64 0, i64 4"   --->   Operation 171 'getelementptr' 'data_y_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%data_x_addr_5 = getelementptr i64 %data_x, i64 0, i64 5"   --->   Operation 172 'getelementptr' 'data_x_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%data_y_addr_5 = getelementptr i64 %data_y, i64 0, i64 5"   --->   Operation 173 'getelementptr' 'data_y_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%data_x_addr_6 = getelementptr i64 %data_x, i64 0, i64 6"   --->   Operation 174 'getelementptr' 'data_x_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%data_y_addr_6 = getelementptr i64 %data_y, i64 0, i64 6"   --->   Operation 175 'getelementptr' 'data_y_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%data_x_addr_7 = getelementptr i64 %data_x, i64 0, i64 7"   --->   Operation 176 'getelementptr' 'data_x_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%data_y_addr_7 = getelementptr i64 %data_y, i64 0, i64 7"   --->   Operation 177 'getelementptr' 'data_y_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 178 'store' 'store_ln115' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln128 = br void %for.inc" [data/benchmarks/transposed_fft/transposed_fft.c:128]   --->   Operation 179 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%tid_11 = load i7 %tid" [data/benchmarks/transposed_fft/transposed_fft.c:153]   --->   Operation 180 'load' 'tid_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.70ns)   --->   "%icmp_ln128 = icmp_eq  i7 %tid_11, i7 64" [data/benchmarks/transposed_fft/transposed_fft.c:128]   --->   Operation 181 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.70ns)   --->   "%add_ln128 = add i7 %tid_11, i7 1" [data/benchmarks/transposed_fft/transposed_fft.c:128]   --->   Operation 182 'add' 'add_ln128' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %for.inc.split, void %for.inc481.preheader" [data/benchmarks/transposed_fft/transposed_fft.c:128]   --->   Operation 183 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.22ns)   --->   "%xor_ln132 = xor i7 %tid_11, i7 64" [data/benchmarks/transposed_fft/transposed_fft.c:132]   --->   Operation 184 'xor' 'xor_ln132' <Predicate = (!icmp_ln128)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i7 %xor_ln132" [data/benchmarks/transposed_fft/transposed_fft.c:132]   --->   Operation 185 'zext' 'zext_ln132' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%work_x_addr_1 = getelementptr i64 %work_x, i64 0, i64 %zext_ln132" [data/benchmarks/transposed_fft/transposed_fft.c:132]   --->   Operation 186 'getelementptr' 'work_x_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 187 [2/2] (1.20ns)   --->   "%work_x_load_1 = load i9 %work_x_addr_1" [data/benchmarks/transposed_fft/transposed_fft.c:132]   --->   Operation 187 'load' 'work_x_load_1' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln134 = sext i7 %xor_ln132" [data/benchmarks/transposed_fft/transposed_fft.c:134]   --->   Operation 188 'sext' 'sext_ln134' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i8 %sext_ln134" [data/benchmarks/transposed_fft/transposed_fft.c:134]   --->   Operation 189 'zext' 'zext_ln134' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%work_x_addr_3 = getelementptr i64 %work_x, i64 0, i64 %zext_ln134" [data/benchmarks/transposed_fft/transposed_fft.c:134]   --->   Operation 190 'getelementptr' 'work_x_addr_3' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 191 [2/2] (1.20ns)   --->   "%work_x_load_3 = load i9 %work_x_addr_3" [data/benchmarks/transposed_fft/transposed_fft.c:134]   --->   Operation 191 'load' 'work_x_load_3' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%work_y_addr_1 = getelementptr i64 %work_y, i64 0, i64 %zext_ln132" [data/benchmarks/transposed_fft/transposed_fft.c:141]   --->   Operation 192 'getelementptr' 'work_y_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 193 [2/2] (1.20ns)   --->   "%work_y_load_1 = load i9 %work_y_addr_1" [data/benchmarks/transposed_fft/transposed_fft.c:141]   --->   Operation 193 'load' 'work_y_load_1' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%work_y_addr_3 = getelementptr i64 %work_y, i64 0, i64 %zext_ln134" [data/benchmarks/transposed_fft/transposed_fft.c:143]   --->   Operation 194 'getelementptr' 'work_y_addr_3' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 195 [2/2] (1.20ns)   --->   "%work_y_load_3 = load i9 %work_y_addr_3" [data/benchmarks/transposed_fft/transposed_fft.c:143]   --->   Operation 195 'load' 'work_y_load_3' <Predicate = (!icmp_ln128)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 196 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %add_ln128, i7 %tid" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 196 'store' 'store_ln115' <Predicate = (!icmp_ln128)> <Delay = 0.38>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%tid_1 = alloca i32 1" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 197 'alloca' 'tid_1' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid_1" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 198 'store' 'store_ln115' <Predicate = (icmp_ln128)> <Delay = 0.38>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln176 = br void %for.inc481" [data/benchmarks/transposed_fft/transposed_fft.c:176]   --->   Operation 199 'br' 'br_ln176' <Predicate = (icmp_ln128)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln128_1 = zext i7 %tid_11" [data/benchmarks/transposed_fft/transposed_fft.c:128]   --->   Operation 200 'zext' 'zext_ln128_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/2] (1.20ns)   --->   "%work_x_load_1 = load i9 %work_x_addr_1" [data/benchmarks/transposed_fft/transposed_fft.c:132]   --->   Operation 201 'load' 'work_x_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 202 [1/2] (1.20ns)   --->   "%work_x_load_3 = load i9 %work_x_addr_3" [data/benchmarks/transposed_fft/transposed_fft.c:134]   --->   Operation 202 'load' 'work_x_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 203 [1/1] (0.71ns)   --->   "%add_ln136 = add i9 %zext_ln128_1, i9 320" [data/benchmarks/transposed_fft/transposed_fft.c:136]   --->   Operation 203 'add' 'add_ln136' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i9 %add_ln136" [data/benchmarks/transposed_fft/transposed_fft.c:136]   --->   Operation 204 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%work_x_addr_5 = getelementptr i64 %work_x, i64 0, i64 %zext_ln136" [data/benchmarks/transposed_fft/transposed_fft.c:136]   --->   Operation 205 'getelementptr' 'work_x_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [2/2] (1.20ns)   --->   "%work_x_load_5 = load i9 %work_x_addr_5" [data/benchmarks/transposed_fft/transposed_fft.c:136]   --->   Operation 206 'load' 'work_x_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i7 %xor_ln132" [data/benchmarks/transposed_fft/transposed_fft.c:138]   --->   Operation 207 'sext' 'sext_ln138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i9 %sext_ln138" [data/benchmarks/transposed_fft/transposed_fft.c:138]   --->   Operation 208 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%work_x_addr_7 = getelementptr i64 %work_x, i64 0, i64 %zext_ln138" [data/benchmarks/transposed_fft/transposed_fft.c:138]   --->   Operation 209 'getelementptr' 'work_x_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [2/2] (1.20ns)   --->   "%work_x_load_7 = load i9 %work_x_addr_7" [data/benchmarks/transposed_fft/transposed_fft.c:138]   --->   Operation 210 'load' 'work_x_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 211 [1/2] (1.20ns)   --->   "%work_y_load_1 = load i9 %work_y_addr_1" [data/benchmarks/transposed_fft/transposed_fft.c:141]   --->   Operation 211 'load' 'work_y_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 212 [1/2] (1.20ns)   --->   "%work_y_load_3 = load i9 %work_y_addr_3" [data/benchmarks/transposed_fft/transposed_fft.c:143]   --->   Operation 212 'load' 'work_y_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%work_y_addr_5 = getelementptr i64 %work_y, i64 0, i64 %zext_ln136" [data/benchmarks/transposed_fft/transposed_fft.c:145]   --->   Operation 213 'getelementptr' 'work_y_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [2/2] (1.20ns)   --->   "%work_y_load_5 = load i9 %work_y_addr_5" [data/benchmarks/transposed_fft/transposed_fft.c:145]   --->   Operation 214 'load' 'work_y_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%work_y_addr_7 = getelementptr i64 %work_y, i64 0, i64 %zext_ln138" [data/benchmarks/transposed_fft/transposed_fft.c:147]   --->   Operation 215 'getelementptr' 'work_y_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [2/2] (1.20ns)   --->   "%work_y_load_7 = load i9 %work_y_addr_7" [data/benchmarks/transposed_fft/transposed_fft.c:147]   --->   Operation 216 'load' 'work_y_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 4 <SV = 3> <Delay = 5.53>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%c0_x_1 = bitcast i64 %work_x_load_1" [data/benchmarks/transposed_fft/transposed_fft.c:132]   --->   Operation 217 'bitcast' 'c0_x_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln133_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %tid_11" [data/benchmarks/transposed_fft/transposed_fft.c:133]   --->   Operation 218 'bitconcatenate' 'zext_ln133_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i8 %zext_ln133_cast" [data/benchmarks/transposed_fft/transposed_fft.c:133]   --->   Operation 219 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%work_x_addr_2 = getelementptr i64 %work_x, i64 0, i64 %zext_ln133" [data/benchmarks/transposed_fft/transposed_fft.c:133]   --->   Operation 220 'getelementptr' 'work_x_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [2/2] (1.20ns)   --->   "%work_x_load_2 = load i9 %work_x_addr_2" [data/benchmarks/transposed_fft/transposed_fft.c:133]   --->   Operation 221 'load' 'work_x_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%c0_x_3 = bitcast i64 %work_x_load_3" [data/benchmarks/transposed_fft/transposed_fft.c:134]   --->   Operation 222 'bitcast' 'c0_x_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/2] (1.20ns)   --->   "%work_x_load_5 = load i9 %work_x_addr_5" [data/benchmarks/transposed_fft/transposed_fft.c:136]   --->   Operation 223 'load' 'work_x_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln136 = bitcast i64 %work_x_load_5" [data/benchmarks/transposed_fft/transposed_fft.c:136]   --->   Operation 224 'bitcast' 'bitcast_ln136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i8 %zext_ln133_cast" [data/benchmarks/transposed_fft/transposed_fft.c:137]   --->   Operation 225 'sext' 'sext_ln137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i9 %sext_ln137" [data/benchmarks/transposed_fft/transposed_fft.c:137]   --->   Operation 226 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%work_x_addr_6 = getelementptr i64 %work_x, i64 0, i64 %zext_ln137" [data/benchmarks/transposed_fft/transposed_fft.c:137]   --->   Operation 227 'getelementptr' 'work_x_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [2/2] (1.20ns)   --->   "%work_x_load_6 = load i9 %work_x_addr_6" [data/benchmarks/transposed_fft/transposed_fft.c:137]   --->   Operation 228 'load' 'work_x_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 229 [1/2] (1.20ns)   --->   "%work_x_load_7 = load i9 %work_x_addr_7" [data/benchmarks/transposed_fft/transposed_fft.c:138]   --->   Operation 229 'load' 'work_x_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%bitcast_ln138 = bitcast i64 %work_x_load_7" [data/benchmarks/transposed_fft/transposed_fft.c:138]   --->   Operation 230 'bitcast' 'bitcast_ln138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%c0_y_1 = bitcast i64 %work_y_load_1" [data/benchmarks/transposed_fft/transposed_fft.c:141]   --->   Operation 231 'bitcast' 'c0_y_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%work_y_addr_2 = getelementptr i64 %work_y, i64 0, i64 %zext_ln133" [data/benchmarks/transposed_fft/transposed_fft.c:142]   --->   Operation 232 'getelementptr' 'work_y_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [2/2] (1.20ns)   --->   "%work_y_load_2 = load i9 %work_y_addr_2" [data/benchmarks/transposed_fft/transposed_fft.c:142]   --->   Operation 233 'load' 'work_y_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%c0_y_3 = bitcast i64 %work_y_load_3" [data/benchmarks/transposed_fft/transposed_fft.c:143]   --->   Operation 234 'bitcast' 'c0_y_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/2] (1.20ns)   --->   "%work_y_load_5 = load i9 %work_y_addr_5" [data/benchmarks/transposed_fft/transposed_fft.c:145]   --->   Operation 235 'load' 'work_y_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%bitcast_ln145 = bitcast i64 %work_y_load_5" [data/benchmarks/transposed_fft/transposed_fft.c:145]   --->   Operation 236 'bitcast' 'bitcast_ln145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%work_y_addr_6 = getelementptr i64 %work_y, i64 0, i64 %zext_ln137" [data/benchmarks/transposed_fft/transposed_fft.c:146]   --->   Operation 237 'getelementptr' 'work_y_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [2/2] (1.20ns)   --->   "%work_y_load_6 = load i9 %work_y_addr_6" [data/benchmarks/transposed_fft/transposed_fft.c:146]   --->   Operation 238 'load' 'work_y_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 239 [1/2] (1.20ns)   --->   "%work_y_load_7 = load i9 %work_y_addr_7" [data/benchmarks/transposed_fft/transposed_fft.c:147]   --->   Operation 239 'load' 'work_y_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln147 = bitcast i64 %work_y_load_7" [data/benchmarks/transposed_fft/transposed_fft.c:147]   --->   Operation 240 'bitcast' 'bitcast_ln147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [4/4] (4.33ns)   --->   "%c0_x_5 = dadd i64 %c0_x_1, i64 %bitcast_ln136" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 241 'dadd' 'c0_x_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [4/4] (4.33ns)   --->   "%c0_y_5 = dadd i64 %c0_y_1, i64 %bitcast_ln145" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 242 'dadd' 'c0_y_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 243 [4/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_1, i64 %bitcast_ln136" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 243 'dsub' 'tmp_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [4/4] (4.33ns)   --->   "%sub3 = dsub i64 %c0_y_1, i64 %bitcast_ln145" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 244 'dsub' 'sub3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 245 [4/4] (4.33ns)   --->   "%add6 = dadd i64 %c0_x_3, i64 %bitcast_ln138" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 245 'dadd' 'add6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 246 [4/4] (4.33ns)   --->   "%add7 = dadd i64 %c0_y_3, i64 %bitcast_ln147" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 246 'dadd' 'add7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [4/4] (4.33ns)   --->   "%tmp_1_2 = dsub i64 %c0_x_3, i64 %bitcast_ln138" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 247 'dsub' 'tmp_1_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 248 [4/4] (4.33ns)   --->   "%sub7 = dsub i64 %c0_y_3, i64 %bitcast_ln147" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 248 'dsub' 'sub7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.53>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i7 %tid_11" [data/benchmarks/transposed_fft/transposed_fft.c:128]   --->   Operation 249 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%work_x_addr = getelementptr i64 %work_x, i64 0, i64 %zext_ln128" [data/benchmarks/transposed_fft/transposed_fft.c:131]   --->   Operation 250 'getelementptr' 'work_x_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 251 [2/2] (1.20ns)   --->   "%work_x_load = load i9 %work_x_addr" [data/benchmarks/transposed_fft/transposed_fft.c:131]   --->   Operation 251 'load' 'work_x_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 252 [1/2] (1.20ns)   --->   "%work_x_load_2 = load i9 %work_x_addr_2" [data/benchmarks/transposed_fft/transposed_fft.c:133]   --->   Operation 252 'load' 'work_x_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%c0_x_2 = bitcast i64 %work_x_load_2" [data/benchmarks/transposed_fft/transposed_fft.c:133]   --->   Operation 253 'bitcast' 'c0_x_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln135_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %tid_11" [data/benchmarks/transposed_fft/transposed_fft.c:135]   --->   Operation 254 'bitconcatenate' 'zext_ln135_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i9 %zext_ln135_cast" [data/benchmarks/transposed_fft/transposed_fft.c:135]   --->   Operation 255 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%work_x_addr_4 = getelementptr i64 %work_x, i64 0, i64 %zext_ln135" [data/benchmarks/transposed_fft/transposed_fft.c:135]   --->   Operation 256 'getelementptr' 'work_x_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 257 [2/2] (1.20ns)   --->   "%work_x_load_4 = load i9 %work_x_addr_4" [data/benchmarks/transposed_fft/transposed_fft.c:135]   --->   Operation 257 'load' 'work_x_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 258 [1/2] (1.20ns)   --->   "%work_x_load_6 = load i9 %work_x_addr_6" [data/benchmarks/transposed_fft/transposed_fft.c:137]   --->   Operation 258 'load' 'work_x_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%bitcast_ln137 = bitcast i64 %work_x_load_6" [data/benchmarks/transposed_fft/transposed_fft.c:137]   --->   Operation 259 'bitcast' 'bitcast_ln137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%work_y_addr = getelementptr i64 %work_y, i64 0, i64 %zext_ln128" [data/benchmarks/transposed_fft/transposed_fft.c:140]   --->   Operation 260 'getelementptr' 'work_y_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 261 [2/2] (1.20ns)   --->   "%work_y_load = load i9 %work_y_addr" [data/benchmarks/transposed_fft/transposed_fft.c:140]   --->   Operation 261 'load' 'work_y_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 262 [1/2] (1.20ns)   --->   "%work_y_load_2 = load i9 %work_y_addr_2" [data/benchmarks/transposed_fft/transposed_fft.c:142]   --->   Operation 262 'load' 'work_y_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%c0_y_2 = bitcast i64 %work_y_load_2" [data/benchmarks/transposed_fft/transposed_fft.c:142]   --->   Operation 263 'bitcast' 'c0_y_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%work_y_addr_4 = getelementptr i64 %work_y, i64 0, i64 %zext_ln135" [data/benchmarks/transposed_fft/transposed_fft.c:144]   --->   Operation 264 'getelementptr' 'work_y_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 265 [2/2] (1.20ns)   --->   "%work_y_load_4 = load i9 %work_y_addr_4" [data/benchmarks/transposed_fft/transposed_fft.c:144]   --->   Operation 265 'load' 'work_y_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 266 [1/2] (1.20ns)   --->   "%work_y_load_6 = load i9 %work_y_addr_6" [data/benchmarks/transposed_fft/transposed_fft.c:146]   --->   Operation 266 'load' 'work_y_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln146 = bitcast i64 %work_y_load_6" [data/benchmarks/transposed_fft/transposed_fft.c:146]   --->   Operation 267 'bitcast' 'bitcast_ln146' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 268 [3/4] (4.33ns)   --->   "%c0_x_5 = dadd i64 %c0_x_1, i64 %bitcast_ln136" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 268 'dadd' 'c0_x_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 269 [3/4] (4.33ns)   --->   "%c0_y_5 = dadd i64 %c0_y_1, i64 %bitcast_ln145" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 269 'dadd' 'c0_y_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 270 [3/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_1, i64 %bitcast_ln136" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 270 'dsub' 'tmp_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 271 [3/4] (4.33ns)   --->   "%sub3 = dsub i64 %c0_y_1, i64 %bitcast_ln145" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 271 'dsub' 'sub3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [4/4] (4.33ns)   --->   "%add4 = dadd i64 %c0_x_2, i64 %bitcast_ln137" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 272 'dadd' 'add4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 273 [4/4] (4.33ns)   --->   "%add5 = dadd i64 %c0_y_2, i64 %bitcast_ln146" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 273 'dadd' 'add5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 274 [4/4] (4.33ns)   --->   "%tmp_1_1 = dsub i64 %c0_x_2, i64 %bitcast_ln137" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 274 'dsub' 'tmp_1_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 275 [4/4] (4.33ns)   --->   "%sub5 = dsub i64 %c0_y_2, i64 %bitcast_ln146" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 275 'dsub' 'sub5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 276 [3/4] (4.33ns)   --->   "%add6 = dadd i64 %c0_x_3, i64 %bitcast_ln138" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 276 'dadd' 'add6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 277 [3/4] (4.33ns)   --->   "%add7 = dadd i64 %c0_y_3, i64 %bitcast_ln147" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 277 'dadd' 'add7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [3/4] (4.33ns)   --->   "%tmp_1_2 = dsub i64 %c0_x_3, i64 %bitcast_ln138" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 278 'dsub' 'tmp_1_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 279 [3/4] (4.33ns)   --->   "%sub7 = dsub i64 %c0_y_3, i64 %bitcast_ln147" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 279 'dsub' 'sub7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i7 %tid_11" [data/benchmarks/transposed_fft/transposed_fft.c:153]   --->   Operation 280 'trunc' 'trunc_ln153' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.53>
ST_6 : Operation 281 [1/2] (1.20ns)   --->   "%work_x_load = load i9 %work_x_addr" [data/benchmarks/transposed_fft/transposed_fft.c:131]   --->   Operation 281 'load' 'work_x_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%c0_x = bitcast i64 %work_x_load" [data/benchmarks/transposed_fft/transposed_fft.c:131]   --->   Operation 282 'bitcast' 'c0_x' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 283 [1/2] (1.20ns)   --->   "%work_x_load_4 = load i9 %work_x_addr_4" [data/benchmarks/transposed_fft/transposed_fft.c:135]   --->   Operation 283 'load' 'work_x_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%bitcast_ln135 = bitcast i64 %work_x_load_4" [data/benchmarks/transposed_fft/transposed_fft.c:135]   --->   Operation 284 'bitcast' 'bitcast_ln135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 285 [1/2] (1.20ns)   --->   "%work_y_load = load i9 %work_y_addr" [data/benchmarks/transposed_fft/transposed_fft.c:140]   --->   Operation 285 'load' 'work_y_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%c0_y = bitcast i64 %work_y_load" [data/benchmarks/transposed_fft/transposed_fft.c:140]   --->   Operation 286 'bitcast' 'c0_y' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 287 [1/2] (1.20ns)   --->   "%work_y_load_4 = load i9 %work_y_addr_4" [data/benchmarks/transposed_fft/transposed_fft.c:144]   --->   Operation 287 'load' 'work_y_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%bitcast_ln144 = bitcast i64 %work_y_load_4" [data/benchmarks/transposed_fft/transposed_fft.c:144]   --->   Operation 288 'bitcast' 'bitcast_ln144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 289 [4/4] (4.33ns)   --->   "%c0_x_4 = dadd i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 289 'dadd' 'c0_x_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 290 [4/4] (4.33ns)   --->   "%c0_y_4 = dadd i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 290 'dadd' 'c0_y_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 291 [4/4] (4.33ns)   --->   "%c0_x_8 = dsub i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 291 'dsub' 'c0_x_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 292 [4/4] (4.33ns)   --->   "%c0_y_8 = dsub i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 292 'dsub' 'c0_y_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 293 [2/4] (4.33ns)   --->   "%c0_x_5 = dadd i64 %c0_x_1, i64 %bitcast_ln136" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 293 'dadd' 'c0_x_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 294 [2/4] (4.33ns)   --->   "%c0_y_5 = dadd i64 %c0_y_1, i64 %bitcast_ln145" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 294 'dadd' 'c0_y_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 295 [2/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_1, i64 %bitcast_ln136" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 295 'dsub' 'tmp_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 296 [2/4] (4.33ns)   --->   "%sub3 = dsub i64 %c0_y_1, i64 %bitcast_ln145" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 296 'dsub' 'sub3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 297 [3/4] (4.33ns)   --->   "%add4 = dadd i64 %c0_x_2, i64 %bitcast_ln137" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 297 'dadd' 'add4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 298 [3/4] (4.33ns)   --->   "%add5 = dadd i64 %c0_y_2, i64 %bitcast_ln146" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 298 'dadd' 'add5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 299 [3/4] (4.33ns)   --->   "%tmp_1_1 = dsub i64 %c0_x_2, i64 %bitcast_ln137" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 299 'dsub' 'tmp_1_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 300 [3/4] (4.33ns)   --->   "%sub5 = dsub i64 %c0_y_2, i64 %bitcast_ln146" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 300 'dsub' 'sub5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 301 [2/4] (4.33ns)   --->   "%add6 = dadd i64 %c0_x_3, i64 %bitcast_ln138" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 301 'dadd' 'add6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 302 [2/4] (4.33ns)   --->   "%add7 = dadd i64 %c0_y_3, i64 %bitcast_ln147" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 302 'dadd' 'add7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 303 [2/4] (4.33ns)   --->   "%tmp_1_2 = dsub i64 %c0_x_3, i64 %bitcast_ln138" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 303 'dsub' 'tmp_1_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 304 [2/4] (4.33ns)   --->   "%sub7 = dsub i64 %c0_y_3, i64 %bitcast_ln147" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 304 'dsub' 'sub7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 305 [3/4] (4.33ns)   --->   "%c0_x_4 = dadd i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 305 'dadd' 'c0_x_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 306 [3/4] (4.33ns)   --->   "%c0_y_4 = dadd i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 306 'dadd' 'c0_y_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 307 [3/4] (4.33ns)   --->   "%c0_x_8 = dsub i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 307 'dsub' 'c0_x_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 308 [3/4] (4.33ns)   --->   "%c0_y_8 = dsub i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 308 'dsub' 'c0_y_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 309 [1/4] (4.33ns)   --->   "%c0_x_5 = dadd i64 %c0_x_1, i64 %bitcast_ln136" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 309 'dadd' 'c0_x_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 310 [1/4] (4.33ns)   --->   "%c0_y_5 = dadd i64 %c0_y_1, i64 %bitcast_ln145" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 310 'dadd' 'c0_y_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 311 [1/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_1, i64 %bitcast_ln136" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 311 'dsub' 'tmp_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 312 [1/4] (4.33ns)   --->   "%sub3 = dsub i64 %c0_y_1, i64 %bitcast_ln145" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 312 'dsub' 'sub3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 313 [2/4] (4.33ns)   --->   "%add4 = dadd i64 %c0_x_2, i64 %bitcast_ln137" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 313 'dadd' 'add4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 314 [2/4] (4.33ns)   --->   "%add5 = dadd i64 %c0_y_2, i64 %bitcast_ln146" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 314 'dadd' 'add5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 315 [2/4] (4.33ns)   --->   "%tmp_1_1 = dsub i64 %c0_x_2, i64 %bitcast_ln137" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 315 'dsub' 'tmp_1_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 316 [2/4] (4.33ns)   --->   "%sub5 = dsub i64 %c0_y_2, i64 %bitcast_ln146" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 316 'dsub' 'sub5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 317 [1/4] (4.33ns)   --->   "%add6 = dadd i64 %c0_x_3, i64 %bitcast_ln138" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 317 'dadd' 'add6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 318 [1/4] (4.33ns)   --->   "%add7 = dadd i64 %c0_y_3, i64 %bitcast_ln147" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 318 'dadd' 'add7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 319 [1/4] (4.33ns)   --->   "%tmp_1_2 = dsub i64 %c0_x_3, i64 %bitcast_ln138" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 319 'dsub' 'tmp_1_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 320 [1/4] (4.33ns)   --->   "%sub7 = dsub i64 %c0_y_3, i64 %bitcast_ln147" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 320 'dsub' 'sub7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.62>
ST_8 : Operation 321 [2/4] (4.33ns)   --->   "%c0_x_4 = dadd i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 321 'dadd' 'c0_x_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 322 [2/4] (4.33ns)   --->   "%c0_y_4 = dadd i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 322 'dadd' 'c0_y_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 323 [2/4] (4.33ns)   --->   "%c0_x_8 = dsub i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 323 'dsub' 'c0_x_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 324 [2/4] (4.33ns)   --->   "%c0_y_8 = dsub i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 324 'dsub' 'c0_y_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 325 [1/4] (4.33ns)   --->   "%add4 = dadd i64 %c0_x_2, i64 %bitcast_ln137" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 325 'dadd' 'add4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 326 [1/4] (4.33ns)   --->   "%add5 = dadd i64 %c0_y_2, i64 %bitcast_ln146" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 326 'dadd' 'add5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 327 [1/4] (4.33ns)   --->   "%tmp_1_1 = dsub i64 %c0_x_2, i64 %bitcast_ln137" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 327 'dsub' 'tmp_1_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 328 [1/4] (4.33ns)   --->   "%sub5 = dsub i64 %c0_y_2, i64 %bitcast_ln146" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 328 'dsub' 'sub5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "%bitcast_ln150 = bitcast i64 %sub3" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 329 'bitcast' 'bitcast_ln150' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 330 [1/1] (0.28ns)   --->   "%xor_ln150 = xor i64 %bitcast_ln150, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 330 'xor' 'xor_ln150' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 331 [1/1] (0.00ns)   --->   "%bitcast_ln150_1 = bitcast i64 %xor_ln150" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 331 'bitcast' 'bitcast_ln150_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 332 [4/4] (4.33ns)   --->   "%sub8 = dsub i64 %tmp_1, i64 %bitcast_ln150_1" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 332 'dsub' 'sub8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln150_2 = bitcast i64 %tmp_1" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 333 'bitcast' 'bitcast_ln150_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 334 [1/1] (0.28ns)   --->   "%xor_ln150_1 = xor i64 %bitcast_ln150_2, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 334 'xor' 'xor_ln150_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln150_3 = bitcast i64 %xor_ln150_1" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 335 'bitcast' 'bitcast_ln150_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 336 [4/4] (4.33ns)   --->   "%add8 = dadd i64 %bitcast_ln150_3, i64 %sub3" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 336 'dadd' 'add8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 337 [1/1] (0.00ns)   --->   "%bitcast_ln150_8 = bitcast i64 %tmp_1_2" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 337 'bitcast' 'bitcast_ln150_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 338 [1/1] (0.28ns)   --->   "%xor_ln150_4 = xor i64 %bitcast_ln150_8, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 338 'xor' 'xor_ln150_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 339 [1/1] (0.00ns)   --->   "%bitcast_ln150_9 = bitcast i64 %xor_ln150_4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 339 'bitcast' 'bitcast_ln150_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 340 [1/1] (0.00ns)   --->   "%bitcast_ln150_10 = bitcast i64 %sub7" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 340 'bitcast' 'bitcast_ln150_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 341 [1/1] (0.28ns)   --->   "%xor_ln150_5 = xor i64 %bitcast_ln150_10, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 341 'xor' 'xor_ln150_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 342 [1/1] (0.00ns)   --->   "%bitcast_ln150_11 = bitcast i64 %xor_ln150_5" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 342 'bitcast' 'bitcast_ln150_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 343 [4/4] (4.33ns)   --->   "%sub1 = dsub i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 343 'dsub' 'sub1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 344 [4/4] (4.33ns)   --->   "%add1 = dadd i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 344 'dadd' 'add1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 345 [4/4] (4.33ns)   --->   "%add2 = dadd i64 %c0_x_5, i64 %add6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 345 'dadd' 'add2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 346 [4/4] (4.33ns)   --->   "%add3 = dadd i64 %c0_y_5, i64 %add7" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 346 'dadd' 'add3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 347 [4/4] (4.33ns)   --->   "%tmp = dsub i64 %c0_x_5, i64 %add6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 347 'dsub' 'tmp' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 348 [4/4] (4.33ns)   --->   "%sub2 = dsub i64 %c0_y_5, i64 %add7" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 348 'dsub' 'sub2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.50>
ST_9 : Operation 349 [1/4] (4.33ns)   --->   "%c0_x_4 = dadd i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 349 'dadd' 'c0_x_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 350 [1/4] (4.33ns)   --->   "%c0_y_4 = dadd i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 350 'dadd' 'c0_y_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 351 [1/4] (4.33ns)   --->   "%c0_x_8 = dsub i64 %c0_x, i64 %bitcast_ln135" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 351 'dsub' 'c0_x_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 352 [1/4] (4.33ns)   --->   "%c0_y_8 = dsub i64 %c0_y, i64 %bitcast_ln144" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 352 'dsub' 'c0_y_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 353 [3/4] (4.33ns)   --->   "%sub8 = dsub i64 %tmp_1, i64 %bitcast_ln150_1" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 353 'dsub' 'sub8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 354 [3/4] (4.33ns)   --->   "%add8 = dadd i64 %bitcast_ln150_3, i64 %sub3" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 354 'dadd' 'add8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 355 [4/4] (4.50ns)   --->   "%mul7 = dmul i64 %tmp_1_1, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 355 'dmul' 'mul7' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 356 [4/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub5, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 356 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 357 [3/4] (4.33ns)   --->   "%sub1 = dsub i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 357 'dsub' 'sub1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 358 [3/4] (4.33ns)   --->   "%add1 = dadd i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 358 'dadd' 'add1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 359 [3/4] (4.33ns)   --->   "%add2 = dadd i64 %c0_x_5, i64 %add6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 359 'dadd' 'add2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 360 [3/4] (4.33ns)   --->   "%add3 = dadd i64 %c0_y_5, i64 %add7" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 360 'dadd' 'add3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 361 [3/4] (4.33ns)   --->   "%tmp = dsub i64 %c0_x_5, i64 %add6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 361 'dsub' 'tmp' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 362 [3/4] (4.33ns)   --->   "%sub2 = dsub i64 %c0_y_5, i64 %add7" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 362 'dsub' 'sub2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.50>
ST_10 : Operation 363 [2/4] (4.33ns)   --->   "%sub8 = dsub i64 %tmp_1, i64 %bitcast_ln150_1" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 363 'dsub' 'sub8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 364 [2/4] (4.33ns)   --->   "%add8 = dadd i64 %bitcast_ln150_3, i64 %sub3" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 364 'dadd' 'add8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 365 [3/4] (4.50ns)   --->   "%mul7 = dmul i64 %tmp_1_1, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 365 'dmul' 'mul7' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 366 [3/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub5, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 366 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 367 [2/4] (4.33ns)   --->   "%sub1 = dsub i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 367 'dsub' 'sub1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 368 [2/4] (4.33ns)   --->   "%add1 = dadd i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 368 'dadd' 'add1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 369 [4/4] (4.33ns)   --->   "%c0_x_6 = dadd i64 %c0_x_4, i64 %add4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 369 'dadd' 'c0_x_6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 370 [4/4] (4.33ns)   --->   "%c0_y_6 = dadd i64 %c0_y_4, i64 %add5" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 370 'dadd' 'c0_y_6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 371 [4/4] (4.33ns)   --->   "%c0_x_7 = dsub i64 %c0_x_4, i64 %add4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 371 'dsub' 'c0_x_7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 372 [4/4] (4.33ns)   --->   "%c0_y_7 = dsub i64 %c0_y_4, i64 %add5" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 372 'dsub' 'c0_y_7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 373 [2/4] (4.33ns)   --->   "%add2 = dadd i64 %c0_x_5, i64 %add6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 373 'dadd' 'add2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 374 [2/4] (4.33ns)   --->   "%add3 = dadd i64 %c0_y_5, i64 %add7" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 374 'dadd' 'add3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 375 [2/4] (4.33ns)   --->   "%tmp = dsub i64 %c0_x_5, i64 %add6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 375 'dsub' 'tmp' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 376 [2/4] (4.33ns)   --->   "%sub2 = dsub i64 %c0_y_5, i64 %add7" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 376 'dsub' 'sub2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.50>
ST_11 : Operation 377 [1/4] (4.33ns)   --->   "%sub8 = dsub i64 %tmp_1, i64 %bitcast_ln150_1" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 377 'dsub' 'sub8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 378 [1/4] (4.33ns)   --->   "%add8 = dadd i64 %bitcast_ln150_3, i64 %sub3" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 378 'dadd' 'add8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 379 [2/4] (4.50ns)   --->   "%mul7 = dmul i64 %tmp_1_1, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 379 'dmul' 'mul7' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 380 [2/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub5, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 380 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 381 [1/4] (4.33ns)   --->   "%sub1 = dsub i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 381 'dsub' 'sub1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 382 [1/4] (4.33ns)   --->   "%add1 = dadd i64 %bitcast_ln150_9, i64 %bitcast_ln150_11" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 382 'dadd' 'add1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 383 [3/4] (4.33ns)   --->   "%c0_x_6 = dadd i64 %c0_x_4, i64 %add4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 383 'dadd' 'c0_x_6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 384 [3/4] (4.33ns)   --->   "%c0_y_6 = dadd i64 %c0_y_4, i64 %add5" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 384 'dadd' 'c0_y_6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 385 [3/4] (4.33ns)   --->   "%c0_x_7 = dsub i64 %c0_x_4, i64 %add4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 385 'dsub' 'c0_x_7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 386 [3/4] (4.33ns)   --->   "%c0_y_7 = dsub i64 %c0_y_4, i64 %add5" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 386 'dsub' 'c0_y_7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 387 [1/4] (4.33ns)   --->   "%add2 = dadd i64 %c0_x_5, i64 %add6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 387 'dadd' 'add2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 388 [1/4] (4.33ns)   --->   "%add3 = dadd i64 %c0_y_5, i64 %add7" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 388 'dadd' 'add3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 389 [1/4] (4.33ns)   --->   "%tmp = dsub i64 %c0_x_5, i64 %add6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 389 'dsub' 'tmp' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 390 [1/4] (4.33ns)   --->   "%sub2 = dsub i64 %c0_y_5, i64 %add7" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 390 'dsub' 'sub2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.50>
ST_12 : Operation 391 [4/4] (4.50ns)   --->   "%c0_x_9 = dmul i64 %sub8, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 391 'dmul' 'c0_x_9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 392 [4/4] (4.50ns)   --->   "%c0_y_9 = dmul i64 %add8, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 392 'dmul' 'c0_y_9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 393 [1/4] (4.50ns)   --->   "%mul7 = dmul i64 %tmp_1_1, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 393 'dmul' 'mul7' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 394 [1/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub5, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 394 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 395 [4/4] (4.50ns)   --->   "%mul4 = dmul i64 %sub1, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 395 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 396 [4/4] (4.50ns)   --->   "%mul6 = dmul i64 %add1, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 396 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 397 [2/4] (4.33ns)   --->   "%c0_x_6 = dadd i64 %c0_x_4, i64 %add4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 397 'dadd' 'c0_x_6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 398 [2/4] (4.33ns)   --->   "%c0_y_6 = dadd i64 %c0_y_4, i64 %add5" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 398 'dadd' 'c0_y_6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 399 [2/4] (4.33ns)   --->   "%c0_x_7 = dsub i64 %c0_x_4, i64 %add4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 399 'dsub' 'c0_x_7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 400 [2/4] (4.33ns)   --->   "%c0_y_7 = dsub i64 %c0_y_4, i64 %add5" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 400 'dsub' 'c0_y_7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 401 [4/4] (4.50ns)   --->   "%mul = dmul i64 %tmp, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 401 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 402 [4/4] (4.50ns)   --->   "%mul2 = dmul i64 %sub2, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 402 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.62>
ST_13 : Operation 403 [3/4] (4.50ns)   --->   "%c0_x_9 = dmul i64 %sub8, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 403 'dmul' 'c0_x_9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 404 [3/4] (4.50ns)   --->   "%c0_y_9 = dmul i64 %add8, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 404 'dmul' 'c0_y_9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 405 [1/1] (0.00ns)   --->   "%bitcast_ln150_4 = bitcast i64 %sub5" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 405 'bitcast' 'bitcast_ln150_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 406 [1/1] (0.28ns)   --->   "%xor_ln150_2 = xor i64 %bitcast_ln150_4, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 406 'xor' 'xor_ln150_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 407 [1/1] (0.00ns)   --->   "%bitcast_ln150_5 = bitcast i64 %xor_ln150_2" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 407 'bitcast' 'bitcast_ln150_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 408 [4/4] (4.33ns)   --->   "%sub9 = dsub i64 %mul7, i64 %bitcast_ln150_5" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 408 'dsub' 'sub9' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 409 [1/1] (0.00ns)   --->   "%bitcast_ln150_6 = bitcast i64 %tmp_1_1" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 409 'bitcast' 'bitcast_ln150_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 410 [1/1] (0.28ns)   --->   "%xor_ln150_3 = xor i64 %bitcast_ln150_6, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 410 'xor' 'xor_ln150_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 411 [1/1] (0.00ns)   --->   "%bitcast_ln150_7 = bitcast i64 %xor_ln150_3" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 411 'bitcast' 'bitcast_ln150_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 412 [4/4] (4.33ns)   --->   "%add9 = dadd i64 %bitcast_ln150_7, i64 %mul1" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 412 'dadd' 'add9' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 413 [3/4] (4.50ns)   --->   "%mul4 = dmul i64 %sub1, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 413 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 414 [3/4] (4.50ns)   --->   "%mul6 = dmul i64 %add1, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 414 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 415 [1/4] (4.33ns)   --->   "%c0_x_6 = dadd i64 %c0_x_4, i64 %add4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 415 'dadd' 'c0_x_6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 416 [1/4] (4.33ns)   --->   "%c0_y_6 = dadd i64 %c0_y_4, i64 %add5" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 416 'dadd' 'c0_y_6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 417 [1/4] (4.33ns)   --->   "%c0_x_7 = dsub i64 %c0_x_4, i64 %add4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 417 'dsub' 'c0_x_7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 418 [1/4] (4.33ns)   --->   "%c0_y_7 = dsub i64 %c0_y_4, i64 %add5" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 418 'dsub' 'c0_y_7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 419 [3/4] (4.50ns)   --->   "%mul = dmul i64 %tmp, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 419 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 420 [3/4] (4.50ns)   --->   "%mul2 = dmul i64 %sub2, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 420 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.50>
ST_14 : Operation 421 [2/4] (4.50ns)   --->   "%c0_x_9 = dmul i64 %sub8, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 421 'dmul' 'c0_x_9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 422 [2/4] (4.50ns)   --->   "%c0_y_9 = dmul i64 %add8, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 422 'dmul' 'c0_y_9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 423 [3/4] (4.33ns)   --->   "%sub9 = dsub i64 %mul7, i64 %bitcast_ln150_5" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 423 'dsub' 'sub9' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 424 [3/4] (4.33ns)   --->   "%add9 = dadd i64 %bitcast_ln150_7, i64 %mul1" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 424 'dadd' 'add9' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 425 [2/4] (4.50ns)   --->   "%mul4 = dmul i64 %sub1, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 425 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 426 [2/4] (4.50ns)   --->   "%mul6 = dmul i64 %add1, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 426 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 427 [2/4] (4.50ns)   --->   "%mul = dmul i64 %tmp, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 427 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 428 [2/4] (4.50ns)   --->   "%mul2 = dmul i64 %sub2, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 428 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 429 [4/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_6, i64 %add2" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 429 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 430 [4/4] (4.33ns)   --->   "%add10 = dadd i64 %c0_y_6, i64 %add3" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 430 'dadd' 'add10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 431 [4/4] (4.33ns)   --->   "%sub10 = dsub i64 %c0_x_6, i64 %add2" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 431 'dsub' 'sub10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 432 [4/4] (4.33ns)   --->   "%sub11 = dsub i64 %c0_y_6, i64 %add3" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 432 'dsub' 'sub11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.50>
ST_15 : Operation 433 [1/4] (4.50ns)   --->   "%c0_x_9 = dmul i64 %sub8, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 433 'dmul' 'c0_x_9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 434 [1/4] (4.50ns)   --->   "%c0_y_9 = dmul i64 %add8, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 434 'dmul' 'c0_y_9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 435 [2/4] (4.33ns)   --->   "%sub9 = dsub i64 %mul7, i64 %bitcast_ln150_5" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 435 'dsub' 'sub9' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 436 [2/4] (4.33ns)   --->   "%add9 = dadd i64 %bitcast_ln150_7, i64 %mul1" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 436 'dadd' 'add9' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 437 [1/4] (4.50ns)   --->   "%mul4 = dmul i64 %sub1, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 437 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 438 [1/4] (4.50ns)   --->   "%mul6 = dmul i64 %add1, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 438 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 439 [1/4] (4.50ns)   --->   "%mul = dmul i64 %tmp, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 439 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 440 [1/4] (4.50ns)   --->   "%mul2 = dmul i64 %sub2, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 440 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 441 [3/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_6, i64 %add2" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 441 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 442 [3/4] (4.33ns)   --->   "%add10 = dadd i64 %c0_y_6, i64 %add3" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 442 'dadd' 'add10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 443 [3/4] (4.33ns)   --->   "%sub10 = dsub i64 %c0_x_6, i64 %add2" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 443 'dsub' 'sub10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 444 [3/4] (4.33ns)   --->   "%sub11 = dsub i64 %c0_y_6, i64 %add3" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 444 'dsub' 'sub11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.62>
ST_16 : Operation 445 [1/4] (4.33ns)   --->   "%sub9 = dsub i64 %mul7, i64 %bitcast_ln150_5" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 445 'dsub' 'sub9' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 446 [1/4] (4.33ns)   --->   "%add9 = dadd i64 %bitcast_ln150_7, i64 %mul1" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 446 'dadd' 'add9' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 447 [1/1] (0.00ns)   --->   "%bitcast_ln150_12 = bitcast i64 %sub2" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 447 'bitcast' 'bitcast_ln150_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 448 [1/1] (0.28ns)   --->   "%xor_ln150_6 = xor i64 %bitcast_ln150_12, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 448 'xor' 'xor_ln150_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 449 [1/1] (0.00ns)   --->   "%bitcast_ln150_13 = bitcast i64 %xor_ln150_6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 449 'bitcast' 'bitcast_ln150_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 450 [4/4] (4.33ns)   --->   "%sub4 = dsub i64 %mul, i64 %bitcast_ln150_13" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 450 'dsub' 'sub4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 451 [1/1] (0.00ns)   --->   "%bitcast_ln150_14 = bitcast i64 %tmp" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 451 'bitcast' 'bitcast_ln150_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 452 [1/1] (0.28ns)   --->   "%xor_ln150_7 = xor i64 %bitcast_ln150_14, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 452 'xor' 'xor_ln150_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 453 [1/1] (0.00ns)   --->   "%bitcast_ln150_15 = bitcast i64 %xor_ln150_7" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 453 'bitcast' 'bitcast_ln150_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 454 [4/4] (4.33ns)   --->   "%sub6 = dsub i64 %bitcast_ln150_15, i64 %mul2" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 454 'dsub' 'sub6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 455 [2/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_6, i64 %add2" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 455 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 456 [2/4] (4.33ns)   --->   "%add10 = dadd i64 %c0_y_6, i64 %add3" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 456 'dadd' 'add10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 457 [2/4] (4.33ns)   --->   "%sub10 = dsub i64 %c0_x_6, i64 %add2" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 457 'dsub' 'sub10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 458 [2/4] (4.33ns)   --->   "%sub11 = dsub i64 %c0_y_6, i64 %add3" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 458 'dsub' 'sub11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 459 [4/4] (4.33ns)   --->   "%add13 = dadd i64 %c0_x_9, i64 %mul4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 459 'dadd' 'add13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 460 [4/4] (4.33ns)   --->   "%add14 = dadd i64 %c0_y_9, i64 %mul6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 460 'dadd' 'add14' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 461 [4/4] (4.33ns)   --->   "%tmp_1_50 = dsub i64 %c0_x_9, i64 %mul4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 461 'dsub' 'tmp_1_50' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 462 [4/4] (4.33ns)   --->   "%sub14 = dsub i64 %c0_y_9, i64 %mul6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 462 'dsub' 'sub14' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.04>
ST_17 : Operation 463 [3/4] (4.33ns)   --->   "%sub4 = dsub i64 %mul, i64 %bitcast_ln150_13" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 463 'dsub' 'sub4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 464 [3/4] (4.33ns)   --->   "%sub6 = dsub i64 %bitcast_ln150_15, i64 %mul2" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 464 'dsub' 'sub6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 465 [1/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_6, i64 %add2" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 465 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 466 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add, i3 %data_x_addr" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 466 'store' 'store_ln150' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_17 : Operation 467 [1/4] (4.33ns)   --->   "%add10 = dadd i64 %c0_y_6, i64 %add3" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 467 'dadd' 'add10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 468 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add10, i3 %data_y_addr" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 468 'store' 'store_ln150' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_17 : Operation 469 [1/4] (4.33ns)   --->   "%sub10 = dsub i64 %c0_x_6, i64 %add2" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 469 'dsub' 'sub10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 470 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub10, i3 %data_x_addr_1" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 470 'store' 'store_ln150' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_17 : Operation 471 [1/4] (4.33ns)   --->   "%sub11 = dsub i64 %c0_y_6, i64 %add3" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 471 'dsub' 'sub11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 472 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub11, i3 %data_y_addr_1" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 472 'store' 'store_ln150' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_17 : Operation 473 [4/4] (4.33ns)   --->   "%c0_x_11 = dadd i64 %c0_x_8, i64 %sub9" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 473 'dadd' 'c0_x_11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 474 [4/4] (4.33ns)   --->   "%c0_y_11 = dadd i64 %c0_y_8, i64 %add9" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 474 'dadd' 'c0_y_11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 475 [4/4] (4.33ns)   --->   "%c0_x_10 = dsub i64 %c0_x_8, i64 %sub9" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 475 'dsub' 'c0_x_10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 476 [4/4] (4.33ns)   --->   "%c0_y_10 = dsub i64 %c0_y_8, i64 %add9" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 476 'dsub' 'c0_y_10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 477 [3/4] (4.33ns)   --->   "%add13 = dadd i64 %c0_x_9, i64 %mul4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 477 'dadd' 'add13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 478 [3/4] (4.33ns)   --->   "%add14 = dadd i64 %c0_y_9, i64 %mul6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 478 'dadd' 'add14' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 479 [3/4] (4.33ns)   --->   "%tmp_1_50 = dsub i64 %c0_x_9, i64 %mul4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 479 'dsub' 'tmp_1_50' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 480 [3/4] (4.33ns)   --->   "%sub14 = dsub i64 %c0_y_9, i64 %mul6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 480 'dsub' 'sub14' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 481 [2/4] (4.33ns)   --->   "%sub4 = dsub i64 %mul, i64 %bitcast_ln150_13" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 481 'dsub' 'sub4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 482 [2/4] (4.33ns)   --->   "%sub6 = dsub i64 %bitcast_ln150_15, i64 %mul2" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 482 'dsub' 'sub6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 483 [3/4] (4.33ns)   --->   "%c0_x_11 = dadd i64 %c0_x_8, i64 %sub9" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 483 'dadd' 'c0_x_11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 484 [3/4] (4.33ns)   --->   "%c0_y_11 = dadd i64 %c0_y_8, i64 %add9" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 484 'dadd' 'c0_y_11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 485 [3/4] (4.33ns)   --->   "%c0_x_10 = dsub i64 %c0_x_8, i64 %sub9" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 485 'dsub' 'c0_x_10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 486 [3/4] (4.33ns)   --->   "%c0_y_10 = dsub i64 %c0_y_8, i64 %add9" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 486 'dsub' 'c0_y_10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 487 [2/4] (4.33ns)   --->   "%add13 = dadd i64 %c0_x_9, i64 %mul4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 487 'dadd' 'add13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 488 [2/4] (4.33ns)   --->   "%add14 = dadd i64 %c0_y_9, i64 %mul6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 488 'dadd' 'add14' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 489 [2/4] (4.33ns)   --->   "%tmp_1_50 = dsub i64 %c0_x_9, i64 %mul4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 489 'dsub' 'tmp_1_50' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 490 [2/4] (4.33ns)   --->   "%sub14 = dsub i64 %c0_y_9, i64 %mul6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 490 'dsub' 'sub14' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 491 [1/4] (4.33ns)   --->   "%sub4 = dsub i64 %mul, i64 %bitcast_ln150_13" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 491 'dsub' 'sub4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 492 [1/4] (4.33ns)   --->   "%sub6 = dsub i64 %bitcast_ln150_15, i64 %mul2" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 492 'dsub' 'sub6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 493 [2/4] (4.33ns)   --->   "%c0_x_11 = dadd i64 %c0_x_8, i64 %sub9" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 493 'dadd' 'c0_x_11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 494 [2/4] (4.33ns)   --->   "%c0_y_11 = dadd i64 %c0_y_8, i64 %add9" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 494 'dadd' 'c0_y_11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 495 [2/4] (4.33ns)   --->   "%c0_x_10 = dsub i64 %c0_x_8, i64 %sub9" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 495 'dsub' 'c0_x_10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 496 [2/4] (4.33ns)   --->   "%c0_y_10 = dsub i64 %c0_y_8, i64 %add9" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 496 'dsub' 'c0_y_10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 497 [1/4] (4.33ns)   --->   "%add13 = dadd i64 %c0_x_9, i64 %mul4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 497 'dadd' 'add13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 498 [1/4] (4.33ns)   --->   "%add14 = dadd i64 %c0_y_9, i64 %mul6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 498 'dadd' 'add14' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 499 [1/4] (4.33ns)   --->   "%tmp_1_50 = dsub i64 %c0_x_9, i64 %mul4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 499 'dsub' 'tmp_1_50' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 500 [1/4] (4.33ns)   --->   "%sub14 = dsub i64 %c0_y_9, i64 %mul6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 500 'dsub' 'sub14' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.50>
ST_20 : Operation 501 [4/4] (4.33ns)   --->   "%add11 = dadd i64 %c0_x_7, i64 %sub4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 501 'dadd' 'add11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 502 [4/4] (4.33ns)   --->   "%add12 = dadd i64 %c0_y_7, i64 %sub6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 502 'dadd' 'add12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 503 [4/4] (4.33ns)   --->   "%sub12 = dsub i64 %c0_x_7, i64 %sub4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 503 'dsub' 'sub12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 504 [4/4] (4.33ns)   --->   "%sub13 = dsub i64 %c0_y_7, i64 %sub6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 504 'dsub' 'sub13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 505 [1/4] (4.33ns)   --->   "%c0_x_11 = dadd i64 %c0_x_8, i64 %sub9" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 505 'dadd' 'c0_x_11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 506 [1/4] (4.33ns)   --->   "%c0_y_11 = dadd i64 %c0_y_8, i64 %add9" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 506 'dadd' 'c0_y_11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 507 [1/4] (4.33ns)   --->   "%c0_x_10 = dsub i64 %c0_x_8, i64 %sub9" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 507 'dsub' 'c0_x_10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 508 [1/4] (4.33ns)   --->   "%c0_y_10 = dsub i64 %c0_y_8, i64 %add9" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 508 'dsub' 'c0_y_10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 509 [4/4] (4.50ns)   --->   "%mul3 = dmul i64 %tmp_1_50, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 509 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 510 [4/4] (4.50ns)   --->   "%mul5 = dmul i64 %sub14, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 510 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.50>
ST_21 : Operation 511 [3/4] (4.33ns)   --->   "%add11 = dadd i64 %c0_x_7, i64 %sub4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 511 'dadd' 'add11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 512 [3/4] (4.33ns)   --->   "%add12 = dadd i64 %c0_y_7, i64 %sub6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 512 'dadd' 'add12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 513 [3/4] (4.33ns)   --->   "%sub12 = dsub i64 %c0_x_7, i64 %sub4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 513 'dsub' 'sub12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 514 [3/4] (4.33ns)   --->   "%sub13 = dsub i64 %c0_y_7, i64 %sub6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 514 'dsub' 'sub13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 515 [3/4] (4.50ns)   --->   "%mul3 = dmul i64 %tmp_1_50, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 515 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 516 [3/4] (4.50ns)   --->   "%mul5 = dmul i64 %sub14, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 516 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 517 [4/4] (4.33ns)   --->   "%add15 = dadd i64 %c0_x_11, i64 %add13" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 517 'dadd' 'add15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 518 [4/4] (4.33ns)   --->   "%add16 = dadd i64 %c0_y_11, i64 %add14" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 518 'dadd' 'add16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 519 [4/4] (4.33ns)   --->   "%sub17 = dsub i64 %c0_x_11, i64 %add13" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 519 'dsub' 'sub17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 520 [4/4] (4.33ns)   --->   "%sub18 = dsub i64 %c0_y_11, i64 %add14" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 520 'dsub' 'sub18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.50>
ST_22 : Operation 521 [2/4] (4.33ns)   --->   "%add11 = dadd i64 %c0_x_7, i64 %sub4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 521 'dadd' 'add11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 522 [2/4] (4.33ns)   --->   "%add12 = dadd i64 %c0_y_7, i64 %sub6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 522 'dadd' 'add12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 523 [2/4] (4.33ns)   --->   "%sub12 = dsub i64 %c0_x_7, i64 %sub4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 523 'dsub' 'sub12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 524 [2/4] (4.33ns)   --->   "%sub13 = dsub i64 %c0_y_7, i64 %sub6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 524 'dsub' 'sub13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 525 [2/4] (4.50ns)   --->   "%mul3 = dmul i64 %tmp_1_50, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 525 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 526 [2/4] (4.50ns)   --->   "%mul5 = dmul i64 %sub14, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 526 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 527 [3/4] (4.33ns)   --->   "%add15 = dadd i64 %c0_x_11, i64 %add13" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 527 'dadd' 'add15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 528 [3/4] (4.33ns)   --->   "%add16 = dadd i64 %c0_y_11, i64 %add14" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 528 'dadd' 'add16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 529 [3/4] (4.33ns)   --->   "%sub17 = dsub i64 %c0_x_11, i64 %add13" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 529 'dsub' 'sub17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 530 [3/4] (4.33ns)   --->   "%sub18 = dsub i64 %c0_y_11, i64 %add14" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 530 'dsub' 'sub18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.04>
ST_23 : Operation 531 [1/4] (4.33ns)   --->   "%add11 = dadd i64 %c0_x_7, i64 %sub4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 531 'dadd' 'add11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 532 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add11, i3 %data_x_addr_2" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 532 'store' 'store_ln150' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_23 : Operation 533 [1/4] (4.33ns)   --->   "%add12 = dadd i64 %c0_y_7, i64 %sub6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 533 'dadd' 'add12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 534 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add12, i3 %data_y_addr_2" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 534 'store' 'store_ln150' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_23 : Operation 535 [1/4] (4.33ns)   --->   "%sub12 = dsub i64 %c0_x_7, i64 %sub4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 535 'dsub' 'sub12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 536 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub12, i3 %data_x_addr_3" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 536 'store' 'store_ln150' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_23 : Operation 537 [1/4] (4.33ns)   --->   "%sub13 = dsub i64 %c0_y_7, i64 %sub6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 537 'dsub' 'sub13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 538 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub13, i3 %data_y_addr_3" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 538 'store' 'store_ln150' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_23 : Operation 539 [1/4] (4.50ns)   --->   "%mul3 = dmul i64 %tmp_1_50, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 539 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 540 [1/4] (4.50ns)   --->   "%mul5 = dmul i64 %sub14, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 540 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 541 [2/4] (4.33ns)   --->   "%add15 = dadd i64 %c0_x_11, i64 %add13" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 541 'dadd' 'add15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 542 [2/4] (4.33ns)   --->   "%add16 = dadd i64 %c0_y_11, i64 %add14" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 542 'dadd' 'add16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 543 [2/4] (4.33ns)   --->   "%sub17 = dsub i64 %c0_x_11, i64 %add13" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 543 'dsub' 'sub17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 544 [2/4] (4.33ns)   --->   "%sub18 = dsub i64 %c0_y_11, i64 %add14" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 544 'dsub' 'sub18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.04>
ST_24 : Operation 545 [1/1] (0.00ns)   --->   "%bitcast_ln150_16 = bitcast i64 %sub14" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 545 'bitcast' 'bitcast_ln150_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 546 [1/1] (0.28ns)   --->   "%xor_ln150_8 = xor i64 %bitcast_ln150_16, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 546 'xor' 'xor_ln150_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 547 [1/1] (0.00ns)   --->   "%bitcast_ln150_17 = bitcast i64 %xor_ln150_8" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 547 'bitcast' 'bitcast_ln150_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 548 [4/4] (4.33ns)   --->   "%sub15 = dsub i64 %mul3, i64 %bitcast_ln150_17" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 548 'dsub' 'sub15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 549 [1/1] (0.00ns)   --->   "%bitcast_ln150_18 = bitcast i64 %tmp_1_50" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 549 'bitcast' 'bitcast_ln150_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 550 [1/1] (0.28ns)   --->   "%xor_ln150_9 = xor i64 %bitcast_ln150_18, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 550 'xor' 'xor_ln150_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 551 [1/1] (0.00ns)   --->   "%bitcast_ln150_19 = bitcast i64 %xor_ln150_9" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 551 'bitcast' 'bitcast_ln150_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 552 [4/4] (4.33ns)   --->   "%sub16 = dsub i64 %bitcast_ln150_19, i64 %mul5" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 552 'dsub' 'sub16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 553 [1/4] (4.33ns)   --->   "%add15 = dadd i64 %c0_x_11, i64 %add13" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 553 'dadd' 'add15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 554 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add15, i3 %data_x_addr_4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 554 'store' 'store_ln150' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 555 [1/4] (4.33ns)   --->   "%add16 = dadd i64 %c0_y_11, i64 %add14" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 555 'dadd' 'add16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 556 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add16, i3 %data_y_addr_4" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 556 'store' 'store_ln150' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 557 [1/4] (4.33ns)   --->   "%sub17 = dsub i64 %c0_x_11, i64 %add13" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 557 'dsub' 'sub17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 558 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub17, i3 %data_x_addr_5" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 558 'store' 'store_ln150' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 559 [1/4] (4.33ns)   --->   "%sub18 = dsub i64 %c0_y_11, i64 %add14" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 559 'dsub' 'sub18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 560 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub18, i3 %data_y_addr_5" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 560 'store' 'store_ln150' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 561 [3/4] (4.33ns)   --->   "%sub15 = dsub i64 %mul3, i64 %bitcast_ln150_17" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 561 'dsub' 'sub15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 562 [3/4] (4.33ns)   --->   "%sub16 = dsub i64 %bitcast_ln150_19, i64 %mul5" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 562 'dsub' 'sub16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 563 [2/4] (4.33ns)   --->   "%sub15 = dsub i64 %mul3, i64 %bitcast_ln150_17" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 563 'dsub' 'sub15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 564 [2/4] (4.33ns)   --->   "%sub16 = dsub i64 %bitcast_ln150_19, i64 %mul5" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 564 'dsub' 'sub16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 565 [1/4] (4.33ns)   --->   "%sub15 = dsub i64 %mul3, i64 %bitcast_ln150_17" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 565 'dsub' 'sub15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 566 [1/4] (4.33ns)   --->   "%sub16 = dsub i64 %bitcast_ln150_19, i64 %mul5" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 566 'dsub' 'sub16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 567 [4/4] (4.33ns)   --->   "%add17 = dadd i64 %c0_x_10, i64 %sub15" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 567 'dadd' 'add17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 568 [4/4] (4.33ns)   --->   "%add18 = dadd i64 %c0_y_10, i64 %sub16" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 568 'dadd' 'add18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 569 [4/4] (4.33ns)   --->   "%sub = dsub i64 %c0_x_10, i64 %sub15" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 569 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 570 [4/4] (4.33ns)   --->   "%sub19 = dsub i64 %c0_y_10, i64 %sub16" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 570 'dsub' 'sub19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 571 [3/4] (4.33ns)   --->   "%add17 = dadd i64 %c0_x_10, i64 %sub15" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 571 'dadd' 'add17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 572 [3/4] (4.33ns)   --->   "%add18 = dadd i64 %c0_y_10, i64 %sub16" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 572 'dadd' 'add18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 573 [3/4] (4.33ns)   --->   "%sub = dsub i64 %c0_x_10, i64 %sub15" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 573 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 574 [3/4] (4.33ns)   --->   "%sub19 = dsub i64 %c0_y_10, i64 %sub16" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 574 'dsub' 'sub19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 575 [2/4] (4.33ns)   --->   "%add17 = dadd i64 %c0_x_10, i64 %sub15" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 575 'dadd' 'add17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 576 [2/4] (4.33ns)   --->   "%add18 = dadd i64 %c0_y_10, i64 %sub16" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 576 'dadd' 'add18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 577 [2/4] (4.33ns)   --->   "%sub = dsub i64 %c0_x_10, i64 %sub15" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 577 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 578 [2/4] (4.33ns)   --->   "%sub19 = dsub i64 %c0_y_10, i64 %sub16" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 578 'dsub' 'sub19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.04>
ST_31 : Operation 579 [1/4] (4.33ns)   --->   "%add17 = dadd i64 %c0_x_10, i64 %sub15" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 579 'dadd' 'add17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 580 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add17, i3 %data_x_addr_6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 580 'store' 'store_ln150' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_31 : Operation 581 [1/4] (4.33ns)   --->   "%add18 = dadd i64 %c0_y_10, i64 %sub16" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 581 'dadd' 'add18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 582 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %add18, i3 %data_y_addr_6" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 582 'store' 'store_ln150' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_31 : Operation 583 [1/4] (4.33ns)   --->   "%sub = dsub i64 %c0_x_10, i64 %sub15" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 583 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 584 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub, i3 %data_x_addr_7" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 584 'store' 'store_ln150' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_31 : Operation 585 [1/4] (4.33ns)   --->   "%sub19 = dsub i64 %c0_y_10, i64 %sub16" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 585 'dsub' 'sub19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 586 [1/1] (0.71ns)   --->   "%store_ln150 = store i64 %sub19, i3 %data_y_addr_7" [data/benchmarks/transposed_fft/transposed_fft.c:150]   --->   Operation 586 'store' 'store_ln150' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 32 <SV = 31> <Delay = 4.65>
ST_32 : Operation 587 [2/2] (4.65ns)   --->   "%call_ln153 = call void @twiddles8, i64 %data_x, i64 %data_y, i6 %trunc_ln153, i10 512, i32 %twiddles8_reversed8, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [data/benchmarks/transposed_fft/transposed_fft.c:153]   --->   Operation 587 'call' 'call_ln153' <Predicate = true> <Delay = 4.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 588 [1/2] (0.00ns)   --->   "%call_ln153 = call void @twiddles8, i64 %data_x, i64 %data_y, i6 %trunc_ln153, i10 512, i32 %twiddles8_reversed8, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [data/benchmarks/transposed_fft/transposed_fft.c:153]   --->   Operation 588 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.71>
ST_34 : Operation 589 [2/2] (0.71ns)   --->   "%data_x_load = load i3 %data_x_addr" [data/benchmarks/transposed_fft/transposed_fft.c:156]   --->   Operation 589 'load' 'data_x_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_34 : Operation 590 [2/2] (0.71ns)   --->   "%data_x_load_1 = load i3 %data_x_addr_1" [data/benchmarks/transposed_fft/transposed_fft.c:157]   --->   Operation 590 'load' 'data_x_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_34 : Operation 591 [2/2] (0.71ns)   --->   "%data_y_load = load i3 %data_y_addr" [data/benchmarks/transposed_fft/transposed_fft.c:165]   --->   Operation 591 'load' 'data_y_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_34 : Operation 592 [2/2] (0.71ns)   --->   "%data_y_load_1 = load i3 %data_y_addr_1" [data/benchmarks/transposed_fft/transposed_fft.c:166]   --->   Operation 592 'load' 'data_y_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 35 <SV = 34> <Delay = 1.91>
ST_35 : Operation 593 [1/2] (0.71ns)   --->   "%data_x_load = load i3 %data_x_addr" [data/benchmarks/transposed_fft/transposed_fft.c:156]   --->   Operation 593 'load' 'data_x_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_35 : Operation 594 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln153, i3 0" [data/benchmarks/transposed_fft/transposed_fft.c:156]   --->   Operation 594 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i9 %shl_ln" [data/benchmarks/transposed_fft/transposed_fft.c:156]   --->   Operation 595 'zext' 'zext_ln156' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 596 [1/1] (0.00ns)   --->   "%DATA_x_addr = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln156" [data/benchmarks/transposed_fft/transposed_fft.c:156]   --->   Operation 596 'getelementptr' 'DATA_x_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 597 [1/1] (1.20ns)   --->   "%store_ln156 = store i64 %data_x_load, i9 %DATA_x_addr" [data/benchmarks/transposed_fft/transposed_fft.c:156]   --->   Operation 597 'store' 'store_ln156' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_35 : Operation 598 [1/2] (0.71ns)   --->   "%data_x_load_1 = load i3 %data_x_addr_1" [data/benchmarks/transposed_fft/transposed_fft.c:157]   --->   Operation 598 'load' 'data_x_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_35 : Operation 599 [1/1] (0.00ns)   --->   "%or_ln157 = or i9 %shl_ln, i9 1" [data/benchmarks/transposed_fft/transposed_fft.c:157]   --->   Operation 599 'or' 'or_ln157' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i9 %or_ln157" [data/benchmarks/transposed_fft/transposed_fft.c:157]   --->   Operation 600 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 601 [1/1] (0.00ns)   --->   "%DATA_x_addr_1 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln157" [data/benchmarks/transposed_fft/transposed_fft.c:157]   --->   Operation 601 'getelementptr' 'DATA_x_addr_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 602 [1/1] (1.20ns)   --->   "%store_ln157 = store i64 %data_x_load_1, i9 %DATA_x_addr_1" [data/benchmarks/transposed_fft/transposed_fft.c:157]   --->   Operation 602 'store' 'store_ln157' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_35 : Operation 603 [2/2] (0.71ns)   --->   "%data_x_load_2 = load i3 %data_x_addr_2" [data/benchmarks/transposed_fft/transposed_fft.c:158]   --->   Operation 603 'load' 'data_x_load_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_35 : Operation 604 [2/2] (0.71ns)   --->   "%data_x_load_3 = load i3 %data_x_addr_3" [data/benchmarks/transposed_fft/transposed_fft.c:159]   --->   Operation 604 'load' 'data_x_load_3' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_35 : Operation 605 [1/2] (0.71ns)   --->   "%data_y_load = load i3 %data_y_addr" [data/benchmarks/transposed_fft/transposed_fft.c:165]   --->   Operation 605 'load' 'data_y_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_35 : Operation 606 [1/1] (0.00ns)   --->   "%DATA_y_addr = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln156" [data/benchmarks/transposed_fft/transposed_fft.c:165]   --->   Operation 606 'getelementptr' 'DATA_y_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 607 [1/1] (1.20ns)   --->   "%store_ln165 = store i64 %data_y_load, i9 %DATA_y_addr" [data/benchmarks/transposed_fft/transposed_fft.c:165]   --->   Operation 607 'store' 'store_ln165' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_35 : Operation 608 [1/2] (0.71ns)   --->   "%data_y_load_1 = load i3 %data_y_addr_1" [data/benchmarks/transposed_fft/transposed_fft.c:166]   --->   Operation 608 'load' 'data_y_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_35 : Operation 609 [1/1] (0.00ns)   --->   "%DATA_y_addr_1 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln157" [data/benchmarks/transposed_fft/transposed_fft.c:166]   --->   Operation 609 'getelementptr' 'DATA_y_addr_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 610 [1/1] (1.20ns)   --->   "%store_ln166 = store i64 %data_y_load_1, i9 %DATA_y_addr_1" [data/benchmarks/transposed_fft/transposed_fft.c:166]   --->   Operation 610 'store' 'store_ln166' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_35 : Operation 611 [2/2] (0.71ns)   --->   "%data_y_load_2 = load i3 %data_y_addr_2" [data/benchmarks/transposed_fft/transposed_fft.c:167]   --->   Operation 611 'load' 'data_y_load_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_35 : Operation 612 [2/2] (0.71ns)   --->   "%data_y_load_3 = load i3 %data_y_addr_3" [data/benchmarks/transposed_fft/transposed_fft.c:168]   --->   Operation 612 'load' 'data_y_load_3' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 36 <SV = 35> <Delay = 1.91>
ST_36 : Operation 613 [1/2] (0.71ns)   --->   "%data_x_load_2 = load i3 %data_x_addr_2" [data/benchmarks/transposed_fft/transposed_fft.c:158]   --->   Operation 613 'load' 'data_x_load_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_36 : Operation 614 [1/1] (0.00ns)   --->   "%or_ln158 = or i9 %shl_ln, i9 2" [data/benchmarks/transposed_fft/transposed_fft.c:158]   --->   Operation 614 'or' 'or_ln158' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i9 %or_ln158" [data/benchmarks/transposed_fft/transposed_fft.c:158]   --->   Operation 615 'zext' 'zext_ln158' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 616 [1/1] (0.00ns)   --->   "%DATA_x_addr_2 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln158" [data/benchmarks/transposed_fft/transposed_fft.c:158]   --->   Operation 616 'getelementptr' 'DATA_x_addr_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 617 [1/1] (1.20ns)   --->   "%store_ln158 = store i64 %data_x_load_2, i9 %DATA_x_addr_2" [data/benchmarks/transposed_fft/transposed_fft.c:158]   --->   Operation 617 'store' 'store_ln158' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_36 : Operation 618 [1/2] (0.71ns)   --->   "%data_x_load_3 = load i3 %data_x_addr_3" [data/benchmarks/transposed_fft/transposed_fft.c:159]   --->   Operation 618 'load' 'data_x_load_3' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_36 : Operation 619 [1/1] (0.00ns)   --->   "%or_ln159 = or i9 %shl_ln, i9 3" [data/benchmarks/transposed_fft/transposed_fft.c:159]   --->   Operation 619 'or' 'or_ln159' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i9 %or_ln159" [data/benchmarks/transposed_fft/transposed_fft.c:159]   --->   Operation 620 'zext' 'zext_ln159' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 621 [1/1] (0.00ns)   --->   "%DATA_x_addr_3 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln159" [data/benchmarks/transposed_fft/transposed_fft.c:159]   --->   Operation 621 'getelementptr' 'DATA_x_addr_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 622 [1/1] (1.20ns)   --->   "%store_ln159 = store i64 %data_x_load_3, i9 %DATA_x_addr_3" [data/benchmarks/transposed_fft/transposed_fft.c:159]   --->   Operation 622 'store' 'store_ln159' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_36 : Operation 623 [2/2] (0.71ns)   --->   "%data_x_load_4 = load i3 %data_x_addr_4" [data/benchmarks/transposed_fft/transposed_fft.c:160]   --->   Operation 623 'load' 'data_x_load_4' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_36 : Operation 624 [2/2] (0.71ns)   --->   "%data_x_load_5 = load i3 %data_x_addr_5" [data/benchmarks/transposed_fft/transposed_fft.c:161]   --->   Operation 624 'load' 'data_x_load_5' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_36 : Operation 625 [1/2] (0.71ns)   --->   "%data_y_load_2 = load i3 %data_y_addr_2" [data/benchmarks/transposed_fft/transposed_fft.c:167]   --->   Operation 625 'load' 'data_y_load_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_36 : Operation 626 [1/1] (0.00ns)   --->   "%DATA_y_addr_2 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln158" [data/benchmarks/transposed_fft/transposed_fft.c:167]   --->   Operation 626 'getelementptr' 'DATA_y_addr_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 627 [1/1] (1.20ns)   --->   "%store_ln167 = store i64 %data_y_load_2, i9 %DATA_y_addr_2" [data/benchmarks/transposed_fft/transposed_fft.c:167]   --->   Operation 627 'store' 'store_ln167' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_36 : Operation 628 [1/2] (0.71ns)   --->   "%data_y_load_3 = load i3 %data_y_addr_3" [data/benchmarks/transposed_fft/transposed_fft.c:168]   --->   Operation 628 'load' 'data_y_load_3' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_36 : Operation 629 [1/1] (0.00ns)   --->   "%DATA_y_addr_3 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln159" [data/benchmarks/transposed_fft/transposed_fft.c:168]   --->   Operation 629 'getelementptr' 'DATA_y_addr_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 630 [1/1] (1.20ns)   --->   "%store_ln168 = store i64 %data_y_load_3, i9 %DATA_y_addr_3" [data/benchmarks/transposed_fft/transposed_fft.c:168]   --->   Operation 630 'store' 'store_ln168' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_36 : Operation 631 [2/2] (0.71ns)   --->   "%data_y_load_4 = load i3 %data_y_addr_4" [data/benchmarks/transposed_fft/transposed_fft.c:169]   --->   Operation 631 'load' 'data_y_load_4' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_36 : Operation 632 [2/2] (0.71ns)   --->   "%data_y_load_5 = load i3 %data_y_addr_5" [data/benchmarks/transposed_fft/transposed_fft.c:170]   --->   Operation 632 'load' 'data_y_load_5' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 37 <SV = 36> <Delay = 1.91>
ST_37 : Operation 633 [1/2] (0.71ns)   --->   "%data_x_load_4 = load i3 %data_x_addr_4" [data/benchmarks/transposed_fft/transposed_fft.c:160]   --->   Operation 633 'load' 'data_x_load_4' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_37 : Operation 634 [1/1] (0.00ns)   --->   "%or_ln160 = or i9 %shl_ln, i9 4" [data/benchmarks/transposed_fft/transposed_fft.c:160]   --->   Operation 634 'or' 'or_ln160' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i9 %or_ln160" [data/benchmarks/transposed_fft/transposed_fft.c:160]   --->   Operation 635 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 636 [1/1] (0.00ns)   --->   "%DATA_x_addr_4 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln160" [data/benchmarks/transposed_fft/transposed_fft.c:160]   --->   Operation 636 'getelementptr' 'DATA_x_addr_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 637 [1/1] (1.20ns)   --->   "%store_ln160 = store i64 %data_x_load_4, i9 %DATA_x_addr_4" [data/benchmarks/transposed_fft/transposed_fft.c:160]   --->   Operation 637 'store' 'store_ln160' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_37 : Operation 638 [1/2] (0.71ns)   --->   "%data_x_load_5 = load i3 %data_x_addr_5" [data/benchmarks/transposed_fft/transposed_fft.c:161]   --->   Operation 638 'load' 'data_x_load_5' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_37 : Operation 639 [1/1] (0.00ns)   --->   "%or_ln161 = or i9 %shl_ln, i9 5" [data/benchmarks/transposed_fft/transposed_fft.c:161]   --->   Operation 639 'or' 'or_ln161' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i9 %or_ln161" [data/benchmarks/transposed_fft/transposed_fft.c:161]   --->   Operation 640 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 641 [1/1] (0.00ns)   --->   "%DATA_x_addr_5 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln161" [data/benchmarks/transposed_fft/transposed_fft.c:161]   --->   Operation 641 'getelementptr' 'DATA_x_addr_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 642 [1/1] (1.20ns)   --->   "%store_ln161 = store i64 %data_x_load_5, i9 %DATA_x_addr_5" [data/benchmarks/transposed_fft/transposed_fft.c:161]   --->   Operation 642 'store' 'store_ln161' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_37 : Operation 643 [2/2] (0.71ns)   --->   "%data_x_load_6 = load i3 %data_x_addr_6" [data/benchmarks/transposed_fft/transposed_fft.c:162]   --->   Operation 643 'load' 'data_x_load_6' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_37 : Operation 644 [2/2] (0.71ns)   --->   "%data_x_load_7 = load i3 %data_x_addr_7" [data/benchmarks/transposed_fft/transposed_fft.c:163]   --->   Operation 644 'load' 'data_x_load_7' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_37 : Operation 645 [1/2] (0.71ns)   --->   "%data_y_load_4 = load i3 %data_y_addr_4" [data/benchmarks/transposed_fft/transposed_fft.c:169]   --->   Operation 645 'load' 'data_y_load_4' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_37 : Operation 646 [1/1] (0.00ns)   --->   "%DATA_y_addr_4 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln160" [data/benchmarks/transposed_fft/transposed_fft.c:169]   --->   Operation 646 'getelementptr' 'DATA_y_addr_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 647 [1/1] (1.20ns)   --->   "%store_ln169 = store i64 %data_y_load_4, i9 %DATA_y_addr_4" [data/benchmarks/transposed_fft/transposed_fft.c:169]   --->   Operation 647 'store' 'store_ln169' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_37 : Operation 648 [1/2] (0.71ns)   --->   "%data_y_load_5 = load i3 %data_y_addr_5" [data/benchmarks/transposed_fft/transposed_fft.c:170]   --->   Operation 648 'load' 'data_y_load_5' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_37 : Operation 649 [1/1] (0.00ns)   --->   "%DATA_y_addr_5 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln161" [data/benchmarks/transposed_fft/transposed_fft.c:170]   --->   Operation 649 'getelementptr' 'DATA_y_addr_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 650 [1/1] (1.20ns)   --->   "%store_ln170 = store i64 %data_y_load_5, i9 %DATA_y_addr_5" [data/benchmarks/transposed_fft/transposed_fft.c:170]   --->   Operation 650 'store' 'store_ln170' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_37 : Operation 651 [2/2] (0.71ns)   --->   "%data_y_load_6 = load i3 %data_y_addr_6" [data/benchmarks/transposed_fft/transposed_fft.c:171]   --->   Operation 651 'load' 'data_y_load_6' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_37 : Operation 652 [2/2] (0.71ns)   --->   "%data_y_load_7 = load i3 %data_y_addr_7" [data/benchmarks/transposed_fft/transposed_fft.c:172]   --->   Operation 652 'load' 'data_y_load_7' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 38 <SV = 37> <Delay = 1.91>
ST_38 : Operation 653 [1/1] (0.00ns)   --->   "%speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/transposed_fft/transposed_fft.c:129]   --->   Operation 653 'speclooptripcount' 'speclooptripcount_ln129' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 654 [1/1] (0.00ns)   --->   "%specloopname_ln173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data/benchmarks/transposed_fft/transposed_fft.c:173]   --->   Operation 654 'specloopname' 'specloopname_ln173' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 655 [1/2] (0.71ns)   --->   "%data_x_load_6 = load i3 %data_x_addr_6" [data/benchmarks/transposed_fft/transposed_fft.c:162]   --->   Operation 655 'load' 'data_x_load_6' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 656 [1/1] (0.00ns)   --->   "%or_ln162 = or i9 %shl_ln, i9 6" [data/benchmarks/transposed_fft/transposed_fft.c:162]   --->   Operation 656 'or' 'or_ln162' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i9 %or_ln162" [data/benchmarks/transposed_fft/transposed_fft.c:162]   --->   Operation 657 'zext' 'zext_ln162' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 658 [1/1] (0.00ns)   --->   "%DATA_x_addr_6 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln162" [data/benchmarks/transposed_fft/transposed_fft.c:162]   --->   Operation 658 'getelementptr' 'DATA_x_addr_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 659 [1/1] (1.20ns)   --->   "%store_ln162 = store i64 %data_x_load_6, i9 %DATA_x_addr_6" [data/benchmarks/transposed_fft/transposed_fft.c:162]   --->   Operation 659 'store' 'store_ln162' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_38 : Operation 660 [1/2] (0.71ns)   --->   "%data_x_load_7 = load i3 %data_x_addr_7" [data/benchmarks/transposed_fft/transposed_fft.c:163]   --->   Operation 660 'load' 'data_x_load_7' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 661 [1/1] (0.00ns)   --->   "%or_ln163 = or i9 %shl_ln, i9 7" [data/benchmarks/transposed_fft/transposed_fft.c:163]   --->   Operation 661 'or' 'or_ln163' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i9 %or_ln163" [data/benchmarks/transposed_fft/transposed_fft.c:163]   --->   Operation 662 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 663 [1/1] (0.00ns)   --->   "%DATA_x_addr_7 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln163" [data/benchmarks/transposed_fft/transposed_fft.c:163]   --->   Operation 663 'getelementptr' 'DATA_x_addr_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 664 [1/1] (1.20ns)   --->   "%store_ln163 = store i64 %data_x_load_7, i9 %DATA_x_addr_7" [data/benchmarks/transposed_fft/transposed_fft.c:163]   --->   Operation 664 'store' 'store_ln163' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_38 : Operation 665 [1/2] (0.71ns)   --->   "%data_y_load_6 = load i3 %data_y_addr_6" [data/benchmarks/transposed_fft/transposed_fft.c:171]   --->   Operation 665 'load' 'data_y_load_6' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 666 [1/1] (0.00ns)   --->   "%DATA_y_addr_6 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln162" [data/benchmarks/transposed_fft/transposed_fft.c:171]   --->   Operation 666 'getelementptr' 'DATA_y_addr_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 667 [1/1] (1.20ns)   --->   "%store_ln171 = store i64 %data_y_load_6, i9 %DATA_y_addr_6" [data/benchmarks/transposed_fft/transposed_fft.c:171]   --->   Operation 667 'store' 'store_ln171' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_38 : Operation 668 [1/2] (0.71ns)   --->   "%data_y_load_7 = load i3 %data_y_addr_7" [data/benchmarks/transposed_fft/transposed_fft.c:172]   --->   Operation 668 'load' 'data_y_load_7' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_38 : Operation 669 [1/1] (0.00ns)   --->   "%DATA_y_addr_7 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln163" [data/benchmarks/transposed_fft/transposed_fft.c:172]   --->   Operation 669 'getelementptr' 'DATA_y_addr_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 670 [1/1] (1.20ns)   --->   "%store_ln172 = store i64 %data_y_load_7, i9 %DATA_y_addr_7" [data/benchmarks/transposed_fft/transposed_fft.c:172]   --->   Operation 670 'store' 'store_ln172' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_38 : Operation 671 [1/1] (0.00ns)   --->   "%br_ln128 = br void %for.inc" [data/benchmarks/transposed_fft/transposed_fft.c:128]   --->   Operation 671 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>

State 39 <SV = 2> <Delay = 1.20>
ST_39 : Operation 672 [1/1] (0.00ns)   --->   "%tid_12 = load i7 %tid_1" [data/benchmarks/transposed_fft/transposed_fft.c:178]   --->   Operation 672 'load' 'tid_12' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 673 [1/1] (0.70ns)   --->   "%icmp_ln176 = icmp_eq  i7 %tid_12, i7 64" [data/benchmarks/transposed_fft/transposed_fft.c:176]   --->   Operation 673 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 674 [1/1] (0.70ns)   --->   "%add_ln176 = add i7 %tid_12, i7 1" [data/benchmarks/transposed_fft/transposed_fft.c:176]   --->   Operation 674 'add' 'add_ln176' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 675 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %for.inc481.split, void %for.inc555.preheader" [data/benchmarks/transposed_fft/transposed_fft.c:176]   --->   Operation 675 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 676 [1/1] (0.00ns)   --->   "%offset = trunc i7 %tid_12" [data/benchmarks/transposed_fft/transposed_fft.c:178]   --->   Operation 676 'trunc' 'offset' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_39 : Operation 677 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %offset, i3 0" [data/benchmarks/transposed_fft/transposed_fft.c:181]   --->   Operation 677 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_39 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln181_1 = zext i9 %shl_ln1" [data/benchmarks/transposed_fft/transposed_fft.c:181]   --->   Operation 678 'zext' 'zext_ln181_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_39 : Operation 679 [1/1] (0.00ns)   --->   "%DATA_x_addr_8 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln181_1" [data/benchmarks/transposed_fft/transposed_fft.c:181]   --->   Operation 679 'getelementptr' 'DATA_x_addr_8' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_39 : Operation 680 [2/2] (1.20ns)   --->   "%DATA_x_load = load i9 %DATA_x_addr_8" [data/benchmarks/transposed_fft/transposed_fft.c:181]   --->   Operation 680 'load' 'DATA_x_load' <Predicate = (!icmp_ln176)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_39 : Operation 681 [1/1] (0.00ns)   --->   "%or_ln182 = or i9 %shl_ln1, i9 1" [data/benchmarks/transposed_fft/transposed_fft.c:182]   --->   Operation 681 'or' 'or_ln182' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_39 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln182_1 = zext i9 %or_ln182" [data/benchmarks/transposed_fft/transposed_fft.c:182]   --->   Operation 682 'zext' 'zext_ln182_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_39 : Operation 683 [1/1] (0.00ns)   --->   "%DATA_x_addr_9 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln182_1" [data/benchmarks/transposed_fft/transposed_fft.c:182]   --->   Operation 683 'getelementptr' 'DATA_x_addr_9' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_39 : Operation 684 [2/2] (1.20ns)   --->   "%DATA_x_load_1 = load i9 %DATA_x_addr_9" [data/benchmarks/transposed_fft/transposed_fft.c:182]   --->   Operation 684 'load' 'DATA_x_load_1' <Predicate = (!icmp_ln176)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_39 : Operation 685 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %add_ln176, i7 %tid_1" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 685 'store' 'store_ln115' <Predicate = (!icmp_ln176)> <Delay = 0.38>
ST_39 : Operation 686 [1/1] (0.00ns)   --->   "%tid_2 = alloca i32 1" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 686 'alloca' 'tid_2' <Predicate = (icmp_ln176)> <Delay = 0.00>
ST_39 : Operation 687 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid_2" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 687 'store' 'store_ln115' <Predicate = (icmp_ln176)> <Delay = 0.38>
ST_39 : Operation 688 [1/1] (0.00ns)   --->   "%br_ln191 = br void %for.inc555" [data/benchmarks/transposed_fft/transposed_fft.c:191]   --->   Operation 688 'br' 'br_ln191' <Predicate = (icmp_ln176)> <Delay = 0.00>

State 40 <SV = 3> <Delay = 2.40>
ST_40 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln174_2 = zext i6 %offset" [data/benchmarks/transposed_fft/transposed_fft.c:174]   --->   Operation 689 'zext' 'zext_ln174_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 690 [1/2] (1.20ns)   --->   "%DATA_x_load = load i9 %DATA_x_addr_8" [data/benchmarks/transposed_fft/transposed_fft.c:181]   --->   Operation 690 'load' 'DATA_x_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_40 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i6 %offset" [data/benchmarks/transposed_fft/transposed_fft.c:181]   --->   Operation 691 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 692 [1/1] (0.00ns)   --->   "%smem_addr = getelementptr i64 %smem, i64 0, i64 %zext_ln181" [data/benchmarks/transposed_fft/transposed_fft.c:181]   --->   Operation 692 'getelementptr' 'smem_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 693 [1/1] (1.20ns)   --->   "%store_ln181 = store i64 %DATA_x_load, i10 %smem_addr" [data/benchmarks/transposed_fft/transposed_fft.c:181]   --->   Operation 693 'store' 'store_ln181' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_40 : Operation 694 [1/2] (1.20ns)   --->   "%DATA_x_load_1 = load i9 %DATA_x_addr_9" [data/benchmarks/transposed_fft/transposed_fft.c:182]   --->   Operation 694 'load' 'DATA_x_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_40 : Operation 695 [1/1] (0.71ns)   --->   "%add_ln182 = add i9 %zext_ln174_2, i9 264" [data/benchmarks/transposed_fft/transposed_fft.c:182]   --->   Operation 695 'add' 'add_ln182' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i9 %add_ln182" [data/benchmarks/transposed_fft/transposed_fft.c:182]   --->   Operation 696 'zext' 'zext_ln182' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 697 [1/1] (0.00ns)   --->   "%smem_addr_1 = getelementptr i64 %smem, i64 0, i64 %zext_ln182" [data/benchmarks/transposed_fft/transposed_fft.c:182]   --->   Operation 697 'getelementptr' 'smem_addr_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 698 [1/1] (1.20ns)   --->   "%store_ln182 = store i64 %DATA_x_load_1, i10 %smem_addr_1" [data/benchmarks/transposed_fft/transposed_fft.c:182]   --->   Operation 698 'store' 'store_ln182' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_40 : Operation 699 [1/1] (0.00ns)   --->   "%or_ln183 = or i9 %shl_ln1, i9 4" [data/benchmarks/transposed_fft/transposed_fft.c:183]   --->   Operation 699 'or' 'or_ln183' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln183_1 = zext i9 %or_ln183" [data/benchmarks/transposed_fft/transposed_fft.c:183]   --->   Operation 700 'zext' 'zext_ln183_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 701 [1/1] (0.00ns)   --->   "%DATA_x_addr_10 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln183_1" [data/benchmarks/transposed_fft/transposed_fft.c:183]   --->   Operation 701 'getelementptr' 'DATA_x_addr_10' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 702 [2/2] (1.20ns)   --->   "%DATA_x_load_2 = load i9 %DATA_x_addr_10" [data/benchmarks/transposed_fft/transposed_fft.c:183]   --->   Operation 702 'load' 'DATA_x_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_40 : Operation 703 [1/1] (0.00ns)   --->   "%or_ln184 = or i9 %shl_ln1, i9 5" [data/benchmarks/transposed_fft/transposed_fft.c:184]   --->   Operation 703 'or' 'or_ln184' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i9 %or_ln184" [data/benchmarks/transposed_fft/transposed_fft.c:184]   --->   Operation 704 'zext' 'zext_ln184_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 705 [1/1] (0.00ns)   --->   "%DATA_x_addr_11 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln184_1" [data/benchmarks/transposed_fft/transposed_fft.c:184]   --->   Operation 705 'getelementptr' 'DATA_x_addr_11' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 706 [2/2] (1.20ns)   --->   "%DATA_x_load_3 = load i9 %DATA_x_addr_11" [data/benchmarks/transposed_fft/transposed_fft.c:184]   --->   Operation 706 'load' 'DATA_x_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 41 <SV = 4> <Delay = 2.40>
ST_41 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i6 %offset" [data/benchmarks/transposed_fft/transposed_fft.c:174]   --->   Operation 707 'zext' 'zext_ln174_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 708 [1/2] (1.20ns)   --->   "%DATA_x_load_2 = load i9 %DATA_x_addr_10" [data/benchmarks/transposed_fft/transposed_fft.c:183]   --->   Operation 708 'load' 'DATA_x_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_41 : Operation 709 [1/1] (0.70ns)   --->   "%add_ln183 = add i8 %zext_ln174_1, i8 66" [data/benchmarks/transposed_fft/transposed_fft.c:183]   --->   Operation 709 'add' 'add_ln183' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i8 %add_ln183" [data/benchmarks/transposed_fft/transposed_fft.c:183]   --->   Operation 710 'zext' 'zext_ln183' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 711 [1/1] (0.00ns)   --->   "%smem_addr_2 = getelementptr i64 %smem, i64 0, i64 %zext_ln183" [data/benchmarks/transposed_fft/transposed_fft.c:183]   --->   Operation 711 'getelementptr' 'smem_addr_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 712 [1/1] (1.20ns)   --->   "%store_ln183 = store i64 %DATA_x_load_2, i10 %smem_addr_2" [data/benchmarks/transposed_fft/transposed_fft.c:183]   --->   Operation 712 'store' 'store_ln183' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_41 : Operation 713 [1/2] (1.20ns)   --->   "%DATA_x_load_3 = load i9 %DATA_x_addr_11" [data/benchmarks/transposed_fft/transposed_fft.c:184]   --->   Operation 713 'load' 'DATA_x_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_41 : Operation 714 [1/1] (0.71ns)   --->   "%add_ln184 = add i9 %zext_ln174_2, i9 330" [data/benchmarks/transposed_fft/transposed_fft.c:184]   --->   Operation 714 'add' 'add_ln184' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i9 %add_ln184" [data/benchmarks/transposed_fft/transposed_fft.c:184]   --->   Operation 715 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 716 [1/1] (0.00ns)   --->   "%smem_addr_3 = getelementptr i64 %smem, i64 0, i64 %zext_ln184" [data/benchmarks/transposed_fft/transposed_fft.c:184]   --->   Operation 716 'getelementptr' 'smem_addr_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 717 [1/1] (1.20ns)   --->   "%store_ln184 = store i64 %DATA_x_load_3, i10 %smem_addr_3" [data/benchmarks/transposed_fft/transposed_fft.c:184]   --->   Operation 717 'store' 'store_ln184' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_41 : Operation 718 [1/1] (0.00ns)   --->   "%or_ln185 = or i9 %shl_ln1, i9 2" [data/benchmarks/transposed_fft/transposed_fft.c:185]   --->   Operation 718 'or' 'or_ln185' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln185_1 = zext i9 %or_ln185" [data/benchmarks/transposed_fft/transposed_fft.c:185]   --->   Operation 719 'zext' 'zext_ln185_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 720 [1/1] (0.00ns)   --->   "%DATA_x_addr_12 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln185_1" [data/benchmarks/transposed_fft/transposed_fft.c:185]   --->   Operation 720 'getelementptr' 'DATA_x_addr_12' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 721 [2/2] (1.20ns)   --->   "%DATA_x_load_4 = load i9 %DATA_x_addr_12" [data/benchmarks/transposed_fft/transposed_fft.c:185]   --->   Operation 721 'load' 'DATA_x_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_41 : Operation 722 [1/1] (0.00ns)   --->   "%or_ln186 = or i9 %shl_ln1, i9 3" [data/benchmarks/transposed_fft/transposed_fft.c:186]   --->   Operation 722 'or' 'or_ln186' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i9 %or_ln186" [data/benchmarks/transposed_fft/transposed_fft.c:186]   --->   Operation 723 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 724 [1/1] (0.00ns)   --->   "%DATA_x_addr_13 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln186" [data/benchmarks/transposed_fft/transposed_fft.c:186]   --->   Operation 724 'getelementptr' 'DATA_x_addr_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 725 [2/2] (1.20ns)   --->   "%DATA_x_load_5 = load i9 %DATA_x_addr_13" [data/benchmarks/transposed_fft/transposed_fft.c:186]   --->   Operation 725 'load' 'DATA_x_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 42 <SV = 5> <Delay = 2.40>
ST_42 : Operation 726 [1/2] (1.20ns)   --->   "%DATA_x_load_4 = load i9 %DATA_x_addr_12" [data/benchmarks/transposed_fft/transposed_fft.c:185]   --->   Operation 726 'load' 'DATA_x_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_42 : Operation 727 [1/1] (0.70ns)   --->   "%add_ln185 = add i8 %zext_ln174_1, i8 132" [data/benchmarks/transposed_fft/transposed_fft.c:185]   --->   Operation 727 'add' 'add_ln185' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i8 %add_ln185" [data/benchmarks/transposed_fft/transposed_fft.c:185]   --->   Operation 728 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 729 [1/1] (0.00ns)   --->   "%smem_addr_4 = getelementptr i64 %smem, i64 0, i64 %zext_ln185" [data/benchmarks/transposed_fft/transposed_fft.c:185]   --->   Operation 729 'getelementptr' 'smem_addr_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 730 [1/1] (1.20ns)   --->   "%store_ln185 = store i64 %DATA_x_load_4, i10 %smem_addr_4" [data/benchmarks/transposed_fft/transposed_fft.c:185]   --->   Operation 730 'store' 'store_ln185' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_42 : Operation 731 [1/2] (1.20ns)   --->   "%DATA_x_load_5 = load i9 %DATA_x_addr_13" [data/benchmarks/transposed_fft/transposed_fft.c:186]   --->   Operation 731 'load' 'DATA_x_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_42 : Operation 732 [1/1] (0.70ns)   --->   "%add_ln186 = add i8 %zext_ln174_1, i8 140" [data/benchmarks/transposed_fft/transposed_fft.c:186]   --->   Operation 732 'add' 'add_ln186' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i8 %add_ln186" [data/benchmarks/transposed_fft/transposed_fft.c:186]   --->   Operation 733 'sext' 'sext_ln186' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i9 %sext_ln186" [data/benchmarks/transposed_fft/transposed_fft.c:186]   --->   Operation 734 'zext' 'zext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 735 [1/1] (0.00ns)   --->   "%smem_addr_5 = getelementptr i64 %smem, i64 0, i64 %zext_ln186_1" [data/benchmarks/transposed_fft/transposed_fft.c:186]   --->   Operation 735 'getelementptr' 'smem_addr_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 736 [1/1] (1.20ns)   --->   "%store_ln186 = store i64 %DATA_x_load_5, i10 %smem_addr_5" [data/benchmarks/transposed_fft/transposed_fft.c:186]   --->   Operation 736 'store' 'store_ln186' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_42 : Operation 737 [1/1] (0.00ns)   --->   "%or_ln187 = or i9 %shl_ln1, i9 6" [data/benchmarks/transposed_fft/transposed_fft.c:187]   --->   Operation 737 'or' 'or_ln187' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln187_1 = zext i9 %or_ln187" [data/benchmarks/transposed_fft/transposed_fft.c:187]   --->   Operation 738 'zext' 'zext_ln187_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 739 [1/1] (0.00ns)   --->   "%DATA_x_addr_14 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln187_1" [data/benchmarks/transposed_fft/transposed_fft.c:187]   --->   Operation 739 'getelementptr' 'DATA_x_addr_14' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 740 [2/2] (1.20ns)   --->   "%DATA_x_load_6 = load i9 %DATA_x_addr_14" [data/benchmarks/transposed_fft/transposed_fft.c:187]   --->   Operation 740 'load' 'DATA_x_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_42 : Operation 741 [1/1] (0.00ns)   --->   "%or_ln188 = or i9 %shl_ln1, i9 7" [data/benchmarks/transposed_fft/transposed_fft.c:188]   --->   Operation 741 'or' 'or_ln188' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln188_1 = zext i9 %or_ln188" [data/benchmarks/transposed_fft/transposed_fft.c:188]   --->   Operation 742 'zext' 'zext_ln188_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 743 [1/1] (0.00ns)   --->   "%DATA_x_addr_15 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln188_1" [data/benchmarks/transposed_fft/transposed_fft.c:188]   --->   Operation 743 'getelementptr' 'DATA_x_addr_15' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 744 [2/2] (1.20ns)   --->   "%DATA_x_load_7 = load i9 %DATA_x_addr_15" [data/benchmarks/transposed_fft/transposed_fft.c:188]   --->   Operation 744 'load' 'DATA_x_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 43 <SV = 6> <Delay = 2.40>
ST_43 : Operation 745 [1/1] (0.00ns)   --->   "%speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/transposed_fft/transposed_fft.c:177]   --->   Operation 745 'speclooptripcount' 'speclooptripcount_ln177' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 746 [1/1] (0.00ns)   --->   "%specloopname_ln189 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [data/benchmarks/transposed_fft/transposed_fft.c:189]   --->   Operation 746 'specloopname' 'specloopname_ln189' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i6 %offset" [data/benchmarks/transposed_fft/transposed_fft.c:174]   --->   Operation 747 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 748 [1/2] (1.20ns)   --->   "%DATA_x_load_6 = load i9 %DATA_x_addr_14" [data/benchmarks/transposed_fft/transposed_fft.c:187]   --->   Operation 748 'load' 'DATA_x_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_43 : Operation 749 [1/1] (0.71ns)   --->   "%add_ln187 = add i9 %zext_ln174_2, i9 198" [data/benchmarks/transposed_fft/transposed_fft.c:187]   --->   Operation 749 'add' 'add_ln187' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i9 %add_ln187" [data/benchmarks/transposed_fft/transposed_fft.c:187]   --->   Operation 750 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 751 [1/1] (0.00ns)   --->   "%smem_addr_6 = getelementptr i64 %smem, i64 0, i64 %zext_ln187" [data/benchmarks/transposed_fft/transposed_fft.c:187]   --->   Operation 751 'getelementptr' 'smem_addr_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 752 [1/1] (1.20ns)   --->   "%store_ln187 = store i64 %DATA_x_load_6, i10 %smem_addr_6" [data/benchmarks/transposed_fft/transposed_fft.c:187]   --->   Operation 752 'store' 'store_ln187' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_43 : Operation 753 [1/2] (1.20ns)   --->   "%DATA_x_load_7 = load i9 %DATA_x_addr_15" [data/benchmarks/transposed_fft/transposed_fft.c:188]   --->   Operation 753 'load' 'DATA_x_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_43 : Operation 754 [1/1] (0.72ns)   --->   "%add_ln188 = add i10 %zext_ln174, i10 462" [data/benchmarks/transposed_fft/transposed_fft.c:188]   --->   Operation 754 'add' 'add_ln188' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i10 %add_ln188" [data/benchmarks/transposed_fft/transposed_fft.c:188]   --->   Operation 755 'zext' 'zext_ln188' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 756 [1/1] (0.00ns)   --->   "%smem_addr_7 = getelementptr i64 %smem, i64 0, i64 %zext_ln188" [data/benchmarks/transposed_fft/transposed_fft.c:188]   --->   Operation 756 'getelementptr' 'smem_addr_7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 757 [1/1] (1.20ns)   --->   "%store_ln188 = store i64 %DATA_x_load_7, i10 %smem_addr_7" [data/benchmarks/transposed_fft/transposed_fft.c:188]   --->   Operation 757 'store' 'store_ln188' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_43 : Operation 758 [1/1] (0.00ns)   --->   "%br_ln176 = br void %for.inc481" [data/benchmarks/transposed_fft/transposed_fft.c:176]   --->   Operation 758 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>

State 44 <SV = 3> <Delay = 2.64>
ST_44 : Operation 759 [1/1] (0.00ns)   --->   "%tid_13 = load i7 %tid_2" [data/benchmarks/transposed_fft/transposed_fft.c:197]   --->   Operation 759 'load' 'tid_13' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 760 [1/1] (0.70ns)   --->   "%icmp_ln191 = icmp_eq  i7 %tid_13, i7 64" [data/benchmarks/transposed_fft/transposed_fft.c:191]   --->   Operation 760 'icmp' 'icmp_ln191' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 761 [1/1] (0.70ns)   --->   "%add_ln191 = add i7 %tid_13, i7 1" [data/benchmarks/transposed_fft/transposed_fft.c:191]   --->   Operation 761 'add' 'add_ln191' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 762 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln191, void %for.inc555.split, void %for.inc629.preheader" [data/benchmarks/transposed_fft/transposed_fft.c:191]   --->   Operation 762 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 763 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i7 %tid_13" [data/benchmarks/transposed_fft/transposed_fft.c:193]   --->   Operation 763 'trunc' 'trunc_ln193' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_44 : Operation 764 [1/1] (0.00ns)   --->   "%hi = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %tid_13, i32 3, i32 5" [data/benchmarks/transposed_fft/transposed_fft.c:193]   --->   Operation 764 'partselect' 'hi' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_44 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i3 %hi" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 765 'zext' 'zext_ln115' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_44 : Operation 766 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i2.i3.i1, i3 %trunc_ln193, i2 0, i3 %trunc_ln193, i1 0" [data/benchmarks/transposed_fft/transposed_fft.c:195]   --->   Operation 766 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_44 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i9 %or_ln" [data/benchmarks/transposed_fft/transposed_fft.c:195]   --->   Operation 767 'zext' 'zext_ln195' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_44 : Operation 768 [1/1] (0.71ns)   --->   "%offset_1 = add i10 %zext_ln195, i10 %zext_ln115" [data/benchmarks/transposed_fft/transposed_fft.c:195]   --->   Operation 768 'add' 'offset_1' <Predicate = (!icmp_ln191)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i10 %offset_1" [data/benchmarks/transposed_fft/transposed_fft.c:197]   --->   Operation 769 'zext' 'zext_ln197' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_44 : Operation 770 [1/1] (0.00ns)   --->   "%smem_addr_8 = getelementptr i64 %smem, i64 0, i64 %zext_ln197" [data/benchmarks/transposed_fft/transposed_fft.c:197]   --->   Operation 770 'getelementptr' 'smem_addr_8' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_44 : Operation 771 [2/2] (1.20ns)   --->   "%smem_load = load i10 %smem_addr_8" [data/benchmarks/transposed_fft/transposed_fft.c:197]   --->   Operation 771 'load' 'smem_load' <Predicate = (!icmp_ln191)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_44 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i7 %tid_13" [data/benchmarks/transposed_fft/transposed_fft.c:197]   --->   Operation 772 'trunc' 'trunc_ln197' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_44 : Operation 773 [1/1] (0.72ns)   --->   "%add_ln198 = add i10 %offset_1, i10 32" [data/benchmarks/transposed_fft/transposed_fft.c:198]   --->   Operation 773 'add' 'add_ln198' <Predicate = (!icmp_ln191)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i10 %add_ln198" [data/benchmarks/transposed_fft/transposed_fft.c:198]   --->   Operation 774 'zext' 'zext_ln198' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_44 : Operation 775 [1/1] (0.00ns)   --->   "%smem_addr_9 = getelementptr i64 %smem, i64 0, i64 %zext_ln198" [data/benchmarks/transposed_fft/transposed_fft.c:198]   --->   Operation 775 'getelementptr' 'smem_addr_9' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_44 : Operation 776 [2/2] (1.20ns)   --->   "%smem_load_1 = load i10 %smem_addr_9" [data/benchmarks/transposed_fft/transposed_fft.c:198]   --->   Operation 776 'load' 'smem_load_1' <Predicate = (!icmp_ln191)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_44 : Operation 777 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %add_ln191, i7 %tid_2" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 777 'store' 'store_ln115' <Predicate = (!icmp_ln191)> <Delay = 0.38>
ST_44 : Operation 778 [1/1] (0.00ns)   --->   "%tid_3 = alloca i32 1" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 778 'alloca' 'tid_3' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_44 : Operation 779 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid_3" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 779 'store' 'store_ln115' <Predicate = (icmp_ln191)> <Delay = 0.38>
ST_44 : Operation 780 [1/1] (0.00ns)   --->   "%br_ln208 = br void %for.inc629" [data/benchmarks/transposed_fft/transposed_fft.c:208]   --->   Operation 780 'br' 'br_ln208' <Predicate = (icmp_ln191)> <Delay = 0.00>

State 45 <SV = 4> <Delay = 2.40>
ST_45 : Operation 781 [1/2] (1.20ns)   --->   "%smem_load = load i10 %smem_addr_8" [data/benchmarks/transposed_fft/transposed_fft.c:197]   --->   Operation 781 'load' 'smem_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_45 : Operation 782 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln197, i3 0" [data/benchmarks/transposed_fft/transposed_fft.c:197]   --->   Operation 782 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln197_1 = zext i9 %shl_ln2" [data/benchmarks/transposed_fft/transposed_fft.c:197]   --->   Operation 783 'zext' 'zext_ln197_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 784 [1/1] (0.00ns)   --->   "%DATA_x_addr_16 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln197_1" [data/benchmarks/transposed_fft/transposed_fft.c:197]   --->   Operation 784 'getelementptr' 'DATA_x_addr_16' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 785 [1/1] (1.20ns)   --->   "%store_ln197 = store i64 %smem_load, i9 %DATA_x_addr_16" [data/benchmarks/transposed_fft/transposed_fft.c:197]   --->   Operation 785 'store' 'store_ln197' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_45 : Operation 786 [1/2] (1.20ns)   --->   "%smem_load_1 = load i10 %smem_addr_9" [data/benchmarks/transposed_fft/transposed_fft.c:198]   --->   Operation 786 'load' 'smem_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_45 : Operation 787 [1/1] (0.00ns)   --->   "%or_ln198 = or i9 %shl_ln2, i9 4" [data/benchmarks/transposed_fft/transposed_fft.c:198]   --->   Operation 787 'or' 'or_ln198' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln198_1 = zext i9 %or_ln198" [data/benchmarks/transposed_fft/transposed_fft.c:198]   --->   Operation 788 'zext' 'zext_ln198_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 789 [1/1] (0.00ns)   --->   "%DATA_x_addr_17 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln198_1" [data/benchmarks/transposed_fft/transposed_fft.c:198]   --->   Operation 789 'getelementptr' 'DATA_x_addr_17' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 790 [1/1] (1.20ns)   --->   "%store_ln198 = store i64 %smem_load_1, i9 %DATA_x_addr_17" [data/benchmarks/transposed_fft/transposed_fft.c:198]   --->   Operation 790 'store' 'store_ln198' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_45 : Operation 791 [1/1] (0.72ns)   --->   "%add_ln199 = add i10 %offset_1, i10 8" [data/benchmarks/transposed_fft/transposed_fft.c:199]   --->   Operation 791 'add' 'add_ln199' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i10 %add_ln199" [data/benchmarks/transposed_fft/transposed_fft.c:199]   --->   Operation 792 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 793 [1/1] (0.00ns)   --->   "%smem_addr_10 = getelementptr i64 %smem, i64 0, i64 %zext_ln199" [data/benchmarks/transposed_fft/transposed_fft.c:199]   --->   Operation 793 'getelementptr' 'smem_addr_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 794 [2/2] (1.20ns)   --->   "%smem_load_2 = load i10 %smem_addr_10" [data/benchmarks/transposed_fft/transposed_fft.c:199]   --->   Operation 794 'load' 'smem_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_45 : Operation 795 [1/1] (0.72ns)   --->   "%add_ln200 = add i10 %offset_1, i10 40" [data/benchmarks/transposed_fft/transposed_fft.c:200]   --->   Operation 795 'add' 'add_ln200' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i10 %add_ln200" [data/benchmarks/transposed_fft/transposed_fft.c:200]   --->   Operation 796 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 797 [1/1] (0.00ns)   --->   "%smem_addr_11 = getelementptr i64 %smem, i64 0, i64 %zext_ln200" [data/benchmarks/transposed_fft/transposed_fft.c:200]   --->   Operation 797 'getelementptr' 'smem_addr_11' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 798 [2/2] (1.20ns)   --->   "%smem_load_3 = load i10 %smem_addr_11" [data/benchmarks/transposed_fft/transposed_fft.c:200]   --->   Operation 798 'load' 'smem_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>

State 46 <SV = 5> <Delay = 2.40>
ST_46 : Operation 799 [1/2] (1.20ns)   --->   "%smem_load_2 = load i10 %smem_addr_10" [data/benchmarks/transposed_fft/transposed_fft.c:199]   --->   Operation 799 'load' 'smem_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_46 : Operation 800 [1/1] (0.00ns)   --->   "%or_ln199 = or i9 %shl_ln2, i9 1" [data/benchmarks/transposed_fft/transposed_fft.c:199]   --->   Operation 800 'or' 'or_ln199' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln199_1 = zext i9 %or_ln199" [data/benchmarks/transposed_fft/transposed_fft.c:199]   --->   Operation 801 'zext' 'zext_ln199_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 802 [1/1] (0.00ns)   --->   "%DATA_x_addr_18 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln199_1" [data/benchmarks/transposed_fft/transposed_fft.c:199]   --->   Operation 802 'getelementptr' 'DATA_x_addr_18' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 803 [1/1] (1.20ns)   --->   "%store_ln199 = store i64 %smem_load_2, i9 %DATA_x_addr_18" [data/benchmarks/transposed_fft/transposed_fft.c:199]   --->   Operation 803 'store' 'store_ln199' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_46 : Operation 804 [1/2] (1.20ns)   --->   "%smem_load_3 = load i10 %smem_addr_11" [data/benchmarks/transposed_fft/transposed_fft.c:200]   --->   Operation 804 'load' 'smem_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_46 : Operation 805 [1/1] (0.00ns)   --->   "%or_ln200 = or i9 %shl_ln2, i9 5" [data/benchmarks/transposed_fft/transposed_fft.c:200]   --->   Operation 805 'or' 'or_ln200' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i9 %or_ln200" [data/benchmarks/transposed_fft/transposed_fft.c:200]   --->   Operation 806 'zext' 'zext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 807 [1/1] (0.00ns)   --->   "%DATA_x_addr_19 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln200_1" [data/benchmarks/transposed_fft/transposed_fft.c:200]   --->   Operation 807 'getelementptr' 'DATA_x_addr_19' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 808 [1/1] (1.20ns)   --->   "%store_ln200 = store i64 %smem_load_3, i9 %DATA_x_addr_19" [data/benchmarks/transposed_fft/transposed_fft.c:200]   --->   Operation 808 'store' 'store_ln200' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_46 : Operation 809 [1/1] (0.72ns)   --->   "%add_ln201 = add i10 %offset_1, i10 16" [data/benchmarks/transposed_fft/transposed_fft.c:201]   --->   Operation 809 'add' 'add_ln201' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i10 %add_ln201" [data/benchmarks/transposed_fft/transposed_fft.c:201]   --->   Operation 810 'zext' 'zext_ln201' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 811 [1/1] (0.00ns)   --->   "%smem_addr_12 = getelementptr i64 %smem, i64 0, i64 %zext_ln201" [data/benchmarks/transposed_fft/transposed_fft.c:201]   --->   Operation 811 'getelementptr' 'smem_addr_12' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 812 [2/2] (1.20ns)   --->   "%smem_load_4 = load i10 %smem_addr_12" [data/benchmarks/transposed_fft/transposed_fft.c:201]   --->   Operation 812 'load' 'smem_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_46 : Operation 813 [1/1] (0.72ns)   --->   "%add_ln202 = add i10 %offset_1, i10 48" [data/benchmarks/transposed_fft/transposed_fft.c:202]   --->   Operation 813 'add' 'add_ln202' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i10 %add_ln202" [data/benchmarks/transposed_fft/transposed_fft.c:202]   --->   Operation 814 'zext' 'zext_ln202' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 815 [1/1] (0.00ns)   --->   "%smem_addr_13 = getelementptr i64 %smem, i64 0, i64 %zext_ln202" [data/benchmarks/transposed_fft/transposed_fft.c:202]   --->   Operation 815 'getelementptr' 'smem_addr_13' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 816 [2/2] (1.20ns)   --->   "%smem_load_5 = load i10 %smem_addr_13" [data/benchmarks/transposed_fft/transposed_fft.c:202]   --->   Operation 816 'load' 'smem_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>

State 47 <SV = 6> <Delay = 2.40>
ST_47 : Operation 817 [1/2] (1.20ns)   --->   "%smem_load_4 = load i10 %smem_addr_12" [data/benchmarks/transposed_fft/transposed_fft.c:201]   --->   Operation 817 'load' 'smem_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_47 : Operation 818 [1/1] (0.00ns)   --->   "%or_ln201 = or i9 %shl_ln2, i9 2" [data/benchmarks/transposed_fft/transposed_fft.c:201]   --->   Operation 818 'or' 'or_ln201' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln201_1 = zext i9 %or_ln201" [data/benchmarks/transposed_fft/transposed_fft.c:201]   --->   Operation 819 'zext' 'zext_ln201_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 820 [1/1] (0.00ns)   --->   "%DATA_x_addr_20 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln201_1" [data/benchmarks/transposed_fft/transposed_fft.c:201]   --->   Operation 820 'getelementptr' 'DATA_x_addr_20' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 821 [1/1] (1.20ns)   --->   "%store_ln201 = store i64 %smem_load_4, i9 %DATA_x_addr_20" [data/benchmarks/transposed_fft/transposed_fft.c:201]   --->   Operation 821 'store' 'store_ln201' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_47 : Operation 822 [1/2] (1.20ns)   --->   "%smem_load_5 = load i10 %smem_addr_13" [data/benchmarks/transposed_fft/transposed_fft.c:202]   --->   Operation 822 'load' 'smem_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_47 : Operation 823 [1/1] (0.00ns)   --->   "%or_ln202 = or i9 %shl_ln2, i9 6" [data/benchmarks/transposed_fft/transposed_fft.c:202]   --->   Operation 823 'or' 'or_ln202' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln202_1 = zext i9 %or_ln202" [data/benchmarks/transposed_fft/transposed_fft.c:202]   --->   Operation 824 'zext' 'zext_ln202_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 825 [1/1] (0.00ns)   --->   "%DATA_x_addr_21 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln202_1" [data/benchmarks/transposed_fft/transposed_fft.c:202]   --->   Operation 825 'getelementptr' 'DATA_x_addr_21' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 826 [1/1] (1.20ns)   --->   "%store_ln202 = store i64 %smem_load_5, i9 %DATA_x_addr_21" [data/benchmarks/transposed_fft/transposed_fft.c:202]   --->   Operation 826 'store' 'store_ln202' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_47 : Operation 827 [1/1] (0.72ns)   --->   "%add_ln203 = add i10 %offset_1, i10 24" [data/benchmarks/transposed_fft/transposed_fft.c:203]   --->   Operation 827 'add' 'add_ln203' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i10 %add_ln203" [data/benchmarks/transposed_fft/transposed_fft.c:203]   --->   Operation 828 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 829 [1/1] (0.00ns)   --->   "%smem_addr_14 = getelementptr i64 %smem, i64 0, i64 %zext_ln203" [data/benchmarks/transposed_fft/transposed_fft.c:203]   --->   Operation 829 'getelementptr' 'smem_addr_14' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 830 [2/2] (1.20ns)   --->   "%smem_load_6 = load i10 %smem_addr_14" [data/benchmarks/transposed_fft/transposed_fft.c:203]   --->   Operation 830 'load' 'smem_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_47 : Operation 831 [1/1] (0.72ns)   --->   "%add_ln204 = add i10 %offset_1, i10 56" [data/benchmarks/transposed_fft/transposed_fft.c:204]   --->   Operation 831 'add' 'add_ln204' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i10 %add_ln204" [data/benchmarks/transposed_fft/transposed_fft.c:204]   --->   Operation 832 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 833 [1/1] (0.00ns)   --->   "%smem_addr_15 = getelementptr i64 %smem, i64 0, i64 %zext_ln204" [data/benchmarks/transposed_fft/transposed_fft.c:204]   --->   Operation 833 'getelementptr' 'smem_addr_15' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 834 [2/2] (1.20ns)   --->   "%smem_load_7 = load i10 %smem_addr_15" [data/benchmarks/transposed_fft/transposed_fft.c:204]   --->   Operation 834 'load' 'smem_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>

State 48 <SV = 7> <Delay = 2.40>
ST_48 : Operation 835 [1/1] (0.00ns)   --->   "%speclooptripcount_ln192 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/transposed_fft/transposed_fft.c:192]   --->   Operation 835 'speclooptripcount' 'speclooptripcount_ln192' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 836 [1/1] (0.00ns)   --->   "%specloopname_ln205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [data/benchmarks/transposed_fft/transposed_fft.c:205]   --->   Operation 836 'specloopname' 'specloopname_ln205' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 837 [1/2] (1.20ns)   --->   "%smem_load_6 = load i10 %smem_addr_14" [data/benchmarks/transposed_fft/transposed_fft.c:203]   --->   Operation 837 'load' 'smem_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_48 : Operation 838 [1/1] (0.00ns)   --->   "%or_ln203 = or i9 %shl_ln2, i9 3" [data/benchmarks/transposed_fft/transposed_fft.c:203]   --->   Operation 838 'or' 'or_ln203' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i9 %or_ln203" [data/benchmarks/transposed_fft/transposed_fft.c:203]   --->   Operation 839 'zext' 'zext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 840 [1/1] (0.00ns)   --->   "%DATA_x_addr_22 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln203_1" [data/benchmarks/transposed_fft/transposed_fft.c:203]   --->   Operation 840 'getelementptr' 'DATA_x_addr_22' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 841 [1/1] (1.20ns)   --->   "%store_ln203 = store i64 %smem_load_6, i9 %DATA_x_addr_22" [data/benchmarks/transposed_fft/transposed_fft.c:203]   --->   Operation 841 'store' 'store_ln203' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_48 : Operation 842 [1/2] (1.20ns)   --->   "%smem_load_7 = load i10 %smem_addr_15" [data/benchmarks/transposed_fft/transposed_fft.c:204]   --->   Operation 842 'load' 'smem_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_48 : Operation 843 [1/1] (0.00ns)   --->   "%or_ln204 = or i9 %shl_ln2, i9 7" [data/benchmarks/transposed_fft/transposed_fft.c:204]   --->   Operation 843 'or' 'or_ln204' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln204_1 = zext i9 %or_ln204" [data/benchmarks/transposed_fft/transposed_fft.c:204]   --->   Operation 844 'zext' 'zext_ln204_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 845 [1/1] (0.00ns)   --->   "%DATA_x_addr_23 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln204_1" [data/benchmarks/transposed_fft/transposed_fft.c:204]   --->   Operation 845 'getelementptr' 'DATA_x_addr_23' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 846 [1/1] (1.20ns)   --->   "%store_ln204 = store i64 %smem_load_7, i9 %DATA_x_addr_23" [data/benchmarks/transposed_fft/transposed_fft.c:204]   --->   Operation 846 'store' 'store_ln204' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_48 : Operation 847 [1/1] (0.00ns)   --->   "%br_ln191 = br void %for.inc555" [data/benchmarks/transposed_fft/transposed_fft.c:191]   --->   Operation 847 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>

State 49 <SV = 4> <Delay = 1.20>
ST_49 : Operation 848 [1/1] (0.00ns)   --->   "%tid_14 = load i7 %tid_3" [data/benchmarks/transposed_fft/transposed_fft.c:210]   --->   Operation 848 'load' 'tid_14' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 849 [1/1] (0.70ns)   --->   "%icmp_ln208 = icmp_eq  i7 %tid_14, i7 64" [data/benchmarks/transposed_fft/transposed_fft.c:208]   --->   Operation 849 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 850 [1/1] (0.70ns)   --->   "%add_ln208 = add i7 %tid_14, i7 1" [data/benchmarks/transposed_fft/transposed_fft.c:208]   --->   Operation 850 'add' 'add_ln208' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 851 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %icmp_ln208, void %for.inc629.split, void %for.inc720.preheader" [data/benchmarks/transposed_fft/transposed_fft.c:208]   --->   Operation 851 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 852 [1/1] (0.00ns)   --->   "%offset_2 = trunc i7 %tid_14" [data/benchmarks/transposed_fft/transposed_fft.c:210]   --->   Operation 852 'trunc' 'offset_2' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_49 : Operation 853 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %offset_2, i3 0" [data/benchmarks/transposed_fft/transposed_fft.c:214]   --->   Operation 853 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_49 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln214_1 = zext i9 %shl_ln3" [data/benchmarks/transposed_fft/transposed_fft.c:214]   --->   Operation 854 'zext' 'zext_ln214_1' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_49 : Operation 855 [1/1] (0.00ns)   --->   "%DATA_y_addr_8 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln214_1" [data/benchmarks/transposed_fft/transposed_fft.c:214]   --->   Operation 855 'getelementptr' 'DATA_y_addr_8' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_49 : Operation 856 [2/2] (1.20ns)   --->   "%DATA_y_load = load i9 %DATA_y_addr_8" [data/benchmarks/transposed_fft/transposed_fft.c:214]   --->   Operation 856 'load' 'DATA_y_load' <Predicate = (!icmp_ln208)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_49 : Operation 857 [1/1] (0.00ns)   --->   "%or_ln215 = or i9 %shl_ln3, i9 1" [data/benchmarks/transposed_fft/transposed_fft.c:215]   --->   Operation 857 'or' 'or_ln215' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_49 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i9 %or_ln215" [data/benchmarks/transposed_fft/transposed_fft.c:215]   --->   Operation 858 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_49 : Operation 859 [1/1] (0.00ns)   --->   "%DATA_y_addr_9 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln215_1" [data/benchmarks/transposed_fft/transposed_fft.c:215]   --->   Operation 859 'getelementptr' 'DATA_y_addr_9' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_49 : Operation 860 [2/2] (1.20ns)   --->   "%DATA_y_load_1 = load i9 %DATA_y_addr_9" [data/benchmarks/transposed_fft/transposed_fft.c:215]   --->   Operation 860 'load' 'DATA_y_load_1' <Predicate = (!icmp_ln208)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_49 : Operation 861 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %add_ln208, i7 %tid_3" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 861 'store' 'store_ln115' <Predicate = (!icmp_ln208)> <Delay = 0.38>
ST_49 : Operation 862 [1/1] (0.00ns)   --->   "%tid_4 = alloca i32 1" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 862 'alloca' 'tid_4' <Predicate = (icmp_ln208)> <Delay = 0.00>
ST_49 : Operation 863 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid_4" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 863 'store' 'store_ln115' <Predicate = (icmp_ln208)> <Delay = 0.38>
ST_49 : Operation 864 [1/1] (0.00ns)   --->   "%br_ln224 = br void %for.inc720" [data/benchmarks/transposed_fft/transposed_fft.c:224]   --->   Operation 864 'br' 'br_ln224' <Predicate = (icmp_ln208)> <Delay = 0.00>

State 50 <SV = 5> <Delay = 2.40>
ST_50 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln174_5 = zext i6 %offset_2" [data/benchmarks/transposed_fft/transposed_fft.c:174]   --->   Operation 865 'zext' 'zext_ln174_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 866 [1/2] (1.20ns)   --->   "%DATA_y_load = load i9 %DATA_y_addr_8" [data/benchmarks/transposed_fft/transposed_fft.c:214]   --->   Operation 866 'load' 'DATA_y_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_50 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i6 %offset_2" [data/benchmarks/transposed_fft/transposed_fft.c:214]   --->   Operation 867 'zext' 'zext_ln214' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 868 [1/1] (0.00ns)   --->   "%smem_addr_16 = getelementptr i64 %smem, i64 0, i64 %zext_ln214" [data/benchmarks/transposed_fft/transposed_fft.c:214]   --->   Operation 868 'getelementptr' 'smem_addr_16' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 869 [1/1] (1.20ns)   --->   "%store_ln214 = store i64 %DATA_y_load, i10 %smem_addr_16" [data/benchmarks/transposed_fft/transposed_fft.c:214]   --->   Operation 869 'store' 'store_ln214' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_50 : Operation 870 [1/2] (1.20ns)   --->   "%DATA_y_load_1 = load i9 %DATA_y_addr_9" [data/benchmarks/transposed_fft/transposed_fft.c:215]   --->   Operation 870 'load' 'DATA_y_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_50 : Operation 871 [1/1] (0.71ns)   --->   "%add_ln215 = add i9 %zext_ln174_5, i9 264" [data/benchmarks/transposed_fft/transposed_fft.c:215]   --->   Operation 871 'add' 'add_ln215' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i9 %add_ln215" [data/benchmarks/transposed_fft/transposed_fft.c:215]   --->   Operation 872 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 873 [1/1] (0.00ns)   --->   "%smem_addr_17 = getelementptr i64 %smem, i64 0, i64 %zext_ln215" [data/benchmarks/transposed_fft/transposed_fft.c:215]   --->   Operation 873 'getelementptr' 'smem_addr_17' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 874 [1/1] (1.20ns)   --->   "%store_ln215 = store i64 %DATA_y_load_1, i10 %smem_addr_17" [data/benchmarks/transposed_fft/transposed_fft.c:215]   --->   Operation 874 'store' 'store_ln215' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_50 : Operation 875 [1/1] (0.00ns)   --->   "%or_ln216 = or i9 %shl_ln3, i9 4" [data/benchmarks/transposed_fft/transposed_fft.c:216]   --->   Operation 875 'or' 'or_ln216' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln216_1 = zext i9 %or_ln216" [data/benchmarks/transposed_fft/transposed_fft.c:216]   --->   Operation 876 'zext' 'zext_ln216_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 877 [1/1] (0.00ns)   --->   "%DATA_y_addr_10 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln216_1" [data/benchmarks/transposed_fft/transposed_fft.c:216]   --->   Operation 877 'getelementptr' 'DATA_y_addr_10' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 878 [2/2] (1.20ns)   --->   "%DATA_y_load_2 = load i9 %DATA_y_addr_10" [data/benchmarks/transposed_fft/transposed_fft.c:216]   --->   Operation 878 'load' 'DATA_y_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_50 : Operation 879 [1/1] (0.00ns)   --->   "%or_ln217 = or i9 %shl_ln3, i9 5" [data/benchmarks/transposed_fft/transposed_fft.c:217]   --->   Operation 879 'or' 'or_ln217' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln217_1 = zext i9 %or_ln217" [data/benchmarks/transposed_fft/transposed_fft.c:217]   --->   Operation 880 'zext' 'zext_ln217_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 881 [1/1] (0.00ns)   --->   "%DATA_y_addr_11 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln217_1" [data/benchmarks/transposed_fft/transposed_fft.c:217]   --->   Operation 881 'getelementptr' 'DATA_y_addr_11' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 882 [2/2] (1.20ns)   --->   "%DATA_y_load_3 = load i9 %DATA_y_addr_11" [data/benchmarks/transposed_fft/transposed_fft.c:217]   --->   Operation 882 'load' 'DATA_y_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 51 <SV = 6> <Delay = 2.40>
ST_51 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln174_4 = zext i6 %offset_2" [data/benchmarks/transposed_fft/transposed_fft.c:174]   --->   Operation 883 'zext' 'zext_ln174_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 884 [1/2] (1.20ns)   --->   "%DATA_y_load_2 = load i9 %DATA_y_addr_10" [data/benchmarks/transposed_fft/transposed_fft.c:216]   --->   Operation 884 'load' 'DATA_y_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_51 : Operation 885 [1/1] (0.70ns)   --->   "%add_ln216 = add i8 %zext_ln174_4, i8 66" [data/benchmarks/transposed_fft/transposed_fft.c:216]   --->   Operation 885 'add' 'add_ln216' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i8 %add_ln216" [data/benchmarks/transposed_fft/transposed_fft.c:216]   --->   Operation 886 'zext' 'zext_ln216' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 887 [1/1] (0.00ns)   --->   "%smem_addr_18 = getelementptr i64 %smem, i64 0, i64 %zext_ln216" [data/benchmarks/transposed_fft/transposed_fft.c:216]   --->   Operation 887 'getelementptr' 'smem_addr_18' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 888 [1/1] (1.20ns)   --->   "%store_ln216 = store i64 %DATA_y_load_2, i10 %smem_addr_18" [data/benchmarks/transposed_fft/transposed_fft.c:216]   --->   Operation 888 'store' 'store_ln216' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_51 : Operation 889 [1/2] (1.20ns)   --->   "%DATA_y_load_3 = load i9 %DATA_y_addr_11" [data/benchmarks/transposed_fft/transposed_fft.c:217]   --->   Operation 889 'load' 'DATA_y_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_51 : Operation 890 [1/1] (0.71ns)   --->   "%add_ln217 = add i9 %zext_ln174_5, i9 330" [data/benchmarks/transposed_fft/transposed_fft.c:217]   --->   Operation 890 'add' 'add_ln217' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i9 %add_ln217" [data/benchmarks/transposed_fft/transposed_fft.c:217]   --->   Operation 891 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 892 [1/1] (0.00ns)   --->   "%smem_addr_19 = getelementptr i64 %smem, i64 0, i64 %zext_ln217" [data/benchmarks/transposed_fft/transposed_fft.c:217]   --->   Operation 892 'getelementptr' 'smem_addr_19' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 893 [1/1] (1.20ns)   --->   "%store_ln217 = store i64 %DATA_y_load_3, i10 %smem_addr_19" [data/benchmarks/transposed_fft/transposed_fft.c:217]   --->   Operation 893 'store' 'store_ln217' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_51 : Operation 894 [1/1] (0.00ns)   --->   "%or_ln218 = or i9 %shl_ln3, i9 2" [data/benchmarks/transposed_fft/transposed_fft.c:218]   --->   Operation 894 'or' 'or_ln218' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln218_1 = zext i9 %or_ln218" [data/benchmarks/transposed_fft/transposed_fft.c:218]   --->   Operation 895 'zext' 'zext_ln218_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 896 [1/1] (0.00ns)   --->   "%DATA_y_addr_12 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln218_1" [data/benchmarks/transposed_fft/transposed_fft.c:218]   --->   Operation 896 'getelementptr' 'DATA_y_addr_12' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 897 [2/2] (1.20ns)   --->   "%DATA_y_load_4 = load i9 %DATA_y_addr_12" [data/benchmarks/transposed_fft/transposed_fft.c:218]   --->   Operation 897 'load' 'DATA_y_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_51 : Operation 898 [1/1] (0.00ns)   --->   "%or_ln219 = or i9 %shl_ln3, i9 3" [data/benchmarks/transposed_fft/transposed_fft.c:219]   --->   Operation 898 'or' 'or_ln219' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i9 %or_ln219" [data/benchmarks/transposed_fft/transposed_fft.c:219]   --->   Operation 899 'zext' 'zext_ln219' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 900 [1/1] (0.00ns)   --->   "%DATA_y_addr_13 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln219" [data/benchmarks/transposed_fft/transposed_fft.c:219]   --->   Operation 900 'getelementptr' 'DATA_y_addr_13' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 901 [2/2] (1.20ns)   --->   "%DATA_y_load_5 = load i9 %DATA_y_addr_13" [data/benchmarks/transposed_fft/transposed_fft.c:219]   --->   Operation 901 'load' 'DATA_y_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 52 <SV = 7> <Delay = 2.40>
ST_52 : Operation 902 [1/2] (1.20ns)   --->   "%DATA_y_load_4 = load i9 %DATA_y_addr_12" [data/benchmarks/transposed_fft/transposed_fft.c:218]   --->   Operation 902 'load' 'DATA_y_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_52 : Operation 903 [1/1] (0.70ns)   --->   "%add_ln218 = add i8 %zext_ln174_4, i8 132" [data/benchmarks/transposed_fft/transposed_fft.c:218]   --->   Operation 903 'add' 'add_ln218' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i8 %add_ln218" [data/benchmarks/transposed_fft/transposed_fft.c:218]   --->   Operation 904 'zext' 'zext_ln218' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 905 [1/1] (0.00ns)   --->   "%smem_addr_20 = getelementptr i64 %smem, i64 0, i64 %zext_ln218" [data/benchmarks/transposed_fft/transposed_fft.c:218]   --->   Operation 905 'getelementptr' 'smem_addr_20' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 906 [1/1] (1.20ns)   --->   "%store_ln218 = store i64 %DATA_y_load_4, i10 %smem_addr_20" [data/benchmarks/transposed_fft/transposed_fft.c:218]   --->   Operation 906 'store' 'store_ln218' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_52 : Operation 907 [1/2] (1.20ns)   --->   "%DATA_y_load_5 = load i9 %DATA_y_addr_13" [data/benchmarks/transposed_fft/transposed_fft.c:219]   --->   Operation 907 'load' 'DATA_y_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_52 : Operation 908 [1/1] (0.70ns)   --->   "%add_ln219 = add i8 %zext_ln174_4, i8 140" [data/benchmarks/transposed_fft/transposed_fft.c:219]   --->   Operation 908 'add' 'add_ln219' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i8 %add_ln219" [data/benchmarks/transposed_fft/transposed_fft.c:219]   --->   Operation 909 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln219_1 = zext i9 %sext_ln219" [data/benchmarks/transposed_fft/transposed_fft.c:219]   --->   Operation 910 'zext' 'zext_ln219_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 911 [1/1] (0.00ns)   --->   "%smem_addr_21 = getelementptr i64 %smem, i64 0, i64 %zext_ln219_1" [data/benchmarks/transposed_fft/transposed_fft.c:219]   --->   Operation 911 'getelementptr' 'smem_addr_21' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 912 [1/1] (1.20ns)   --->   "%store_ln219 = store i64 %DATA_y_load_5, i10 %smem_addr_21" [data/benchmarks/transposed_fft/transposed_fft.c:219]   --->   Operation 912 'store' 'store_ln219' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_52 : Operation 913 [1/1] (0.00ns)   --->   "%or_ln220 = or i9 %shl_ln3, i9 6" [data/benchmarks/transposed_fft/transposed_fft.c:220]   --->   Operation 913 'or' 'or_ln220' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 914 [1/1] (0.00ns)   --->   "%zext_ln220_1 = zext i9 %or_ln220" [data/benchmarks/transposed_fft/transposed_fft.c:220]   --->   Operation 914 'zext' 'zext_ln220_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 915 [1/1] (0.00ns)   --->   "%DATA_y_addr_14 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln220_1" [data/benchmarks/transposed_fft/transposed_fft.c:220]   --->   Operation 915 'getelementptr' 'DATA_y_addr_14' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 916 [2/2] (1.20ns)   --->   "%DATA_y_load_6 = load i9 %DATA_y_addr_14" [data/benchmarks/transposed_fft/transposed_fft.c:220]   --->   Operation 916 'load' 'DATA_y_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_52 : Operation 917 [1/1] (0.00ns)   --->   "%or_ln221 = or i9 %shl_ln3, i9 7" [data/benchmarks/transposed_fft/transposed_fft.c:221]   --->   Operation 917 'or' 'or_ln221' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 918 [1/1] (0.00ns)   --->   "%zext_ln221_1 = zext i9 %or_ln221" [data/benchmarks/transposed_fft/transposed_fft.c:221]   --->   Operation 918 'zext' 'zext_ln221_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 919 [1/1] (0.00ns)   --->   "%DATA_y_addr_15 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln221_1" [data/benchmarks/transposed_fft/transposed_fft.c:221]   --->   Operation 919 'getelementptr' 'DATA_y_addr_15' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 920 [2/2] (1.20ns)   --->   "%DATA_y_load_7 = load i9 %DATA_y_addr_15" [data/benchmarks/transposed_fft/transposed_fft.c:221]   --->   Operation 920 'load' 'DATA_y_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 53 <SV = 8> <Delay = 2.40>
ST_53 : Operation 921 [1/1] (0.00ns)   --->   "%speclooptripcount_ln209 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/transposed_fft/transposed_fft.c:209]   --->   Operation 921 'speclooptripcount' 'speclooptripcount_ln209' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 922 [1/1] (0.00ns)   --->   "%specloopname_ln222 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [data/benchmarks/transposed_fft/transposed_fft.c:222]   --->   Operation 922 'specloopname' 'specloopname_ln222' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln174_3 = zext i6 %offset_2" [data/benchmarks/transposed_fft/transposed_fft.c:174]   --->   Operation 923 'zext' 'zext_ln174_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 924 [1/2] (1.20ns)   --->   "%DATA_y_load_6 = load i9 %DATA_y_addr_14" [data/benchmarks/transposed_fft/transposed_fft.c:220]   --->   Operation 924 'load' 'DATA_y_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_53 : Operation 925 [1/1] (0.71ns)   --->   "%add_ln220 = add i9 %zext_ln174_5, i9 198" [data/benchmarks/transposed_fft/transposed_fft.c:220]   --->   Operation 925 'add' 'add_ln220' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i9 %add_ln220" [data/benchmarks/transposed_fft/transposed_fft.c:220]   --->   Operation 926 'zext' 'zext_ln220' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 927 [1/1] (0.00ns)   --->   "%smem_addr_22 = getelementptr i64 %smem, i64 0, i64 %zext_ln220" [data/benchmarks/transposed_fft/transposed_fft.c:220]   --->   Operation 927 'getelementptr' 'smem_addr_22' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 928 [1/1] (1.20ns)   --->   "%store_ln220 = store i64 %DATA_y_load_6, i10 %smem_addr_22" [data/benchmarks/transposed_fft/transposed_fft.c:220]   --->   Operation 928 'store' 'store_ln220' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_53 : Operation 929 [1/2] (1.20ns)   --->   "%DATA_y_load_7 = load i9 %DATA_y_addr_15" [data/benchmarks/transposed_fft/transposed_fft.c:221]   --->   Operation 929 'load' 'DATA_y_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_53 : Operation 930 [1/1] (0.72ns)   --->   "%add_ln221 = add i10 %zext_ln174_3, i10 462" [data/benchmarks/transposed_fft/transposed_fft.c:221]   --->   Operation 930 'add' 'add_ln221' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i10 %add_ln221" [data/benchmarks/transposed_fft/transposed_fft.c:221]   --->   Operation 931 'zext' 'zext_ln221' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 932 [1/1] (0.00ns)   --->   "%smem_addr_23 = getelementptr i64 %smem, i64 0, i64 %zext_ln221" [data/benchmarks/transposed_fft/transposed_fft.c:221]   --->   Operation 932 'getelementptr' 'smem_addr_23' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 933 [1/1] (1.20ns)   --->   "%store_ln221 = store i64 %DATA_y_load_7, i10 %smem_addr_23" [data/benchmarks/transposed_fft/transposed_fft.c:221]   --->   Operation 933 'store' 'store_ln221' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_53 : Operation 934 [1/1] (0.00ns)   --->   "%br_ln208 = br void %for.inc629" [data/benchmarks/transposed_fft/transposed_fft.c:208]   --->   Operation 934 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>

State 54 <SV = 5> <Delay = 2.64>
ST_54 : Operation 935 [1/1] (0.00ns)   --->   "%tid_15 = load i7 %tid_4" [data/benchmarks/transposed_fft/transposed_fft.c:235]   --->   Operation 935 'load' 'tid_15' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 936 [1/1] (0.70ns)   --->   "%icmp_ln224 = icmp_eq  i7 %tid_15, i7 64" [data/benchmarks/transposed_fft/transposed_fft.c:224]   --->   Operation 936 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 937 [1/1] (0.70ns)   --->   "%add_ln224 = add i7 %tid_15, i7 1" [data/benchmarks/transposed_fft/transposed_fft.c:224]   --->   Operation 937 'add' 'add_ln224' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 938 [1/1] (0.00ns)   --->   "%br_ln224 = br i1 %icmp_ln224, void %for.inc720.split, void %for.inc1156.preheader" [data/benchmarks/transposed_fft/transposed_fft.c:224]   --->   Operation 938 'br' 'br_ln224' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 939 [1/1] (0.00ns)   --->   "%trunc_ln226 = trunc i7 %tid_15" [data/benchmarks/transposed_fft/transposed_fft.c:226]   --->   Operation 939 'trunc' 'trunc_ln226' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_54 : Operation 940 [1/1] (0.00ns)   --->   "%trunc_ln235 = trunc i7 %tid_15" [data/benchmarks/transposed_fft/transposed_fft.c:235]   --->   Operation 940 'trunc' 'trunc_ln235' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_54 : Operation 941 [1/1] (0.00ns)   --->   "%hi_1 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %tid_15, i32 3, i32 5" [data/benchmarks/transposed_fft/transposed_fft.c:235]   --->   Operation 941 'partselect' 'hi_1' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_54 : Operation 942 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i3 %hi_1" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 942 'zext' 'zext_ln115_1' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_54 : Operation 943 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i2.i3.i1, i3 %trunc_ln235, i2 0, i3 %trunc_ln235, i1 0" [data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 943 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_54 : Operation 944 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i9 %or_ln1" [data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 944 'zext' 'zext_ln238' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_54 : Operation 945 [1/1] (0.71ns)   --->   "%add_ln238 = add i10 %zext_ln238, i10 %zext_ln115_1" [data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 945 'add' 'add_ln238' <Predicate = (!icmp_ln224)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i10 %add_ln238" [data/benchmarks/transposed_fft/transposed_fft.c:104->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 946 'zext' 'zext_ln104' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_54 : Operation 947 [1/1] (0.00ns)   --->   "%smem_addr_24 = getelementptr i64 %smem, i64 0, i64 %zext_ln104" [data/benchmarks/transposed_fft/transposed_fft.c:104->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 947 'getelementptr' 'smem_addr_24' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_54 : Operation 948 [2/2] (1.20ns)   --->   "%smem_load_8 = load i10 %smem_addr_24" [data/benchmarks/transposed_fft/transposed_fft.c:104->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 948 'load' 'smem_load_8' <Predicate = (!icmp_ln224)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_54 : Operation 949 [1/1] (0.72ns)   --->   "%add_ln105 = add i10 %add_ln238, i10 8" [data/benchmarks/transposed_fft/transposed_fft.c:105->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 949 'add' 'add_ln105' <Predicate = (!icmp_ln224)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i10 %add_ln105" [data/benchmarks/transposed_fft/transposed_fft.c:105->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 950 'zext' 'zext_ln105' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_54 : Operation 951 [1/1] (0.00ns)   --->   "%smem_addr_25 = getelementptr i64 %smem, i64 0, i64 %zext_ln105" [data/benchmarks/transposed_fft/transposed_fft.c:105->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 951 'getelementptr' 'smem_addr_25' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_54 : Operation 952 [2/2] (1.20ns)   --->   "%smem_load_9 = load i10 %smem_addr_25" [data/benchmarks/transposed_fft/transposed_fft.c:105->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 952 'load' 'smem_load_9' <Predicate = (!icmp_ln224)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_54 : Operation 953 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %add_ln224, i7 %tid_4" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 953 'store' 'store_ln115' <Predicate = (!icmp_ln224)> <Delay = 0.38>
ST_54 : Operation 954 [1/1] (0.00ns)   --->   "%tid_5 = alloca i32 1" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 954 'alloca' 'tid_5' <Predicate = (icmp_ln224)> <Delay = 0.00>
ST_54 : Operation 955 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid_5" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 955 'store' 'store_ln115' <Predicate = (icmp_ln224)> <Delay = 0.38>
ST_54 : Operation 956 [1/1] (0.00ns)   --->   "%br_ln250 = br void %for.inc1156" [data/benchmarks/transposed_fft/transposed_fft.c:250]   --->   Operation 956 'br' 'br_ln250' <Predicate = (icmp_ln224)> <Delay = 0.00>

State 55 <SV = 6> <Delay = 2.40>
ST_55 : Operation 957 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln226, i3 0" [data/benchmarks/transposed_fft/transposed_fft.c:226]   --->   Operation 957 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i9 %shl_ln4" [data/benchmarks/transposed_fft/transposed_fft.c:226]   --->   Operation 958 'zext' 'zext_ln226' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 959 [1/1] (0.00ns)   --->   "%DATA_y_addr_16 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln226" [data/benchmarks/transposed_fft/transposed_fft.c:226]   --->   Operation 959 'getelementptr' 'DATA_y_addr_16' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 960 [1/1] (0.00ns)   --->   "%or_ln227 = or i9 %shl_ln4, i9 1" [data/benchmarks/transposed_fft/transposed_fft.c:227]   --->   Operation 960 'or' 'or_ln227' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i9 %or_ln227" [data/benchmarks/transposed_fft/transposed_fft.c:227]   --->   Operation 961 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 962 [1/1] (0.00ns)   --->   "%DATA_y_addr_17 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln227" [data/benchmarks/transposed_fft/transposed_fft.c:227]   --->   Operation 962 'getelementptr' 'DATA_y_addr_17' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 963 [1/2] (1.20ns)   --->   "%smem_load_8 = load i10 %smem_addr_24" [data/benchmarks/transposed_fft/transposed_fft.c:104->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 963 'load' 'smem_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_55 : Operation 964 [1/2] (1.20ns)   --->   "%smem_load_9 = load i10 %smem_addr_25" [data/benchmarks/transposed_fft/transposed_fft.c:105->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 964 'load' 'smem_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_55 : Operation 965 [1/1] (0.72ns)   --->   "%add_ln106 = add i10 %add_ln238, i10 16" [data/benchmarks/transposed_fft/transposed_fft.c:106->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 965 'add' 'add_ln106' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i10 %add_ln106" [data/benchmarks/transposed_fft/transposed_fft.c:106->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 966 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 967 [1/1] (0.00ns)   --->   "%smem_addr_26 = getelementptr i64 %smem, i64 0, i64 %zext_ln106" [data/benchmarks/transposed_fft/transposed_fft.c:106->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 967 'getelementptr' 'smem_addr_26' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 968 [2/2] (1.20ns)   --->   "%smem_load_10 = load i10 %smem_addr_26" [data/benchmarks/transposed_fft/transposed_fft.c:106->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 968 'load' 'smem_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_55 : Operation 969 [1/1] (0.72ns)   --->   "%add_ln107 = add i10 %add_ln238, i10 24" [data/benchmarks/transposed_fft/transposed_fft.c:107->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 969 'add' 'add_ln107' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i10 %add_ln107" [data/benchmarks/transposed_fft/transposed_fft.c:107->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 970 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 971 [1/1] (0.00ns)   --->   "%smem_addr_27 = getelementptr i64 %smem, i64 0, i64 %zext_ln107" [data/benchmarks/transposed_fft/transposed_fft.c:107->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 971 'getelementptr' 'smem_addr_27' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 972 [2/2] (1.20ns)   --->   "%smem_load_11 = load i10 %smem_addr_27" [data/benchmarks/transposed_fft/transposed_fft.c:107->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 972 'load' 'smem_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_55 : Operation 973 [1/1] (1.20ns)   --->   "%store_ln240 = store i64 %smem_load_8, i9 %DATA_y_addr_16" [data/benchmarks/transposed_fft/transposed_fft.c:240]   --->   Operation 973 'store' 'store_ln240' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_55 : Operation 974 [1/1] (1.20ns)   --->   "%store_ln241 = store i64 %smem_load_9, i9 %DATA_y_addr_17" [data/benchmarks/transposed_fft/transposed_fft.c:241]   --->   Operation 974 'store' 'store_ln241' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 56 <SV = 7> <Delay = 2.40>
ST_56 : Operation 975 [1/1] (0.00ns)   --->   "%or_ln228 = or i9 %shl_ln4, i9 2" [data/benchmarks/transposed_fft/transposed_fft.c:228]   --->   Operation 975 'or' 'or_ln228' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i9 %or_ln228" [data/benchmarks/transposed_fft/transposed_fft.c:228]   --->   Operation 976 'zext' 'zext_ln228' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 977 [1/1] (0.00ns)   --->   "%DATA_y_addr_18 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln228" [data/benchmarks/transposed_fft/transposed_fft.c:228]   --->   Operation 977 'getelementptr' 'DATA_y_addr_18' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 978 [1/1] (0.00ns)   --->   "%or_ln229 = or i9 %shl_ln4, i9 3" [data/benchmarks/transposed_fft/transposed_fft.c:229]   --->   Operation 978 'or' 'or_ln229' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i9 %or_ln229" [data/benchmarks/transposed_fft/transposed_fft.c:229]   --->   Operation 979 'zext' 'zext_ln229' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 980 [1/1] (0.00ns)   --->   "%DATA_y_addr_19 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln229" [data/benchmarks/transposed_fft/transposed_fft.c:229]   --->   Operation 980 'getelementptr' 'DATA_y_addr_19' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 981 [1/2] (1.20ns)   --->   "%smem_load_10 = load i10 %smem_addr_26" [data/benchmarks/transposed_fft/transposed_fft.c:106->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 981 'load' 'smem_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_56 : Operation 982 [1/2] (1.20ns)   --->   "%smem_load_11 = load i10 %smem_addr_27" [data/benchmarks/transposed_fft/transposed_fft.c:107->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 982 'load' 'smem_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_56 : Operation 983 [1/1] (0.72ns)   --->   "%add_ln108 = add i10 %add_ln238, i10 32" [data/benchmarks/transposed_fft/transposed_fft.c:108->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 983 'add' 'add_ln108' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 984 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i10 %add_ln108" [data/benchmarks/transposed_fft/transposed_fft.c:108->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 984 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 985 [1/1] (0.00ns)   --->   "%smem_addr_28 = getelementptr i64 %smem, i64 0, i64 %zext_ln108" [data/benchmarks/transposed_fft/transposed_fft.c:108->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 985 'getelementptr' 'smem_addr_28' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 986 [2/2] (1.20ns)   --->   "%smem_load_12 = load i10 %smem_addr_28" [data/benchmarks/transposed_fft/transposed_fft.c:108->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 986 'load' 'smem_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_56 : Operation 987 [1/1] (0.72ns)   --->   "%add_ln109 = add i10 %add_ln238, i10 40" [data/benchmarks/transposed_fft/transposed_fft.c:109->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 987 'add' 'add_ln109' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 988 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i10 %add_ln109" [data/benchmarks/transposed_fft/transposed_fft.c:109->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 988 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 989 [1/1] (0.00ns)   --->   "%smem_addr_29 = getelementptr i64 %smem, i64 0, i64 %zext_ln109" [data/benchmarks/transposed_fft/transposed_fft.c:109->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 989 'getelementptr' 'smem_addr_29' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 990 [2/2] (1.20ns)   --->   "%smem_load_13 = load i10 %smem_addr_29" [data/benchmarks/transposed_fft/transposed_fft.c:109->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 990 'load' 'smem_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_56 : Operation 991 [1/1] (1.20ns)   --->   "%store_ln242 = store i64 %smem_load_10, i9 %DATA_y_addr_18" [data/benchmarks/transposed_fft/transposed_fft.c:242]   --->   Operation 991 'store' 'store_ln242' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_56 : Operation 992 [1/1] (1.20ns)   --->   "%store_ln243 = store i64 %smem_load_11, i9 %DATA_y_addr_19" [data/benchmarks/transposed_fft/transposed_fft.c:243]   --->   Operation 992 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 57 <SV = 8> <Delay = 2.40>
ST_57 : Operation 993 [1/1] (0.00ns)   --->   "%or_ln230 = or i9 %shl_ln4, i9 4" [data/benchmarks/transposed_fft/transposed_fft.c:230]   --->   Operation 993 'or' 'or_ln230' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i9 %or_ln230" [data/benchmarks/transposed_fft/transposed_fft.c:230]   --->   Operation 994 'zext' 'zext_ln230' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 995 [1/1] (0.00ns)   --->   "%DATA_y_addr_20 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln230" [data/benchmarks/transposed_fft/transposed_fft.c:230]   --->   Operation 995 'getelementptr' 'DATA_y_addr_20' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 996 [1/1] (0.00ns)   --->   "%or_ln231 = or i9 %shl_ln4, i9 5" [data/benchmarks/transposed_fft/transposed_fft.c:231]   --->   Operation 996 'or' 'or_ln231' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i9 %or_ln231" [data/benchmarks/transposed_fft/transposed_fft.c:231]   --->   Operation 997 'zext' 'zext_ln231' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 998 [1/1] (0.00ns)   --->   "%DATA_y_addr_21 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln231" [data/benchmarks/transposed_fft/transposed_fft.c:231]   --->   Operation 998 'getelementptr' 'DATA_y_addr_21' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 999 [1/2] (1.20ns)   --->   "%smem_load_12 = load i10 %smem_addr_28" [data/benchmarks/transposed_fft/transposed_fft.c:108->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 999 'load' 'smem_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_57 : Operation 1000 [1/2] (1.20ns)   --->   "%smem_load_13 = load i10 %smem_addr_29" [data/benchmarks/transposed_fft/transposed_fft.c:109->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 1000 'load' 'smem_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_57 : Operation 1001 [1/1] (0.72ns)   --->   "%add_ln110 = add i10 %add_ln238, i10 48" [data/benchmarks/transposed_fft/transposed_fft.c:110->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 1001 'add' 'add_ln110' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1002 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i10 %add_ln110" [data/benchmarks/transposed_fft/transposed_fft.c:110->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 1002 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1003 [1/1] (0.00ns)   --->   "%smem_addr_30 = getelementptr i64 %smem, i64 0, i64 %zext_ln110" [data/benchmarks/transposed_fft/transposed_fft.c:110->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 1003 'getelementptr' 'smem_addr_30' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1004 [2/2] (1.20ns)   --->   "%smem_load_14 = load i10 %smem_addr_30" [data/benchmarks/transposed_fft/transposed_fft.c:110->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 1004 'load' 'smem_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_57 : Operation 1005 [1/1] (0.72ns)   --->   "%add_ln111 = add i10 %add_ln238, i10 56" [data/benchmarks/transposed_fft/transposed_fft.c:111->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 1005 'add' 'add_ln111' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i10 %add_ln111" [data/benchmarks/transposed_fft/transposed_fft.c:111->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 1006 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1007 [1/1] (0.00ns)   --->   "%smem_addr_31 = getelementptr i64 %smem, i64 0, i64 %zext_ln111" [data/benchmarks/transposed_fft/transposed_fft.c:111->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 1007 'getelementptr' 'smem_addr_31' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1008 [2/2] (1.20ns)   --->   "%smem_load_15 = load i10 %smem_addr_31" [data/benchmarks/transposed_fft/transposed_fft.c:111->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 1008 'load' 'smem_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_57 : Operation 1009 [1/1] (1.20ns)   --->   "%store_ln244 = store i64 %smem_load_12, i9 %DATA_y_addr_20" [data/benchmarks/transposed_fft/transposed_fft.c:244]   --->   Operation 1009 'store' 'store_ln244' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_57 : Operation 1010 [1/1] (1.20ns)   --->   "%store_ln245 = store i64 %smem_load_13, i9 %DATA_y_addr_21" [data/benchmarks/transposed_fft/transposed_fft.c:245]   --->   Operation 1010 'store' 'store_ln245' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 58 <SV = 9> <Delay = 2.40>
ST_58 : Operation 1011 [1/1] (0.00ns)   --->   "%speclooptripcount_ln225 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/transposed_fft/transposed_fft.c:225]   --->   Operation 1011 'speclooptripcount' 'speclooptripcount_ln225' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1012 [1/1] (0.00ns)   --->   "%specloopname_ln248 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [data/benchmarks/transposed_fft/transposed_fft.c:248]   --->   Operation 1012 'specloopname' 'specloopname_ln248' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1013 [1/1] (0.00ns)   --->   "%or_ln232 = or i9 %shl_ln4, i9 6" [data/benchmarks/transposed_fft/transposed_fft.c:232]   --->   Operation 1013 'or' 'or_ln232' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1014 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i9 %or_ln232" [data/benchmarks/transposed_fft/transposed_fft.c:232]   --->   Operation 1014 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1015 [1/1] (0.00ns)   --->   "%DATA_y_addr_22 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln232" [data/benchmarks/transposed_fft/transposed_fft.c:232]   --->   Operation 1015 'getelementptr' 'DATA_y_addr_22' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1016 [1/1] (0.00ns)   --->   "%or_ln233 = or i9 %shl_ln4, i9 7" [data/benchmarks/transposed_fft/transposed_fft.c:233]   --->   Operation 1016 'or' 'or_ln233' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1017 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i9 %or_ln233" [data/benchmarks/transposed_fft/transposed_fft.c:233]   --->   Operation 1017 'zext' 'zext_ln233' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1018 [1/1] (0.00ns)   --->   "%DATA_y_addr_23 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln233" [data/benchmarks/transposed_fft/transposed_fft.c:233]   --->   Operation 1018 'getelementptr' 'DATA_y_addr_23' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1019 [1/2] (1.20ns)   --->   "%smem_load_14 = load i10 %smem_addr_30" [data/benchmarks/transposed_fft/transposed_fft.c:110->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 1019 'load' 'smem_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_58 : Operation 1020 [1/2] (1.20ns)   --->   "%smem_load_15 = load i10 %smem_addr_31" [data/benchmarks/transposed_fft/transposed_fft.c:111->data/benchmarks/transposed_fft/transposed_fft.c:238]   --->   Operation 1020 'load' 'smem_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_58 : Operation 1021 [1/1] (1.20ns)   --->   "%store_ln246 = store i64 %smem_load_14, i9 %DATA_y_addr_22" [data/benchmarks/transposed_fft/transposed_fft.c:246]   --->   Operation 1021 'store' 'store_ln246' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_58 : Operation 1022 [1/1] (1.20ns)   --->   "%store_ln247 = store i64 %smem_load_15, i9 %DATA_y_addr_23" [data/benchmarks/transposed_fft/transposed_fft.c:247]   --->   Operation 1022 'store' 'store_ln247' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_58 : Operation 1023 [1/1] (0.00ns)   --->   "%br_ln224 = br void %for.inc720" [data/benchmarks/transposed_fft/transposed_fft.c:224]   --->   Operation 1023 'br' 'br_ln224' <Predicate = true> <Delay = 0.00>

State 59 <SV = 6> <Delay = 1.20>
ST_59 : Operation 1024 [1/1] (0.00ns)   --->   "%tid_16 = load i7 %tid_5" [data/benchmarks/transposed_fft/transposed_fft.c:252]   --->   Operation 1024 'load' 'tid_16' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1025 [1/1] (0.70ns)   --->   "%icmp_ln250 = icmp_eq  i7 %tid_16, i7 64" [data/benchmarks/transposed_fft/transposed_fft.c:250]   --->   Operation 1025 'icmp' 'icmp_ln250' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1026 [1/1] (0.70ns)   --->   "%add_ln250 = add i7 %tid_16, i7 1" [data/benchmarks/transposed_fft/transposed_fft.c:250]   --->   Operation 1026 'add' 'add_ln250' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1027 [1/1] (0.00ns)   --->   "%br_ln250 = br i1 %icmp_ln250, void %for.inc1156.split, void %for.inc1230.preheader" [data/benchmarks/transposed_fft/transposed_fft.c:250]   --->   Operation 1027 'br' 'br_ln250' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1028 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i7 %tid_16" [data/benchmarks/transposed_fft/transposed_fft.c:252]   --->   Operation 1028 'trunc' 'trunc_ln252' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_59 : Operation 1029 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln252, i3 0" [data/benchmarks/transposed_fft/transposed_fft.c:252]   --->   Operation 1029 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_59 : Operation 1030 [1/1] (0.00ns)   --->   "%or_ln253 = or i9 %shl_ln5, i9 1" [data/benchmarks/transposed_fft/transposed_fft.c:253]   --->   Operation 1030 'or' 'or_ln253' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_59 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i9 %or_ln253" [data/benchmarks/transposed_fft/transposed_fft.c:253]   --->   Operation 1031 'zext' 'zext_ln253' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_59 : Operation 1032 [1/1] (0.00ns)   --->   "%DATA_x_addr_25 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln253" [data/benchmarks/transposed_fft/transposed_fft.c:253]   --->   Operation 1032 'getelementptr' 'DATA_x_addr_25' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_59 : Operation 1033 [2/2] (1.20ns)   --->   "%c0_x_14 = load i9 %DATA_x_addr_25" [data/benchmarks/transposed_fft/transposed_fft.c:253]   --->   Operation 1033 'load' 'c0_x_14' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_59 : Operation 1034 [1/1] (0.00ns)   --->   "%or_ln255 = or i9 %shl_ln5, i9 3" [data/benchmarks/transposed_fft/transposed_fft.c:255]   --->   Operation 1034 'or' 'or_ln255' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_59 : Operation 1035 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i9 %or_ln255" [data/benchmarks/transposed_fft/transposed_fft.c:255]   --->   Operation 1035 'zext' 'zext_ln255' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_59 : Operation 1036 [1/1] (0.00ns)   --->   "%DATA_x_addr_27 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln255" [data/benchmarks/transposed_fft/transposed_fft.c:255]   --->   Operation 1036 'getelementptr' 'DATA_x_addr_27' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_59 : Operation 1037 [2/2] (1.20ns)   --->   "%c0_x_17 = load i9 %DATA_x_addr_27" [data/benchmarks/transposed_fft/transposed_fft.c:255]   --->   Operation 1037 'load' 'c0_x_17' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_59 : Operation 1038 [1/1] (0.00ns)   --->   "%DATA_y_addr_25 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln253" [data/benchmarks/transposed_fft/transposed_fft.c:262]   --->   Operation 1038 'getelementptr' 'DATA_y_addr_25' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_59 : Operation 1039 [2/2] (1.20ns)   --->   "%c0_y_14 = load i9 %DATA_y_addr_25" [data/benchmarks/transposed_fft/transposed_fft.c:262]   --->   Operation 1039 'load' 'c0_y_14' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_59 : Operation 1040 [1/1] (0.00ns)   --->   "%DATA_y_addr_27 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln255" [data/benchmarks/transposed_fft/transposed_fft.c:264]   --->   Operation 1040 'getelementptr' 'DATA_y_addr_27' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_59 : Operation 1041 [2/2] (1.20ns)   --->   "%c0_y_17 = load i9 %DATA_y_addr_27" [data/benchmarks/transposed_fft/transposed_fft.c:264]   --->   Operation 1041 'load' 'c0_y_17' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_59 : Operation 1042 [1/1] (0.00ns)   --->   "%hi_2 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %tid_16, i32 3, i32 5" [data/benchmarks/transposed_fft/transposed_fft.c:274]   --->   Operation 1042 'partselect' 'hi_2' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_59 : Operation 1043 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %add_ln250, i7 %tid_5" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 1043 'store' 'store_ln115' <Predicate = (!icmp_ln250)> <Delay = 0.38>
ST_59 : Operation 1044 [1/1] (0.00ns)   --->   "%tid_6 = alloca i32 1" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 1044 'alloca' 'tid_6' <Predicate = (icmp_ln250)> <Delay = 0.00>
ST_59 : Operation 1045 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid_6" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 1045 'store' 'store_ln115' <Predicate = (icmp_ln250)> <Delay = 0.38>
ST_59 : Operation 1046 [1/1] (0.00ns)   --->   "%br_ln301 = br void %for.inc1230" [data/benchmarks/transposed_fft/transposed_fft.c:301]   --->   Operation 1046 'br' 'br_ln301' <Predicate = (icmp_ln250)> <Delay = 0.00>

State 60 <SV = 7> <Delay = 1.20>
ST_60 : Operation 1047 [1/2] (1.20ns)   --->   "%c0_x_14 = load i9 %DATA_x_addr_25" [data/benchmarks/transposed_fft/transposed_fft.c:253]   --->   Operation 1047 'load' 'c0_x_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_60 : Operation 1048 [1/2] (1.20ns)   --->   "%c0_x_17 = load i9 %DATA_x_addr_27" [data/benchmarks/transposed_fft/transposed_fft.c:255]   --->   Operation 1048 'load' 'c0_x_17' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_60 : Operation 1049 [1/1] (0.00ns)   --->   "%or_ln257 = or i9 %shl_ln5, i9 5" [data/benchmarks/transposed_fft/transposed_fft.c:257]   --->   Operation 1049 'or' 'or_ln257' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1050 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i9 %or_ln257" [data/benchmarks/transposed_fft/transposed_fft.c:257]   --->   Operation 1050 'zext' 'zext_ln257' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1051 [1/1] (0.00ns)   --->   "%DATA_x_addr_29 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln257" [data/benchmarks/transposed_fft/transposed_fft.c:257]   --->   Operation 1051 'getelementptr' 'DATA_x_addr_29' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1052 [2/2] (1.20ns)   --->   "%DATA_x_load_13 = load i9 %DATA_x_addr_29" [data/benchmarks/transposed_fft/transposed_fft.c:257]   --->   Operation 1052 'load' 'DATA_x_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_60 : Operation 1053 [1/1] (0.00ns)   --->   "%or_ln259 = or i9 %shl_ln5, i9 7" [data/benchmarks/transposed_fft/transposed_fft.c:259]   --->   Operation 1053 'or' 'or_ln259' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i9 %or_ln259" [data/benchmarks/transposed_fft/transposed_fft.c:259]   --->   Operation 1054 'zext' 'zext_ln259' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1055 [1/1] (0.00ns)   --->   "%DATA_x_addr_31 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln259" [data/benchmarks/transposed_fft/transposed_fft.c:259]   --->   Operation 1055 'getelementptr' 'DATA_x_addr_31' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1056 [2/2] (1.20ns)   --->   "%DATA_x_load_15 = load i9 %DATA_x_addr_31" [data/benchmarks/transposed_fft/transposed_fft.c:259]   --->   Operation 1056 'load' 'DATA_x_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_60 : Operation 1057 [1/2] (1.20ns)   --->   "%c0_y_14 = load i9 %DATA_y_addr_25" [data/benchmarks/transposed_fft/transposed_fft.c:262]   --->   Operation 1057 'load' 'c0_y_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_60 : Operation 1058 [1/2] (1.20ns)   --->   "%c0_y_17 = load i9 %DATA_y_addr_27" [data/benchmarks/transposed_fft/transposed_fft.c:264]   --->   Operation 1058 'load' 'c0_y_17' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_60 : Operation 1059 [1/1] (0.00ns)   --->   "%DATA_y_addr_29 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln257" [data/benchmarks/transposed_fft/transposed_fft.c:266]   --->   Operation 1059 'getelementptr' 'DATA_y_addr_29' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1060 [2/2] (1.20ns)   --->   "%DATA_y_load_13 = load i9 %DATA_y_addr_29" [data/benchmarks/transposed_fft/transposed_fft.c:266]   --->   Operation 1060 'load' 'DATA_y_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_60 : Operation 1061 [1/1] (0.00ns)   --->   "%DATA_y_addr_31 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln259" [data/benchmarks/transposed_fft/transposed_fft.c:268]   --->   Operation 1061 'getelementptr' 'DATA_y_addr_31' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1062 [2/2] (1.20ns)   --->   "%DATA_y_load_15 = load i9 %DATA_y_addr_31" [data/benchmarks/transposed_fft/transposed_fft.c:268]   --->   Operation 1062 'load' 'DATA_y_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 61 <SV = 8> <Delay = 5.53>
ST_61 : Operation 1063 [1/2] (1.20ns)   --->   "%DATA_x_load_13 = load i9 %DATA_x_addr_29" [data/benchmarks/transposed_fft/transposed_fft.c:257]   --->   Operation 1063 'load' 'DATA_x_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_61 : Operation 1064 [1/2] (1.20ns)   --->   "%DATA_x_load_15 = load i9 %DATA_x_addr_31" [data/benchmarks/transposed_fft/transposed_fft.c:259]   --->   Operation 1064 'load' 'DATA_x_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_61 : Operation 1065 [1/2] (1.20ns)   --->   "%DATA_y_load_13 = load i9 %DATA_y_addr_29" [data/benchmarks/transposed_fft/transposed_fft.c:266]   --->   Operation 1065 'load' 'DATA_y_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_61 : Operation 1066 [1/2] (1.20ns)   --->   "%DATA_y_load_15 = load i9 %DATA_y_addr_31" [data/benchmarks/transposed_fft/transposed_fft.c:268]   --->   Operation 1066 'load' 'DATA_y_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_61 : Operation 1067 [4/4] (4.33ns)   --->   "%c0_x_15 = dadd i64 %c0_x_14, i64 %DATA_x_load_13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1067 'dadd' 'c0_x_15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1068 [4/4] (4.33ns)   --->   "%c0_y_15 = dadd i64 %c0_y_14, i64 %DATA_y_load_13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1068 'dadd' 'c0_y_15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1069 [4/4] (4.33ns)   --->   "%tmp_1_3 = dsub i64 %c0_x_14, i64 %DATA_x_load_13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1069 'dsub' 'tmp_1_3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1070 [4/4] (4.33ns)   --->   "%sub20 = dsub i64 %c0_y_14, i64 %DATA_y_load_13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1070 'dsub' 'sub20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1071 [4/4] (4.33ns)   --->   "%add21 = dadd i64 %c0_x_17, i64 %DATA_x_load_15" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1071 'dadd' 'add21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1072 [4/4] (4.33ns)   --->   "%add22 = dadd i64 %c0_y_17, i64 %DATA_y_load_15" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1072 'dadd' 'add22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1073 [4/4] (4.33ns)   --->   "%tmp_1_5 = dsub i64 %c0_x_17, i64 %DATA_x_load_15" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1073 'dsub' 'tmp_1_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1074 [4/4] (4.33ns)   --->   "%sub22 = dsub i64 %c0_y_17, i64 %DATA_y_load_15" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1074 'dsub' 'sub22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 9> <Delay = 4.33>
ST_62 : Operation 1075 [3/4] (4.33ns)   --->   "%c0_x_15 = dadd i64 %c0_x_14, i64 %DATA_x_load_13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1075 'dadd' 'c0_x_15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1076 [3/4] (4.33ns)   --->   "%c0_y_15 = dadd i64 %c0_y_14, i64 %DATA_y_load_13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1076 'dadd' 'c0_y_15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1077 [3/4] (4.33ns)   --->   "%tmp_1_3 = dsub i64 %c0_x_14, i64 %DATA_x_load_13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1077 'dsub' 'tmp_1_3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1078 [3/4] (4.33ns)   --->   "%sub20 = dsub i64 %c0_y_14, i64 %DATA_y_load_13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1078 'dsub' 'sub20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1079 [3/4] (4.33ns)   --->   "%add21 = dadd i64 %c0_x_17, i64 %DATA_x_load_15" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1079 'dadd' 'add21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1080 [3/4] (4.33ns)   --->   "%add22 = dadd i64 %c0_y_17, i64 %DATA_y_load_15" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1080 'dadd' 'add22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1081 [3/4] (4.33ns)   --->   "%tmp_1_5 = dsub i64 %c0_x_17, i64 %DATA_x_load_15" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1081 'dsub' 'tmp_1_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1082 [3/4] (4.33ns)   --->   "%sub22 = dsub i64 %c0_y_17, i64 %DATA_y_load_15" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1082 'dsub' 'sub22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 10> <Delay = 4.33>
ST_63 : Operation 1083 [2/4] (4.33ns)   --->   "%c0_x_15 = dadd i64 %c0_x_14, i64 %DATA_x_load_13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1083 'dadd' 'c0_x_15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1084 [2/4] (4.33ns)   --->   "%c0_y_15 = dadd i64 %c0_y_14, i64 %DATA_y_load_13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1084 'dadd' 'c0_y_15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1085 [2/4] (4.33ns)   --->   "%tmp_1_3 = dsub i64 %c0_x_14, i64 %DATA_x_load_13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1085 'dsub' 'tmp_1_3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1086 [2/4] (4.33ns)   --->   "%sub20 = dsub i64 %c0_y_14, i64 %DATA_y_load_13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1086 'dsub' 'sub20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1087 [2/4] (4.33ns)   --->   "%add21 = dadd i64 %c0_x_17, i64 %DATA_x_load_15" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1087 'dadd' 'add21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1088 [2/4] (4.33ns)   --->   "%add22 = dadd i64 %c0_y_17, i64 %DATA_y_load_15" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1088 'dadd' 'add22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1089 [2/4] (4.33ns)   --->   "%tmp_1_5 = dsub i64 %c0_x_17, i64 %DATA_x_load_15" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1089 'dsub' 'tmp_1_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1090 [2/4] (4.33ns)   --->   "%sub22 = dsub i64 %c0_y_17, i64 %DATA_y_load_15" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1090 'dsub' 'sub22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 11> <Delay = 4.33>
ST_64 : Operation 1091 [1/4] (4.33ns)   --->   "%c0_x_15 = dadd i64 %c0_x_14, i64 %DATA_x_load_13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1091 'dadd' 'c0_x_15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1092 [1/4] (4.33ns)   --->   "%c0_y_15 = dadd i64 %c0_y_14, i64 %DATA_y_load_13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1092 'dadd' 'c0_y_15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1093 [1/4] (4.33ns)   --->   "%tmp_1_3 = dsub i64 %c0_x_14, i64 %DATA_x_load_13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1093 'dsub' 'tmp_1_3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1094 [1/4] (4.33ns)   --->   "%sub20 = dsub i64 %c0_y_14, i64 %DATA_y_load_13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1094 'dsub' 'sub20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1095 [1/4] (4.33ns)   --->   "%add21 = dadd i64 %c0_x_17, i64 %DATA_x_load_15" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1095 'dadd' 'add21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1096 [1/4] (4.33ns)   --->   "%add22 = dadd i64 %c0_y_17, i64 %DATA_y_load_15" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1096 'dadd' 'add22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1097 [1/4] (4.33ns)   --->   "%tmp_1_5 = dsub i64 %c0_x_17, i64 %DATA_x_load_15" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1097 'dsub' 'tmp_1_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1098 [1/4] (4.33ns)   --->   "%sub22 = dsub i64 %c0_y_17, i64 %DATA_y_load_15" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1098 'dsub' 'sub22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 12> <Delay = 4.62>
ST_65 : Operation 1099 [1/1] (0.00ns)   --->   "%bitcast_ln271 = bitcast i64 %sub20" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1099 'bitcast' 'bitcast_ln271' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1100 [1/1] (0.28ns)   --->   "%xor_ln271 = xor i64 %bitcast_ln271, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1100 'xor' 'xor_ln271' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1101 [1/1] (0.00ns)   --->   "%bitcast_ln271_1 = bitcast i64 %xor_ln271" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1101 'bitcast' 'bitcast_ln271_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1102 [4/4] (4.33ns)   --->   "%sub23 = dsub i64 %tmp_1_3, i64 %bitcast_ln271_1" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1102 'dsub' 'sub23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1103 [1/1] (0.00ns)   --->   "%bitcast_ln271_2 = bitcast i64 %tmp_1_3" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1103 'bitcast' 'bitcast_ln271_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1104 [1/1] (0.28ns)   --->   "%xor_ln271_1 = xor i64 %bitcast_ln271_2, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1104 'xor' 'xor_ln271_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1105 [1/1] (0.00ns)   --->   "%bitcast_ln271_3 = bitcast i64 %xor_ln271_1" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1105 'bitcast' 'bitcast_ln271_3' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1106 [4/4] (4.33ns)   --->   "%add23 = dadd i64 %bitcast_ln271_3, i64 %sub20" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1106 'dadd' 'add23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1107 [1/1] (0.00ns)   --->   "%bitcast_ln271_8 = bitcast i64 %tmp_1_5" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1107 'bitcast' 'bitcast_ln271_8' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1108 [1/1] (0.28ns)   --->   "%xor_ln271_4 = xor i64 %bitcast_ln271_8, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1108 'xor' 'xor_ln271_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1109 [1/1] (0.00ns)   --->   "%bitcast_ln271_9 = bitcast i64 %xor_ln271_4" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1109 'bitcast' 'bitcast_ln271_9' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1110 [1/1] (0.00ns)   --->   "%bitcast_ln271_10 = bitcast i64 %sub22" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1110 'bitcast' 'bitcast_ln271_10' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1111 [1/1] (0.28ns)   --->   "%xor_ln271_5 = xor i64 %bitcast_ln271_10, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1111 'xor' 'xor_ln271_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1112 [1/1] (0.00ns)   --->   "%bitcast_ln271_11 = bitcast i64 %xor_ln271_5" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1112 'bitcast' 'bitcast_ln271_11' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1113 [4/4] (4.33ns)   --->   "%sub25 = dsub i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1113 'dsub' 'sub25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1114 [4/4] (4.33ns)   --->   "%add25 = dadd i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1114 'dadd' 'add25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1115 [4/4] (4.33ns)   --->   "%add26 = dadd i64 %c0_x_15, i64 %add21" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1115 'dadd' 'add26' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1116 [4/4] (4.33ns)   --->   "%add27 = dadd i64 %c0_y_15, i64 %add22" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1116 'dadd' 'add27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1117 [4/4] (4.33ns)   --->   "%tmp_2 = dsub i64 %c0_x_15, i64 %add21" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1117 'dsub' 'tmp_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1118 [4/4] (4.33ns)   --->   "%sub26 = dsub i64 %c0_y_15, i64 %add22" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1118 'dsub' 'sub26' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 13> <Delay = 4.33>
ST_66 : Operation 1119 [1/1] (0.00ns)   --->   "%or_ln254 = or i9 %shl_ln5, i9 2" [data/benchmarks/transposed_fft/transposed_fft.c:254]   --->   Operation 1119 'or' 'or_ln254' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i9 %or_ln254" [data/benchmarks/transposed_fft/transposed_fft.c:254]   --->   Operation 1120 'zext' 'zext_ln254' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1121 [1/1] (0.00ns)   --->   "%DATA_x_addr_26 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln254" [data/benchmarks/transposed_fft/transposed_fft.c:254]   --->   Operation 1121 'getelementptr' 'DATA_x_addr_26' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1122 [2/2] (1.20ns)   --->   "%c0_x_16 = load i9 %DATA_x_addr_26" [data/benchmarks/transposed_fft/transposed_fft.c:254]   --->   Operation 1122 'load' 'c0_x_16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_66 : Operation 1123 [1/1] (0.00ns)   --->   "%or_ln258 = or i9 %shl_ln5, i9 6" [data/benchmarks/transposed_fft/transposed_fft.c:258]   --->   Operation 1123 'or' 'or_ln258' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1124 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i9 %or_ln258" [data/benchmarks/transposed_fft/transposed_fft.c:258]   --->   Operation 1124 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1125 [1/1] (0.00ns)   --->   "%DATA_x_addr_30 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln258" [data/benchmarks/transposed_fft/transposed_fft.c:258]   --->   Operation 1125 'getelementptr' 'DATA_x_addr_30' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1126 [2/2] (1.20ns)   --->   "%DATA_x_load_14 = load i9 %DATA_x_addr_30" [data/benchmarks/transposed_fft/transposed_fft.c:258]   --->   Operation 1126 'load' 'DATA_x_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_66 : Operation 1127 [1/1] (0.00ns)   --->   "%DATA_y_addr_26 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln254" [data/benchmarks/transposed_fft/transposed_fft.c:263]   --->   Operation 1127 'getelementptr' 'DATA_y_addr_26' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1128 [2/2] (1.20ns)   --->   "%c0_y_16 = load i9 %DATA_y_addr_26" [data/benchmarks/transposed_fft/transposed_fft.c:263]   --->   Operation 1128 'load' 'c0_y_16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_66 : Operation 1129 [1/1] (0.00ns)   --->   "%DATA_y_addr_30 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln258" [data/benchmarks/transposed_fft/transposed_fft.c:267]   --->   Operation 1129 'getelementptr' 'DATA_y_addr_30' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1130 [2/2] (1.20ns)   --->   "%DATA_y_load_14 = load i9 %DATA_y_addr_30" [data/benchmarks/transposed_fft/transposed_fft.c:267]   --->   Operation 1130 'load' 'DATA_y_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_66 : Operation 1131 [3/4] (4.33ns)   --->   "%sub23 = dsub i64 %tmp_1_3, i64 %bitcast_ln271_1" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1131 'dsub' 'sub23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1132 [3/4] (4.33ns)   --->   "%add23 = dadd i64 %bitcast_ln271_3, i64 %sub20" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1132 'dadd' 'add23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1133 [3/4] (4.33ns)   --->   "%sub25 = dsub i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1133 'dsub' 'sub25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1134 [3/4] (4.33ns)   --->   "%add25 = dadd i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1134 'dadd' 'add25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1135 [3/4] (4.33ns)   --->   "%add26 = dadd i64 %c0_x_15, i64 %add21" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1135 'dadd' 'add26' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1136 [3/4] (4.33ns)   --->   "%add27 = dadd i64 %c0_y_15, i64 %add22" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1136 'dadd' 'add27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1137 [3/4] (4.33ns)   --->   "%tmp_2 = dsub i64 %c0_x_15, i64 %add21" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1137 'dsub' 'tmp_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1138 [3/4] (4.33ns)   --->   "%sub26 = dsub i64 %c0_y_15, i64 %add22" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1138 'dsub' 'sub26' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 14> <Delay = 5.53>
ST_67 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i9 %shl_ln5" [data/benchmarks/transposed_fft/transposed_fft.c:252]   --->   Operation 1139 'zext' 'zext_ln252' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1140 [1/1] (0.00ns)   --->   "%DATA_x_addr_24 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln252" [data/benchmarks/transposed_fft/transposed_fft.c:252]   --->   Operation 1140 'getelementptr' 'DATA_x_addr_24' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1141 [2/2] (1.20ns)   --->   "%c0_x_12 = load i9 %DATA_x_addr_24" [data/benchmarks/transposed_fft/transposed_fft.c:252]   --->   Operation 1141 'load' 'c0_x_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_67 : Operation 1142 [1/2] (1.20ns)   --->   "%c0_x_16 = load i9 %DATA_x_addr_26" [data/benchmarks/transposed_fft/transposed_fft.c:254]   --->   Operation 1142 'load' 'c0_x_16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_67 : Operation 1143 [1/1] (0.00ns)   --->   "%or_ln256 = or i9 %shl_ln5, i9 4" [data/benchmarks/transposed_fft/transposed_fft.c:256]   --->   Operation 1143 'or' 'or_ln256' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1144 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i9 %or_ln256" [data/benchmarks/transposed_fft/transposed_fft.c:256]   --->   Operation 1144 'zext' 'zext_ln256' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1145 [1/1] (0.00ns)   --->   "%DATA_x_addr_28 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln256" [data/benchmarks/transposed_fft/transposed_fft.c:256]   --->   Operation 1145 'getelementptr' 'DATA_x_addr_28' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1146 [2/2] (1.20ns)   --->   "%DATA_x_load_12 = load i9 %DATA_x_addr_28" [data/benchmarks/transposed_fft/transposed_fft.c:256]   --->   Operation 1146 'load' 'DATA_x_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_67 : Operation 1147 [1/2] (1.20ns)   --->   "%DATA_x_load_14 = load i9 %DATA_x_addr_30" [data/benchmarks/transposed_fft/transposed_fft.c:258]   --->   Operation 1147 'load' 'DATA_x_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_67 : Operation 1148 [1/1] (0.00ns)   --->   "%DATA_y_addr_24 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln252" [data/benchmarks/transposed_fft/transposed_fft.c:261]   --->   Operation 1148 'getelementptr' 'DATA_y_addr_24' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1149 [2/2] (1.20ns)   --->   "%c0_y_12 = load i9 %DATA_y_addr_24" [data/benchmarks/transposed_fft/transposed_fft.c:261]   --->   Operation 1149 'load' 'c0_y_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_67 : Operation 1150 [1/2] (1.20ns)   --->   "%c0_y_16 = load i9 %DATA_y_addr_26" [data/benchmarks/transposed_fft/transposed_fft.c:263]   --->   Operation 1150 'load' 'c0_y_16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_67 : Operation 1151 [1/1] (0.00ns)   --->   "%DATA_y_addr_28 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln256" [data/benchmarks/transposed_fft/transposed_fft.c:265]   --->   Operation 1151 'getelementptr' 'DATA_y_addr_28' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1152 [2/2] (1.20ns)   --->   "%DATA_y_load_12 = load i9 %DATA_y_addr_28" [data/benchmarks/transposed_fft/transposed_fft.c:265]   --->   Operation 1152 'load' 'DATA_y_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_67 : Operation 1153 [1/2] (1.20ns)   --->   "%DATA_y_load_14 = load i9 %DATA_y_addr_30" [data/benchmarks/transposed_fft/transposed_fft.c:267]   --->   Operation 1153 'load' 'DATA_y_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_67 : Operation 1154 [4/4] (4.33ns)   --->   "%add19 = dadd i64 %c0_x_16, i64 %DATA_x_load_14" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1154 'dadd' 'add19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1155 [4/4] (4.33ns)   --->   "%add20 = dadd i64 %c0_y_16, i64 %DATA_y_load_14" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1155 'dadd' 'add20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1156 [4/4] (4.33ns)   --->   "%tmp_1_4 = dsub i64 %c0_x_16, i64 %DATA_x_load_14" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1156 'dsub' 'tmp_1_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1157 [4/4] (4.33ns)   --->   "%sub21 = dsub i64 %c0_y_16, i64 %DATA_y_load_14" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1157 'dsub' 'sub21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1158 [2/4] (4.33ns)   --->   "%sub23 = dsub i64 %tmp_1_3, i64 %bitcast_ln271_1" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1158 'dsub' 'sub23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1159 [2/4] (4.33ns)   --->   "%add23 = dadd i64 %bitcast_ln271_3, i64 %sub20" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1159 'dadd' 'add23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1160 [2/4] (4.33ns)   --->   "%sub25 = dsub i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1160 'dsub' 'sub25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1161 [2/4] (4.33ns)   --->   "%add25 = dadd i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1161 'dadd' 'add25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1162 [2/4] (4.33ns)   --->   "%add26 = dadd i64 %c0_x_15, i64 %add21" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1162 'dadd' 'add26' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1163 [2/4] (4.33ns)   --->   "%add27 = dadd i64 %c0_y_15, i64 %add22" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1163 'dadd' 'add27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1164 [2/4] (4.33ns)   --->   "%tmp_2 = dsub i64 %c0_x_15, i64 %add21" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1164 'dsub' 'tmp_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1165 [2/4] (4.33ns)   --->   "%sub26 = dsub i64 %c0_y_15, i64 %add22" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1165 'dsub' 'sub26' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 15> <Delay = 5.53>
ST_68 : Operation 1166 [1/2] (1.20ns)   --->   "%c0_x_12 = load i9 %DATA_x_addr_24" [data/benchmarks/transposed_fft/transposed_fft.c:252]   --->   Operation 1166 'load' 'c0_x_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_68 : Operation 1167 [1/2] (1.20ns)   --->   "%DATA_x_load_12 = load i9 %DATA_x_addr_28" [data/benchmarks/transposed_fft/transposed_fft.c:256]   --->   Operation 1167 'load' 'DATA_x_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_68 : Operation 1168 [1/2] (1.20ns)   --->   "%c0_y_12 = load i9 %DATA_y_addr_24" [data/benchmarks/transposed_fft/transposed_fft.c:261]   --->   Operation 1168 'load' 'c0_y_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_68 : Operation 1169 [1/2] (1.20ns)   --->   "%DATA_y_load_12 = load i9 %DATA_y_addr_28" [data/benchmarks/transposed_fft/transposed_fft.c:265]   --->   Operation 1169 'load' 'DATA_y_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_68 : Operation 1170 [4/4] (4.33ns)   --->   "%c0_x_21 = dadd i64 %c0_x_12, i64 %DATA_x_load_12" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1170 'dadd' 'c0_x_21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1171 [4/4] (4.33ns)   --->   "%c0_y_21 = dadd i64 %c0_y_12, i64 %DATA_y_load_12" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1171 'dadd' 'c0_y_21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1172 [4/4] (4.33ns)   --->   "%c0_x_13 = dsub i64 %c0_x_12, i64 %DATA_x_load_12" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1172 'dsub' 'c0_x_13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1173 [4/4] (4.33ns)   --->   "%c0_y_13 = dsub i64 %c0_y_12, i64 %DATA_y_load_12" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1173 'dsub' 'c0_y_13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1174 [3/4] (4.33ns)   --->   "%add19 = dadd i64 %c0_x_16, i64 %DATA_x_load_14" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1174 'dadd' 'add19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1175 [3/4] (4.33ns)   --->   "%add20 = dadd i64 %c0_y_16, i64 %DATA_y_load_14" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1175 'dadd' 'add20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1176 [3/4] (4.33ns)   --->   "%tmp_1_4 = dsub i64 %c0_x_16, i64 %DATA_x_load_14" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1176 'dsub' 'tmp_1_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1177 [3/4] (4.33ns)   --->   "%sub21 = dsub i64 %c0_y_16, i64 %DATA_y_load_14" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1177 'dsub' 'sub21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1178 [1/4] (4.33ns)   --->   "%sub23 = dsub i64 %tmp_1_3, i64 %bitcast_ln271_1" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1178 'dsub' 'sub23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1179 [1/4] (4.33ns)   --->   "%add23 = dadd i64 %bitcast_ln271_3, i64 %sub20" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1179 'dadd' 'add23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1180 [1/4] (4.33ns)   --->   "%sub25 = dsub i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1180 'dsub' 'sub25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1181 [1/4] (4.33ns)   --->   "%add25 = dadd i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1181 'dadd' 'add25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1182 [1/4] (4.33ns)   --->   "%add26 = dadd i64 %c0_x_15, i64 %add21" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1182 'dadd' 'add26' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1183 [1/4] (4.33ns)   --->   "%add27 = dadd i64 %c0_y_15, i64 %add22" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1183 'dadd' 'add27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1184 [1/4] (4.33ns)   --->   "%tmp_2 = dsub i64 %c0_x_15, i64 %add21" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1184 'dsub' 'tmp_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1185 [1/4] (4.33ns)   --->   "%sub26 = dsub i64 %c0_y_15, i64 %add22" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1185 'dsub' 'sub26' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 16> <Delay = 4.50>
ST_69 : Operation 1186 [3/4] (4.33ns)   --->   "%c0_x_21 = dadd i64 %c0_x_12, i64 %DATA_x_load_12" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1186 'dadd' 'c0_x_21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1187 [3/4] (4.33ns)   --->   "%c0_y_21 = dadd i64 %c0_y_12, i64 %DATA_y_load_12" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1187 'dadd' 'c0_y_21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1188 [3/4] (4.33ns)   --->   "%c0_x_13 = dsub i64 %c0_x_12, i64 %DATA_x_load_12" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1188 'dsub' 'c0_x_13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1189 [3/4] (4.33ns)   --->   "%c0_y_13 = dsub i64 %c0_y_12, i64 %DATA_y_load_12" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1189 'dsub' 'c0_y_13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1190 [2/4] (4.33ns)   --->   "%add19 = dadd i64 %c0_x_16, i64 %DATA_x_load_14" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1190 'dadd' 'add19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1191 [2/4] (4.33ns)   --->   "%add20 = dadd i64 %c0_y_16, i64 %DATA_y_load_14" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1191 'dadd' 'add20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1192 [2/4] (4.33ns)   --->   "%tmp_1_4 = dsub i64 %c0_x_16, i64 %DATA_x_load_14" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1192 'dsub' 'tmp_1_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1193 [2/4] (4.33ns)   --->   "%sub21 = dsub i64 %c0_y_16, i64 %DATA_y_load_14" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1193 'dsub' 'sub21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1194 [4/4] (4.50ns)   --->   "%c0_x_20 = dmul i64 %sub23, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1194 'dmul' 'c0_x_20' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1195 [4/4] (4.50ns)   --->   "%c0_y_20 = dmul i64 %add23, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1195 'dmul' 'c0_y_20' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1196 [4/4] (4.50ns)   --->   "%mul10 = dmul i64 %sub25, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1196 'dmul' 'mul10' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1197 [4/4] (4.50ns)   --->   "%mul11 = dmul i64 %add25, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1197 'dmul' 'mul11' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1198 [4/4] (4.50ns)   --->   "%mul12 = dmul i64 %tmp_2, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1198 'dmul' 'mul12' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1199 [4/4] (4.50ns)   --->   "%mul13 = dmul i64 %sub26, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1199 'dmul' 'mul13' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 17> <Delay = 4.50>
ST_70 : Operation 1200 [2/4] (4.33ns)   --->   "%c0_x_21 = dadd i64 %c0_x_12, i64 %DATA_x_load_12" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1200 'dadd' 'c0_x_21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1201 [2/4] (4.33ns)   --->   "%c0_y_21 = dadd i64 %c0_y_12, i64 %DATA_y_load_12" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1201 'dadd' 'c0_y_21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1202 [2/4] (4.33ns)   --->   "%c0_x_13 = dsub i64 %c0_x_12, i64 %DATA_x_load_12" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1202 'dsub' 'c0_x_13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1203 [2/4] (4.33ns)   --->   "%c0_y_13 = dsub i64 %c0_y_12, i64 %DATA_y_load_12" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1203 'dsub' 'c0_y_13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1204 [1/4] (4.33ns)   --->   "%add19 = dadd i64 %c0_x_16, i64 %DATA_x_load_14" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1204 'dadd' 'add19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1205 [1/4] (4.33ns)   --->   "%add20 = dadd i64 %c0_y_16, i64 %DATA_y_load_14" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1205 'dadd' 'add20' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1206 [1/4] (4.33ns)   --->   "%tmp_1_4 = dsub i64 %c0_x_16, i64 %DATA_x_load_14" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1206 'dsub' 'tmp_1_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1207 [1/4] (4.33ns)   --->   "%sub21 = dsub i64 %c0_y_16, i64 %DATA_y_load_14" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1207 'dsub' 'sub21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1208 [3/4] (4.50ns)   --->   "%c0_x_20 = dmul i64 %sub23, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1208 'dmul' 'c0_x_20' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1209 [3/4] (4.50ns)   --->   "%c0_y_20 = dmul i64 %add23, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1209 'dmul' 'c0_y_20' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1210 [3/4] (4.50ns)   --->   "%mul10 = dmul i64 %sub25, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1210 'dmul' 'mul10' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1211 [3/4] (4.50ns)   --->   "%mul11 = dmul i64 %add25, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1211 'dmul' 'mul11' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1212 [3/4] (4.50ns)   --->   "%mul12 = dmul i64 %tmp_2, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1212 'dmul' 'mul12' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1213 [3/4] (4.50ns)   --->   "%mul13 = dmul i64 %sub26, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1213 'dmul' 'mul13' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 18> <Delay = 4.50>
ST_71 : Operation 1214 [1/4] (4.33ns)   --->   "%c0_x_21 = dadd i64 %c0_x_12, i64 %DATA_x_load_12" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1214 'dadd' 'c0_x_21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1215 [1/4] (4.33ns)   --->   "%c0_y_21 = dadd i64 %c0_y_12, i64 %DATA_y_load_12" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1215 'dadd' 'c0_y_21' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1216 [1/4] (4.33ns)   --->   "%c0_x_13 = dsub i64 %c0_x_12, i64 %DATA_x_load_12" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1216 'dsub' 'c0_x_13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1217 [1/4] (4.33ns)   --->   "%c0_y_13 = dsub i64 %c0_y_12, i64 %DATA_y_load_12" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1217 'dsub' 'c0_y_13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1218 [2/4] (4.50ns)   --->   "%c0_x_20 = dmul i64 %sub23, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1218 'dmul' 'c0_x_20' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1219 [2/4] (4.50ns)   --->   "%c0_y_20 = dmul i64 %add23, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1219 'dmul' 'c0_y_20' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1220 [4/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp_1_4, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1220 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1221 [4/4] (4.50ns)   --->   "%mul9 = dmul i64 %sub21, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1221 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1222 [2/4] (4.50ns)   --->   "%mul10 = dmul i64 %sub25, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1222 'dmul' 'mul10' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1223 [2/4] (4.50ns)   --->   "%mul11 = dmul i64 %add25, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1223 'dmul' 'mul11' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1224 [2/4] (4.50ns)   --->   "%mul12 = dmul i64 %tmp_2, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1224 'dmul' 'mul12' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1225 [2/4] (4.50ns)   --->   "%mul13 = dmul i64 %sub26, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1225 'dmul' 'mul13' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 19> <Delay = 4.50>
ST_72 : Operation 1226 [1/4] (4.50ns)   --->   "%c0_x_20 = dmul i64 %sub23, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1226 'dmul' 'c0_x_20' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1227 [1/4] (4.50ns)   --->   "%c0_y_20 = dmul i64 %add23, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1227 'dmul' 'c0_y_20' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1228 [3/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp_1_4, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1228 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1229 [3/4] (4.50ns)   --->   "%mul9 = dmul i64 %sub21, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1229 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1230 [1/4] (4.50ns)   --->   "%mul10 = dmul i64 %sub25, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1230 'dmul' 'mul10' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1231 [1/4] (4.50ns)   --->   "%mul11 = dmul i64 %add25, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1231 'dmul' 'mul11' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1232 [4/4] (4.33ns)   --->   "%c0_x_18 = dadd i64 %c0_x_21, i64 %add19" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1232 'dadd' 'c0_x_18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1233 [4/4] (4.33ns)   --->   "%c0_y_18 = dadd i64 %c0_y_21, i64 %add20" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1233 'dadd' 'c0_y_18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1234 [4/4] (4.33ns)   --->   "%c0_x_19 = dsub i64 %c0_x_21, i64 %add19" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1234 'dsub' 'c0_x_19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1235 [4/4] (4.33ns)   --->   "%c0_y_19 = dsub i64 %c0_y_21, i64 %add20" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1235 'dsub' 'c0_y_19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1236 [1/4] (4.50ns)   --->   "%mul12 = dmul i64 %tmp_2, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1236 'dmul' 'mul12' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1237 [1/4] (4.50ns)   --->   "%mul13 = dmul i64 %sub26, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1237 'dmul' 'mul13' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 20> <Delay = 4.62>
ST_73 : Operation 1238 [2/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp_1_4, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1238 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1239 [2/4] (4.50ns)   --->   "%mul9 = dmul i64 %sub21, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1239 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1240 [3/4] (4.33ns)   --->   "%c0_x_18 = dadd i64 %c0_x_21, i64 %add19" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1240 'dadd' 'c0_x_18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1241 [3/4] (4.33ns)   --->   "%c0_y_18 = dadd i64 %c0_y_21, i64 %add20" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1241 'dadd' 'c0_y_18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1242 [3/4] (4.33ns)   --->   "%c0_x_19 = dsub i64 %c0_x_21, i64 %add19" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1242 'dsub' 'c0_x_19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1243 [3/4] (4.33ns)   --->   "%c0_y_19 = dsub i64 %c0_y_21, i64 %add20" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1243 'dsub' 'c0_y_19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1244 [1/1] (0.00ns)   --->   "%bitcast_ln271_12 = bitcast i64 %sub26" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1244 'bitcast' 'bitcast_ln271_12' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1245 [1/1] (0.28ns)   --->   "%xor_ln271_6 = xor i64 %bitcast_ln271_12, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1245 'xor' 'xor_ln271_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1246 [1/1] (0.00ns)   --->   "%bitcast_ln271_13 = bitcast i64 %xor_ln271_6" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1246 'bitcast' 'bitcast_ln271_13' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1247 [4/4] (4.33ns)   --->   "%sub27 = dsub i64 %mul12, i64 %bitcast_ln271_13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1247 'dsub' 'sub27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1248 [1/1] (0.00ns)   --->   "%bitcast_ln271_14 = bitcast i64 %tmp_2" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1248 'bitcast' 'bitcast_ln271_14' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1249 [1/1] (0.28ns)   --->   "%xor_ln271_7 = xor i64 %bitcast_ln271_14, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1249 'xor' 'xor_ln271_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1250 [1/1] (0.00ns)   --->   "%bitcast_ln271_15 = bitcast i64 %xor_ln271_7" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1250 'bitcast' 'bitcast_ln271_15' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1251 [4/4] (4.33ns)   --->   "%sub28 = dsub i64 %bitcast_ln271_15, i64 %mul13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1251 'dsub' 'sub28' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1252 [4/4] (4.33ns)   --->   "%add32 = dadd i64 %c0_x_20, i64 %mul10" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1252 'dadd' 'add32' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1253 [4/4] (4.33ns)   --->   "%add33 = dadd i64 %c0_y_20, i64 %mul11" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1253 'dadd' 'add33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1254 [4/4] (4.33ns)   --->   "%tmp_3 = dsub i64 %c0_x_20, i64 %mul10" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1254 'dsub' 'tmp_3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1255 [4/4] (4.33ns)   --->   "%sub33 = dsub i64 %c0_y_20, i64 %mul11" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1255 'dsub' 'sub33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 21> <Delay = 4.50>
ST_74 : Operation 1256 [1/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp_1_4, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1256 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1257 [1/4] (4.50ns)   --->   "%mul9 = dmul i64 %sub21, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1257 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1258 [2/4] (4.33ns)   --->   "%c0_x_18 = dadd i64 %c0_x_21, i64 %add19" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1258 'dadd' 'c0_x_18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1259 [2/4] (4.33ns)   --->   "%c0_y_18 = dadd i64 %c0_y_21, i64 %add20" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1259 'dadd' 'c0_y_18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1260 [2/4] (4.33ns)   --->   "%c0_x_19 = dsub i64 %c0_x_21, i64 %add19" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1260 'dsub' 'c0_x_19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1261 [2/4] (4.33ns)   --->   "%c0_y_19 = dsub i64 %c0_y_21, i64 %add20" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1261 'dsub' 'c0_y_19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1262 [3/4] (4.33ns)   --->   "%sub27 = dsub i64 %mul12, i64 %bitcast_ln271_13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1262 'dsub' 'sub27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1263 [3/4] (4.33ns)   --->   "%sub28 = dsub i64 %bitcast_ln271_15, i64 %mul13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1263 'dsub' 'sub28' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1264 [3/4] (4.33ns)   --->   "%add32 = dadd i64 %c0_x_20, i64 %mul10" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1264 'dadd' 'add32' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1265 [3/4] (4.33ns)   --->   "%add33 = dadd i64 %c0_y_20, i64 %mul11" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1265 'dadd' 'add33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1266 [3/4] (4.33ns)   --->   "%tmp_3 = dsub i64 %c0_x_20, i64 %mul10" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1266 'dsub' 'tmp_3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1267 [3/4] (4.33ns)   --->   "%sub33 = dsub i64 %c0_y_20, i64 %mul11" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1267 'dsub' 'sub33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 22> <Delay = 4.62>
ST_75 : Operation 1268 [1/1] (0.00ns)   --->   "%bitcast_ln271_4 = bitcast i64 %sub21" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1268 'bitcast' 'bitcast_ln271_4' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1269 [1/1] (0.28ns)   --->   "%xor_ln271_2 = xor i64 %bitcast_ln271_4, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1269 'xor' 'xor_ln271_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1270 [1/1] (0.00ns)   --->   "%bitcast_ln271_5 = bitcast i64 %xor_ln271_2" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1270 'bitcast' 'bitcast_ln271_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1271 [4/4] (4.33ns)   --->   "%sub24 = dsub i64 %mul8, i64 %bitcast_ln271_5" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1271 'dsub' 'sub24' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1272 [1/1] (0.00ns)   --->   "%bitcast_ln271_6 = bitcast i64 %tmp_1_4" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1272 'bitcast' 'bitcast_ln271_6' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1273 [1/1] (0.28ns)   --->   "%xor_ln271_3 = xor i64 %bitcast_ln271_6, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1273 'xor' 'xor_ln271_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1274 [1/1] (0.00ns)   --->   "%bitcast_ln271_7 = bitcast i64 %xor_ln271_3" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1274 'bitcast' 'bitcast_ln271_7' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1275 [4/4] (4.33ns)   --->   "%add24 = dadd i64 %bitcast_ln271_7, i64 %mul9" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1275 'dadd' 'add24' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1276 [1/4] (4.33ns)   --->   "%c0_x_18 = dadd i64 %c0_x_21, i64 %add19" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1276 'dadd' 'c0_x_18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1277 [1/4] (4.33ns)   --->   "%c0_y_18 = dadd i64 %c0_y_21, i64 %add20" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1277 'dadd' 'c0_y_18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1278 [1/4] (4.33ns)   --->   "%c0_x_19 = dsub i64 %c0_x_21, i64 %add19" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1278 'dsub' 'c0_x_19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1279 [1/4] (4.33ns)   --->   "%c0_y_19 = dsub i64 %c0_y_21, i64 %add20" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1279 'dsub' 'c0_y_19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1280 [2/4] (4.33ns)   --->   "%sub27 = dsub i64 %mul12, i64 %bitcast_ln271_13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1280 'dsub' 'sub27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1281 [2/4] (4.33ns)   --->   "%sub28 = dsub i64 %bitcast_ln271_15, i64 %mul13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1281 'dsub' 'sub28' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1282 [2/4] (4.33ns)   --->   "%add32 = dadd i64 %c0_x_20, i64 %mul10" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1282 'dadd' 'add32' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1283 [2/4] (4.33ns)   --->   "%add33 = dadd i64 %c0_y_20, i64 %mul11" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1283 'dadd' 'add33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1284 [2/4] (4.33ns)   --->   "%tmp_3 = dsub i64 %c0_x_20, i64 %mul10" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1284 'dsub' 'tmp_3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1285 [2/4] (4.33ns)   --->   "%sub33 = dsub i64 %c0_y_20, i64 %mul11" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1285 'dsub' 'sub33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 23> <Delay = 4.33>
ST_76 : Operation 1286 [3/4] (4.33ns)   --->   "%sub24 = dsub i64 %mul8, i64 %bitcast_ln271_5" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1286 'dsub' 'sub24' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1287 [3/4] (4.33ns)   --->   "%add24 = dadd i64 %bitcast_ln271_7, i64 %mul9" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1287 'dadd' 'add24' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1288 [1/4] (4.33ns)   --->   "%sub27 = dsub i64 %mul12, i64 %bitcast_ln271_13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1288 'dsub' 'sub27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1289 [1/4] (4.33ns)   --->   "%sub28 = dsub i64 %bitcast_ln271_15, i64 %mul13" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1289 'dsub' 'sub28' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1290 [4/4] (4.33ns)   --->   "%add28 = dadd i64 %c0_x_18, i64 %add26" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1290 'dadd' 'add28' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1291 [4/4] (4.33ns)   --->   "%add29 = dadd i64 %c0_y_18, i64 %add27" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1291 'dadd' 'add29' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1292 [4/4] (4.33ns)   --->   "%sub29 = dsub i64 %c0_x_18, i64 %add26" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1292 'dsub' 'sub29' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1293 [4/4] (4.33ns)   --->   "%sub30 = dsub i64 %c0_y_18, i64 %add27" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1293 'dsub' 'sub30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1294 [1/4] (4.33ns)   --->   "%add32 = dadd i64 %c0_x_20, i64 %mul10" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1294 'dadd' 'add32' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1295 [1/4] (4.33ns)   --->   "%add33 = dadd i64 %c0_y_20, i64 %mul11" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1295 'dadd' 'add33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1296 [1/4] (4.33ns)   --->   "%tmp_3 = dsub i64 %c0_x_20, i64 %mul10" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1296 'dsub' 'tmp_3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1297 [1/4] (4.33ns)   --->   "%sub33 = dsub i64 %c0_y_20, i64 %mul11" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1297 'dsub' 'sub33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 24> <Delay = 4.50>
ST_77 : Operation 1298 [2/4] (4.33ns)   --->   "%sub24 = dsub i64 %mul8, i64 %bitcast_ln271_5" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1298 'dsub' 'sub24' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1299 [2/4] (4.33ns)   --->   "%add24 = dadd i64 %bitcast_ln271_7, i64 %mul9" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1299 'dadd' 'add24' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1300 [3/4] (4.33ns)   --->   "%add28 = dadd i64 %c0_x_18, i64 %add26" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1300 'dadd' 'add28' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1301 [3/4] (4.33ns)   --->   "%add29 = dadd i64 %c0_y_18, i64 %add27" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1301 'dadd' 'add29' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1302 [3/4] (4.33ns)   --->   "%sub29 = dsub i64 %c0_x_18, i64 %add26" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1302 'dsub' 'sub29' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1303 [3/4] (4.33ns)   --->   "%sub30 = dsub i64 %c0_y_18, i64 %add27" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1303 'dsub' 'sub30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1304 [4/4] (4.33ns)   --->   "%add30 = dadd i64 %c0_x_19, i64 %sub27" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1304 'dadd' 'add30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1305 [4/4] (4.33ns)   --->   "%add31 = dadd i64 %c0_y_19, i64 %sub28" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1305 'dadd' 'add31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1306 [4/4] (4.33ns)   --->   "%sub31 = dsub i64 %c0_x_19, i64 %sub27" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1306 'dsub' 'sub31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1307 [4/4] (4.33ns)   --->   "%sub32 = dsub i64 %c0_y_19, i64 %sub28" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1307 'dsub' 'sub32' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1308 [4/4] (4.50ns)   --->   "%mul14 = dmul i64 %tmp_3, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1308 'dmul' 'mul14' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1309 [4/4] (4.50ns)   --->   "%mul15 = dmul i64 %sub33, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1309 'dmul' 'mul15' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 25> <Delay = 4.50>
ST_78 : Operation 1310 [1/4] (4.33ns)   --->   "%sub24 = dsub i64 %mul8, i64 %bitcast_ln271_5" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1310 'dsub' 'sub24' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1311 [1/4] (4.33ns)   --->   "%add24 = dadd i64 %bitcast_ln271_7, i64 %mul9" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1311 'dadd' 'add24' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1312 [2/4] (4.33ns)   --->   "%add28 = dadd i64 %c0_x_18, i64 %add26" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1312 'dadd' 'add28' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1313 [2/4] (4.33ns)   --->   "%add29 = dadd i64 %c0_y_18, i64 %add27" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1313 'dadd' 'add29' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1314 [2/4] (4.33ns)   --->   "%sub29 = dsub i64 %c0_x_18, i64 %add26" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1314 'dsub' 'sub29' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1315 [2/4] (4.33ns)   --->   "%sub30 = dsub i64 %c0_y_18, i64 %add27" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1315 'dsub' 'sub30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1316 [3/4] (4.33ns)   --->   "%add30 = dadd i64 %c0_x_19, i64 %sub27" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1316 'dadd' 'add30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1317 [3/4] (4.33ns)   --->   "%add31 = dadd i64 %c0_y_19, i64 %sub28" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1317 'dadd' 'add31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1318 [3/4] (4.33ns)   --->   "%sub31 = dsub i64 %c0_x_19, i64 %sub27" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1318 'dsub' 'sub31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1319 [3/4] (4.33ns)   --->   "%sub32 = dsub i64 %c0_y_19, i64 %sub28" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1319 'dsub' 'sub32' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1320 [3/4] (4.50ns)   --->   "%mul14 = dmul i64 %tmp_3, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1320 'dmul' 'mul14' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1321 [3/4] (4.50ns)   --->   "%mul15 = dmul i64 %sub33, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1321 'dmul' 'mul15' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 26> <Delay = 5.04>
ST_79 : Operation 1322 [1/4] (4.33ns)   --->   "%add28 = dadd i64 %c0_x_18, i64 %add26" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1322 'dadd' 'add28' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1323 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add28, i3 %data_x_addr" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1323 'store' 'store_ln271' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_79 : Operation 1324 [1/4] (4.33ns)   --->   "%add29 = dadd i64 %c0_y_18, i64 %add27" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1324 'dadd' 'add29' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1325 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add29, i3 %data_y_addr" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1325 'store' 'store_ln271' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_79 : Operation 1326 [1/4] (4.33ns)   --->   "%sub29 = dsub i64 %c0_x_18, i64 %add26" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1326 'dsub' 'sub29' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1327 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub29, i3 %data_x_addr_1" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1327 'store' 'store_ln271' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_79 : Operation 1328 [1/4] (4.33ns)   --->   "%sub30 = dsub i64 %c0_y_18, i64 %add27" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1328 'dsub' 'sub30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1329 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub30, i3 %data_y_addr_1" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1329 'store' 'store_ln271' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_79 : Operation 1330 [2/4] (4.33ns)   --->   "%add30 = dadd i64 %c0_x_19, i64 %sub27" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1330 'dadd' 'add30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1331 [2/4] (4.33ns)   --->   "%add31 = dadd i64 %c0_y_19, i64 %sub28" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1331 'dadd' 'add31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1332 [2/4] (4.33ns)   --->   "%sub31 = dsub i64 %c0_x_19, i64 %sub27" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1332 'dsub' 'sub31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1333 [2/4] (4.33ns)   --->   "%sub32 = dsub i64 %c0_y_19, i64 %sub28" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1333 'dsub' 'sub32' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1334 [4/4] (4.33ns)   --->   "%c0_x_23 = dadd i64 %c0_x_13, i64 %sub24" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1334 'dadd' 'c0_x_23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1335 [4/4] (4.33ns)   --->   "%c0_y_23 = dadd i64 %c0_y_13, i64 %add24" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1335 'dadd' 'c0_y_23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1336 [4/4] (4.33ns)   --->   "%c0_x_22 = dsub i64 %c0_x_13, i64 %sub24" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1336 'dsub' 'c0_x_22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1337 [4/4] (4.33ns)   --->   "%c0_y_22 = dsub i64 %c0_y_13, i64 %add24" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1337 'dsub' 'c0_y_22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1338 [2/4] (4.50ns)   --->   "%mul14 = dmul i64 %tmp_3, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1338 'dmul' 'mul14' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1339 [2/4] (4.50ns)   --->   "%mul15 = dmul i64 %sub33, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1339 'dmul' 'mul15' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 27> <Delay = 5.04>
ST_80 : Operation 1340 [1/4] (4.33ns)   --->   "%add30 = dadd i64 %c0_x_19, i64 %sub27" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1340 'dadd' 'add30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1341 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add30, i3 %data_x_addr_2" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1341 'store' 'store_ln271' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_80 : Operation 1342 [1/4] (4.33ns)   --->   "%add31 = dadd i64 %c0_y_19, i64 %sub28" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1342 'dadd' 'add31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1343 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add31, i3 %data_y_addr_2" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1343 'store' 'store_ln271' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_80 : Operation 1344 [1/4] (4.33ns)   --->   "%sub31 = dsub i64 %c0_x_19, i64 %sub27" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1344 'dsub' 'sub31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1345 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub31, i3 %data_x_addr_3" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1345 'store' 'store_ln271' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_80 : Operation 1346 [1/4] (4.33ns)   --->   "%sub32 = dsub i64 %c0_y_19, i64 %sub28" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1346 'dsub' 'sub32' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1347 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub32, i3 %data_y_addr_3" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1347 'store' 'store_ln271' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_80 : Operation 1348 [3/4] (4.33ns)   --->   "%c0_x_23 = dadd i64 %c0_x_13, i64 %sub24" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1348 'dadd' 'c0_x_23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1349 [3/4] (4.33ns)   --->   "%c0_y_23 = dadd i64 %c0_y_13, i64 %add24" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1349 'dadd' 'c0_y_23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1350 [3/4] (4.33ns)   --->   "%c0_x_22 = dsub i64 %c0_x_13, i64 %sub24" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1350 'dsub' 'c0_x_22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1351 [3/4] (4.33ns)   --->   "%c0_y_22 = dsub i64 %c0_y_13, i64 %add24" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1351 'dsub' 'c0_y_22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1352 [1/4] (4.50ns)   --->   "%mul14 = dmul i64 %tmp_3, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1352 'dmul' 'mul14' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1353 [1/4] (4.50ns)   --->   "%mul15 = dmul i64 %sub33, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1353 'dmul' 'mul15' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 28> <Delay = 4.62>
ST_81 : Operation 1354 [2/4] (4.33ns)   --->   "%c0_x_23 = dadd i64 %c0_x_13, i64 %sub24" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1354 'dadd' 'c0_x_23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1355 [2/4] (4.33ns)   --->   "%c0_y_23 = dadd i64 %c0_y_13, i64 %add24" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1355 'dadd' 'c0_y_23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1356 [2/4] (4.33ns)   --->   "%c0_x_22 = dsub i64 %c0_x_13, i64 %sub24" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1356 'dsub' 'c0_x_22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1357 [2/4] (4.33ns)   --->   "%c0_y_22 = dsub i64 %c0_y_13, i64 %add24" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1357 'dsub' 'c0_y_22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1358 [1/1] (0.00ns)   --->   "%bitcast_ln271_16 = bitcast i64 %sub33" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1358 'bitcast' 'bitcast_ln271_16' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1359 [1/1] (0.28ns)   --->   "%xor_ln271_8 = xor i64 %bitcast_ln271_16, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1359 'xor' 'xor_ln271_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1360 [1/1] (0.00ns)   --->   "%bitcast_ln271_17 = bitcast i64 %xor_ln271_8" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1360 'bitcast' 'bitcast_ln271_17' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1361 [4/4] (4.33ns)   --->   "%sub34 = dsub i64 %mul14, i64 %bitcast_ln271_17" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1361 'dsub' 'sub34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1362 [1/1] (0.00ns)   --->   "%bitcast_ln271_18 = bitcast i64 %tmp_3" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1362 'bitcast' 'bitcast_ln271_18' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1363 [1/1] (0.28ns)   --->   "%xor_ln271_9 = xor i64 %bitcast_ln271_18, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1363 'xor' 'xor_ln271_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1364 [1/1] (0.00ns)   --->   "%bitcast_ln271_19 = bitcast i64 %xor_ln271_9" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1364 'bitcast' 'bitcast_ln271_19' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1365 [4/4] (4.33ns)   --->   "%sub35 = dsub i64 %bitcast_ln271_19, i64 %mul15" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1365 'dsub' 'sub35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 29> <Delay = 4.33>
ST_82 : Operation 1366 [1/4] (4.33ns)   --->   "%c0_x_23 = dadd i64 %c0_x_13, i64 %sub24" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1366 'dadd' 'c0_x_23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1367 [1/4] (4.33ns)   --->   "%c0_y_23 = dadd i64 %c0_y_13, i64 %add24" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1367 'dadd' 'c0_y_23' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1368 [1/4] (4.33ns)   --->   "%c0_x_22 = dsub i64 %c0_x_13, i64 %sub24" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1368 'dsub' 'c0_x_22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1369 [1/4] (4.33ns)   --->   "%c0_y_22 = dsub i64 %c0_y_13, i64 %add24" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1369 'dsub' 'c0_y_22' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1370 [3/4] (4.33ns)   --->   "%sub34 = dsub i64 %mul14, i64 %bitcast_ln271_17" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1370 'dsub' 'sub34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1371 [3/4] (4.33ns)   --->   "%sub35 = dsub i64 %bitcast_ln271_19, i64 %mul15" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1371 'dsub' 'sub35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 30> <Delay = 4.33>
ST_83 : Operation 1372 [2/4] (4.33ns)   --->   "%sub34 = dsub i64 %mul14, i64 %bitcast_ln271_17" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1372 'dsub' 'sub34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1373 [2/4] (4.33ns)   --->   "%sub35 = dsub i64 %bitcast_ln271_19, i64 %mul15" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1373 'dsub' 'sub35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1374 [4/4] (4.33ns)   --->   "%add34 = dadd i64 %c0_x_23, i64 %add32" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1374 'dadd' 'add34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1375 [4/4] (4.33ns)   --->   "%add35 = dadd i64 %c0_y_23, i64 %add33" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1375 'dadd' 'add35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1376 [4/4] (4.33ns)   --->   "%sub36 = dsub i64 %c0_x_23, i64 %add32" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1376 'dsub' 'sub36' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1377 [4/4] (4.33ns)   --->   "%sub37 = dsub i64 %c0_y_23, i64 %add33" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1377 'dsub' 'sub37' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 31> <Delay = 4.33>
ST_84 : Operation 1378 [1/4] (4.33ns)   --->   "%sub34 = dsub i64 %mul14, i64 %bitcast_ln271_17" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1378 'dsub' 'sub34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1379 [1/4] (4.33ns)   --->   "%sub35 = dsub i64 %bitcast_ln271_19, i64 %mul15" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1379 'dsub' 'sub35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1380 [3/4] (4.33ns)   --->   "%add34 = dadd i64 %c0_x_23, i64 %add32" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1380 'dadd' 'add34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1381 [3/4] (4.33ns)   --->   "%add35 = dadd i64 %c0_y_23, i64 %add33" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1381 'dadd' 'add35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1382 [3/4] (4.33ns)   --->   "%sub36 = dsub i64 %c0_x_23, i64 %add32" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1382 'dsub' 'sub36' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1383 [3/4] (4.33ns)   --->   "%sub37 = dsub i64 %c0_y_23, i64 %add33" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1383 'dsub' 'sub37' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 32> <Delay = 4.33>
ST_85 : Operation 1384 [2/4] (4.33ns)   --->   "%add34 = dadd i64 %c0_x_23, i64 %add32" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1384 'dadd' 'add34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1385 [2/4] (4.33ns)   --->   "%add35 = dadd i64 %c0_y_23, i64 %add33" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1385 'dadd' 'add35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1386 [2/4] (4.33ns)   --->   "%sub36 = dsub i64 %c0_x_23, i64 %add32" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1386 'dsub' 'sub36' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1387 [2/4] (4.33ns)   --->   "%sub37 = dsub i64 %c0_y_23, i64 %add33" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1387 'dsub' 'sub37' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1388 [4/4] (4.33ns)   --->   "%add36 = dadd i64 %c0_x_22, i64 %sub34" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1388 'dadd' 'add36' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1389 [4/4] (4.33ns)   --->   "%add37 = dadd i64 %c0_y_22, i64 %sub35" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1389 'dadd' 'add37' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1390 [4/4] (4.33ns)   --->   "%sub38 = dsub i64 %c0_x_22, i64 %sub34" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1390 'dsub' 'sub38' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1391 [4/4] (4.33ns)   --->   "%sub39 = dsub i64 %c0_y_22, i64 %sub35" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1391 'dsub' 'sub39' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 33> <Delay = 5.04>
ST_86 : Operation 1392 [1/4] (4.33ns)   --->   "%add34 = dadd i64 %c0_x_23, i64 %add32" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1392 'dadd' 'add34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1393 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add34, i3 %data_x_addr_4" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1393 'store' 'store_ln271' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_86 : Operation 1394 [1/4] (4.33ns)   --->   "%add35 = dadd i64 %c0_y_23, i64 %add33" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1394 'dadd' 'add35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1395 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add35, i3 %data_y_addr_4" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1395 'store' 'store_ln271' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_86 : Operation 1396 [1/4] (4.33ns)   --->   "%sub36 = dsub i64 %c0_x_23, i64 %add32" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1396 'dsub' 'sub36' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1397 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub36, i3 %data_x_addr_5" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1397 'store' 'store_ln271' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_86 : Operation 1398 [1/4] (4.33ns)   --->   "%sub37 = dsub i64 %c0_y_23, i64 %add33" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1398 'dsub' 'sub37' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1399 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub37, i3 %data_y_addr_5" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1399 'store' 'store_ln271' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_86 : Operation 1400 [3/4] (4.33ns)   --->   "%add36 = dadd i64 %c0_x_22, i64 %sub34" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1400 'dadd' 'add36' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1401 [3/4] (4.33ns)   --->   "%add37 = dadd i64 %c0_y_22, i64 %sub35" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1401 'dadd' 'add37' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1402 [3/4] (4.33ns)   --->   "%sub38 = dsub i64 %c0_x_22, i64 %sub34" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1402 'dsub' 'sub38' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1403 [3/4] (4.33ns)   --->   "%sub39 = dsub i64 %c0_y_22, i64 %sub35" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1403 'dsub' 'sub39' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 34> <Delay = 4.33>
ST_87 : Operation 1404 [2/4] (4.33ns)   --->   "%add36 = dadd i64 %c0_x_22, i64 %sub34" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1404 'dadd' 'add36' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1405 [2/4] (4.33ns)   --->   "%add37 = dadd i64 %c0_y_22, i64 %sub35" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1405 'dadd' 'add37' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1406 [2/4] (4.33ns)   --->   "%sub38 = dsub i64 %c0_x_22, i64 %sub34" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1406 'dsub' 'sub38' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1407 [2/4] (4.33ns)   --->   "%sub39 = dsub i64 %c0_y_22, i64 %sub35" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1407 'dsub' 'sub39' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 35> <Delay = 5.04>
ST_88 : Operation 1408 [1/4] (4.33ns)   --->   "%add36 = dadd i64 %c0_x_22, i64 %sub34" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1408 'dadd' 'add36' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1409 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add36, i3 %data_x_addr_6" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1409 'store' 'store_ln271' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_88 : Operation 1410 [1/4] (4.33ns)   --->   "%add37 = dadd i64 %c0_y_22, i64 %sub35" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1410 'dadd' 'add37' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1411 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add37, i3 %data_y_addr_6" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1411 'store' 'store_ln271' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_88 : Operation 1412 [1/4] (4.33ns)   --->   "%sub38 = dsub i64 %c0_x_22, i64 %sub34" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1412 'dsub' 'sub38' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1413 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub38, i3 %data_x_addr_7" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1413 'store' 'store_ln271' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_88 : Operation 1414 [1/4] (4.33ns)   --->   "%sub39 = dsub i64 %c0_y_22, i64 %sub35" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1414 'dsub' 'sub39' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1415 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub39, i3 %data_y_addr_7" [data/benchmarks/transposed_fft/transposed_fft.c:271]   --->   Operation 1415 'store' 'store_ln271' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 89 <SV = 36> <Delay = 4.65>
ST_89 : Operation 1416 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i3 %hi_2" [data/benchmarks/transposed_fft/transposed_fft.c:274]   --->   Operation 1416 'zext' 'zext_ln274' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1417 [2/2] (4.65ns)   --->   "%call_ln277 = call void @twiddles8, i64 %data_x, i64 %data_y, i6 %zext_ln274, i10 64, i32 %twiddles8_reversed8, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 1417 'call' 'call_ln277' <Predicate = true> <Delay = 4.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 37> <Delay = 0.00>
ST_90 : Operation 1418 [1/2] (0.00ns)   --->   "%call_ln277 = call void @twiddles8, i64 %data_x, i64 %data_y, i6 %zext_ln274, i10 64, i32 %twiddles8_reversed8, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 1418 'call' 'call_ln277' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 38> <Delay = 0.71>
ST_91 : Operation 1419 [2/2] (0.71ns)   --->   "%data_x_load_8 = load i3 %data_x_addr" [data/benchmarks/transposed_fft/transposed_fft.c:280]   --->   Operation 1419 'load' 'data_x_load_8' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_91 : Operation 1420 [2/2] (0.71ns)   --->   "%data_x_load_9 = load i3 %data_x_addr_1" [data/benchmarks/transposed_fft/transposed_fft.c:281]   --->   Operation 1420 'load' 'data_x_load_9' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_91 : Operation 1421 [2/2] (0.71ns)   --->   "%data_y_load_15 = load i3 %data_y_addr" [data/benchmarks/transposed_fft/transposed_fft.c:289]   --->   Operation 1421 'load' 'data_y_load_15' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_91 : Operation 1422 [2/2] (0.71ns)   --->   "%data_y_load_8 = load i3 %data_y_addr_1" [data/benchmarks/transposed_fft/transposed_fft.c:290]   --->   Operation 1422 'load' 'data_y_load_8' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 92 <SV = 39> <Delay = 1.91>
ST_92 : Operation 1423 [1/2] (0.71ns)   --->   "%data_x_load_8 = load i3 %data_x_addr" [data/benchmarks/transposed_fft/transposed_fft.c:280]   --->   Operation 1423 'load' 'data_x_load_8' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_92 : Operation 1424 [1/1] (1.20ns)   --->   "%store_ln280 = store i64 %data_x_load_8, i9 %DATA_x_addr_24" [data/benchmarks/transposed_fft/transposed_fft.c:280]   --->   Operation 1424 'store' 'store_ln280' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_92 : Operation 1425 [1/2] (0.71ns)   --->   "%data_x_load_9 = load i3 %data_x_addr_1" [data/benchmarks/transposed_fft/transposed_fft.c:281]   --->   Operation 1425 'load' 'data_x_load_9' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_92 : Operation 1426 [1/1] (1.20ns)   --->   "%store_ln281 = store i64 %data_x_load_9, i9 %DATA_x_addr_25" [data/benchmarks/transposed_fft/transposed_fft.c:281]   --->   Operation 1426 'store' 'store_ln281' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_92 : Operation 1427 [2/2] (0.71ns)   --->   "%data_x_load_10 = load i3 %data_x_addr_2" [data/benchmarks/transposed_fft/transposed_fft.c:282]   --->   Operation 1427 'load' 'data_x_load_10' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_92 : Operation 1428 [2/2] (0.71ns)   --->   "%data_x_load_11 = load i3 %data_x_addr_3" [data/benchmarks/transposed_fft/transposed_fft.c:283]   --->   Operation 1428 'load' 'data_x_load_11' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_92 : Operation 1429 [1/2] (0.71ns)   --->   "%data_y_load_15 = load i3 %data_y_addr" [data/benchmarks/transposed_fft/transposed_fft.c:289]   --->   Operation 1429 'load' 'data_y_load_15' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_92 : Operation 1430 [1/1] (1.20ns)   --->   "%store_ln289 = store i64 %data_y_load_15, i9 %DATA_y_addr_24" [data/benchmarks/transposed_fft/transposed_fft.c:289]   --->   Operation 1430 'store' 'store_ln289' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_92 : Operation 1431 [1/2] (0.71ns)   --->   "%data_y_load_8 = load i3 %data_y_addr_1" [data/benchmarks/transposed_fft/transposed_fft.c:290]   --->   Operation 1431 'load' 'data_y_load_8' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_92 : Operation 1432 [1/1] (1.20ns)   --->   "%store_ln290 = store i64 %data_y_load_8, i9 %DATA_y_addr_25" [data/benchmarks/transposed_fft/transposed_fft.c:290]   --->   Operation 1432 'store' 'store_ln290' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_92 : Operation 1433 [2/2] (0.71ns)   --->   "%data_y_load_9 = load i3 %data_y_addr_2" [data/benchmarks/transposed_fft/transposed_fft.c:291]   --->   Operation 1433 'load' 'data_y_load_9' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_92 : Operation 1434 [2/2] (0.71ns)   --->   "%data_y_load_10 = load i3 %data_y_addr_3" [data/benchmarks/transposed_fft/transposed_fft.c:292]   --->   Operation 1434 'load' 'data_y_load_10' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 93 <SV = 40> <Delay = 1.91>
ST_93 : Operation 1435 [1/2] (0.71ns)   --->   "%data_x_load_10 = load i3 %data_x_addr_2" [data/benchmarks/transposed_fft/transposed_fft.c:282]   --->   Operation 1435 'load' 'data_x_load_10' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_93 : Operation 1436 [1/1] (1.20ns)   --->   "%store_ln282 = store i64 %data_x_load_10, i9 %DATA_x_addr_26" [data/benchmarks/transposed_fft/transposed_fft.c:282]   --->   Operation 1436 'store' 'store_ln282' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_93 : Operation 1437 [1/2] (0.71ns)   --->   "%data_x_load_11 = load i3 %data_x_addr_3" [data/benchmarks/transposed_fft/transposed_fft.c:283]   --->   Operation 1437 'load' 'data_x_load_11' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_93 : Operation 1438 [1/1] (1.20ns)   --->   "%store_ln283 = store i64 %data_x_load_11, i9 %DATA_x_addr_27" [data/benchmarks/transposed_fft/transposed_fft.c:283]   --->   Operation 1438 'store' 'store_ln283' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_93 : Operation 1439 [2/2] (0.71ns)   --->   "%data_x_load_12 = load i3 %data_x_addr_4" [data/benchmarks/transposed_fft/transposed_fft.c:284]   --->   Operation 1439 'load' 'data_x_load_12' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_93 : Operation 1440 [2/2] (0.71ns)   --->   "%data_x_load_13 = load i3 %data_x_addr_5" [data/benchmarks/transposed_fft/transposed_fft.c:285]   --->   Operation 1440 'load' 'data_x_load_13' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_93 : Operation 1441 [1/2] (0.71ns)   --->   "%data_y_load_9 = load i3 %data_y_addr_2" [data/benchmarks/transposed_fft/transposed_fft.c:291]   --->   Operation 1441 'load' 'data_y_load_9' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_93 : Operation 1442 [1/1] (1.20ns)   --->   "%store_ln291 = store i64 %data_y_load_9, i9 %DATA_y_addr_26" [data/benchmarks/transposed_fft/transposed_fft.c:291]   --->   Operation 1442 'store' 'store_ln291' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_93 : Operation 1443 [1/2] (0.71ns)   --->   "%data_y_load_10 = load i3 %data_y_addr_3" [data/benchmarks/transposed_fft/transposed_fft.c:292]   --->   Operation 1443 'load' 'data_y_load_10' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_93 : Operation 1444 [1/1] (1.20ns)   --->   "%store_ln292 = store i64 %data_y_load_10, i9 %DATA_y_addr_27" [data/benchmarks/transposed_fft/transposed_fft.c:292]   --->   Operation 1444 'store' 'store_ln292' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_93 : Operation 1445 [2/2] (0.71ns)   --->   "%data_y_load_11 = load i3 %data_y_addr_4" [data/benchmarks/transposed_fft/transposed_fft.c:293]   --->   Operation 1445 'load' 'data_y_load_11' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_93 : Operation 1446 [2/2] (0.71ns)   --->   "%data_y_load_12 = load i3 %data_y_addr_5" [data/benchmarks/transposed_fft/transposed_fft.c:294]   --->   Operation 1446 'load' 'data_y_load_12' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 94 <SV = 41> <Delay = 1.91>
ST_94 : Operation 1447 [1/2] (0.71ns)   --->   "%data_x_load_12 = load i3 %data_x_addr_4" [data/benchmarks/transposed_fft/transposed_fft.c:284]   --->   Operation 1447 'load' 'data_x_load_12' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_94 : Operation 1448 [1/1] (1.20ns)   --->   "%store_ln284 = store i64 %data_x_load_12, i9 %DATA_x_addr_28" [data/benchmarks/transposed_fft/transposed_fft.c:284]   --->   Operation 1448 'store' 'store_ln284' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_94 : Operation 1449 [1/2] (0.71ns)   --->   "%data_x_load_13 = load i3 %data_x_addr_5" [data/benchmarks/transposed_fft/transposed_fft.c:285]   --->   Operation 1449 'load' 'data_x_load_13' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_94 : Operation 1450 [1/1] (1.20ns)   --->   "%store_ln285 = store i64 %data_x_load_13, i9 %DATA_x_addr_29" [data/benchmarks/transposed_fft/transposed_fft.c:285]   --->   Operation 1450 'store' 'store_ln285' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_94 : Operation 1451 [2/2] (0.71ns)   --->   "%data_x_load_14 = load i3 %data_x_addr_6" [data/benchmarks/transposed_fft/transposed_fft.c:286]   --->   Operation 1451 'load' 'data_x_load_14' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_94 : Operation 1452 [2/2] (0.71ns)   --->   "%data_x_load_15 = load i3 %data_x_addr_7" [data/benchmarks/transposed_fft/transposed_fft.c:287]   --->   Operation 1452 'load' 'data_x_load_15' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_94 : Operation 1453 [1/2] (0.71ns)   --->   "%data_y_load_11 = load i3 %data_y_addr_4" [data/benchmarks/transposed_fft/transposed_fft.c:293]   --->   Operation 1453 'load' 'data_y_load_11' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_94 : Operation 1454 [1/1] (1.20ns)   --->   "%store_ln293 = store i64 %data_y_load_11, i9 %DATA_y_addr_28" [data/benchmarks/transposed_fft/transposed_fft.c:293]   --->   Operation 1454 'store' 'store_ln293' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_94 : Operation 1455 [1/2] (0.71ns)   --->   "%data_y_load_12 = load i3 %data_y_addr_5" [data/benchmarks/transposed_fft/transposed_fft.c:294]   --->   Operation 1455 'load' 'data_y_load_12' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_94 : Operation 1456 [1/1] (1.20ns)   --->   "%store_ln294 = store i64 %data_y_load_12, i9 %DATA_y_addr_29" [data/benchmarks/transposed_fft/transposed_fft.c:294]   --->   Operation 1456 'store' 'store_ln294' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_94 : Operation 1457 [2/2] (0.71ns)   --->   "%data_y_load_13 = load i3 %data_y_addr_6" [data/benchmarks/transposed_fft/transposed_fft.c:295]   --->   Operation 1457 'load' 'data_y_load_13' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_94 : Operation 1458 [2/2] (0.71ns)   --->   "%data_y_load_14 = load i3 %data_y_addr_7" [data/benchmarks/transposed_fft/transposed_fft.c:296]   --->   Operation 1458 'load' 'data_y_load_14' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 95 <SV = 42> <Delay = 1.91>
ST_95 : Operation 1459 [1/1] (0.00ns)   --->   "%speclooptripcount_ln251 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/transposed_fft/transposed_fft.c:251]   --->   Operation 1459 'speclooptripcount' 'speclooptripcount_ln251' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1460 [1/1] (0.00ns)   --->   "%specloopname_ln297 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [data/benchmarks/transposed_fft/transposed_fft.c:297]   --->   Operation 1460 'specloopname' 'specloopname_ln297' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1461 [1/2] (0.71ns)   --->   "%data_x_load_14 = load i3 %data_x_addr_6" [data/benchmarks/transposed_fft/transposed_fft.c:286]   --->   Operation 1461 'load' 'data_x_load_14' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_95 : Operation 1462 [1/1] (1.20ns)   --->   "%store_ln286 = store i64 %data_x_load_14, i9 %DATA_x_addr_30" [data/benchmarks/transposed_fft/transposed_fft.c:286]   --->   Operation 1462 'store' 'store_ln286' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_95 : Operation 1463 [1/2] (0.71ns)   --->   "%data_x_load_15 = load i3 %data_x_addr_7" [data/benchmarks/transposed_fft/transposed_fft.c:287]   --->   Operation 1463 'load' 'data_x_load_15' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_95 : Operation 1464 [1/1] (1.20ns)   --->   "%store_ln287 = store i64 %data_x_load_15, i9 %DATA_x_addr_31" [data/benchmarks/transposed_fft/transposed_fft.c:287]   --->   Operation 1464 'store' 'store_ln287' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_95 : Operation 1465 [1/2] (0.71ns)   --->   "%data_y_load_13 = load i3 %data_y_addr_6" [data/benchmarks/transposed_fft/transposed_fft.c:295]   --->   Operation 1465 'load' 'data_y_load_13' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_95 : Operation 1466 [1/1] (1.20ns)   --->   "%store_ln295 = store i64 %data_y_load_13, i9 %DATA_y_addr_30" [data/benchmarks/transposed_fft/transposed_fft.c:295]   --->   Operation 1466 'store' 'store_ln295' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_95 : Operation 1467 [1/2] (0.71ns)   --->   "%data_y_load_14 = load i3 %data_y_addr_7" [data/benchmarks/transposed_fft/transposed_fft.c:296]   --->   Operation 1467 'load' 'data_y_load_14' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_95 : Operation 1468 [1/1] (1.20ns)   --->   "%store_ln296 = store i64 %data_y_load_14, i9 %DATA_y_addr_31" [data/benchmarks/transposed_fft/transposed_fft.c:296]   --->   Operation 1468 'store' 'store_ln296' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_95 : Operation 1469 [1/1] (0.00ns)   --->   "%br_ln250 = br void %for.inc1156" [data/benchmarks/transposed_fft/transposed_fft.c:250]   --->   Operation 1469 'br' 'br_ln250' <Predicate = true> <Delay = 0.00>

State 96 <SV = 7> <Delay = 1.20>
ST_96 : Operation 1470 [1/1] (0.00ns)   --->   "%tid_17 = load i7 %tid_6" [data/benchmarks/transposed_fft/transposed_fft.c:303]   --->   Operation 1470 'load' 'tid_17' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1471 [1/1] (0.70ns)   --->   "%icmp_ln301 = icmp_eq  i7 %tid_17, i7 64" [data/benchmarks/transposed_fft/transposed_fft.c:301]   --->   Operation 1471 'icmp' 'icmp_ln301' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1472 [1/1] (0.70ns)   --->   "%add_ln301 = add i7 %tid_17, i7 1" [data/benchmarks/transposed_fft/transposed_fft.c:301]   --->   Operation 1472 'add' 'add_ln301' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1473 [1/1] (0.00ns)   --->   "%br_ln301 = br i1 %icmp_ln301, void %for.inc1230.split, void %for.inc1304.preheader" [data/benchmarks/transposed_fft/transposed_fft.c:301]   --->   Operation 1473 'br' 'br_ln301' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1474 [1/1] (0.00ns)   --->   "%offset_3 = trunc i7 %tid_17" [data/benchmarks/transposed_fft/transposed_fft.c:303]   --->   Operation 1474 'trunc' 'offset_3' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_96 : Operation 1475 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %offset_3, i3 0" [data/benchmarks/transposed_fft/transposed_fft.c:306]   --->   Operation 1475 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_96 : Operation 1476 [1/1] (0.00ns)   --->   "%zext_ln306_1 = zext i9 %shl_ln6" [data/benchmarks/transposed_fft/transposed_fft.c:306]   --->   Operation 1476 'zext' 'zext_ln306_1' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_96 : Operation 1477 [1/1] (0.00ns)   --->   "%DATA_x_addr_32 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln306_1" [data/benchmarks/transposed_fft/transposed_fft.c:306]   --->   Operation 1477 'getelementptr' 'DATA_x_addr_32' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_96 : Operation 1478 [2/2] (1.20ns)   --->   "%DATA_x_load_16 = load i9 %DATA_x_addr_32" [data/benchmarks/transposed_fft/transposed_fft.c:306]   --->   Operation 1478 'load' 'DATA_x_load_16' <Predicate = (!icmp_ln301)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_96 : Operation 1479 [1/1] (0.00ns)   --->   "%or_ln307 = or i9 %shl_ln6, i9 1" [data/benchmarks/transposed_fft/transposed_fft.c:307]   --->   Operation 1479 'or' 'or_ln307' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_96 : Operation 1480 [1/1] (0.00ns)   --->   "%zext_ln307_1 = zext i9 %or_ln307" [data/benchmarks/transposed_fft/transposed_fft.c:307]   --->   Operation 1480 'zext' 'zext_ln307_1' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_96 : Operation 1481 [1/1] (0.00ns)   --->   "%DATA_x_addr_33 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln307_1" [data/benchmarks/transposed_fft/transposed_fft.c:307]   --->   Operation 1481 'getelementptr' 'DATA_x_addr_33' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_96 : Operation 1482 [2/2] (1.20ns)   --->   "%DATA_x_load_17 = load i9 %DATA_x_addr_33" [data/benchmarks/transposed_fft/transposed_fft.c:307]   --->   Operation 1482 'load' 'DATA_x_load_17' <Predicate = (!icmp_ln301)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_96 : Operation 1483 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %add_ln301, i7 %tid_6" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 1483 'store' 'store_ln115' <Predicate = (!icmp_ln301)> <Delay = 0.38>
ST_96 : Operation 1484 [1/1] (0.00ns)   --->   "%tid_7 = alloca i32 1" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 1484 'alloca' 'tid_7' <Predicate = (icmp_ln301)> <Delay = 0.00>
ST_96 : Operation 1485 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid_7" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 1485 'store' 'store_ln115' <Predicate = (icmp_ln301)> <Delay = 0.38>
ST_96 : Operation 1486 [1/1] (0.00ns)   --->   "%br_ln317 = br void %for.inc1304" [data/benchmarks/transposed_fft/transposed_fft.c:317]   --->   Operation 1486 'br' 'br_ln317' <Predicate = (icmp_ln301)> <Delay = 0.00>

State 97 <SV = 8> <Delay = 2.40>
ST_97 : Operation 1487 [1/1] (0.00ns)   --->   "%zext_ln174_8 = zext i6 %offset_3" [data/benchmarks/transposed_fft/transposed_fft.c:174]   --->   Operation 1487 'zext' 'zext_ln174_8' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1488 [1/2] (1.20ns)   --->   "%DATA_x_load_16 = load i9 %DATA_x_addr_32" [data/benchmarks/transposed_fft/transposed_fft.c:306]   --->   Operation 1488 'load' 'DATA_x_load_16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_97 : Operation 1489 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i6 %offset_3" [data/benchmarks/transposed_fft/transposed_fft.c:306]   --->   Operation 1489 'zext' 'zext_ln306' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1490 [1/1] (0.00ns)   --->   "%smem_addr_32 = getelementptr i64 %smem, i64 0, i64 %zext_ln306" [data/benchmarks/transposed_fft/transposed_fft.c:306]   --->   Operation 1490 'getelementptr' 'smem_addr_32' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1491 [1/1] (1.20ns)   --->   "%store_ln306 = store i64 %DATA_x_load_16, i10 %smem_addr_32" [data/benchmarks/transposed_fft/transposed_fft.c:306]   --->   Operation 1491 'store' 'store_ln306' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_97 : Operation 1492 [1/2] (1.20ns)   --->   "%DATA_x_load_17 = load i9 %DATA_x_addr_33" [data/benchmarks/transposed_fft/transposed_fft.c:307]   --->   Operation 1492 'load' 'DATA_x_load_17' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_97 : Operation 1493 [1/1] (0.71ns)   --->   "%add_ln307 = add i9 %zext_ln174_8, i9 288" [data/benchmarks/transposed_fft/transposed_fft.c:307]   --->   Operation 1493 'add' 'add_ln307' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1494 [1/1] (0.00ns)   --->   "%zext_ln307 = zext i9 %add_ln307" [data/benchmarks/transposed_fft/transposed_fft.c:307]   --->   Operation 1494 'zext' 'zext_ln307' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1495 [1/1] (0.00ns)   --->   "%smem_addr_33 = getelementptr i64 %smem, i64 0, i64 %zext_ln307" [data/benchmarks/transposed_fft/transposed_fft.c:307]   --->   Operation 1495 'getelementptr' 'smem_addr_33' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1496 [1/1] (1.20ns)   --->   "%store_ln307 = store i64 %DATA_x_load_17, i10 %smem_addr_33" [data/benchmarks/transposed_fft/transposed_fft.c:307]   --->   Operation 1496 'store' 'store_ln307' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_97 : Operation 1497 [1/1] (0.00ns)   --->   "%or_ln308 = or i9 %shl_ln6, i9 4" [data/benchmarks/transposed_fft/transposed_fft.c:308]   --->   Operation 1497 'or' 'or_ln308' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1498 [1/1] (0.00ns)   --->   "%zext_ln308_1 = zext i9 %or_ln308" [data/benchmarks/transposed_fft/transposed_fft.c:308]   --->   Operation 1498 'zext' 'zext_ln308_1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1499 [1/1] (0.00ns)   --->   "%DATA_x_addr_34 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln308_1" [data/benchmarks/transposed_fft/transposed_fft.c:308]   --->   Operation 1499 'getelementptr' 'DATA_x_addr_34' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1500 [2/2] (1.20ns)   --->   "%DATA_x_load_18 = load i9 %DATA_x_addr_34" [data/benchmarks/transposed_fft/transposed_fft.c:308]   --->   Operation 1500 'load' 'DATA_x_load_18' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_97 : Operation 1501 [1/1] (0.00ns)   --->   "%or_ln309 = or i9 %shl_ln6, i9 5" [data/benchmarks/transposed_fft/transposed_fft.c:309]   --->   Operation 1501 'or' 'or_ln309' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1502 [1/1] (0.00ns)   --->   "%zext_ln309_1 = zext i9 %or_ln309" [data/benchmarks/transposed_fft/transposed_fft.c:309]   --->   Operation 1502 'zext' 'zext_ln309_1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1503 [1/1] (0.00ns)   --->   "%DATA_x_addr_35 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln309_1" [data/benchmarks/transposed_fft/transposed_fft.c:309]   --->   Operation 1503 'getelementptr' 'DATA_x_addr_35' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1504 [2/2] (1.20ns)   --->   "%DATA_x_load_19 = load i9 %DATA_x_addr_35" [data/benchmarks/transposed_fft/transposed_fft.c:309]   --->   Operation 1504 'load' 'DATA_x_load_19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 98 <SV = 9> <Delay = 2.40>
ST_98 : Operation 1505 [1/1] (0.00ns)   --->   "%zext_ln174_7 = zext i6 %offset_3" [data/benchmarks/transposed_fft/transposed_fft.c:174]   --->   Operation 1505 'zext' 'zext_ln174_7' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1506 [1/2] (1.20ns)   --->   "%DATA_x_load_18 = load i9 %DATA_x_addr_34" [data/benchmarks/transposed_fft/transposed_fft.c:308]   --->   Operation 1506 'load' 'DATA_x_load_18' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_98 : Operation 1507 [1/1] (0.70ns)   --->   "%add_ln308 = add i8 %zext_ln174_7, i8 72" [data/benchmarks/transposed_fft/transposed_fft.c:308]   --->   Operation 1507 'add' 'add_ln308' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1508 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i8 %add_ln308" [data/benchmarks/transposed_fft/transposed_fft.c:308]   --->   Operation 1508 'zext' 'zext_ln308' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1509 [1/1] (0.00ns)   --->   "%smem_addr_34 = getelementptr i64 %smem, i64 0, i64 %zext_ln308" [data/benchmarks/transposed_fft/transposed_fft.c:308]   --->   Operation 1509 'getelementptr' 'smem_addr_34' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1510 [1/1] (1.20ns)   --->   "%store_ln308 = store i64 %DATA_x_load_18, i10 %smem_addr_34" [data/benchmarks/transposed_fft/transposed_fft.c:308]   --->   Operation 1510 'store' 'store_ln308' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_98 : Operation 1511 [1/2] (1.20ns)   --->   "%DATA_x_load_19 = load i9 %DATA_x_addr_35" [data/benchmarks/transposed_fft/transposed_fft.c:309]   --->   Operation 1511 'load' 'DATA_x_load_19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_98 : Operation 1512 [1/1] (0.71ns)   --->   "%add_ln309 = add i9 %zext_ln174_8, i9 360" [data/benchmarks/transposed_fft/transposed_fft.c:309]   --->   Operation 1512 'add' 'add_ln309' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1513 [1/1] (0.00ns)   --->   "%zext_ln309 = zext i9 %add_ln309" [data/benchmarks/transposed_fft/transposed_fft.c:309]   --->   Operation 1513 'zext' 'zext_ln309' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1514 [1/1] (0.00ns)   --->   "%smem_addr_35 = getelementptr i64 %smem, i64 0, i64 %zext_ln309" [data/benchmarks/transposed_fft/transposed_fft.c:309]   --->   Operation 1514 'getelementptr' 'smem_addr_35' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1515 [1/1] (1.20ns)   --->   "%store_ln309 = store i64 %DATA_x_load_19, i10 %smem_addr_35" [data/benchmarks/transposed_fft/transposed_fft.c:309]   --->   Operation 1515 'store' 'store_ln309' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_98 : Operation 1516 [1/1] (0.00ns)   --->   "%or_ln310 = or i9 %shl_ln6, i9 2" [data/benchmarks/transposed_fft/transposed_fft.c:310]   --->   Operation 1516 'or' 'or_ln310' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1517 [1/1] (0.00ns)   --->   "%zext_ln310_1 = zext i9 %or_ln310" [data/benchmarks/transposed_fft/transposed_fft.c:310]   --->   Operation 1517 'zext' 'zext_ln310_1' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1518 [1/1] (0.00ns)   --->   "%DATA_x_addr_36 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln310_1" [data/benchmarks/transposed_fft/transposed_fft.c:310]   --->   Operation 1518 'getelementptr' 'DATA_x_addr_36' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1519 [2/2] (1.20ns)   --->   "%DATA_x_load_20 = load i9 %DATA_x_addr_36" [data/benchmarks/transposed_fft/transposed_fft.c:310]   --->   Operation 1519 'load' 'DATA_x_load_20' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_98 : Operation 1520 [1/1] (0.00ns)   --->   "%or_ln311 = or i9 %shl_ln6, i9 3" [data/benchmarks/transposed_fft/transposed_fft.c:311]   --->   Operation 1520 'or' 'or_ln311' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1521 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i9 %or_ln311" [data/benchmarks/transposed_fft/transposed_fft.c:311]   --->   Operation 1521 'zext' 'zext_ln311' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1522 [1/1] (0.00ns)   --->   "%DATA_x_addr_37 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln311" [data/benchmarks/transposed_fft/transposed_fft.c:311]   --->   Operation 1522 'getelementptr' 'DATA_x_addr_37' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1523 [2/2] (1.20ns)   --->   "%DATA_x_load_21 = load i9 %DATA_x_addr_37" [data/benchmarks/transposed_fft/transposed_fft.c:311]   --->   Operation 1523 'load' 'DATA_x_load_21' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 99 <SV = 10> <Delay = 2.40>
ST_99 : Operation 1524 [1/2] (1.20ns)   --->   "%DATA_x_load_20 = load i9 %DATA_x_addr_36" [data/benchmarks/transposed_fft/transposed_fft.c:310]   --->   Operation 1524 'load' 'DATA_x_load_20' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_99 : Operation 1525 [1/1] (0.70ns)   --->   "%add_ln310 = add i8 %zext_ln174_7, i8 144" [data/benchmarks/transposed_fft/transposed_fft.c:310]   --->   Operation 1525 'add' 'add_ln310' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1526 [1/1] (0.00ns)   --->   "%zext_ln310 = zext i8 %add_ln310" [data/benchmarks/transposed_fft/transposed_fft.c:310]   --->   Operation 1526 'zext' 'zext_ln310' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1527 [1/1] (0.00ns)   --->   "%smem_addr_36 = getelementptr i64 %smem, i64 0, i64 %zext_ln310" [data/benchmarks/transposed_fft/transposed_fft.c:310]   --->   Operation 1527 'getelementptr' 'smem_addr_36' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1528 [1/1] (1.20ns)   --->   "%store_ln310 = store i64 %DATA_x_load_20, i10 %smem_addr_36" [data/benchmarks/transposed_fft/transposed_fft.c:310]   --->   Operation 1528 'store' 'store_ln310' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_99 : Operation 1529 [1/2] (1.20ns)   --->   "%DATA_x_load_21 = load i9 %DATA_x_addr_37" [data/benchmarks/transposed_fft/transposed_fft.c:311]   --->   Operation 1529 'load' 'DATA_x_load_21' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_99 : Operation 1530 [1/1] (0.70ns)   --->   "%add_ln311 = add i8 %zext_ln174_7, i8 176" [data/benchmarks/transposed_fft/transposed_fft.c:311]   --->   Operation 1530 'add' 'add_ln311' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1531 [1/1] (0.00ns)   --->   "%sext_ln311 = sext i8 %add_ln311" [data/benchmarks/transposed_fft/transposed_fft.c:311]   --->   Operation 1531 'sext' 'sext_ln311' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1532 [1/1] (0.00ns)   --->   "%zext_ln311_1 = zext i9 %sext_ln311" [data/benchmarks/transposed_fft/transposed_fft.c:311]   --->   Operation 1532 'zext' 'zext_ln311_1' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1533 [1/1] (0.00ns)   --->   "%smem_addr_37 = getelementptr i64 %smem, i64 0, i64 %zext_ln311_1" [data/benchmarks/transposed_fft/transposed_fft.c:311]   --->   Operation 1533 'getelementptr' 'smem_addr_37' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1534 [1/1] (1.20ns)   --->   "%store_ln311 = store i64 %DATA_x_load_21, i10 %smem_addr_37" [data/benchmarks/transposed_fft/transposed_fft.c:311]   --->   Operation 1534 'store' 'store_ln311' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_99 : Operation 1535 [1/1] (0.00ns)   --->   "%or_ln312 = or i9 %shl_ln6, i9 6" [data/benchmarks/transposed_fft/transposed_fft.c:312]   --->   Operation 1535 'or' 'or_ln312' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1536 [1/1] (0.00ns)   --->   "%zext_ln312_1 = zext i9 %or_ln312" [data/benchmarks/transposed_fft/transposed_fft.c:312]   --->   Operation 1536 'zext' 'zext_ln312_1' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1537 [1/1] (0.00ns)   --->   "%DATA_x_addr_38 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln312_1" [data/benchmarks/transposed_fft/transposed_fft.c:312]   --->   Operation 1537 'getelementptr' 'DATA_x_addr_38' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1538 [2/2] (1.20ns)   --->   "%DATA_x_load_22 = load i9 %DATA_x_addr_38" [data/benchmarks/transposed_fft/transposed_fft.c:312]   --->   Operation 1538 'load' 'DATA_x_load_22' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_99 : Operation 1539 [1/1] (0.00ns)   --->   "%or_ln313 = or i9 %shl_ln6, i9 7" [data/benchmarks/transposed_fft/transposed_fft.c:313]   --->   Operation 1539 'or' 'or_ln313' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1540 [1/1] (0.00ns)   --->   "%zext_ln313_1 = zext i9 %or_ln313" [data/benchmarks/transposed_fft/transposed_fft.c:313]   --->   Operation 1540 'zext' 'zext_ln313_1' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1541 [1/1] (0.00ns)   --->   "%DATA_x_addr_39 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln313_1" [data/benchmarks/transposed_fft/transposed_fft.c:313]   --->   Operation 1541 'getelementptr' 'DATA_x_addr_39' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1542 [2/2] (1.20ns)   --->   "%DATA_x_load_23 = load i9 %DATA_x_addr_39" [data/benchmarks/transposed_fft/transposed_fft.c:313]   --->   Operation 1542 'load' 'DATA_x_load_23' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 100 <SV = 11> <Delay = 2.40>
ST_100 : Operation 1543 [1/1] (0.00ns)   --->   "%speclooptripcount_ln302 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/transposed_fft/transposed_fft.c:302]   --->   Operation 1543 'speclooptripcount' 'speclooptripcount_ln302' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1544 [1/1] (0.00ns)   --->   "%specloopname_ln314 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [data/benchmarks/transposed_fft/transposed_fft.c:314]   --->   Operation 1544 'specloopname' 'specloopname_ln314' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1545 [1/1] (0.00ns)   --->   "%zext_ln174_6 = zext i6 %offset_3" [data/benchmarks/transposed_fft/transposed_fft.c:174]   --->   Operation 1545 'zext' 'zext_ln174_6' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1546 [1/2] (1.20ns)   --->   "%DATA_x_load_22 = load i9 %DATA_x_addr_38" [data/benchmarks/transposed_fft/transposed_fft.c:312]   --->   Operation 1546 'load' 'DATA_x_load_22' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_100 : Operation 1547 [1/1] (0.71ns)   --->   "%add_ln312 = add i9 %zext_ln174_8, i9 216" [data/benchmarks/transposed_fft/transposed_fft.c:312]   --->   Operation 1547 'add' 'add_ln312' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1548 [1/1] (0.00ns)   --->   "%zext_ln312 = zext i9 %add_ln312" [data/benchmarks/transposed_fft/transposed_fft.c:312]   --->   Operation 1548 'zext' 'zext_ln312' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1549 [1/1] (0.00ns)   --->   "%smem_addr_38 = getelementptr i64 %smem, i64 0, i64 %zext_ln312" [data/benchmarks/transposed_fft/transposed_fft.c:312]   --->   Operation 1549 'getelementptr' 'smem_addr_38' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1550 [1/1] (1.20ns)   --->   "%store_ln312 = store i64 %DATA_x_load_22, i10 %smem_addr_38" [data/benchmarks/transposed_fft/transposed_fft.c:312]   --->   Operation 1550 'store' 'store_ln312' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_100 : Operation 1551 [1/2] (1.20ns)   --->   "%DATA_x_load_23 = load i9 %DATA_x_addr_39" [data/benchmarks/transposed_fft/transposed_fft.c:313]   --->   Operation 1551 'load' 'DATA_x_load_23' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_100 : Operation 1552 [1/1] (0.72ns)   --->   "%add_ln313 = add i10 %zext_ln174_6, i10 504" [data/benchmarks/transposed_fft/transposed_fft.c:313]   --->   Operation 1552 'add' 'add_ln313' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1553 [1/1] (0.00ns)   --->   "%zext_ln313 = zext i10 %add_ln313" [data/benchmarks/transposed_fft/transposed_fft.c:313]   --->   Operation 1553 'zext' 'zext_ln313' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1554 [1/1] (0.00ns)   --->   "%smem_addr_39 = getelementptr i64 %smem, i64 0, i64 %zext_ln313" [data/benchmarks/transposed_fft/transposed_fft.c:313]   --->   Operation 1554 'getelementptr' 'smem_addr_39' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1555 [1/1] (1.20ns)   --->   "%store_ln313 = store i64 %DATA_x_load_23, i10 %smem_addr_39" [data/benchmarks/transposed_fft/transposed_fft.c:313]   --->   Operation 1555 'store' 'store_ln313' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_100 : Operation 1556 [1/1] (0.00ns)   --->   "%br_ln301 = br void %for.inc1230" [data/benchmarks/transposed_fft/transposed_fft.c:301]   --->   Operation 1556 'br' 'br_ln301' <Predicate = true> <Delay = 0.00>

State 101 <SV = 8> <Delay = 1.91>
ST_101 : Operation 1557 [1/1] (0.00ns)   --->   "%tid_18 = load i7 %tid_7" [data/benchmarks/transposed_fft/transposed_fft.c:321]   --->   Operation 1557 'load' 'tid_18' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1558 [1/1] (0.70ns)   --->   "%icmp_ln317 = icmp_eq  i7 %tid_18, i7 64" [data/benchmarks/transposed_fft/transposed_fft.c:317]   --->   Operation 1558 'icmp' 'icmp_ln317' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1559 [1/1] (0.70ns)   --->   "%add_ln317 = add i7 %tid_18, i7 1" [data/benchmarks/transposed_fft/transposed_fft.c:317]   --->   Operation 1559 'add' 'add_ln317' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1560 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln317, void %for.inc1304.split, void %for.inc1378.preheader" [data/benchmarks/transposed_fft/transposed_fft.c:317]   --->   Operation 1560 'br' 'br_ln317' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1561 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %tid_18, i32 3, i32 5" [data/benchmarks/transposed_fft/transposed_fft.c:321]   --->   Operation 1561 'partselect' 'tmp_18' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_101 : Operation 1562 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i7 %tid_18" [data/benchmarks/transposed_fft/transposed_fft.c:321]   --->   Operation 1562 'trunc' 'trunc_ln321' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_101 : Operation 1563 [1/1] (0.00ns)   --->   "%offset_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %tmp_18, i6 %trunc_ln321" [data/benchmarks/transposed_fft/transposed_fft.c:321]   --->   Operation 1563 'bitconcatenate' 'offset_4' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_101 : Operation 1564 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i9 %offset_4" [data/benchmarks/transposed_fft/transposed_fft.c:321]   --->   Operation 1564 'zext' 'zext_ln321' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_101 : Operation 1565 [1/1] (0.00ns)   --->   "%zext_ln323 = zext i9 %offset_4" [data/benchmarks/transposed_fft/transposed_fft.c:323]   --->   Operation 1565 'zext' 'zext_ln323' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_101 : Operation 1566 [1/1] (0.00ns)   --->   "%smem_addr_40 = getelementptr i64 %smem, i64 0, i64 %zext_ln323" [data/benchmarks/transposed_fft/transposed_fft.c:323]   --->   Operation 1566 'getelementptr' 'smem_addr_40' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_101 : Operation 1567 [2/2] (1.20ns)   --->   "%smem_load_16 = load i10 %smem_addr_40" [data/benchmarks/transposed_fft/transposed_fft.c:323]   --->   Operation 1567 'load' 'smem_load_16' <Predicate = (!icmp_ln317)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_101 : Operation 1568 [1/1] (0.71ns)   --->   "%add_ln324 = add i10 %zext_ln321, i10 32" [data/benchmarks/transposed_fft/transposed_fft.c:324]   --->   Operation 1568 'add' 'add_ln324' <Predicate = (!icmp_ln317)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1569 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i10 %add_ln324" [data/benchmarks/transposed_fft/transposed_fft.c:324]   --->   Operation 1569 'zext' 'zext_ln324' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_101 : Operation 1570 [1/1] (0.00ns)   --->   "%smem_addr_41 = getelementptr i64 %smem, i64 0, i64 %zext_ln324" [data/benchmarks/transposed_fft/transposed_fft.c:324]   --->   Operation 1570 'getelementptr' 'smem_addr_41' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_101 : Operation 1571 [2/2] (1.20ns)   --->   "%smem_load_17 = load i10 %smem_addr_41" [data/benchmarks/transposed_fft/transposed_fft.c:324]   --->   Operation 1571 'load' 'smem_load_17' <Predicate = (!icmp_ln317)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_101 : Operation 1572 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %add_ln317, i7 %tid_7" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 1572 'store' 'store_ln115' <Predicate = (!icmp_ln317)> <Delay = 0.38>
ST_101 : Operation 1573 [1/1] (0.00ns)   --->   "%tid_8 = alloca i32 1" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 1573 'alloca' 'tid_8' <Predicate = (icmp_ln317)> <Delay = 0.00>
ST_101 : Operation 1574 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid_8" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 1574 'store' 'store_ln115' <Predicate = (icmp_ln317)> <Delay = 0.38>
ST_101 : Operation 1575 [1/1] (0.00ns)   --->   "%br_ln334 = br void %for.inc1378" [data/benchmarks/transposed_fft/transposed_fft.c:334]   --->   Operation 1575 'br' 'br_ln334' <Predicate = (icmp_ln317)> <Delay = 0.00>

State 102 <SV = 9> <Delay = 2.40>
ST_102 : Operation 1576 [1/2] (1.20ns)   --->   "%smem_load_16 = load i10 %smem_addr_40" [data/benchmarks/transposed_fft/transposed_fft.c:323]   --->   Operation 1576 'load' 'smem_load_16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_102 : Operation 1577 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln321, i3 0" [data/benchmarks/transposed_fft/transposed_fft.c:323]   --->   Operation 1577 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1578 [1/1] (0.00ns)   --->   "%zext_ln323_1 = zext i9 %shl_ln7" [data/benchmarks/transposed_fft/transposed_fft.c:323]   --->   Operation 1578 'zext' 'zext_ln323_1' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1579 [1/1] (0.00ns)   --->   "%DATA_x_addr_40 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln323_1" [data/benchmarks/transposed_fft/transposed_fft.c:323]   --->   Operation 1579 'getelementptr' 'DATA_x_addr_40' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1580 [1/1] (1.20ns)   --->   "%store_ln323 = store i64 %smem_load_16, i9 %DATA_x_addr_40" [data/benchmarks/transposed_fft/transposed_fft.c:323]   --->   Operation 1580 'store' 'store_ln323' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_102 : Operation 1581 [1/2] (1.20ns)   --->   "%smem_load_17 = load i10 %smem_addr_41" [data/benchmarks/transposed_fft/transposed_fft.c:324]   --->   Operation 1581 'load' 'smem_load_17' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_102 : Operation 1582 [1/1] (0.00ns)   --->   "%or_ln324 = or i9 %shl_ln7, i9 4" [data/benchmarks/transposed_fft/transposed_fft.c:324]   --->   Operation 1582 'or' 'or_ln324' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1583 [1/1] (0.00ns)   --->   "%zext_ln324_1 = zext i9 %or_ln324" [data/benchmarks/transposed_fft/transposed_fft.c:324]   --->   Operation 1583 'zext' 'zext_ln324_1' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1584 [1/1] (0.00ns)   --->   "%DATA_x_addr_41 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln324_1" [data/benchmarks/transposed_fft/transposed_fft.c:324]   --->   Operation 1584 'getelementptr' 'DATA_x_addr_41' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1585 [1/1] (1.20ns)   --->   "%store_ln324 = store i64 %smem_load_17, i9 %DATA_x_addr_41" [data/benchmarks/transposed_fft/transposed_fft.c:324]   --->   Operation 1585 'store' 'store_ln324' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_102 : Operation 1586 [1/1] (0.71ns)   --->   "%add_ln325 = add i10 %zext_ln321, i10 8" [data/benchmarks/transposed_fft/transposed_fft.c:325]   --->   Operation 1586 'add' 'add_ln325' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1587 [1/1] (0.00ns)   --->   "%zext_ln325 = zext i10 %add_ln325" [data/benchmarks/transposed_fft/transposed_fft.c:325]   --->   Operation 1587 'zext' 'zext_ln325' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1588 [1/1] (0.00ns)   --->   "%smem_addr_42 = getelementptr i64 %smem, i64 0, i64 %zext_ln325" [data/benchmarks/transposed_fft/transposed_fft.c:325]   --->   Operation 1588 'getelementptr' 'smem_addr_42' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1589 [2/2] (1.20ns)   --->   "%smem_load_18 = load i10 %smem_addr_42" [data/benchmarks/transposed_fft/transposed_fft.c:325]   --->   Operation 1589 'load' 'smem_load_18' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_102 : Operation 1590 [1/1] (0.71ns)   --->   "%add_ln326 = add i10 %zext_ln321, i10 40" [data/benchmarks/transposed_fft/transposed_fft.c:326]   --->   Operation 1590 'add' 'add_ln326' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1591 [1/1] (0.00ns)   --->   "%zext_ln326 = zext i10 %add_ln326" [data/benchmarks/transposed_fft/transposed_fft.c:326]   --->   Operation 1591 'zext' 'zext_ln326' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1592 [1/1] (0.00ns)   --->   "%smem_addr_43 = getelementptr i64 %smem, i64 0, i64 %zext_ln326" [data/benchmarks/transposed_fft/transposed_fft.c:326]   --->   Operation 1592 'getelementptr' 'smem_addr_43' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1593 [2/2] (1.20ns)   --->   "%smem_load_19 = load i10 %smem_addr_43" [data/benchmarks/transposed_fft/transposed_fft.c:326]   --->   Operation 1593 'load' 'smem_load_19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>

State 103 <SV = 10> <Delay = 2.40>
ST_103 : Operation 1594 [1/2] (1.20ns)   --->   "%smem_load_18 = load i10 %smem_addr_42" [data/benchmarks/transposed_fft/transposed_fft.c:325]   --->   Operation 1594 'load' 'smem_load_18' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_103 : Operation 1595 [1/1] (0.00ns)   --->   "%or_ln325 = or i9 %shl_ln7, i9 1" [data/benchmarks/transposed_fft/transposed_fft.c:325]   --->   Operation 1595 'or' 'or_ln325' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1596 [1/1] (0.00ns)   --->   "%zext_ln325_1 = zext i9 %or_ln325" [data/benchmarks/transposed_fft/transposed_fft.c:325]   --->   Operation 1596 'zext' 'zext_ln325_1' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1597 [1/1] (0.00ns)   --->   "%DATA_x_addr_42 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln325_1" [data/benchmarks/transposed_fft/transposed_fft.c:325]   --->   Operation 1597 'getelementptr' 'DATA_x_addr_42' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1598 [1/1] (1.20ns)   --->   "%store_ln325 = store i64 %smem_load_18, i9 %DATA_x_addr_42" [data/benchmarks/transposed_fft/transposed_fft.c:325]   --->   Operation 1598 'store' 'store_ln325' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_103 : Operation 1599 [1/2] (1.20ns)   --->   "%smem_load_19 = load i10 %smem_addr_43" [data/benchmarks/transposed_fft/transposed_fft.c:326]   --->   Operation 1599 'load' 'smem_load_19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_103 : Operation 1600 [1/1] (0.00ns)   --->   "%or_ln326 = or i9 %shl_ln7, i9 5" [data/benchmarks/transposed_fft/transposed_fft.c:326]   --->   Operation 1600 'or' 'or_ln326' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1601 [1/1] (0.00ns)   --->   "%zext_ln326_1 = zext i9 %or_ln326" [data/benchmarks/transposed_fft/transposed_fft.c:326]   --->   Operation 1601 'zext' 'zext_ln326_1' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1602 [1/1] (0.00ns)   --->   "%DATA_x_addr_43 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln326_1" [data/benchmarks/transposed_fft/transposed_fft.c:326]   --->   Operation 1602 'getelementptr' 'DATA_x_addr_43' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1603 [1/1] (1.20ns)   --->   "%store_ln326 = store i64 %smem_load_19, i9 %DATA_x_addr_43" [data/benchmarks/transposed_fft/transposed_fft.c:326]   --->   Operation 1603 'store' 'store_ln326' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_103 : Operation 1604 [1/1] (0.71ns)   --->   "%add_ln327 = add i10 %zext_ln321, i10 16" [data/benchmarks/transposed_fft/transposed_fft.c:327]   --->   Operation 1604 'add' 'add_ln327' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1605 [1/1] (0.00ns)   --->   "%zext_ln327 = zext i10 %add_ln327" [data/benchmarks/transposed_fft/transposed_fft.c:327]   --->   Operation 1605 'zext' 'zext_ln327' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1606 [1/1] (0.00ns)   --->   "%smem_addr_44 = getelementptr i64 %smem, i64 0, i64 %zext_ln327" [data/benchmarks/transposed_fft/transposed_fft.c:327]   --->   Operation 1606 'getelementptr' 'smem_addr_44' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1607 [2/2] (1.20ns)   --->   "%smem_load_20 = load i10 %smem_addr_44" [data/benchmarks/transposed_fft/transposed_fft.c:327]   --->   Operation 1607 'load' 'smem_load_20' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_103 : Operation 1608 [1/1] (0.71ns)   --->   "%add_ln328 = add i10 %zext_ln321, i10 48" [data/benchmarks/transposed_fft/transposed_fft.c:328]   --->   Operation 1608 'add' 'add_ln328' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1609 [1/1] (0.00ns)   --->   "%zext_ln328 = zext i10 %add_ln328" [data/benchmarks/transposed_fft/transposed_fft.c:328]   --->   Operation 1609 'zext' 'zext_ln328' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1610 [1/1] (0.00ns)   --->   "%smem_addr_45 = getelementptr i64 %smem, i64 0, i64 %zext_ln328" [data/benchmarks/transposed_fft/transposed_fft.c:328]   --->   Operation 1610 'getelementptr' 'smem_addr_45' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1611 [2/2] (1.20ns)   --->   "%smem_load_21 = load i10 %smem_addr_45" [data/benchmarks/transposed_fft/transposed_fft.c:328]   --->   Operation 1611 'load' 'smem_load_21' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>

State 104 <SV = 11> <Delay = 2.40>
ST_104 : Operation 1612 [1/2] (1.20ns)   --->   "%smem_load_20 = load i10 %smem_addr_44" [data/benchmarks/transposed_fft/transposed_fft.c:327]   --->   Operation 1612 'load' 'smem_load_20' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_104 : Operation 1613 [1/1] (0.00ns)   --->   "%or_ln327 = or i9 %shl_ln7, i9 2" [data/benchmarks/transposed_fft/transposed_fft.c:327]   --->   Operation 1613 'or' 'or_ln327' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1614 [1/1] (0.00ns)   --->   "%zext_ln327_1 = zext i9 %or_ln327" [data/benchmarks/transposed_fft/transposed_fft.c:327]   --->   Operation 1614 'zext' 'zext_ln327_1' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1615 [1/1] (0.00ns)   --->   "%DATA_x_addr_44 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln327_1" [data/benchmarks/transposed_fft/transposed_fft.c:327]   --->   Operation 1615 'getelementptr' 'DATA_x_addr_44' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1616 [1/1] (1.20ns)   --->   "%store_ln327 = store i64 %smem_load_20, i9 %DATA_x_addr_44" [data/benchmarks/transposed_fft/transposed_fft.c:327]   --->   Operation 1616 'store' 'store_ln327' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_104 : Operation 1617 [1/2] (1.20ns)   --->   "%smem_load_21 = load i10 %smem_addr_45" [data/benchmarks/transposed_fft/transposed_fft.c:328]   --->   Operation 1617 'load' 'smem_load_21' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_104 : Operation 1618 [1/1] (0.00ns)   --->   "%or_ln328 = or i9 %shl_ln7, i9 6" [data/benchmarks/transposed_fft/transposed_fft.c:328]   --->   Operation 1618 'or' 'or_ln328' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1619 [1/1] (0.00ns)   --->   "%zext_ln328_1 = zext i9 %or_ln328" [data/benchmarks/transposed_fft/transposed_fft.c:328]   --->   Operation 1619 'zext' 'zext_ln328_1' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1620 [1/1] (0.00ns)   --->   "%DATA_x_addr_45 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln328_1" [data/benchmarks/transposed_fft/transposed_fft.c:328]   --->   Operation 1620 'getelementptr' 'DATA_x_addr_45' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1621 [1/1] (1.20ns)   --->   "%store_ln328 = store i64 %smem_load_21, i9 %DATA_x_addr_45" [data/benchmarks/transposed_fft/transposed_fft.c:328]   --->   Operation 1621 'store' 'store_ln328' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_104 : Operation 1622 [1/1] (0.71ns)   --->   "%add_ln329 = add i10 %zext_ln321, i10 24" [data/benchmarks/transposed_fft/transposed_fft.c:329]   --->   Operation 1622 'add' 'add_ln329' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1623 [1/1] (0.00ns)   --->   "%zext_ln329 = zext i10 %add_ln329" [data/benchmarks/transposed_fft/transposed_fft.c:329]   --->   Operation 1623 'zext' 'zext_ln329' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1624 [1/1] (0.00ns)   --->   "%smem_addr_46 = getelementptr i64 %smem, i64 0, i64 %zext_ln329" [data/benchmarks/transposed_fft/transposed_fft.c:329]   --->   Operation 1624 'getelementptr' 'smem_addr_46' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1625 [2/2] (1.20ns)   --->   "%smem_load_22 = load i10 %smem_addr_46" [data/benchmarks/transposed_fft/transposed_fft.c:329]   --->   Operation 1625 'load' 'smem_load_22' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_104 : Operation 1626 [1/1] (0.71ns)   --->   "%add_ln330 = add i10 %zext_ln321, i10 56" [data/benchmarks/transposed_fft/transposed_fft.c:330]   --->   Operation 1626 'add' 'add_ln330' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1627 [1/1] (0.00ns)   --->   "%zext_ln330 = zext i10 %add_ln330" [data/benchmarks/transposed_fft/transposed_fft.c:330]   --->   Operation 1627 'zext' 'zext_ln330' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1628 [1/1] (0.00ns)   --->   "%smem_addr_47 = getelementptr i64 %smem, i64 0, i64 %zext_ln330" [data/benchmarks/transposed_fft/transposed_fft.c:330]   --->   Operation 1628 'getelementptr' 'smem_addr_47' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1629 [2/2] (1.20ns)   --->   "%smem_load_23 = load i10 %smem_addr_47" [data/benchmarks/transposed_fft/transposed_fft.c:330]   --->   Operation 1629 'load' 'smem_load_23' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>

State 105 <SV = 12> <Delay = 2.40>
ST_105 : Operation 1630 [1/1] (0.00ns)   --->   "%speclooptripcount_ln318 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/transposed_fft/transposed_fft.c:318]   --->   Operation 1630 'speclooptripcount' 'speclooptripcount_ln318' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1631 [1/1] (0.00ns)   --->   "%specloopname_ln331 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [data/benchmarks/transposed_fft/transposed_fft.c:331]   --->   Operation 1631 'specloopname' 'specloopname_ln331' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1632 [1/2] (1.20ns)   --->   "%smem_load_22 = load i10 %smem_addr_46" [data/benchmarks/transposed_fft/transposed_fft.c:329]   --->   Operation 1632 'load' 'smem_load_22' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_105 : Operation 1633 [1/1] (0.00ns)   --->   "%or_ln329 = or i9 %shl_ln7, i9 3" [data/benchmarks/transposed_fft/transposed_fft.c:329]   --->   Operation 1633 'or' 'or_ln329' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1634 [1/1] (0.00ns)   --->   "%zext_ln329_1 = zext i9 %or_ln329" [data/benchmarks/transposed_fft/transposed_fft.c:329]   --->   Operation 1634 'zext' 'zext_ln329_1' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1635 [1/1] (0.00ns)   --->   "%DATA_x_addr_46 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln329_1" [data/benchmarks/transposed_fft/transposed_fft.c:329]   --->   Operation 1635 'getelementptr' 'DATA_x_addr_46' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1636 [1/1] (1.20ns)   --->   "%store_ln329 = store i64 %smem_load_22, i9 %DATA_x_addr_46" [data/benchmarks/transposed_fft/transposed_fft.c:329]   --->   Operation 1636 'store' 'store_ln329' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_105 : Operation 1637 [1/2] (1.20ns)   --->   "%smem_load_23 = load i10 %smem_addr_47" [data/benchmarks/transposed_fft/transposed_fft.c:330]   --->   Operation 1637 'load' 'smem_load_23' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_105 : Operation 1638 [1/1] (0.00ns)   --->   "%or_ln330 = or i9 %shl_ln7, i9 7" [data/benchmarks/transposed_fft/transposed_fft.c:330]   --->   Operation 1638 'or' 'or_ln330' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1639 [1/1] (0.00ns)   --->   "%zext_ln330_1 = zext i9 %or_ln330" [data/benchmarks/transposed_fft/transposed_fft.c:330]   --->   Operation 1639 'zext' 'zext_ln330_1' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1640 [1/1] (0.00ns)   --->   "%DATA_x_addr_47 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln330_1" [data/benchmarks/transposed_fft/transposed_fft.c:330]   --->   Operation 1640 'getelementptr' 'DATA_x_addr_47' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1641 [1/1] (1.20ns)   --->   "%store_ln330 = store i64 %smem_load_23, i9 %DATA_x_addr_47" [data/benchmarks/transposed_fft/transposed_fft.c:330]   --->   Operation 1641 'store' 'store_ln330' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_105 : Operation 1642 [1/1] (0.00ns)   --->   "%br_ln317 = br void %for.inc1304" [data/benchmarks/transposed_fft/transposed_fft.c:317]   --->   Operation 1642 'br' 'br_ln317' <Predicate = true> <Delay = 0.00>

State 106 <SV = 9> <Delay = 1.20>
ST_106 : Operation 1643 [1/1] (0.00ns)   --->   "%tid_19 = load i7 %tid_8" [data/benchmarks/transposed_fft/transposed_fft.c:336]   --->   Operation 1643 'load' 'tid_19' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1644 [1/1] (0.70ns)   --->   "%icmp_ln334 = icmp_eq  i7 %tid_19, i7 64" [data/benchmarks/transposed_fft/transposed_fft.c:334]   --->   Operation 1644 'icmp' 'icmp_ln334' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1645 [1/1] (0.70ns)   --->   "%add_ln334 = add i7 %tid_19, i7 1" [data/benchmarks/transposed_fft/transposed_fft.c:334]   --->   Operation 1645 'add' 'add_ln334' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1646 [1/1] (0.00ns)   --->   "%br_ln334 = br i1 %icmp_ln334, void %for.inc1378.split, void %for.inc1470.preheader" [data/benchmarks/transposed_fft/transposed_fft.c:334]   --->   Operation 1646 'br' 'br_ln334' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1647 [1/1] (0.00ns)   --->   "%offset_5 = trunc i7 %tid_19" [data/benchmarks/transposed_fft/transposed_fft.c:336]   --->   Operation 1647 'trunc' 'offset_5' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_106 : Operation 1648 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %offset_5, i3 0" [data/benchmarks/transposed_fft/transposed_fft.c:340]   --->   Operation 1648 'bitconcatenate' 'shl_ln8' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_106 : Operation 1649 [1/1] (0.00ns)   --->   "%zext_ln340_1 = zext i9 %shl_ln8" [data/benchmarks/transposed_fft/transposed_fft.c:340]   --->   Operation 1649 'zext' 'zext_ln340_1' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_106 : Operation 1650 [1/1] (0.00ns)   --->   "%DATA_y_addr_32 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln340_1" [data/benchmarks/transposed_fft/transposed_fft.c:340]   --->   Operation 1650 'getelementptr' 'DATA_y_addr_32' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_106 : Operation 1651 [2/2] (1.20ns)   --->   "%DATA_y_load_16 = load i9 %DATA_y_addr_32" [data/benchmarks/transposed_fft/transposed_fft.c:340]   --->   Operation 1651 'load' 'DATA_y_load_16' <Predicate = (!icmp_ln334)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_106 : Operation 1652 [1/1] (0.00ns)   --->   "%or_ln341 = or i9 %shl_ln8, i9 1" [data/benchmarks/transposed_fft/transposed_fft.c:341]   --->   Operation 1652 'or' 'or_ln341' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_106 : Operation 1653 [1/1] (0.00ns)   --->   "%zext_ln341_1 = zext i9 %or_ln341" [data/benchmarks/transposed_fft/transposed_fft.c:341]   --->   Operation 1653 'zext' 'zext_ln341_1' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_106 : Operation 1654 [1/1] (0.00ns)   --->   "%DATA_y_addr_33 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln341_1" [data/benchmarks/transposed_fft/transposed_fft.c:341]   --->   Operation 1654 'getelementptr' 'DATA_y_addr_33' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_106 : Operation 1655 [2/2] (1.20ns)   --->   "%DATA_y_load_17 = load i9 %DATA_y_addr_33" [data/benchmarks/transposed_fft/transposed_fft.c:341]   --->   Operation 1655 'load' 'DATA_y_load_17' <Predicate = (!icmp_ln334)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_106 : Operation 1656 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %add_ln334, i7 %tid_8" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 1656 'store' 'store_ln115' <Predicate = (!icmp_ln334)> <Delay = 0.38>
ST_106 : Operation 1657 [1/1] (0.00ns)   --->   "%p_phi24 = alloca i32 1"   --->   Operation 1657 'alloca' 'p_phi24' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_106 : Operation 1658 [1/1] (0.00ns)   --->   "%p_phi23 = alloca i32 1"   --->   Operation 1658 'alloca' 'p_phi23' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_106 : Operation 1659 [1/1] (0.00ns)   --->   "%p_phi22 = alloca i32 1"   --->   Operation 1659 'alloca' 'p_phi22' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_106 : Operation 1660 [1/1] (0.00ns)   --->   "%p_phi21 = alloca i32 1"   --->   Operation 1660 'alloca' 'p_phi21' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_106 : Operation 1661 [1/1] (0.00ns)   --->   "%p_phi20 = alloca i32 1"   --->   Operation 1661 'alloca' 'p_phi20' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_106 : Operation 1662 [1/1] (0.00ns)   --->   "%p_phi19 = alloca i32 1"   --->   Operation 1662 'alloca' 'p_phi19' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_106 : Operation 1663 [1/1] (0.00ns)   --->   "%p_phi18 = alloca i32 1"   --->   Operation 1663 'alloca' 'p_phi18' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_106 : Operation 1664 [1/1] (0.00ns)   --->   "%p_phi = alloca i32 1"   --->   Operation 1664 'alloca' 'p_phi' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_106 : Operation 1665 [1/1] (0.00ns)   --->   "%tid_9 = alloca i32 1" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 1665 'alloca' 'tid_9' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_106 : Operation 1666 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid_9" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 1666 'store' 'store_ln115' <Predicate = (icmp_ln334)> <Delay = 0.38>
ST_106 : Operation 1667 [1/1] (0.00ns)   --->   "%br_ln350 = br void %for.inc1470" [data/benchmarks/transposed_fft/transposed_fft.c:350]   --->   Operation 1667 'br' 'br_ln350' <Predicate = (icmp_ln334)> <Delay = 0.00>

State 107 <SV = 10> <Delay = 2.40>
ST_107 : Operation 1668 [1/1] (0.00ns)   --->   "%zext_ln174_11 = zext i6 %offset_5" [data/benchmarks/transposed_fft/transposed_fft.c:174]   --->   Operation 1668 'zext' 'zext_ln174_11' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1669 [1/2] (1.20ns)   --->   "%DATA_y_load_16 = load i9 %DATA_y_addr_32" [data/benchmarks/transposed_fft/transposed_fft.c:340]   --->   Operation 1669 'load' 'DATA_y_load_16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_107 : Operation 1670 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i6 %offset_5" [data/benchmarks/transposed_fft/transposed_fft.c:340]   --->   Operation 1670 'zext' 'zext_ln340' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1671 [1/1] (0.00ns)   --->   "%smem_addr_48 = getelementptr i64 %smem, i64 0, i64 %zext_ln340" [data/benchmarks/transposed_fft/transposed_fft.c:340]   --->   Operation 1671 'getelementptr' 'smem_addr_48' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1672 [1/1] (1.20ns)   --->   "%store_ln340 = store i64 %DATA_y_load_16, i10 %smem_addr_48" [data/benchmarks/transposed_fft/transposed_fft.c:340]   --->   Operation 1672 'store' 'store_ln340' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_107 : Operation 1673 [1/2] (1.20ns)   --->   "%DATA_y_load_17 = load i9 %DATA_y_addr_33" [data/benchmarks/transposed_fft/transposed_fft.c:341]   --->   Operation 1673 'load' 'DATA_y_load_17' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_107 : Operation 1674 [1/1] (0.71ns)   --->   "%add_ln341 = add i9 %zext_ln174_11, i9 288" [data/benchmarks/transposed_fft/transposed_fft.c:341]   --->   Operation 1674 'add' 'add_ln341' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1675 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i9 %add_ln341" [data/benchmarks/transposed_fft/transposed_fft.c:341]   --->   Operation 1675 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1676 [1/1] (0.00ns)   --->   "%smem_addr_49 = getelementptr i64 %smem, i64 0, i64 %zext_ln341" [data/benchmarks/transposed_fft/transposed_fft.c:341]   --->   Operation 1676 'getelementptr' 'smem_addr_49' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1677 [1/1] (1.20ns)   --->   "%store_ln341 = store i64 %DATA_y_load_17, i10 %smem_addr_49" [data/benchmarks/transposed_fft/transposed_fft.c:341]   --->   Operation 1677 'store' 'store_ln341' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_107 : Operation 1678 [1/1] (0.00ns)   --->   "%or_ln342 = or i9 %shl_ln8, i9 4" [data/benchmarks/transposed_fft/transposed_fft.c:342]   --->   Operation 1678 'or' 'or_ln342' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1679 [1/1] (0.00ns)   --->   "%zext_ln342_1 = zext i9 %or_ln342" [data/benchmarks/transposed_fft/transposed_fft.c:342]   --->   Operation 1679 'zext' 'zext_ln342_1' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1680 [1/1] (0.00ns)   --->   "%DATA_y_addr_34 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln342_1" [data/benchmarks/transposed_fft/transposed_fft.c:342]   --->   Operation 1680 'getelementptr' 'DATA_y_addr_34' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1681 [2/2] (1.20ns)   --->   "%DATA_y_load_18 = load i9 %DATA_y_addr_34" [data/benchmarks/transposed_fft/transposed_fft.c:342]   --->   Operation 1681 'load' 'DATA_y_load_18' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_107 : Operation 1682 [1/1] (0.00ns)   --->   "%or_ln343 = or i9 %shl_ln8, i9 5" [data/benchmarks/transposed_fft/transposed_fft.c:343]   --->   Operation 1682 'or' 'or_ln343' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1683 [1/1] (0.00ns)   --->   "%zext_ln343_1 = zext i9 %or_ln343" [data/benchmarks/transposed_fft/transposed_fft.c:343]   --->   Operation 1683 'zext' 'zext_ln343_1' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1684 [1/1] (0.00ns)   --->   "%DATA_y_addr_35 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln343_1" [data/benchmarks/transposed_fft/transposed_fft.c:343]   --->   Operation 1684 'getelementptr' 'DATA_y_addr_35' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1685 [2/2] (1.20ns)   --->   "%DATA_y_load_19 = load i9 %DATA_y_addr_35" [data/benchmarks/transposed_fft/transposed_fft.c:343]   --->   Operation 1685 'load' 'DATA_y_load_19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 108 <SV = 11> <Delay = 2.40>
ST_108 : Operation 1686 [1/1] (0.00ns)   --->   "%zext_ln174_10 = zext i6 %offset_5" [data/benchmarks/transposed_fft/transposed_fft.c:174]   --->   Operation 1686 'zext' 'zext_ln174_10' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1687 [1/2] (1.20ns)   --->   "%DATA_y_load_18 = load i9 %DATA_y_addr_34" [data/benchmarks/transposed_fft/transposed_fft.c:342]   --->   Operation 1687 'load' 'DATA_y_load_18' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_108 : Operation 1688 [1/1] (0.70ns)   --->   "%add_ln342 = add i8 %zext_ln174_10, i8 72" [data/benchmarks/transposed_fft/transposed_fft.c:342]   --->   Operation 1688 'add' 'add_ln342' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1689 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i8 %add_ln342" [data/benchmarks/transposed_fft/transposed_fft.c:342]   --->   Operation 1689 'zext' 'zext_ln342' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1690 [1/1] (0.00ns)   --->   "%smem_addr_50 = getelementptr i64 %smem, i64 0, i64 %zext_ln342" [data/benchmarks/transposed_fft/transposed_fft.c:342]   --->   Operation 1690 'getelementptr' 'smem_addr_50' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1691 [1/1] (1.20ns)   --->   "%store_ln342 = store i64 %DATA_y_load_18, i10 %smem_addr_50" [data/benchmarks/transposed_fft/transposed_fft.c:342]   --->   Operation 1691 'store' 'store_ln342' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_108 : Operation 1692 [1/2] (1.20ns)   --->   "%DATA_y_load_19 = load i9 %DATA_y_addr_35" [data/benchmarks/transposed_fft/transposed_fft.c:343]   --->   Operation 1692 'load' 'DATA_y_load_19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_108 : Operation 1693 [1/1] (0.71ns)   --->   "%add_ln343 = add i9 %zext_ln174_11, i9 360" [data/benchmarks/transposed_fft/transposed_fft.c:343]   --->   Operation 1693 'add' 'add_ln343' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1694 [1/1] (0.00ns)   --->   "%zext_ln343 = zext i9 %add_ln343" [data/benchmarks/transposed_fft/transposed_fft.c:343]   --->   Operation 1694 'zext' 'zext_ln343' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1695 [1/1] (0.00ns)   --->   "%smem_addr_51 = getelementptr i64 %smem, i64 0, i64 %zext_ln343" [data/benchmarks/transposed_fft/transposed_fft.c:343]   --->   Operation 1695 'getelementptr' 'smem_addr_51' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1696 [1/1] (1.20ns)   --->   "%store_ln343 = store i64 %DATA_y_load_19, i10 %smem_addr_51" [data/benchmarks/transposed_fft/transposed_fft.c:343]   --->   Operation 1696 'store' 'store_ln343' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_108 : Operation 1697 [1/1] (0.00ns)   --->   "%or_ln344 = or i9 %shl_ln8, i9 2" [data/benchmarks/transposed_fft/transposed_fft.c:344]   --->   Operation 1697 'or' 'or_ln344' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1698 [1/1] (0.00ns)   --->   "%zext_ln344_1 = zext i9 %or_ln344" [data/benchmarks/transposed_fft/transposed_fft.c:344]   --->   Operation 1698 'zext' 'zext_ln344_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1699 [1/1] (0.00ns)   --->   "%DATA_y_addr_36 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln344_1" [data/benchmarks/transposed_fft/transposed_fft.c:344]   --->   Operation 1699 'getelementptr' 'DATA_y_addr_36' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1700 [2/2] (1.20ns)   --->   "%DATA_y_load_20 = load i9 %DATA_y_addr_36" [data/benchmarks/transposed_fft/transposed_fft.c:344]   --->   Operation 1700 'load' 'DATA_y_load_20' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_108 : Operation 1701 [1/1] (0.00ns)   --->   "%or_ln345 = or i9 %shl_ln8, i9 3" [data/benchmarks/transposed_fft/transposed_fft.c:345]   --->   Operation 1701 'or' 'or_ln345' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1702 [1/1] (0.00ns)   --->   "%zext_ln345 = zext i9 %or_ln345" [data/benchmarks/transposed_fft/transposed_fft.c:345]   --->   Operation 1702 'zext' 'zext_ln345' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1703 [1/1] (0.00ns)   --->   "%DATA_y_addr_37 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln345" [data/benchmarks/transposed_fft/transposed_fft.c:345]   --->   Operation 1703 'getelementptr' 'DATA_y_addr_37' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1704 [2/2] (1.20ns)   --->   "%DATA_y_load_21 = load i9 %DATA_y_addr_37" [data/benchmarks/transposed_fft/transposed_fft.c:345]   --->   Operation 1704 'load' 'DATA_y_load_21' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 109 <SV = 12> <Delay = 2.40>
ST_109 : Operation 1705 [1/2] (1.20ns)   --->   "%DATA_y_load_20 = load i9 %DATA_y_addr_36" [data/benchmarks/transposed_fft/transposed_fft.c:344]   --->   Operation 1705 'load' 'DATA_y_load_20' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_109 : Operation 1706 [1/1] (0.70ns)   --->   "%add_ln344 = add i8 %zext_ln174_10, i8 144" [data/benchmarks/transposed_fft/transposed_fft.c:344]   --->   Operation 1706 'add' 'add_ln344' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1707 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i8 %add_ln344" [data/benchmarks/transposed_fft/transposed_fft.c:344]   --->   Operation 1707 'zext' 'zext_ln344' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1708 [1/1] (0.00ns)   --->   "%smem_addr_52 = getelementptr i64 %smem, i64 0, i64 %zext_ln344" [data/benchmarks/transposed_fft/transposed_fft.c:344]   --->   Operation 1708 'getelementptr' 'smem_addr_52' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1709 [1/1] (1.20ns)   --->   "%store_ln344 = store i64 %DATA_y_load_20, i10 %smem_addr_52" [data/benchmarks/transposed_fft/transposed_fft.c:344]   --->   Operation 1709 'store' 'store_ln344' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_109 : Operation 1710 [1/2] (1.20ns)   --->   "%DATA_y_load_21 = load i9 %DATA_y_addr_37" [data/benchmarks/transposed_fft/transposed_fft.c:345]   --->   Operation 1710 'load' 'DATA_y_load_21' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_109 : Operation 1711 [1/1] (0.70ns)   --->   "%add_ln345 = add i8 %zext_ln174_10, i8 176" [data/benchmarks/transposed_fft/transposed_fft.c:345]   --->   Operation 1711 'add' 'add_ln345' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1712 [1/1] (0.00ns)   --->   "%sext_ln345 = sext i8 %add_ln345" [data/benchmarks/transposed_fft/transposed_fft.c:345]   --->   Operation 1712 'sext' 'sext_ln345' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1713 [1/1] (0.00ns)   --->   "%zext_ln345_1 = zext i9 %sext_ln345" [data/benchmarks/transposed_fft/transposed_fft.c:345]   --->   Operation 1713 'zext' 'zext_ln345_1' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1714 [1/1] (0.00ns)   --->   "%smem_addr_53 = getelementptr i64 %smem, i64 0, i64 %zext_ln345_1" [data/benchmarks/transposed_fft/transposed_fft.c:345]   --->   Operation 1714 'getelementptr' 'smem_addr_53' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1715 [1/1] (1.20ns)   --->   "%store_ln345 = store i64 %DATA_y_load_21, i10 %smem_addr_53" [data/benchmarks/transposed_fft/transposed_fft.c:345]   --->   Operation 1715 'store' 'store_ln345' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_109 : Operation 1716 [1/1] (0.00ns)   --->   "%or_ln346 = or i9 %shl_ln8, i9 6" [data/benchmarks/transposed_fft/transposed_fft.c:346]   --->   Operation 1716 'or' 'or_ln346' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1717 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i9 %or_ln346" [data/benchmarks/transposed_fft/transposed_fft.c:346]   --->   Operation 1717 'zext' 'zext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1718 [1/1] (0.00ns)   --->   "%DATA_y_addr_38 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln346_1" [data/benchmarks/transposed_fft/transposed_fft.c:346]   --->   Operation 1718 'getelementptr' 'DATA_y_addr_38' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1719 [2/2] (1.20ns)   --->   "%DATA_y_load_22 = load i9 %DATA_y_addr_38" [data/benchmarks/transposed_fft/transposed_fft.c:346]   --->   Operation 1719 'load' 'DATA_y_load_22' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_109 : Operation 1720 [1/1] (0.00ns)   --->   "%or_ln347 = or i9 %shl_ln8, i9 7" [data/benchmarks/transposed_fft/transposed_fft.c:347]   --->   Operation 1720 'or' 'or_ln347' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1721 [1/1] (0.00ns)   --->   "%zext_ln347_1 = zext i9 %or_ln347" [data/benchmarks/transposed_fft/transposed_fft.c:347]   --->   Operation 1721 'zext' 'zext_ln347_1' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1722 [1/1] (0.00ns)   --->   "%DATA_y_addr_39 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln347_1" [data/benchmarks/transposed_fft/transposed_fft.c:347]   --->   Operation 1722 'getelementptr' 'DATA_y_addr_39' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1723 [2/2] (1.20ns)   --->   "%DATA_y_load_23 = load i9 %DATA_y_addr_39" [data/benchmarks/transposed_fft/transposed_fft.c:347]   --->   Operation 1723 'load' 'DATA_y_load_23' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 110 <SV = 13> <Delay = 2.40>
ST_110 : Operation 1724 [1/1] (0.00ns)   --->   "%speclooptripcount_ln335 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/transposed_fft/transposed_fft.c:335]   --->   Operation 1724 'speclooptripcount' 'speclooptripcount_ln335' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1725 [1/1] (0.00ns)   --->   "%specloopname_ln348 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [data/benchmarks/transposed_fft/transposed_fft.c:348]   --->   Operation 1725 'specloopname' 'specloopname_ln348' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1726 [1/1] (0.00ns)   --->   "%zext_ln174_9 = zext i6 %offset_5" [data/benchmarks/transposed_fft/transposed_fft.c:174]   --->   Operation 1726 'zext' 'zext_ln174_9' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1727 [1/2] (1.20ns)   --->   "%DATA_y_load_22 = load i9 %DATA_y_addr_38" [data/benchmarks/transposed_fft/transposed_fft.c:346]   --->   Operation 1727 'load' 'DATA_y_load_22' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_110 : Operation 1728 [1/1] (0.71ns)   --->   "%add_ln346 = add i9 %zext_ln174_11, i9 216" [data/benchmarks/transposed_fft/transposed_fft.c:346]   --->   Operation 1728 'add' 'add_ln346' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1729 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i9 %add_ln346" [data/benchmarks/transposed_fft/transposed_fft.c:346]   --->   Operation 1729 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1730 [1/1] (0.00ns)   --->   "%smem_addr_54 = getelementptr i64 %smem, i64 0, i64 %zext_ln346" [data/benchmarks/transposed_fft/transposed_fft.c:346]   --->   Operation 1730 'getelementptr' 'smem_addr_54' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1731 [1/1] (1.20ns)   --->   "%store_ln346 = store i64 %DATA_y_load_22, i10 %smem_addr_54" [data/benchmarks/transposed_fft/transposed_fft.c:346]   --->   Operation 1731 'store' 'store_ln346' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_110 : Operation 1732 [1/2] (1.20ns)   --->   "%DATA_y_load_23 = load i9 %DATA_y_addr_39" [data/benchmarks/transposed_fft/transposed_fft.c:347]   --->   Operation 1732 'load' 'DATA_y_load_23' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_110 : Operation 1733 [1/1] (0.72ns)   --->   "%add_ln347 = add i10 %zext_ln174_9, i10 504" [data/benchmarks/transposed_fft/transposed_fft.c:347]   --->   Operation 1733 'add' 'add_ln347' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1734 [1/1] (0.00ns)   --->   "%zext_ln347 = zext i10 %add_ln347" [data/benchmarks/transposed_fft/transposed_fft.c:347]   --->   Operation 1734 'zext' 'zext_ln347' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1735 [1/1] (0.00ns)   --->   "%smem_addr_55 = getelementptr i64 %smem, i64 0, i64 %zext_ln347" [data/benchmarks/transposed_fft/transposed_fft.c:347]   --->   Operation 1735 'getelementptr' 'smem_addr_55' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1736 [1/1] (1.20ns)   --->   "%store_ln347 = store i64 %DATA_y_load_23, i10 %smem_addr_55" [data/benchmarks/transposed_fft/transposed_fft.c:347]   --->   Operation 1736 'store' 'store_ln347' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_110 : Operation 1737 [1/1] (0.00ns)   --->   "%br_ln334 = br void %for.inc1378" [data/benchmarks/transposed_fft/transposed_fft.c:334]   --->   Operation 1737 'br' 'br_ln334' <Predicate = true> <Delay = 0.00>

State 111 <SV = 10> <Delay = 1.91>
ST_111 : Operation 1738 [1/1] (0.00ns)   --->   "%tid_20 = load i7 %tid_9" [data/benchmarks/transposed_fft/transposed_fft.c:352]   --->   Operation 1738 'load' 'tid_20' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1739 [1/1] (0.70ns)   --->   "%icmp_ln350 = icmp_eq  i7 %tid_20, i7 64" [data/benchmarks/transposed_fft/transposed_fft.c:350]   --->   Operation 1739 'icmp' 'icmp_ln350' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1740 [1/1] (0.70ns)   --->   "%add_ln350 = add i7 %tid_20, i7 1" [data/benchmarks/transposed_fft/transposed_fft.c:350]   --->   Operation 1740 'add' 'add_ln350' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1741 [1/1] (0.00ns)   --->   "%br_ln350 = br i1 %icmp_ln350, void %for.inc1470.split, void %loop11" [data/benchmarks/transposed_fft/transposed_fft.c:350]   --->   Operation 1741 'br' 'br_ln350' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1742 [1/1] (0.00ns)   --->   "%trunc_ln352 = trunc i7 %tid_20" [data/benchmarks/transposed_fft/transposed_fft.c:352]   --->   Operation 1742 'trunc' 'trunc_ln352' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_111 : Operation 1743 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %tid_20, i32 3, i32 5" [data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1743 'partselect' 'tmp_19' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_111 : Operation 1744 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %tmp_19, i6 %trunc_ln352" [data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1744 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_111 : Operation 1745 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i9 %tmp_s" [data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1745 'zext' 'zext_ln364' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_111 : Operation 1746 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i9 %tmp_s" [data/benchmarks/transposed_fft/transposed_fft.c:104->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1746 'zext' 'zext_ln104_1' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_111 : Operation 1747 [1/1] (0.00ns)   --->   "%smem_addr_56 = getelementptr i64 %smem, i64 0, i64 %zext_ln104_1" [data/benchmarks/transposed_fft/transposed_fft.c:104->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1747 'getelementptr' 'smem_addr_56' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_111 : Operation 1748 [2/2] (1.20ns)   --->   "%smem_load_24 = load i10 %smem_addr_56" [data/benchmarks/transposed_fft/transposed_fft.c:104->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1748 'load' 'smem_load_24' <Predicate = (!icmp_ln350)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_111 : Operation 1749 [1/1] (0.71ns)   --->   "%add_ln105_1 = add i10 %zext_ln364, i10 8" [data/benchmarks/transposed_fft/transposed_fft.c:105->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1749 'add' 'add_ln105_1' <Predicate = (!icmp_ln350)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1750 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i10 %add_ln105_1" [data/benchmarks/transposed_fft/transposed_fft.c:105->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1750 'zext' 'zext_ln105_1' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_111 : Operation 1751 [1/1] (0.00ns)   --->   "%smem_addr_57 = getelementptr i64 %smem, i64 0, i64 %zext_ln105_1" [data/benchmarks/transposed_fft/transposed_fft.c:105->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1751 'getelementptr' 'smem_addr_57' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_111 : Operation 1752 [2/2] (1.20ns)   --->   "%smem_load_25 = load i10 %smem_addr_57" [data/benchmarks/transposed_fft/transposed_fft.c:105->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1752 'load' 'smem_load_25' <Predicate = (!icmp_ln350)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_111 : Operation 1753 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %add_ln350, i7 %tid_9" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 1753 'store' 'store_ln115' <Predicate = (!icmp_ln350)> <Delay = 0.38>
ST_111 : Operation 1754 [1/1] (0.00ns)   --->   "%tid_10 = alloca i32 1" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 1754 'alloca' 'tid_10' <Predicate = (icmp_ln350)> <Delay = 0.00>
ST_111 : Operation 1755 [1/1] (0.00ns)   --->   "%p_phi18_load = load i64 %p_phi18" [data/benchmarks/transposed_fft/transposed_fft.c:105->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1755 'load' 'p_phi18_load' <Predicate = (icmp_ln350)> <Delay = 0.00>
ST_111 : Operation 1756 [1/1] (0.00ns)   --->   "%p_phi_load = load i64 %p_phi" [data/benchmarks/transposed_fft/transposed_fft.c:104->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1756 'load' 'p_phi_load' <Predicate = (icmp_ln350)> <Delay = 0.00>
ST_111 : Operation 1757 [1/1] (0.71ns)   --->   "%store_ln104 = store i64 %p_phi_load, i3 %data_y_addr" [data/benchmarks/transposed_fft/transposed_fft.c:104->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1757 'store' 'store_ln104' <Predicate = (icmp_ln350)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_111 : Operation 1758 [1/1] (0.71ns)   --->   "%store_ln105 = store i64 %p_phi18_load, i3 %data_y_addr_1" [data/benchmarks/transposed_fft/transposed_fft.c:105->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1758 'store' 'store_ln105' <Predicate = (icmp_ln350)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_111 : Operation 1759 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid_10" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 1759 'store' 'store_ln115' <Predicate = (icmp_ln350)> <Delay = 0.38>

State 112 <SV = 11> <Delay = 2.40>
ST_112 : Operation 1760 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln352, i3 0" [data/benchmarks/transposed_fft/transposed_fft.c:352]   --->   Operation 1760 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1761 [1/1] (0.00ns)   --->   "%zext_ln352 = zext i9 %shl_ln9" [data/benchmarks/transposed_fft/transposed_fft.c:352]   --->   Operation 1761 'zext' 'zext_ln352' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1762 [1/1] (0.00ns)   --->   "%DATA_y_addr_40 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln352" [data/benchmarks/transposed_fft/transposed_fft.c:352]   --->   Operation 1762 'getelementptr' 'DATA_y_addr_40' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1763 [1/1] (0.00ns)   --->   "%or_ln353 = or i9 %shl_ln9, i9 1" [data/benchmarks/transposed_fft/transposed_fft.c:353]   --->   Operation 1763 'or' 'or_ln353' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1764 [1/1] (0.00ns)   --->   "%zext_ln353 = zext i9 %or_ln353" [data/benchmarks/transposed_fft/transposed_fft.c:353]   --->   Operation 1764 'zext' 'zext_ln353' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1765 [1/1] (0.00ns)   --->   "%DATA_y_addr_41 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln353" [data/benchmarks/transposed_fft/transposed_fft.c:353]   --->   Operation 1765 'getelementptr' 'DATA_y_addr_41' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1766 [1/2] (1.20ns)   --->   "%smem_load_24 = load i10 %smem_addr_56" [data/benchmarks/transposed_fft/transposed_fft.c:104->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1766 'load' 'smem_load_24' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_112 : Operation 1767 [1/2] (1.20ns)   --->   "%smem_load_25 = load i10 %smem_addr_57" [data/benchmarks/transposed_fft/transposed_fft.c:105->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1767 'load' 'smem_load_25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_112 : Operation 1768 [1/1] (0.71ns)   --->   "%add_ln106_1 = add i10 %zext_ln364, i10 16" [data/benchmarks/transposed_fft/transposed_fft.c:106->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1768 'add' 'add_ln106_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1769 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i10 %add_ln106_1" [data/benchmarks/transposed_fft/transposed_fft.c:106->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1769 'zext' 'zext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1770 [1/1] (0.00ns)   --->   "%smem_addr_58 = getelementptr i64 %smem, i64 0, i64 %zext_ln106_1" [data/benchmarks/transposed_fft/transposed_fft.c:106->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1770 'getelementptr' 'smem_addr_58' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1771 [2/2] (1.20ns)   --->   "%smem_load_26 = load i10 %smem_addr_58" [data/benchmarks/transposed_fft/transposed_fft.c:106->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1771 'load' 'smem_load_26' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_112 : Operation 1772 [1/1] (0.71ns)   --->   "%add_ln107_1 = add i10 %zext_ln364, i10 24" [data/benchmarks/transposed_fft/transposed_fft.c:107->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1772 'add' 'add_ln107_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1773 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i10 %add_ln107_1" [data/benchmarks/transposed_fft/transposed_fft.c:107->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1773 'zext' 'zext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1774 [1/1] (0.00ns)   --->   "%smem_addr_59 = getelementptr i64 %smem, i64 0, i64 %zext_ln107_1" [data/benchmarks/transposed_fft/transposed_fft.c:107->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1774 'getelementptr' 'smem_addr_59' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1775 [2/2] (1.20ns)   --->   "%smem_load_27 = load i10 %smem_addr_59" [data/benchmarks/transposed_fft/transposed_fft.c:107->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1775 'load' 'smem_load_27' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_112 : Operation 1776 [1/1] (1.20ns)   --->   "%store_ln366 = store i64 %smem_load_24, i9 %DATA_y_addr_40" [data/benchmarks/transposed_fft/transposed_fft.c:366]   --->   Operation 1776 'store' 'store_ln366' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_112 : Operation 1777 [1/1] (1.20ns)   --->   "%store_ln367 = store i64 %smem_load_25, i9 %DATA_y_addr_41" [data/benchmarks/transposed_fft/transposed_fft.c:367]   --->   Operation 1777 'store' 'store_ln367' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_112 : Operation 1778 [1/1] (0.00ns)   --->   "%store_ln104 = store i64 %smem_load_24, i64 %p_phi" [data/benchmarks/transposed_fft/transposed_fft.c:104->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1778 'store' 'store_ln104' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1779 [1/1] (0.00ns)   --->   "%store_ln105 = store i64 %smem_load_25, i64 %p_phi18" [data/benchmarks/transposed_fft/transposed_fft.c:105->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1779 'store' 'store_ln105' <Predicate = true> <Delay = 0.00>

State 113 <SV = 12> <Delay = 2.40>
ST_113 : Operation 1780 [1/1] (0.00ns)   --->   "%or_ln354 = or i9 %shl_ln9, i9 2" [data/benchmarks/transposed_fft/transposed_fft.c:354]   --->   Operation 1780 'or' 'or_ln354' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1781 [1/1] (0.00ns)   --->   "%zext_ln354 = zext i9 %or_ln354" [data/benchmarks/transposed_fft/transposed_fft.c:354]   --->   Operation 1781 'zext' 'zext_ln354' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1782 [1/1] (0.00ns)   --->   "%DATA_y_addr_42 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln354" [data/benchmarks/transposed_fft/transposed_fft.c:354]   --->   Operation 1782 'getelementptr' 'DATA_y_addr_42' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1783 [1/1] (0.00ns)   --->   "%or_ln355 = or i9 %shl_ln9, i9 3" [data/benchmarks/transposed_fft/transposed_fft.c:355]   --->   Operation 1783 'or' 'or_ln355' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1784 [1/1] (0.00ns)   --->   "%zext_ln355 = zext i9 %or_ln355" [data/benchmarks/transposed_fft/transposed_fft.c:355]   --->   Operation 1784 'zext' 'zext_ln355' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1785 [1/1] (0.00ns)   --->   "%DATA_y_addr_43 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln355" [data/benchmarks/transposed_fft/transposed_fft.c:355]   --->   Operation 1785 'getelementptr' 'DATA_y_addr_43' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1786 [1/2] (1.20ns)   --->   "%smem_load_26 = load i10 %smem_addr_58" [data/benchmarks/transposed_fft/transposed_fft.c:106->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1786 'load' 'smem_load_26' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_113 : Operation 1787 [1/2] (1.20ns)   --->   "%smem_load_27 = load i10 %smem_addr_59" [data/benchmarks/transposed_fft/transposed_fft.c:107->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1787 'load' 'smem_load_27' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_113 : Operation 1788 [1/1] (0.71ns)   --->   "%add_ln108_1 = add i10 %zext_ln364, i10 32" [data/benchmarks/transposed_fft/transposed_fft.c:108->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1788 'add' 'add_ln108_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1789 [1/1] (0.00ns)   --->   "%zext_ln108_1 = zext i10 %add_ln108_1" [data/benchmarks/transposed_fft/transposed_fft.c:108->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1789 'zext' 'zext_ln108_1' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1790 [1/1] (0.00ns)   --->   "%smem_addr_60 = getelementptr i64 %smem, i64 0, i64 %zext_ln108_1" [data/benchmarks/transposed_fft/transposed_fft.c:108->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1790 'getelementptr' 'smem_addr_60' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1791 [2/2] (1.20ns)   --->   "%smem_load_28 = load i10 %smem_addr_60" [data/benchmarks/transposed_fft/transposed_fft.c:108->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1791 'load' 'smem_load_28' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_113 : Operation 1792 [1/1] (0.71ns)   --->   "%add_ln109_1 = add i10 %zext_ln364, i10 40" [data/benchmarks/transposed_fft/transposed_fft.c:109->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1792 'add' 'add_ln109_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1793 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i10 %add_ln109_1" [data/benchmarks/transposed_fft/transposed_fft.c:109->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1793 'zext' 'zext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1794 [1/1] (0.00ns)   --->   "%smem_addr_61 = getelementptr i64 %smem, i64 0, i64 %zext_ln109_1" [data/benchmarks/transposed_fft/transposed_fft.c:109->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1794 'getelementptr' 'smem_addr_61' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1795 [2/2] (1.20ns)   --->   "%smem_load_29 = load i10 %smem_addr_61" [data/benchmarks/transposed_fft/transposed_fft.c:109->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1795 'load' 'smem_load_29' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_113 : Operation 1796 [1/1] (1.20ns)   --->   "%store_ln368 = store i64 %smem_load_26, i9 %DATA_y_addr_42" [data/benchmarks/transposed_fft/transposed_fft.c:368]   --->   Operation 1796 'store' 'store_ln368' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_113 : Operation 1797 [1/1] (1.20ns)   --->   "%store_ln369 = store i64 %smem_load_27, i9 %DATA_y_addr_43" [data/benchmarks/transposed_fft/transposed_fft.c:369]   --->   Operation 1797 'store' 'store_ln369' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_113 : Operation 1798 [1/1] (0.00ns)   --->   "%store_ln106 = store i64 %smem_load_26, i64 %p_phi19" [data/benchmarks/transposed_fft/transposed_fft.c:106->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1798 'store' 'store_ln106' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1799 [1/1] (0.00ns)   --->   "%store_ln107 = store i64 %smem_load_27, i64 %p_phi20" [data/benchmarks/transposed_fft/transposed_fft.c:107->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1799 'store' 'store_ln107' <Predicate = true> <Delay = 0.00>

State 114 <SV = 13> <Delay = 2.40>
ST_114 : Operation 1800 [1/1] (0.00ns)   --->   "%or_ln356 = or i9 %shl_ln9, i9 4" [data/benchmarks/transposed_fft/transposed_fft.c:356]   --->   Operation 1800 'or' 'or_ln356' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1801 [1/1] (0.00ns)   --->   "%zext_ln356 = zext i9 %or_ln356" [data/benchmarks/transposed_fft/transposed_fft.c:356]   --->   Operation 1801 'zext' 'zext_ln356' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1802 [1/1] (0.00ns)   --->   "%DATA_y_addr_44 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln356" [data/benchmarks/transposed_fft/transposed_fft.c:356]   --->   Operation 1802 'getelementptr' 'DATA_y_addr_44' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1803 [1/1] (0.00ns)   --->   "%or_ln357 = or i9 %shl_ln9, i9 5" [data/benchmarks/transposed_fft/transposed_fft.c:357]   --->   Operation 1803 'or' 'or_ln357' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1804 [1/1] (0.00ns)   --->   "%zext_ln357 = zext i9 %or_ln357" [data/benchmarks/transposed_fft/transposed_fft.c:357]   --->   Operation 1804 'zext' 'zext_ln357' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1805 [1/1] (0.00ns)   --->   "%DATA_y_addr_45 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln357" [data/benchmarks/transposed_fft/transposed_fft.c:357]   --->   Operation 1805 'getelementptr' 'DATA_y_addr_45' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1806 [1/2] (1.20ns)   --->   "%smem_load_28 = load i10 %smem_addr_60" [data/benchmarks/transposed_fft/transposed_fft.c:108->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1806 'load' 'smem_load_28' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_114 : Operation 1807 [1/2] (1.20ns)   --->   "%smem_load_29 = load i10 %smem_addr_61" [data/benchmarks/transposed_fft/transposed_fft.c:109->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1807 'load' 'smem_load_29' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_114 : Operation 1808 [1/1] (0.71ns)   --->   "%add_ln110_1 = add i10 %zext_ln364, i10 48" [data/benchmarks/transposed_fft/transposed_fft.c:110->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1808 'add' 'add_ln110_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1809 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i10 %add_ln110_1" [data/benchmarks/transposed_fft/transposed_fft.c:110->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1809 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1810 [1/1] (0.00ns)   --->   "%smem_addr_62 = getelementptr i64 %smem, i64 0, i64 %zext_ln110_1" [data/benchmarks/transposed_fft/transposed_fft.c:110->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1810 'getelementptr' 'smem_addr_62' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1811 [2/2] (1.20ns)   --->   "%smem_load_30 = load i10 %smem_addr_62" [data/benchmarks/transposed_fft/transposed_fft.c:110->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1811 'load' 'smem_load_30' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_114 : Operation 1812 [1/1] (0.71ns)   --->   "%add_ln111_1 = add i10 %zext_ln364, i10 56" [data/benchmarks/transposed_fft/transposed_fft.c:111->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1812 'add' 'add_ln111_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1813 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i10 %add_ln111_1" [data/benchmarks/transposed_fft/transposed_fft.c:111->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1813 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1814 [1/1] (0.00ns)   --->   "%smem_addr_63 = getelementptr i64 %smem, i64 0, i64 %zext_ln111_1" [data/benchmarks/transposed_fft/transposed_fft.c:111->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1814 'getelementptr' 'smem_addr_63' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1815 [2/2] (1.20ns)   --->   "%smem_load_31 = load i10 %smem_addr_63" [data/benchmarks/transposed_fft/transposed_fft.c:111->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1815 'load' 'smem_load_31' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_114 : Operation 1816 [1/1] (1.20ns)   --->   "%store_ln370 = store i64 %smem_load_28, i9 %DATA_y_addr_44" [data/benchmarks/transposed_fft/transposed_fft.c:370]   --->   Operation 1816 'store' 'store_ln370' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_114 : Operation 1817 [1/1] (1.20ns)   --->   "%store_ln371 = store i64 %smem_load_29, i9 %DATA_y_addr_45" [data/benchmarks/transposed_fft/transposed_fft.c:371]   --->   Operation 1817 'store' 'store_ln371' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_114 : Operation 1818 [1/1] (0.00ns)   --->   "%store_ln108 = store i64 %smem_load_28, i64 %p_phi21" [data/benchmarks/transposed_fft/transposed_fft.c:108->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1818 'store' 'store_ln108' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1819 [1/1] (0.00ns)   --->   "%store_ln109 = store i64 %smem_load_29, i64 %p_phi22" [data/benchmarks/transposed_fft/transposed_fft.c:109->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1819 'store' 'store_ln109' <Predicate = true> <Delay = 0.00>

State 115 <SV = 14> <Delay = 2.40>
ST_115 : Operation 1820 [1/1] (0.00ns)   --->   "%speclooptripcount_ln351 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/transposed_fft/transposed_fft.c:351]   --->   Operation 1820 'speclooptripcount' 'speclooptripcount_ln351' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1821 [1/1] (0.00ns)   --->   "%specloopname_ln374 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [data/benchmarks/transposed_fft/transposed_fft.c:374]   --->   Operation 1821 'specloopname' 'specloopname_ln374' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1822 [1/1] (0.00ns)   --->   "%or_ln358 = or i9 %shl_ln9, i9 6" [data/benchmarks/transposed_fft/transposed_fft.c:358]   --->   Operation 1822 'or' 'or_ln358' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1823 [1/1] (0.00ns)   --->   "%zext_ln358 = zext i9 %or_ln358" [data/benchmarks/transposed_fft/transposed_fft.c:358]   --->   Operation 1823 'zext' 'zext_ln358' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1824 [1/1] (0.00ns)   --->   "%DATA_y_addr_46 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln358" [data/benchmarks/transposed_fft/transposed_fft.c:358]   --->   Operation 1824 'getelementptr' 'DATA_y_addr_46' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1825 [1/1] (0.00ns)   --->   "%or_ln359 = or i9 %shl_ln9, i9 7" [data/benchmarks/transposed_fft/transposed_fft.c:359]   --->   Operation 1825 'or' 'or_ln359' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1826 [1/1] (0.00ns)   --->   "%zext_ln359 = zext i9 %or_ln359" [data/benchmarks/transposed_fft/transposed_fft.c:359]   --->   Operation 1826 'zext' 'zext_ln359' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1827 [1/1] (0.00ns)   --->   "%DATA_y_addr_47 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln359" [data/benchmarks/transposed_fft/transposed_fft.c:359]   --->   Operation 1827 'getelementptr' 'DATA_y_addr_47' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1828 [1/2] (1.20ns)   --->   "%smem_load_30 = load i10 %smem_addr_62" [data/benchmarks/transposed_fft/transposed_fft.c:110->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1828 'load' 'smem_load_30' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_115 : Operation 1829 [1/2] (1.20ns)   --->   "%smem_load_31 = load i10 %smem_addr_63" [data/benchmarks/transposed_fft/transposed_fft.c:111->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1829 'load' 'smem_load_31' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_115 : Operation 1830 [1/1] (1.20ns)   --->   "%store_ln372 = store i64 %smem_load_30, i9 %DATA_y_addr_46" [data/benchmarks/transposed_fft/transposed_fft.c:372]   --->   Operation 1830 'store' 'store_ln372' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_115 : Operation 1831 [1/1] (1.20ns)   --->   "%store_ln373 = store i64 %smem_load_31, i9 %DATA_y_addr_47" [data/benchmarks/transposed_fft/transposed_fft.c:373]   --->   Operation 1831 'store' 'store_ln373' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_115 : Operation 1832 [1/1] (0.00ns)   --->   "%store_ln110 = store i64 %smem_load_30, i64 %p_phi23" [data/benchmarks/transposed_fft/transposed_fft.c:110->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1832 'store' 'store_ln110' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1833 [1/1] (0.00ns)   --->   "%store_ln111 = store i64 %smem_load_31, i64 %p_phi24" [data/benchmarks/transposed_fft/transposed_fft.c:111->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1833 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1834 [1/1] (0.00ns)   --->   "%br_ln350 = br void %for.inc1470" [data/benchmarks/transposed_fft/transposed_fft.c:350]   --->   Operation 1834 'br' 'br_ln350' <Predicate = true> <Delay = 0.00>

State 116 <SV = 11> <Delay = 0.71>
ST_116 : Operation 1835 [1/1] (0.00ns)   --->   "%p_phi20_load = load i64 %p_phi20" [data/benchmarks/transposed_fft/transposed_fft.c:107->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1835 'load' 'p_phi20_load' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1836 [1/1] (0.00ns)   --->   "%p_phi19_load = load i64 %p_phi19" [data/benchmarks/transposed_fft/transposed_fft.c:106->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1836 'load' 'p_phi19_load' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1837 [1/1] (0.71ns)   --->   "%store_ln106 = store i64 %p_phi19_load, i3 %data_y_addr_2" [data/benchmarks/transposed_fft/transposed_fft.c:106->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1837 'store' 'store_ln106' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_116 : Operation 1838 [1/1] (0.71ns)   --->   "%store_ln107 = store i64 %p_phi20_load, i3 %data_y_addr_3" [data/benchmarks/transposed_fft/transposed_fft.c:107->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1838 'store' 'store_ln107' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 117 <SV = 12> <Delay = 0.71>
ST_117 : Operation 1839 [1/1] (0.00ns)   --->   "%p_phi22_load = load i64 %p_phi22" [data/benchmarks/transposed_fft/transposed_fft.c:109->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1839 'load' 'p_phi22_load' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1840 [1/1] (0.00ns)   --->   "%p_phi21_load = load i64 %p_phi21" [data/benchmarks/transposed_fft/transposed_fft.c:108->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1840 'load' 'p_phi21_load' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1841 [1/1] (0.71ns)   --->   "%store_ln108 = store i64 %p_phi21_load, i3 %data_y_addr_4" [data/benchmarks/transposed_fft/transposed_fft.c:108->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1841 'store' 'store_ln108' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_117 : Operation 1842 [1/1] (0.71ns)   --->   "%store_ln109 = store i64 %p_phi22_load, i3 %data_y_addr_5" [data/benchmarks/transposed_fft/transposed_fft.c:109->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1842 'store' 'store_ln109' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 118 <SV = 13> <Delay = 0.71>
ST_118 : Operation 1843 [1/1] (0.00ns)   --->   "%p_phi24_load = load i64 %p_phi24" [data/benchmarks/transposed_fft/transposed_fft.c:111->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1843 'load' 'p_phi24_load' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1844 [1/1] (0.00ns)   --->   "%p_phi23_load = load i64 %p_phi23" [data/benchmarks/transposed_fft/transposed_fft.c:110->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1844 'load' 'p_phi23_load' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1845 [1/1] (0.71ns)   --->   "%store_ln110 = store i64 %p_phi23_load, i3 %data_y_addr_6" [data/benchmarks/transposed_fft/transposed_fft.c:110->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1845 'store' 'store_ln110' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_118 : Operation 1846 [1/1] (0.71ns)   --->   "%store_ln111 = store i64 %p_phi24_load, i3 %data_y_addr_7" [data/benchmarks/transposed_fft/transposed_fft.c:111->data/benchmarks/transposed_fft/transposed_fft.c:364]   --->   Operation 1846 'store' 'store_ln111' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_118 : Operation 1847 [1/1] (0.00ns)   --->   "%br_ln376 = br void %for.inc1935" [data/benchmarks/transposed_fft/transposed_fft.c:376]   --->   Operation 1847 'br' 'br_ln376' <Predicate = true> <Delay = 0.00>

State 119 <SV = 14> <Delay = 1.20>
ST_119 : Operation 1848 [1/1] (0.00ns)   --->   "%tid_21 = load i7 %tid_10" [data/benchmarks/transposed_fft/transposed_fft.c:379]   --->   Operation 1848 'load' 'tid_21' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1849 [1/1] (0.70ns)   --->   "%icmp_ln376 = icmp_eq  i7 %tid_21, i7 64" [data/benchmarks/transposed_fft/transposed_fft.c:376]   --->   Operation 1849 'icmp' 'icmp_ln376' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1850 [1/1] (0.70ns)   --->   "%add_ln376 = add i7 %tid_21, i7 1" [data/benchmarks/transposed_fft/transposed_fft.c:376]   --->   Operation 1850 'add' 'add_ln376' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1851 [1/1] (0.00ns)   --->   "%br_ln376 = br i1 %icmp_ln376, void %for.inc1935.split, void %for.end1937" [data/benchmarks/transposed_fft/transposed_fft.c:376]   --->   Operation 1851 'br' 'br_ln376' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1852 [1/1] (0.00ns)   --->   "%trunc_ln379 = trunc i7 %tid_21" [data/benchmarks/transposed_fft/transposed_fft.c:379]   --->   Operation 1852 'trunc' 'trunc_ln379' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_119 : Operation 1853 [1/1] (0.00ns)   --->   "%shl_ln10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln379, i3 0" [data/benchmarks/transposed_fft/transposed_fft.c:379]   --->   Operation 1853 'bitconcatenate' 'shl_ln10' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_119 : Operation 1854 [1/1] (0.00ns)   --->   "%or_ln380 = or i9 %shl_ln10, i9 1" [data/benchmarks/transposed_fft/transposed_fft.c:380]   --->   Operation 1854 'or' 'or_ln380' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_119 : Operation 1855 [1/1] (0.00ns)   --->   "%zext_ln380 = zext i9 %or_ln380" [data/benchmarks/transposed_fft/transposed_fft.c:380]   --->   Operation 1855 'zext' 'zext_ln380' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_119 : Operation 1856 [1/1] (0.00ns)   --->   "%DATA_y_addr_49 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln380" [data/benchmarks/transposed_fft/transposed_fft.c:380]   --->   Operation 1856 'getelementptr' 'DATA_y_addr_49' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_119 : Operation 1857 [2/2] (1.20ns)   --->   "%c0_y_26 = load i9 %DATA_y_addr_49" [data/benchmarks/transposed_fft/transposed_fft.c:380]   --->   Operation 1857 'load' 'c0_y_26' <Predicate = (!icmp_ln376)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_119 : Operation 1858 [1/1] (0.00ns)   --->   "%or_ln382 = or i9 %shl_ln10, i9 3" [data/benchmarks/transposed_fft/transposed_fft.c:382]   --->   Operation 1858 'or' 'or_ln382' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_119 : Operation 1859 [1/1] (0.00ns)   --->   "%zext_ln382 = zext i9 %or_ln382" [data/benchmarks/transposed_fft/transposed_fft.c:382]   --->   Operation 1859 'zext' 'zext_ln382' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_119 : Operation 1860 [1/1] (0.00ns)   --->   "%DATA_y_addr_51 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln382" [data/benchmarks/transposed_fft/transposed_fft.c:382]   --->   Operation 1860 'getelementptr' 'DATA_y_addr_51' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_119 : Operation 1861 [2/2] (1.20ns)   --->   "%c0_y_29 = load i9 %DATA_y_addr_51" [data/benchmarks/transposed_fft/transposed_fft.c:382]   --->   Operation 1861 'load' 'c0_y_29' <Predicate = (!icmp_ln376)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_119 : Operation 1862 [1/1] (0.00ns)   --->   "%DATA_x_addr_49 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln380" [data/benchmarks/transposed_fft/transposed_fft.c:389]   --->   Operation 1862 'getelementptr' 'DATA_x_addr_49' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_119 : Operation 1863 [2/2] (1.20ns)   --->   "%c0_x_26 = load i9 %DATA_x_addr_49" [data/benchmarks/transposed_fft/transposed_fft.c:389]   --->   Operation 1863 'load' 'c0_x_26' <Predicate = (!icmp_ln376)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_119 : Operation 1864 [1/1] (0.00ns)   --->   "%DATA_x_addr_51 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln382" [data/benchmarks/transposed_fft/transposed_fft.c:391]   --->   Operation 1864 'getelementptr' 'DATA_x_addr_51' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_119 : Operation 1865 [2/2] (1.20ns)   --->   "%c0_x_29 = load i9 %DATA_x_addr_51" [data/benchmarks/transposed_fft/transposed_fft.c:391]   --->   Operation 1865 'load' 'c0_x_29' <Predicate = (!icmp_ln376)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_119 : Operation 1866 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %add_ln376, i7 %tid_10" [data/benchmarks/transposed_fft/transposed_fft.c:115]   --->   Operation 1866 'store' 'store_ln115' <Predicate = (!icmp_ln376)> <Delay = 0.38>
ST_119 : Operation 1867 [1/1] (0.00ns)   --->   "%ret_ln419 = ret" [data/benchmarks/transposed_fft/transposed_fft.c:419]   --->   Operation 1867 'ret' 'ret_ln419' <Predicate = (icmp_ln376)> <Delay = 0.00>

State 120 <SV = 15> <Delay = 1.20>
ST_120 : Operation 1868 [1/2] (1.20ns)   --->   "%c0_y_26 = load i9 %DATA_y_addr_49" [data/benchmarks/transposed_fft/transposed_fft.c:380]   --->   Operation 1868 'load' 'c0_y_26' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_120 : Operation 1869 [1/2] (1.20ns)   --->   "%c0_y_29 = load i9 %DATA_y_addr_51" [data/benchmarks/transposed_fft/transposed_fft.c:382]   --->   Operation 1869 'load' 'c0_y_29' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_120 : Operation 1870 [1/1] (0.00ns)   --->   "%or_ln384 = or i9 %shl_ln10, i9 5" [data/benchmarks/transposed_fft/transposed_fft.c:384]   --->   Operation 1870 'or' 'or_ln384' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1871 [1/1] (0.00ns)   --->   "%zext_ln384 = zext i9 %or_ln384" [data/benchmarks/transposed_fft/transposed_fft.c:384]   --->   Operation 1871 'zext' 'zext_ln384' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1872 [1/1] (0.00ns)   --->   "%DATA_y_addr_53 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln384" [data/benchmarks/transposed_fft/transposed_fft.c:384]   --->   Operation 1872 'getelementptr' 'DATA_y_addr_53' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1873 [2/2] (1.20ns)   --->   "%DATA_y_load_29 = load i9 %DATA_y_addr_53" [data/benchmarks/transposed_fft/transposed_fft.c:384]   --->   Operation 1873 'load' 'DATA_y_load_29' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_120 : Operation 1874 [1/1] (0.00ns)   --->   "%or_ln386 = or i9 %shl_ln10, i9 7" [data/benchmarks/transposed_fft/transposed_fft.c:386]   --->   Operation 1874 'or' 'or_ln386' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1875 [1/1] (0.00ns)   --->   "%zext_ln386 = zext i9 %or_ln386" [data/benchmarks/transposed_fft/transposed_fft.c:386]   --->   Operation 1875 'zext' 'zext_ln386' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1876 [1/1] (0.00ns)   --->   "%DATA_y_addr_55 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln386" [data/benchmarks/transposed_fft/transposed_fft.c:386]   --->   Operation 1876 'getelementptr' 'DATA_y_addr_55' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1877 [2/2] (1.20ns)   --->   "%DATA_y_load_31 = load i9 %DATA_y_addr_55" [data/benchmarks/transposed_fft/transposed_fft.c:386]   --->   Operation 1877 'load' 'DATA_y_load_31' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_120 : Operation 1878 [1/2] (1.20ns)   --->   "%c0_x_26 = load i9 %DATA_x_addr_49" [data/benchmarks/transposed_fft/transposed_fft.c:389]   --->   Operation 1878 'load' 'c0_x_26' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_120 : Operation 1879 [1/2] (1.20ns)   --->   "%c0_x_29 = load i9 %DATA_x_addr_51" [data/benchmarks/transposed_fft/transposed_fft.c:391]   --->   Operation 1879 'load' 'c0_x_29' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_120 : Operation 1880 [1/1] (0.00ns)   --->   "%DATA_x_addr_53 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln384" [data/benchmarks/transposed_fft/transposed_fft.c:393]   --->   Operation 1880 'getelementptr' 'DATA_x_addr_53' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1881 [2/2] (1.20ns)   --->   "%DATA_x_load_29 = load i9 %DATA_x_addr_53" [data/benchmarks/transposed_fft/transposed_fft.c:393]   --->   Operation 1881 'load' 'DATA_x_load_29' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_120 : Operation 1882 [1/1] (0.00ns)   --->   "%DATA_x_addr_55 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln386" [data/benchmarks/transposed_fft/transposed_fft.c:395]   --->   Operation 1882 'getelementptr' 'DATA_x_addr_55' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1883 [2/2] (1.20ns)   --->   "%DATA_x_load_31 = load i9 %DATA_x_addr_55" [data/benchmarks/transposed_fft/transposed_fft.c:395]   --->   Operation 1883 'load' 'DATA_x_load_31' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 121 <SV = 16> <Delay = 5.53>
ST_121 : Operation 1884 [1/1] (0.00ns)   --->   "%or_ln381 = or i9 %shl_ln10, i9 2" [data/benchmarks/transposed_fft/transposed_fft.c:381]   --->   Operation 1884 'or' 'or_ln381' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1885 [1/1] (0.00ns)   --->   "%zext_ln381 = zext i9 %or_ln381" [data/benchmarks/transposed_fft/transposed_fft.c:381]   --->   Operation 1885 'zext' 'zext_ln381' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1886 [1/1] (0.00ns)   --->   "%DATA_y_addr_50 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln381" [data/benchmarks/transposed_fft/transposed_fft.c:381]   --->   Operation 1886 'getelementptr' 'DATA_y_addr_50' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1887 [2/2] (1.20ns)   --->   "%c0_y_28 = load i9 %DATA_y_addr_50" [data/benchmarks/transposed_fft/transposed_fft.c:381]   --->   Operation 1887 'load' 'c0_y_28' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_121 : Operation 1888 [1/2] (1.20ns)   --->   "%DATA_y_load_29 = load i9 %DATA_y_addr_53" [data/benchmarks/transposed_fft/transposed_fft.c:384]   --->   Operation 1888 'load' 'DATA_y_load_29' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_121 : Operation 1889 [1/1] (0.00ns)   --->   "%or_ln385 = or i9 %shl_ln10, i9 6" [data/benchmarks/transposed_fft/transposed_fft.c:385]   --->   Operation 1889 'or' 'or_ln385' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1890 [1/1] (0.00ns)   --->   "%zext_ln385 = zext i9 %or_ln385" [data/benchmarks/transposed_fft/transposed_fft.c:385]   --->   Operation 1890 'zext' 'zext_ln385' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1891 [1/1] (0.00ns)   --->   "%DATA_y_addr_54 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln385" [data/benchmarks/transposed_fft/transposed_fft.c:385]   --->   Operation 1891 'getelementptr' 'DATA_y_addr_54' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1892 [2/2] (1.20ns)   --->   "%DATA_y_load_30 = load i9 %DATA_y_addr_54" [data/benchmarks/transposed_fft/transposed_fft.c:385]   --->   Operation 1892 'load' 'DATA_y_load_30' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_121 : Operation 1893 [1/2] (1.20ns)   --->   "%DATA_y_load_31 = load i9 %DATA_y_addr_55" [data/benchmarks/transposed_fft/transposed_fft.c:386]   --->   Operation 1893 'load' 'DATA_y_load_31' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_121 : Operation 1894 [1/1] (0.00ns)   --->   "%DATA_x_addr_50 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln381" [data/benchmarks/transposed_fft/transposed_fft.c:390]   --->   Operation 1894 'getelementptr' 'DATA_x_addr_50' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1895 [2/2] (1.20ns)   --->   "%c0_x_28 = load i9 %DATA_x_addr_50" [data/benchmarks/transposed_fft/transposed_fft.c:390]   --->   Operation 1895 'load' 'c0_x_28' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_121 : Operation 1896 [1/2] (1.20ns)   --->   "%DATA_x_load_29 = load i9 %DATA_x_addr_53" [data/benchmarks/transposed_fft/transposed_fft.c:393]   --->   Operation 1896 'load' 'DATA_x_load_29' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_121 : Operation 1897 [1/1] (0.00ns)   --->   "%DATA_x_addr_54 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln385" [data/benchmarks/transposed_fft/transposed_fft.c:394]   --->   Operation 1897 'getelementptr' 'DATA_x_addr_54' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1898 [2/2] (1.20ns)   --->   "%DATA_x_load_30 = load i9 %DATA_x_addr_54" [data/benchmarks/transposed_fft/transposed_fft.c:394]   --->   Operation 1898 'load' 'DATA_x_load_30' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_121 : Operation 1899 [1/2] (1.20ns)   --->   "%DATA_x_load_31 = load i9 %DATA_x_addr_55" [data/benchmarks/transposed_fft/transposed_fft.c:395]   --->   Operation 1899 'load' 'DATA_x_load_31' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_121 : Operation 1900 [4/4] (4.33ns)   --->   "%c0_x_27 = dadd i64 %c0_x_26, i64 %DATA_x_load_29" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1900 'dadd' 'c0_x_27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1901 [4/4] (4.33ns)   --->   "%c0_y_27 = dadd i64 %c0_y_26, i64 %DATA_y_load_29" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1901 'dadd' 'c0_y_27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1902 [4/4] (4.33ns)   --->   "%tmp_1_6 = dsub i64 %c0_x_26, i64 %DATA_x_load_29" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1902 'dsub' 'tmp_1_6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1903 [4/4] (4.33ns)   --->   "%sub40 = dsub i64 %c0_y_26, i64 %DATA_y_load_29" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1903 'dsub' 'sub40' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1904 [4/4] (4.33ns)   --->   "%add40 = dadd i64 %c0_x_29, i64 %DATA_x_load_31" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1904 'dadd' 'add40' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1905 [4/4] (4.33ns)   --->   "%add41 = dadd i64 %c0_y_29, i64 %DATA_y_load_31" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1905 'dadd' 'add41' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1906 [4/4] (4.33ns)   --->   "%tmp_1_8 = dsub i64 %c0_x_29, i64 %DATA_x_load_31" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1906 'dsub' 'tmp_1_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1907 [4/4] (4.33ns)   --->   "%sub42 = dsub i64 %c0_y_29, i64 %DATA_y_load_31" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1907 'dsub' 'sub42' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 17> <Delay = 5.53>
ST_122 : Operation 1908 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i9 %shl_ln10" [data/benchmarks/transposed_fft/transposed_fft.c:379]   --->   Operation 1908 'zext' 'zext_ln379' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1909 [1/1] (0.00ns)   --->   "%DATA_y_addr_48 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln379" [data/benchmarks/transposed_fft/transposed_fft.c:379]   --->   Operation 1909 'getelementptr' 'DATA_y_addr_48' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1910 [2/2] (1.20ns)   --->   "%c0_y_24 = load i9 %DATA_y_addr_48" [data/benchmarks/transposed_fft/transposed_fft.c:379]   --->   Operation 1910 'load' 'c0_y_24' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_122 : Operation 1911 [1/2] (1.20ns)   --->   "%c0_y_28 = load i9 %DATA_y_addr_50" [data/benchmarks/transposed_fft/transposed_fft.c:381]   --->   Operation 1911 'load' 'c0_y_28' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_122 : Operation 1912 [1/1] (0.00ns)   --->   "%or_ln383 = or i9 %shl_ln10, i9 4" [data/benchmarks/transposed_fft/transposed_fft.c:383]   --->   Operation 1912 'or' 'or_ln383' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1913 [1/1] (0.00ns)   --->   "%zext_ln383 = zext i9 %or_ln383" [data/benchmarks/transposed_fft/transposed_fft.c:383]   --->   Operation 1913 'zext' 'zext_ln383' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1914 [1/1] (0.00ns)   --->   "%DATA_y_addr_52 = getelementptr i64 %DATA_y, i64 0, i64 %zext_ln383" [data/benchmarks/transposed_fft/transposed_fft.c:383]   --->   Operation 1914 'getelementptr' 'DATA_y_addr_52' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1915 [2/2] (1.20ns)   --->   "%DATA_y_load_28 = load i9 %DATA_y_addr_52" [data/benchmarks/transposed_fft/transposed_fft.c:383]   --->   Operation 1915 'load' 'DATA_y_load_28' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_122 : Operation 1916 [1/2] (1.20ns)   --->   "%DATA_y_load_30 = load i9 %DATA_y_addr_54" [data/benchmarks/transposed_fft/transposed_fft.c:385]   --->   Operation 1916 'load' 'DATA_y_load_30' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_122 : Operation 1917 [1/1] (0.00ns)   --->   "%DATA_x_addr_48 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln379" [data/benchmarks/transposed_fft/transposed_fft.c:388]   --->   Operation 1917 'getelementptr' 'DATA_x_addr_48' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1918 [2/2] (1.20ns)   --->   "%c0_x_24 = load i9 %DATA_x_addr_48" [data/benchmarks/transposed_fft/transposed_fft.c:388]   --->   Operation 1918 'load' 'c0_x_24' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_122 : Operation 1919 [1/2] (1.20ns)   --->   "%c0_x_28 = load i9 %DATA_x_addr_50" [data/benchmarks/transposed_fft/transposed_fft.c:390]   --->   Operation 1919 'load' 'c0_x_28' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_122 : Operation 1920 [1/1] (0.00ns)   --->   "%DATA_x_addr_52 = getelementptr i64 %DATA_x, i64 0, i64 %zext_ln383" [data/benchmarks/transposed_fft/transposed_fft.c:392]   --->   Operation 1920 'getelementptr' 'DATA_x_addr_52' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1921 [2/2] (1.20ns)   --->   "%DATA_x_load_28 = load i9 %DATA_x_addr_52" [data/benchmarks/transposed_fft/transposed_fft.c:392]   --->   Operation 1921 'load' 'DATA_x_load_28' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_122 : Operation 1922 [1/2] (1.20ns)   --->   "%DATA_x_load_30 = load i9 %DATA_x_addr_54" [data/benchmarks/transposed_fft/transposed_fft.c:394]   --->   Operation 1922 'load' 'DATA_x_load_30' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_122 : Operation 1923 [3/4] (4.33ns)   --->   "%c0_x_27 = dadd i64 %c0_x_26, i64 %DATA_x_load_29" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1923 'dadd' 'c0_x_27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1924 [3/4] (4.33ns)   --->   "%c0_y_27 = dadd i64 %c0_y_26, i64 %DATA_y_load_29" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1924 'dadd' 'c0_y_27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1925 [3/4] (4.33ns)   --->   "%tmp_1_6 = dsub i64 %c0_x_26, i64 %DATA_x_load_29" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1925 'dsub' 'tmp_1_6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1926 [3/4] (4.33ns)   --->   "%sub40 = dsub i64 %c0_y_26, i64 %DATA_y_load_29" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1926 'dsub' 'sub40' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1927 [4/4] (4.33ns)   --->   "%add38 = dadd i64 %c0_x_28, i64 %DATA_x_load_30" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1927 'dadd' 'add38' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1928 [4/4] (4.33ns)   --->   "%add39 = dadd i64 %c0_y_28, i64 %DATA_y_load_30" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1928 'dadd' 'add39' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1929 [4/4] (4.33ns)   --->   "%tmp_1_7 = dsub i64 %c0_x_28, i64 %DATA_x_load_30" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1929 'dsub' 'tmp_1_7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1930 [4/4] (4.33ns)   --->   "%sub41 = dsub i64 %c0_y_28, i64 %DATA_y_load_30" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1930 'dsub' 'sub41' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1931 [3/4] (4.33ns)   --->   "%add40 = dadd i64 %c0_x_29, i64 %DATA_x_load_31" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1931 'dadd' 'add40' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1932 [3/4] (4.33ns)   --->   "%add41 = dadd i64 %c0_y_29, i64 %DATA_y_load_31" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1932 'dadd' 'add41' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1933 [3/4] (4.33ns)   --->   "%tmp_1_8 = dsub i64 %c0_x_29, i64 %DATA_x_load_31" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1933 'dsub' 'tmp_1_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1934 [3/4] (4.33ns)   --->   "%sub42 = dsub i64 %c0_y_29, i64 %DATA_y_load_31" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1934 'dsub' 'sub42' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 18> <Delay = 5.53>
ST_123 : Operation 1935 [1/2] (1.20ns)   --->   "%c0_y_24 = load i9 %DATA_y_addr_48" [data/benchmarks/transposed_fft/transposed_fft.c:379]   --->   Operation 1935 'load' 'c0_y_24' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_123 : Operation 1936 [1/2] (1.20ns)   --->   "%DATA_y_load_28 = load i9 %DATA_y_addr_52" [data/benchmarks/transposed_fft/transposed_fft.c:383]   --->   Operation 1936 'load' 'DATA_y_load_28' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_123 : Operation 1937 [1/2] (1.20ns)   --->   "%c0_x_24 = load i9 %DATA_x_addr_48" [data/benchmarks/transposed_fft/transposed_fft.c:388]   --->   Operation 1937 'load' 'c0_x_24' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_123 : Operation 1938 [1/2] (1.20ns)   --->   "%DATA_x_load_28 = load i9 %DATA_x_addr_52" [data/benchmarks/transposed_fft/transposed_fft.c:392]   --->   Operation 1938 'load' 'DATA_x_load_28' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_123 : Operation 1939 [4/4] (4.33ns)   --->   "%c0_x_33 = dadd i64 %c0_x_24, i64 %DATA_x_load_28" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1939 'dadd' 'c0_x_33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1940 [4/4] (4.33ns)   --->   "%c0_y_33 = dadd i64 %c0_y_24, i64 %DATA_y_load_28" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1940 'dadd' 'c0_y_33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1941 [4/4] (4.33ns)   --->   "%c0_x_25 = dsub i64 %c0_x_24, i64 %DATA_x_load_28" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1941 'dsub' 'c0_x_25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1942 [4/4] (4.33ns)   --->   "%c0_y_25 = dsub i64 %c0_y_24, i64 %DATA_y_load_28" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1942 'dsub' 'c0_y_25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1943 [2/4] (4.33ns)   --->   "%c0_x_27 = dadd i64 %c0_x_26, i64 %DATA_x_load_29" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1943 'dadd' 'c0_x_27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1944 [2/4] (4.33ns)   --->   "%c0_y_27 = dadd i64 %c0_y_26, i64 %DATA_y_load_29" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1944 'dadd' 'c0_y_27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1945 [2/4] (4.33ns)   --->   "%tmp_1_6 = dsub i64 %c0_x_26, i64 %DATA_x_load_29" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1945 'dsub' 'tmp_1_6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1946 [2/4] (4.33ns)   --->   "%sub40 = dsub i64 %c0_y_26, i64 %DATA_y_load_29" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1946 'dsub' 'sub40' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1947 [3/4] (4.33ns)   --->   "%add38 = dadd i64 %c0_x_28, i64 %DATA_x_load_30" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1947 'dadd' 'add38' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1948 [3/4] (4.33ns)   --->   "%add39 = dadd i64 %c0_y_28, i64 %DATA_y_load_30" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1948 'dadd' 'add39' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1949 [3/4] (4.33ns)   --->   "%tmp_1_7 = dsub i64 %c0_x_28, i64 %DATA_x_load_30" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1949 'dsub' 'tmp_1_7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1950 [3/4] (4.33ns)   --->   "%sub41 = dsub i64 %c0_y_28, i64 %DATA_y_load_30" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1950 'dsub' 'sub41' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1951 [2/4] (4.33ns)   --->   "%add40 = dadd i64 %c0_x_29, i64 %DATA_x_load_31" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1951 'dadd' 'add40' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1952 [2/4] (4.33ns)   --->   "%add41 = dadd i64 %c0_y_29, i64 %DATA_y_load_31" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1952 'dadd' 'add41' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1953 [2/4] (4.33ns)   --->   "%tmp_1_8 = dsub i64 %c0_x_29, i64 %DATA_x_load_31" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1953 'dsub' 'tmp_1_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1954 [2/4] (4.33ns)   --->   "%sub42 = dsub i64 %c0_y_29, i64 %DATA_y_load_31" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1954 'dsub' 'sub42' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 19> <Delay = 4.33>
ST_124 : Operation 1955 [3/4] (4.33ns)   --->   "%c0_x_33 = dadd i64 %c0_x_24, i64 %DATA_x_load_28" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1955 'dadd' 'c0_x_33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1956 [3/4] (4.33ns)   --->   "%c0_y_33 = dadd i64 %c0_y_24, i64 %DATA_y_load_28" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1956 'dadd' 'c0_y_33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1957 [3/4] (4.33ns)   --->   "%c0_x_25 = dsub i64 %c0_x_24, i64 %DATA_x_load_28" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1957 'dsub' 'c0_x_25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1958 [3/4] (4.33ns)   --->   "%c0_y_25 = dsub i64 %c0_y_24, i64 %DATA_y_load_28" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1958 'dsub' 'c0_y_25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1959 [1/4] (4.33ns)   --->   "%c0_x_27 = dadd i64 %c0_x_26, i64 %DATA_x_load_29" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1959 'dadd' 'c0_x_27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1960 [1/4] (4.33ns)   --->   "%c0_y_27 = dadd i64 %c0_y_26, i64 %DATA_y_load_29" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1960 'dadd' 'c0_y_27' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1961 [1/4] (4.33ns)   --->   "%tmp_1_6 = dsub i64 %c0_x_26, i64 %DATA_x_load_29" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1961 'dsub' 'tmp_1_6' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1962 [1/4] (4.33ns)   --->   "%sub40 = dsub i64 %c0_y_26, i64 %DATA_y_load_29" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1962 'dsub' 'sub40' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1963 [2/4] (4.33ns)   --->   "%add38 = dadd i64 %c0_x_28, i64 %DATA_x_load_30" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1963 'dadd' 'add38' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1964 [2/4] (4.33ns)   --->   "%add39 = dadd i64 %c0_y_28, i64 %DATA_y_load_30" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1964 'dadd' 'add39' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1965 [2/4] (4.33ns)   --->   "%tmp_1_7 = dsub i64 %c0_x_28, i64 %DATA_x_load_30" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1965 'dsub' 'tmp_1_7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1966 [2/4] (4.33ns)   --->   "%sub41 = dsub i64 %c0_y_28, i64 %DATA_y_load_30" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1966 'dsub' 'sub41' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1967 [1/4] (4.33ns)   --->   "%add40 = dadd i64 %c0_x_29, i64 %DATA_x_load_31" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1967 'dadd' 'add40' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1968 [1/4] (4.33ns)   --->   "%add41 = dadd i64 %c0_y_29, i64 %DATA_y_load_31" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1968 'dadd' 'add41' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1969 [1/4] (4.33ns)   --->   "%tmp_1_8 = dsub i64 %c0_x_29, i64 %DATA_x_load_31" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1969 'dsub' 'tmp_1_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1970 [1/4] (4.33ns)   --->   "%sub42 = dsub i64 %c0_y_29, i64 %DATA_y_load_31" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1970 'dsub' 'sub42' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 20> <Delay = 4.62>
ST_125 : Operation 1971 [2/4] (4.33ns)   --->   "%c0_x_33 = dadd i64 %c0_x_24, i64 %DATA_x_load_28" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1971 'dadd' 'c0_x_33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1972 [2/4] (4.33ns)   --->   "%c0_y_33 = dadd i64 %c0_y_24, i64 %DATA_y_load_28" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1972 'dadd' 'c0_y_33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1973 [2/4] (4.33ns)   --->   "%c0_x_25 = dsub i64 %c0_x_24, i64 %DATA_x_load_28" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1973 'dsub' 'c0_x_25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1974 [2/4] (4.33ns)   --->   "%c0_y_25 = dsub i64 %c0_y_24, i64 %DATA_y_load_28" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1974 'dsub' 'c0_y_25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1975 [1/4] (4.33ns)   --->   "%add38 = dadd i64 %c0_x_28, i64 %DATA_x_load_30" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1975 'dadd' 'add38' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1976 [1/4] (4.33ns)   --->   "%add39 = dadd i64 %c0_y_28, i64 %DATA_y_load_30" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1976 'dadd' 'add39' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1977 [1/4] (4.33ns)   --->   "%tmp_1_7 = dsub i64 %c0_x_28, i64 %DATA_x_load_30" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1977 'dsub' 'tmp_1_7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1978 [1/4] (4.33ns)   --->   "%sub41 = dsub i64 %c0_y_28, i64 %DATA_y_load_30" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1978 'dsub' 'sub41' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1979 [1/1] (0.00ns)   --->   "%bitcast_ln398 = bitcast i64 %sub40" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1979 'bitcast' 'bitcast_ln398' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1980 [1/1] (0.28ns)   --->   "%xor_ln398 = xor i64 %bitcast_ln398, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1980 'xor' 'xor_ln398' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1981 [1/1] (0.00ns)   --->   "%bitcast_ln398_1 = bitcast i64 %xor_ln398" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1981 'bitcast' 'bitcast_ln398_1' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1982 [4/4] (4.33ns)   --->   "%sub43 = dsub i64 %tmp_1_6, i64 %bitcast_ln398_1" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1982 'dsub' 'sub43' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1983 [1/1] (0.00ns)   --->   "%bitcast_ln398_2 = bitcast i64 %tmp_1_6" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1983 'bitcast' 'bitcast_ln398_2' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1984 [1/1] (0.28ns)   --->   "%xor_ln398_1 = xor i64 %bitcast_ln398_2, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1984 'xor' 'xor_ln398_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1985 [1/1] (0.00ns)   --->   "%bitcast_ln398_3 = bitcast i64 %xor_ln398_1" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1985 'bitcast' 'bitcast_ln398_3' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1986 [4/4] (4.33ns)   --->   "%add42 = dadd i64 %bitcast_ln398_3, i64 %sub40" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1986 'dadd' 'add42' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1987 [1/1] (0.00ns)   --->   "%bitcast_ln398_8 = bitcast i64 %tmp_1_8" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1987 'bitcast' 'bitcast_ln398_8' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1988 [1/1] (0.28ns)   --->   "%xor_ln398_4 = xor i64 %bitcast_ln398_8, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1988 'xor' 'xor_ln398_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1989 [1/1] (0.00ns)   --->   "%bitcast_ln398_9 = bitcast i64 %xor_ln398_4" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1989 'bitcast' 'bitcast_ln398_9' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1990 [1/1] (0.00ns)   --->   "%bitcast_ln398_10 = bitcast i64 %sub42" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1990 'bitcast' 'bitcast_ln398_10' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1991 [1/1] (0.28ns)   --->   "%xor_ln398_5 = xor i64 %bitcast_ln398_10, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1991 'xor' 'xor_ln398_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1992 [1/1] (0.00ns)   --->   "%bitcast_ln398_11 = bitcast i64 %xor_ln398_5" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1992 'bitcast' 'bitcast_ln398_11' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1993 [4/4] (4.33ns)   --->   "%sub45 = dsub i64 %bitcast_ln398_9, i64 %bitcast_ln398_11" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1993 'dsub' 'sub45' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1994 [4/4] (4.33ns)   --->   "%add44 = dadd i64 %bitcast_ln398_9, i64 %bitcast_ln398_11" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1994 'dadd' 'add44' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1995 [4/4] (4.33ns)   --->   "%add45 = dadd i64 %c0_x_27, i64 %add40" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1995 'dadd' 'add45' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1996 [4/4] (4.33ns)   --->   "%add46 = dadd i64 %c0_y_27, i64 %add41" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1996 'dadd' 'add46' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1997 [4/4] (4.33ns)   --->   "%tmp_4 = dsub i64 %c0_x_27, i64 %add40" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1997 'dsub' 'tmp_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1998 [4/4] (4.33ns)   --->   "%sub46 = dsub i64 %c0_y_27, i64 %add41" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1998 'dsub' 'sub46' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 21> <Delay = 4.50>
ST_126 : Operation 1999 [1/4] (4.33ns)   --->   "%c0_x_33 = dadd i64 %c0_x_24, i64 %DATA_x_load_28" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 1999 'dadd' 'c0_x_33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2000 [1/4] (4.33ns)   --->   "%c0_y_33 = dadd i64 %c0_y_24, i64 %DATA_y_load_28" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2000 'dadd' 'c0_y_33' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2001 [1/4] (4.33ns)   --->   "%c0_x_25 = dsub i64 %c0_x_24, i64 %DATA_x_load_28" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2001 'dsub' 'c0_x_25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2002 [1/4] (4.33ns)   --->   "%c0_y_25 = dsub i64 %c0_y_24, i64 %DATA_y_load_28" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2002 'dsub' 'c0_y_25' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2003 [3/4] (4.33ns)   --->   "%sub43 = dsub i64 %tmp_1_6, i64 %bitcast_ln398_1" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2003 'dsub' 'sub43' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2004 [3/4] (4.33ns)   --->   "%add42 = dadd i64 %bitcast_ln398_3, i64 %sub40" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2004 'dadd' 'add42' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2005 [4/4] (4.50ns)   --->   "%mul16 = dmul i64 %tmp_1_7, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2005 'dmul' 'mul16' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2006 [4/4] (4.50ns)   --->   "%mul17 = dmul i64 %sub41, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2006 'dmul' 'mul17' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2007 [3/4] (4.33ns)   --->   "%sub45 = dsub i64 %bitcast_ln398_9, i64 %bitcast_ln398_11" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2007 'dsub' 'sub45' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2008 [3/4] (4.33ns)   --->   "%add44 = dadd i64 %bitcast_ln398_9, i64 %bitcast_ln398_11" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2008 'dadd' 'add44' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2009 [3/4] (4.33ns)   --->   "%add45 = dadd i64 %c0_x_27, i64 %add40" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2009 'dadd' 'add45' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2010 [3/4] (4.33ns)   --->   "%add46 = dadd i64 %c0_y_27, i64 %add41" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2010 'dadd' 'add46' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2011 [3/4] (4.33ns)   --->   "%tmp_4 = dsub i64 %c0_x_27, i64 %add40" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2011 'dsub' 'tmp_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2012 [3/4] (4.33ns)   --->   "%sub46 = dsub i64 %c0_y_27, i64 %add41" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2012 'dsub' 'sub46' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 22> <Delay = 4.50>
ST_127 : Operation 2013 [2/4] (4.33ns)   --->   "%sub43 = dsub i64 %tmp_1_6, i64 %bitcast_ln398_1" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2013 'dsub' 'sub43' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2014 [2/4] (4.33ns)   --->   "%add42 = dadd i64 %bitcast_ln398_3, i64 %sub40" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2014 'dadd' 'add42' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2015 [3/4] (4.50ns)   --->   "%mul16 = dmul i64 %tmp_1_7, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2015 'dmul' 'mul16' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2016 [3/4] (4.50ns)   --->   "%mul17 = dmul i64 %sub41, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2016 'dmul' 'mul17' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2017 [2/4] (4.33ns)   --->   "%sub45 = dsub i64 %bitcast_ln398_9, i64 %bitcast_ln398_11" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2017 'dsub' 'sub45' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2018 [2/4] (4.33ns)   --->   "%add44 = dadd i64 %bitcast_ln398_9, i64 %bitcast_ln398_11" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2018 'dadd' 'add44' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2019 [4/4] (4.33ns)   --->   "%c0_x_30 = dadd i64 %c0_x_33, i64 %add38" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2019 'dadd' 'c0_x_30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2020 [4/4] (4.33ns)   --->   "%c0_y_30 = dadd i64 %c0_y_33, i64 %add39" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2020 'dadd' 'c0_y_30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2021 [4/4] (4.33ns)   --->   "%c0_x_31 = dsub i64 %c0_x_33, i64 %add38" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2021 'dsub' 'c0_x_31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2022 [4/4] (4.33ns)   --->   "%c0_y_31 = dsub i64 %c0_y_33, i64 %add39" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2022 'dsub' 'c0_y_31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2023 [2/4] (4.33ns)   --->   "%add45 = dadd i64 %c0_x_27, i64 %add40" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2023 'dadd' 'add45' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2024 [2/4] (4.33ns)   --->   "%add46 = dadd i64 %c0_y_27, i64 %add41" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2024 'dadd' 'add46' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2025 [2/4] (4.33ns)   --->   "%tmp_4 = dsub i64 %c0_x_27, i64 %add40" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2025 'dsub' 'tmp_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2026 [2/4] (4.33ns)   --->   "%sub46 = dsub i64 %c0_y_27, i64 %add41" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2026 'dsub' 'sub46' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 23> <Delay = 4.50>
ST_128 : Operation 2027 [1/4] (4.33ns)   --->   "%sub43 = dsub i64 %tmp_1_6, i64 %bitcast_ln398_1" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2027 'dsub' 'sub43' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2028 [1/4] (4.33ns)   --->   "%add42 = dadd i64 %bitcast_ln398_3, i64 %sub40" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2028 'dadd' 'add42' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2029 [2/4] (4.50ns)   --->   "%mul16 = dmul i64 %tmp_1_7, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2029 'dmul' 'mul16' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2030 [2/4] (4.50ns)   --->   "%mul17 = dmul i64 %sub41, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2030 'dmul' 'mul17' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2031 [1/4] (4.33ns)   --->   "%sub45 = dsub i64 %bitcast_ln398_9, i64 %bitcast_ln398_11" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2031 'dsub' 'sub45' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2032 [1/4] (4.33ns)   --->   "%add44 = dadd i64 %bitcast_ln398_9, i64 %bitcast_ln398_11" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2032 'dadd' 'add44' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2033 [3/4] (4.33ns)   --->   "%c0_x_30 = dadd i64 %c0_x_33, i64 %add38" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2033 'dadd' 'c0_x_30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2034 [3/4] (4.33ns)   --->   "%c0_y_30 = dadd i64 %c0_y_33, i64 %add39" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2034 'dadd' 'c0_y_30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2035 [3/4] (4.33ns)   --->   "%c0_x_31 = dsub i64 %c0_x_33, i64 %add38" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2035 'dsub' 'c0_x_31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2036 [3/4] (4.33ns)   --->   "%c0_y_31 = dsub i64 %c0_y_33, i64 %add39" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2036 'dsub' 'c0_y_31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2037 [1/4] (4.33ns)   --->   "%add45 = dadd i64 %c0_x_27, i64 %add40" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2037 'dadd' 'add45' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2038 [1/4] (4.33ns)   --->   "%add46 = dadd i64 %c0_y_27, i64 %add41" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2038 'dadd' 'add46' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2039 [1/4] (4.33ns)   --->   "%tmp_4 = dsub i64 %c0_x_27, i64 %add40" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2039 'dsub' 'tmp_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2040 [1/4] (4.33ns)   --->   "%sub46 = dsub i64 %c0_y_27, i64 %add41" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2040 'dsub' 'sub46' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 24> <Delay = 4.50>
ST_129 : Operation 2041 [4/4] (4.50ns)   --->   "%c0_x_32 = dmul i64 %sub43, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2041 'dmul' 'c0_x_32' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2042 [4/4] (4.50ns)   --->   "%c0_y_32 = dmul i64 %add42, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2042 'dmul' 'c0_y_32' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2043 [1/4] (4.50ns)   --->   "%mul16 = dmul i64 %tmp_1_7, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2043 'dmul' 'mul16' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2044 [1/4] (4.50ns)   --->   "%mul17 = dmul i64 %sub41, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2044 'dmul' 'mul17' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2045 [4/4] (4.50ns)   --->   "%mul18 = dmul i64 %sub45, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2045 'dmul' 'mul18' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2046 [4/4] (4.50ns)   --->   "%mul19 = dmul i64 %add44, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2046 'dmul' 'mul19' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2047 [2/4] (4.33ns)   --->   "%c0_x_30 = dadd i64 %c0_x_33, i64 %add38" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2047 'dadd' 'c0_x_30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2048 [2/4] (4.33ns)   --->   "%c0_y_30 = dadd i64 %c0_y_33, i64 %add39" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2048 'dadd' 'c0_y_30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2049 [2/4] (4.33ns)   --->   "%c0_x_31 = dsub i64 %c0_x_33, i64 %add38" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2049 'dsub' 'c0_x_31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2050 [2/4] (4.33ns)   --->   "%c0_y_31 = dsub i64 %c0_y_33, i64 %add39" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2050 'dsub' 'c0_y_31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2051 [4/4] (4.50ns)   --->   "%mul20 = dmul i64 %tmp_4, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2051 'dmul' 'mul20' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2052 [4/4] (4.50ns)   --->   "%mul21 = dmul i64 %sub46, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2052 'dmul' 'mul21' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 25> <Delay = 4.62>
ST_130 : Operation 2053 [3/4] (4.50ns)   --->   "%c0_x_32 = dmul i64 %sub43, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2053 'dmul' 'c0_x_32' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2054 [3/4] (4.50ns)   --->   "%c0_y_32 = dmul i64 %add42, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2054 'dmul' 'c0_y_32' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2055 [1/1] (0.00ns)   --->   "%bitcast_ln398_4 = bitcast i64 %sub41" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2055 'bitcast' 'bitcast_ln398_4' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2056 [1/1] (0.28ns)   --->   "%xor_ln398_2 = xor i64 %bitcast_ln398_4, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2056 'xor' 'xor_ln398_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2057 [1/1] (0.00ns)   --->   "%bitcast_ln398_5 = bitcast i64 %xor_ln398_2" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2057 'bitcast' 'bitcast_ln398_5' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2058 [4/4] (4.33ns)   --->   "%sub44 = dsub i64 %mul16, i64 %bitcast_ln398_5" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2058 'dsub' 'sub44' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2059 [1/1] (0.00ns)   --->   "%bitcast_ln398_6 = bitcast i64 %tmp_1_7" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2059 'bitcast' 'bitcast_ln398_6' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2060 [1/1] (0.28ns)   --->   "%xor_ln398_3 = xor i64 %bitcast_ln398_6, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2060 'xor' 'xor_ln398_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2061 [1/1] (0.00ns)   --->   "%bitcast_ln398_7 = bitcast i64 %xor_ln398_3" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2061 'bitcast' 'bitcast_ln398_7' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2062 [4/4] (4.33ns)   --->   "%add43 = dadd i64 %bitcast_ln398_7, i64 %mul17" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2062 'dadd' 'add43' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2063 [3/4] (4.50ns)   --->   "%mul18 = dmul i64 %sub45, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2063 'dmul' 'mul18' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2064 [3/4] (4.50ns)   --->   "%mul19 = dmul i64 %add44, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2064 'dmul' 'mul19' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2065 [1/4] (4.33ns)   --->   "%c0_x_30 = dadd i64 %c0_x_33, i64 %add38" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2065 'dadd' 'c0_x_30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2066 [1/4] (4.33ns)   --->   "%c0_y_30 = dadd i64 %c0_y_33, i64 %add39" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2066 'dadd' 'c0_y_30' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2067 [1/4] (4.33ns)   --->   "%c0_x_31 = dsub i64 %c0_x_33, i64 %add38" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2067 'dsub' 'c0_x_31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2068 [1/4] (4.33ns)   --->   "%c0_y_31 = dsub i64 %c0_y_33, i64 %add39" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2068 'dsub' 'c0_y_31' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2069 [3/4] (4.50ns)   --->   "%mul20 = dmul i64 %tmp_4, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2069 'dmul' 'mul20' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2070 [3/4] (4.50ns)   --->   "%mul21 = dmul i64 %sub46, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2070 'dmul' 'mul21' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 26> <Delay = 4.50>
ST_131 : Operation 2071 [2/4] (4.50ns)   --->   "%c0_x_32 = dmul i64 %sub43, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2071 'dmul' 'c0_x_32' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2072 [2/4] (4.50ns)   --->   "%c0_y_32 = dmul i64 %add42, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2072 'dmul' 'c0_y_32' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2073 [3/4] (4.33ns)   --->   "%sub44 = dsub i64 %mul16, i64 %bitcast_ln398_5" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2073 'dsub' 'sub44' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2074 [3/4] (4.33ns)   --->   "%add43 = dadd i64 %bitcast_ln398_7, i64 %mul17" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2074 'dadd' 'add43' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2075 [2/4] (4.50ns)   --->   "%mul18 = dmul i64 %sub45, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2075 'dmul' 'mul18' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2076 [2/4] (4.50ns)   --->   "%mul19 = dmul i64 %add44, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2076 'dmul' 'mul19' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2077 [2/4] (4.50ns)   --->   "%mul20 = dmul i64 %tmp_4, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2077 'dmul' 'mul20' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2078 [2/4] (4.50ns)   --->   "%mul21 = dmul i64 %sub46, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2078 'dmul' 'mul21' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2079 [4/4] (4.33ns)   --->   "%add47 = dadd i64 %c0_x_30, i64 %add45" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2079 'dadd' 'add47' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2080 [4/4] (4.33ns)   --->   "%add48 = dadd i64 %c0_y_30, i64 %add46" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2080 'dadd' 'add48' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2081 [4/4] (4.33ns)   --->   "%sub49 = dsub i64 %c0_x_30, i64 %add45" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2081 'dsub' 'sub49' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2082 [4/4] (4.33ns)   --->   "%sub50 = dsub i64 %c0_y_30, i64 %add46" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2082 'dsub' 'sub50' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 27> <Delay = 4.50>
ST_132 : Operation 2083 [1/4] (4.50ns)   --->   "%c0_x_32 = dmul i64 %sub43, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2083 'dmul' 'c0_x_32' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2084 [1/4] (4.50ns)   --->   "%c0_y_32 = dmul i64 %add42, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2084 'dmul' 'c0_y_32' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2085 [2/4] (4.33ns)   --->   "%sub44 = dsub i64 %mul16, i64 %bitcast_ln398_5" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2085 'dsub' 'sub44' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2086 [2/4] (4.33ns)   --->   "%add43 = dadd i64 %bitcast_ln398_7, i64 %mul17" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2086 'dadd' 'add43' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2087 [1/4] (4.50ns)   --->   "%mul18 = dmul i64 %sub45, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2087 'dmul' 'mul18' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2088 [1/4] (4.50ns)   --->   "%mul19 = dmul i64 %add44, i64 0.707107" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2088 'dmul' 'mul19' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2089 [1/4] (4.50ns)   --->   "%mul20 = dmul i64 %tmp_4, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2089 'dmul' 'mul20' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2090 [1/4] (4.50ns)   --->   "%mul21 = dmul i64 %sub46, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2090 'dmul' 'mul21' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2091 [3/4] (4.33ns)   --->   "%add47 = dadd i64 %c0_x_30, i64 %add45" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2091 'dadd' 'add47' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2092 [3/4] (4.33ns)   --->   "%add48 = dadd i64 %c0_y_30, i64 %add46" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2092 'dadd' 'add48' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2093 [3/4] (4.33ns)   --->   "%sub49 = dsub i64 %c0_x_30, i64 %add45" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2093 'dsub' 'sub49' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2094 [3/4] (4.33ns)   --->   "%sub50 = dsub i64 %c0_y_30, i64 %add46" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2094 'dsub' 'sub50' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 28> <Delay = 4.62>
ST_133 : Operation 2095 [1/4] (4.33ns)   --->   "%sub44 = dsub i64 %mul16, i64 %bitcast_ln398_5" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2095 'dsub' 'sub44' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2096 [1/4] (4.33ns)   --->   "%add43 = dadd i64 %bitcast_ln398_7, i64 %mul17" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2096 'dadd' 'add43' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2097 [1/1] (0.00ns)   --->   "%bitcast_ln398_12 = bitcast i64 %sub46" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2097 'bitcast' 'bitcast_ln398_12' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 2098 [1/1] (0.28ns)   --->   "%xor_ln398_6 = xor i64 %bitcast_ln398_12, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2098 'xor' 'xor_ln398_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2099 [1/1] (0.00ns)   --->   "%bitcast_ln398_13 = bitcast i64 %xor_ln398_6" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2099 'bitcast' 'bitcast_ln398_13' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 2100 [4/4] (4.33ns)   --->   "%sub47 = dsub i64 %mul20, i64 %bitcast_ln398_13" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2100 'dsub' 'sub47' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2101 [1/1] (0.00ns)   --->   "%bitcast_ln398_14 = bitcast i64 %tmp_4" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2101 'bitcast' 'bitcast_ln398_14' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 2102 [1/1] (0.28ns)   --->   "%xor_ln398_7 = xor i64 %bitcast_ln398_14, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2102 'xor' 'xor_ln398_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2103 [1/1] (0.00ns)   --->   "%bitcast_ln398_15 = bitcast i64 %xor_ln398_7" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2103 'bitcast' 'bitcast_ln398_15' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 2104 [4/4] (4.33ns)   --->   "%sub48 = dsub i64 %bitcast_ln398_15, i64 %mul21" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2104 'dsub' 'sub48' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2105 [2/4] (4.33ns)   --->   "%add47 = dadd i64 %c0_x_30, i64 %add45" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2105 'dadd' 'add47' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2106 [2/4] (4.33ns)   --->   "%add48 = dadd i64 %c0_y_30, i64 %add46" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2106 'dadd' 'add48' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2107 [2/4] (4.33ns)   --->   "%sub49 = dsub i64 %c0_x_30, i64 %add45" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2107 'dsub' 'sub49' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2108 [2/4] (4.33ns)   --->   "%sub50 = dsub i64 %c0_y_30, i64 %add46" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2108 'dsub' 'sub50' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2109 [4/4] (4.33ns)   --->   "%add51 = dadd i64 %c0_x_32, i64 %mul18" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2109 'dadd' 'add51' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2110 [4/4] (4.33ns)   --->   "%add52 = dadd i64 %c0_y_32, i64 %mul19" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2110 'dadd' 'add52' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2111 [4/4] (4.33ns)   --->   "%tmp_5 = dsub i64 %c0_x_32, i64 %mul18" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2111 'dsub' 'tmp_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2112 [4/4] (4.33ns)   --->   "%sub53 = dsub i64 %c0_y_32, i64 %mul19" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2112 'dsub' 'sub53' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 29> <Delay = 5.53>
ST_134 : Operation 2113 [1/1] (0.00ns)   --->   "%zext_ln376 = zext i7 %tid_21" [data/benchmarks/transposed_fft/transposed_fft.c:376]   --->   Operation 2113 'zext' 'zext_ln376' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2114 [3/4] (4.33ns)   --->   "%sub47 = dsub i64 %mul20, i64 %bitcast_ln398_13" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2114 'dsub' 'sub47' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2115 [3/4] (4.33ns)   --->   "%sub48 = dsub i64 %bitcast_ln398_15, i64 %mul21" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2115 'dsub' 'sub48' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2116 [1/4] (4.33ns)   --->   "%add47 = dadd i64 %c0_x_30, i64 %add45" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2116 'dadd' 'add47' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2117 [1/4] (4.33ns)   --->   "%add48 = dadd i64 %c0_y_30, i64 %add46" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2117 'dadd' 'add48' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2118 [1/4] (4.33ns)   --->   "%sub49 = dsub i64 %c0_x_30, i64 %add45" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2118 'dsub' 'sub49' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2119 [1/4] (4.33ns)   --->   "%sub50 = dsub i64 %c0_y_30, i64 %add46" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2119 'dsub' 'sub50' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2120 [4/4] (4.33ns)   --->   "%c0_x_35 = dadd i64 %c0_x_25, i64 %sub44" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2120 'dadd' 'c0_x_35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2121 [4/4] (4.33ns)   --->   "%c0_y_35 = dadd i64 %c0_y_25, i64 %add43" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2121 'dadd' 'c0_y_35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2122 [4/4] (4.33ns)   --->   "%c0_x_34 = dsub i64 %c0_x_25, i64 %sub44" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2122 'dsub' 'c0_x_34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2123 [4/4] (4.33ns)   --->   "%c0_y_34 = dsub i64 %c0_y_25, i64 %add43" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2123 'dsub' 'c0_y_34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2124 [3/4] (4.33ns)   --->   "%add51 = dadd i64 %c0_x_32, i64 %mul18" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2124 'dadd' 'add51' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2125 [3/4] (4.33ns)   --->   "%add52 = dadd i64 %c0_y_32, i64 %mul19" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2125 'dadd' 'add52' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2126 [3/4] (4.33ns)   --->   "%tmp_5 = dsub i64 %c0_x_32, i64 %mul18" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2126 'dsub' 'tmp_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2127 [3/4] (4.33ns)   --->   "%sub53 = dsub i64 %c0_y_32, i64 %mul19" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2127 'dsub' 'sub53' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2128 [1/1] (0.00ns)   --->   "%bitcast_ln401 = bitcast i64 %add47" [data/benchmarks/transposed_fft/transposed_fft.c:401]   --->   Operation 2128 'bitcast' 'bitcast_ln401' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2129 [1/1] (0.00ns)   --->   "%work_x_addr_8 = getelementptr i64 %work_x, i64 0, i64 %zext_ln376" [data/benchmarks/transposed_fft/transposed_fft.c:401]   --->   Operation 2129 'getelementptr' 'work_x_addr_8' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2130 [1/1] (1.20ns)   --->   "%store_ln401 = store i64 %bitcast_ln401, i9 %work_x_addr_8" [data/benchmarks/transposed_fft/transposed_fft.c:401]   --->   Operation 2130 'store' 'store_ln401' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_134 : Operation 2131 [1/1] (0.00ns)   --->   "%zext_ln405_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %tid_21" [data/benchmarks/transposed_fft/transposed_fft.c:405]   --->   Operation 2131 'bitconcatenate' 'zext_ln405_cast' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2132 [1/1] (0.00ns)   --->   "%zext_ln405 = zext i9 %zext_ln405_cast" [data/benchmarks/transposed_fft/transposed_fft.c:405]   --->   Operation 2132 'zext' 'zext_ln405' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2133 [1/1] (0.00ns)   --->   "%bitcast_ln405 = bitcast i64 %sub49" [data/benchmarks/transposed_fft/transposed_fft.c:405]   --->   Operation 2133 'bitcast' 'bitcast_ln405' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2134 [1/1] (0.00ns)   --->   "%work_x_addr_12 = getelementptr i64 %work_x, i64 0, i64 %zext_ln405" [data/benchmarks/transposed_fft/transposed_fft.c:405]   --->   Operation 2134 'getelementptr' 'work_x_addr_12' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2135 [1/1] (1.20ns)   --->   "%store_ln405 = store i64 %bitcast_ln405, i9 %work_x_addr_12" [data/benchmarks/transposed_fft/transposed_fft.c:405]   --->   Operation 2135 'store' 'store_ln405' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_134 : Operation 2136 [1/1] (0.00ns)   --->   "%bitcast_ln410 = bitcast i64 %add48" [data/benchmarks/transposed_fft/transposed_fft.c:410]   --->   Operation 2136 'bitcast' 'bitcast_ln410' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2137 [1/1] (0.00ns)   --->   "%work_y_addr_8 = getelementptr i64 %work_y, i64 0, i64 %zext_ln376" [data/benchmarks/transposed_fft/transposed_fft.c:410]   --->   Operation 2137 'getelementptr' 'work_y_addr_8' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2138 [1/1] (1.20ns)   --->   "%store_ln410 = store i64 %bitcast_ln410, i9 %work_y_addr_8" [data/benchmarks/transposed_fft/transposed_fft.c:410]   --->   Operation 2138 'store' 'store_ln410' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_134 : Operation 2139 [1/1] (0.00ns)   --->   "%bitcast_ln414 = bitcast i64 %sub50" [data/benchmarks/transposed_fft/transposed_fft.c:414]   --->   Operation 2139 'bitcast' 'bitcast_ln414' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2140 [1/1] (0.00ns)   --->   "%work_y_addr_12 = getelementptr i64 %work_y, i64 0, i64 %zext_ln405" [data/benchmarks/transposed_fft/transposed_fft.c:414]   --->   Operation 2140 'getelementptr' 'work_y_addr_12' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2141 [1/1] (1.20ns)   --->   "%store_ln414 = store i64 %bitcast_ln414, i9 %work_y_addr_12" [data/benchmarks/transposed_fft/transposed_fft.c:414]   --->   Operation 2141 'store' 'store_ln414' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 135 <SV = 30> <Delay = 4.33>
ST_135 : Operation 2142 [2/4] (4.33ns)   --->   "%sub47 = dsub i64 %mul20, i64 %bitcast_ln398_13" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2142 'dsub' 'sub47' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2143 [2/4] (4.33ns)   --->   "%sub48 = dsub i64 %bitcast_ln398_15, i64 %mul21" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2143 'dsub' 'sub48' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2144 [3/4] (4.33ns)   --->   "%c0_x_35 = dadd i64 %c0_x_25, i64 %sub44" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2144 'dadd' 'c0_x_35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2145 [3/4] (4.33ns)   --->   "%c0_y_35 = dadd i64 %c0_y_25, i64 %add43" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2145 'dadd' 'c0_y_35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2146 [3/4] (4.33ns)   --->   "%c0_x_34 = dsub i64 %c0_x_25, i64 %sub44" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2146 'dsub' 'c0_x_34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2147 [3/4] (4.33ns)   --->   "%c0_y_34 = dsub i64 %c0_y_25, i64 %add43" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2147 'dsub' 'c0_y_34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2148 [2/4] (4.33ns)   --->   "%add51 = dadd i64 %c0_x_32, i64 %mul18" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2148 'dadd' 'add51' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2149 [2/4] (4.33ns)   --->   "%add52 = dadd i64 %c0_y_32, i64 %mul19" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2149 'dadd' 'add52' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2150 [2/4] (4.33ns)   --->   "%tmp_5 = dsub i64 %c0_x_32, i64 %mul18" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2150 'dsub' 'tmp_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2151 [2/4] (4.33ns)   --->   "%sub53 = dsub i64 %c0_y_32, i64 %mul19" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2151 'dsub' 'sub53' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 31> <Delay = 4.33>
ST_136 : Operation 2152 [1/4] (4.33ns)   --->   "%sub47 = dsub i64 %mul20, i64 %bitcast_ln398_13" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2152 'dsub' 'sub47' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2153 [1/4] (4.33ns)   --->   "%sub48 = dsub i64 %bitcast_ln398_15, i64 %mul21" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2153 'dsub' 'sub48' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2154 [2/4] (4.33ns)   --->   "%c0_x_35 = dadd i64 %c0_x_25, i64 %sub44" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2154 'dadd' 'c0_x_35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2155 [2/4] (4.33ns)   --->   "%c0_y_35 = dadd i64 %c0_y_25, i64 %add43" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2155 'dadd' 'c0_y_35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2156 [2/4] (4.33ns)   --->   "%c0_x_34 = dsub i64 %c0_x_25, i64 %sub44" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2156 'dsub' 'c0_x_34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2157 [2/4] (4.33ns)   --->   "%c0_y_34 = dsub i64 %c0_y_25, i64 %add43" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2157 'dsub' 'c0_y_34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2158 [1/4] (4.33ns)   --->   "%add51 = dadd i64 %c0_x_32, i64 %mul18" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2158 'dadd' 'add51' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2159 [1/4] (4.33ns)   --->   "%add52 = dadd i64 %c0_y_32, i64 %mul19" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2159 'dadd' 'add52' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2160 [1/4] (4.33ns)   --->   "%tmp_5 = dsub i64 %c0_x_32, i64 %mul18" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2160 'dsub' 'tmp_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2161 [1/4] (4.33ns)   --->   "%sub53 = dsub i64 %c0_y_32, i64 %mul19" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2161 'dsub' 'sub53' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 32> <Delay = 4.50>
ST_137 : Operation 2162 [4/4] (4.33ns)   --->   "%add49 = dadd i64 %c0_x_31, i64 %sub47" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2162 'dadd' 'add49' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2163 [4/4] (4.33ns)   --->   "%add50 = dadd i64 %c0_y_31, i64 %sub48" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2163 'dadd' 'add50' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2164 [4/4] (4.33ns)   --->   "%sub51 = dsub i64 %c0_x_31, i64 %sub47" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2164 'dsub' 'sub51' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2165 [4/4] (4.33ns)   --->   "%sub52 = dsub i64 %c0_y_31, i64 %sub48" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2165 'dsub' 'sub52' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2166 [1/4] (4.33ns)   --->   "%c0_x_35 = dadd i64 %c0_x_25, i64 %sub44" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2166 'dadd' 'c0_x_35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2167 [1/4] (4.33ns)   --->   "%c0_y_35 = dadd i64 %c0_y_25, i64 %add43" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2167 'dadd' 'c0_y_35' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2168 [1/4] (4.33ns)   --->   "%c0_x_34 = dsub i64 %c0_x_25, i64 %sub44" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2168 'dsub' 'c0_x_34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2169 [1/4] (4.33ns)   --->   "%c0_y_34 = dsub i64 %c0_y_25, i64 %add43" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2169 'dsub' 'c0_y_34' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2170 [4/4] (4.50ns)   --->   "%mul22 = dmul i64 %tmp_5, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2170 'dmul' 'mul22' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2171 [4/4] (4.50ns)   --->   "%mul23 = dmul i64 %sub53, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2171 'dmul' 'mul23' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 33> <Delay = 4.50>
ST_138 : Operation 2172 [3/4] (4.33ns)   --->   "%add49 = dadd i64 %c0_x_31, i64 %sub47" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2172 'dadd' 'add49' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2173 [3/4] (4.33ns)   --->   "%add50 = dadd i64 %c0_y_31, i64 %sub48" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2173 'dadd' 'add50' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2174 [3/4] (4.33ns)   --->   "%sub51 = dsub i64 %c0_x_31, i64 %sub47" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2174 'dsub' 'sub51' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2175 [3/4] (4.33ns)   --->   "%sub52 = dsub i64 %c0_y_31, i64 %sub48" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2175 'dsub' 'sub52' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2176 [3/4] (4.50ns)   --->   "%mul22 = dmul i64 %tmp_5, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2176 'dmul' 'mul22' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2177 [3/4] (4.50ns)   --->   "%mul23 = dmul i64 %sub53, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2177 'dmul' 'mul23' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2178 [4/4] (4.33ns)   --->   "%add53 = dadd i64 %c0_x_35, i64 %add51" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2178 'dadd' 'add53' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2179 [4/4] (4.33ns)   --->   "%add54 = dadd i64 %c0_y_35, i64 %add52" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2179 'dadd' 'add54' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2180 [4/4] (4.33ns)   --->   "%sub56 = dsub i64 %c0_x_35, i64 %add51" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2180 'dsub' 'sub56' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2181 [4/4] (4.33ns)   --->   "%sub57 = dsub i64 %c0_y_35, i64 %add52" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2181 'dsub' 'sub57' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 34> <Delay = 4.50>
ST_139 : Operation 2182 [2/4] (4.33ns)   --->   "%add49 = dadd i64 %c0_x_31, i64 %sub47" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2182 'dadd' 'add49' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2183 [2/4] (4.33ns)   --->   "%add50 = dadd i64 %c0_y_31, i64 %sub48" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2183 'dadd' 'add50' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2184 [2/4] (4.33ns)   --->   "%sub51 = dsub i64 %c0_x_31, i64 %sub47" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2184 'dsub' 'sub51' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2185 [2/4] (4.33ns)   --->   "%sub52 = dsub i64 %c0_y_31, i64 %sub48" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2185 'dsub' 'sub52' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2186 [2/4] (4.50ns)   --->   "%mul22 = dmul i64 %tmp_5, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2186 'dmul' 'mul22' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2187 [2/4] (4.50ns)   --->   "%mul23 = dmul i64 %sub53, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2187 'dmul' 'mul23' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2188 [3/4] (4.33ns)   --->   "%add53 = dadd i64 %c0_x_35, i64 %add51" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2188 'dadd' 'add53' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2189 [3/4] (4.33ns)   --->   "%add54 = dadd i64 %c0_y_35, i64 %add52" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2189 'dadd' 'add54' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2190 [3/4] (4.33ns)   --->   "%sub56 = dsub i64 %c0_x_35, i64 %add51" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2190 'dsub' 'sub56' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2191 [3/4] (4.33ns)   --->   "%sub57 = dsub i64 %c0_y_35, i64 %add52" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2191 'dsub' 'sub57' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 35> <Delay = 5.53>
ST_140 : Operation 2192 [1/4] (4.33ns)   --->   "%add49 = dadd i64 %c0_x_31, i64 %sub47" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2192 'dadd' 'add49' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2193 [1/4] (4.33ns)   --->   "%add50 = dadd i64 %c0_y_31, i64 %sub48" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2193 'dadd' 'add50' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2194 [1/4] (4.33ns)   --->   "%sub51 = dsub i64 %c0_x_31, i64 %sub47" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2194 'dsub' 'sub51' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2195 [1/4] (4.33ns)   --->   "%sub52 = dsub i64 %c0_y_31, i64 %sub48" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2195 'dsub' 'sub52' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2196 [1/4] (4.50ns)   --->   "%mul22 = dmul i64 %tmp_5, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2196 'dmul' 'mul22' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2197 [1/4] (4.50ns)   --->   "%mul23 = dmul i64 %sub53, i64 0" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2197 'dmul' 'mul23' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2198 [2/4] (4.33ns)   --->   "%add53 = dadd i64 %c0_x_35, i64 %add51" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2198 'dadd' 'add53' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2199 [2/4] (4.33ns)   --->   "%add54 = dadd i64 %c0_y_35, i64 %add52" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2199 'dadd' 'add54' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2200 [2/4] (4.33ns)   --->   "%sub56 = dsub i64 %c0_x_35, i64 %add51" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2200 'dsub' 'sub56' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2201 [2/4] (4.33ns)   --->   "%sub57 = dsub i64 %c0_y_35, i64 %add52" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2201 'dsub' 'sub57' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2202 [1/1] (0.00ns)   --->   "%zext_ln403_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %tid_21" [data/benchmarks/transposed_fft/transposed_fft.c:403]   --->   Operation 2202 'bitconcatenate' 'zext_ln403_cast' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2203 [1/1] (0.00ns)   --->   "%zext_ln403 = zext i8 %zext_ln403_cast" [data/benchmarks/transposed_fft/transposed_fft.c:403]   --->   Operation 2203 'zext' 'zext_ln403' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2204 [1/1] (0.00ns)   --->   "%bitcast_ln403 = bitcast i64 %add49" [data/benchmarks/transposed_fft/transposed_fft.c:403]   --->   Operation 2204 'bitcast' 'bitcast_ln403' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2205 [1/1] (0.00ns)   --->   "%work_x_addr_10 = getelementptr i64 %work_x, i64 0, i64 %zext_ln403" [data/benchmarks/transposed_fft/transposed_fft.c:403]   --->   Operation 2205 'getelementptr' 'work_x_addr_10' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2206 [1/1] (1.20ns)   --->   "%store_ln403 = store i64 %bitcast_ln403, i9 %work_x_addr_10" [data/benchmarks/transposed_fft/transposed_fft.c:403]   --->   Operation 2206 'store' 'store_ln403' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_140 : Operation 2207 [1/1] (0.00ns)   --->   "%bitcast_ln412 = bitcast i64 %add50" [data/benchmarks/transposed_fft/transposed_fft.c:412]   --->   Operation 2207 'bitcast' 'bitcast_ln412' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2208 [1/1] (0.00ns)   --->   "%work_y_addr_10 = getelementptr i64 %work_y, i64 0, i64 %zext_ln403" [data/benchmarks/transposed_fft/transposed_fft.c:412]   --->   Operation 2208 'getelementptr' 'work_y_addr_10' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 2209 [1/1] (1.20ns)   --->   "%store_ln412 = store i64 %bitcast_ln412, i9 %work_y_addr_10" [data/benchmarks/transposed_fft/transposed_fft.c:412]   --->   Operation 2209 'store' 'store_ln412' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 141 <SV = 36> <Delay = 5.53>
ST_141 : Operation 2210 [1/1] (0.00ns)   --->   "%zext_ln376_1 = zext i7 %tid_21" [data/benchmarks/transposed_fft/transposed_fft.c:376]   --->   Operation 2210 'zext' 'zext_ln376_1' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2211 [1/1] (0.00ns)   --->   "%bitcast_ln398_16 = bitcast i64 %sub53" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2211 'bitcast' 'bitcast_ln398_16' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2212 [1/1] (0.28ns)   --->   "%xor_ln398_8 = xor i64 %bitcast_ln398_16, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2212 'xor' 'xor_ln398_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2213 [1/1] (0.00ns)   --->   "%bitcast_ln398_17 = bitcast i64 %xor_ln398_8" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2213 'bitcast' 'bitcast_ln398_17' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2214 [4/4] (4.33ns)   --->   "%sub54 = dsub i64 %mul22, i64 %bitcast_ln398_17" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2214 'dsub' 'sub54' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2215 [1/1] (0.00ns)   --->   "%bitcast_ln398_18 = bitcast i64 %tmp_5" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2215 'bitcast' 'bitcast_ln398_18' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2216 [1/1] (0.28ns)   --->   "%xor_ln398_9 = xor i64 %bitcast_ln398_18, i64 9223372036854775808" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2216 'xor' 'xor_ln398_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2217 [1/1] (0.00ns)   --->   "%bitcast_ln398_19 = bitcast i64 %xor_ln398_9" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2217 'bitcast' 'bitcast_ln398_19' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2218 [4/4] (4.33ns)   --->   "%sub55 = dsub i64 %bitcast_ln398_19, i64 %mul23" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2218 'dsub' 'sub55' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2219 [1/4] (4.33ns)   --->   "%add53 = dadd i64 %c0_x_35, i64 %add51" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2219 'dadd' 'add53' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2220 [1/4] (4.33ns)   --->   "%add54 = dadd i64 %c0_y_35, i64 %add52" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2220 'dadd' 'add54' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2221 [1/4] (4.33ns)   --->   "%sub56 = dsub i64 %c0_x_35, i64 %add51" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2221 'dsub' 'sub56' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2222 [1/4] (4.33ns)   --->   "%sub57 = dsub i64 %c0_y_35, i64 %add52" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2222 'dsub' 'sub57' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2223 [1/1] (0.22ns)   --->   "%xor_ln402 = xor i7 %tid_21, i7 64" [data/benchmarks/transposed_fft/transposed_fft.c:402]   --->   Operation 2223 'xor' 'xor_ln402' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2224 [1/1] (0.00ns)   --->   "%zext_ln402 = zext i7 %xor_ln402" [data/benchmarks/transposed_fft/transposed_fft.c:402]   --->   Operation 2224 'zext' 'zext_ln402' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2225 [1/1] (0.00ns)   --->   "%bitcast_ln402 = bitcast i64 %add53" [data/benchmarks/transposed_fft/transposed_fft.c:402]   --->   Operation 2225 'bitcast' 'bitcast_ln402' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2226 [1/1] (0.00ns)   --->   "%work_x_addr_9 = getelementptr i64 %work_x, i64 0, i64 %zext_ln402" [data/benchmarks/transposed_fft/transposed_fft.c:402]   --->   Operation 2226 'getelementptr' 'work_x_addr_9' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2227 [1/1] (1.20ns)   --->   "%store_ln402 = store i64 %bitcast_ln402, i9 %work_x_addr_9" [data/benchmarks/transposed_fft/transposed_fft.c:402]   --->   Operation 2227 'store' 'store_ln402' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_141 : Operation 2228 [1/1] (0.71ns)   --->   "%add_ln406 = add i9 %zext_ln376_1, i9 320" [data/benchmarks/transposed_fft/transposed_fft.c:406]   --->   Operation 2228 'add' 'add_ln406' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2229 [1/1] (0.00ns)   --->   "%zext_ln406 = zext i9 %add_ln406" [data/benchmarks/transposed_fft/transposed_fft.c:406]   --->   Operation 2229 'zext' 'zext_ln406' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2230 [1/1] (0.00ns)   --->   "%bitcast_ln406 = bitcast i64 %sub56" [data/benchmarks/transposed_fft/transposed_fft.c:406]   --->   Operation 2230 'bitcast' 'bitcast_ln406' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2231 [1/1] (0.00ns)   --->   "%work_x_addr_13 = getelementptr i64 %work_x, i64 0, i64 %zext_ln406" [data/benchmarks/transposed_fft/transposed_fft.c:406]   --->   Operation 2231 'getelementptr' 'work_x_addr_13' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2232 [1/1] (1.20ns)   --->   "%store_ln406 = store i64 %bitcast_ln406, i9 %work_x_addr_13" [data/benchmarks/transposed_fft/transposed_fft.c:406]   --->   Operation 2232 'store' 'store_ln406' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_141 : Operation 2233 [1/1] (0.00ns)   --->   "%bitcast_ln411 = bitcast i64 %add54" [data/benchmarks/transposed_fft/transposed_fft.c:411]   --->   Operation 2233 'bitcast' 'bitcast_ln411' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2234 [1/1] (0.00ns)   --->   "%work_y_addr_9 = getelementptr i64 %work_y, i64 0, i64 %zext_ln402" [data/benchmarks/transposed_fft/transposed_fft.c:411]   --->   Operation 2234 'getelementptr' 'work_y_addr_9' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2235 [1/1] (1.20ns)   --->   "%store_ln411 = store i64 %bitcast_ln411, i9 %work_y_addr_9" [data/benchmarks/transposed_fft/transposed_fft.c:411]   --->   Operation 2235 'store' 'store_ln411' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_141 : Operation 2236 [1/1] (0.00ns)   --->   "%bitcast_ln415 = bitcast i64 %sub57" [data/benchmarks/transposed_fft/transposed_fft.c:415]   --->   Operation 2236 'bitcast' 'bitcast_ln415' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2237 [1/1] (0.00ns)   --->   "%work_y_addr_13 = getelementptr i64 %work_y, i64 0, i64 %zext_ln406" [data/benchmarks/transposed_fft/transposed_fft.c:415]   --->   Operation 2237 'getelementptr' 'work_y_addr_13' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2238 [1/1] (1.20ns)   --->   "%store_ln415 = store i64 %bitcast_ln415, i9 %work_y_addr_13" [data/benchmarks/transposed_fft/transposed_fft.c:415]   --->   Operation 2238 'store' 'store_ln415' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 142 <SV = 37> <Delay = 4.33>
ST_142 : Operation 2239 [3/4] (4.33ns)   --->   "%sub54 = dsub i64 %mul22, i64 %bitcast_ln398_17" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2239 'dsub' 'sub54' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2240 [3/4] (4.33ns)   --->   "%sub55 = dsub i64 %bitcast_ln398_19, i64 %mul23" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2240 'dsub' 'sub55' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2241 [1/1] (0.00ns)   --->   "%sext_ln407 = sext i8 %zext_ln403_cast" [data/benchmarks/transposed_fft/transposed_fft.c:407]   --->   Operation 2241 'sext' 'sext_ln407' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2242 [1/1] (0.00ns)   --->   "%zext_ln407 = zext i9 %sext_ln407" [data/benchmarks/transposed_fft/transposed_fft.c:407]   --->   Operation 2242 'zext' 'zext_ln407' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2243 [1/1] (0.00ns)   --->   "%bitcast_ln407 = bitcast i64 %sub51" [data/benchmarks/transposed_fft/transposed_fft.c:407]   --->   Operation 2243 'bitcast' 'bitcast_ln407' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2244 [1/1] (0.00ns)   --->   "%work_x_addr_14 = getelementptr i64 %work_x, i64 0, i64 %zext_ln407" [data/benchmarks/transposed_fft/transposed_fft.c:407]   --->   Operation 2244 'getelementptr' 'work_x_addr_14' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2245 [1/1] (1.20ns)   --->   "%store_ln407 = store i64 %bitcast_ln407, i9 %work_x_addr_14" [data/benchmarks/transposed_fft/transposed_fft.c:407]   --->   Operation 2245 'store' 'store_ln407' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_142 : Operation 2246 [1/1] (0.00ns)   --->   "%bitcast_ln416 = bitcast i64 %sub52" [data/benchmarks/transposed_fft/transposed_fft.c:416]   --->   Operation 2246 'bitcast' 'bitcast_ln416' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2247 [1/1] (0.00ns)   --->   "%work_y_addr_14 = getelementptr i64 %work_y, i64 0, i64 %zext_ln407" [data/benchmarks/transposed_fft/transposed_fft.c:416]   --->   Operation 2247 'getelementptr' 'work_y_addr_14' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2248 [1/1] (1.20ns)   --->   "%store_ln416 = store i64 %bitcast_ln416, i9 %work_y_addr_14" [data/benchmarks/transposed_fft/transposed_fft.c:416]   --->   Operation 2248 'store' 'store_ln416' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 143 <SV = 38> <Delay = 4.33>
ST_143 : Operation 2249 [2/4] (4.33ns)   --->   "%sub54 = dsub i64 %mul22, i64 %bitcast_ln398_17" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2249 'dsub' 'sub54' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2250 [2/4] (4.33ns)   --->   "%sub55 = dsub i64 %bitcast_ln398_19, i64 %mul23" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2250 'dsub' 'sub55' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 39> <Delay = 4.33>
ST_144 : Operation 2251 [1/4] (4.33ns)   --->   "%sub54 = dsub i64 %mul22, i64 %bitcast_ln398_17" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2251 'dsub' 'sub54' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2252 [1/4] (4.33ns)   --->   "%sub55 = dsub i64 %bitcast_ln398_19, i64 %mul23" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2252 'dsub' 'sub55' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 40> <Delay = 4.33>
ST_145 : Operation 2253 [4/4] (4.33ns)   --->   "%add55 = dadd i64 %c0_x_34, i64 %sub54" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2253 'dadd' 'add55' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2254 [4/4] (4.33ns)   --->   "%add56 = dadd i64 %c0_y_34, i64 %sub55" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2254 'dadd' 'add56' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2255 [4/4] (4.33ns)   --->   "%sub58 = dsub i64 %c0_x_34, i64 %sub54" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2255 'dsub' 'sub58' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2256 [4/4] (4.33ns)   --->   "%sub59 = dsub i64 %c0_y_34, i64 %sub55" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2256 'dsub' 'sub59' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 41> <Delay = 4.33>
ST_146 : Operation 2257 [3/4] (4.33ns)   --->   "%add55 = dadd i64 %c0_x_34, i64 %sub54" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2257 'dadd' 'add55' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2258 [3/4] (4.33ns)   --->   "%add56 = dadd i64 %c0_y_34, i64 %sub55" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2258 'dadd' 'add56' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2259 [3/4] (4.33ns)   --->   "%sub58 = dsub i64 %c0_x_34, i64 %sub54" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2259 'dsub' 'sub58' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2260 [3/4] (4.33ns)   --->   "%sub59 = dsub i64 %c0_y_34, i64 %sub55" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2260 'dsub' 'sub59' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 42> <Delay = 4.33>
ST_147 : Operation 2261 [2/4] (4.33ns)   --->   "%add55 = dadd i64 %c0_x_34, i64 %sub54" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2261 'dadd' 'add55' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2262 [2/4] (4.33ns)   --->   "%add56 = dadd i64 %c0_y_34, i64 %sub55" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2262 'dadd' 'add56' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2263 [2/4] (4.33ns)   --->   "%sub58 = dsub i64 %c0_x_34, i64 %sub54" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2263 'dsub' 'sub58' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2264 [2/4] (4.33ns)   --->   "%sub59 = dsub i64 %c0_y_34, i64 %sub55" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2264 'dsub' 'sub59' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 43> <Delay = 5.53>
ST_148 : Operation 2265 [1/4] (4.33ns)   --->   "%add55 = dadd i64 %c0_x_34, i64 %sub54" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2265 'dadd' 'add55' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2266 [1/4] (4.33ns)   --->   "%add56 = dadd i64 %c0_y_34, i64 %sub55" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2266 'dadd' 'add56' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2267 [1/4] (4.33ns)   --->   "%sub58 = dsub i64 %c0_x_34, i64 %sub54" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2267 'dsub' 'sub58' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2268 [1/4] (4.33ns)   --->   "%sub59 = dsub i64 %c0_y_34, i64 %sub55" [data/benchmarks/transposed_fft/transposed_fft.c:398]   --->   Operation 2268 'dsub' 'sub59' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2269 [1/1] (0.00ns)   --->   "%sext_ln404 = sext i7 %xor_ln402" [data/benchmarks/transposed_fft/transposed_fft.c:404]   --->   Operation 2269 'sext' 'sext_ln404' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2270 [1/1] (0.00ns)   --->   "%zext_ln404 = zext i8 %sext_ln404" [data/benchmarks/transposed_fft/transposed_fft.c:404]   --->   Operation 2270 'zext' 'zext_ln404' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2271 [1/1] (0.00ns)   --->   "%bitcast_ln404 = bitcast i64 %add55" [data/benchmarks/transposed_fft/transposed_fft.c:404]   --->   Operation 2271 'bitcast' 'bitcast_ln404' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2272 [1/1] (0.00ns)   --->   "%work_x_addr_11 = getelementptr i64 %work_x, i64 0, i64 %zext_ln404" [data/benchmarks/transposed_fft/transposed_fft.c:404]   --->   Operation 2272 'getelementptr' 'work_x_addr_11' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2273 [1/1] (1.20ns)   --->   "%store_ln404 = store i64 %bitcast_ln404, i9 %work_x_addr_11" [data/benchmarks/transposed_fft/transposed_fft.c:404]   --->   Operation 2273 'store' 'store_ln404' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_148 : Operation 2274 [1/1] (0.00ns)   --->   "%bitcast_ln413 = bitcast i64 %add56" [data/benchmarks/transposed_fft/transposed_fft.c:413]   --->   Operation 2274 'bitcast' 'bitcast_ln413' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2275 [1/1] (0.00ns)   --->   "%work_y_addr_11 = getelementptr i64 %work_y, i64 0, i64 %zext_ln404" [data/benchmarks/transposed_fft/transposed_fft.c:413]   --->   Operation 2275 'getelementptr' 'work_y_addr_11' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2276 [1/1] (1.20ns)   --->   "%store_ln413 = store i64 %bitcast_ln413, i9 %work_y_addr_11" [data/benchmarks/transposed_fft/transposed_fft.c:413]   --->   Operation 2276 'store' 'store_ln413' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 149 <SV = 44> <Delay = 1.20>
ST_149 : Operation 2277 [1/1] (0.00ns)   --->   "%speclooptripcount_ln377 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/transposed_fft/transposed_fft.c:377]   --->   Operation 2277 'speclooptripcount' 'speclooptripcount_ln377' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2278 [1/1] (0.00ns)   --->   "%specloopname_ln418 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [data/benchmarks/transposed_fft/transposed_fft.c:418]   --->   Operation 2278 'specloopname' 'specloopname_ln418' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2279 [1/1] (0.00ns)   --->   "%sext_ln408 = sext i7 %xor_ln402" [data/benchmarks/transposed_fft/transposed_fft.c:408]   --->   Operation 2279 'sext' 'sext_ln408' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2280 [1/1] (0.00ns)   --->   "%zext_ln408 = zext i9 %sext_ln408" [data/benchmarks/transposed_fft/transposed_fft.c:408]   --->   Operation 2280 'zext' 'zext_ln408' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2281 [1/1] (0.00ns)   --->   "%bitcast_ln408 = bitcast i64 %sub58" [data/benchmarks/transposed_fft/transposed_fft.c:408]   --->   Operation 2281 'bitcast' 'bitcast_ln408' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2282 [1/1] (0.00ns)   --->   "%work_x_addr_15 = getelementptr i64 %work_x, i64 0, i64 %zext_ln408" [data/benchmarks/transposed_fft/transposed_fft.c:408]   --->   Operation 2282 'getelementptr' 'work_x_addr_15' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2283 [1/1] (1.20ns)   --->   "%store_ln408 = store i64 %bitcast_ln408, i9 %work_x_addr_15" [data/benchmarks/transposed_fft/transposed_fft.c:408]   --->   Operation 2283 'store' 'store_ln408' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_149 : Operation 2284 [1/1] (0.00ns)   --->   "%bitcast_ln417 = bitcast i64 %sub59" [data/benchmarks/transposed_fft/transposed_fft.c:417]   --->   Operation 2284 'bitcast' 'bitcast_ln417' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2285 [1/1] (0.00ns)   --->   "%work_y_addr_15 = getelementptr i64 %work_y, i64 0, i64 %zext_ln408" [data/benchmarks/transposed_fft/transposed_fft.c:417]   --->   Operation 2285 'getelementptr' 'work_y_addr_15' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2286 [1/1] (1.20ns)   --->   "%store_ln417 = store i64 %bitcast_ln417, i9 %work_y_addr_15" [data/benchmarks/transposed_fft/transposed_fft.c:417]   --->   Operation 2286 'store' 'store_ln417' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_149 : Operation 2287 [1/1] (0.00ns)   --->   "%br_ln376 = br void %for.inc1935" [data/benchmarks/transposed_fft/transposed_fft.c:376]   --->   Operation 2287 'br' 'br_ln376' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 7 bit ('tid', data/benchmarks/transposed_fft/transposed_fft.c:115) [10]  (0.000 ns)
	'store' operation 0 bit ('store_ln115', data/benchmarks/transposed_fft/transposed_fft.c:115) of constant 0 on local variable 'tid', data/benchmarks/transposed_fft/transposed_fft.c:115 [38]  (0.387 ns)

 <State 2>: 1.428ns
The critical path consists of the following:
	'load' operation 7 bit ('tid', data/benchmarks/transposed_fft/transposed_fft.c:153) on local variable 'tid', data/benchmarks/transposed_fft/transposed_fft.c:115 [41]  (0.000 ns)
	'xor' operation 7 bit ('xor_ln132', data/benchmarks/transposed_fft/transposed_fft.c:132) [53]  (0.228 ns)
	'getelementptr' operation 9 bit ('work_x_addr_1', data/benchmarks/transposed_fft/transposed_fft.c:132) [55]  (0.000 ns)
	'load' operation 64 bit ('work_x_load_1', data/benchmarks/transposed_fft/transposed_fft.c:132) on array 'work_x' [56]  (1.200 ns)

 <State 3>: 1.915ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln136', data/benchmarks/transposed_fft/transposed_fft.c:136) [73]  (0.715 ns)
	'getelementptr' operation 9 bit ('work_x_addr_5', data/benchmarks/transposed_fft/transposed_fft.c:136) [75]  (0.000 ns)
	'load' operation 64 bit ('work_x_load_5', data/benchmarks/transposed_fft/transposed_fft.c:136) on array 'work_x' [76]  (1.200 ns)

 <State 4>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('work_x_load_5', data/benchmarks/transposed_fft/transposed_fft.c:136) on array 'work_x' [76]  (1.200 ns)
	'dadd' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:150) [116]  (4.334 ns)

 <State 5>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('work_x_load_2', data/benchmarks/transposed_fft/transposed_fft.c:133) on array 'work_x' [61]  (1.200 ns)
	'dadd' operation 64 bit ('add4', data/benchmarks/transposed_fft/transposed_fft.c:150) [120]  (4.334 ns)

 <State 6>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('work_x_load', data/benchmarks/transposed_fft/transposed_fft.c:131) on array 'work_x' [51]  (1.200 ns)
	'dadd' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:150) [112]  (4.334 ns)

 <State 7>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:150) [112]  (4.334 ns)

 <State 8>: 4.623ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln150', data/benchmarks/transposed_fft/transposed_fft.c:150) [129]  (0.289 ns)
	'dsub' operation 64 bit ('sub8', data/benchmarks/transposed_fft/transposed_fft.c:150) [131]  (4.334 ns)

 <State 9>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul7', data/benchmarks/transposed_fft/transposed_fft.c:150) [138]  (4.503 ns)

 <State 10>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul7', data/benchmarks/transposed_fft/transposed_fft.c:150) [138]  (4.503 ns)

 <State 11>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul7', data/benchmarks/transposed_fft/transposed_fft.c:150) [138]  (4.503 ns)

 <State 12>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:150) [132]  (4.503 ns)

 <State 13>: 4.623ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln150_2', data/benchmarks/transposed_fft/transposed_fft.c:150) [140]  (0.289 ns)
	'dsub' operation 64 bit ('sub9', data/benchmarks/transposed_fft/transposed_fft.c:150) [142]  (4.334 ns)

 <State 14>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:150) [132]  (4.503 ns)

 <State 15>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:150) [132]  (4.503 ns)

 <State 16>: 4.623ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln150_6', data/benchmarks/transposed_fft/transposed_fft.c:150) [168]  (0.289 ns)
	'dsub' operation 64 bit ('sub4', data/benchmarks/transposed_fft/transposed_fft.c:150) [170]  (4.334 ns)

 <State 17>: 5.048ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', data/benchmarks/transposed_fft/transposed_fft.c:150) [176]  (4.334 ns)
	'store' operation 0 bit ('store_ln150', data/benchmarks/transposed_fft/transposed_fft.c:150) of variable 'add', data/benchmarks/transposed_fft/transposed_fft.c:150 on array 'data_x', data/benchmarks/transposed_fft/transposed_fft.c:120 [177]  (0.714 ns)

 <State 18>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub4', data/benchmarks/transposed_fft/transposed_fft.c:150) [170]  (4.334 ns)

 <State 19>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub4', data/benchmarks/transposed_fft/transposed_fft.c:150) [170]  (4.334 ns)

 <State 20>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul3', data/benchmarks/transposed_fft/transposed_fft.c:150) [200]  (4.503 ns)

 <State 21>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul3', data/benchmarks/transposed_fft/transposed_fft.c:150) [200]  (4.503 ns)

 <State 22>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul3', data/benchmarks/transposed_fft/transposed_fft.c:150) [200]  (4.503 ns)

 <State 23>: 5.048ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add11', data/benchmarks/transposed_fft/transposed_fft.c:150) [184]  (4.334 ns)
	'store' operation 0 bit ('store_ln150', data/benchmarks/transposed_fft/transposed_fft.c:150) of variable 'add11', data/benchmarks/transposed_fft/transposed_fft.c:150 on array 'data_x', data/benchmarks/transposed_fft/transposed_fft.c:120 [185]  (0.714 ns)

 <State 24>: 5.048ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add15', data/benchmarks/transposed_fft/transposed_fft.c:150) [210]  (4.334 ns)
	'store' operation 0 bit ('store_ln150', data/benchmarks/transposed_fft/transposed_fft.c:150) of variable 'add15', data/benchmarks/transposed_fft/transposed_fft.c:150 on array 'data_x', data/benchmarks/transposed_fft/transposed_fft.c:120 [211]  (0.714 ns)

 <State 25>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub15', data/benchmarks/transposed_fft/transposed_fft.c:150) [204]  (4.334 ns)

 <State 26>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub15', data/benchmarks/transposed_fft/transposed_fft.c:150) [204]  (4.334 ns)

 <State 27>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub15', data/benchmarks/transposed_fft/transposed_fft.c:150) [204]  (4.334 ns)

 <State 28>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17', data/benchmarks/transposed_fft/transposed_fft.c:150) [218]  (4.334 ns)

 <State 29>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17', data/benchmarks/transposed_fft/transposed_fft.c:150) [218]  (4.334 ns)

 <State 30>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17', data/benchmarks/transposed_fft/transposed_fft.c:150) [218]  (4.334 ns)

 <State 31>: 5.048ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17', data/benchmarks/transposed_fft/transposed_fft.c:150) [218]  (4.334 ns)
	'store' operation 0 bit ('store_ln150', data/benchmarks/transposed_fft/transposed_fft.c:150) of variable 'add17', data/benchmarks/transposed_fft/transposed_fft.c:150 on array 'data_x', data/benchmarks/transposed_fft/transposed_fft.c:120 [219]  (0.714 ns)

 <State 32>: 4.651ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln153', data/benchmarks/transposed_fft/transposed_fft.c:153) to 'twiddles8' [227]  (4.651 ns)

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load', data/benchmarks/transposed_fft/transposed_fft.c:156) on array 'data_x', data/benchmarks/transposed_fft/transposed_fft.c:120 [228]  (0.714 ns)

 <State 35>: 1.914ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load', data/benchmarks/transposed_fft/transposed_fft.c:156) on array 'data_x', data/benchmarks/transposed_fft/transposed_fft.c:120 [228]  (0.714 ns)
	'store' operation 0 bit ('store_ln156', data/benchmarks/transposed_fft/transposed_fft.c:156) of variable 'data_x_load', data/benchmarks/transposed_fft/transposed_fft.c:156 on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [232]  (1.200 ns)

 <State 36>: 1.914ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load_2', data/benchmarks/transposed_fft/transposed_fft.c:158) on array 'data_x', data/benchmarks/transposed_fft/transposed_fft.c:120 [238]  (0.714 ns)
	'store' operation 0 bit ('store_ln158', data/benchmarks/transposed_fft/transposed_fft.c:158) of variable 'data_x_load_2', data/benchmarks/transposed_fft/transposed_fft.c:158 on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [242]  (1.200 ns)

 <State 37>: 1.914ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load_4', data/benchmarks/transposed_fft/transposed_fft.c:160) on array 'data_x', data/benchmarks/transposed_fft/transposed_fft.c:120 [248]  (0.714 ns)
	'store' operation 0 bit ('store_ln160', data/benchmarks/transposed_fft/transposed_fft.c:160) of variable 'data_x_load_4', data/benchmarks/transposed_fft/transposed_fft.c:160 on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [252]  (1.200 ns)

 <State 38>: 1.914ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load_6', data/benchmarks/transposed_fft/transposed_fft.c:162) on array 'data_x', data/benchmarks/transposed_fft/transposed_fft.c:120 [258]  (0.714 ns)
	'store' operation 0 bit ('store_ln162', data/benchmarks/transposed_fft/transposed_fft.c:162) of variable 'data_x_load_6', data/benchmarks/transposed_fft/transposed_fft.c:162 on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [262]  (1.200 ns)

 <State 39>: 1.200ns
The critical path consists of the following:
	'load' operation 7 bit ('tid', data/benchmarks/transposed_fft/transposed_fft.c:178) on local variable 'tid', data/benchmarks/transposed_fft/transposed_fft.c:115 [299]  (0.000 ns)
	'getelementptr' operation 9 bit ('DATA_x_addr_8', data/benchmarks/transposed_fft/transposed_fft.c:181) [312]  (0.000 ns)
	'load' operation 64 bit ('DATA_x_load', data/benchmarks/transposed_fft/transposed_fft.c:181) on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [313]  (1.200 ns)

 <State 40>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_x_load', data/benchmarks/transposed_fft/transposed_fft.c:181) on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [313]  (1.200 ns)
	'store' operation 0 bit ('store_ln181', data/benchmarks/transposed_fft/transposed_fft.c:181) of variable 'DATA_x_load', data/benchmarks/transposed_fft/transposed_fft.c:181 on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [316]  (1.200 ns)

 <State 41>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_x_load_2', data/benchmarks/transposed_fft/transposed_fft.c:183) on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [328]  (1.200 ns)
	'store' operation 0 bit ('store_ln183', data/benchmarks/transposed_fft/transposed_fft.c:183) of variable 'DATA_x_load_2', data/benchmarks/transposed_fft/transposed_fft.c:183 on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [332]  (1.200 ns)

 <State 42>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_x_load_4', data/benchmarks/transposed_fft/transposed_fft.c:185) on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [344]  (1.200 ns)
	'store' operation 0 bit ('store_ln185', data/benchmarks/transposed_fft/transposed_fft.c:185) of variable 'DATA_x_load_4', data/benchmarks/transposed_fft/transposed_fft.c:185 on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [348]  (1.200 ns)

 <State 43>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_x_load_6', data/benchmarks/transposed_fft/transposed_fft.c:187) on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [361]  (1.200 ns)
	'store' operation 0 bit ('store_ln187', data/benchmarks/transposed_fft/transposed_fft.c:187) of variable 'DATA_x_load_6', data/benchmarks/transposed_fft/transposed_fft.c:187 on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [365]  (1.200 ns)

 <State 44>: 2.640ns
The critical path consists of the following:
	'load' operation 7 bit ('tid', data/benchmarks/transposed_fft/transposed_fft.c:197) on local variable 'tid', data/benchmarks/transposed_fft/transposed_fft.c:115 [381]  (0.000 ns)
	'add' operation 10 bit ('offset', data/benchmarks/transposed_fft/transposed_fft.c:195) [393]  (0.715 ns)
	'add' operation 10 bit ('add_ln198', data/benchmarks/transposed_fft/transposed_fft.c:198) [402]  (0.725 ns)
	'getelementptr' operation 10 bit ('smem_addr_9', data/benchmarks/transposed_fft/transposed_fft.c:198) [404]  (0.000 ns)
	'load' operation 64 bit ('smem_load_1', data/benchmarks/transposed_fft/transposed_fft.c:198) on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [405]  (1.200 ns)

 <State 45>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load', data/benchmarks/transposed_fft/transposed_fft.c:197) on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [396]  (1.200 ns)
	'store' operation 0 bit ('store_ln197', data/benchmarks/transposed_fft/transposed_fft.c:197) of variable 'smem_load', data/benchmarks/transposed_fft/transposed_fft.c:197 on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [401]  (1.200 ns)

 <State 46>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_2', data/benchmarks/transposed_fft/transposed_fft.c:199) on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [413]  (1.200 ns)
	'store' operation 0 bit ('store_ln199', data/benchmarks/transposed_fft/transposed_fft.c:199) of variable 'smem_load_2', data/benchmarks/transposed_fft/transposed_fft.c:199 on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [417]  (1.200 ns)

 <State 47>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_4', data/benchmarks/transposed_fft/transposed_fft.c:201) on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [429]  (1.200 ns)
	'store' operation 0 bit ('store_ln201', data/benchmarks/transposed_fft/transposed_fft.c:201) of variable 'smem_load_4', data/benchmarks/transposed_fft/transposed_fft.c:201 on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [433]  (1.200 ns)

 <State 48>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_6', data/benchmarks/transposed_fft/transposed_fft.c:203) on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [445]  (1.200 ns)
	'store' operation 0 bit ('store_ln203', data/benchmarks/transposed_fft/transposed_fft.c:203) of variable 'smem_load_6', data/benchmarks/transposed_fft/transposed_fft.c:203 on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [449]  (1.200 ns)

 <State 49>: 1.200ns
The critical path consists of the following:
	'load' operation 7 bit ('tid', data/benchmarks/transposed_fft/transposed_fft.c:210) on local variable 'tid', data/benchmarks/transposed_fft/transposed_fft.c:115 [465]  (0.000 ns)
	'getelementptr' operation 9 bit ('DATA_y_addr_8', data/benchmarks/transposed_fft/transposed_fft.c:214) [478]  (0.000 ns)
	'load' operation 64 bit ('DATA_y_load', data/benchmarks/transposed_fft/transposed_fft.c:214) on array 'DATA_y', data/benchmarks/transposed_fft/transposed_fft.c:118 [479]  (1.200 ns)

 <State 50>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_y_load', data/benchmarks/transposed_fft/transposed_fft.c:214) on array 'DATA_y', data/benchmarks/transposed_fft/transposed_fft.c:118 [479]  (1.200 ns)
	'store' operation 0 bit ('store_ln214', data/benchmarks/transposed_fft/transposed_fft.c:214) of variable 'DATA_y_load', data/benchmarks/transposed_fft/transposed_fft.c:214 on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [482]  (1.200 ns)

 <State 51>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_y_load_2', data/benchmarks/transposed_fft/transposed_fft.c:216) on array 'DATA_y', data/benchmarks/transposed_fft/transposed_fft.c:118 [494]  (1.200 ns)
	'store' operation 0 bit ('store_ln216', data/benchmarks/transposed_fft/transposed_fft.c:216) of variable 'DATA_y_load_2', data/benchmarks/transposed_fft/transposed_fft.c:216 on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [498]  (1.200 ns)

 <State 52>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_y_load_4', data/benchmarks/transposed_fft/transposed_fft.c:218) on array 'DATA_y', data/benchmarks/transposed_fft/transposed_fft.c:118 [510]  (1.200 ns)
	'store' operation 0 bit ('store_ln218', data/benchmarks/transposed_fft/transposed_fft.c:218) of variable 'DATA_y_load_4', data/benchmarks/transposed_fft/transposed_fft.c:218 on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [514]  (1.200 ns)

 <State 53>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_y_load_6', data/benchmarks/transposed_fft/transposed_fft.c:220) on array 'DATA_y', data/benchmarks/transposed_fft/transposed_fft.c:118 [527]  (1.200 ns)
	'store' operation 0 bit ('store_ln220', data/benchmarks/transposed_fft/transposed_fft.c:220) of variable 'DATA_y_load_6', data/benchmarks/transposed_fft/transposed_fft.c:220 on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [531]  (1.200 ns)

 <State 54>: 2.640ns
The critical path consists of the following:
	'load' operation 7 bit ('tid', data/benchmarks/transposed_fft/transposed_fft.c:235) on local variable 'tid', data/benchmarks/transposed_fft/transposed_fft.c:115 [547]  (0.000 ns)
	'add' operation 10 bit ('offset', data/benchmarks/transposed_fft/transposed_fft.c:238) [584]  (0.715 ns)
	'add' operation 10 bit ('add_ln105', data/benchmarks/transposed_fft/transposed_fft.c:105->data/benchmarks/transposed_fft/transposed_fft.c:238) [588]  (0.725 ns)
	'getelementptr' operation 10 bit ('smem_addr_25', data/benchmarks/transposed_fft/transposed_fft.c:105->data/benchmarks/transposed_fft/transposed_fft.c:238) [590]  (0.000 ns)
	'load' operation 64 bit ('smem_load_9', data/benchmarks/transposed_fft/transposed_fft.c:105->data/benchmarks/transposed_fft/transposed_fft.c:238) on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [591]  (1.200 ns)

 <State 55>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_8', data/benchmarks/transposed_fft/transposed_fft.c:104->data/benchmarks/transposed_fft/transposed_fft.c:238) on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [587]  (1.200 ns)
	'store' operation 0 bit ('store_ln240', data/benchmarks/transposed_fft/transposed_fft.c:240) of variable 'smem_load_8', data/benchmarks/transposed_fft/transposed_fft.c:104->data/benchmarks/transposed_fft/transposed_fft.c:238 on array 'DATA_y', data/benchmarks/transposed_fft/transposed_fft.c:118 [616]  (1.200 ns)

 <State 56>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_10', data/benchmarks/transposed_fft/transposed_fft.c:106->data/benchmarks/transposed_fft/transposed_fft.c:238) on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [595]  (1.200 ns)
	'store' operation 0 bit ('store_ln242', data/benchmarks/transposed_fft/transposed_fft.c:242) of variable 'smem_load_10', data/benchmarks/transposed_fft/transposed_fft.c:106->data/benchmarks/transposed_fft/transposed_fft.c:238 on array 'DATA_y', data/benchmarks/transposed_fft/transposed_fft.c:118 [618]  (1.200 ns)

 <State 57>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_12', data/benchmarks/transposed_fft/transposed_fft.c:108->data/benchmarks/transposed_fft/transposed_fft.c:238) on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [603]  (1.200 ns)
	'store' operation 0 bit ('store_ln244', data/benchmarks/transposed_fft/transposed_fft.c:244) of variable 'smem_load_12', data/benchmarks/transposed_fft/transposed_fft.c:108->data/benchmarks/transposed_fft/transposed_fft.c:238 on array 'DATA_y', data/benchmarks/transposed_fft/transposed_fft.c:118 [620]  (1.200 ns)

 <State 58>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_14', data/benchmarks/transposed_fft/transposed_fft.c:110->data/benchmarks/transposed_fft/transposed_fft.c:238) on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [611]  (1.200 ns)
	'store' operation 0 bit ('store_ln246', data/benchmarks/transposed_fft/transposed_fft.c:246) of variable 'smem_load_14', data/benchmarks/transposed_fft/transposed_fft.c:110->data/benchmarks/transposed_fft/transposed_fft.c:238 on array 'DATA_y', data/benchmarks/transposed_fft/transposed_fft.c:118 [622]  (1.200 ns)

 <State 59>: 1.200ns
The critical path consists of the following:
	'load' operation 7 bit ('tid', data/benchmarks/transposed_fft/transposed_fft.c:252) on local variable 'tid', data/benchmarks/transposed_fft/transposed_fft.c:115 [631]  (0.000 ns)
	'or' operation 9 bit ('or_ln253', data/benchmarks/transposed_fft/transposed_fft.c:253) [643]  (0.000 ns)
	'getelementptr' operation 9 bit ('DATA_x_addr_25', data/benchmarks/transposed_fft/transposed_fft.c:253) [645]  (0.000 ns)
	'load' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:253) on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [646]  (1.200 ns)

 <State 60>: 1.200ns
The critical path consists of the following:
	'load' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:253) on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [646]  (1.200 ns)

 <State 61>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_x_load_13', data/benchmarks/transposed_fft/transposed_fft.c:257) on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [662]  (1.200 ns)
	'dadd' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:271) [691]  (4.334 ns)

 <State 62>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:271) [691]  (4.334 ns)

 <State 63>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:271) [691]  (4.334 ns)

 <State 64>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:271) [691]  (4.334 ns)

 <State 65>: 4.623ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln271', data/benchmarks/transposed_fft/transposed_fft.c:271) [704]  (0.289 ns)
	'dsub' operation 64 bit ('sub23', data/benchmarks/transposed_fft/transposed_fft.c:271) [706]  (4.334 ns)

 <State 66>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub23', data/benchmarks/transposed_fft/transposed_fft.c:271) [706]  (4.334 ns)

 <State 67>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:254) on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [650]  (1.200 ns)
	'dadd' operation 64 bit ('add19', data/benchmarks/transposed_fft/transposed_fft.c:271) [695]  (4.334 ns)

 <State 68>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:252) on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [642]  (1.200 ns)
	'dadd' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:271) [687]  (4.334 ns)

 <State 69>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:271) [707]  (4.503 ns)

 <State 70>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:271) [707]  (4.503 ns)

 <State 71>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:271) [707]  (4.503 ns)

 <State 72>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:271) [707]  (4.503 ns)

 <State 73>: 4.623ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln271_6', data/benchmarks/transposed_fft/transposed_fft.c:271) [743]  (0.289 ns)
	'dsub' operation 64 bit ('sub27', data/benchmarks/transposed_fft/transposed_fft.c:271) [745]  (4.334 ns)

 <State 74>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8', data/benchmarks/transposed_fft/transposed_fft.c:271) [713]  (4.503 ns)

 <State 75>: 4.623ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln271_2', data/benchmarks/transposed_fft/transposed_fft.c:271) [715]  (0.289 ns)
	'dsub' operation 64 bit ('sub24', data/benchmarks/transposed_fft/transposed_fft.c:271) [717]  (4.334 ns)

 <State 76>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub24', data/benchmarks/transposed_fft/transposed_fft.c:271) [717]  (4.334 ns)

 <State 77>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul14', data/benchmarks/transposed_fft/transposed_fft.c:271) [775]  (4.503 ns)

 <State 78>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul14', data/benchmarks/transposed_fft/transposed_fft.c:271) [775]  (4.503 ns)

 <State 79>: 5.048ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28', data/benchmarks/transposed_fft/transposed_fft.c:271) [751]  (4.334 ns)
	'store' operation 0 bit ('store_ln271', data/benchmarks/transposed_fft/transposed_fft.c:271) of variable 'add28', data/benchmarks/transposed_fft/transposed_fft.c:271 on array 'data_x', data/benchmarks/transposed_fft/transposed_fft.c:120 [752]  (0.714 ns)

 <State 80>: 5.048ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add30', data/benchmarks/transposed_fft/transposed_fft.c:271) [759]  (4.334 ns)
	'store' operation 0 bit ('store_ln271', data/benchmarks/transposed_fft/transposed_fft.c:271) of variable 'add30', data/benchmarks/transposed_fft/transposed_fft.c:271 on array 'data_x', data/benchmarks/transposed_fft/transposed_fft.c:120 [760]  (0.714 ns)

 <State 81>: 4.623ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln271_8', data/benchmarks/transposed_fft/transposed_fft.c:271) [777]  (0.289 ns)
	'dsub' operation 64 bit ('sub34', data/benchmarks/transposed_fft/transposed_fft.c:271) [779]  (4.334 ns)

 <State 82>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:271) [767]  (4.334 ns)

 <State 83>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub34', data/benchmarks/transposed_fft/transposed_fft.c:271) [779]  (4.334 ns)

 <State 84>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub34', data/benchmarks/transposed_fft/transposed_fft.c:271) [779]  (4.334 ns)

 <State 85>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add34', data/benchmarks/transposed_fft/transposed_fft.c:271) [785]  (4.334 ns)

 <State 86>: 5.048ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add34', data/benchmarks/transposed_fft/transposed_fft.c:271) [785]  (4.334 ns)
	'store' operation 0 bit ('store_ln271', data/benchmarks/transposed_fft/transposed_fft.c:271) of variable 'add34', data/benchmarks/transposed_fft/transposed_fft.c:271 on array 'data_x', data/benchmarks/transposed_fft/transposed_fft.c:120 [786]  (0.714 ns)

 <State 87>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add36', data/benchmarks/transposed_fft/transposed_fft.c:271) [793]  (4.334 ns)

 <State 88>: 5.048ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add36', data/benchmarks/transposed_fft/transposed_fft.c:271) [793]  (4.334 ns)
	'store' operation 0 bit ('store_ln271', data/benchmarks/transposed_fft/transposed_fft.c:271) of variable 'add36', data/benchmarks/transposed_fft/transposed_fft.c:271 on array 'data_x', data/benchmarks/transposed_fft/transposed_fft.c:120 [794]  (0.714 ns)

 <State 89>: 4.651ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln277', data/benchmarks/transposed_fft/transposed_fft.c:277) to 'twiddles8' [803]  (4.651 ns)

 <State 90>: 0.000ns
The critical path consists of the following:

 <State 91>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load_8', data/benchmarks/transposed_fft/transposed_fft.c:280) on array 'data_x', data/benchmarks/transposed_fft/transposed_fft.c:120 [804]  (0.714 ns)

 <State 92>: 1.914ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load_8', data/benchmarks/transposed_fft/transposed_fft.c:280) on array 'data_x', data/benchmarks/transposed_fft/transposed_fft.c:120 [804]  (0.714 ns)
	'store' operation 0 bit ('store_ln280', data/benchmarks/transposed_fft/transposed_fft.c:280) of variable 'data_x_load_8', data/benchmarks/transposed_fft/transposed_fft.c:280 on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [805]  (1.200 ns)

 <State 93>: 1.914ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load_10', data/benchmarks/transposed_fft/transposed_fft.c:282) on array 'data_x', data/benchmarks/transposed_fft/transposed_fft.c:120 [808]  (0.714 ns)
	'store' operation 0 bit ('store_ln282', data/benchmarks/transposed_fft/transposed_fft.c:282) of variable 'data_x_load_10', data/benchmarks/transposed_fft/transposed_fft.c:282 on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [809]  (1.200 ns)

 <State 94>: 1.914ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load_12', data/benchmarks/transposed_fft/transposed_fft.c:284) on array 'data_x', data/benchmarks/transposed_fft/transposed_fft.c:120 [812]  (0.714 ns)
	'store' operation 0 bit ('store_ln284', data/benchmarks/transposed_fft/transposed_fft.c:284) of variable 'data_x_load_12', data/benchmarks/transposed_fft/transposed_fft.c:284 on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [813]  (1.200 ns)

 <State 95>: 1.914ns
The critical path consists of the following:
	'load' operation 64 bit ('data_x_load_14', data/benchmarks/transposed_fft/transposed_fft.c:286) on array 'data_x', data/benchmarks/transposed_fft/transposed_fft.c:120 [816]  (0.714 ns)
	'store' operation 0 bit ('store_ln286', data/benchmarks/transposed_fft/transposed_fft.c:286) of variable 'data_x_load_14', data/benchmarks/transposed_fft/transposed_fft.c:286 on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [817]  (1.200 ns)

 <State 96>: 1.200ns
The critical path consists of the following:
	'load' operation 7 bit ('tid', data/benchmarks/transposed_fft/transposed_fft.c:303) on local variable 'tid', data/benchmarks/transposed_fft/transposed_fft.c:115 [843]  (0.000 ns)
	'getelementptr' operation 9 bit ('DATA_x_addr_32', data/benchmarks/transposed_fft/transposed_fft.c:306) [856]  (0.000 ns)
	'load' operation 64 bit ('DATA_x_load_16', data/benchmarks/transposed_fft/transposed_fft.c:306) on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [857]  (1.200 ns)

 <State 97>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_x_load_16', data/benchmarks/transposed_fft/transposed_fft.c:306) on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [857]  (1.200 ns)
	'store' operation 0 bit ('store_ln306', data/benchmarks/transposed_fft/transposed_fft.c:306) of variable 'DATA_x_load_16', data/benchmarks/transposed_fft/transposed_fft.c:306 on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [860]  (1.200 ns)

 <State 98>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_x_load_18', data/benchmarks/transposed_fft/transposed_fft.c:308) on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [872]  (1.200 ns)
	'store' operation 0 bit ('store_ln308', data/benchmarks/transposed_fft/transposed_fft.c:308) of variable 'DATA_x_load_18', data/benchmarks/transposed_fft/transposed_fft.c:308 on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [876]  (1.200 ns)

 <State 99>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_x_load_20', data/benchmarks/transposed_fft/transposed_fft.c:310) on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [888]  (1.200 ns)
	'store' operation 0 bit ('store_ln310', data/benchmarks/transposed_fft/transposed_fft.c:310) of variable 'DATA_x_load_20', data/benchmarks/transposed_fft/transposed_fft.c:310 on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [892]  (1.200 ns)

 <State 100>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_x_load_22', data/benchmarks/transposed_fft/transposed_fft.c:312) on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [905]  (1.200 ns)
	'store' operation 0 bit ('store_ln312', data/benchmarks/transposed_fft/transposed_fft.c:312) of variable 'DATA_x_load_22', data/benchmarks/transposed_fft/transposed_fft.c:312 on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [909]  (1.200 ns)

 <State 101>: 1.915ns
The critical path consists of the following:
	'load' operation 7 bit ('tid', data/benchmarks/transposed_fft/transposed_fft.c:321) on local variable 'tid', data/benchmarks/transposed_fft/transposed_fft.c:115 [925]  (0.000 ns)
	'add' operation 10 bit ('add_ln324', data/benchmarks/transposed_fft/transposed_fft.c:324) [943]  (0.715 ns)
	'getelementptr' operation 10 bit ('smem_addr_41', data/benchmarks/transposed_fft/transposed_fft.c:324) [945]  (0.000 ns)
	'load' operation 64 bit ('smem_load_17', data/benchmarks/transposed_fft/transposed_fft.c:324) on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [946]  (1.200 ns)

 <State 102>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_16', data/benchmarks/transposed_fft/transposed_fft.c:323) on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [938]  (1.200 ns)
	'store' operation 0 bit ('store_ln323', data/benchmarks/transposed_fft/transposed_fft.c:323) of variable 'smem_load_16', data/benchmarks/transposed_fft/transposed_fft.c:323 on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [942]  (1.200 ns)

 <State 103>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_18', data/benchmarks/transposed_fft/transposed_fft.c:325) on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [954]  (1.200 ns)
	'store' operation 0 bit ('store_ln325', data/benchmarks/transposed_fft/transposed_fft.c:325) of variable 'smem_load_18', data/benchmarks/transposed_fft/transposed_fft.c:325 on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [958]  (1.200 ns)

 <State 104>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_20', data/benchmarks/transposed_fft/transposed_fft.c:327) on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [970]  (1.200 ns)
	'store' operation 0 bit ('store_ln327', data/benchmarks/transposed_fft/transposed_fft.c:327) of variable 'smem_load_20', data/benchmarks/transposed_fft/transposed_fft.c:327 on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [974]  (1.200 ns)

 <State 105>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_22', data/benchmarks/transposed_fft/transposed_fft.c:329) on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [986]  (1.200 ns)
	'store' operation 0 bit ('store_ln329', data/benchmarks/transposed_fft/transposed_fft.c:329) of variable 'smem_load_22', data/benchmarks/transposed_fft/transposed_fft.c:329 on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [990]  (1.200 ns)

 <State 106>: 1.200ns
The critical path consists of the following:
	'load' operation 7 bit ('tid', data/benchmarks/transposed_fft/transposed_fft.c:336) on local variable 'tid', data/benchmarks/transposed_fft/transposed_fft.c:115 [1006]  (0.000 ns)
	'getelementptr' operation 9 bit ('DATA_y_addr_32', data/benchmarks/transposed_fft/transposed_fft.c:340) [1019]  (0.000 ns)
	'load' operation 64 bit ('DATA_y_load_16', data/benchmarks/transposed_fft/transposed_fft.c:340) on array 'DATA_y', data/benchmarks/transposed_fft/transposed_fft.c:118 [1020]  (1.200 ns)

 <State 107>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_y_load_16', data/benchmarks/transposed_fft/transposed_fft.c:340) on array 'DATA_y', data/benchmarks/transposed_fft/transposed_fft.c:118 [1020]  (1.200 ns)
	'store' operation 0 bit ('store_ln340', data/benchmarks/transposed_fft/transposed_fft.c:340) of variable 'DATA_y_load_16', data/benchmarks/transposed_fft/transposed_fft.c:340 on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [1023]  (1.200 ns)

 <State 108>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_y_load_18', data/benchmarks/transposed_fft/transposed_fft.c:342) on array 'DATA_y', data/benchmarks/transposed_fft/transposed_fft.c:118 [1035]  (1.200 ns)
	'store' operation 0 bit ('store_ln342', data/benchmarks/transposed_fft/transposed_fft.c:342) of variable 'DATA_y_load_18', data/benchmarks/transposed_fft/transposed_fft.c:342 on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [1039]  (1.200 ns)

 <State 109>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_y_load_20', data/benchmarks/transposed_fft/transposed_fft.c:344) on array 'DATA_y', data/benchmarks/transposed_fft/transposed_fft.c:118 [1051]  (1.200 ns)
	'store' operation 0 bit ('store_ln344', data/benchmarks/transposed_fft/transposed_fft.c:344) of variable 'DATA_y_load_20', data/benchmarks/transposed_fft/transposed_fft.c:344 on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [1055]  (1.200 ns)

 <State 110>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_y_load_22', data/benchmarks/transposed_fft/transposed_fft.c:346) on array 'DATA_y', data/benchmarks/transposed_fft/transposed_fft.c:118 [1068]  (1.200 ns)
	'store' operation 0 bit ('store_ln346', data/benchmarks/transposed_fft/transposed_fft.c:346) of variable 'DATA_y_load_22', data/benchmarks/transposed_fft/transposed_fft.c:346 on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [1072]  (1.200 ns)

 <State 111>: 1.915ns
The critical path consists of the following:
	'load' operation 7 bit ('tid', data/benchmarks/transposed_fft/transposed_fft.c:352) on local variable 'tid', data/benchmarks/transposed_fft/transposed_fft.c:115 [1096]  (0.000 ns)
	'add' operation 10 bit ('add_ln105_1', data/benchmarks/transposed_fft/transposed_fft.c:105->data/benchmarks/transposed_fft/transposed_fft.c:364) [1134]  (0.715 ns)
	'getelementptr' operation 10 bit ('smem_addr_57', data/benchmarks/transposed_fft/transposed_fft.c:105->data/benchmarks/transposed_fft/transposed_fft.c:364) [1136]  (0.000 ns)
	'load' operation 64 bit ('smem_load_25', data/benchmarks/transposed_fft/transposed_fft.c:105->data/benchmarks/transposed_fft/transposed_fft.c:364) on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [1137]  (1.200 ns)

 <State 112>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_24', data/benchmarks/transposed_fft/transposed_fft.c:104->data/benchmarks/transposed_fft/transposed_fft.c:364) on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [1133]  (1.200 ns)
	'store' operation 0 bit ('store_ln366', data/benchmarks/transposed_fft/transposed_fft.c:366) of variable 'smem_load_24', data/benchmarks/transposed_fft/transposed_fft.c:104->data/benchmarks/transposed_fft/transposed_fft.c:364 on array 'DATA_y', data/benchmarks/transposed_fft/transposed_fft.c:118 [1162]  (1.200 ns)

 <State 113>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_26', data/benchmarks/transposed_fft/transposed_fft.c:106->data/benchmarks/transposed_fft/transposed_fft.c:364) on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [1141]  (1.200 ns)
	'store' operation 0 bit ('store_ln368', data/benchmarks/transposed_fft/transposed_fft.c:368) of variable 'smem_load_26', data/benchmarks/transposed_fft/transposed_fft.c:106->data/benchmarks/transposed_fft/transposed_fft.c:364 on array 'DATA_y', data/benchmarks/transposed_fft/transposed_fft.c:118 [1164]  (1.200 ns)

 <State 114>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_28', data/benchmarks/transposed_fft/transposed_fft.c:108->data/benchmarks/transposed_fft/transposed_fft.c:364) on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [1149]  (1.200 ns)
	'store' operation 0 bit ('store_ln370', data/benchmarks/transposed_fft/transposed_fft.c:370) of variable 'smem_load_28', data/benchmarks/transposed_fft/transposed_fft.c:108->data/benchmarks/transposed_fft/transposed_fft.c:364 on array 'DATA_y', data/benchmarks/transposed_fft/transposed_fft.c:118 [1166]  (1.200 ns)

 <State 115>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('smem_load_30', data/benchmarks/transposed_fft/transposed_fft.c:110->data/benchmarks/transposed_fft/transposed_fft.c:364) on array 'smem', data/benchmarks/transposed_fft/transposed_fft.c:123 [1157]  (1.200 ns)
	'store' operation 0 bit ('store_ln372', data/benchmarks/transposed_fft/transposed_fft.c:372) of variable 'smem_load_30', data/benchmarks/transposed_fft/transposed_fft.c:110->data/benchmarks/transposed_fft/transposed_fft.c:364 on array 'DATA_y', data/benchmarks/transposed_fft/transposed_fft.c:118 [1168]  (1.200 ns)

 <State 116>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_phi19_load', data/benchmarks/transposed_fft/transposed_fft.c:106->data/benchmarks/transposed_fft/transposed_fft.c:364) on local variable 'p_phi19' [1187]  (0.000 ns)
	'store' operation 0 bit ('store_ln106', data/benchmarks/transposed_fft/transposed_fft.c:106->data/benchmarks/transposed_fft/transposed_fft.c:364) of variable 'p_phi19_load', data/benchmarks/transposed_fft/transposed_fft.c:106->data/benchmarks/transposed_fft/transposed_fft.c:364 on array 'data_y', data/benchmarks/transposed_fft/transposed_fft.c:121 [1192]  (0.714 ns)

 <State 117>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_phi21_load', data/benchmarks/transposed_fft/transposed_fft.c:108->data/benchmarks/transposed_fft/transposed_fft.c:364) on local variable 'p_phi21' [1185]  (0.000 ns)
	'store' operation 0 bit ('store_ln108', data/benchmarks/transposed_fft/transposed_fft.c:108->data/benchmarks/transposed_fft/transposed_fft.c:364) of variable 'p_phi21_load', data/benchmarks/transposed_fft/transposed_fft.c:108->data/benchmarks/transposed_fft/transposed_fft.c:364 on array 'data_y', data/benchmarks/transposed_fft/transposed_fft.c:121 [1194]  (0.714 ns)

 <State 118>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_phi23_load', data/benchmarks/transposed_fft/transposed_fft.c:110->data/benchmarks/transposed_fft/transposed_fft.c:364) on local variable 'p_phi23' [1183]  (0.000 ns)
	'store' operation 0 bit ('store_ln110', data/benchmarks/transposed_fft/transposed_fft.c:110->data/benchmarks/transposed_fft/transposed_fft.c:364) of variable 'p_phi23_load', data/benchmarks/transposed_fft/transposed_fft.c:110->data/benchmarks/transposed_fft/transposed_fft.c:364 on array 'data_y', data/benchmarks/transposed_fft/transposed_fft.c:121 [1196]  (0.714 ns)

 <State 119>: 1.200ns
The critical path consists of the following:
	'load' operation 7 bit ('tid', data/benchmarks/transposed_fft/transposed_fft.c:379) on local variable 'tid', data/benchmarks/transposed_fft/transposed_fft.c:115 [1201]  (0.000 ns)
	'or' operation 9 bit ('or_ln380', data/benchmarks/transposed_fft/transposed_fft.c:380) [1215]  (0.000 ns)
	'getelementptr' operation 9 bit ('DATA_y_addr_49', data/benchmarks/transposed_fft/transposed_fft.c:380) [1217]  (0.000 ns)
	'load' operation 64 bit ('c0_y', data/benchmarks/transposed_fft/transposed_fft.c:380) on array 'DATA_y', data/benchmarks/transposed_fft/transposed_fft.c:118 [1218]  (1.200 ns)

 <State 120>: 1.200ns
The critical path consists of the following:
	'load' operation 64 bit ('c0_y', data/benchmarks/transposed_fft/transposed_fft.c:380) on array 'DATA_y', data/benchmarks/transposed_fft/transposed_fft.c:118 [1218]  (1.200 ns)

 <State 121>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('DATA_x_load_29', data/benchmarks/transposed_fft/transposed_fft.c:393) on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [1254]  (1.200 ns)
	'dadd' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:398) [1263]  (4.334 ns)

 <State 122>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:390) on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [1248]  (1.200 ns)
	'dadd' operation 64 bit ('add38', data/benchmarks/transposed_fft/transposed_fft.c:398) [1267]  (4.334 ns)

 <State 123>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:388) on array 'DATA_x', data/benchmarks/transposed_fft/transposed_fft.c:117 [1244]  (1.200 ns)
	'dadd' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:398) [1259]  (4.334 ns)

 <State 124>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:398) [1259]  (4.334 ns)

 <State 125>: 4.623ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln398', data/benchmarks/transposed_fft/transposed_fft.c:398) [1276]  (0.289 ns)
	'dsub' operation 64 bit ('sub43', data/benchmarks/transposed_fft/transposed_fft.c:398) [1278]  (4.334 ns)

 <State 126>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul16', data/benchmarks/transposed_fft/transposed_fft.c:398) [1285]  (4.503 ns)

 <State 127>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul16', data/benchmarks/transposed_fft/transposed_fft.c:398) [1285]  (4.503 ns)

 <State 128>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul16', data/benchmarks/transposed_fft/transposed_fft.c:398) [1285]  (4.503 ns)

 <State 129>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:398) [1279]  (4.503 ns)

 <State 130>: 4.623ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln398_2', data/benchmarks/transposed_fft/transposed_fft.c:398) [1287]  (0.289 ns)
	'dsub' operation 64 bit ('sub44', data/benchmarks/transposed_fft/transposed_fft.c:398) [1289]  (4.334 ns)

 <State 131>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:398) [1279]  (4.503 ns)

 <State 132>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('c0_x', data/benchmarks/transposed_fft/transposed_fft.c:398) [1279]  (4.503 ns)

 <State 133>: 4.623ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln398_6', data/benchmarks/transposed_fft/transposed_fft.c:398) [1315]  (0.289 ns)
	'dsub' operation 64 bit ('sub47', data/benchmarks/transposed_fft/transposed_fft.c:398) [1317]  (4.334 ns)

 <State 134>: 5.534ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add47', data/benchmarks/transposed_fft/transposed_fft.c:398) [1323]  (4.334 ns)
	'store' operation 0 bit ('store_ln401', data/benchmarks/transposed_fft/transposed_fft.c:401) of variable 'bitcast_ln401', data/benchmarks/transposed_fft/transposed_fft.c:401 on array 'work_x' [1359]  (1.200 ns)

 <State 135>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub47', data/benchmarks/transposed_fft/transposed_fft.c:398) [1317]  (4.334 ns)

 <State 136>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub47', data/benchmarks/transposed_fft/transposed_fft.c:398) [1317]  (4.334 ns)

 <State 137>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul22', data/benchmarks/transposed_fft/transposed_fft.c:398) [1339]  (4.503 ns)

 <State 138>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul22', data/benchmarks/transposed_fft/transposed_fft.c:398) [1339]  (4.503 ns)

 <State 139>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul22', data/benchmarks/transposed_fft/transposed_fft.c:398) [1339]  (4.503 ns)

 <State 140>: 5.534ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add49', data/benchmarks/transposed_fft/transposed_fft.c:398) [1327]  (4.334 ns)
	'store' operation 0 bit ('store_ln403', data/benchmarks/transposed_fft/transposed_fft.c:403) of variable 'bitcast_ln403', data/benchmarks/transposed_fft/transposed_fft.c:403 on array 'work_x' [1369]  (1.200 ns)

 <State 141>: 5.534ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add53', data/benchmarks/transposed_fft/transposed_fft.c:398) [1349]  (4.334 ns)
	'store' operation 0 bit ('store_ln402', data/benchmarks/transposed_fft/transposed_fft.c:402) of variable 'bitcast_ln402', data/benchmarks/transposed_fft/transposed_fft.c:402 on array 'work_x' [1364]  (1.200 ns)

 <State 142>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub54', data/benchmarks/transposed_fft/transposed_fft.c:398) [1343]  (4.334 ns)

 <State 143>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub54', data/benchmarks/transposed_fft/transposed_fft.c:398) [1343]  (4.334 ns)

 <State 144>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub54', data/benchmarks/transposed_fft/transposed_fft.c:398) [1343]  (4.334 ns)

 <State 145>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add55', data/benchmarks/transposed_fft/transposed_fft.c:398) [1353]  (4.334 ns)

 <State 146>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add55', data/benchmarks/transposed_fft/transposed_fft.c:398) [1353]  (4.334 ns)

 <State 147>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add55', data/benchmarks/transposed_fft/transposed_fft.c:398) [1353]  (4.334 ns)

 <State 148>: 5.534ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add55', data/benchmarks/transposed_fft/transposed_fft.c:398) [1353]  (4.334 ns)
	'store' operation 0 bit ('store_ln404', data/benchmarks/transposed_fft/transposed_fft.c:404) of variable 'bitcast_ln404', data/benchmarks/transposed_fft/transposed_fft.c:404 on array 'work_x' [1374]  (1.200 ns)

 <State 149>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 9 bit ('work_x_addr_15', data/benchmarks/transposed_fft/transposed_fft.c:408) [1393]  (0.000 ns)
	'store' operation 0 bit ('store_ln408', data/benchmarks/transposed_fft/transposed_fft.c:408) of variable 'bitcast_ln408', data/benchmarks/transposed_fft/transposed_fft.c:408 on array 'work_x' [1394]  (1.200 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
