#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55ef5ac26da0 .scope module, "uart_tx_tb" "uart_tx_tb" 2 4;
 .timescale -9 -12;
P_0x55ef5ac23b20 .param/l "SIM_TIME" 1 2 48, +C4<0000000000000000000000000000000000000000001111010000100100000000>;
P_0x55ef5ac23b60 .param/l "SIM_TIME_MS" 1 2 47, +C4<00000000000000000000000000000100>;
v0x55ef5ac47db0_0 .var "clk", 0 0;
v0x55ef5ac47e70_0 .var "data", 7 0;
v0x55ef5ac47f30_0 .net "ready", 0 0, v0x55ef5ac479f0_0;  1 drivers
v0x55ef5ac48000_0 .var "send", 0 0;
v0x55ef5ac480d0_0 .net "uart_tx", 0 0, v0x55ef5ac47c50_0;  1 drivers
S_0x55ef5ac26f20 .scope module, "inst_top" "top" 2 17, 3 15 0, S_0x55ef5ac26da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "data"
    .port_info 2 /INPUT 1 "send"
    .port_info 3 /OUTPUT 1 "uart_tx"
    .port_info 4 /OUTPUT 1 "ready"
P_0x55ef5ac270a0 .param/l "BIT0" 1 3 26, C4<0010>;
P_0x55ef5ac270e0 .param/l "BIT1" 1 3 27, C4<0011>;
P_0x55ef5ac27120 .param/l "BIT2" 1 3 28, C4<0100>;
P_0x55ef5ac27160 .param/l "BIT3" 1 3 29, C4<0101>;
P_0x55ef5ac271a0 .param/l "BIT4" 1 3 30, C4<0110>;
P_0x55ef5ac271e0 .param/l "BIT5" 1 3 31, C4<0111>;
P_0x55ef5ac27220 .param/l "BIT6" 1 3 32, C4<1000>;
P_0x55ef5ac27260 .param/l "BIT7" 1 3 33, C4<1001>;
P_0x55ef5ac272a0 .param/l "IDLE" 1 3 24, C4<0000>;
P_0x55ef5ac272e0 .param/l "START" 1 3 25, C4<0001>;
P_0x55ef5ac27320 .param/l "STOP" 1 3 34, C4<1010>;
v0x55ef5ac475d0_0 .net "clk", 0 0, v0x55ef5ac47db0_0;  1 drivers
v0x55ef5ac47690_0 .var "clk_rst", 0 0;
v0x55ef5ac47760_0 .net "data", 7 0, v0x55ef5ac47e70_0;  1 drivers
v0x55ef5ac47830_0 .net "next_bit", 0 0, v0x55ef5ac472a0_0;  1 drivers
v0x55ef5ac47900_0 .var "next_state", 3 0;
v0x55ef5ac479f0_0 .var "ready", 0 0;
v0x55ef5ac47ab0_0 .net "send", 0 0, v0x55ef5ac48000_0;  1 drivers
v0x55ef5ac47b70_0 .var "state", 3 0;
v0x55ef5ac47c50_0 .var "uart_tx", 0 0;
E_0x55ef5abcdd60 .event edge, v0x55ef5ac47900_0;
S_0x55ef5ac27440 .scope module, "inst_clockDividerHz" "clkDivHz" 3 138, 4 17 0, S_0x55ef5ac26f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "dividedClk"
    .port_info 4 /OUTPUT 1 "dividedPulse"
P_0x55ef5ac27610 .param/l "CLK_FREQ" 1 4 28, C4<00000000101101110001101100000000>;
P_0x55ef5ac27650 .param/l "FREQUENCY" 0 4 18, +C4<00000000000000000010010110000000>;
P_0x55ef5ac27690 .param/l "THRESHOLD" 1 4 29, C4<00000000000000000000001001110001>;
v0x55ef5ac23030_0 .net "clk", 0 0, v0x55ef5ac47db0_0;  alias, 1 drivers
v0x55ef5ac1e080_0 .var "counter", 31 0;
v0x55ef5ac471d0_0 .var "dividedClk", 0 0;
v0x55ef5ac472a0_0 .var "dividedPulse", 0 0;
L_0x7f739ecc5018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ef5ac47360_0 .net "enable", 0 0, L_0x7f739ecc5018;  1 drivers
v0x55ef5ac47470_0 .net "rst", 0 0, v0x55ef5ac47690_0;  1 drivers
E_0x55ef5ac24e50 .event posedge, v0x55ef5ac23030_0;
    .scope S_0x55ef5ac27440;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef5ac471d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55ef5ac27440;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef5ac472a0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55ef5ac27440;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ef5ac1e080_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x55ef5ac27440;
T_3 ;
    %wait E_0x55ef5ac24e50;
    %load/vec4 v0x55ef5ac47470_0;
    %flag_set/vec4 8;
    %pushi/vec4 624, 0, 32;
    %load/vec4 v0x55ef5ac1e080_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_3.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ef5ac1e080_0, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x55ef5ac471d0_0;
    %pad/u 2;
    %and;
    %pad/u 1;
    %assign/vec4 v0x55ef5ac472a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55ef5ac47360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55ef5ac1e080_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55ef5ac1e080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef5ac472a0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55ef5ac27440;
T_4 ;
    %wait E_0x55ef5ac24e50;
    %load/vec4 v0x55ef5ac47470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef5ac471d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 624, 0, 32;
    %load/vec4 v0x55ef5ac1e080_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v0x55ef5ac471d0_0;
    %inv;
    %assign/vec4 v0x55ef5ac471d0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55ef5ac26f20;
T_5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ef5ac47b70_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_0x55ef5ac26f20;
T_6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ef5ac47900_0, 0, 4;
    %end;
    .thread T_6;
    .scope S_0x55ef5ac26f20;
T_7 ;
    %wait E_0x55ef5abcdd60;
    %load/vec4 v0x55ef5ac47900_0;
    %assign/vec4 v0x55ef5ac47b70_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55ef5ac26f20;
T_8 ;
    %wait E_0x55ef5ac24e50;
    %load/vec4 v0x55ef5ac47b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ef5ac47900_0, 0;
    %jmp T_8.12;
T_8.0 ;
    %load/vec4 v0x55ef5ac47ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55ef5ac47900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef5ac47690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef5ac479f0_0, 0;
T_8.13 ;
    %jmp T_8.12;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef5ac47c50_0, 0;
    %load/vec4 v0x55ef5ac47830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55ef5ac47900_0, 0;
T_8.15 ;
    %jmp T_8.12;
T_8.2 ;
    %load/vec4 v0x55ef5ac47760_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x55ef5ac47c50_0, 0;
    %load/vec4 v0x55ef5ac47830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55ef5ac47900_0, 0;
T_8.17 ;
    %jmp T_8.12;
T_8.3 ;
    %load/vec4 v0x55ef5ac47760_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x55ef5ac47c50_0, 0;
    %load/vec4 v0x55ef5ac47830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.19, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55ef5ac47900_0, 0;
T_8.19 ;
    %jmp T_8.12;
T_8.4 ;
    %load/vec4 v0x55ef5ac47760_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x55ef5ac47c50_0, 0;
    %load/vec4 v0x55ef5ac47830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.21, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55ef5ac47900_0, 0;
T_8.21 ;
    %jmp T_8.12;
T_8.5 ;
    %load/vec4 v0x55ef5ac47760_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x55ef5ac47c50_0, 0;
    %load/vec4 v0x55ef5ac47830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.23, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55ef5ac47900_0, 0;
T_8.23 ;
    %jmp T_8.12;
T_8.6 ;
    %load/vec4 v0x55ef5ac47760_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x55ef5ac47c50_0, 0;
    %load/vec4 v0x55ef5ac47830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.25, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55ef5ac47900_0, 0;
T_8.25 ;
    %jmp T_8.12;
T_8.7 ;
    %load/vec4 v0x55ef5ac47760_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0x55ef5ac47c50_0, 0;
    %load/vec4 v0x55ef5ac47830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.27, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55ef5ac47900_0, 0;
T_8.27 ;
    %jmp T_8.12;
T_8.8 ;
    %load/vec4 v0x55ef5ac47760_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x55ef5ac47c50_0, 0;
    %load/vec4 v0x55ef5ac47830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.29, 8;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55ef5ac47900_0, 0;
T_8.29 ;
    %jmp T_8.12;
T_8.9 ;
    %load/vec4 v0x55ef5ac47760_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x55ef5ac47c50_0, 0;
    %load/vec4 v0x55ef5ac47830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.31, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55ef5ac47900_0, 0;
T_8.31 ;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef5ac47c50_0, 0;
    %load/vec4 v0x55ef5ac47830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.33, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ef5ac47900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef5ac47690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef5ac479f0_0, 0;
T_8.33 ;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55ef5ac26f20;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ef5ac47690_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x55ef5ac26da0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef5ac48000_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x55ef5ac26da0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef5ac47db0_0, 0, 1;
T_11.0 ;
    %delay 42000, 0;
    %load/vec4 v0x55ef5ac47db0_0;
    %inv;
    %store/vec4 v0x55ef5ac47db0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x55ef5ac26da0;
T_12 ;
    %pushi/vec4 72, 0, 8; draw_string_vec4
    %store/vec4 v0x55ef5ac47e70_0, 0, 8;
    %delay 100000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef5ac48000_0, 0;
    %delay 86000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef5ac48000_0, 0;
    %delay 2000000000, 0;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %store/vec4 v0x55ef5ac47e70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef5ac48000_0, 0;
    %delay 86000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef5ac48000_0, 0;
    %end;
    .thread T_12;
    .scope S_0x55ef5ac26da0;
T_13 ;
    %vpi_call 2 42 "$dumpfile", "uart_tx_tb.lxt" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ef5ac26da0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x55ef5ac26da0;
T_14 ;
    %vpi_call 2 50 "$display", "Simulation Started" {0 0 0};
    %delay 400000000, 0;
    %vpi_call 2 52 "$display", "10%" {0 0 0};
    %delay 400000000, 0;
    %vpi_call 2 54 "$display", "20%" {0 0 0};
    %delay 400000000, 0;
    %vpi_call 2 56 "$display", "30%" {0 0 0};
    %delay 400000000, 0;
    %vpi_call 2 58 "$display", "40%" {0 0 0};
    %delay 400000000, 0;
    %vpi_call 2 60 "$display", "50%" {0 0 0};
    %delay 400000000, 0;
    %vpi_call 2 62 "$display", "60%" {0 0 0};
    %delay 400000000, 0;
    %vpi_call 2 64 "$display", "70%" {0 0 0};
    %delay 400000000, 0;
    %vpi_call 2 66 "$display", "80%" {0 0 0};
    %delay 400000000, 0;
    %vpi_call 2 68 "$display", "90%" {0 0 0};
    %delay 400000000, 0;
    %vpi_call 2 70 "$display", "Finished" {0 0 0};
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "uart_tx_tb.v";
    "./uart_tx.v";
    "./../src/clkDivHz.v";
