INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esteban/UNAL/GitHub/Digital_II/Camara_con_procesamiento/src/project_1.srcs/sources_1/imports/sources/VGA_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esteban/UNAL/GitHub/Digital_II/Camara_con_procesamiento/src/sources/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esteban/UNAL/GitHub/Digital_II/Camara_con_procesamiento/src/sources/cam_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esteban/UNAL/GitHub/Digital_II/Camara_con_procesamiento/src/sources/PLL/clk24_25_nexys4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk24_25_nexys4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esteban/UNAL/GitHub/Digital_II/Camara_con_procesamiento/src/sources/PLL/clk24_25_nexys4_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk24_25_nexys4_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esteban/UNAL/GitHub/Digital_II/Camara_con_procesamiento/src/sources/procesamiento.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module procesamiento
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esteban/UNAL/GitHub/Digital_II/Camara_con_procesamiento/src/sources/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esteban/UNAL/GitHub/Digital_II/Camara_con_procesamiento/src/simulation/test_cam_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam_TB
WARNING: [VRFC 10-3248] data object 'init_procesamiento' is already declared [/home/esteban/UNAL/GitHub/Digital_II/Camara_con_procesamiento/src/simulation/test_cam_TB.v:94]
WARNING: [VRFC 10-3703] second declaration of 'init_procesamiento' ignored [/home/esteban/UNAL/GitHub/Digital_II/Camara_con_procesamiento/src/simulation/test_cam_TB.v:94]
