<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/i2s_top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/dac_out.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/keyfilter.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/FIR.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.idf</data>
            <data>IP</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:1s</data>
            <data>0h:0m:1s</data>
            <data>0h:0m:4s</data>
            <data>139</data>
            <data>WINDOWS 10 x86_64</data>
            <data>11th Gen Intel(R) Core(TM) i7-11800H @ 2.30GHz</data>
            <data>32</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/i2s_top.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/dac_out.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/keyfilter.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_check (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2015: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;top&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v(line number: 1)] Elaborating module top</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v(line number: 24)] Elaborating instance dac_pll_u</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v(line number: 31)] Elaborating instance i2s_u</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top</data>
        </row>
        <row>
            <data message="4">Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/i2s_top.v(line number: 118)] Elaborating instance key_Relise_posedge</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_check</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v(line number: 43)] Elaborating instance dac_u_l</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out</data>
        </row>
        <row>
            <data message="4">Module instance {top.dac_u_l} parameter value:
    COUNT_MAX = 12'b111111111111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v(line number: 49)] Elaborating instance dac_u_r</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out</data>
        </row>
        <row>
            <data message="4">Module instance {top.dac_u_r} parameter value:
    COUNT_MAX = 12'b111111111111</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[1:0] inferred.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL22G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>top</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>E:/A_university_study_E/FPGA/PDS/PDS_project/I2S	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>