{
  "design": {
    "design_info": {
      "boundary_crc": "0x79E2A29379E2A293",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../EDA1.gen/sources_1/bd/display_select",
      "name": "display_select",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "xup_inv_0": "",
      "xup_inv_1": "",
      "xup_inv_2": "",
      "xup_inv_3": "",
      "xup_and2_0": "",
      "xup_and2_1": "",
      "xup_and2_2": "",
      "xup_and2_3": "",
      "xup_or4_0": ""
    },
    "ports": {
      "AN0": {
        "direction": "I"
      },
      "AN1": {
        "direction": "I"
      },
      "AN2": {
        "direction": "I"
      },
      "AN3": {
        "direction": "I"
      },
      "a1": {
        "direction": "I"
      },
      "a2": {
        "direction": "I"
      },
      "a3": {
        "direction": "I"
      },
      "a4": {
        "direction": "I"
      },
      "a": {
        "direction": "O"
      }
    },
    "components": {
      "xup_inv_0": {
        "vlnv": "xilinx.com:xup:xup_inv:1.0",
        "xci_name": "display_select_xup_inv_0_5",
        "xci_path": "ip\\display_select_xup_inv_0_5\\display_select_xup_inv_0_5.xci",
        "inst_hier_path": "xup_inv_0"
      },
      "xup_inv_1": {
        "vlnv": "xilinx.com:xup:xup_inv:1.0",
        "xci_name": "display_select_xup_inv_1_1",
        "xci_path": "ip\\display_select_xup_inv_1_1\\display_select_xup_inv_1_1.xci",
        "inst_hier_path": "xup_inv_1"
      },
      "xup_inv_2": {
        "vlnv": "xilinx.com:xup:xup_inv:1.0",
        "xci_name": "display_select_xup_inv_2_1",
        "xci_path": "ip\\display_select_xup_inv_2_1\\display_select_xup_inv_2_1.xci",
        "inst_hier_path": "xup_inv_2"
      },
      "xup_inv_3": {
        "vlnv": "xilinx.com:xup:xup_inv:1.0",
        "xci_name": "display_select_xup_inv_3_1",
        "xci_path": "ip\\display_select_xup_inv_3_1\\display_select_xup_inv_3_1.xci",
        "inst_hier_path": "xup_inv_3"
      },
      "xup_and2_0": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "xci_name": "display_select_xup_and2_0_5",
        "xci_path": "ip\\display_select_xup_and2_0_5\\display_select_xup_and2_0_5.xci",
        "inst_hier_path": "xup_and2_0"
      },
      "xup_and2_1": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "xci_name": "display_select_xup_and2_1_1",
        "xci_path": "ip\\display_select_xup_and2_1_1\\display_select_xup_and2_1_1.xci",
        "inst_hier_path": "xup_and2_1"
      },
      "xup_and2_2": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "xci_name": "display_select_xup_and2_2_1",
        "xci_path": "ip\\display_select_xup_and2_2_1\\display_select_xup_and2_2_1.xci",
        "inst_hier_path": "xup_and2_2"
      },
      "xup_and2_3": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "xci_name": "display_select_xup_and2_3_1",
        "xci_path": "ip\\display_select_xup_and2_3_1\\display_select_xup_and2_3_1.xci",
        "inst_hier_path": "xup_and2_3"
      },
      "xup_or4_0": {
        "vlnv": "xilinx.com:xup:xup_or4:1.0",
        "xci_name": "display_select_xup_or4_0_2",
        "xci_path": "ip\\display_select_xup_or4_0_2\\display_select_xup_or4_0_2.xci",
        "inst_hier_path": "xup_or4_0"
      }
    },
    "nets": {
      "AN0_1": {
        "ports": [
          "AN0",
          "xup_inv_0/a"
        ]
      },
      "AN1_1": {
        "ports": [
          "AN1",
          "xup_inv_1/a"
        ]
      },
      "AN2_1": {
        "ports": [
          "AN2",
          "xup_inv_3/a"
        ]
      },
      "AN3_1": {
        "ports": [
          "AN3",
          "xup_inv_2/a"
        ]
      },
      "a1_1": {
        "ports": [
          "a1",
          "xup_and2_0/b"
        ]
      },
      "a2_1": {
        "ports": [
          "a2",
          "xup_and2_1/b"
        ]
      },
      "a3_1": {
        "ports": [
          "a3",
          "xup_and2_2/b"
        ]
      },
      "a4_1": {
        "ports": [
          "a4",
          "xup_and2_3/b"
        ]
      },
      "xup_and2_0_y": {
        "ports": [
          "xup_and2_0/y",
          "xup_or4_0/a"
        ]
      },
      "xup_and2_1_y": {
        "ports": [
          "xup_and2_1/y",
          "xup_or4_0/b"
        ]
      },
      "xup_and2_2_y": {
        "ports": [
          "xup_and2_2/y",
          "xup_or4_0/c"
        ]
      },
      "xup_and2_3_y": {
        "ports": [
          "xup_and2_3/y",
          "xup_or4_0/d"
        ]
      },
      "xup_inv_0_y": {
        "ports": [
          "xup_inv_0/y",
          "xup_and2_0/a"
        ]
      },
      "xup_inv_1_y": {
        "ports": [
          "xup_inv_1/y",
          "xup_and2_1/a"
        ]
      },
      "xup_inv_2_y": {
        "ports": [
          "xup_inv_2/y",
          "xup_and2_3/a"
        ]
      },
      "xup_inv_3_y": {
        "ports": [
          "xup_inv_3/y",
          "xup_and2_2/a"
        ]
      },
      "xup_or4_0_y": {
        "ports": [
          "xup_or4_0/y",
          "a"
        ]
      }
    }
  }
}