{title:'Teuscher (§72007§r)', author: 'Christof Teuscher', display:{Lore:['[{"text": "arXiv:0704.2852", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75cond-mat.dis-nn\\u00a7r, \\u00a75nlin.AO\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNature-Inspired Interconnects for Self-Assembled Large-Scale Network-on-Chip Designs\\u00a7r\\n\\n\\u00a78\\u00a7oChristof Teuscher\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0704.2852\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1063/1.2740566\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nChaos, 17(2):026106, 2007\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 21 Apr 2007 21:26:03 GMT)\\u00a7r"}']}
{title:'Chavet et al. (§72007§r)', author: 'Cyrille Chavet; Philippe Coussy; Pascal Urard; Eric Martin', display:{Lore:['[{"text": "arXiv:0706.1692", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Methodology for Efficient Space-Time Adapter Design Space Exploration: A Case Study of an Ultra Wide Band Interleaver\\u00a7r\\n\\n\\u00a78\\u00a7oCyrille Chavet\\nPhilippe Coussy\\nPascal Urard\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0706.1692\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of the IEEE International Symposium on Circuits and\\n  Systems (ISCAS) (28/05/2007) 2946\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 12 Jun 2007 13:45:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oISBN:1-4244-0921-7\\u00a7r"}']}
{title:'Chavet et al. (§72007§r)', author: 'Cyrille Chavet; Philippe Coussy; Pascal Urard; Eric Martin', display:{Lore:['[{"text": "arXiv:0706.2732", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Design Methodology for Space-Time Adapter\\u00a7r\\n\\n\\u00a78\\u00a7oCyrille Chavet\\nPhilippe Coussy\\nPascal Urard\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0706.2732\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of the 2007 ACM Great Lakes Symposium on VLSI\\n  (12/03/2007) 347\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 19 Jun 2007 14:18:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oISBN : 978-1-59593-606-8\\u00a7r"}']}
{title:'Chavet et al. (§72007§r)', author: 'Cyrille Chavet; Philippe Coussy; Pascal Urard; Eric Martin', display:{Lore:['[{"text": "arXiv:0706.2824", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lM\\u00e9thodologie de mod\\u00e9lisation et d\'impl\\u00e9mentation d\'adaptateurs spatio-temporels\\u00a7r\\n\\n\\u00a78\\u00a7oCyrille Chavet\\nPhilippe Coussy\\nPascal Urard\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0706.2824\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nActes de la conference MajecSTIC 2005 (16/11/2005) 151\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 19 Jun 2007 15:56:43 GMT)\\u00a7r"}']}
{title:'Chavet et al. (§72007§r)', author: 'Cyrille Chavet; Philippe Coussy; Pascal Urard; Eric Martin', display:{Lore:['[{"text": "arXiv:0706.3009", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lApplication of a design space exploration tool to enhance interleaver generation\\u00a7r\\n\\n\\u00a78\\u00a7oCyrille Chavet\\nPhilippe Coussy\\nPascal Urard\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0706.3009\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of the European Signal Processing Conference\\n  (EUSIPCO-2007) (03/09/2007)\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 20 Jun 2007 15:19:01 GMT)\\u00a7r"}']}
{title:'Alipour (§72007§r)', author: 'P. B. Alipour', display:{Lore:['[{"text": "arXiv:0707.1151", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLogic, Design     Organization of PTVD-SHAM; A Parallel Time Varying     Data Super-helical Access Memory\\u00a7r\\n\\n\\u00a78\\u00a7oP. B. Alipour\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0707.1151\\u00a7r\\n\\nVersion:\\u00a77v6 (Tue, 2 Oct 2007 16:31:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o34 pages, 5 figures (2 multi-figures), 1 table. v.1 v.2: corrupt file layout due to *.doc file\'sbad conversion; v.3: fig.2.1 corruption; v.4: correction to v.1-3; v.5:major content revision,spacing levelled; v.6+: "}','{"text": "theorems, hypotheses content, restructured and conformed with its new topic [arXiv:0710.0244v1] published in cs.CE category. (Avoid corrupted versions.)\\u00a7r"}']}
{title:'Oltean (§72007§r)', author: 'Mihai Oltean', display:{Lore:['[{"text": "arXiv:0708.1496", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Light-Based Device for Solving the Hamiltonian Path Problem\\u00a7r\\n\\n\\u00a78\\u00a7oMihai Oltean\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0708.1496\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/11839132\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nLNCS 4135, Unconventional Computation conference, pp. 217-227,\\n  2006\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 10 Aug 2007 18:12:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, Unconventional Computation conference, 2006\\u00a7r"}']}
{title:'Oltean (§72007§r)', author: 'Mihai Oltean', display:{Lore:['[{"text": "arXiv:0708.1512", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSolving the Hamiltonian path problem with a light-based computer\\u00a7r\\n\\n\\u00a78\\u00a7oMihai Oltean\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0708.1512\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/s11047-007-9042-z\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nNatural Computing, Springer, Vol 6, 2007\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 10 Aug 2007 20:01:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o17 pages, Natural Computing journal\\u00a7r"}']}
{title:'Oltean et al. (§72007§r)', author: 'Mihai Oltean; Oana Muntean', display:{Lore:['[{"text": "arXiv:0708.1962", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExact Cover with light\\u00a7r\\n\\n\\u00a78\\u00a7oMihai Oltean\\nOana Muntean\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0708.1962\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/s00354-008-0049-5\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nNew Generation Computing, Springer-Verlag, Vol. 26, Issue 4, pp.\\n  327-344, 2008\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 14 Aug 2007 21:41:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o20 pages, 4 figures, New Generation Computing, accepted, 2007\\u00a7r"}']}
{title:'Oltean et al. (§72007§r)', author: 'Mihai Oltean; Oana Muntean', display:{Lore:['[{"text": "arXiv:0708.1964", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSolving the subset-sum problem with a light-based device\\u00a7r\\n\\n\\u00a78\\u00a7oMihai Oltean\\nOana Muntean\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0708.1964\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/s11047-007-9059-3\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nNatural Computing, Springer-Verlag, Vol 8, Issue 2, pp. 321-331,\\n  2009\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 14 Aug 2007 21:46:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 6 figures, Natural Computing, 2007\\u00a7r"}']}
{title:'Bouesse et al. (§72007§r)', author: 'G. F. Bouesse; M. Renaudin; S. Dumont; F. Germain', display:{Lore:['[{"text": "arXiv:0710.3443", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDPA on quasi delay insensitive asynchronous circuits: formalization and improvement\\u00a7r\\n\\n\\u00a78\\u00a7oG. F. Bouesse\\nM. Renaudin\\nS. Dumont\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.3443\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/DATE.2005.124\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 18 Oct 2007 06:57:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Abubakr (§72007§r)', author: 'Mohd Abubakr', display:{Lore:['[{"text": "arXiv:0710.3789", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFrequency Analysis of Decoupling Capacitors for Three Voltage Supplies in SoC\\u00a7r\\n\\n\\u00a78\\u00a7oMohd Abubakr\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.3789\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 19 Oct 2007 20:59:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 9 figures, Submitted to ICCSC 2008\\u00a7r"}']}
{title:'Mcconaghy et al. (§72007§r)', author: 'Trent Mcconaghy; Tom Eeckelaert; Georges Gielen', display:{Lore:['[{"text": "arXiv:0710.4630", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCAFFEINE: Template-Free Symbolic Model Generation of Analog Circuits via Canonical Form Functions and Genetic Programming\\u00a7r\\n\\n\\u00a78\\u00a7oTrent Mcconaghy\\nTom Eeckelaert\\nGeorges Gielen\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4630\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:07:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Kavvadias et al. (§72007§r)', author: 'Nikolaos Kavvadias; Spiridon Nikolaidis', display:{Lore:['[{"text": "arXiv:0710.4632", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Support for Arbitrarily Complex Loop Structures in Embedded Applications\\u00a7r\\n\\n\\u00a78\\u00a7oNikolaos Kavvadias\\nSpiridon Nikolaidis\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4632\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:07:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Kumar et al. (§72007§r)', author: 'Y. Satish Kumar; Jun Li; Claudio Talarico; Janet Wang', display:{Lore:['[{"text": "arXiv:0710.4634", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Probabilistic Collocation Method Based Statistical Gate Delay Model Considering Process Variations and Multiple Input Switching\\u00a7r\\n\\n\\u00a78\\u00a7oY. Satish Kumar\\nJun Li\\nClaudio Talarico\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4634\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/DATE.2005.31\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:08:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Mellor et al. (§72007§r)', author: 'Stephen J. Mellor; John R. Wolfe; Campbell Mccausland', display:{Lore:['[{"text": "arXiv:0710.4636", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWhy Systems-on-Chip Needs More UML like a Hole in the Head\\u00a7r\\n\\n\\u00a78\\u00a7oStephen J. Mellor\\nJohn R. Wolfe\\nCampbell Mccausland\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4636\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:09:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Kallakuri et al. (§72007§r)', author: 'Sankalp S. Kallakuri; Alex Doboli; Eugene A. Feinberg', display:{Lore:['[{"text": "arXiv:0710.4638", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBuffer Insertion for Bridges and Optimal Buffer Sizing for Communication Sub-System of Systems-on-Chip\\u00a7r\\n\\n\\u00a78\\u00a7oSankalp S. Kallakuri\\nAlex Doboli\\nEugene A. Feinberg\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4638\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:10:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Forzan et al. (§72007§r)', author: 'Cristiano Forzan; Davide Pandini', display:{Lore:['[{"text": "arXiv:0710.4639", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lModeling the Non-Linear Behavior of Library Cells for an Accurate Static Noise Analysis\\u00a7r\\n\\n\\u00a78\\u00a7oCristiano Forzan\\nDavide Pandini\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4639\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:11:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Reshadi et al. (§72007§r)', author: 'Mehrdad Reshadi; Nikil Dutt', display:{Lore:['[{"text": "arXiv:0710.4643", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGeneric Pipelined Processor Modeling and High Performance Cycle-Accurate Simulator Generation\\u00a7r\\n\\n\\u00a78\\u00a7oMehrdad Reshadi\\nNikil Dutt\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4643\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/DATE.2005.166\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:14:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Schnerr et al. (§72007§r)', author: 'Jurgen Schnerr; Oliver Bringmann; Wolfgang Rosenstiel', display:{Lore:['[{"text": "arXiv:0710.4644", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCycle Accurate Binary Translation for Simulation Acceleration in Rapid Prototyping of SoCs\\u00a7r\\n\\n\\u00a78\\u00a7oJurgen Schnerr\\nOliver Bringmann\\nWolfgang Rosenstiel\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4644\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:18:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Cheon et al. (§72007§r)', author: 'B. Cheon; E. Lee; L. -T. Wang; X. Wen; P. Hsu; J. Cho; J. Park; H. Chao; S. Wu', display:{Lore:['[{"text": "arXiv:0710.4645", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAt-Speed Logic BIST for IP Cores\\u00a7r\\n\\n\\u00a78\\u00a7oB. Cheon\\nE. Lee\\nL. -T. Wang\\n+ 5 others\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4645\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:19:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Villa et al. (§72007§r)', author: 'O. Villa; P. Schaumont; I. Verbauwhede; M. Monchiero; G. Palermo', display:{Lore:['[{"text": "arXiv:0710.4646", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFast Dynamic Memory Integration in Co-Simulation Frameworks for Multiprocessor System on-Chip\\u00a7r\\n\\n\\u00a78\\u00a7oO. Villa\\nP. Schaumont\\nI. Verbauwhede\\nM. Monchiero\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4646\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:20:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Ghanta et al. (§72007§r)', author: 'Praveen Ghanta; Sarma Vrudhula; Rajendran Panda; Janet Wang', display:{Lore:['[{"text": "arXiv:0710.4649", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStochastic Power Grid Analysis Considering Process Variations\\u00a7r\\n\\n\\u00a78\\u00a7oPraveen Ghanta\\nSarma Vrudhula\\nRajendran Panda\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4649\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:24:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Kandemir et al. (§72007§r)', author: 'Mahmut Kandemir; Guilin Chen', display:{Lore:['[{"text": "arXiv:0710.4652", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLocality-Aware Process Scheduling for Embedded MPSoCs\\u00a7r\\n\\n\\u00a78\\u00a7oMahmut Kandemir\\nGuilin Chen\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4652\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:31:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Sharifi et al. (§72007§r)', author: 'Shervin Sharifi; Javid Jaffari; Mohammad Hosseinabady; Ali Afzali-Kusha; Zainalabedin Navabi', display:{Lore:['[{"text": "arXiv:0710.4653", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSimultaneous Reduction of Dynamic and Static Power in Scan Structures\\u00a7r\\n\\n\\u00a78\\u00a7oShervin Sharifi\\nJavid Jaffari\\nMohammad Hosseinabady\\nAli Afzali-Kusha\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4653\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:32:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Li et al. (§72007§r)', author: 'Peng Li; Frank Liu; Xin Li; Lawrence T. Pileggi; Sani R. Nassif', display:{Lore:['[{"text": "arXiv:0710.4654", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lModeling Interconnect Variability Using Efficient Parametric Model Order Reduction\\u00a7r\\n\\n\\u00a78\\u00a7oPeng Li\\nFrank Liu\\nXin Li\\nLawrence T. Pileggi\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4654\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:33:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Wang et al. (§72007§r)', author: 'Baosheng Wang; Yuejian Wu; Andre Ivanov', display:{Lore:['[{"text": "arXiv:0710.4655", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Fast Diagnosis Scheme for Distributed Small Embedded SRAMs\\u00a7r\\n\\n\\u00a78\\u00a7oBaosheng Wang\\nYuejian Wu\\nAndre Ivanov\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4655\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:34:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Dasygenis et al. (§72007§r)', author: 'Minas Dasygenis; Erik Brockmeyer; Bart Durinck; Francky Catthoor; Dimitrios Soudris; Antonios Thanailakis', display:{Lore:['[{"text": "arXiv:0710.4656", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Memory Hierarchical Layer Assigning and Prefetching Technique to Overcome the Memory Performance/Energy Bottleneck\\u00a7r\\n\\n\\u00a78\\u00a7oMinas Dasygenis\\nErik Brockmeyer\\nBart Durinck\\n+ 2 others\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4656\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:34:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Bodean et al. (§72007§r)', author: 'Gh. Bodean; D. Bodean; A. Labunetz', display:{Lore:['[{"text": "arXiv:0710.4657", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNew Schemes for Self-Testing RAM\\u00a7r\\n\\n\\u00a78\\u00a7oGh. Bodean\\nD. Bodean\\nA. Labunetz\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4657\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:34:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Molnos et al. (§72007§r)', author: 'A. M. Molnos; M. J. M. Heijligers; S. D. Cotofana; J. T. J. Van Eijndhoven', display:{Lore:['[{"text": "arXiv:0710.4658", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.MM\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCompositional Memory Systems for Multimedia Communicating Tasks\\u00a7r\\n\\n\\u00a78\\u00a7oA. M. Molnos\\nM. J. M. Heijligers\\nS. D. Cotofana\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4658\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:35:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Bomel et al. (§72007§r)', author: 'Pierre Bomel; Eric Martin; Emmanuel Boutillon', display:{Lore:['[{"text": "arXiv:0710.4659", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSynchronization Processor Synthesis for Latency Insensitive Systems\\u00a7r\\n\\n\\u00a78\\u00a7oPierre Bomel\\nEric Martin\\nEmmanuel Boutillon\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4659\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:35:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Hung et al. (§72007§r)', author: 'W. -L. Hung; Y. Xie; N. Vijaykrishnan; M. Kandemir; M. J. Irwin', display:{Lore:['[{"text": "arXiv:0710.4660", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThermal-Aware Task Allocation and Scheduling for Embedded Systems\\u00a7r\\n\\n\\u00a78\\u00a7oW. -L. Hung\\nY. Xie\\nN. Vijaykrishnan\\nM. Kandemir\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4660\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:36:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Chiang et al. (§72007§r)', author: 'C. Chiang; A. Kahng; S. Sinha; X. Xu; A. Zelikovsky', display:{Lore:['[{"text": "arXiv:0710.4661", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBright-Field AAPSM Conflict Detection and Correction\\u00a7r\\n\\n\\u00a78\\u00a7oC. Chiang\\nA. Kahng\\nS. Sinha\\nX. Xu\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4661\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:37:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Datta et al. (§72007§r)', author: 'Animesh Datta; Swarup Bhunia; Saibal Mukhopadhyay; Nilanjan Banerjee; Kaushik Roy', display:{Lore:['[{"text": "arXiv:0710.4663", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStatistical Modeling of Pipeline Delay and Design of Pipeline under Process Variation to Enhance Yield in sub-100nm Technologies\\u00a7r\\n\\n\\u00a78\\u00a7oAnimesh Datta\\nSwarup Bhunia\\nSaibal Mukhopadhyay\\nNilanjan Banerjee\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4663\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:41:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Manaresi et al. (§72007§r)', author: 'Nicolo Manaresi; Gianni Medoro; Melanie Abonnenc; Vincent Auger; Paul Vulto; Aldo Romani; Luigi Altomare; Marco Tartagni; Roberto Guerrieri', display:{Lore:['[{"text": "arXiv:0710.4665", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNew Perspectives and Opportunities From the Wild West of Microelectronic Biochips\\u00a7r\\n\\n\\u00a78\\u00a7oNicolo Manaresi\\nGianni Medoro\\nMelanie Abonnenc\\n+ 5 others\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4665\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:43:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Chen et al. (§72007§r)', author: 'Chien-Liang Chen; Jiing-Yuan Lin; Youn-Long Lin', display:{Lore:['[{"text": "arXiv:0710.4667", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.MM\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIntegration, Verification and Layout of a Complex Multimedia SOC\\u00a7r\\n\\n\\u00a78\\u00a7oChien-Liang Chen\\nJiing-Yuan Lin\\nYoun-Long Lin\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4667\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:44:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Wu (§72007§r)', author: 'Cheng-Wen Wu', display:{Lore:['[{"text": "arXiv:0710.4669", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSOC Testing Methodology and Practice\\u00a7r\\n\\n\\u00a78\\u00a7oCheng-Wen Wu\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4669\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:45:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Polian et al. (§72007§r)', author: 'Ilia Polian; Alejandro Czutro; Bernd Becker', display:{Lore:['[{"text": "arXiv:0710.4670", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEvolutionary Optimization in Code-Based Test Compression\\u00a7r\\n\\n\\u00a78\\u00a7oIlia Polian\\nAlejandro Czutro\\nBernd Becker\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4670\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:45:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Murali et al. (§72007§r)', author: 'Srinivasan Murali; Giovanni De Micheli', display:{Lore:['[{"text": "arXiv:0710.4671", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Application-Specific Design Methodology for STbus Crossbar Generation\\u00a7r\\n\\n\\u00a78\\u00a7oSrinivasan Murali\\nGiovanni De Micheli\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4671\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:46:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Su et al. (§72007§r)', author: 'Fei Su; Krishnendu Chakrabarty; Vamsee K. Pamula', display:{Lore:['[{"text": "arXiv:0710.4672", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lYield Enhancement of Digital Microfluidics-Based Biochips Using Space Redundancy and Local Reconfiguration\\u00a7r\\n\\n\\u00a78\\u00a7oFei Su\\nKrishnendu Chakrabarty\\nVamsee K. Pamula\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4672\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:47:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Su et al. (§72007§r)', author: 'Fei Su; Krishnendu Chakrabarty', display:{Lore:['[{"text": "arXiv:0710.4673", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of Fault-Tolerant and Dynamically-Reconfigurable Microfluidic Biochips\\u00a7r\\n\\n\\u00a78\\u00a7oFei Su\\nKrishnendu Chakrabarty\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4673\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 08:48:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Thewes et al. (§72007§r)', author: 'R. Thewes; C. Paulus; M. Schienle; F. Hofmann; A. Frey; R. Brederlow; M. Augustyniak; M. Jenkner; B. Eversmann; P. Schindler-Bauer; M. Atzesberger; B. Holzapfl; G. Beer; T. Haneder; H. -C. Hanke', display:{Lore:['[{"text": "arXiv:0710.4678", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCMOS-Based Biosensor Arrays\\u00a7r\\n\\n\\u00a78\\u00a7oR. Thewes\\nC. Paulus\\nM. Schienle\\n+ 11 others\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4678\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:02:53 GMT)\\u00a7r"}']}
{title:'Kaul et al. (§72007§r)', author: 'Himanshu Kaul; Dennis Sylvester; David Blaauw; Trevor Mudge; Todd Austin', display:{Lore:['[{"text": "arXiv:0710.4679", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDVS for On-Chip Bus Designs Based on Timing Error Correction\\u00a7r\\n\\n\\u00a78\\u00a7oHimanshu Kaul\\nDennis Sylvester\\nDavid Blaauw\\nTrevor Mudge\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4679\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:03:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Weber et al. (§72007§r)', author: 'Wolf-Dietrich Weber; Joe Chou; Ian Swarbrick; Drew Wingard', display:{Lore:['[{"text": "arXiv:0710.4681", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Quality-of-Service Mechanism for Interconnection Networks in System-on-Chips\\u00a7r\\n\\n\\u00a78\\u00a7oWolf-Dietrich Weber\\nJoe Chou\\nIan Swarbrick\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4681\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:05:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Tosun et al. (§72007§r)', author: 'S. Tosun; N. Mansouri; E. Arvas; M. Kandemir; Yuan Xie', display:{Lore:['[{"text": "arXiv:0710.4684", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReliability-Centric High-Level Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oS. Tosun\\nN. Mansouri\\nE. Arvas\\nM. Kandemir\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4684\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:07:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Bolchini et al. (§72007§r)', author: 'C. Bolchini; F. Salice; D. Sciuto; L. Pomante', display:{Lore:['[{"text": "arXiv:0710.4685", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReliable System Specification for Self-Checking Data-Paths\\u00a7r\\n\\n\\u00a78\\u00a7oC. Bolchini\\nF. Salice\\nD. Sciuto\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4685\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:08:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Sehgal et al. (§72007§r)', author: 'Anuja Sehgal; Fang Liu; Sule Ozev; Krishnendu Chakrabarty', display:{Lore:['[{"text": "arXiv:0710.4686", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTest Planning for Mixed-Signal SOCs with Wrapped Analog Cores\\u00a7r\\n\\n\\u00a78\\u00a7oAnuja Sehgal\\nFang Liu\\nSule Ozev\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4686\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:08:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Goel et al. (§72007§r)', author: 'Sandeep Kumar Goel; Erik Jan Marinissen', display:{Lore:['[{"text": "arXiv:0710.4687", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn-Chip Test Infrastructure Design for Optimal Multi-Site Testing of System Chips\\u00a7r\\n\\n\\u00a78\\u00a7oSandeep Kumar Goel\\nErik Jan Marinissen\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4687\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:09:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Kastensmidt et al. (§72007§r)', author: 'F. Lima Kastensmidt; L. Sterpone; L. Carro; M. Sonza Reorda', display:{Lore:['[{"text": "arXiv:0710.4688", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oF. Lima Kastensmidt\\nL. Sterpone\\nL. Carro\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4688\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:09:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Li et al. (§72007§r)', author: 'Zhuo Li; Weiping Shi', display:{Lore:['[{"text": "arXiv:0710.4691", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn O(bn^2) Time Algorithm for Optimal Buffer Insertion with b Buffer Types\\u00a7r\\n\\n\\u00a78\\u00a7oZhuo Li\\nWeiping Shi\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4691\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:11:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Kirstein et al. (§72007§r)', author: 'K. -U. Kirstein; Y. Li; M. Zimmermann; C. Vancura; T. Volden; W. H. Song; J. Lichtenberg; A. Hierlemannn', display:{Lore:['[{"text": "arXiv:0710.4692", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCantilever-Based Biosensors in CMOS Technology\\u00a7r\\n\\n\\u00a78\\u00a7oK. -U. Kirstein\\nY. Li\\nM. Zimmermann\\n+ 4 others\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4692\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:11:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Majhi et al. (§72007§r)', author: 'Ananta K. Majhi; Mohamed Azimane; Guido Gronthoud; Maurice Lousberg; Stefan Eichenberger; Fred Bowen', display:{Lore:['[{"text": "arXiv:0710.4693", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMemory Testing Under Different Stress Conditions: An Industrial Evaluation\\u00a7r\\n\\n\\u00a78\\u00a7oAnanta K. Majhi\\nMohamed Azimane\\nGuido Gronthoud\\n+ 2 others\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4693\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:14:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Agarwal et al. (§72007§r)', author: 'Aseem Agarwal; Kaviraj Chopra; David Blaauw', display:{Lore:['[{"text": "arXiv:0710.4697", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStatistical Timing Based Optimization using Gate Sizing\\u00a7r\\n\\n\\u00a78\\u00a7oAseem Agarwal\\nKaviraj Chopra\\nDavid Blaauw\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4697\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:16:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Ishihara et al. (§72007§r)', author: 'Tohru Ishihara; Farzan Fallah', display:{Lore:['[{"text": "arXiv:0710.4703", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Way Memoization Technique for Reducing Power Consumption of Caches in Application Specific Integrated Processors\\u00a7r\\n\\n\\u00a78\\u00a7oTohru Ishihara\\nFarzan Fallah\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4703\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:27:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Kim et al. (§72007§r)', author: 'Yoonjin Kim; Mary Kiemb; Chulsoo Park; Jinyong Jung; Kiyoung Choi', display:{Lore:['[{"text": "arXiv:0710.4704", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lResource Sharing and Pipelining in Coarse-Grained Reconfigurable Architecture for Domain-Specific Optimization\\u00a7r\\n\\n\\u00a78\\u00a7oYoonjin Kim\\nMary Kiemb\\nChulsoo Park\\nJinyong Jung\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4704\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:28:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Lysecky et al. (§72007§r)', author: 'Roman Lysecky; Frank Vahid', display:{Lore:['[{"text": "arXiv:0710.4705", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Study of the Speedups and Competitiveness of FPGA Soft Processor Cores using Dynamic Hardware/Software Partitioning\\u00a7r\\n\\n\\u00a78\\u00a7oRoman Lysecky\\nFrank Vahid\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4705\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:29:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Rodrigues et al. (§72007§r)', author: 'Rui Rodrigues; Joao M. P. Cardoso', display:{Lore:['[{"text": "arXiv:0710.4706", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Infrastructure to Functionally Test Designs Generated by Compilers Targeting FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oRui Rodrigues\\nJoao M. P. Cardoso\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4706\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:29:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Ogras et al. (§72007§r)', author: 'Umit Y. Ogras; Radu Marculescu', display:{Lore:['[{"text": "arXiv:0710.4707", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergy- and Performance-Driven NoC Communication Architecture Synthesis Using a Decomposition Approach\\u00a7r\\n\\n\\u00a78\\u00a7oUmit Y. Ogras\\nRadu Marculescu\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4707\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:29:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Gielen et al. (§72007§r)', author: 'Georges Gielen; Wim Dehaene; Phillip Christie; Dieter Draxelmayr; Edmond Janssens; Karen Maex; Ted Vucurevich', display:{Lore:['[{"text": "arXiv:0710.4709", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAnalog and Digital Circuit Design in 65 nm CMOS: End of the Road?\\u00a7r\\n\\n\\u00a78\\u00a7oGeorges Gielen\\nWim Dehaene\\nPhillip Christie\\n+ 3 others\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4709\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:30:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Huot et al. (§72007§r)', author: 'N. Huot; H. Dubreuil; L. Fesquet; M. Renaudin', display:{Lore:['[{"text": "arXiv:0710.4711", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA Architecture for Multi-Style Asynchronous Logic\\u00a7r\\n\\n\\u00a78\\u00a7oN. Huot\\nH. Dubreuil\\nL. Fesquet\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4711\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:32:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Asadi et al. (§72007§r)', author: 'Ghazanfar Asadi; Mehdi B. Tahoori', display:{Lore:['[{"text": "arXiv:0710.4712", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Accurate SER Estimation Method Based on Propagation Probability\\u00a7r\\n\\n\\u00a78\\u00a7oGhazanfar Asadi\\nMehdi B. Tahoori\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4712\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:33:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Neiroukh et al. (§72007§r)', author: 'Osama Neiroukh; Xiaoyu Song', display:{Lore:['[{"text": "arXiv:0710.4713", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImproving the Process-Variation Tolerance of Digital Circuits Using Gate Sizing and Statistical Techniques\\u00a7r\\n\\n\\u00a78\\u00a7oOsama Neiroukh\\nXiaoyu Song\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4713\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:33:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Yu et al. (§72007§r)', author: 'Jia Yu; Wei Wu; Xi Chen; Harry Hsieh; Jun Yang; Felice Balarin', display:{Lore:['[{"text": "arXiv:0710.4714", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAssertion-Based Design Exploration of DVS in Network Processor Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oJia Yu\\nWei Wu\\nXi Chen\\n+ 2 others\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4714\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:33:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Carter et al. (§72007§r)', author: 'Jonathan R. Carter; Sule Ozev; Daniel J. Sorin', display:{Lore:['[{"text": "arXiv:0710.4715", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCircuit-Level Modeling for Concurrent Testing of Operational Defects due to Gate Oxide Breakdown\\u00a7r\\n\\n\\u00a78\\u00a7oJonathan R. Carter\\nSule Ozev\\nDaniel J. Sorin\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4715\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:34:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Guo et al. (§72007§r)', author: 'Zhi Guo; Betul Buyukkurt; Walid Najjar; Kees Vissers', display:{Lore:['[{"text": "arXiv:0710.4716", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOptimized Generation of Data-Path from C Codes for FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oZhi Guo\\nBetul Buyukkurt\\nWalid Najjar\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4716\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:34:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Badaoui et al. (§72007§r)', author: 'Raoul F. Badaoui; Ranga Vemuri', display:{Lore:['[{"text": "arXiv:0710.4717", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMulti-Placement Structures for Fast and Optimized Placement in Analog Circuit Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oRaoul F. Badaoui\\nRanga Vemuri\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4717\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:35:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Biswas et al. (§72007§r)', author: 'Sounil Biswas; Peng Li; R. D.; Blanton; Larry T. Pileggi', display:{Lore:['[{"text": "arXiv:0710.4719", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSpecification Test Compaction for Analog Circuits and MEMS\\u00a7r\\n\\n\\u00a78\\u00a7oSounil Biswas\\nPeng Li\\nR. D.\\nBlanton\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4719\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:36:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Dhillon et al. (§72007§r)', author: 'Yuvraj Singh Dhillon; Abdulkadir Utku Diril; Abhijit Chatterjee', display:{Lore:['[{"text": "arXiv:0710.4720", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSoft-Error Tolerance Analysis and Optimization of Nanometer Circuits\\u00a7r\\n\\n\\u00a78\\u00a7oYuvraj Singh Dhillon\\nAbdulkadir Utku Diril\\nAbhijit Chatterjee\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4720\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:36:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Syri et al. (§72007§r)', author: 'Pekka Syri; Juha Hakkinen; Markku Moilanen', display:{Lore:['[{"text": "arXiv:0710.4721", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIEEE 1149.4 Compatible ABMs for Basic RF Measurements\\u00a7r\\n\\n\\u00a78\\u00a7oPekka Syri\\nJuha Hakkinen\\nMarkku Moilanen\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4721\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:36:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Chien et al. (§72007§r)', author: 'Yu-Tsun Chien; Dong Chen; Jea-Hong Lou; Gin-Kou Ma; Rob A. Rutenbar; Tamal Mukherjee', display:{Lore:['[{"text": "arXiv:0710.4722", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesigner-Driven Topology Optimization for Pipelined Analog to Digital Converters\\u00a7r\\n\\n\\u00a78\\u00a7oYu-Tsun Chien\\nDong Chen\\nJea-Hong Lou\\n+ 2 others\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4722\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:36:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Barrandon et al. (§72007§r)', author: 'L. Barrandon; S. Crand; D. Houzet', display:{Lore:['[{"text": "arXiv:0710.4724", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSystematic Figure of Merit Computation for the Design of Pipeline ADC\\u00a7r\\n\\n\\u00a78\\u00a7oL. Barrandon\\nS. Crand\\nD. Houzet\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4724\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:37:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Muller et al. (§72007§r)', author: 'Paul Muller; Armin Tajalli; Mojtaba Atarodi; Yusuf Leblebici', display:{Lore:['[{"text": "arXiv:0710.4727", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTop-Down Design of a Low-Power Multi-Channel 2.5-Gbit/s/Channel Gated Oscillator Clock-Recovery Circuit\\u00a7r\\n\\n\\u00a78\\u00a7oPaul Muller\\nArmin Tajalli\\nMojtaba Atarodi\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4727\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:38:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Kao et al. (§72007§r)', author: 'Jung-Chun Kao; Radu Marculescu', display:{Lore:['[{"text": "arXiv:0710.4728", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergy-Aware Routing for E-Textile Applications\\u00a7r\\n\\n\\u00a78\\u00a7oJung-Chun Kao\\nRadu Marculescu\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4728\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:38:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Mukhopadhyay et al. (§72007§r)', author: 'Saibal Mukhopadhyay; Swarup Bhunia; Kaushik Roy', display:{Lore:['[{"text": "arXiv:0710.4729", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lModeling and Analysis of Loading Effect in Leakage of Nano-Scaled Bulk-CMOS Logic Circuits\\u00a7r\\n\\n\\u00a78\\u00a7oSaibal Mukhopadhyay\\nSwarup Bhunia\\nKaushik Roy\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4729\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:39:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Tsai et al. (§72007§r)', author: 'Yuh-Fang Tsai; Vijaykrishnan Narayaynan; Yuan Xie; Mary Jane Irwin', display:{Lore:['[{"text": "arXiv:0710.4731", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLeakage-Aware Interconnect for On-Chip Network\\u00a7r\\n\\n\\u00a78\\u00a7oYuh-Fang Tsai\\nVijaykrishnan Narayaynan\\nYuan Xie\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4731\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:40:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Bota et al. (§72007§r)', author: 'S. A. Bota; M. Rosales; J. L. Rossello; J. Segura', display:{Lore:['[{"text": "arXiv:0710.4733", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSmart Temperature Sensor for Thermal Testing of Cell-Based ICs\\u00a7r\\n\\n\\u00a78\\u00a7oS. A. Bota\\nM. Rosales\\nJ. L. Rossello\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4733\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:41:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Pomeranz et al. (§72007§r)', author: 'Irith Pomeranz; Sudhakar M. Reddy', display:{Lore:['[{"text": "arXiv:0710.4735", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWorst-Case and Average-Case Analysis of n-Detection Test Sets\\u00a7r\\n\\n\\u00a78\\u00a7oIrith Pomeranz\\nSudhakar M. Reddy\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4735\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:42:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Lopez et al. (§72007§r)', author: 'L. Lopez; J. M. Portal; D. Nee', display:{Lore:['[{"text": "arXiv:0710.4736", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA New Embedded Measurement Structure for eDRAM Capacitor\\u00a7r\\n\\n\\u00a78\\u00a7oL. Lopez\\nJ. M. Portal\\nD. Nee\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4736\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:42:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Marcon et al. (§72007§r)', author: 'Cesar Marcon; Ney Calazans; Fernando Moraes; Altamiro Susin; Igor Reis; Fabiano Hessel', display:{Lore:['[{"text": "arXiv:0710.4738", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploring NoC Mapping Strategies: An Energy and Timing Aware Technique\\u00a7r\\n\\n\\u00a78\\u00a7oCesar Marcon\\nNey Calazans\\nFernando Moraes\\n+ 2 others\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4738\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:43:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Coburn et al. (§72007§r)', author: 'Joel Coburn; Srivaths Ravi; Anand Raghunathan', display:{Lore:['[{"text": "arXiv:0710.4742", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Accelerated Power Estimation\\u00a7r\\n\\n\\u00a78\\u00a7oJoel Coburn\\nSrivaths Ravi\\nAnand Raghunathan\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4742\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:45:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Li et al. (§72007§r)', author: 'Jin-Fu Li; Tsu-Wei Tseng; Chin-Long Wey', display:{Lore:['[{"text": "arXiv:0710.4747", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Efficient Transparent Test Scheme for Embedded Word-Oriented Memories\\u00a7r\\n\\n\\u00a78\\u00a7oJin-Fu Li\\nTsu-Wei Tseng\\nChin-Long Wey\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4747\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:48:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Klingauf (§72007§r)', author: 'Wolfgang Klingauf', display:{Lore:['[{"text": "arXiv:0710.4748", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSystematic Transaction Level Modeling of Embedded Systems with SystemC\\u00a7r\\n\\n\\u00a78\\u00a7oWolfgang Klingauf\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4748\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:49:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Wehmeyer et al. (§72007§r)', author: 'Lars Wehmeyer; Peter Marwedel', display:{Lore:['[{"text": "arXiv:0710.4751", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lInfluence of Memory Hierarchies on Predictability for Time Constrained Embedded Software\\u00a7r\\n\\n\\u00a78\\u00a7oLars Wehmeyer\\nPeter Marwedel\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4751\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:51:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Martin (§72007§r)', author: 'Philippe Martin', display:{Lore:['[{"text": "arXiv:0710.4754", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of a Virtual Component Neutral Network-on-Chip Transaction Layer\\u00a7r\\n\\n\\u00a78\\u00a7oPhilippe Martin\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4754\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:52:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Lopez-Ongil et al. (§72007§r)', author: 'Celia Lopez-Ongil; Mario Garcia-Valderas; Marta Portela-Garcia; Luis Entrena-Arrontes', display:{Lore:['[{"text": "arXiv:0710.4757", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTechniques for Fast Transient Fault Grading Based on Autonomous Emulation\\u00a7r\\n\\n\\u00a78\\u00a7oCelia Lopez-Ongil\\nMario Garcia-Valderas\\nMarta Portela-Garcia\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4757\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:53:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Rossello et al. (§72007§r)', author: 'J. L. Rossello; V. Canals; S. A. Bota; A. Keshavarzi; J. Segura', display:{Lore:['[{"text": "arXiv:0710.4759", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Fast Concurrent Power-Thermal Model for Sub-100nm Digital ICs\\u00a7r\\n\\n\\u00a78\\u00a7oJ. L. Rossello\\nV. Canals\\nS. A. Bota\\nA. Keshavarzi\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4759\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:54:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Verle et al. (§72007§r)', author: 'A. Verle; X. Michel; N. Azemard; P. Maurine; D. Auvergne', display:{Lore:['[{"text": "arXiv:0710.4760", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLow Power Oriented CMOS Circuit Optimization Protocol\\u00a7r\\n\\n\\u00a78\\u00a7oA. Verle\\nX. Michel\\nN. Azemard\\nP. Maurine\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4760\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:54:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Keezer et al. (§72007§r)', author: 'D. C. Keezer; C. Gray; A. Majid; N. Taher', display:{Lore:['[{"text": "arXiv:0710.4761", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLow-Cost Multi-Gigahertz Test Systems Using CMOS FPGAs and PECL\\u00a7r\\n\\n\\u00a78\\u00a7oD. C. Keezer\\nC. Gray\\nA. Majid\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4761\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:55:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Kitahara et al. (§72007§r)', author: 'Takeshi Kitahara; Naoyuki Kawabe; Fimihiro Minami; Katsuhiro Seta; Toshiyuki Furusawa', display:{Lore:['[{"text": "arXiv:0710.4762", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArea-Efficient Selective Multi-Threshold CMOS Design Methodology for Standby Leakage Power Reduction\\u00a7r\\n\\n\\u00a78\\u00a7oTakeshi Kitahara\\nNaoyuki Kawabe\\nFimihiro Minami\\nKatsuhiro Seta\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4762\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:55:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Beck et al. (§72007§r)', author: 'Matthias Beck; Olivier Barondeau; Martin Kaibel; Frank Poehl; Xijiang Lin; Ron Press', display:{Lore:['[{"text": "arXiv:0710.4763", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLogic Design for On-Chip Test Clock Generation - Implementation Details and Impact on Delay Test Quality\\u00a7r\\n\\n\\u00a78\\u00a7oMatthias Beck\\nOlivier Barondeau\\nMartin Kaibel\\n+ 2 others\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4763\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:55:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Link et al. (§72007§r)', author: 'G. M. Link; N. Vijaykrishnan', display:{Lore:['[{"text": "arXiv:0710.4764", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHotspot Prevention Through Runtime Reconfiguration in Network-On-Chip\\u00a7r\\n\\n\\u00a78\\u00a7oG. M. Link\\nN. Vijaykrishnan\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4764\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 09:55:48 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Bai et al. (§72007§r)', author: 'Robert Bai; Nam-Sung Kim; Tae Ho Kgil; Dennis Sylvester; Trevor Mudge', display:{Lore:['[{"text": "arXiv:0710.4794", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPower-Performance Trade-Offs in Nanometer-Scale Multi-Level Caches Considering Total Leakage\\u00a7r\\n\\n\\u00a78\\u00a7oRobert Bai\\nNam-Sung Kim\\nTae Ho Kgil\\nDennis Sylvester\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4794\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 11:51:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Amory et al. (§72007§r)', author: 'Alexandre M. Amory; Marcelo Lubaszewski; Fernando G. Moraes; Edson I. Moreno', display:{Lore:['[{"text": "arXiv:0710.4795", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTest Time Reduction Reusing Multiple Processors in a Network-on-Chip Based Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oAlexandre M. Amory\\nMarcelo Lubaszewski\\nFernando G. Moraes\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4795\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 11:52:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Resano et al. (§72007§r)', author: 'Javier Resano; Daniel Mozos; Francky Catthoor', display:{Lore:['[{"text": "arXiv:0710.4796", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Hybrid Prefetch Scheduling Heuristic to Minimize at Run-Time the Reconfiguration Overhead of Dynamically Reconfigurable Hardware\\u00a7r\\n\\n\\u00a78\\u00a7oJavier Resano\\nDaniel Mozos\\nFrancky Catthoor\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4796\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 11:53:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Ruiz-Sautua et al. (§72007§r)', author: 'R. Ruiz-Sautua; M. C. Molina; J. M. Mendias; R. Hermida', display:{Lore:['[{"text": "arXiv:0710.4801", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBehavioural Transformation to Improve Circuit Performance in High-Level Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oR. Ruiz-Sautua\\nM. C. Molina\\nJ. M. Mendias\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4801\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 11:55:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Heusala et al. (§72007§r)', author: 'Hannu Heusala; Jussi Liedes', display:{Lore:['[{"text": "arXiv:0710.4805", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lModeling of a Reconfigurable OFDM IP Block Family For an RF System Simulator\\u00a7r\\n\\n\\u00a78\\u00a7oHannu Heusala\\nJussi Liedes\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4805\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 11:57:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Tiri et al. (§72007§r)', author: 'Kris Tiri; Ingrid Verbauwhede', display:{Lore:['[{"text": "arXiv:0710.4806", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA VLSI Design Flow for Secure Side-Channel Attack Resistant ICs\\u00a7r\\n\\n\\u00a78\\u00a7oKris Tiri\\nIngrid Verbauwhede\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4806\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 11:57:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Kim et al. (§72007§r)', author: 'Young-Taek Kim; Taehun Kim; Youngduk Kim; Chulho Shin; Eui-Young Chung; Kyu-Myung Choi; Jeong-Taek Kong; Soo-Kwan Eo', display:{Lore:['[{"text": "arXiv:0710.4808", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFast and Accurate Transaction Level Modeling of an Extended AMBA2.0 Bus Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oYoung-Taek Kim\\nTaehun Kim\\nYoungduk Kim\\n+ 4 others\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4808\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 11:59:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Takach et al. (§72007§r)', author: 'Andres Takach; Bryan Bowyer; Thomas Bollaert', display:{Lore:['[{"text": "arXiv:0710.4809", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lC Based Hardware Design for Wireless Applications\\u00a7r\\n\\n\\u00a78\\u00a7oAndres Takach\\nBryan Bowyer\\nThomas Bollaert\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4809\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 11:59:48 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Silva et al. (§72007§r)', author: 'Sandro V. Silva; Sergio Bampi', display:{Lore:['[{"text": "arXiv:0710.4812", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArea and Throughput Trade-Offs in the Design of Pipelined Discrete Wavelet Transform Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oSandro V. Silva\\nSergio Bampi\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4812\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 12:00:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Papaefstathiou et al. (§72007§r)', author: 'I. Papaefstathiou; T. Orphanoudakis; G. Kornaros; C. Kachris; I. Mavroidis; A. Nikologiannis', display:{Lore:['[{"text": "arXiv:0710.4813", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lQueue Management in Network Processors\\u00a7r\\n\\n\\u00a78\\u00a7oI. Papaefstathiou\\nT. Orphanoudakis\\nG. Kornaros\\n+ 2 others\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4813\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 12:00:48 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Duller et al. (§72007§r)', author: 'Andrew Duller; Daniel Towner; Gajinder Panesar; Alan Gray; Will Robbins', display:{Lore:['[{"text": "arXiv:0710.4814", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lpicoArray Technology: The Tool\'s Story\\u00a7r\\n\\n\\u00a78\\u00a7oAndrew Duller\\nDaniel Towner\\nGajinder Panesar\\nAlan Gray\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4814\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 12:01:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Biswas et al. (§72007§r)', author: 'Partha Biswas; Sudarshan Banerjee; Nikil Dutt; Laura Pozzi; Paolo Ienne', display:{Lore:['[{"text": "arXiv:0710.4820", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lISEGEN: Generation of High-Quality Instruction Set Extensions by Iterative Improvement\\u00a7r\\n\\n\\u00a78\\u00a7oPartha Biswas\\nSudarshan Banerjee\\nNikil Dutt\\nLaura Pozzi\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4820\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe - DATE\'05, Munich :\\n  Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 12:04:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Pradeep et al. (§72007§r)', author: 'R. Pradeep; S. Vinay; Sanjay Burman; V. Kamakoti', display:{Lore:['[{"text": "arXiv:0710.4824", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA based Agile Algorithm-On-Demand Co-Processor\\u00a7r\\n\\n\\u00a78\\u00a7oR. Pradeep\\nS. Vinay\\nSanjay Burman\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4824\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 12:04:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Lyons (§72007§r)', author: 'Wayne Lyons', display:{Lore:['[{"text": "arXiv:0710.4825", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMeeting the Embedded Design Needs of Automotive Applications\\u00a7r\\n\\n\\u00a78\\u00a7oWayne Lyons\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4825\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 12:05:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Jeffrey et al. (§72007§r)', author: 'C. Jeffrey; R. Cutajar; S. Prosser; M. Lickess; A. Richardson; S. Riches', display:{Lore:['[{"text": "arXiv:0710.4826", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Integration of On-Line Monitoring and Reconfiguration Functions using EDAA - European design and Automation Association1149.4 Into a Safety Critical Automotive Electronic Control Unit\\u00a7r\\n\\n\\u00a78\\u00a7oC. Jeffrey\\nR. Cutajar\\nS. Prosser\\n+ 2 others\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4826\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 12:06:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Mayer et al. (§72007§r)', author: 'A. Mayer; H. Siebert; K. D. Mcdonald-Maier', display:{Lore:['[{"text": "arXiv:0710.4827", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDebug Support, Calibration and Emulation for Multiple Processor and Powertrain Control SoCs\\u00a7r\\n\\n\\u00a78\\u00a7oA. Mayer\\nH. Siebert\\nK. D. Mcdonald-Maier\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4827\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 12:07:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Conti (§72007§r)', author: 'Massimo Conti', display:{Lore:['[{"text": "arXiv:0710.4832", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSystemC Analysis of a New Dynamic Power Management Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oMassimo Conti\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4832\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 12:10:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Chappell et al. (§72007§r)', author: 'Steve Chappell; Alistair Macarthur; Dan Preston; Dave Olmstead; Bob Flint; Chris Sullivan', display:{Lore:['[{"text": "arXiv:0710.4833", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploiting Real-Time FPGA Based Adaptive Systems Technology for Real-Time Sensor Fusion in Next Generation Automotive Safety Systems\\u00a7r\\n\\n\\u00a78\\u00a7oSteve Chappell\\nAlistair Macarthur\\nDan Preston\\n+ 2 others\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4833\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 12:11:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Fanucci et al. (§72007§r)', author: 'L. Fanucci; A. Giambastiani; F. Iozzi; C. Marino; A. Rocchi', display:{Lore:['[{"text": "arXiv:0710.4834", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPlatform Based Design for Automotive Sensor Conditioning\\u00a7r\\n\\n\\u00a78\\u00a7oL. Fanucci\\nA. Giambastiani\\nF. Iozzi\\nC. Marino\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4834\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 12:12:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Sandner et al. (§72007§r)', author: 'Christoph Sandner; Martin Clara; Andreas Santner; Thomas Hartig; Franz Kuttner', display:{Lore:['[{"text": "arXiv:0710.4838", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 6bit, 1.2GSps Low-Power Flash-ADC in 0.13\\u03bcm Digital CMOS\\u00a7r\\n\\n\\u00a78\\u00a7oChristoph Sandner\\nMartin Clara\\nAndreas Santner\\nThomas Hartig\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4838\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 12:15:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Andersen et al. (§72007§r)', author: 'Terje N. Andersen; Atle Briskemyr; Frode Telsto; Johnny Bjornsen; Thomas E. Bonnerud; Bjornar Hernes; Oystein Moldsvor', display:{Lore:['[{"text": "arXiv:0710.4839", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 97mW 110MS/s 12b Pipeline ADC Implemented in 0.18\\u03bcm Digital CMOS\\u00a7r\\n\\n\\u00a78\\u00a7oTerje N. Andersen\\nAtle Briskemyr\\nFrode Telsto\\n+ 3 others\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4839\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 12:16:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Bernardi et al. (§72007§r)', author: 'P. Bernardi; G. Masera; F. Quaglio; M. Sonza Reorda', display:{Lore:['[{"text": "arXiv:0710.4840", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTesting Logic Cores using a BIST P1500 Compliant Approach: A Case of Study\\u00a7r\\n\\n\\u00a78\\u00a7oP. Bernardi\\nG. Masera\\nF. Quaglio\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4840\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 12:17:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Hillman (§72007§r)', author: 'Dan Hillman', display:{Lore:['[{"text": "arXiv:0710.4842", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUsing Mobilize Power Management IP for Dynamic     Static Power Reduction in SoC at 130 nm\\u00a7r\\n\\n\\u00a78\\u00a7oDan Hillman\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4842\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 12:18:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Mello et al. (§72007§r)', author: 'Aline Mello; Leandro Moller; Ney Calazans; Fernando Moraes', display:{Lore:['[{"text": "arXiv:0710.4843", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMultiNoC: A Multiprocessing System Enabled by a Network on Chip\\u00a7r\\n\\n\\u00a78\\u00a7oAline Mello\\nLeandro Moller\\nNey Calazans\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4843\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 12:19:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Galanis et al. (§72007§r)', author: 'M. D. Galanis; A. Milidonis; G. Theodoridis; D. Soudris; C. E. Goutis', display:{Lore:['[{"text": "arXiv:0710.4844", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Partitioning Methodology for Accelerating Applications in Hybrid Reconfigurable Platforms\\u00a7r\\n\\n\\u00a78\\u00a7oM. D. Galanis\\nA. Milidonis\\nG. Theodoridis\\nD. Soudris\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4844\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 12:20:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Rissa et al. (§72007§r)', author: 'Tero Rissa; Adam Donlin; Wayne Luk', display:{Lore:['[{"text": "arXiv:0710.4845", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEvaluation of SystemC Modelling of Reconfigurable Embedded Systems\\u00a7r\\n\\n\\u00a78\\u00a7oTero Rissa\\nAdam Donlin\\nWayne Luk\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4845\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 12:21:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Ullmann et al. (§72007§r)', author: 'Michael Ullmann; Wansheng Jin; Jurgen Becker', display:{Lore:['[{"text": "arXiv:0710.4850", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Support for QoS-based Function Allocation in Reconfigurable Systems\\u00a7r\\n\\n\\u00a78\\u00a7oMichael Ullmann\\nWansheng Jin\\nJurgen Becker\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.4850\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDans Design, Automation and Test in Europe | Designers\'Forum -\\n  DATE\'05, Munich : Allemagne (2005)\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 25 Oct 2007 12:24:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted on behalf of EDAA (http://www.edaa.com/)\\u00a7r"}']}
{title:'Cerato et al. (§72007§r)', author: 'Barbara Cerato; Guido Masera; Emanuele Viterbo', display:{Lore:['[{"text": "arXiv:0711.2383", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDecoding the Golden Code: a VLSI design\\u00a7r\\n\\n\\u00a78\\u00a7oBarbara Cerato\\nGuido Masera\\nEmanuele Viterbo\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0711.2383\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 15 Nov 2007 11:55:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o25 pages, 10 figures\\u00a7r"}']}
{title:'Thapliyal et al. (§72007§r)', author: 'Himanshu Thapliyal; Hamid R. Arabnia; Rajnish Bajpai; Kamal K. Sharma', display:{Lore:['[{"text": "arXiv:0711.2671", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCombined Integer and Variable Precision (CIVP) Floating Point Multiplication Architecture for FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oHimanshu Thapliyal\\nHamid R. Arabnia\\nRajnish Bajpai\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0711.2671\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 16 Nov 2007 20:18:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished in Proceedings of the 2007 International Conference on Paralleland Distributed Processing Techniquesand Applications (PDPTA\'07), Las Vegas, U.S.A, June 2007, Volume1, pp. 449-450.(CSREA Press)\\u00a7r"}']}
{title:'Thapliyal et al. (§72007§r)', author: 'Himanshu Thapliyal; Hamid R. Arabnia; Rajnish Bajpai; Kamal K. Sharma', display:{Lore:['[{"text": "arXiv:0711.2674", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPartial Reversible Gates(PRG) for Reversible BCD Arithmetic\\u00a7r\\n\\n\\u00a78\\u00a7oHimanshu Thapliyal\\nHamid R. Arabnia\\nRajnish Bajpai\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0711.2674\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 16 Nov 2007 20:25:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished in Proceedings of the 2007 International Conference on Computer Design(CDES\'07), Las Vegas, U.S.A, June 2007, pp. 90-91(CSREA Press)\\u00a7r"}']}
{title:'Marzulo et al. (§72007§r)', author: 'Leandro A. J. Marzulo; Felipe M. G. França; Vítor Santos Costa', display:{Lore:['[{"text": "arXiv:0712.1167", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTransactional WaveCache: Towards Speculative and Out-of-Order DataFlow Execution of Memory Operations\\u00a7r\\n\\n\\u00a78\\u00a7oLeandro A. J. Marzulo\\nFelipe M. G. Fran\\u00e7a\\nV\\u00edtor Santos Costa\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0712.1167\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 7 Dec 2007 15:59:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted to ACM International Conference on Computing Frontiers 2008, http://www.computingfrontiers.org/, 20 pages\\u00a7r"}']}
{title:'Chee et al. (§72007§r)', author: 'Yeow Meng Chee; Charles J. Colbourn; Alan C. H. Ling', display:{Lore:['[{"text": "arXiv:0712.2640", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DM\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOptimal Memoryless Encoding for Low Power Off-Chip Data Buses\\u00a7r\\n\\n\\u00a78\\u00a7oYeow Meng Chee\\nCharles J. Colbourn\\nAlan C. H. Ling\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0712.2640\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/1233501.1233575\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 17 Dec 2007 06:37:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oProceedings of the 2006 IEEE/ACM international Conference on Computer-Aided Design (San Jose, California, November 05 - 09, 2006). ICCAD \'06. ACM, New York, NY, 369-374\\u00a7r"}']}
{title:'Gammaitoni (§72007§r)', author: 'Luca Gammaitoni', display:{Lore:['[{"text": "arXiv:cs/0702062", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNoise Limited Computational Speed\\u00a7r\\n\\n\\u00a78\\u00a7oLuca Gammaitoni\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0702062\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1063/1.2817968\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nL. Gammaitoni, Applied Physics Letters, 11/2007, Volume 91, p.3,\\n  (2007)\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 11 Feb 2007 09:52:12 GMT)\\u00a7r"}']}
{title:'Adamatzky (§72007§r)', author: 'Andrew Adamatzky', display:{Lore:['[{"text": "arXiv:cs/0703128", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPhysarum machine: Implementation of Kolmogorov-Uspensky machine in biological substrat\\u00a7r\\n\\n\\u00a78\\u00a7oAndrew Adamatzky\\u00a7r\\n\\n\\u00a772007\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7ncs/0703128\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1142/S0129626407003150\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nParalllel Processing Letters Vol. 17, No. 4 (December 2007) pp.\\n  455-467\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 8 Apr 2007 08:29:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oFirst presented at Los Alamos \\"UnconventionalComputation 2007\\" conference, Santa Fe, NM, 20-23 March 2007\\u00a7r"}']}
