core core core core trishul singl pass optim level inclus data cach hierarchi select process real time mpsoc mohammad shihabul haqu akash kumar yajun qiang shaobo luo depart electr comput engin nation univers singapor email elemsh akash elehi elewuqia abstract hitherto discov approach analyz execu tion time real time applic cach erarchi setup applic optim level inclus data cach hierarchi reduc cost space energi consumpt satisfi time deadlin real time multi processor system chip mpsoc brute forc proach year complet altern memori access trace driven crude estim method cach hierarchi compromis accuraci articl time propos fast accur trace driven approach optim real time applic level inclus data cach hierarchi propos approach trishul predict optim cach erarchi perform util optim cach hierarchi trishul cach hierarchi time smaller size time faster compar suggest state art crude trace driven level inclus cach hierarchi select approach applic trace analyz introduct guarante execut time perform stingi regular generous stingi regular generous stingi regular generous tam tam tas tas tap tap ispass cach level methodolog simul cach pass singl ross gordon zang aspdac methodolog simul cach pass singl level spac ross gordon zang product xtensa xtensa rtas cach associ set cach data analysi time harmon whalley heali mueller white ric sigmet analysi perform cach method simul driven trace baer wang syst comput tran acm tree binomi general simul cach associ set abraham sugumar ecrt behavior cach data depend input analysi time case worst ernst staschulat juli develop journal ibm microarchitectur system joyner eickemey tendler kalla sinharoy syst distrib parallel tran ieee simul cach driven trace algorithm parallel massiv lubachevski greenberg nicol unsw cse report technic mpsoc base deadlin approach simul cach level rapid dimsim parameswaran ambros ragel roshan haqu simul comput model tran acm stream instruct util techniqu compress trace pass singl milenkov milenkov trace compress 