
RecuDriver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e3ac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005dc  0800e540  0800e540  0001e540  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800eb1c  0800eb1c  0001eb1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800eb24  0800eb24  0001eb24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800eb28  0800eb28  0001eb28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000684  20000000  0800eb2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020684  2**0
                  CONTENTS
  8 .bss          00001224  20000684  20000684  00020684  2**2
                  ALLOC
  9 ._user_heap_stack 00000c00  200018a8  200018a8  00020684  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020684  2**0
                  CONTENTS, READONLY
 11 .debug_info   00023142  00000000  00000000  000206b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00004603  00000000  00000000  000437f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001ce8  00000000  00000000  00047e00  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001b48  00000000  00000000  00049ae8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000ecba  00000000  00000000  0004b630  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00009202  00000000  00000000  0005a2ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000634ec  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008c88  00000000  00000000  00063568  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000684 	.word	0x20000684
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e524 	.word	0x0800e524

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000688 	.word	0x20000688
 80001cc:	0800e524 	.word	0x0800e524

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_ldivmod>:
 8000ba0:	b97b      	cbnz	r3, 8000bc2 <__aeabi_ldivmod+0x22>
 8000ba2:	b972      	cbnz	r2, 8000bc2 <__aeabi_ldivmod+0x22>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bfbe      	ittt	lt
 8000ba8:	2000      	movlt	r0, #0
 8000baa:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000bae:	e006      	blt.n	8000bbe <__aeabi_ldivmod+0x1e>
 8000bb0:	bf08      	it	eq
 8000bb2:	2800      	cmpeq	r0, #0
 8000bb4:	bf1c      	itt	ne
 8000bb6:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000bba:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbe:	f000 b9c5 	b.w	8000f4c <__aeabi_idiv0>
 8000bc2:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bca:	2900      	cmp	r1, #0
 8000bcc:	db09      	blt.n	8000be2 <__aeabi_ldivmod+0x42>
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	db1a      	blt.n	8000c08 <__aeabi_ldivmod+0x68>
 8000bd2:	f000 f84d 	bl	8000c70 <__udivmoddi4>
 8000bd6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bde:	b004      	add	sp, #16
 8000be0:	4770      	bx	lr
 8000be2:	4240      	negs	r0, r0
 8000be4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	db1b      	blt.n	8000c24 <__aeabi_ldivmod+0x84>
 8000bec:	f000 f840 	bl	8000c70 <__udivmoddi4>
 8000bf0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf8:	b004      	add	sp, #16
 8000bfa:	4240      	negs	r0, r0
 8000bfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c00:	4252      	negs	r2, r2
 8000c02:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c06:	4770      	bx	lr
 8000c08:	4252      	negs	r2, r2
 8000c0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c0e:	f000 f82f 	bl	8000c70 <__udivmoddi4>
 8000c12:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c1a:	b004      	add	sp, #16
 8000c1c:	4240      	negs	r0, r0
 8000c1e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c22:	4770      	bx	lr
 8000c24:	4252      	negs	r2, r2
 8000c26:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c2a:	f000 f821 	bl	8000c70 <__udivmoddi4>
 8000c2e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c36:	b004      	add	sp, #16
 8000c38:	4252      	negs	r2, r2
 8000c3a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c3e:	4770      	bx	lr

08000c40 <__aeabi_uldivmod>:
 8000c40:	b953      	cbnz	r3, 8000c58 <__aeabi_uldivmod+0x18>
 8000c42:	b94a      	cbnz	r2, 8000c58 <__aeabi_uldivmod+0x18>
 8000c44:	2900      	cmp	r1, #0
 8000c46:	bf08      	it	eq
 8000c48:	2800      	cmpeq	r0, #0
 8000c4a:	bf1c      	itt	ne
 8000c4c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c50:	f04f 30ff 	movne.w	r0, #4294967295
 8000c54:	f000 b97a 	b.w	8000f4c <__aeabi_idiv0>
 8000c58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c60:	f000 f806 	bl	8000c70 <__udivmoddi4>
 8000c64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c6c:	b004      	add	sp, #16
 8000c6e:	4770      	bx	lr

08000c70 <__udivmoddi4>:
 8000c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c74:	468c      	mov	ip, r1
 8000c76:	460d      	mov	r5, r1
 8000c78:	4604      	mov	r4, r0
 8000c7a:	9e08      	ldr	r6, [sp, #32]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d151      	bne.n	8000d24 <__udivmoddi4+0xb4>
 8000c80:	428a      	cmp	r2, r1
 8000c82:	4617      	mov	r7, r2
 8000c84:	d96d      	bls.n	8000d62 <__udivmoddi4+0xf2>
 8000c86:	fab2 fe82 	clz	lr, r2
 8000c8a:	f1be 0f00 	cmp.w	lr, #0
 8000c8e:	d00b      	beq.n	8000ca8 <__udivmoddi4+0x38>
 8000c90:	f1ce 0c20 	rsb	ip, lr, #32
 8000c94:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c98:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c9c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ca0:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ca4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ca8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000cac:	0c25      	lsrs	r5, r4, #16
 8000cae:	fbbc f8fa 	udiv	r8, ip, sl
 8000cb2:	fa1f f987 	uxth.w	r9, r7
 8000cb6:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cba:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000cbe:	fb08 f309 	mul.w	r3, r8, r9
 8000cc2:	42ab      	cmp	r3, r5
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x6c>
 8000cc6:	19ed      	adds	r5, r5, r7
 8000cc8:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ccc:	f080 8123 	bcs.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd0:	42ab      	cmp	r3, r5
 8000cd2:	f240 8120 	bls.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd6:	f1a8 0802 	sub.w	r8, r8, #2
 8000cda:	443d      	add	r5, r7
 8000cdc:	1aed      	subs	r5, r5, r3
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000ce4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000ce8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cec:	fb00 f909 	mul.w	r9, r0, r9
 8000cf0:	45a1      	cmp	r9, r4
 8000cf2:	d909      	bls.n	8000d08 <__udivmoddi4+0x98>
 8000cf4:	19e4      	adds	r4, r4, r7
 8000cf6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfa:	f080 810a 	bcs.w	8000f12 <__udivmoddi4+0x2a2>
 8000cfe:	45a1      	cmp	r9, r4
 8000d00:	f240 8107 	bls.w	8000f12 <__udivmoddi4+0x2a2>
 8000d04:	3802      	subs	r0, #2
 8000d06:	443c      	add	r4, r7
 8000d08:	eba4 0409 	sub.w	r4, r4, r9
 8000d0c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d10:	2100      	movs	r1, #0
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	d061      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d16:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	6034      	str	r4, [r6, #0]
 8000d1e:	6073      	str	r3, [r6, #4]
 8000d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d24:	428b      	cmp	r3, r1
 8000d26:	d907      	bls.n	8000d38 <__udivmoddi4+0xc8>
 8000d28:	2e00      	cmp	r6, #0
 8000d2a:	d054      	beq.n	8000dd6 <__udivmoddi4+0x166>
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d32:	4608      	mov	r0, r1
 8000d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d38:	fab3 f183 	clz	r1, r3
 8000d3c:	2900      	cmp	r1, #0
 8000d3e:	f040 808e 	bne.w	8000e5e <__udivmoddi4+0x1ee>
 8000d42:	42ab      	cmp	r3, r5
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xdc>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80fa 	bhi.w	8000f40 <__udivmoddi4+0x2d0>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb65 0503 	sbc.w	r5, r5, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	46ac      	mov	ip, r5
 8000d56:	2e00      	cmp	r6, #0
 8000d58:	d03f      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d5a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	b912      	cbnz	r2, 8000d6a <__udivmoddi4+0xfa>
 8000d64:	2701      	movs	r7, #1
 8000d66:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d6a:	fab7 fe87 	clz	lr, r7
 8000d6e:	f1be 0f00 	cmp.w	lr, #0
 8000d72:	d134      	bne.n	8000dde <__udivmoddi4+0x16e>
 8000d74:	1beb      	subs	r3, r5, r7
 8000d76:	0c3a      	lsrs	r2, r7, #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d82:	0c25      	lsrs	r5, r4, #16
 8000d84:	fb02 3318 	mls	r3, r2, r8, r3
 8000d88:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d8c:	fb0c f308 	mul.w	r3, ip, r8
 8000d90:	42ab      	cmp	r3, r5
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x134>
 8000d94:	19ed      	adds	r5, r5, r7
 8000d96:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x132>
 8000d9c:	42ab      	cmp	r3, r5
 8000d9e:	f200 80d1 	bhi.w	8000f44 <__udivmoddi4+0x2d4>
 8000da2:	4680      	mov	r8, r0
 8000da4:	1aed      	subs	r5, r5, r3
 8000da6:	b2a3      	uxth	r3, r4
 8000da8:	fbb5 f0f2 	udiv	r0, r5, r2
 8000dac:	fb02 5510 	mls	r5, r2, r0, r5
 8000db0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000db4:	fb0c fc00 	mul.w	ip, ip, r0
 8000db8:	45a4      	cmp	ip, r4
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x15c>
 8000dbc:	19e4      	adds	r4, r4, r7
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x15a>
 8000dc4:	45a4      	cmp	ip, r4
 8000dc6:	f200 80b8 	bhi.w	8000f3a <__udivmoddi4+0x2ca>
 8000dca:	4618      	mov	r0, r3
 8000dcc:	eba4 040c 	sub.w	r4, r4, ip
 8000dd0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dd4:	e79d      	b.n	8000d12 <__udivmoddi4+0xa2>
 8000dd6:	4631      	mov	r1, r6
 8000dd8:	4630      	mov	r0, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	f1ce 0420 	rsb	r4, lr, #32
 8000de2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000de6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dea:	fa20 f804 	lsr.w	r8, r0, r4
 8000dee:	0c3a      	lsrs	r2, r7, #16
 8000df0:	fa25 f404 	lsr.w	r4, r5, r4
 8000df4:	ea48 0803 	orr.w	r8, r8, r3
 8000df8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000dfc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e00:	fb02 4411 	mls	r4, r2, r1, r4
 8000e04:	fa1f fc87 	uxth.w	ip, r7
 8000e08:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e0c:	fb01 f30c 	mul.w	r3, r1, ip
 8000e10:	42ab      	cmp	r3, r5
 8000e12:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e16:	d909      	bls.n	8000e2c <__udivmoddi4+0x1bc>
 8000e18:	19ed      	adds	r5, r5, r7
 8000e1a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e1e:	f080 808a 	bcs.w	8000f36 <__udivmoddi4+0x2c6>
 8000e22:	42ab      	cmp	r3, r5
 8000e24:	f240 8087 	bls.w	8000f36 <__udivmoddi4+0x2c6>
 8000e28:	3902      	subs	r1, #2
 8000e2a:	443d      	add	r5, r7
 8000e2c:	1aeb      	subs	r3, r5, r3
 8000e2e:	fa1f f588 	uxth.w	r5, r8
 8000e32:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e36:	fb02 3310 	mls	r3, r2, r0, r3
 8000e3a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e3e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e42:	42ab      	cmp	r3, r5
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x1e6>
 8000e46:	19ed      	adds	r5, r5, r7
 8000e48:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4c:	d26f      	bcs.n	8000f2e <__udivmoddi4+0x2be>
 8000e4e:	42ab      	cmp	r3, r5
 8000e50:	d96d      	bls.n	8000f2e <__udivmoddi4+0x2be>
 8000e52:	3802      	subs	r0, #2
 8000e54:	443d      	add	r5, r7
 8000e56:	1aeb      	subs	r3, r5, r3
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	e78f      	b.n	8000d7e <__udivmoddi4+0x10e>
 8000e5e:	f1c1 0720 	rsb	r7, r1, #32
 8000e62:	fa22 f807 	lsr.w	r8, r2, r7
 8000e66:	408b      	lsls	r3, r1
 8000e68:	fa05 f401 	lsl.w	r4, r5, r1
 8000e6c:	ea48 0303 	orr.w	r3, r8, r3
 8000e70:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e74:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e7e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e82:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e86:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e8a:	fa1f f883 	uxth.w	r8, r3
 8000e8e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e92:	fb09 f408 	mul.w	r4, r9, r8
 8000e96:	42ac      	cmp	r4, r5
 8000e98:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ea0:	d908      	bls.n	8000eb4 <__udivmoddi4+0x244>
 8000ea2:	18ed      	adds	r5, r5, r3
 8000ea4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ea8:	d243      	bcs.n	8000f32 <__udivmoddi4+0x2c2>
 8000eaa:	42ac      	cmp	r4, r5
 8000eac:	d941      	bls.n	8000f32 <__udivmoddi4+0x2c2>
 8000eae:	f1a9 0902 	sub.w	r9, r9, #2
 8000eb2:	441d      	add	r5, r3
 8000eb4:	1b2d      	subs	r5, r5, r4
 8000eb6:	fa1f fe8e 	uxth.w	lr, lr
 8000eba:	fbb5 f0fc 	udiv	r0, r5, ip
 8000ebe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ec2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000ec6:	fb00 f808 	mul.w	r8, r0, r8
 8000eca:	45a0      	cmp	r8, r4
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x26e>
 8000ece:	18e4      	adds	r4, r4, r3
 8000ed0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ed4:	d229      	bcs.n	8000f2a <__udivmoddi4+0x2ba>
 8000ed6:	45a0      	cmp	r8, r4
 8000ed8:	d927      	bls.n	8000f2a <__udivmoddi4+0x2ba>
 8000eda:	3802      	subs	r0, #2
 8000edc:	441c      	add	r4, r3
 8000ede:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ee2:	eba4 0408 	sub.w	r4, r4, r8
 8000ee6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eea:	454c      	cmp	r4, r9
 8000eec:	46c6      	mov	lr, r8
 8000eee:	464d      	mov	r5, r9
 8000ef0:	d315      	bcc.n	8000f1e <__udivmoddi4+0x2ae>
 8000ef2:	d012      	beq.n	8000f1a <__udivmoddi4+0x2aa>
 8000ef4:	b156      	cbz	r6, 8000f0c <__udivmoddi4+0x29c>
 8000ef6:	ebba 030e 	subs.w	r3, sl, lr
 8000efa:	eb64 0405 	sbc.w	r4, r4, r5
 8000efe:	fa04 f707 	lsl.w	r7, r4, r7
 8000f02:	40cb      	lsrs	r3, r1
 8000f04:	431f      	orrs	r7, r3
 8000f06:	40cc      	lsrs	r4, r1
 8000f08:	6037      	str	r7, [r6, #0]
 8000f0a:	6074      	str	r4, [r6, #4]
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	4618      	mov	r0, r3
 8000f14:	e6f8      	b.n	8000d08 <__udivmoddi4+0x98>
 8000f16:	4690      	mov	r8, r2
 8000f18:	e6e0      	b.n	8000cdc <__udivmoddi4+0x6c>
 8000f1a:	45c2      	cmp	sl, r8
 8000f1c:	d2ea      	bcs.n	8000ef4 <__udivmoddi4+0x284>
 8000f1e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f22:	eb69 0503 	sbc.w	r5, r9, r3
 8000f26:	3801      	subs	r0, #1
 8000f28:	e7e4      	b.n	8000ef4 <__udivmoddi4+0x284>
 8000f2a:	4628      	mov	r0, r5
 8000f2c:	e7d7      	b.n	8000ede <__udivmoddi4+0x26e>
 8000f2e:	4640      	mov	r0, r8
 8000f30:	e791      	b.n	8000e56 <__udivmoddi4+0x1e6>
 8000f32:	4681      	mov	r9, r0
 8000f34:	e7be      	b.n	8000eb4 <__udivmoddi4+0x244>
 8000f36:	4601      	mov	r1, r0
 8000f38:	e778      	b.n	8000e2c <__udivmoddi4+0x1bc>
 8000f3a:	3802      	subs	r0, #2
 8000f3c:	443c      	add	r4, r7
 8000f3e:	e745      	b.n	8000dcc <__udivmoddi4+0x15c>
 8000f40:	4608      	mov	r0, r1
 8000f42:	e708      	b.n	8000d56 <__udivmoddi4+0xe6>
 8000f44:	f1a8 0802 	sub.w	r8, r8, #2
 8000f48:	443d      	add	r5, r7
 8000f4a:	e72b      	b.n	8000da4 <__udivmoddi4+0x134>

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f54:	4a0e      	ldr	r2, [pc, #56]	; (8000f90 <HAL_Init+0x40>)
 8000f56:	4b0e      	ldr	r3, [pc, #56]	; (8000f90 <HAL_Init+0x40>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f60:	4a0b      	ldr	r2, [pc, #44]	; (8000f90 <HAL_Init+0x40>)
 8000f62:	4b0b      	ldr	r3, [pc, #44]	; (8000f90 <HAL_Init+0x40>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f6c:	4a08      	ldr	r2, [pc, #32]	; (8000f90 <HAL_Init+0x40>)
 8000f6e:	4b08      	ldr	r3, [pc, #32]	; (8000f90 <HAL_Init+0x40>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f78:	2003      	movs	r0, #3
 8000f7a:	f000 fc87 	bl	800188c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f7e:	200f      	movs	r0, #15
 8000f80:	f000 f808 	bl	8000f94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f84:	f007 f9e0 	bl	8008348 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f88:	2300      	movs	r3, #0
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	40023c00 	.word	0x40023c00

08000f94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f9c:	4b12      	ldr	r3, [pc, #72]	; (8000fe8 <HAL_InitTick+0x54>)
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	4b12      	ldr	r3, [pc, #72]	; (8000fec <HAL_InitTick+0x58>)
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000faa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f000 fc9f 	bl	80018f6 <HAL_SYSTICK_Config>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e00e      	b.n	8000fe0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2b0f      	cmp	r3, #15
 8000fc6:	d80a      	bhi.n	8000fde <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	6879      	ldr	r1, [r7, #4]
 8000fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000fd0:	f000 fc67 	bl	80018a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fd4:	4a06      	ldr	r2, [pc, #24]	; (8000ff0 <HAL_InitTick+0x5c>)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	e000      	b.n	8000fe0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fde:	2301      	movs	r3, #1
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3708      	adds	r7, #8
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	20000010 	.word	0x20000010
 8000fec:	20000004 	.word	0x20000004
 8000ff0:	20000000 	.word	0x20000000

08000ff4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ff8:	4b06      	ldr	r3, [pc, #24]	; (8001014 <HAL_IncTick+0x20>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	4b06      	ldr	r3, [pc, #24]	; (8001018 <HAL_IncTick+0x24>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4413      	add	r3, r2
 8001004:	4a04      	ldr	r2, [pc, #16]	; (8001018 <HAL_IncTick+0x24>)
 8001006:	6013      	str	r3, [r2, #0]
}
 8001008:	bf00      	nop
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	20000004 	.word	0x20000004
 8001018:	200013c8 	.word	0x200013c8

0800101c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  return uwTick;
 8001020:	4b03      	ldr	r3, [pc, #12]	; (8001030 <HAL_GetTick+0x14>)
 8001022:	681b      	ldr	r3, [r3, #0]
}
 8001024:	4618      	mov	r0, r3
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	200013c8 	.word	0x200013c8

08001034 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800103c:	2300      	movs	r3, #0
 800103e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d101      	bne.n	800104a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001046:	2301      	movs	r3, #1
 8001048:	e033      	b.n	80010b2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104e:	2b00      	cmp	r3, #0
 8001050:	d109      	bne.n	8001066 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f007 f9a4 	bl	80083a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2200      	movs	r2, #0
 800105c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2200      	movs	r2, #0
 8001062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106a:	f003 0310 	and.w	r3, r3, #16
 800106e:	2b00      	cmp	r3, #0
 8001070:	d118      	bne.n	80010a4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001076:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800107a:	f023 0302 	bic.w	r3, r3, #2
 800107e:	f043 0202 	orr.w	r2, r3, #2
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001086:	6878      	ldr	r0, [r7, #4]
 8001088:	f000 f93c 	bl	8001304 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2200      	movs	r2, #0
 8001090:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001096:	f023 0303 	bic.w	r3, r3, #3
 800109a:	f043 0201 	orr.w	r2, r3, #1
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	641a      	str	r2, [r3, #64]	; 0x40
 80010a2:	e001      	b.n	80010a8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80010a4:	2301      	movs	r3, #1
 80010a6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2200      	movs	r2, #0
 80010ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80010b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3710      	adds	r7, #16
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
	...

080010bc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80010bc:	b490      	push	{r4, r7}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80010c6:	2300      	movs	r3, #0
 80010c8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d101      	bne.n	80010d8 <HAL_ADC_ConfigChannel+0x1c>
 80010d4:	2302      	movs	r3, #2
 80010d6:	e107      	b.n	80012e8 <HAL_ADC_ConfigChannel+0x22c>
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2201      	movs	r2, #1
 80010dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2b09      	cmp	r3, #9
 80010e6:	d926      	bls.n	8001136 <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	68d9      	ldr	r1, [r3, #12]
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	4618      	mov	r0, r3
 80010fa:	4603      	mov	r3, r0
 80010fc:	005b      	lsls	r3, r3, #1
 80010fe:	4403      	add	r3, r0
 8001100:	3b1e      	subs	r3, #30
 8001102:	2007      	movs	r0, #7
 8001104:	fa00 f303 	lsl.w	r3, r0, r3
 8001108:	43db      	mvns	r3, r3
 800110a:	400b      	ands	r3, r1
 800110c:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	68d9      	ldr	r1, [r3, #12]
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	6898      	ldr	r0, [r3, #8]
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	b29b      	uxth	r3, r3
 8001122:	461c      	mov	r4, r3
 8001124:	4623      	mov	r3, r4
 8001126:	005b      	lsls	r3, r3, #1
 8001128:	4423      	add	r3, r4
 800112a:	3b1e      	subs	r3, #30
 800112c:	fa00 f303 	lsl.w	r3, r0, r3
 8001130:	430b      	orrs	r3, r1
 8001132:	60d3      	str	r3, [r2, #12]
 8001134:	e023      	b.n	800117e <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	6919      	ldr	r1, [r3, #16]
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	b29b      	uxth	r3, r3
 8001146:	4618      	mov	r0, r3
 8001148:	4603      	mov	r3, r0
 800114a:	005b      	lsls	r3, r3, #1
 800114c:	4403      	add	r3, r0
 800114e:	2007      	movs	r0, #7
 8001150:	fa00 f303 	lsl.w	r3, r0, r3
 8001154:	43db      	mvns	r3, r3
 8001156:	400b      	ands	r3, r1
 8001158:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	6919      	ldr	r1, [r3, #16]
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	6898      	ldr	r0, [r3, #8]
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	b29b      	uxth	r3, r3
 800116e:	461c      	mov	r4, r3
 8001170:	4623      	mov	r3, r4
 8001172:	005b      	lsls	r3, r3, #1
 8001174:	4423      	add	r3, r4
 8001176:	fa00 f303 	lsl.w	r3, r0, r3
 800117a:	430b      	orrs	r3, r1
 800117c:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	2b06      	cmp	r3, #6
 8001184:	d824      	bhi.n	80011d0 <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6819      	ldr	r1, [r3, #0]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	685a      	ldr	r2, [r3, #4]
 8001194:	4613      	mov	r3, r2
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	4413      	add	r3, r2
 800119a:	3b05      	subs	r3, #5
 800119c:	221f      	movs	r2, #31
 800119e:	fa02 f303 	lsl.w	r3, r2, r3
 80011a2:	43db      	mvns	r3, r3
 80011a4:	4003      	ands	r3, r0
 80011a6:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6819      	ldr	r1, [r3, #0]
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	461c      	mov	r4, r3
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	685a      	ldr	r2, [r3, #4]
 80011be:	4613      	mov	r3, r2
 80011c0:	009b      	lsls	r3, r3, #2
 80011c2:	4413      	add	r3, r2
 80011c4:	3b05      	subs	r3, #5
 80011c6:	fa04 f303 	lsl.w	r3, r4, r3
 80011ca:	4303      	orrs	r3, r0
 80011cc:	634b      	str	r3, [r1, #52]	; 0x34
 80011ce:	e04c      	b.n	800126a <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	2b0c      	cmp	r3, #12
 80011d6:	d824      	bhi.n	8001222 <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6819      	ldr	r1, [r3, #0]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	685a      	ldr	r2, [r3, #4]
 80011e6:	4613      	mov	r3, r2
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	4413      	add	r3, r2
 80011ec:	3b23      	subs	r3, #35	; 0x23
 80011ee:	221f      	movs	r2, #31
 80011f0:	fa02 f303 	lsl.w	r3, r2, r3
 80011f4:	43db      	mvns	r3, r3
 80011f6:	4003      	ands	r3, r0
 80011f8:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6819      	ldr	r1, [r3, #0]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	b29b      	uxth	r3, r3
 800120a:	461c      	mov	r4, r3
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	685a      	ldr	r2, [r3, #4]
 8001210:	4613      	mov	r3, r2
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	4413      	add	r3, r2
 8001216:	3b23      	subs	r3, #35	; 0x23
 8001218:	fa04 f303 	lsl.w	r3, r4, r3
 800121c:	4303      	orrs	r3, r0
 800121e:	630b      	str	r3, [r1, #48]	; 0x30
 8001220:	e023      	b.n	800126a <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6819      	ldr	r1, [r3, #0]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685a      	ldr	r2, [r3, #4]
 8001230:	4613      	mov	r3, r2
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	4413      	add	r3, r2
 8001236:	3b41      	subs	r3, #65	; 0x41
 8001238:	221f      	movs	r2, #31
 800123a:	fa02 f303 	lsl.w	r3, r2, r3
 800123e:	43db      	mvns	r3, r3
 8001240:	4003      	ands	r3, r0
 8001242:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6819      	ldr	r1, [r3, #0]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	b29b      	uxth	r3, r3
 8001254:	461c      	mov	r4, r3
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	685a      	ldr	r2, [r3, #4]
 800125a:	4613      	mov	r3, r2
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	4413      	add	r3, r2
 8001260:	3b41      	subs	r3, #65	; 0x41
 8001262:	fa04 f303 	lsl.w	r3, r4, r3
 8001266:	4303      	orrs	r3, r0
 8001268:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800126a:	4b22      	ldr	r3, [pc, #136]	; (80012f4 <HAL_ADC_ConfigChannel+0x238>)
 800126c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	4a21      	ldr	r2, [pc, #132]	; (80012f8 <HAL_ADC_ConfigChannel+0x23c>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d109      	bne.n	800128c <HAL_ADC_ConfigChannel+0x1d0>
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2b12      	cmp	r3, #18
 800127e:	d105      	bne.n	800128c <HAL_ADC_ConfigChannel+0x1d0>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a19      	ldr	r2, [pc, #100]	; (80012f8 <HAL_ADC_ConfigChannel+0x23c>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d123      	bne.n	80012de <HAL_ADC_ConfigChannel+0x222>
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	2b10      	cmp	r3, #16
 800129c:	d003      	beq.n	80012a6 <HAL_ADC_ConfigChannel+0x1ea>
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2b11      	cmp	r3, #17
 80012a4:	d11b      	bne.n	80012de <HAL_ADC_ConfigChannel+0x222>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	2b10      	cmp	r3, #16
 80012b8:	d111      	bne.n	80012de <HAL_ADC_ConfigChannel+0x222>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80012ba:	4b10      	ldr	r3, [pc, #64]	; (80012fc <HAL_ADC_ConfigChannel+0x240>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a10      	ldr	r2, [pc, #64]	; (8001300 <HAL_ADC_ConfigChannel+0x244>)
 80012c0:	fba2 2303 	umull	r2, r3, r2, r3
 80012c4:	0c9a      	lsrs	r2, r3, #18
 80012c6:	4613      	mov	r3, r2
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	4413      	add	r3, r2
 80012cc:	005b      	lsls	r3, r3, #1
 80012ce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80012d0:	e002      	b.n	80012d8 <HAL_ADC_ConfigChannel+0x21c>
      {
        counter--;
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	3b01      	subs	r3, #1
 80012d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d1f9      	bne.n	80012d2 <HAL_ADC_ConfigChannel+0x216>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2200      	movs	r2, #0
 80012e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80012e6:	2300      	movs	r3, #0
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	3710      	adds	r7, #16
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bc90      	pop	{r4, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	40012300 	.word	0x40012300
 80012f8:	40012000 	.word	0x40012000
 80012fc:	20000010 	.word	0x20000010
 8001300:	431bde83 	.word	0x431bde83

08001304 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001304:	b480      	push	{r7}
 8001306:	b085      	sub	sp, #20
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800130c:	4b79      	ldr	r3, [pc, #484]	; (80014f4 <ADC_Init+0x1f0>)
 800130e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	685a      	ldr	r2, [r3, #4]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	431a      	orrs	r2, r3
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	6812      	ldr	r2, [r2, #0]
 8001332:	6852      	ldr	r2, [r2, #4]
 8001334:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001338:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	687a      	ldr	r2, [r7, #4]
 8001340:	6812      	ldr	r2, [r2, #0]
 8001342:	6851      	ldr	r1, [r2, #4]
 8001344:	687a      	ldr	r2, [r7, #4]
 8001346:	6912      	ldr	r2, [r2, #16]
 8001348:	0212      	lsls	r2, r2, #8
 800134a:	430a      	orrs	r2, r1
 800134c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	687a      	ldr	r2, [r7, #4]
 8001354:	6812      	ldr	r2, [r2, #0]
 8001356:	6852      	ldr	r2, [r2, #4]
 8001358:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800135c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	687a      	ldr	r2, [r7, #4]
 8001364:	6812      	ldr	r2, [r2, #0]
 8001366:	6851      	ldr	r1, [r2, #4]
 8001368:	687a      	ldr	r2, [r7, #4]
 800136a:	6892      	ldr	r2, [r2, #8]
 800136c:	430a      	orrs	r2, r1
 800136e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	687a      	ldr	r2, [r7, #4]
 8001376:	6812      	ldr	r2, [r2, #0]
 8001378:	6892      	ldr	r2, [r2, #8]
 800137a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800137e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	6812      	ldr	r2, [r2, #0]
 8001388:	6891      	ldr	r1, [r2, #8]
 800138a:	687a      	ldr	r2, [r7, #4]
 800138c:	68d2      	ldr	r2, [r2, #12]
 800138e:	430a      	orrs	r2, r1
 8001390:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001396:	4a58      	ldr	r2, [pc, #352]	; (80014f8 <ADC_Init+0x1f4>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d022      	beq.n	80013e2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	687a      	ldr	r2, [r7, #4]
 80013a2:	6812      	ldr	r2, [r2, #0]
 80013a4:	6892      	ldr	r2, [r2, #8]
 80013a6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80013aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	6812      	ldr	r2, [r2, #0]
 80013b4:	6891      	ldr	r1, [r2, #8]
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80013ba:	430a      	orrs	r2, r1
 80013bc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	6812      	ldr	r2, [r2, #0]
 80013c6:	6892      	ldr	r2, [r2, #8]
 80013c8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80013cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	687a      	ldr	r2, [r7, #4]
 80013d4:	6812      	ldr	r2, [r2, #0]
 80013d6:	6891      	ldr	r1, [r2, #8]
 80013d8:	687a      	ldr	r2, [r7, #4]
 80013da:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80013dc:	430a      	orrs	r2, r1
 80013de:	609a      	str	r2, [r3, #8]
 80013e0:	e00f      	b.n	8001402 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	687a      	ldr	r2, [r7, #4]
 80013e8:	6812      	ldr	r2, [r2, #0]
 80013ea:	6892      	ldr	r2, [r2, #8]
 80013ec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80013f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	6812      	ldr	r2, [r2, #0]
 80013fa:	6892      	ldr	r2, [r2, #8]
 80013fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001400:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	6812      	ldr	r2, [r2, #0]
 800140a:	6892      	ldr	r2, [r2, #8]
 800140c:	f022 0202 	bic.w	r2, r2, #2
 8001410:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	687a      	ldr	r2, [r7, #4]
 8001418:	6812      	ldr	r2, [r2, #0]
 800141a:	6891      	ldr	r1, [r2, #8]
 800141c:	687a      	ldr	r2, [r7, #4]
 800141e:	7e12      	ldrb	r2, [r2, #24]
 8001420:	0052      	lsls	r2, r2, #1
 8001422:	430a      	orrs	r2, r1
 8001424:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	f893 3020 	ldrb.w	r3, [r3, #32]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d01b      	beq.n	8001468 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	6812      	ldr	r2, [r2, #0]
 8001438:	6852      	ldr	r2, [r2, #4]
 800143a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800143e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	687a      	ldr	r2, [r7, #4]
 8001446:	6812      	ldr	r2, [r2, #0]
 8001448:	6852      	ldr	r2, [r2, #4]
 800144a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800144e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	687a      	ldr	r2, [r7, #4]
 8001456:	6812      	ldr	r2, [r2, #0]
 8001458:	6851      	ldr	r1, [r2, #4]
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800145e:	3a01      	subs	r2, #1
 8001460:	0352      	lsls	r2, r2, #13
 8001462:	430a      	orrs	r2, r1
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	e007      	b.n	8001478 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	687a      	ldr	r2, [r7, #4]
 800146e:	6812      	ldr	r2, [r2, #0]
 8001470:	6852      	ldr	r2, [r2, #4]
 8001472:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001476:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	6812      	ldr	r2, [r2, #0]
 8001480:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001482:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001486:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	6812      	ldr	r2, [r2, #0]
 8001490:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	69d2      	ldr	r2, [r2, #28]
 8001496:	3a01      	subs	r2, #1
 8001498:	0512      	lsls	r2, r2, #20
 800149a:	430a      	orrs	r2, r1
 800149c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	687a      	ldr	r2, [r7, #4]
 80014a4:	6812      	ldr	r2, [r2, #0]
 80014a6:	6892      	ldr	r2, [r2, #8]
 80014a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80014ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	687a      	ldr	r2, [r7, #4]
 80014b4:	6812      	ldr	r2, [r2, #0]
 80014b6:	6891      	ldr	r1, [r2, #8]
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 80014be:	0252      	lsls	r2, r2, #9
 80014c0:	430a      	orrs	r2, r1
 80014c2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	6812      	ldr	r2, [r2, #0]
 80014cc:	6892      	ldr	r2, [r2, #8]
 80014ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80014d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	6812      	ldr	r2, [r2, #0]
 80014dc:	6891      	ldr	r1, [r2, #8]
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	6952      	ldr	r2, [r2, #20]
 80014e2:	0292      	lsls	r2, r2, #10
 80014e4:	430a      	orrs	r2, r1
 80014e6:	609a      	str	r2, [r3, #8]
}
 80014e8:	bf00      	nop
 80014ea:	3714      	adds	r7, #20
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr
 80014f4:	40012300 	.word	0x40012300
 80014f8:	0f000001 	.word	0x0f000001

080014fc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d101      	bne.n	800150e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	e0ec      	b.n	80016e8 <HAL_CAN_Init+0x1ec>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001514:	b2db      	uxtb	r3, r3
 8001516:	2b00      	cmp	r3, #0
 8001518:	d102      	bne.n	8001520 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f006 ffa0 	bl	8008460 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	6812      	ldr	r2, [r2, #0]
 8001528:	6812      	ldr	r2, [r2, #0]
 800152a:	f042 0201 	orr.w	r2, r2, #1
 800152e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001530:	f7ff fd74 	bl	800101c <HAL_GetTick>
 8001534:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001536:	e012      	b.n	800155e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001538:	f7ff fd70 	bl	800101c <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	2b0a      	cmp	r3, #10
 8001544:	d90b      	bls.n	800155e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800154a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2205      	movs	r2, #5
 8001556:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	e0c4      	b.n	80016e8 <HAL_CAN_Init+0x1ec>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f003 0301 	and.w	r3, r3, #1
 8001568:	2b00      	cmp	r3, #0
 800156a:	d0e5      	beq.n	8001538 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	687a      	ldr	r2, [r7, #4]
 8001572:	6812      	ldr	r2, [r2, #0]
 8001574:	6812      	ldr	r2, [r2, #0]
 8001576:	f022 0202 	bic.w	r2, r2, #2
 800157a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800157c:	f7ff fd4e 	bl	800101c <HAL_GetTick>
 8001580:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001582:	e012      	b.n	80015aa <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001584:	f7ff fd4a 	bl	800101c <HAL_GetTick>
 8001588:	4602      	mov	r2, r0
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	2b0a      	cmp	r3, #10
 8001590:	d90b      	bls.n	80015aa <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001596:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2205      	movs	r2, #5
 80015a2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80015a6:	2301      	movs	r3, #1
 80015a8:	e09e      	b.n	80016e8 <HAL_CAN_Init+0x1ec>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	f003 0302 	and.w	r3, r3, #2
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d1e5      	bne.n	8001584 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	7e1b      	ldrb	r3, [r3, #24]
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d108      	bne.n	80015d2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	687a      	ldr	r2, [r7, #4]
 80015c6:	6812      	ldr	r2, [r2, #0]
 80015c8:	6812      	ldr	r2, [r2, #0]
 80015ca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	e007      	b.n	80015e2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	687a      	ldr	r2, [r7, #4]
 80015d8:	6812      	ldr	r2, [r2, #0]
 80015da:	6812      	ldr	r2, [r2, #0]
 80015dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80015e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	7e5b      	ldrb	r3, [r3, #25]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d108      	bne.n	80015fc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	687a      	ldr	r2, [r7, #4]
 80015f0:	6812      	ldr	r2, [r2, #0]
 80015f2:	6812      	ldr	r2, [r2, #0]
 80015f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015f8:	601a      	str	r2, [r3, #0]
 80015fa:	e007      	b.n	800160c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	687a      	ldr	r2, [r7, #4]
 8001602:	6812      	ldr	r2, [r2, #0]
 8001604:	6812      	ldr	r2, [r2, #0]
 8001606:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800160a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	7e9b      	ldrb	r3, [r3, #26]
 8001610:	2b01      	cmp	r3, #1
 8001612:	d108      	bne.n	8001626 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	6812      	ldr	r2, [r2, #0]
 800161c:	6812      	ldr	r2, [r2, #0]
 800161e:	f042 0220 	orr.w	r2, r2, #32
 8001622:	601a      	str	r2, [r3, #0]
 8001624:	e007      	b.n	8001636 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	687a      	ldr	r2, [r7, #4]
 800162c:	6812      	ldr	r2, [r2, #0]
 800162e:	6812      	ldr	r2, [r2, #0]
 8001630:	f022 0220 	bic.w	r2, r2, #32
 8001634:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	7edb      	ldrb	r3, [r3, #27]
 800163a:	2b01      	cmp	r3, #1
 800163c:	d108      	bne.n	8001650 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	6812      	ldr	r2, [r2, #0]
 8001646:	6812      	ldr	r2, [r2, #0]
 8001648:	f022 0210 	bic.w	r2, r2, #16
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	e007      	b.n	8001660 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	687a      	ldr	r2, [r7, #4]
 8001656:	6812      	ldr	r2, [r2, #0]
 8001658:	6812      	ldr	r2, [r2, #0]
 800165a:	f042 0210 	orr.w	r2, r2, #16
 800165e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	7f1b      	ldrb	r3, [r3, #28]
 8001664:	2b01      	cmp	r3, #1
 8001666:	d108      	bne.n	800167a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	6812      	ldr	r2, [r2, #0]
 8001670:	6812      	ldr	r2, [r2, #0]
 8001672:	f042 0208 	orr.w	r2, r2, #8
 8001676:	601a      	str	r2, [r3, #0]
 8001678:	e007      	b.n	800168a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	6812      	ldr	r2, [r2, #0]
 8001682:	6812      	ldr	r2, [r2, #0]
 8001684:	f022 0208 	bic.w	r2, r2, #8
 8001688:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	7f5b      	ldrb	r3, [r3, #29]
 800168e:	2b01      	cmp	r3, #1
 8001690:	d108      	bne.n	80016a4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	6812      	ldr	r2, [r2, #0]
 800169a:	6812      	ldr	r2, [r2, #0]
 800169c:	f042 0204 	orr.w	r2, r2, #4
 80016a0:	601a      	str	r2, [r3, #0]
 80016a2:	e007      	b.n	80016b4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	6812      	ldr	r2, [r2, #0]
 80016ac:	6812      	ldr	r2, [r2, #0]
 80016ae:	f022 0204 	bic.w	r2, r2, #4
 80016b2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	687a      	ldr	r2, [r7, #4]
 80016ba:	6891      	ldr	r1, [r2, #8]
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	68d2      	ldr	r2, [r2, #12]
 80016c0:	4311      	orrs	r1, r2
 80016c2:	687a      	ldr	r2, [r7, #4]
 80016c4:	6912      	ldr	r2, [r2, #16]
 80016c6:	4311      	orrs	r1, r2
 80016c8:	687a      	ldr	r2, [r7, #4]
 80016ca:	6952      	ldr	r2, [r2, #20]
 80016cc:	4311      	orrs	r1, r2
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	6852      	ldr	r2, [r2, #4]
 80016d2:	3a01      	subs	r2, #1
 80016d4:	430a      	orrs	r2, r1
 80016d6:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2200      	movs	r2, #0
 80016dc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2201      	movs	r2, #1
 80016e2:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80016e6:	2300      	movs	r3, #0
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3710      	adds	r7, #16
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b085      	sub	sp, #20
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	f003 0307 	and.w	r3, r3, #7
 80016fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001700:	4b0c      	ldr	r3, [pc, #48]	; (8001734 <__NVIC_SetPriorityGrouping+0x44>)
 8001702:	68db      	ldr	r3, [r3, #12]
 8001704:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001706:	68ba      	ldr	r2, [r7, #8]
 8001708:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800170c:	4013      	ands	r3, r2
 800170e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001718:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800171c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001720:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001722:	4a04      	ldr	r2, [pc, #16]	; (8001734 <__NVIC_SetPriorityGrouping+0x44>)
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	60d3      	str	r3, [r2, #12]
}
 8001728:	bf00      	nop
 800172a:	3714      	adds	r7, #20
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	e000ed00 	.word	0xe000ed00

08001738 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800173c:	4b04      	ldr	r3, [pc, #16]	; (8001750 <__NVIC_GetPriorityGrouping+0x18>)
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	0a1b      	lsrs	r3, r3, #8
 8001742:	f003 0307 	and.w	r3, r3, #7
}
 8001746:	4618      	mov	r0, r3
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr
 8001750:	e000ed00 	.word	0xe000ed00

08001754 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800175e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001762:	2b00      	cmp	r3, #0
 8001764:	db0b      	blt.n	800177e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001766:	4909      	ldr	r1, [pc, #36]	; (800178c <__NVIC_EnableIRQ+0x38>)
 8001768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176c:	095b      	lsrs	r3, r3, #5
 800176e:	79fa      	ldrb	r2, [r7, #7]
 8001770:	f002 021f 	and.w	r2, r2, #31
 8001774:	2001      	movs	r0, #1
 8001776:	fa00 f202 	lsl.w	r2, r0, r2
 800177a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800177e:	bf00      	nop
 8001780:	370c      	adds	r7, #12
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	e000e100 	.word	0xe000e100

08001790 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	6039      	str	r1, [r7, #0]
 800179a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800179c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	db0a      	blt.n	80017ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a4:	490d      	ldr	r1, [pc, #52]	; (80017dc <__NVIC_SetPriority+0x4c>)
 80017a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017aa:	683a      	ldr	r2, [r7, #0]
 80017ac:	b2d2      	uxtb	r2, r2
 80017ae:	0112      	lsls	r2, r2, #4
 80017b0:	b2d2      	uxtb	r2, r2
 80017b2:	440b      	add	r3, r1
 80017b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017b8:	e00a      	b.n	80017d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ba:	4909      	ldr	r1, [pc, #36]	; (80017e0 <__NVIC_SetPriority+0x50>)
 80017bc:	79fb      	ldrb	r3, [r7, #7]
 80017be:	f003 030f 	and.w	r3, r3, #15
 80017c2:	3b04      	subs	r3, #4
 80017c4:	683a      	ldr	r2, [r7, #0]
 80017c6:	b2d2      	uxtb	r2, r2
 80017c8:	0112      	lsls	r2, r2, #4
 80017ca:	b2d2      	uxtb	r2, r2
 80017cc:	440b      	add	r3, r1
 80017ce:	761a      	strb	r2, [r3, #24]
}
 80017d0:	bf00      	nop
 80017d2:	370c      	adds	r7, #12
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr
 80017dc:	e000e100 	.word	0xe000e100
 80017e0:	e000ed00 	.word	0xe000ed00

080017e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b089      	sub	sp, #36	; 0x24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	60f8      	str	r0, [r7, #12]
 80017ec:	60b9      	str	r1, [r7, #8]
 80017ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	f003 0307 	and.w	r3, r3, #7
 80017f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017f8:	69fb      	ldr	r3, [r7, #28]
 80017fa:	f1c3 0307 	rsb	r3, r3, #7
 80017fe:	2b04      	cmp	r3, #4
 8001800:	bf28      	it	cs
 8001802:	2304      	movcs	r3, #4
 8001804:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	3304      	adds	r3, #4
 800180a:	2b06      	cmp	r3, #6
 800180c:	d902      	bls.n	8001814 <NVIC_EncodePriority+0x30>
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	3b03      	subs	r3, #3
 8001812:	e000      	b.n	8001816 <NVIC_EncodePriority+0x32>
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001818:	2201      	movs	r2, #1
 800181a:	69bb      	ldr	r3, [r7, #24]
 800181c:	fa02 f303 	lsl.w	r3, r2, r3
 8001820:	1e5a      	subs	r2, r3, #1
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	401a      	ands	r2, r3
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800182a:	2101      	movs	r1, #1
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	fa01 f303 	lsl.w	r3, r1, r3
 8001832:	1e59      	subs	r1, r3, #1
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001838:	4313      	orrs	r3, r2
         );
}
 800183a:	4618      	mov	r0, r3
 800183c:	3724      	adds	r7, #36	; 0x24
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
	...

08001848 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	3b01      	subs	r3, #1
 8001854:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001858:	d301      	bcc.n	800185e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800185a:	2301      	movs	r3, #1
 800185c:	e00f      	b.n	800187e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800185e:	4a0a      	ldr	r2, [pc, #40]	; (8001888 <SysTick_Config+0x40>)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	3b01      	subs	r3, #1
 8001864:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001866:	210f      	movs	r1, #15
 8001868:	f04f 30ff 	mov.w	r0, #4294967295
 800186c:	f7ff ff90 	bl	8001790 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001870:	4b05      	ldr	r3, [pc, #20]	; (8001888 <SysTick_Config+0x40>)
 8001872:	2200      	movs	r2, #0
 8001874:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001876:	4b04      	ldr	r3, [pc, #16]	; (8001888 <SysTick_Config+0x40>)
 8001878:	2207      	movs	r2, #7
 800187a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800187c:	2300      	movs	r3, #0
}
 800187e:	4618      	mov	r0, r3
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	e000e010 	.word	0xe000e010

0800188c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001894:	6878      	ldr	r0, [r7, #4]
 8001896:	f7ff ff2b 	bl	80016f0 <__NVIC_SetPriorityGrouping>
}
 800189a:	bf00      	nop
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}

080018a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018a2:	b580      	push	{r7, lr}
 80018a4:	b086      	sub	sp, #24
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	4603      	mov	r3, r0
 80018aa:	60b9      	str	r1, [r7, #8]
 80018ac:	607a      	str	r2, [r7, #4]
 80018ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018b0:	2300      	movs	r3, #0
 80018b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018b4:	f7ff ff40 	bl	8001738 <__NVIC_GetPriorityGrouping>
 80018b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018ba:	687a      	ldr	r2, [r7, #4]
 80018bc:	68b9      	ldr	r1, [r7, #8]
 80018be:	6978      	ldr	r0, [r7, #20]
 80018c0:	f7ff ff90 	bl	80017e4 <NVIC_EncodePriority>
 80018c4:	4602      	mov	r2, r0
 80018c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018ca:	4611      	mov	r1, r2
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff ff5f 	bl	8001790 <__NVIC_SetPriority>
}
 80018d2:	bf00      	nop
 80018d4:	3718      	adds	r7, #24
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018da:	b580      	push	{r7, lr}
 80018dc:	b082      	sub	sp, #8
 80018de:	af00      	add	r7, sp, #0
 80018e0:	4603      	mov	r3, r0
 80018e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff ff33 	bl	8001754 <__NVIC_EnableIRQ>
}
 80018ee:	bf00      	nop
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b082      	sub	sp, #8
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f7ff ffa2 	bl	8001848 <SysTick_Config>
 8001904:	4603      	mov	r3, r0
}
 8001906:	4618      	mov	r0, r3
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	b082      	sub	sp, #8
 8001912:	af00      	add	r7, sp, #0
 8001914:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d101      	bne.n	8001920 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	e00e      	b.n	800193e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	795b      	ldrb	r3, [r3, #5]
 8001924:	b2db      	uxtb	r3, r3
 8001926:	2b00      	cmp	r3, #0
 8001928:	d105      	bne.n	8001936 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2200      	movs	r2, #0
 800192e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f006 fddd 	bl	80084f0 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2201      	movs	r2, #1
 800193a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800193c:	2300      	movs	r3, #0
}
 800193e:	4618      	mov	r0, r3
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8001946:	b480      	push	{r7}
 8001948:	b087      	sub	sp, #28
 800194a:	af00      	add	r7, sp, #0
 800194c:	60f8      	str	r0, [r7, #12]
 800194e:	60b9      	str	r1, [r7, #8]
 8001950:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8001952:	2300      	movs	r3, #0
 8001954:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2202      	movs	r2, #2
 800195a:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	68fa      	ldr	r2, [r7, #12]
 8001962:	6812      	ldr	r2, [r2, #0]
 8001964:	6892      	ldr	r2, [r2, #8]
 8001966:	f042 0201 	orr.w	r2, r2, #1
 800196a:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 800196c:	2300      	movs	r3, #0
 800196e:	617b      	str	r3, [r7, #20]
 8001970:	e00a      	b.n	8001988 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	697a      	ldr	r2, [r7, #20]
 8001978:	0092      	lsls	r2, r2, #2
 800197a:	68b9      	ldr	r1, [r7, #8]
 800197c:	440a      	add	r2, r1
 800197e:	6812      	ldr	r2, [r2, #0]
 8001980:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	3301      	adds	r3, #1
 8001986:	617b      	str	r3, [r7, #20]
 8001988:	697a      	ldr	r2, [r7, #20]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	429a      	cmp	r2, r3
 800198e:	d3f0      	bcc.n	8001972 <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	2201      	movs	r2, #1
 800199c:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 800199e:	693b      	ldr	r3, [r7, #16]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	371c      	adds	r7, #28
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr

080019ac <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019b8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80019ba:	f7ff fb2f 	bl	800101c <HAL_GetTick>
 80019be:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	2b02      	cmp	r3, #2
 80019ca:	d008      	beq.n	80019de <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2280      	movs	r2, #128	; 0x80
 80019d0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2200      	movs	r2, #0
 80019d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e052      	b.n	8001a84 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	687a      	ldr	r2, [r7, #4]
 80019e4:	6812      	ldr	r2, [r2, #0]
 80019e6:	6812      	ldr	r2, [r2, #0]
 80019e8:	f022 0216 	bic.w	r2, r2, #22
 80019ec:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	687a      	ldr	r2, [r7, #4]
 80019f4:	6812      	ldr	r2, [r2, #0]
 80019f6:	6952      	ldr	r2, [r2, #20]
 80019f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80019fc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d103      	bne.n	8001a0e <HAL_DMA_Abort+0x62>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d007      	beq.n	8001a1e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	687a      	ldr	r2, [r7, #4]
 8001a14:	6812      	ldr	r2, [r2, #0]
 8001a16:	6812      	ldr	r2, [r2, #0]
 8001a18:	f022 0208 	bic.w	r2, r2, #8
 8001a1c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	687a      	ldr	r2, [r7, #4]
 8001a24:	6812      	ldr	r2, [r2, #0]
 8001a26:	6812      	ldr	r2, [r2, #0]
 8001a28:	f022 0201 	bic.w	r2, r2, #1
 8001a2c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a2e:	e013      	b.n	8001a58 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a30:	f7ff faf4 	bl	800101c <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	2b05      	cmp	r3, #5
 8001a3c:	d90c      	bls.n	8001a58 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2220      	movs	r2, #32
 8001a42:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2203      	movs	r2, #3
 8001a48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2200      	movs	r2, #0
 8001a50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001a54:	2303      	movs	r3, #3
 8001a56:	e015      	b.n	8001a84 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f003 0301 	and.w	r3, r3, #1
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d1e4      	bne.n	8001a30 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a6a:	223f      	movs	r2, #63	; 0x3f
 8001a6c:	409a      	lsls	r2, r3
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2201      	movs	r2, #1
 8001a76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001a82:	2300      	movs	r3, #0
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3710      	adds	r7, #16
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	2b02      	cmp	r3, #2
 8001a9e:	d004      	beq.n	8001aaa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2280      	movs	r2, #128	; 0x80
 8001aa4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e00c      	b.n	8001ac4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2205      	movs	r2, #5
 8001aae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	6812      	ldr	r2, [r2, #0]
 8001aba:	6812      	ldr	r2, [r2, #0]
 8001abc:	f022 0201 	bic.w	r2, r2, #1
 8001ac0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001ac2:	2300      	movs	r3, #0
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	60f8      	str	r0, [r7, #12]
 8001ad8:	60b9      	str	r1, [r7, #8]
 8001ada:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001ae2:	4b23      	ldr	r3, [pc, #140]	; (8001b70 <HAL_FLASH_Program+0xa0>)
 8001ae4:	7e1b      	ldrb	r3, [r3, #24]
 8001ae6:	2b01      	cmp	r3, #1
 8001ae8:	d101      	bne.n	8001aee <HAL_FLASH_Program+0x1e>
 8001aea:	2302      	movs	r3, #2
 8001aec:	e03b      	b.n	8001b66 <HAL_FLASH_Program+0x96>
 8001aee:	4b20      	ldr	r3, [pc, #128]	; (8001b70 <HAL_FLASH_Program+0xa0>)
 8001af0:	2201      	movs	r2, #1
 8001af2:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001af4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001af8:	f000 f870 	bl	8001bdc <FLASH_WaitForLastOperation>
 8001afc:	4603      	mov	r3, r0
 8001afe:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8001b00:	7dfb      	ldrb	r3, [r7, #23]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d12b      	bne.n	8001b5e <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d105      	bne.n	8001b18 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001b0c:	783b      	ldrb	r3, [r7, #0]
 8001b0e:	4619      	mov	r1, r3
 8001b10:	68b8      	ldr	r0, [r7, #8]
 8001b12:	f000 f917 	bl	8001d44 <FLASH_Program_Byte>
 8001b16:	e016      	b.n	8001b46 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d105      	bne.n	8001b2a <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001b1e:	883b      	ldrh	r3, [r7, #0]
 8001b20:	4619      	mov	r1, r3
 8001b22:	68b8      	ldr	r0, [r7, #8]
 8001b24:	f000 f8ea 	bl	8001cfc <FLASH_Program_HalfWord>
 8001b28:	e00d      	b.n	8001b46 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d105      	bne.n	8001b3c <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	4619      	mov	r1, r3
 8001b34:	68b8      	ldr	r0, [r7, #8]
 8001b36:	f000 f8bf 	bl	8001cb8 <FLASH_Program_Word>
 8001b3a:	e004      	b.n	8001b46 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001b3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b40:	68b8      	ldr	r0, [r7, #8]
 8001b42:	f000 f88b 	bl	8001c5c <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001b46:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001b4a:	f000 f847 	bl	8001bdc <FLASH_WaitForLastOperation>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8001b52:	4a08      	ldr	r2, [pc, #32]	; (8001b74 <HAL_FLASH_Program+0xa4>)
 8001b54:	4b07      	ldr	r3, [pc, #28]	; (8001b74 <HAL_FLASH_Program+0xa4>)
 8001b56:	691b      	ldr	r3, [r3, #16]
 8001b58:	f023 0301 	bic.w	r3, r3, #1
 8001b5c:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001b5e:	4b04      	ldr	r3, [pc, #16]	; (8001b70 <HAL_FLASH_Program+0xa0>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	761a      	strb	r2, [r3, #24]
  
  return status;
 8001b64:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3718      	adds	r7, #24
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	200013cc 	.word	0x200013cc
 8001b74:	40023c00 	.word	0x40023c00

08001b78 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001b82:	4b0b      	ldr	r3, [pc, #44]	; (8001bb0 <HAL_FLASH_Unlock+0x38>)
 8001b84:	691b      	ldr	r3, [r3, #16]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	da0b      	bge.n	8001ba2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001b8a:	4b09      	ldr	r3, [pc, #36]	; (8001bb0 <HAL_FLASH_Unlock+0x38>)
 8001b8c:	4a09      	ldr	r2, [pc, #36]	; (8001bb4 <HAL_FLASH_Unlock+0x3c>)
 8001b8e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001b90:	4b07      	ldr	r3, [pc, #28]	; (8001bb0 <HAL_FLASH_Unlock+0x38>)
 8001b92:	4a09      	ldr	r2, [pc, #36]	; (8001bb8 <HAL_FLASH_Unlock+0x40>)
 8001b94:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001b96:	4b06      	ldr	r3, [pc, #24]	; (8001bb0 <HAL_FLASH_Unlock+0x38>)
 8001b98:	691b      	ldr	r3, [r3, #16]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	da01      	bge.n	8001ba2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001ba2:	79fb      	ldrb	r3, [r7, #7]
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr
 8001bb0:	40023c00 	.word	0x40023c00
 8001bb4:	45670123 	.word	0x45670123
 8001bb8:	cdef89ab 	.word	0xcdef89ab

08001bbc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001bc0:	4a05      	ldr	r2, [pc, #20]	; (8001bd8 <HAL_FLASH_Lock+0x1c>)
 8001bc2:	4b05      	ldr	r3, [pc, #20]	; (8001bd8 <HAL_FLASH_Lock+0x1c>)
 8001bc4:	691b      	ldr	r3, [r3, #16]
 8001bc6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001bca:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8001bcc:	2300      	movs	r3, #0
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr
 8001bd8:	40023c00 	.word	0x40023c00

08001bdc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001be4:	2300      	movs	r3, #0
 8001be6:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001be8:	4b1a      	ldr	r3, [pc, #104]	; (8001c54 <FLASH_WaitForLastOperation+0x78>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001bee:	f7ff fa15 	bl	800101c <HAL_GetTick>
 8001bf2:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001bf4:	e010      	b.n	8001c18 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bfc:	d00c      	beq.n	8001c18 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d007      	beq.n	8001c14 <FLASH_WaitForLastOperation+0x38>
 8001c04:	f7ff fa0a 	bl	800101c <HAL_GetTick>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	1ad2      	subs	r2, r2, r3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d901      	bls.n	8001c18 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001c14:	2303      	movs	r3, #3
 8001c16:	e019      	b.n	8001c4c <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001c18:	4b0f      	ldr	r3, [pc, #60]	; (8001c58 <FLASH_WaitForLastOperation+0x7c>)
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d1e8      	bne.n	8001bf6 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001c24:	4b0c      	ldr	r3, [pc, #48]	; (8001c58 <FLASH_WaitForLastOperation+0x7c>)
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	f003 0301 	and.w	r3, r3, #1
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d002      	beq.n	8001c36 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001c30:	4b09      	ldr	r3, [pc, #36]	; (8001c58 <FLASH_WaitForLastOperation+0x7c>)
 8001c32:	2201      	movs	r2, #1
 8001c34:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001c36:	4b08      	ldr	r3, [pc, #32]	; (8001c58 <FLASH_WaitForLastOperation+0x7c>)
 8001c38:	68db      	ldr	r3, [r3, #12]
 8001c3a:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d003      	beq.n	8001c4a <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001c42:	f000 f8a1 	bl	8001d88 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e000      	b.n	8001c4c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001c4a:	2300      	movs	r3, #0
  
}  
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3710      	adds	r7, #16
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	200013cc 	.word	0x200013cc
 8001c58:	40023c00 	.word	0x40023c00

08001c5c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001c5c:	b4f0      	push	{r4, r5, r6, r7}
 8001c5e:	b084      	sub	sp, #16
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	60f8      	str	r0, [r7, #12]
 8001c64:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001c68:	4a12      	ldr	r2, [pc, #72]	; (8001cb4 <FLASH_Program_DoubleWord+0x58>)
 8001c6a:	4b12      	ldr	r3, [pc, #72]	; (8001cb4 <FLASH_Program_DoubleWord+0x58>)
 8001c6c:	691b      	ldr	r3, [r3, #16]
 8001c6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c72:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001c74:	4a0f      	ldr	r2, [pc, #60]	; (8001cb4 <FLASH_Program_DoubleWord+0x58>)
 8001c76:	4b0f      	ldr	r3, [pc, #60]	; (8001cb4 <FLASH_Program_DoubleWord+0x58>)
 8001c78:	691b      	ldr	r3, [r3, #16]
 8001c7a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001c7e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001c80:	4a0c      	ldr	r2, [pc, #48]	; (8001cb4 <FLASH_Program_DoubleWord+0x58>)
 8001c82:	4b0c      	ldr	r3, [pc, #48]	; (8001cb4 <FLASH_Program_DoubleWord+0x58>)
 8001c84:	691b      	ldr	r3, [r3, #16]
 8001c86:	f043 0301 	orr.w	r3, r3, #1
 8001c8a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	683a      	ldr	r2, [r7, #0]
 8001c90:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8001c92:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	3304      	adds	r3, #4
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	e897 0018 	ldmia.w	r7, {r3, r4}
 8001ca0:	0025      	movs	r5, r4
 8001ca2:	2600      	movs	r6, #0
 8001ca4:	462b      	mov	r3, r5
 8001ca6:	6013      	str	r3, [r2, #0]
}
 8001ca8:	bf00      	nop
 8001caa:	3710      	adds	r7, #16
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bcf0      	pop	{r4, r5, r6, r7}
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	40023c00 	.word	0x40023c00

08001cb8 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001cc2:	4a0d      	ldr	r2, [pc, #52]	; (8001cf8 <FLASH_Program_Word+0x40>)
 8001cc4:	4b0c      	ldr	r3, [pc, #48]	; (8001cf8 <FLASH_Program_Word+0x40>)
 8001cc6:	691b      	ldr	r3, [r3, #16]
 8001cc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ccc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001cce:	4a0a      	ldr	r2, [pc, #40]	; (8001cf8 <FLASH_Program_Word+0x40>)
 8001cd0:	4b09      	ldr	r3, [pc, #36]	; (8001cf8 <FLASH_Program_Word+0x40>)
 8001cd2:	691b      	ldr	r3, [r3, #16]
 8001cd4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cd8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001cda:	4a07      	ldr	r2, [pc, #28]	; (8001cf8 <FLASH_Program_Word+0x40>)
 8001cdc:	4b06      	ldr	r3, [pc, #24]	; (8001cf8 <FLASH_Program_Word+0x40>)
 8001cde:	691b      	ldr	r3, [r3, #16]
 8001ce0:	f043 0301 	orr.w	r3, r3, #1
 8001ce4:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	683a      	ldr	r2, [r7, #0]
 8001cea:	601a      	str	r2, [r3, #0]
}
 8001cec:	bf00      	nop
 8001cee:	370c      	adds	r7, #12
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr
 8001cf8:	40023c00 	.word	0x40023c00

08001cfc <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	460b      	mov	r3, r1
 8001d06:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001d08:	4a0d      	ldr	r2, [pc, #52]	; (8001d40 <FLASH_Program_HalfWord+0x44>)
 8001d0a:	4b0d      	ldr	r3, [pc, #52]	; (8001d40 <FLASH_Program_HalfWord+0x44>)
 8001d0c:	691b      	ldr	r3, [r3, #16]
 8001d0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d12:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001d14:	4a0a      	ldr	r2, [pc, #40]	; (8001d40 <FLASH_Program_HalfWord+0x44>)
 8001d16:	4b0a      	ldr	r3, [pc, #40]	; (8001d40 <FLASH_Program_HalfWord+0x44>)
 8001d18:	691b      	ldr	r3, [r3, #16]
 8001d1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d1e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001d20:	4a07      	ldr	r2, [pc, #28]	; (8001d40 <FLASH_Program_HalfWord+0x44>)
 8001d22:	4b07      	ldr	r3, [pc, #28]	; (8001d40 <FLASH_Program_HalfWord+0x44>)
 8001d24:	691b      	ldr	r3, [r3, #16]
 8001d26:	f043 0301 	orr.w	r3, r3, #1
 8001d2a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	887a      	ldrh	r2, [r7, #2]
 8001d30:	801a      	strh	r2, [r3, #0]
}
 8001d32:	bf00      	nop
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	40023c00 	.word	0x40023c00

08001d44 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001d50:	4a0c      	ldr	r2, [pc, #48]	; (8001d84 <FLASH_Program_Byte+0x40>)
 8001d52:	4b0c      	ldr	r3, [pc, #48]	; (8001d84 <FLASH_Program_Byte+0x40>)
 8001d54:	691b      	ldr	r3, [r3, #16]
 8001d56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d5a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001d5c:	4a09      	ldr	r2, [pc, #36]	; (8001d84 <FLASH_Program_Byte+0x40>)
 8001d5e:	4b09      	ldr	r3, [pc, #36]	; (8001d84 <FLASH_Program_Byte+0x40>)
 8001d60:	691b      	ldr	r3, [r3, #16]
 8001d62:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001d64:	4a07      	ldr	r2, [pc, #28]	; (8001d84 <FLASH_Program_Byte+0x40>)
 8001d66:	4b07      	ldr	r3, [pc, #28]	; (8001d84 <FLASH_Program_Byte+0x40>)
 8001d68:	691b      	ldr	r3, [r3, #16]
 8001d6a:	f043 0301 	orr.w	r3, r3, #1
 8001d6e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	78fa      	ldrb	r2, [r7, #3]
 8001d74:	701a      	strb	r2, [r3, #0]
}
 8001d76:	bf00      	nop
 8001d78:	370c      	adds	r7, #12
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	40023c00 	.word	0x40023c00

08001d88 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001d8c:	4b27      	ldr	r3, [pc, #156]	; (8001e2c <FLASH_SetErrorCode+0xa4>)
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	f003 0310 	and.w	r3, r3, #16
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d008      	beq.n	8001daa <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001d98:	4b25      	ldr	r3, [pc, #148]	; (8001e30 <FLASH_SetErrorCode+0xa8>)
 8001d9a:	69db      	ldr	r3, [r3, #28]
 8001d9c:	f043 0310 	orr.w	r3, r3, #16
 8001da0:	4a23      	ldr	r2, [pc, #140]	; (8001e30 <FLASH_SetErrorCode+0xa8>)
 8001da2:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001da4:	4b21      	ldr	r3, [pc, #132]	; (8001e2c <FLASH_SetErrorCode+0xa4>)
 8001da6:	2210      	movs	r2, #16
 8001da8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001daa:	4b20      	ldr	r3, [pc, #128]	; (8001e2c <FLASH_SetErrorCode+0xa4>)
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	f003 0320 	and.w	r3, r3, #32
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d008      	beq.n	8001dc8 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001db6:	4b1e      	ldr	r3, [pc, #120]	; (8001e30 <FLASH_SetErrorCode+0xa8>)
 8001db8:	69db      	ldr	r3, [r3, #28]
 8001dba:	f043 0308 	orr.w	r3, r3, #8
 8001dbe:	4a1c      	ldr	r2, [pc, #112]	; (8001e30 <FLASH_SetErrorCode+0xa8>)
 8001dc0:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8001dc2:	4b1a      	ldr	r3, [pc, #104]	; (8001e2c <FLASH_SetErrorCode+0xa4>)
 8001dc4:	2220      	movs	r2, #32
 8001dc6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001dc8:	4b18      	ldr	r3, [pc, #96]	; (8001e2c <FLASH_SetErrorCode+0xa4>)
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d008      	beq.n	8001de6 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001dd4:	4b16      	ldr	r3, [pc, #88]	; (8001e30 <FLASH_SetErrorCode+0xa8>)
 8001dd6:	69db      	ldr	r3, [r3, #28]
 8001dd8:	f043 0304 	orr.w	r3, r3, #4
 8001ddc:	4a14      	ldr	r2, [pc, #80]	; (8001e30 <FLASH_SetErrorCode+0xa8>)
 8001dde:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8001de0:	4b12      	ldr	r3, [pc, #72]	; (8001e2c <FLASH_SetErrorCode+0xa4>)
 8001de2:	2240      	movs	r2, #64	; 0x40
 8001de4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001de6:	4b11      	ldr	r3, [pc, #68]	; (8001e2c <FLASH_SetErrorCode+0xa4>)
 8001de8:	68db      	ldr	r3, [r3, #12]
 8001dea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d008      	beq.n	8001e04 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8001df2:	4b0f      	ldr	r3, [pc, #60]	; (8001e30 <FLASH_SetErrorCode+0xa8>)
 8001df4:	69db      	ldr	r3, [r3, #28]
 8001df6:	f043 0302 	orr.w	r3, r3, #2
 8001dfa:	4a0d      	ldr	r2, [pc, #52]	; (8001e30 <FLASH_SetErrorCode+0xa8>)
 8001dfc:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8001dfe:	4b0b      	ldr	r3, [pc, #44]	; (8001e2c <FLASH_SetErrorCode+0xa4>)
 8001e00:	2280      	movs	r2, #128	; 0x80
 8001e02:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001e04:	4b09      	ldr	r3, [pc, #36]	; (8001e2c <FLASH_SetErrorCode+0xa4>)
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	f003 0302 	and.w	r3, r3, #2
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d008      	beq.n	8001e22 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001e10:	4b07      	ldr	r3, [pc, #28]	; (8001e30 <FLASH_SetErrorCode+0xa8>)
 8001e12:	69db      	ldr	r3, [r3, #28]
 8001e14:	f043 0320 	orr.w	r3, r3, #32
 8001e18:	4a05      	ldr	r2, [pc, #20]	; (8001e30 <FLASH_SetErrorCode+0xa8>)
 8001e1a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001e1c:	4b03      	ldr	r3, [pc, #12]	; (8001e2c <FLASH_SetErrorCode+0xa4>)
 8001e1e:	2202      	movs	r2, #2
 8001e20:	60da      	str	r2, [r3, #12]
  }
}
 8001e22:	bf00      	nop
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr
 8001e2c:	40023c00 	.word	0x40023c00
 8001e30:	200013cc 	.word	0x200013cc

08001e34 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8001e40:	2300      	movs	r3, #0
 8001e42:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001e44:	78fb      	ldrb	r3, [r7, #3]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d102      	bne.n	8001e50 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
 8001e4e:	e010      	b.n	8001e72 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001e50:	78fb      	ldrb	r3, [r7, #3]
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d103      	bne.n	8001e5e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001e56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	e009      	b.n	8001e72 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001e5e:	78fb      	ldrb	r3, [r7, #3]
 8001e60:	2b02      	cmp	r3, #2
 8001e62:	d103      	bne.n	8001e6c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001e64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e68:	60fb      	str	r3, [r7, #12]
 8001e6a:	e002      	b.n	8001e72 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001e6c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e70:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001e72:	4a13      	ldr	r2, [pc, #76]	; (8001ec0 <FLASH_Erase_Sector+0x8c>)
 8001e74:	4b12      	ldr	r3, [pc, #72]	; (8001ec0 <FLASH_Erase_Sector+0x8c>)
 8001e76:	691b      	ldr	r3, [r3, #16]
 8001e78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e7c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8001e7e:	4910      	ldr	r1, [pc, #64]	; (8001ec0 <FLASH_Erase_Sector+0x8c>)
 8001e80:	4b0f      	ldr	r3, [pc, #60]	; (8001ec0 <FLASH_Erase_Sector+0x8c>)
 8001e82:	691a      	ldr	r2, [r3, #16]
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	4313      	orrs	r3, r2
 8001e88:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8001e8a:	4a0d      	ldr	r2, [pc, #52]	; (8001ec0 <FLASH_Erase_Sector+0x8c>)
 8001e8c:	4b0c      	ldr	r3, [pc, #48]	; (8001ec0 <FLASH_Erase_Sector+0x8c>)
 8001e8e:	691b      	ldr	r3, [r3, #16]
 8001e90:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001e94:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001e96:	490a      	ldr	r1, [pc, #40]	; (8001ec0 <FLASH_Erase_Sector+0x8c>)
 8001e98:	4b09      	ldr	r3, [pc, #36]	; (8001ec0 <FLASH_Erase_Sector+0x8c>)
 8001e9a:	691a      	ldr	r2, [r3, #16]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	00db      	lsls	r3, r3, #3
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	f043 0302 	orr.w	r3, r3, #2
 8001ea6:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001ea8:	4a05      	ldr	r2, [pc, #20]	; (8001ec0 <FLASH_Erase_Sector+0x8c>)
 8001eaa:	4b05      	ldr	r3, [pc, #20]	; (8001ec0 <FLASH_Erase_Sector+0x8c>)
 8001eac:	691b      	ldr	r3, [r3, #16]
 8001eae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001eb2:	6113      	str	r3, [r2, #16]
}
 8001eb4:	bf00      	nop
 8001eb6:	3714      	adds	r7, #20
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr
 8001ec0:	40023c00 	.word	0x40023c00

08001ec4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b089      	sub	sp, #36	; 0x24
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001eda:	2300      	movs	r3, #0
 8001edc:	61fb      	str	r3, [r7, #28]
 8001ede:	e16b      	b.n	80021b8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	69fb      	ldr	r3, [r7, #28]
 8001ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ef4:	693a      	ldr	r2, [r7, #16]
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	f040 815a 	bne.w	80021b2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f003 0303 	and.w	r3, r3, #3
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d005      	beq.n	8001f16 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	d130      	bne.n	8001f78 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	005b      	lsls	r3, r3, #1
 8001f20:	2203      	movs	r2, #3
 8001f22:	fa02 f303 	lsl.w	r3, r2, r3
 8001f26:	43db      	mvns	r3, r3
 8001f28:	69ba      	ldr	r2, [r7, #24]
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	68da      	ldr	r2, [r3, #12]
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	005b      	lsls	r3, r3, #1
 8001f36:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3a:	69ba      	ldr	r2, [r7, #24]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	fa02 f303 	lsl.w	r3, r2, r3
 8001f54:	43db      	mvns	r3, r3
 8001f56:	69ba      	ldr	r2, [r7, #24]
 8001f58:	4013      	ands	r3, r2
 8001f5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	091b      	lsrs	r3, r3, #4
 8001f62:	f003 0201 	and.w	r2, r3, #1
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6c:	69ba      	ldr	r2, [r7, #24]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f003 0303 	and.w	r3, r3, #3
 8001f80:	2b03      	cmp	r3, #3
 8001f82:	d017      	beq.n	8001fb4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f8a:	69fb      	ldr	r3, [r7, #28]
 8001f8c:	005b      	lsls	r3, r3, #1
 8001f8e:	2203      	movs	r2, #3
 8001f90:	fa02 f303 	lsl.w	r3, r2, r3
 8001f94:	43db      	mvns	r3, r3
 8001f96:	69ba      	ldr	r2, [r7, #24]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	689a      	ldr	r2, [r3, #8]
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	005b      	lsls	r3, r3, #1
 8001fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa8:	69ba      	ldr	r2, [r7, #24]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	69ba      	ldr	r2, [r7, #24]
 8001fb2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f003 0303 	and.w	r3, r3, #3
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d123      	bne.n	8002008 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fc0:	69fb      	ldr	r3, [r7, #28]
 8001fc2:	08da      	lsrs	r2, r3, #3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	3208      	adds	r2, #8
 8001fc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	f003 0307 	and.w	r3, r3, #7
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	220f      	movs	r2, #15
 8001fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fdc:	43db      	mvns	r3, r3
 8001fde:	69ba      	ldr	r2, [r7, #24]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	691a      	ldr	r2, [r3, #16]
 8001fe8:	69fb      	ldr	r3, [r7, #28]
 8001fea:	f003 0307 	and.w	r3, r3, #7
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	69ba      	ldr	r2, [r7, #24]
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	08da      	lsrs	r2, r3, #3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	3208      	adds	r2, #8
 8002002:	69b9      	ldr	r1, [r7, #24]
 8002004:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	005b      	lsls	r3, r3, #1
 8002012:	2203      	movs	r2, #3
 8002014:	fa02 f303 	lsl.w	r3, r2, r3
 8002018:	43db      	mvns	r3, r3
 800201a:	69ba      	ldr	r2, [r7, #24]
 800201c:	4013      	ands	r3, r2
 800201e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f003 0203 	and.w	r2, r3, #3
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	005b      	lsls	r3, r3, #1
 800202c:	fa02 f303 	lsl.w	r3, r2, r3
 8002030:	69ba      	ldr	r2, [r7, #24]
 8002032:	4313      	orrs	r3, r2
 8002034:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	69ba      	ldr	r2, [r7, #24]
 800203a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002044:	2b00      	cmp	r3, #0
 8002046:	f000 80b4 	beq.w	80021b2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	60fb      	str	r3, [r7, #12]
 800204e:	4a5f      	ldr	r2, [pc, #380]	; (80021cc <HAL_GPIO_Init+0x308>)
 8002050:	4b5e      	ldr	r3, [pc, #376]	; (80021cc <HAL_GPIO_Init+0x308>)
 8002052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002054:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002058:	6453      	str	r3, [r2, #68]	; 0x44
 800205a:	4b5c      	ldr	r3, [pc, #368]	; (80021cc <HAL_GPIO_Init+0x308>)
 800205c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800205e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002062:	60fb      	str	r3, [r7, #12]
 8002064:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002066:	4a5a      	ldr	r2, [pc, #360]	; (80021d0 <HAL_GPIO_Init+0x30c>)
 8002068:	69fb      	ldr	r3, [r7, #28]
 800206a:	089b      	lsrs	r3, r3, #2
 800206c:	3302      	adds	r3, #2
 800206e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002072:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	f003 0303 	and.w	r3, r3, #3
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	220f      	movs	r2, #15
 800207e:	fa02 f303 	lsl.w	r3, r2, r3
 8002082:	43db      	mvns	r3, r3
 8002084:	69ba      	ldr	r2, [r7, #24]
 8002086:	4013      	ands	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4a51      	ldr	r2, [pc, #324]	; (80021d4 <HAL_GPIO_Init+0x310>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d02b      	beq.n	80020ea <HAL_GPIO_Init+0x226>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	4a50      	ldr	r2, [pc, #320]	; (80021d8 <HAL_GPIO_Init+0x314>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d025      	beq.n	80020e6 <HAL_GPIO_Init+0x222>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4a4f      	ldr	r2, [pc, #316]	; (80021dc <HAL_GPIO_Init+0x318>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d01f      	beq.n	80020e2 <HAL_GPIO_Init+0x21e>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4a4e      	ldr	r2, [pc, #312]	; (80021e0 <HAL_GPIO_Init+0x31c>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d019      	beq.n	80020de <HAL_GPIO_Init+0x21a>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4a4d      	ldr	r2, [pc, #308]	; (80021e4 <HAL_GPIO_Init+0x320>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d013      	beq.n	80020da <HAL_GPIO_Init+0x216>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a4c      	ldr	r2, [pc, #304]	; (80021e8 <HAL_GPIO_Init+0x324>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d00d      	beq.n	80020d6 <HAL_GPIO_Init+0x212>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a4b      	ldr	r2, [pc, #300]	; (80021ec <HAL_GPIO_Init+0x328>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d007      	beq.n	80020d2 <HAL_GPIO_Init+0x20e>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4a4a      	ldr	r2, [pc, #296]	; (80021f0 <HAL_GPIO_Init+0x32c>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d101      	bne.n	80020ce <HAL_GPIO_Init+0x20a>
 80020ca:	2307      	movs	r3, #7
 80020cc:	e00e      	b.n	80020ec <HAL_GPIO_Init+0x228>
 80020ce:	2308      	movs	r3, #8
 80020d0:	e00c      	b.n	80020ec <HAL_GPIO_Init+0x228>
 80020d2:	2306      	movs	r3, #6
 80020d4:	e00a      	b.n	80020ec <HAL_GPIO_Init+0x228>
 80020d6:	2305      	movs	r3, #5
 80020d8:	e008      	b.n	80020ec <HAL_GPIO_Init+0x228>
 80020da:	2304      	movs	r3, #4
 80020dc:	e006      	b.n	80020ec <HAL_GPIO_Init+0x228>
 80020de:	2303      	movs	r3, #3
 80020e0:	e004      	b.n	80020ec <HAL_GPIO_Init+0x228>
 80020e2:	2302      	movs	r3, #2
 80020e4:	e002      	b.n	80020ec <HAL_GPIO_Init+0x228>
 80020e6:	2301      	movs	r3, #1
 80020e8:	e000      	b.n	80020ec <HAL_GPIO_Init+0x228>
 80020ea:	2300      	movs	r3, #0
 80020ec:	69fa      	ldr	r2, [r7, #28]
 80020ee:	f002 0203 	and.w	r2, r2, #3
 80020f2:	0092      	lsls	r2, r2, #2
 80020f4:	4093      	lsls	r3, r2
 80020f6:	69ba      	ldr	r2, [r7, #24]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020fc:	4934      	ldr	r1, [pc, #208]	; (80021d0 <HAL_GPIO_Init+0x30c>)
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	089b      	lsrs	r3, r3, #2
 8002102:	3302      	adds	r3, #2
 8002104:	69ba      	ldr	r2, [r7, #24]
 8002106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800210a:	4b3a      	ldr	r3, [pc, #232]	; (80021f4 <HAL_GPIO_Init+0x330>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	43db      	mvns	r3, r3
 8002114:	69ba      	ldr	r2, [r7, #24]
 8002116:	4013      	ands	r3, r2
 8002118:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d003      	beq.n	800212e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002126:	69ba      	ldr	r2, [r7, #24]
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	4313      	orrs	r3, r2
 800212c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800212e:	4a31      	ldr	r2, [pc, #196]	; (80021f4 <HAL_GPIO_Init+0x330>)
 8002130:	69bb      	ldr	r3, [r7, #24]
 8002132:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002134:	4b2f      	ldr	r3, [pc, #188]	; (80021f4 <HAL_GPIO_Init+0x330>)
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	43db      	mvns	r3, r3
 800213e:	69ba      	ldr	r2, [r7, #24]
 8002140:	4013      	ands	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800214c:	2b00      	cmp	r3, #0
 800214e:	d003      	beq.n	8002158 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002150:	69ba      	ldr	r2, [r7, #24]
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	4313      	orrs	r3, r2
 8002156:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002158:	4a26      	ldr	r2, [pc, #152]	; (80021f4 <HAL_GPIO_Init+0x330>)
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800215e:	4b25      	ldr	r3, [pc, #148]	; (80021f4 <HAL_GPIO_Init+0x330>)
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	43db      	mvns	r3, r3
 8002168:	69ba      	ldr	r2, [r7, #24]
 800216a:	4013      	ands	r3, r2
 800216c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d003      	beq.n	8002182 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800217a:	69ba      	ldr	r2, [r7, #24]
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	4313      	orrs	r3, r2
 8002180:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002182:	4a1c      	ldr	r2, [pc, #112]	; (80021f4 <HAL_GPIO_Init+0x330>)
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002188:	4b1a      	ldr	r3, [pc, #104]	; (80021f4 <HAL_GPIO_Init+0x330>)
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	43db      	mvns	r3, r3
 8002192:	69ba      	ldr	r2, [r7, #24]
 8002194:	4013      	ands	r3, r2
 8002196:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d003      	beq.n	80021ac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021ac:	4a11      	ldr	r2, [pc, #68]	; (80021f4 <HAL_GPIO_Init+0x330>)
 80021ae:	69bb      	ldr	r3, [r7, #24]
 80021b0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	3301      	adds	r3, #1
 80021b6:	61fb      	str	r3, [r7, #28]
 80021b8:	69fb      	ldr	r3, [r7, #28]
 80021ba:	2b0f      	cmp	r3, #15
 80021bc:	f67f ae90 	bls.w	8001ee0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80021c0:	bf00      	nop
 80021c2:	3724      	adds	r7, #36	; 0x24
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr
 80021cc:	40023800 	.word	0x40023800
 80021d0:	40013800 	.word	0x40013800
 80021d4:	40020000 	.word	0x40020000
 80021d8:	40020400 	.word	0x40020400
 80021dc:	40020800 	.word	0x40020800
 80021e0:	40020c00 	.word	0x40020c00
 80021e4:	40021000 	.word	0x40021000
 80021e8:	40021400 	.word	0x40021400
 80021ec:	40021800 	.word	0x40021800
 80021f0:	40021c00 	.word	0x40021c00
 80021f4:	40013c00 	.word	0x40013c00

080021f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	460b      	mov	r3, r1
 8002202:	807b      	strh	r3, [r7, #2]
 8002204:	4613      	mov	r3, r2
 8002206:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002208:	787b      	ldrb	r3, [r7, #1]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d003      	beq.n	8002216 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800220e:	887a      	ldrh	r2, [r7, #2]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002214:	e003      	b.n	800221e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002216:	887b      	ldrh	r3, [r7, #2]
 8002218:	041a      	lsls	r2, r3, #16
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	619a      	str	r2, [r3, #24]
}
 800221e:	bf00      	nop
 8002220:	370c      	adds	r7, #12
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr

0800222a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800222a:	b480      	push	{r7}
 800222c:	b085      	sub	sp, #20
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]
 8002232:	460b      	mov	r3, r1
 8002234:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	695b      	ldr	r3, [r3, #20]
 800223a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800223c:	887a      	ldrh	r2, [r7, #2]
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	4013      	ands	r3, r2
 8002242:	041a      	lsls	r2, r3, #16
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	43d9      	mvns	r1, r3
 8002248:	887b      	ldrh	r3, [r7, #2]
 800224a:	400b      	ands	r3, r1
 800224c:	431a      	orrs	r2, r3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	619a      	str	r2, [r3, #24]
}
 8002252:	bf00      	nop
 8002254:	3714      	adds	r7, #20
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
	...

08002260 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002260:	b590      	push	{r4, r7, lr}
 8002262:	b085      	sub	sp, #20
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d101      	bne.n	8002272 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e11f      	b.n	80024b2 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b00      	cmp	r3, #0
 800227c:	d106      	bne.n	800228c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f006 f954 	bl	8008534 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2224      	movs	r2, #36	; 0x24
 8002290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	6812      	ldr	r2, [r2, #0]
 800229c:	6812      	ldr	r2, [r2, #0]
 800229e:	f022 0201 	bic.w	r2, r2, #1
 80022a2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	687a      	ldr	r2, [r7, #4]
 80022aa:	6812      	ldr	r2, [r2, #0]
 80022ac:	6812      	ldr	r2, [r2, #0]
 80022ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80022b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	6812      	ldr	r2, [r2, #0]
 80022bc:	6812      	ldr	r2, [r2, #0]
 80022be:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80022c2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80022c4:	f000 fd24 	bl	8002d10 <HAL_RCC_GetPCLK1Freq>
 80022c8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	4a7b      	ldr	r2, [pc, #492]	; (80024bc <HAL_I2C_Init+0x25c>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d807      	bhi.n	80022e4 <HAL_I2C_Init+0x84>
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	4a7a      	ldr	r2, [pc, #488]	; (80024c0 <HAL_I2C_Init+0x260>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	bf94      	ite	ls
 80022dc:	2301      	movls	r3, #1
 80022de:	2300      	movhi	r3, #0
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	e006      	b.n	80022f2 <HAL_I2C_Init+0x92>
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	4a77      	ldr	r2, [pc, #476]	; (80024c4 <HAL_I2C_Init+0x264>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	bf94      	ite	ls
 80022ec:	2301      	movls	r3, #1
 80022ee:	2300      	movhi	r3, #0
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e0db      	b.n	80024b2 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	4a72      	ldr	r2, [pc, #456]	; (80024c8 <HAL_I2C_Init+0x268>)
 80022fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002302:	0c9b      	lsrs	r3, r3, #18
 8002304:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	6812      	ldr	r2, [r2, #0]
 800230e:	6852      	ldr	r2, [r2, #4]
 8002310:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 8002314:	68ba      	ldr	r2, [r7, #8]
 8002316:	430a      	orrs	r2, r1
 8002318:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	6a1b      	ldr	r3, [r3, #32]
 8002324:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	4863      	ldr	r0, [pc, #396]	; (80024bc <HAL_I2C_Init+0x25c>)
 800232e:	4283      	cmp	r3, r0
 8002330:	d802      	bhi.n	8002338 <HAL_I2C_Init+0xd8>
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	3301      	adds	r3, #1
 8002336:	e009      	b.n	800234c <HAL_I2C_Init+0xec>
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800233e:	fb00 f303 	mul.w	r3, r0, r3
 8002342:	4862      	ldr	r0, [pc, #392]	; (80024cc <HAL_I2C_Init+0x26c>)
 8002344:	fba0 0303 	umull	r0, r3, r0, r3
 8002348:	099b      	lsrs	r3, r3, #6
 800234a:	3301      	adds	r3, #1
 800234c:	430b      	orrs	r3, r1
 800234e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6818      	ldr	r0, [r3, #0]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	69db      	ldr	r3, [r3, #28]
 800235a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800235e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	4955      	ldr	r1, [pc, #340]	; (80024bc <HAL_I2C_Init+0x25c>)
 8002368:	428b      	cmp	r3, r1
 800236a:	d80d      	bhi.n	8002388 <HAL_I2C_Init+0x128>
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	1e59      	subs	r1, r3, #1
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	fbb1 f3f3 	udiv	r3, r1, r3
 800237a:	3301      	adds	r3, #1
 800237c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002380:	2b04      	cmp	r3, #4
 8002382:	bf38      	it	cc
 8002384:	2304      	movcc	r3, #4
 8002386:	e04f      	b.n	8002428 <HAL_I2C_Init+0x1c8>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d111      	bne.n	80023b4 <HAL_I2C_Init+0x154>
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	1e5c      	subs	r4, r3, #1
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6859      	ldr	r1, [r3, #4]
 8002398:	460b      	mov	r3, r1
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	440b      	add	r3, r1
 800239e:	fbb4 f3f3 	udiv	r3, r4, r3
 80023a2:	3301      	adds	r3, #1
 80023a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	bf0c      	ite	eq
 80023ac:	2301      	moveq	r3, #1
 80023ae:	2300      	movne	r3, #0
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	e012      	b.n	80023da <HAL_I2C_Init+0x17a>
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	1e5c      	subs	r4, r3, #1
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6859      	ldr	r1, [r3, #4]
 80023bc:	460b      	mov	r3, r1
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	440b      	add	r3, r1
 80023c2:	0099      	lsls	r1, r3, #2
 80023c4:	440b      	add	r3, r1
 80023c6:	fbb4 f3f3 	udiv	r3, r4, r3
 80023ca:	3301      	adds	r3, #1
 80023cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	bf0c      	ite	eq
 80023d4:	2301      	moveq	r3, #1
 80023d6:	2300      	movne	r3, #0
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d001      	beq.n	80023e2 <HAL_I2C_Init+0x182>
 80023de:	2301      	movs	r3, #1
 80023e0:	e022      	b.n	8002428 <HAL_I2C_Init+0x1c8>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d10e      	bne.n	8002408 <HAL_I2C_Init+0x1a8>
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	1e5c      	subs	r4, r3, #1
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6859      	ldr	r1, [r3, #4]
 80023f2:	460b      	mov	r3, r1
 80023f4:	005b      	lsls	r3, r3, #1
 80023f6:	440b      	add	r3, r1
 80023f8:	fbb4 f3f3 	udiv	r3, r4, r3
 80023fc:	3301      	adds	r3, #1
 80023fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002402:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002406:	e00f      	b.n	8002428 <HAL_I2C_Init+0x1c8>
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	1e5c      	subs	r4, r3, #1
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6859      	ldr	r1, [r3, #4]
 8002410:	460b      	mov	r3, r1
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	440b      	add	r3, r1
 8002416:	0099      	lsls	r1, r3, #2
 8002418:	440b      	add	r3, r1
 800241a:	fbb4 f3f3 	udiv	r3, r4, r3
 800241e:	3301      	adds	r3, #1
 8002420:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002424:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002428:	4313      	orrs	r3, r2
 800242a:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	687a      	ldr	r2, [r7, #4]
 8002432:	6812      	ldr	r2, [r2, #0]
 8002434:	6812      	ldr	r2, [r2, #0]
 8002436:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	69d0      	ldr	r0, [r2, #28]
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	6a12      	ldr	r2, [r2, #32]
 8002442:	4302      	orrs	r2, r0
 8002444:	430a      	orrs	r2, r1
 8002446:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002456:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800245a:	6879      	ldr	r1, [r7, #4]
 800245c:	6908      	ldr	r0, [r1, #16]
 800245e:	6879      	ldr	r1, [r7, #4]
 8002460:	68c9      	ldr	r1, [r1, #12]
 8002462:	4301      	orrs	r1, r0
 8002464:	430b      	orrs	r3, r1
 8002466:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	6812      	ldr	r2, [r2, #0]
 8002470:	68d2      	ldr	r2, [r2, #12]
 8002472:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	6950      	ldr	r0, [r2, #20]
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	6992      	ldr	r2, [r2, #24]
 800247e:	4302      	orrs	r2, r0
 8002480:	430a      	orrs	r2, r1
 8002482:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	687a      	ldr	r2, [r7, #4]
 800248a:	6812      	ldr	r2, [r2, #0]
 800248c:	6812      	ldr	r2, [r2, #0]
 800248e:	f042 0201 	orr.w	r2, r2, #1
 8002492:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2200      	movs	r2, #0
 8002498:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2220      	movs	r2, #32
 800249e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2200      	movs	r2, #0
 80024ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80024b0:	2300      	movs	r3, #0
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3714      	adds	r7, #20
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd90      	pop	{r4, r7, pc}
 80024ba:	bf00      	nop
 80024bc:	000186a0 	.word	0x000186a0
 80024c0:	001e847f 	.word	0x001e847f
 80024c4:	003d08ff 	.word	0x003d08ff
 80024c8:	431bde83 	.word	0x431bde83
 80024cc:	10624dd3 	.word	0x10624dd3

080024d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b086      	sub	sp, #24
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d101      	bne.n	80024e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e264      	b.n	80029ac <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0301 	and.w	r3, r3, #1
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d075      	beq.n	80025da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80024ee:	4ba3      	ldr	r3, [pc, #652]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f003 030c 	and.w	r3, r3, #12
 80024f6:	2b04      	cmp	r3, #4
 80024f8:	d00c      	beq.n	8002514 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024fa:	4ba0      	ldr	r3, [pc, #640]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002502:	2b08      	cmp	r3, #8
 8002504:	d112      	bne.n	800252c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002506:	4b9d      	ldr	r3, [pc, #628]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800250e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002512:	d10b      	bne.n	800252c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002514:	4b99      	ldr	r3, [pc, #612]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d05b      	beq.n	80025d8 <HAL_RCC_OscConfig+0x108>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d157      	bne.n	80025d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e23f      	b.n	80029ac <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002534:	d106      	bne.n	8002544 <HAL_RCC_OscConfig+0x74>
 8002536:	4a91      	ldr	r2, [pc, #580]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 8002538:	4b90      	ldr	r3, [pc, #576]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002540:	6013      	str	r3, [r2, #0]
 8002542:	e01d      	b.n	8002580 <HAL_RCC_OscConfig+0xb0>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800254c:	d10c      	bne.n	8002568 <HAL_RCC_OscConfig+0x98>
 800254e:	4a8b      	ldr	r2, [pc, #556]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 8002550:	4b8a      	ldr	r3, [pc, #552]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002558:	6013      	str	r3, [r2, #0]
 800255a:	4a88      	ldr	r2, [pc, #544]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 800255c:	4b87      	ldr	r3, [pc, #540]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002564:	6013      	str	r3, [r2, #0]
 8002566:	e00b      	b.n	8002580 <HAL_RCC_OscConfig+0xb0>
 8002568:	4a84      	ldr	r2, [pc, #528]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 800256a:	4b84      	ldr	r3, [pc, #528]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002572:	6013      	str	r3, [r2, #0]
 8002574:	4a81      	ldr	r2, [pc, #516]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 8002576:	4b81      	ldr	r3, [pc, #516]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800257e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d013      	beq.n	80025b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002588:	f7fe fd48 	bl	800101c <HAL_GetTick>
 800258c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800258e:	e008      	b.n	80025a2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002590:	f7fe fd44 	bl	800101c <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	2b64      	cmp	r3, #100	; 0x64
 800259c:	d901      	bls.n	80025a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e204      	b.n	80029ac <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025a2:	4b76      	ldr	r3, [pc, #472]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d0f0      	beq.n	8002590 <HAL_RCC_OscConfig+0xc0>
 80025ae:	e014      	b.n	80025da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b0:	f7fe fd34 	bl	800101c <HAL_GetTick>
 80025b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025b6:	e008      	b.n	80025ca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025b8:	f7fe fd30 	bl	800101c <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	2b64      	cmp	r3, #100	; 0x64
 80025c4:	d901      	bls.n	80025ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	e1f0      	b.n	80029ac <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ca:	4b6c      	ldr	r3, [pc, #432]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d1f0      	bne.n	80025b8 <HAL_RCC_OscConfig+0xe8>
 80025d6:	e000      	b.n	80025da <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 0302 	and.w	r3, r3, #2
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d063      	beq.n	80026ae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80025e6:	4b65      	ldr	r3, [pc, #404]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	f003 030c 	and.w	r3, r3, #12
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d00b      	beq.n	800260a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025f2:	4b62      	ldr	r3, [pc, #392]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80025fa:	2b08      	cmp	r3, #8
 80025fc:	d11c      	bne.n	8002638 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025fe:	4b5f      	ldr	r3, [pc, #380]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d116      	bne.n	8002638 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800260a:	4b5c      	ldr	r3, [pc, #368]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	2b00      	cmp	r3, #0
 8002614:	d005      	beq.n	8002622 <HAL_RCC_OscConfig+0x152>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	68db      	ldr	r3, [r3, #12]
 800261a:	2b01      	cmp	r3, #1
 800261c:	d001      	beq.n	8002622 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e1c4      	b.n	80029ac <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002622:	4956      	ldr	r1, [pc, #344]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 8002624:	4b55      	ldr	r3, [pc, #340]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	691b      	ldr	r3, [r3, #16]
 8002630:	00db      	lsls	r3, r3, #3
 8002632:	4313      	orrs	r3, r2
 8002634:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002636:	e03a      	b.n	80026ae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d020      	beq.n	8002682 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002640:	4b4f      	ldr	r3, [pc, #316]	; (8002780 <HAL_RCC_OscConfig+0x2b0>)
 8002642:	2201      	movs	r2, #1
 8002644:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002646:	f7fe fce9 	bl	800101c <HAL_GetTick>
 800264a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800264c:	e008      	b.n	8002660 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800264e:	f7fe fce5 	bl	800101c <HAL_GetTick>
 8002652:	4602      	mov	r2, r0
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	2b02      	cmp	r3, #2
 800265a:	d901      	bls.n	8002660 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800265c:	2303      	movs	r3, #3
 800265e:	e1a5      	b.n	80029ac <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002660:	4b46      	ldr	r3, [pc, #280]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 0302 	and.w	r3, r3, #2
 8002668:	2b00      	cmp	r3, #0
 800266a:	d0f0      	beq.n	800264e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800266c:	4943      	ldr	r1, [pc, #268]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 800266e:	4b43      	ldr	r3, [pc, #268]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	691b      	ldr	r3, [r3, #16]
 800267a:	00db      	lsls	r3, r3, #3
 800267c:	4313      	orrs	r3, r2
 800267e:	600b      	str	r3, [r1, #0]
 8002680:	e015      	b.n	80026ae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002682:	4b3f      	ldr	r3, [pc, #252]	; (8002780 <HAL_RCC_OscConfig+0x2b0>)
 8002684:	2200      	movs	r2, #0
 8002686:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002688:	f7fe fcc8 	bl	800101c <HAL_GetTick>
 800268c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800268e:	e008      	b.n	80026a2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002690:	f7fe fcc4 	bl	800101c <HAL_GetTick>
 8002694:	4602      	mov	r2, r0
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	2b02      	cmp	r3, #2
 800269c:	d901      	bls.n	80026a2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	e184      	b.n	80029ac <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026a2:	4b36      	ldr	r3, [pc, #216]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0302 	and.w	r3, r3, #2
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d1f0      	bne.n	8002690 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 0308 	and.w	r3, r3, #8
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d030      	beq.n	800271c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	695b      	ldr	r3, [r3, #20]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d016      	beq.n	80026f0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026c2:	4b30      	ldr	r3, [pc, #192]	; (8002784 <HAL_RCC_OscConfig+0x2b4>)
 80026c4:	2201      	movs	r2, #1
 80026c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026c8:	f7fe fca8 	bl	800101c <HAL_GetTick>
 80026cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026ce:	e008      	b.n	80026e2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026d0:	f7fe fca4 	bl	800101c <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e164      	b.n	80029ac <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026e2:	4b26      	ldr	r3, [pc, #152]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 80026e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026e6:	f003 0302 	and.w	r3, r3, #2
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d0f0      	beq.n	80026d0 <HAL_RCC_OscConfig+0x200>
 80026ee:	e015      	b.n	800271c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026f0:	4b24      	ldr	r3, [pc, #144]	; (8002784 <HAL_RCC_OscConfig+0x2b4>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026f6:	f7fe fc91 	bl	800101c <HAL_GetTick>
 80026fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026fc:	e008      	b.n	8002710 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026fe:	f7fe fc8d 	bl	800101c <HAL_GetTick>
 8002702:	4602      	mov	r2, r0
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	2b02      	cmp	r3, #2
 800270a:	d901      	bls.n	8002710 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800270c:	2303      	movs	r3, #3
 800270e:	e14d      	b.n	80029ac <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002710:	4b1a      	ldr	r3, [pc, #104]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 8002712:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002714:	f003 0302 	and.w	r3, r3, #2
 8002718:	2b00      	cmp	r3, #0
 800271a:	d1f0      	bne.n	80026fe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0304 	and.w	r3, r3, #4
 8002724:	2b00      	cmp	r3, #0
 8002726:	f000 80a0 	beq.w	800286a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800272a:	2300      	movs	r3, #0
 800272c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800272e:	4b13      	ldr	r3, [pc, #76]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 8002730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002732:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d10f      	bne.n	800275a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800273a:	2300      	movs	r3, #0
 800273c:	60bb      	str	r3, [r7, #8]
 800273e:	4a0f      	ldr	r2, [pc, #60]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 8002740:	4b0e      	ldr	r3, [pc, #56]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 8002742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002744:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002748:	6413      	str	r3, [r2, #64]	; 0x40
 800274a:	4b0c      	ldr	r3, [pc, #48]	; (800277c <HAL_RCC_OscConfig+0x2ac>)
 800274c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002752:	60bb      	str	r3, [r7, #8]
 8002754:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002756:	2301      	movs	r3, #1
 8002758:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800275a:	4b0b      	ldr	r3, [pc, #44]	; (8002788 <HAL_RCC_OscConfig+0x2b8>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002762:	2b00      	cmp	r3, #0
 8002764:	d121      	bne.n	80027aa <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002766:	4a08      	ldr	r2, [pc, #32]	; (8002788 <HAL_RCC_OscConfig+0x2b8>)
 8002768:	4b07      	ldr	r3, [pc, #28]	; (8002788 <HAL_RCC_OscConfig+0x2b8>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002770:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002772:	f7fe fc53 	bl	800101c <HAL_GetTick>
 8002776:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002778:	e011      	b.n	800279e <HAL_RCC_OscConfig+0x2ce>
 800277a:	bf00      	nop
 800277c:	40023800 	.word	0x40023800
 8002780:	42470000 	.word	0x42470000
 8002784:	42470e80 	.word	0x42470e80
 8002788:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800278c:	f7fe fc46 	bl	800101c <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	2b02      	cmp	r3, #2
 8002798:	d901      	bls.n	800279e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	e106      	b.n	80029ac <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800279e:	4b85      	ldr	r3, [pc, #532]	; (80029b4 <HAL_RCC_OscConfig+0x4e4>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d0f0      	beq.n	800278c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d106      	bne.n	80027c0 <HAL_RCC_OscConfig+0x2f0>
 80027b2:	4a81      	ldr	r2, [pc, #516]	; (80029b8 <HAL_RCC_OscConfig+0x4e8>)
 80027b4:	4b80      	ldr	r3, [pc, #512]	; (80029b8 <HAL_RCC_OscConfig+0x4e8>)
 80027b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027b8:	f043 0301 	orr.w	r3, r3, #1
 80027bc:	6713      	str	r3, [r2, #112]	; 0x70
 80027be:	e01c      	b.n	80027fa <HAL_RCC_OscConfig+0x32a>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	2b05      	cmp	r3, #5
 80027c6:	d10c      	bne.n	80027e2 <HAL_RCC_OscConfig+0x312>
 80027c8:	4a7b      	ldr	r2, [pc, #492]	; (80029b8 <HAL_RCC_OscConfig+0x4e8>)
 80027ca:	4b7b      	ldr	r3, [pc, #492]	; (80029b8 <HAL_RCC_OscConfig+0x4e8>)
 80027cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027ce:	f043 0304 	orr.w	r3, r3, #4
 80027d2:	6713      	str	r3, [r2, #112]	; 0x70
 80027d4:	4a78      	ldr	r2, [pc, #480]	; (80029b8 <HAL_RCC_OscConfig+0x4e8>)
 80027d6:	4b78      	ldr	r3, [pc, #480]	; (80029b8 <HAL_RCC_OscConfig+0x4e8>)
 80027d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027da:	f043 0301 	orr.w	r3, r3, #1
 80027de:	6713      	str	r3, [r2, #112]	; 0x70
 80027e0:	e00b      	b.n	80027fa <HAL_RCC_OscConfig+0x32a>
 80027e2:	4a75      	ldr	r2, [pc, #468]	; (80029b8 <HAL_RCC_OscConfig+0x4e8>)
 80027e4:	4b74      	ldr	r3, [pc, #464]	; (80029b8 <HAL_RCC_OscConfig+0x4e8>)
 80027e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027e8:	f023 0301 	bic.w	r3, r3, #1
 80027ec:	6713      	str	r3, [r2, #112]	; 0x70
 80027ee:	4a72      	ldr	r2, [pc, #456]	; (80029b8 <HAL_RCC_OscConfig+0x4e8>)
 80027f0:	4b71      	ldr	r3, [pc, #452]	; (80029b8 <HAL_RCC_OscConfig+0x4e8>)
 80027f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027f4:	f023 0304 	bic.w	r3, r3, #4
 80027f8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d015      	beq.n	800282e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002802:	f7fe fc0b 	bl	800101c <HAL_GetTick>
 8002806:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002808:	e00a      	b.n	8002820 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800280a:	f7fe fc07 	bl	800101c <HAL_GetTick>
 800280e:	4602      	mov	r2, r0
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	f241 3288 	movw	r2, #5000	; 0x1388
 8002818:	4293      	cmp	r3, r2
 800281a:	d901      	bls.n	8002820 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800281c:	2303      	movs	r3, #3
 800281e:	e0c5      	b.n	80029ac <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002820:	4b65      	ldr	r3, [pc, #404]	; (80029b8 <HAL_RCC_OscConfig+0x4e8>)
 8002822:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002824:	f003 0302 	and.w	r3, r3, #2
 8002828:	2b00      	cmp	r3, #0
 800282a:	d0ee      	beq.n	800280a <HAL_RCC_OscConfig+0x33a>
 800282c:	e014      	b.n	8002858 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800282e:	f7fe fbf5 	bl	800101c <HAL_GetTick>
 8002832:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002834:	e00a      	b.n	800284c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002836:	f7fe fbf1 	bl	800101c <HAL_GetTick>
 800283a:	4602      	mov	r2, r0
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	f241 3288 	movw	r2, #5000	; 0x1388
 8002844:	4293      	cmp	r3, r2
 8002846:	d901      	bls.n	800284c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002848:	2303      	movs	r3, #3
 800284a:	e0af      	b.n	80029ac <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800284c:	4b5a      	ldr	r3, [pc, #360]	; (80029b8 <HAL_RCC_OscConfig+0x4e8>)
 800284e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002850:	f003 0302 	and.w	r3, r3, #2
 8002854:	2b00      	cmp	r3, #0
 8002856:	d1ee      	bne.n	8002836 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002858:	7dfb      	ldrb	r3, [r7, #23]
 800285a:	2b01      	cmp	r3, #1
 800285c:	d105      	bne.n	800286a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800285e:	4a56      	ldr	r2, [pc, #344]	; (80029b8 <HAL_RCC_OscConfig+0x4e8>)
 8002860:	4b55      	ldr	r3, [pc, #340]	; (80029b8 <HAL_RCC_OscConfig+0x4e8>)
 8002862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002864:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002868:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	699b      	ldr	r3, [r3, #24]
 800286e:	2b00      	cmp	r3, #0
 8002870:	f000 809b 	beq.w	80029aa <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002874:	4b50      	ldr	r3, [pc, #320]	; (80029b8 <HAL_RCC_OscConfig+0x4e8>)
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	f003 030c 	and.w	r3, r3, #12
 800287c:	2b08      	cmp	r3, #8
 800287e:	d05c      	beq.n	800293a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	2b02      	cmp	r3, #2
 8002886:	d141      	bne.n	800290c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002888:	4b4c      	ldr	r3, [pc, #304]	; (80029bc <HAL_RCC_OscConfig+0x4ec>)
 800288a:	2200      	movs	r2, #0
 800288c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800288e:	f7fe fbc5 	bl	800101c <HAL_GetTick>
 8002892:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002894:	e008      	b.n	80028a8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002896:	f7fe fbc1 	bl	800101c <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d901      	bls.n	80028a8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	e081      	b.n	80029ac <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028a8:	4b43      	ldr	r3, [pc, #268]	; (80029b8 <HAL_RCC_OscConfig+0x4e8>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d1f0      	bne.n	8002896 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80028b4:	4940      	ldr	r1, [pc, #256]	; (80029b8 <HAL_RCC_OscConfig+0x4e8>)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	69da      	ldr	r2, [r3, #28]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a1b      	ldr	r3, [r3, #32]
 80028be:	431a      	orrs	r2, r3
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c4:	019b      	lsls	r3, r3, #6
 80028c6:	431a      	orrs	r2, r3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028cc:	085b      	lsrs	r3, r3, #1
 80028ce:	3b01      	subs	r3, #1
 80028d0:	041b      	lsls	r3, r3, #16
 80028d2:	431a      	orrs	r2, r3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028d8:	061b      	lsls	r3, r3, #24
 80028da:	4313      	orrs	r3, r2
 80028dc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028de:	4b37      	ldr	r3, [pc, #220]	; (80029bc <HAL_RCC_OscConfig+0x4ec>)
 80028e0:	2201      	movs	r2, #1
 80028e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e4:	f7fe fb9a 	bl	800101c <HAL_GetTick>
 80028e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028ea:	e008      	b.n	80028fe <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028ec:	f7fe fb96 	bl	800101c <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d901      	bls.n	80028fe <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80028fa:	2303      	movs	r3, #3
 80028fc:	e056      	b.n	80029ac <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028fe:	4b2e      	ldr	r3, [pc, #184]	; (80029b8 <HAL_RCC_OscConfig+0x4e8>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d0f0      	beq.n	80028ec <HAL_RCC_OscConfig+0x41c>
 800290a:	e04e      	b.n	80029aa <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800290c:	4b2b      	ldr	r3, [pc, #172]	; (80029bc <HAL_RCC_OscConfig+0x4ec>)
 800290e:	2200      	movs	r2, #0
 8002910:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002912:	f7fe fb83 	bl	800101c <HAL_GetTick>
 8002916:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002918:	e008      	b.n	800292c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800291a:	f7fe fb7f 	bl	800101c <HAL_GetTick>
 800291e:	4602      	mov	r2, r0
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	1ad3      	subs	r3, r2, r3
 8002924:	2b02      	cmp	r3, #2
 8002926:	d901      	bls.n	800292c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002928:	2303      	movs	r3, #3
 800292a:	e03f      	b.n	80029ac <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800292c:	4b22      	ldr	r3, [pc, #136]	; (80029b8 <HAL_RCC_OscConfig+0x4e8>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002934:	2b00      	cmp	r3, #0
 8002936:	d1f0      	bne.n	800291a <HAL_RCC_OscConfig+0x44a>
 8002938:	e037      	b.n	80029aa <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	2b01      	cmp	r3, #1
 8002940:	d101      	bne.n	8002946 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e032      	b.n	80029ac <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002946:	4b1c      	ldr	r3, [pc, #112]	; (80029b8 <HAL_RCC_OscConfig+0x4e8>)
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	699b      	ldr	r3, [r3, #24]
 8002950:	2b01      	cmp	r3, #1
 8002952:	d028      	beq.n	80029a6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800295e:	429a      	cmp	r2, r3
 8002960:	d121      	bne.n	80029a6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800296c:	429a      	cmp	r2, r3
 800296e:	d11a      	bne.n	80029a6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002970:	68fa      	ldr	r2, [r7, #12]
 8002972:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002976:	4013      	ands	r3, r2
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800297c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800297e:	4293      	cmp	r3, r2
 8002980:	d111      	bne.n	80029a6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800298c:	085b      	lsrs	r3, r3, #1
 800298e:	3b01      	subs	r3, #1
 8002990:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002992:	429a      	cmp	r2, r3
 8002994:	d107      	bne.n	80029a6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d001      	beq.n	80029aa <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e000      	b.n	80029ac <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80029aa:	2300      	movs	r3, #0
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3718      	adds	r7, #24
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	40007000 	.word	0x40007000
 80029b8:	40023800 	.word	0x40023800
 80029bc:	42470060 	.word	0x42470060

080029c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d101      	bne.n	80029d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e0cc      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80029d4:	4b68      	ldr	r3, [pc, #416]	; (8002b78 <HAL_RCC_ClockConfig+0x1b8>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0207 	and.w	r2, r3, #7
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	429a      	cmp	r2, r3
 80029e0:	d20c      	bcs.n	80029fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029e2:	4b65      	ldr	r3, [pc, #404]	; (8002b78 <HAL_RCC_ClockConfig+0x1b8>)
 80029e4:	683a      	ldr	r2, [r7, #0]
 80029e6:	b2d2      	uxtb	r2, r2
 80029e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ea:	4b63      	ldr	r3, [pc, #396]	; (8002b78 <HAL_RCC_ClockConfig+0x1b8>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0207 	and.w	r2, r3, #7
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d001      	beq.n	80029fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e0b8      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0302 	and.w	r3, r3, #2
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d020      	beq.n	8002a4a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0304 	and.w	r3, r3, #4
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d005      	beq.n	8002a20 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a14:	4a59      	ldr	r2, [pc, #356]	; (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002a16:	4b59      	ldr	r3, [pc, #356]	; (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002a1e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0308 	and.w	r3, r3, #8
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d005      	beq.n	8002a38 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a2c:	4a53      	ldr	r2, [pc, #332]	; (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002a2e:	4b53      	ldr	r3, [pc, #332]	; (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002a36:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a38:	4950      	ldr	r1, [pc, #320]	; (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002a3a:	4b50      	ldr	r3, [pc, #320]	; (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0301 	and.w	r3, r3, #1
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d044      	beq.n	8002ae0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d107      	bne.n	8002a6e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a5e:	4b47      	ldr	r3, [pc, #284]	; (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d119      	bne.n	8002a9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e07f      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d003      	beq.n	8002a7e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a7a:	2b03      	cmp	r3, #3
 8002a7c:	d107      	bne.n	8002a8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a7e:	4b3f      	ldr	r3, [pc, #252]	; (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d109      	bne.n	8002a9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e06f      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a8e:	4b3b      	ldr	r3, [pc, #236]	; (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d101      	bne.n	8002a9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e067      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a9e:	4937      	ldr	r1, [pc, #220]	; (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002aa0:	4b36      	ldr	r3, [pc, #216]	; (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	f023 0203 	bic.w	r2, r3, #3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ab0:	f7fe fab4 	bl	800101c <HAL_GetTick>
 8002ab4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ab6:	e00a      	b.n	8002ace <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ab8:	f7fe fab0 	bl	800101c <HAL_GetTick>
 8002abc:	4602      	mov	r2, r0
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e04f      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ace:	4b2b      	ldr	r3, [pc, #172]	; (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	f003 020c 	and.w	r2, r3, #12
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d1eb      	bne.n	8002ab8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ae0:	4b25      	ldr	r3, [pc, #148]	; (8002b78 <HAL_RCC_ClockConfig+0x1b8>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0207 	and.w	r2, r3, #7
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d90c      	bls.n	8002b08 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aee:	4b22      	ldr	r3, [pc, #136]	; (8002b78 <HAL_RCC_ClockConfig+0x1b8>)
 8002af0:	683a      	ldr	r2, [r7, #0]
 8002af2:	b2d2      	uxtb	r2, r2
 8002af4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002af6:	4b20      	ldr	r3, [pc, #128]	; (8002b78 <HAL_RCC_ClockConfig+0x1b8>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0207 	and.w	r2, r3, #7
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d001      	beq.n	8002b08 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e032      	b.n	8002b6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0304 	and.w	r3, r3, #4
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d008      	beq.n	8002b26 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b14:	4919      	ldr	r1, [pc, #100]	; (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002b16:	4b19      	ldr	r3, [pc, #100]	; (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0308 	and.w	r3, r3, #8
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d009      	beq.n	8002b46 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b32:	4912      	ldr	r1, [pc, #72]	; (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002b34:	4b11      	ldr	r3, [pc, #68]	; (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	691b      	ldr	r3, [r3, #16]
 8002b40:	00db      	lsls	r3, r3, #3
 8002b42:	4313      	orrs	r3, r2
 8002b44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002b46:	f000 f821 	bl	8002b8c <HAL_RCC_GetSysClockFreq>
 8002b4a:	4601      	mov	r1, r0
 8002b4c:	4b0b      	ldr	r3, [pc, #44]	; (8002b7c <HAL_RCC_ClockConfig+0x1bc>)
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	091b      	lsrs	r3, r3, #4
 8002b52:	f003 030f 	and.w	r3, r3, #15
 8002b56:	4a0a      	ldr	r2, [pc, #40]	; (8002b80 <HAL_RCC_ClockConfig+0x1c0>)
 8002b58:	5cd3      	ldrb	r3, [r2, r3]
 8002b5a:	fa21 f303 	lsr.w	r3, r1, r3
 8002b5e:	4a09      	ldr	r2, [pc, #36]	; (8002b84 <HAL_RCC_ClockConfig+0x1c4>)
 8002b60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002b62:	4b09      	ldr	r3, [pc, #36]	; (8002b88 <HAL_RCC_ClockConfig+0x1c8>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7fe fa14 	bl	8000f94 <HAL_InitTick>

  return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3710      	adds	r7, #16
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	40023c00 	.word	0x40023c00
 8002b7c:	40023800 	.word	0x40023800
 8002b80:	0800e7d4 	.word	0x0800e7d4
 8002b84:	20000010 	.word	0x20000010
 8002b88:	20000000 	.word	0x20000000

08002b8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b90:	b087      	sub	sp, #28
 8002b92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002b94:	2200      	movs	r2, #0
 8002b96:	60fa      	str	r2, [r7, #12]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	617a      	str	r2, [r7, #20]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0U;
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ba4:	4a51      	ldr	r2, [pc, #324]	; (8002cec <HAL_RCC_GetSysClockFreq+0x160>)
 8002ba6:	6892      	ldr	r2, [r2, #8]
 8002ba8:	f002 020c 	and.w	r2, r2, #12
 8002bac:	2a04      	cmp	r2, #4
 8002bae:	d007      	beq.n	8002bc0 <HAL_RCC_GetSysClockFreq+0x34>
 8002bb0:	2a08      	cmp	r2, #8
 8002bb2:	d008      	beq.n	8002bc6 <HAL_RCC_GetSysClockFreq+0x3a>
 8002bb4:	2a00      	cmp	r2, #0
 8002bb6:	f040 8090 	bne.w	8002cda <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002bba:	4b4d      	ldr	r3, [pc, #308]	; (8002cf0 <HAL_RCC_GetSysClockFreq+0x164>)
 8002bbc:	613b      	str	r3, [r7, #16]
       break;
 8002bbe:	e08f      	b.n	8002ce0 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002bc0:	4b4c      	ldr	r3, [pc, #304]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x168>)
 8002bc2:	613b      	str	r3, [r7, #16]
      break;
 8002bc4:	e08c      	b.n	8002ce0 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002bc6:	4a49      	ldr	r2, [pc, #292]	; (8002cec <HAL_RCC_GetSysClockFreq+0x160>)
 8002bc8:	6852      	ldr	r2, [r2, #4]
 8002bca:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8002bce:	60fa      	str	r2, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bd0:	4a46      	ldr	r2, [pc, #280]	; (8002cec <HAL_RCC_GetSysClockFreq+0x160>)
 8002bd2:	6852      	ldr	r2, [r2, #4]
 8002bd4:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8002bd8:	2a00      	cmp	r2, #0
 8002bda:	d023      	beq.n	8002c24 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bdc:	4b43      	ldr	r3, [pc, #268]	; (8002cec <HAL_RCC_GetSysClockFreq+0x160>)
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	099b      	lsrs	r3, r3, #6
 8002be2:	f04f 0400 	mov.w	r4, #0
 8002be6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002bea:	f04f 0200 	mov.w	r2, #0
 8002bee:	ea03 0301 	and.w	r3, r3, r1
 8002bf2:	ea04 0402 	and.w	r4, r4, r2
 8002bf6:	4a3f      	ldr	r2, [pc, #252]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x168>)
 8002bf8:	fb02 f104 	mul.w	r1, r2, r4
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	fb02 f203 	mul.w	r2, r2, r3
 8002c02:	440a      	add	r2, r1
 8002c04:	493b      	ldr	r1, [pc, #236]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x168>)
 8002c06:	fba3 0101 	umull	r0, r1, r3, r1
 8002c0a:	1853      	adds	r3, r2, r1
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	f04f 0400 	mov.w	r4, #0
 8002c14:	461a      	mov	r2, r3
 8002c16:	4623      	mov	r3, r4
 8002c18:	f7fe f812 	bl	8000c40 <__aeabi_uldivmod>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	460c      	mov	r4, r1
 8002c20:	617b      	str	r3, [r7, #20]
 8002c22:	e04c      	b.n	8002cbe <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c24:	4a31      	ldr	r2, [pc, #196]	; (8002cec <HAL_RCC_GetSysClockFreq+0x160>)
 8002c26:	6852      	ldr	r2, [r2, #4]
 8002c28:	0992      	lsrs	r2, r2, #6
 8002c2a:	4611      	mov	r1, r2
 8002c2c:	f04f 0200 	mov.w	r2, #0
 8002c30:	f240 15ff 	movw	r5, #511	; 0x1ff
 8002c34:	f04f 0600 	mov.w	r6, #0
 8002c38:	ea05 0501 	and.w	r5, r5, r1
 8002c3c:	ea06 0602 	and.w	r6, r6, r2
 8002c40:	4629      	mov	r1, r5
 8002c42:	4632      	mov	r2, r6
 8002c44:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 8002c48:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 8002c4c:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 8002c50:	4651      	mov	r1, sl
 8002c52:	465a      	mov	r2, fp
 8002c54:	46aa      	mov	sl, r5
 8002c56:	46b3      	mov	fp, r6
 8002c58:	4655      	mov	r5, sl
 8002c5a:	465e      	mov	r6, fp
 8002c5c:	1b4d      	subs	r5, r1, r5
 8002c5e:	eb62 0606 	sbc.w	r6, r2, r6
 8002c62:	4629      	mov	r1, r5
 8002c64:	4632      	mov	r2, r6
 8002c66:	0194      	lsls	r4, r2, #6
 8002c68:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002c6c:	018b      	lsls	r3, r1, #6
 8002c6e:	1a5b      	subs	r3, r3, r1
 8002c70:	eb64 0402 	sbc.w	r4, r4, r2
 8002c74:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8002c78:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8002c7c:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8002c80:	4643      	mov	r3, r8
 8002c82:	464c      	mov	r4, r9
 8002c84:	4655      	mov	r5, sl
 8002c86:	465e      	mov	r6, fp
 8002c88:	18ed      	adds	r5, r5, r3
 8002c8a:	eb46 0604 	adc.w	r6, r6, r4
 8002c8e:	462b      	mov	r3, r5
 8002c90:	4634      	mov	r4, r6
 8002c92:	02a2      	lsls	r2, r4, #10
 8002c94:	607a      	str	r2, [r7, #4]
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002c9c:	607a      	str	r2, [r7, #4]
 8002c9e:	029b      	lsls	r3, r3, #10
 8002ca0:	603b      	str	r3, [r7, #0]
 8002ca2:	e897 0018 	ldmia.w	r7, {r3, r4}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	4621      	mov	r1, r4
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f04f 0400 	mov.w	r4, #0
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	4623      	mov	r3, r4
 8002cb4:	f7fd ffc4 	bl	8000c40 <__aeabi_uldivmod>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	460c      	mov	r4, r1
 8002cbc:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002cbe:	4b0b      	ldr	r3, [pc, #44]	; (8002cec <HAL_RCC_GetSysClockFreq+0x160>)
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	0c1b      	lsrs	r3, r3, #16
 8002cc4:	f003 0303 	and.w	r3, r3, #3
 8002cc8:	3301      	adds	r3, #1
 8002cca:	005b      	lsls	r3, r3, #1
 8002ccc:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8002cce:	697a      	ldr	r2, [r7, #20]
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cd6:	613b      	str	r3, [r7, #16]
      break;
 8002cd8:	e002      	b.n	8002ce0 <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002cda:	4b05      	ldr	r3, [pc, #20]	; (8002cf0 <HAL_RCC_GetSysClockFreq+0x164>)
 8002cdc:	613b      	str	r3, [r7, #16]
      break;
 8002cde:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ce0:	693b      	ldr	r3, [r7, #16]
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	371c      	adds	r7, #28
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cec:	40023800 	.word	0x40023800
 8002cf0:	00f42400 	.word	0x00f42400
 8002cf4:	00b71b00 	.word	0x00b71b00

08002cf8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cfc:	4b03      	ldr	r3, [pc, #12]	; (8002d0c <HAL_RCC_GetHCLKFreq+0x14>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr
 8002d0a:	bf00      	nop
 8002d0c:	20000010 	.word	0x20000010

08002d10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002d14:	f7ff fff0 	bl	8002cf8 <HAL_RCC_GetHCLKFreq>
 8002d18:	4601      	mov	r1, r0
 8002d1a:	4b05      	ldr	r3, [pc, #20]	; (8002d30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	0a9b      	lsrs	r3, r3, #10
 8002d20:	f003 0307 	and.w	r3, r3, #7
 8002d24:	4a03      	ldr	r2, [pc, #12]	; (8002d34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d26:	5cd3      	ldrb	r3, [r2, r3]
 8002d28:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	40023800 	.word	0x40023800
 8002d34:	0800e7e4 	.word	0x0800e7e4

08002d38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002d3c:	f7ff ffdc 	bl	8002cf8 <HAL_RCC_GetHCLKFreq>
 8002d40:	4601      	mov	r1, r0
 8002d42:	4b05      	ldr	r3, [pc, #20]	; (8002d58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	0b5b      	lsrs	r3, r3, #13
 8002d48:	f003 0307 	and.w	r3, r3, #7
 8002d4c:	4a03      	ldr	r2, [pc, #12]	; (8002d5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d4e:	5cd3      	ldrb	r3, [r2, r3]
 8002d50:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	bd80      	pop	{r7, pc}
 8002d58:	40023800 	.word	0x40023800
 8002d5c:	0800e7e4 	.word	0x0800e7e4

08002d60 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d101      	bne.n	8002d72 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e07a      	b.n	8002e68 <HAL_SPI_Init+0x108>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d108      	bne.n	8002d8c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002d82:	d009      	beq.n	8002d98 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2200      	movs	r2, #0
 8002d88:	61da      	str	r2, [r3, #28]
 8002d8a:	e005      	b.n	8002d98 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2200      	movs	r2, #0
 8002d96:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d106      	bne.n	8002db8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2200      	movs	r2, #0
 8002dae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f005 fc06 	bl	80085c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2202      	movs	r2, #2
 8002dbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	687a      	ldr	r2, [r7, #4]
 8002dc6:	6812      	ldr	r2, [r2, #0]
 8002dc8:	6812      	ldr	r2, [r2, #0]
 8002dca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002dce:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	687a      	ldr	r2, [r7, #4]
 8002dd6:	6852      	ldr	r2, [r2, #4]
 8002dd8:	f402 7182 	and.w	r1, r2, #260	; 0x104
 8002ddc:	687a      	ldr	r2, [r7, #4]
 8002dde:	6892      	ldr	r2, [r2, #8]
 8002de0:	f402 4204 	and.w	r2, r2, #33792	; 0x8400
 8002de4:	4311      	orrs	r1, r2
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	68d2      	ldr	r2, [r2, #12]
 8002dea:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002dee:	4311      	orrs	r1, r2
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	6912      	ldr	r2, [r2, #16]
 8002df4:	f002 0202 	and.w	r2, r2, #2
 8002df8:	4311      	orrs	r1, r2
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	6952      	ldr	r2, [r2, #20]
 8002dfe:	f002 0201 	and.w	r2, r2, #1
 8002e02:	4311      	orrs	r1, r2
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	6992      	ldr	r2, [r2, #24]
 8002e08:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8002e0c:	4311      	orrs	r1, r2
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	69d2      	ldr	r2, [r2, #28]
 8002e12:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8002e16:	4311      	orrs	r1, r2
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	6a12      	ldr	r2, [r2, #32]
 8002e1c:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002e20:	4311      	orrs	r1, r2
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002e26:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	6992      	ldr	r2, [r2, #24]
 8002e36:	0c12      	lsrs	r2, r2, #16
 8002e38:	f002 0104 	and.w	r1, r2, #4
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e40:	f002 0210 	and.w	r2, r2, #16
 8002e44:	430a      	orrs	r2, r1
 8002e46:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	6812      	ldr	r2, [r2, #0]
 8002e50:	69d2      	ldr	r2, [r2, #28]
 8002e52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e56:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2201      	movs	r2, #1
 8002e62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002e66:	2300      	movs	r3, #0
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3708      	adds	r7, #8
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}

08002e70 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b088      	sub	sp, #32
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	60f8      	str	r0, [r7, #12]
 8002e78:	60b9      	str	r1, [r7, #8]
 8002e7a:	603b      	str	r3, [r7, #0]
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002e80:	2300      	movs	r3, #0
 8002e82:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d101      	bne.n	8002e92 <HAL_SPI_Transmit+0x22>
 8002e8e:	2302      	movs	r3, #2
 8002e90:	e124      	b.n	80030dc <HAL_SPI_Transmit+0x26c>
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2201      	movs	r2, #1
 8002e96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e9a:	f7fe f8bf 	bl	800101c <HAL_GetTick>
 8002e9e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002ea0:	88fb      	ldrh	r3, [r7, #6]
 8002ea2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d002      	beq.n	8002eb6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002eb0:	2302      	movs	r3, #2
 8002eb2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002eb4:	e109      	b.n	80030ca <HAL_SPI_Transmit+0x25a>
  }

  if ((pData == NULL) || (Size == 0U))
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d002      	beq.n	8002ec2 <HAL_SPI_Transmit+0x52>
 8002ebc:	88fb      	ldrh	r3, [r7, #6]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d102      	bne.n	8002ec8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002ec6:	e100      	b.n	80030ca <HAL_SPI_Transmit+0x25a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2203      	movs	r2, #3
 8002ecc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	68ba      	ldr	r2, [r7, #8]
 8002eda:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	88fa      	ldrh	r2, [r7, #6]
 8002ee0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	88fa      	ldrh	r2, [r7, #6]
 8002ee6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2200      	movs	r2, #0
 8002eec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2200      	movs	r2, #0
 8002efe:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2200      	movs	r2, #0
 8002f04:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f0e:	d10f      	bne.n	8002f30 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	68fa      	ldr	r2, [r7, #12]
 8002f16:	6812      	ldr	r2, [r2, #0]
 8002f18:	6812      	ldr	r2, [r2, #0]
 8002f1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f1e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	68fa      	ldr	r2, [r7, #12]
 8002f26:	6812      	ldr	r2, [r2, #0]
 8002f28:	6812      	ldr	r2, [r2, #0]
 8002f2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f2e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f3a:	2b40      	cmp	r3, #64	; 0x40
 8002f3c:	d007      	beq.n	8002f4e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	68fa      	ldr	r2, [r7, #12]
 8002f44:	6812      	ldr	r2, [r2, #0]
 8002f46:	6812      	ldr	r2, [r2, #0]
 8002f48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f4c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f56:	d14b      	bne.n	8002ff0 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d002      	beq.n	8002f66 <HAL_SPI_Transmit+0xf6>
 8002f60:	8afb      	ldrh	r3, [r7, #22]
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d13e      	bne.n	8002fe4 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	68fa      	ldr	r2, [r7, #12]
 8002f6c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002f6e:	8812      	ldrh	r2, [r2, #0]
 8002f70:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f76:	1c9a      	adds	r2, r3, #2
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f80:	b29b      	uxth	r3, r3
 8002f82:	3b01      	subs	r3, #1
 8002f84:	b29a      	uxth	r2, r3
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002f8a:	e02b      	b.n	8002fe4 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	f003 0302 	and.w	r3, r3, #2
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	d112      	bne.n	8002fc0 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	68fa      	ldr	r2, [r7, #12]
 8002fa0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002fa2:	8812      	ldrh	r2, [r2, #0]
 8002fa4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002faa:	1c9a      	adds	r2, r3, #2
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	3b01      	subs	r3, #1
 8002fb8:	b29a      	uxth	r2, r3
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	86da      	strh	r2, [r3, #54]	; 0x36
 8002fbe:	e011      	b.n	8002fe4 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002fc0:	f7fe f82c 	bl	800101c <HAL_GetTick>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	1ad2      	subs	r2, r2, r3
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d303      	bcc.n	8002fd8 <HAL_SPI_Transmit+0x168>
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fd6:	d102      	bne.n	8002fde <HAL_SPI_Transmit+0x16e>
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d102      	bne.n	8002fe4 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002fe2:	e072      	b.n	80030ca <HAL_SPI_Transmit+0x25a>
    while (hspi->TxXferCount > 0U)
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d1ce      	bne.n	8002f8c <HAL_SPI_Transmit+0x11c>
 8002fee:	e04c      	b.n	800308a <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d002      	beq.n	8002ffe <HAL_SPI_Transmit+0x18e>
 8002ff8:	8afb      	ldrh	r3, [r7, #22]
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d140      	bne.n	8003080 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	330c      	adds	r3, #12
 8003004:	68fa      	ldr	r2, [r7, #12]
 8003006:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003008:	7812      	ldrb	r2, [r2, #0]
 800300a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003010:	1c5a      	adds	r2, r3, #1
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800301a:	b29b      	uxth	r3, r3
 800301c:	3b01      	subs	r3, #1
 800301e:	b29a      	uxth	r2, r3
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003024:	e02c      	b.n	8003080 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	f003 0302 	and.w	r3, r3, #2
 8003030:	2b02      	cmp	r3, #2
 8003032:	d113      	bne.n	800305c <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	330c      	adds	r3, #12
 800303a:	68fa      	ldr	r2, [r7, #12]
 800303c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800303e:	7812      	ldrb	r2, [r2, #0]
 8003040:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003046:	1c5a      	adds	r2, r3, #1
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003050:	b29b      	uxth	r3, r3
 8003052:	3b01      	subs	r3, #1
 8003054:	b29a      	uxth	r2, r3
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	86da      	strh	r2, [r3, #54]	; 0x36
 800305a:	e011      	b.n	8003080 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800305c:	f7fd ffde 	bl	800101c <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	69bb      	ldr	r3, [r7, #24]
 8003064:	1ad2      	subs	r2, r2, r3
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	429a      	cmp	r2, r3
 800306a:	d303      	bcc.n	8003074 <HAL_SPI_Transmit+0x204>
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003072:	d102      	bne.n	800307a <HAL_SPI_Transmit+0x20a>
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d102      	bne.n	8003080 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800307a:	2303      	movs	r3, #3
 800307c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800307e:	e024      	b.n	80030ca <HAL_SPI_Transmit+0x25a>
    while (hspi->TxXferCount > 0U)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003084:	b29b      	uxth	r3, r3
 8003086:	2b00      	cmp	r3, #0
 8003088:	d1cd      	bne.n	8003026 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800308a:	69ba      	ldr	r2, [r7, #24]
 800308c:	6839      	ldr	r1, [r7, #0]
 800308e:	68f8      	ldr	r0, [r7, #12]
 8003090:	f000 fa50 	bl	8003534 <SPI_EndRxTxTransaction>
 8003094:	4603      	mov	r3, r0
 8003096:	2b00      	cmp	r3, #0
 8003098:	d002      	beq.n	80030a0 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2220      	movs	r2, #32
 800309e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d10a      	bne.n	80030be <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80030a8:	2300      	movs	r3, #0
 80030aa:	613b      	str	r3, [r7, #16]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	613b      	str	r3, [r7, #16]
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	613b      	str	r3, [r7, #16]
 80030bc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d001      	beq.n	80030ca <HAL_SPI_Transmit+0x25a>
  {
    errorcode = HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2201      	movs	r2, #1
 80030ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80030da:	7ffb      	ldrb	r3, [r7, #31]
}
 80030dc:	4618      	mov	r0, r3
 80030de:	3720      	adds	r7, #32
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b08c      	sub	sp, #48	; 0x30
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	607a      	str	r2, [r7, #4]
 80030f0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80030f2:	2301      	movs	r3, #1
 80030f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80030f6:	2300      	movs	r3, #0
 80030f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003102:	2b01      	cmp	r3, #1
 8003104:	d101      	bne.n	800310a <HAL_SPI_TransmitReceive+0x26>
 8003106:	2302      	movs	r3, #2
 8003108:	e188      	b.n	800341c <HAL_SPI_TransmitReceive+0x338>
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2201      	movs	r2, #1
 800310e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003112:	f7fd ff83 	bl	800101c <HAL_GetTick>
 8003116:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800311e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003128:	887b      	ldrh	r3, [r7, #2]
 800312a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800312c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003130:	2b01      	cmp	r3, #1
 8003132:	d00f      	beq.n	8003154 <HAL_SPI_TransmitReceive+0x70>
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800313a:	d107      	bne.n	800314c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d103      	bne.n	800314c <HAL_SPI_TransmitReceive+0x68>
 8003144:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003148:	2b04      	cmp	r3, #4
 800314a:	d003      	beq.n	8003154 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800314c:	2302      	movs	r3, #2
 800314e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003152:	e159      	b.n	8003408 <HAL_SPI_TransmitReceive+0x324>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d005      	beq.n	8003166 <HAL_SPI_TransmitReceive+0x82>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d002      	beq.n	8003166 <HAL_SPI_TransmitReceive+0x82>
 8003160:	887b      	ldrh	r3, [r7, #2]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d103      	bne.n	800316e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800316c:	e14c      	b.n	8003408 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003174:	b2db      	uxtb	r3, r3
 8003176:	2b04      	cmp	r3, #4
 8003178:	d003      	beq.n	8003182 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2205      	movs	r2, #5
 800317e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2200      	movs	r2, #0
 8003186:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	887a      	ldrh	r2, [r7, #2]
 8003192:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	887a      	ldrh	r2, [r7, #2]
 8003198:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	68ba      	ldr	r2, [r7, #8]
 800319e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	887a      	ldrh	r2, [r7, #2]
 80031a4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	887a      	ldrh	r2, [r7, #2]
 80031aa:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2200      	movs	r2, #0
 80031b0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2200      	movs	r2, #0
 80031b6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031c2:	2b40      	cmp	r3, #64	; 0x40
 80031c4:	d007      	beq.n	80031d6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	68fa      	ldr	r2, [r7, #12]
 80031cc:	6812      	ldr	r2, [r2, #0]
 80031ce:	6812      	ldr	r2, [r2, #0]
 80031d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80031d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	68db      	ldr	r3, [r3, #12]
 80031da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031de:	d178      	bne.n	80032d2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d002      	beq.n	80031ee <HAL_SPI_TransmitReceive+0x10a>
 80031e8:	8b7b      	ldrh	r3, [r7, #26]
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d166      	bne.n	80032bc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	68fa      	ldr	r2, [r7, #12]
 80031f4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80031f6:	8812      	ldrh	r2, [r2, #0]
 80031f8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031fe:	1c9a      	adds	r2, r3, #2
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003208:	b29b      	uxth	r3, r3
 800320a:	3b01      	subs	r3, #1
 800320c:	b29a      	uxth	r2, r3
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003212:	e053      	b.n	80032bc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	f003 0302 	and.w	r3, r3, #2
 800321e:	2b02      	cmp	r3, #2
 8003220:	d11b      	bne.n	800325a <HAL_SPI_TransmitReceive+0x176>
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003226:	b29b      	uxth	r3, r3
 8003228:	2b00      	cmp	r3, #0
 800322a:	d016      	beq.n	800325a <HAL_SPI_TransmitReceive+0x176>
 800322c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800322e:	2b01      	cmp	r3, #1
 8003230:	d113      	bne.n	800325a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	68fa      	ldr	r2, [r7, #12]
 8003238:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800323a:	8812      	ldrh	r2, [r2, #0]
 800323c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003242:	1c9a      	adds	r2, r3, #2
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800324c:	b29b      	uxth	r3, r3
 800324e:	3b01      	subs	r3, #1
 8003250:	b29a      	uxth	r2, r3
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003256:	2300      	movs	r3, #0
 8003258:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	f003 0301 	and.w	r3, r3, #1
 8003264:	2b01      	cmp	r3, #1
 8003266:	d119      	bne.n	800329c <HAL_SPI_TransmitReceive+0x1b8>
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800326c:	b29b      	uxth	r3, r3
 800326e:	2b00      	cmp	r3, #0
 8003270:	d014      	beq.n	800329c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003276:	68fa      	ldr	r2, [r7, #12]
 8003278:	6812      	ldr	r2, [r2, #0]
 800327a:	68d2      	ldr	r2, [r2, #12]
 800327c:	b292      	uxth	r2, r2
 800327e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003284:	1c9a      	adds	r2, r3, #2
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800328e:	b29b      	uxth	r3, r3
 8003290:	3b01      	subs	r3, #1
 8003292:	b29a      	uxth	r2, r3
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003298:	2301      	movs	r3, #1
 800329a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800329c:	f7fd febe 	bl	800101c <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a4:	1ad2      	subs	r2, r2, r3
 80032a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d307      	bcc.n	80032bc <HAL_SPI_TransmitReceive+0x1d8>
 80032ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032b2:	d003      	beq.n	80032bc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80032b4:	2303      	movs	r3, #3
 80032b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80032ba:	e0a5      	b.n	8003408 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d1a6      	bne.n	8003214 <HAL_SPI_TransmitReceive+0x130>
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d1a1      	bne.n	8003214 <HAL_SPI_TransmitReceive+0x130>
 80032d0:	e07c      	b.n	80033cc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d002      	beq.n	80032e0 <HAL_SPI_TransmitReceive+0x1fc>
 80032da:	8b7b      	ldrh	r3, [r7, #26]
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d16b      	bne.n	80033b8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	330c      	adds	r3, #12
 80032e6:	68fa      	ldr	r2, [r7, #12]
 80032e8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80032ea:	7812      	ldrb	r2, [r2, #0]
 80032ec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f2:	1c5a      	adds	r2, r3, #1
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	3b01      	subs	r3, #1
 8003300:	b29a      	uxth	r2, r3
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003306:	e057      	b.n	80033b8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	f003 0302 	and.w	r3, r3, #2
 8003312:	2b02      	cmp	r3, #2
 8003314:	d11c      	bne.n	8003350 <HAL_SPI_TransmitReceive+0x26c>
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800331a:	b29b      	uxth	r3, r3
 800331c:	2b00      	cmp	r3, #0
 800331e:	d017      	beq.n	8003350 <HAL_SPI_TransmitReceive+0x26c>
 8003320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003322:	2b01      	cmp	r3, #1
 8003324:	d114      	bne.n	8003350 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	330c      	adds	r3, #12
 800332c:	68fa      	ldr	r2, [r7, #12]
 800332e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003330:	7812      	ldrb	r2, [r2, #0]
 8003332:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003338:	1c5a      	adds	r2, r3, #1
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003342:	b29b      	uxth	r3, r3
 8003344:	3b01      	subs	r3, #1
 8003346:	b29a      	uxth	r2, r3
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800334c:	2300      	movs	r3, #0
 800334e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	f003 0301 	and.w	r3, r3, #1
 800335a:	2b01      	cmp	r3, #1
 800335c:	d119      	bne.n	8003392 <HAL_SPI_TransmitReceive+0x2ae>
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003362:	b29b      	uxth	r3, r3
 8003364:	2b00      	cmp	r3, #0
 8003366:	d014      	beq.n	8003392 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800336c:	68fa      	ldr	r2, [r7, #12]
 800336e:	6812      	ldr	r2, [r2, #0]
 8003370:	68d2      	ldr	r2, [r2, #12]
 8003372:	b2d2      	uxtb	r2, r2
 8003374:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800337a:	1c5a      	adds	r2, r3, #1
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003384:	b29b      	uxth	r3, r3
 8003386:	3b01      	subs	r3, #1
 8003388:	b29a      	uxth	r2, r3
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800338e:	2301      	movs	r3, #1
 8003390:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003392:	f7fd fe43 	bl	800101c <HAL_GetTick>
 8003396:	4602      	mov	r2, r0
 8003398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800339a:	1ad2      	subs	r2, r2, r3
 800339c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800339e:	429a      	cmp	r2, r3
 80033a0:	d303      	bcc.n	80033aa <HAL_SPI_TransmitReceive+0x2c6>
 80033a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033a8:	d102      	bne.n	80033b0 <HAL_SPI_TransmitReceive+0x2cc>
 80033aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d103      	bne.n	80033b8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80033b0:	2303      	movs	r3, #3
 80033b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80033b6:	e027      	b.n	8003408 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033bc:	b29b      	uxth	r3, r3
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d1a2      	bne.n	8003308 <HAL_SPI_TransmitReceive+0x224>
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033c6:	b29b      	uxth	r3, r3
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d19d      	bne.n	8003308 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80033cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033ce:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80033d0:	68f8      	ldr	r0, [r7, #12]
 80033d2:	f000 f8af 	bl	8003534 <SPI_EndRxTxTransaction>
 80033d6:	4603      	mov	r3, r0
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d006      	beq.n	80033ea <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2220      	movs	r2, #32
 80033e6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80033e8:	e00e      	b.n	8003408 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d10a      	bne.n	8003408 <HAL_SPI_TransmitReceive+0x324>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80033f2:	2300      	movs	r3, #0
 80033f4:	617b      	str	r3, [r7, #20]
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	617b      	str	r3, [r7, #20]
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	617b      	str	r3, [r7, #20]
 8003406:	697b      	ldr	r3, [r7, #20]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2200      	movs	r2, #0
 8003414:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003418:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800341c:	4618      	mov	r0, r3
 800341e:	3730      	adds	r7, #48	; 0x30
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}

08003424 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b088      	sub	sp, #32
 8003428:	af00      	add	r7, sp, #0
 800342a:	60f8      	str	r0, [r7, #12]
 800342c:	60b9      	str	r1, [r7, #8]
 800342e:	603b      	str	r3, [r7, #0]
 8003430:	4613      	mov	r3, r2
 8003432:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003434:	f7fd fdf2 	bl	800101c <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800343c:	1a9a      	subs	r2, r3, r2
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	4413      	add	r3, r2
 8003442:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003444:	f7fd fdea 	bl	800101c <HAL_GetTick>
 8003448:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800344a:	4b39      	ldr	r3, [pc, #228]	; (8003530 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	015b      	lsls	r3, r3, #5
 8003450:	0d1b      	lsrs	r3, r3, #20
 8003452:	69fa      	ldr	r2, [r7, #28]
 8003454:	fb02 f303 	mul.w	r3, r2, r3
 8003458:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800345a:	e054      	b.n	8003506 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003462:	d050      	beq.n	8003506 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003464:	f7fd fdda 	bl	800101c <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	69bb      	ldr	r3, [r7, #24]
 800346c:	1ad2      	subs	r2, r2, r3
 800346e:	69fb      	ldr	r3, [r7, #28]
 8003470:	429a      	cmp	r2, r3
 8003472:	d202      	bcs.n	800347a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003474:	69fb      	ldr	r3, [r7, #28]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d13d      	bne.n	80034f6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68fa      	ldr	r2, [r7, #12]
 8003480:	6812      	ldr	r2, [r2, #0]
 8003482:	6852      	ldr	r2, [r2, #4]
 8003484:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003488:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003492:	d111      	bne.n	80034b8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800349c:	d004      	beq.n	80034a8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034a6:	d107      	bne.n	80034b8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	68fa      	ldr	r2, [r7, #12]
 80034ae:	6812      	ldr	r2, [r2, #0]
 80034b0:	6812      	ldr	r2, [r2, #0]
 80034b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034b6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034c0:	d10f      	bne.n	80034e2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	68fa      	ldr	r2, [r7, #12]
 80034c8:	6812      	ldr	r2, [r2, #0]
 80034ca:	6812      	ldr	r2, [r2, #0]
 80034cc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80034d0:	601a      	str	r2, [r3, #0]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	68fa      	ldr	r2, [r7, #12]
 80034d8:	6812      	ldr	r2, [r2, #0]
 80034da:	6812      	ldr	r2, [r2, #0]
 80034dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80034e0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2201      	movs	r2, #1
 80034e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e017      	b.n	8003526 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d101      	bne.n	8003500 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80034fc:	2300      	movs	r3, #0
 80034fe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	3b01      	subs	r3, #1
 8003504:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	689a      	ldr	r2, [r3, #8]
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	401a      	ands	r2, r3
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	429a      	cmp	r2, r3
 8003514:	bf0c      	ite	eq
 8003516:	2301      	moveq	r3, #1
 8003518:	2300      	movne	r3, #0
 800351a:	b2db      	uxtb	r3, r3
 800351c:	461a      	mov	r2, r3
 800351e:	79fb      	ldrb	r3, [r7, #7]
 8003520:	429a      	cmp	r2, r3
 8003522:	d19b      	bne.n	800345c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003524:	2300      	movs	r3, #0
}
 8003526:	4618      	mov	r0, r3
 8003528:	3720      	adds	r7, #32
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	20000010 	.word	0x20000010

08003534 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b088      	sub	sp, #32
 8003538:	af02      	add	r7, sp, #8
 800353a:	60f8      	str	r0, [r7, #12]
 800353c:	60b9      	str	r1, [r7, #8]
 800353e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003540:	4b1b      	ldr	r3, [pc, #108]	; (80035b0 <SPI_EndRxTxTransaction+0x7c>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a1b      	ldr	r2, [pc, #108]	; (80035b4 <SPI_EndRxTxTransaction+0x80>)
 8003546:	fba2 2303 	umull	r2, r3, r2, r3
 800354a:	0d5b      	lsrs	r3, r3, #21
 800354c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003550:	fb02 f303 	mul.w	r3, r2, r3
 8003554:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800355e:	d112      	bne.n	8003586 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	9300      	str	r3, [sp, #0]
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	2200      	movs	r2, #0
 8003568:	2180      	movs	r1, #128	; 0x80
 800356a:	68f8      	ldr	r0, [r7, #12]
 800356c:	f7ff ff5a 	bl	8003424 <SPI_WaitFlagStateUntilTimeout>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d016      	beq.n	80035a4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800357a:	f043 0220 	orr.w	r2, r3, #32
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	e00f      	b.n	80035a6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d00a      	beq.n	80035a2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	3b01      	subs	r3, #1
 8003590:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800359c:	2b80      	cmp	r3, #128	; 0x80
 800359e:	d0f2      	beq.n	8003586 <SPI_EndRxTxTransaction+0x52>
 80035a0:	e000      	b.n	80035a4 <SPI_EndRxTxTransaction+0x70>
        break;
 80035a2:	bf00      	nop
  }

  return HAL_OK;
 80035a4:	2300      	movs	r3, #0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3718      	adds	r7, #24
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	20000010 	.word	0x20000010
 80035b4:	165e9f81 	.word	0x165e9f81

080035b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d101      	bne.n	80035ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e041      	b.n	800364e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d106      	bne.n	80035e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f005 f858 	bl	8008694 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2202      	movs	r2, #2
 80035e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	3304      	adds	r3, #4
 80035f4:	4619      	mov	r1, r3
 80035f6:	4610      	mov	r0, r2
 80035f8:	f000 fb4a 	bl	8003c90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2201      	movs	r2, #1
 8003600:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2201      	movs	r2, #1
 8003608:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2201      	movs	r2, #1
 8003610:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2201      	movs	r2, #1
 8003628:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2201      	movs	r2, #1
 8003630:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2201      	movs	r2, #1
 8003638:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2201      	movs	r2, #1
 8003640:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3708      	adds	r7, #8
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
	...

08003658 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d109      	bne.n	800367c <HAL_TIM_PWM_Start+0x24>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800366e:	b2db      	uxtb	r3, r3
 8003670:	2b01      	cmp	r3, #1
 8003672:	bf14      	ite	ne
 8003674:	2301      	movne	r3, #1
 8003676:	2300      	moveq	r3, #0
 8003678:	b2db      	uxtb	r3, r3
 800367a:	e022      	b.n	80036c2 <HAL_TIM_PWM_Start+0x6a>
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	2b04      	cmp	r3, #4
 8003680:	d109      	bne.n	8003696 <HAL_TIM_PWM_Start+0x3e>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003688:	b2db      	uxtb	r3, r3
 800368a:	2b01      	cmp	r3, #1
 800368c:	bf14      	ite	ne
 800368e:	2301      	movne	r3, #1
 8003690:	2300      	moveq	r3, #0
 8003692:	b2db      	uxtb	r3, r3
 8003694:	e015      	b.n	80036c2 <HAL_TIM_PWM_Start+0x6a>
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	2b08      	cmp	r3, #8
 800369a:	d109      	bne.n	80036b0 <HAL_TIM_PWM_Start+0x58>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	bf14      	ite	ne
 80036a8:	2301      	movne	r3, #1
 80036aa:	2300      	moveq	r3, #0
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	e008      	b.n	80036c2 <HAL_TIM_PWM_Start+0x6a>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036b6:	b2db      	uxtb	r3, r3
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	bf14      	ite	ne
 80036bc:	2301      	movne	r3, #1
 80036be:	2300      	moveq	r3, #0
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d001      	beq.n	80036ca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e07c      	b.n	80037c4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d104      	bne.n	80036da <HAL_TIM_PWM_Start+0x82>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2202      	movs	r2, #2
 80036d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036d8:	e013      	b.n	8003702 <HAL_TIM_PWM_Start+0xaa>
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	2b04      	cmp	r3, #4
 80036de:	d104      	bne.n	80036ea <HAL_TIM_PWM_Start+0x92>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2202      	movs	r2, #2
 80036e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80036e8:	e00b      	b.n	8003702 <HAL_TIM_PWM_Start+0xaa>
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	2b08      	cmp	r3, #8
 80036ee:	d104      	bne.n	80036fa <HAL_TIM_PWM_Start+0xa2>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2202      	movs	r2, #2
 80036f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036f8:	e003      	b.n	8003702 <HAL_TIM_PWM_Start+0xaa>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2202      	movs	r2, #2
 80036fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	2201      	movs	r2, #1
 8003708:	6839      	ldr	r1, [r7, #0]
 800370a:	4618      	mov	r0, r3
 800370c:	f000 fe3a 	bl	8004384 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a2d      	ldr	r2, [pc, #180]	; (80037cc <HAL_TIM_PWM_Start+0x174>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d004      	beq.n	8003724 <HAL_TIM_PWM_Start+0xcc>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a2c      	ldr	r2, [pc, #176]	; (80037d0 <HAL_TIM_PWM_Start+0x178>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d101      	bne.n	8003728 <HAL_TIM_PWM_Start+0xd0>
 8003724:	2301      	movs	r3, #1
 8003726:	e000      	b.n	800372a <HAL_TIM_PWM_Start+0xd2>
 8003728:	2300      	movs	r3, #0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d007      	beq.n	800373e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	6812      	ldr	r2, [r2, #0]
 8003736:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003738:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800373c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a22      	ldr	r2, [pc, #136]	; (80037cc <HAL_TIM_PWM_Start+0x174>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d022      	beq.n	800378e <HAL_TIM_PWM_Start+0x136>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003750:	d01d      	beq.n	800378e <HAL_TIM_PWM_Start+0x136>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a1f      	ldr	r2, [pc, #124]	; (80037d4 <HAL_TIM_PWM_Start+0x17c>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d018      	beq.n	800378e <HAL_TIM_PWM_Start+0x136>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a1d      	ldr	r2, [pc, #116]	; (80037d8 <HAL_TIM_PWM_Start+0x180>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d013      	beq.n	800378e <HAL_TIM_PWM_Start+0x136>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a1c      	ldr	r2, [pc, #112]	; (80037dc <HAL_TIM_PWM_Start+0x184>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d00e      	beq.n	800378e <HAL_TIM_PWM_Start+0x136>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a16      	ldr	r2, [pc, #88]	; (80037d0 <HAL_TIM_PWM_Start+0x178>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d009      	beq.n	800378e <HAL_TIM_PWM_Start+0x136>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a18      	ldr	r2, [pc, #96]	; (80037e0 <HAL_TIM_PWM_Start+0x188>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d004      	beq.n	800378e <HAL_TIM_PWM_Start+0x136>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a16      	ldr	r2, [pc, #88]	; (80037e4 <HAL_TIM_PWM_Start+0x18c>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d111      	bne.n	80037b2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	f003 0307 	and.w	r3, r3, #7
 8003798:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2b06      	cmp	r3, #6
 800379e:	d010      	beq.n	80037c2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	6812      	ldr	r2, [r2, #0]
 80037a8:	6812      	ldr	r2, [r2, #0]
 80037aa:	f042 0201 	orr.w	r2, r2, #1
 80037ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037b0:	e007      	b.n	80037c2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	6812      	ldr	r2, [r2, #0]
 80037ba:	6812      	ldr	r2, [r2, #0]
 80037bc:	f042 0201 	orr.w	r2, r2, #1
 80037c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80037c2:	2300      	movs	r3, #0
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3710      	adds	r7, #16
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	40010000 	.word	0x40010000
 80037d0:	40010400 	.word	0x40010400
 80037d4:	40000400 	.word	0x40000400
 80037d8:	40000800 	.word	0x40000800
 80037dc:	40000c00 	.word	0x40000c00
 80037e0:	40014000 	.word	0x40014000
 80037e4:	40001800 	.word	0x40001800

080037e8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d101      	bne.n	80037fa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e041      	b.n	800387e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003800:	b2db      	uxtb	r3, r3
 8003802:	2b00      	cmp	r3, #0
 8003804:	d106      	bne.n	8003814 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2200      	movs	r2, #0
 800380a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f004 ffbe 	bl	8008790 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2202      	movs	r2, #2
 8003818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	3304      	adds	r3, #4
 8003824:	4619      	mov	r1, r3
 8003826:	4610      	mov	r0, r2
 8003828:	f000 fa32 	bl	8003c90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2201      	movs	r2, #1
 8003830:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2201      	movs	r2, #1
 8003838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2201      	movs	r2, #1
 8003860:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2201      	movs	r2, #1
 8003868:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2201      	movs	r2, #1
 8003878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800387c:	2300      	movs	r3, #0
}
 800387e:	4618      	mov	r0, r3
 8003880:	3708      	adds	r7, #8
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}

08003886 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003886:	b580      	push	{r7, lr}
 8003888:	b086      	sub	sp, #24
 800388a:	af00      	add	r7, sp, #0
 800388c:	6078      	str	r0, [r7, #4]
 800388e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d101      	bne.n	800389a <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e097      	b.n	80039ca <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d106      	bne.n	80038b4 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f004 ff26 	bl	8008700 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2202      	movs	r2, #2
 80038b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80038ca:	f023 0307 	bic.w	r3, r3, #7
 80038ce:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	3304      	adds	r3, #4
 80038d8:	4619      	mov	r1, r3
 80038da:	4610      	mov	r0, r2
 80038dc:	f000 f9d8 	bl	8003c90 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	699b      	ldr	r3, [r3, #24]
 80038ee:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	6a1b      	ldr	r3, [r3, #32]
 80038f6:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	697a      	ldr	r2, [r7, #20]
 80038fe:	4313      	orrs	r3, r2
 8003900:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003908:	f023 0303 	bic.w	r3, r3, #3
 800390c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	689a      	ldr	r2, [r3, #8]
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	699b      	ldr	r3, [r3, #24]
 8003916:	021b      	lsls	r3, r3, #8
 8003918:	4313      	orrs	r3, r2
 800391a:	693a      	ldr	r2, [r7, #16]
 800391c:	4313      	orrs	r3, r2
 800391e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003926:	f023 030c 	bic.w	r3, r3, #12
 800392a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003932:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003936:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	68da      	ldr	r2, [r3, #12]
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	69db      	ldr	r3, [r3, #28]
 8003940:	021b      	lsls	r3, r3, #8
 8003942:	4313      	orrs	r3, r2
 8003944:	693a      	ldr	r2, [r7, #16]
 8003946:	4313      	orrs	r3, r2
 8003948:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	691b      	ldr	r3, [r3, #16]
 800394e:	011a      	lsls	r2, r3, #4
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	6a1b      	ldr	r3, [r3, #32]
 8003954:	031b      	lsls	r3, r3, #12
 8003956:	4313      	orrs	r3, r2
 8003958:	693a      	ldr	r2, [r7, #16]
 800395a:	4313      	orrs	r3, r2
 800395c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003964:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800396c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	685a      	ldr	r2, [r3, #4]
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	695b      	ldr	r3, [r3, #20]
 8003976:	011b      	lsls	r3, r3, #4
 8003978:	4313      	orrs	r3, r2
 800397a:	68fa      	ldr	r2, [r7, #12]
 800397c:	4313      	orrs	r3, r2
 800397e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	697a      	ldr	r2, [r7, #20]
 8003986:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	693a      	ldr	r2, [r7, #16]
 800398e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	68fa      	ldr	r2, [r7, #12]
 8003996:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3718      	adds	r7, #24
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}

080039d2 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80039d2:	b580      	push	{r7, lr}
 80039d4:	b086      	sub	sp, #24
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	60f8      	str	r0, [r7, #12]
 80039da:	60b9      	str	r1, [r7, #8]
 80039dc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039de:	2300      	movs	r3, #0
 80039e0:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d101      	bne.n	80039f0 <HAL_TIM_IC_ConfigChannel+0x1e>
 80039ec:	2302      	movs	r3, #2
 80039ee:	e088      	b.n	8003b02 <HAL_TIM_IC_ConfigChannel+0x130>
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2201      	movs	r2, #1
 80039f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d11b      	bne.n	8003a36 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6818      	ldr	r0, [r3, #0]
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	6819      	ldr	r1, [r3, #0]
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	685a      	ldr	r2, [r3, #4]
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	68db      	ldr	r3, [r3, #12]
 8003a0e:	f000 fb8f 	bl	8004130 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	6812      	ldr	r2, [r2, #0]
 8003a1a:	6992      	ldr	r2, [r2, #24]
 8003a1c:	f022 020c 	bic.w	r2, r2, #12
 8003a20:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	68fa      	ldr	r2, [r7, #12]
 8003a28:	6812      	ldr	r2, [r2, #0]
 8003a2a:	6991      	ldr	r1, [r2, #24]
 8003a2c:	68ba      	ldr	r2, [r7, #8]
 8003a2e:	6892      	ldr	r2, [r2, #8]
 8003a30:	430a      	orrs	r2, r1
 8003a32:	619a      	str	r2, [r3, #24]
 8003a34:	e060      	b.n	8003af8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2b04      	cmp	r3, #4
 8003a3a:	d11c      	bne.n	8003a76 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	6818      	ldr	r0, [r3, #0]
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	6819      	ldr	r1, [r3, #0]
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	685a      	ldr	r2, [r3, #4]
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	f000 fbe4 	bl	8004218 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	68fa      	ldr	r2, [r7, #12]
 8003a56:	6812      	ldr	r2, [r2, #0]
 8003a58:	6992      	ldr	r2, [r2, #24]
 8003a5a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003a5e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68fa      	ldr	r2, [r7, #12]
 8003a66:	6812      	ldr	r2, [r2, #0]
 8003a68:	6991      	ldr	r1, [r2, #24]
 8003a6a:	68ba      	ldr	r2, [r7, #8]
 8003a6c:	6892      	ldr	r2, [r2, #8]
 8003a6e:	0212      	lsls	r2, r2, #8
 8003a70:	430a      	orrs	r2, r1
 8003a72:	619a      	str	r2, [r3, #24]
 8003a74:	e040      	b.n	8003af8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2b08      	cmp	r3, #8
 8003a7a:	d11b      	bne.n	8003ab4 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6818      	ldr	r0, [r3, #0]
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	6819      	ldr	r1, [r3, #0]
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	685a      	ldr	r2, [r3, #4]
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	f000 fc01 	bl	8004292 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	68fa      	ldr	r2, [r7, #12]
 8003a96:	6812      	ldr	r2, [r2, #0]
 8003a98:	69d2      	ldr	r2, [r2, #28]
 8003a9a:	f022 020c 	bic.w	r2, r2, #12
 8003a9e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	68fa      	ldr	r2, [r7, #12]
 8003aa6:	6812      	ldr	r2, [r2, #0]
 8003aa8:	69d1      	ldr	r1, [r2, #28]
 8003aaa:	68ba      	ldr	r2, [r7, #8]
 8003aac:	6892      	ldr	r2, [r2, #8]
 8003aae:	430a      	orrs	r2, r1
 8003ab0:	61da      	str	r2, [r3, #28]
 8003ab2:	e021      	b.n	8003af8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2b0c      	cmp	r3, #12
 8003ab8:	d11c      	bne.n	8003af4 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6818      	ldr	r0, [r3, #0]
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	6819      	ldr	r1, [r3, #0]
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	685a      	ldr	r2, [r3, #4]
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	f000 fc1e 	bl	800430a <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	68fa      	ldr	r2, [r7, #12]
 8003ad4:	6812      	ldr	r2, [r2, #0]
 8003ad6:	69d2      	ldr	r2, [r2, #28]
 8003ad8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003adc:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	68fa      	ldr	r2, [r7, #12]
 8003ae4:	6812      	ldr	r2, [r2, #0]
 8003ae6:	69d1      	ldr	r1, [r2, #28]
 8003ae8:	68ba      	ldr	r2, [r7, #8]
 8003aea:	6892      	ldr	r2, [r2, #8]
 8003aec:	0212      	lsls	r2, r2, #8
 8003aee:	430a      	orrs	r2, r1
 8003af0:	61da      	str	r2, [r3, #28]
 8003af2:	e001      	b.n	8003af8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2200      	movs	r2, #0
 8003afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003b00:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3718      	adds	r7, #24
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
	...

08003b0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b086      	sub	sp, #24
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	60b9      	str	r1, [r7, #8]
 8003b16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d101      	bne.n	8003b2a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003b26:	2302      	movs	r3, #2
 8003b28:	e0ae      	b.n	8003c88 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2b0c      	cmp	r3, #12
 8003b36:	f200 809f 	bhi.w	8003c78 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003b3a:	a201      	add	r2, pc, #4	; (adr r2, 8003b40 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b40:	08003b75 	.word	0x08003b75
 8003b44:	08003c79 	.word	0x08003c79
 8003b48:	08003c79 	.word	0x08003c79
 8003b4c:	08003c79 	.word	0x08003c79
 8003b50:	08003bb5 	.word	0x08003bb5
 8003b54:	08003c79 	.word	0x08003c79
 8003b58:	08003c79 	.word	0x08003c79
 8003b5c:	08003c79 	.word	0x08003c79
 8003b60:	08003bf7 	.word	0x08003bf7
 8003b64:	08003c79 	.word	0x08003c79
 8003b68:	08003c79 	.word	0x08003c79
 8003b6c:	08003c79 	.word	0x08003c79
 8003b70:	08003c37 	.word	0x08003c37
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	68b9      	ldr	r1, [r7, #8]
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f000 f928 	bl	8003dd0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	68fa      	ldr	r2, [r7, #12]
 8003b86:	6812      	ldr	r2, [r2, #0]
 8003b88:	6992      	ldr	r2, [r2, #24]
 8003b8a:	f042 0208 	orr.w	r2, r2, #8
 8003b8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	68fa      	ldr	r2, [r7, #12]
 8003b96:	6812      	ldr	r2, [r2, #0]
 8003b98:	6992      	ldr	r2, [r2, #24]
 8003b9a:	f022 0204 	bic.w	r2, r2, #4
 8003b9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	68fa      	ldr	r2, [r7, #12]
 8003ba6:	6812      	ldr	r2, [r2, #0]
 8003ba8:	6991      	ldr	r1, [r2, #24]
 8003baa:	68ba      	ldr	r2, [r7, #8]
 8003bac:	6912      	ldr	r2, [r2, #16]
 8003bae:	430a      	orrs	r2, r1
 8003bb0:	619a      	str	r2, [r3, #24]
      break;
 8003bb2:	e064      	b.n	8003c7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	68b9      	ldr	r1, [r7, #8]
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f000 f978 	bl	8003eb0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	68fa      	ldr	r2, [r7, #12]
 8003bc6:	6812      	ldr	r2, [r2, #0]
 8003bc8:	6992      	ldr	r2, [r2, #24]
 8003bca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003bce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	68fa      	ldr	r2, [r7, #12]
 8003bd6:	6812      	ldr	r2, [r2, #0]
 8003bd8:	6992      	ldr	r2, [r2, #24]
 8003bda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	68fa      	ldr	r2, [r7, #12]
 8003be6:	6812      	ldr	r2, [r2, #0]
 8003be8:	6991      	ldr	r1, [r2, #24]
 8003bea:	68ba      	ldr	r2, [r7, #8]
 8003bec:	6912      	ldr	r2, [r2, #16]
 8003bee:	0212      	lsls	r2, r2, #8
 8003bf0:	430a      	orrs	r2, r1
 8003bf2:	619a      	str	r2, [r3, #24]
      break;
 8003bf4:	e043      	b.n	8003c7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	68b9      	ldr	r1, [r7, #8]
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f000 f9cd 	bl	8003f9c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	68fa      	ldr	r2, [r7, #12]
 8003c08:	6812      	ldr	r2, [r2, #0]
 8003c0a:	69d2      	ldr	r2, [r2, #28]
 8003c0c:	f042 0208 	orr.w	r2, r2, #8
 8003c10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	68fa      	ldr	r2, [r7, #12]
 8003c18:	6812      	ldr	r2, [r2, #0]
 8003c1a:	69d2      	ldr	r2, [r2, #28]
 8003c1c:	f022 0204 	bic.w	r2, r2, #4
 8003c20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	68fa      	ldr	r2, [r7, #12]
 8003c28:	6812      	ldr	r2, [r2, #0]
 8003c2a:	69d1      	ldr	r1, [r2, #28]
 8003c2c:	68ba      	ldr	r2, [r7, #8]
 8003c2e:	6912      	ldr	r2, [r2, #16]
 8003c30:	430a      	orrs	r2, r1
 8003c32:	61da      	str	r2, [r3, #28]
      break;
 8003c34:	e023      	b.n	8003c7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	68b9      	ldr	r1, [r7, #8]
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f000 fa21 	bl	8004084 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	68fa      	ldr	r2, [r7, #12]
 8003c48:	6812      	ldr	r2, [r2, #0]
 8003c4a:	69d2      	ldr	r2, [r2, #28]
 8003c4c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	68fa      	ldr	r2, [r7, #12]
 8003c58:	6812      	ldr	r2, [r2, #0]
 8003c5a:	69d2      	ldr	r2, [r2, #28]
 8003c5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	68fa      	ldr	r2, [r7, #12]
 8003c68:	6812      	ldr	r2, [r2, #0]
 8003c6a:	69d1      	ldr	r1, [r2, #28]
 8003c6c:	68ba      	ldr	r2, [r7, #8]
 8003c6e:	6912      	ldr	r2, [r2, #16]
 8003c70:	0212      	lsls	r2, r2, #8
 8003c72:	430a      	orrs	r2, r1
 8003c74:	61da      	str	r2, [r3, #28]
      break;
 8003c76:	e002      	b.n	8003c7e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	75fb      	strb	r3, [r7, #23]
      break;
 8003c7c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003c86:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3718      	adds	r7, #24
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b085      	sub	sp, #20
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	4a40      	ldr	r2, [pc, #256]	; (8003da4 <TIM_Base_SetConfig+0x114>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d013      	beq.n	8003cd0 <TIM_Base_SetConfig+0x40>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cae:	d00f      	beq.n	8003cd0 <TIM_Base_SetConfig+0x40>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	4a3d      	ldr	r2, [pc, #244]	; (8003da8 <TIM_Base_SetConfig+0x118>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d00b      	beq.n	8003cd0 <TIM_Base_SetConfig+0x40>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a3c      	ldr	r2, [pc, #240]	; (8003dac <TIM_Base_SetConfig+0x11c>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d007      	beq.n	8003cd0 <TIM_Base_SetConfig+0x40>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4a3b      	ldr	r2, [pc, #236]	; (8003db0 <TIM_Base_SetConfig+0x120>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d003      	beq.n	8003cd0 <TIM_Base_SetConfig+0x40>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4a3a      	ldr	r2, [pc, #232]	; (8003db4 <TIM_Base_SetConfig+0x124>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d108      	bne.n	8003ce2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	68fa      	ldr	r2, [r7, #12]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	4a2f      	ldr	r2, [pc, #188]	; (8003da4 <TIM_Base_SetConfig+0x114>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d02b      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cf0:	d027      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4a2c      	ldr	r2, [pc, #176]	; (8003da8 <TIM_Base_SetConfig+0x118>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d023      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a2b      	ldr	r2, [pc, #172]	; (8003dac <TIM_Base_SetConfig+0x11c>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d01f      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a2a      	ldr	r2, [pc, #168]	; (8003db0 <TIM_Base_SetConfig+0x120>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d01b      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a29      	ldr	r2, [pc, #164]	; (8003db4 <TIM_Base_SetConfig+0x124>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d017      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a28      	ldr	r2, [pc, #160]	; (8003db8 <TIM_Base_SetConfig+0x128>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d013      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a27      	ldr	r2, [pc, #156]	; (8003dbc <TIM_Base_SetConfig+0x12c>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d00f      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a26      	ldr	r2, [pc, #152]	; (8003dc0 <TIM_Base_SetConfig+0x130>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d00b      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a25      	ldr	r2, [pc, #148]	; (8003dc4 <TIM_Base_SetConfig+0x134>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d007      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a24      	ldr	r2, [pc, #144]	; (8003dc8 <TIM_Base_SetConfig+0x138>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d003      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a23      	ldr	r2, [pc, #140]	; (8003dcc <TIM_Base_SetConfig+0x13c>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d108      	bne.n	8003d54 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	68db      	ldr	r3, [r3, #12]
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	695b      	ldr	r3, [r3, #20]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	68fa      	ldr	r2, [r7, #12]
 8003d66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	689a      	ldr	r2, [r3, #8]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	4a0a      	ldr	r2, [pc, #40]	; (8003da4 <TIM_Base_SetConfig+0x114>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d003      	beq.n	8003d88 <TIM_Base_SetConfig+0xf8>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	4a0c      	ldr	r2, [pc, #48]	; (8003db4 <TIM_Base_SetConfig+0x124>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d103      	bne.n	8003d90 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	691a      	ldr	r2, [r3, #16]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2201      	movs	r2, #1
 8003d94:	615a      	str	r2, [r3, #20]
}
 8003d96:	bf00      	nop
 8003d98:	3714      	adds	r7, #20
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da0:	4770      	bx	lr
 8003da2:	bf00      	nop
 8003da4:	40010000 	.word	0x40010000
 8003da8:	40000400 	.word	0x40000400
 8003dac:	40000800 	.word	0x40000800
 8003db0:	40000c00 	.word	0x40000c00
 8003db4:	40010400 	.word	0x40010400
 8003db8:	40014000 	.word	0x40014000
 8003dbc:	40014400 	.word	0x40014400
 8003dc0:	40014800 	.word	0x40014800
 8003dc4:	40001800 	.word	0x40001800
 8003dc8:	40001c00 	.word	0x40001c00
 8003dcc:	40002000 	.word	0x40002000

08003dd0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b087      	sub	sp, #28
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6a1b      	ldr	r3, [r3, #32]
 8003dde:	f023 0201 	bic.w	r2, r3, #1
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6a1b      	ldr	r3, [r3, #32]
 8003dea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	699b      	ldr	r3, [r3, #24]
 8003df6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f023 0303 	bic.w	r3, r3, #3
 8003e06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	68fa      	ldr	r2, [r7, #12]
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	f023 0302 	bic.w	r3, r3, #2
 8003e18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	697a      	ldr	r2, [r7, #20]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	4a20      	ldr	r2, [pc, #128]	; (8003ea8 <TIM_OC1_SetConfig+0xd8>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d003      	beq.n	8003e34 <TIM_OC1_SetConfig+0x64>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	4a1f      	ldr	r2, [pc, #124]	; (8003eac <TIM_OC1_SetConfig+0xdc>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d10c      	bne.n	8003e4e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	f023 0308 	bic.w	r3, r3, #8
 8003e3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	697a      	ldr	r2, [r7, #20]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	f023 0304 	bic.w	r3, r3, #4
 8003e4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4a15      	ldr	r2, [pc, #84]	; (8003ea8 <TIM_OC1_SetConfig+0xd8>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d003      	beq.n	8003e5e <TIM_OC1_SetConfig+0x8e>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4a14      	ldr	r2, [pc, #80]	; (8003eac <TIM_OC1_SetConfig+0xdc>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d111      	bne.n	8003e82 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003e6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	695b      	ldr	r3, [r3, #20]
 8003e72:	693a      	ldr	r2, [r7, #16]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	699b      	ldr	r3, [r3, #24]
 8003e7c:	693a      	ldr	r2, [r7, #16]
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	693a      	ldr	r2, [r7, #16]
 8003e86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	68fa      	ldr	r2, [r7, #12]
 8003e8c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	685a      	ldr	r2, [r3, #4]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	697a      	ldr	r2, [r7, #20]
 8003e9a:	621a      	str	r2, [r3, #32]
}
 8003e9c:	bf00      	nop
 8003e9e:	371c      	adds	r7, #28
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr
 8003ea8:	40010000 	.word	0x40010000
 8003eac:	40010400 	.word	0x40010400

08003eb0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b087      	sub	sp, #28
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
 8003eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6a1b      	ldr	r3, [r3, #32]
 8003ebe:	f023 0210 	bic.w	r2, r3, #16
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a1b      	ldr	r3, [r3, #32]
 8003eca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	699b      	ldr	r3, [r3, #24]
 8003ed6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ede:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ee6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	021b      	lsls	r3, r3, #8
 8003eee:	68fa      	ldr	r2, [r7, #12]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	f023 0320 	bic.w	r3, r3, #32
 8003efa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	011b      	lsls	r3, r3, #4
 8003f02:	697a      	ldr	r2, [r7, #20]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	4a22      	ldr	r2, [pc, #136]	; (8003f94 <TIM_OC2_SetConfig+0xe4>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d003      	beq.n	8003f18 <TIM_OC2_SetConfig+0x68>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	4a21      	ldr	r2, [pc, #132]	; (8003f98 <TIM_OC2_SetConfig+0xe8>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d10d      	bne.n	8003f34 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	011b      	lsls	r3, r3, #4
 8003f26:	697a      	ldr	r2, [r7, #20]
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f32:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	4a17      	ldr	r2, [pc, #92]	; (8003f94 <TIM_OC2_SetConfig+0xe4>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d003      	beq.n	8003f44 <TIM_OC2_SetConfig+0x94>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	4a16      	ldr	r2, [pc, #88]	; (8003f98 <TIM_OC2_SetConfig+0xe8>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d113      	bne.n	8003f6c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f4a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f52:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	695b      	ldr	r3, [r3, #20]
 8003f58:	009b      	lsls	r3, r3, #2
 8003f5a:	693a      	ldr	r2, [r7, #16]
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	699b      	ldr	r3, [r3, #24]
 8003f64:	009b      	lsls	r3, r3, #2
 8003f66:	693a      	ldr	r2, [r7, #16]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	693a      	ldr	r2, [r7, #16]
 8003f70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	68fa      	ldr	r2, [r7, #12]
 8003f76:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	685a      	ldr	r2, [r3, #4]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	697a      	ldr	r2, [r7, #20]
 8003f84:	621a      	str	r2, [r3, #32]
}
 8003f86:	bf00      	nop
 8003f88:	371c      	adds	r7, #28
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f90:	4770      	bx	lr
 8003f92:	bf00      	nop
 8003f94:	40010000 	.word	0x40010000
 8003f98:	40010400 	.word	0x40010400

08003f9c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b087      	sub	sp, #28
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6a1b      	ldr	r3, [r3, #32]
 8003faa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6a1b      	ldr	r3, [r3, #32]
 8003fb6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	69db      	ldr	r3, [r3, #28]
 8003fc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	f023 0303 	bic.w	r3, r3, #3
 8003fd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	68fa      	ldr	r2, [r7, #12]
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003fe4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	021b      	lsls	r3, r3, #8
 8003fec:	697a      	ldr	r2, [r7, #20]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a21      	ldr	r2, [pc, #132]	; (800407c <TIM_OC3_SetConfig+0xe0>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d003      	beq.n	8004002 <TIM_OC3_SetConfig+0x66>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4a20      	ldr	r2, [pc, #128]	; (8004080 <TIM_OC3_SetConfig+0xe4>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d10d      	bne.n	800401e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004008:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	021b      	lsls	r3, r3, #8
 8004010:	697a      	ldr	r2, [r7, #20]
 8004012:	4313      	orrs	r3, r2
 8004014:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800401c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a16      	ldr	r2, [pc, #88]	; (800407c <TIM_OC3_SetConfig+0xe0>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d003      	beq.n	800402e <TIM_OC3_SetConfig+0x92>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	4a15      	ldr	r2, [pc, #84]	; (8004080 <TIM_OC3_SetConfig+0xe4>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d113      	bne.n	8004056 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004034:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800403c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	011b      	lsls	r3, r3, #4
 8004044:	693a      	ldr	r2, [r7, #16]
 8004046:	4313      	orrs	r3, r2
 8004048:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	699b      	ldr	r3, [r3, #24]
 800404e:	011b      	lsls	r3, r3, #4
 8004050:	693a      	ldr	r2, [r7, #16]
 8004052:	4313      	orrs	r3, r2
 8004054:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	693a      	ldr	r2, [r7, #16]
 800405a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	68fa      	ldr	r2, [r7, #12]
 8004060:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	685a      	ldr	r2, [r3, #4]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	697a      	ldr	r2, [r7, #20]
 800406e:	621a      	str	r2, [r3, #32]
}
 8004070:	bf00      	nop
 8004072:	371c      	adds	r7, #28
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr
 800407c:	40010000 	.word	0x40010000
 8004080:	40010400 	.word	0x40010400

08004084 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004084:	b480      	push	{r7}
 8004086:	b087      	sub	sp, #28
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
 800408c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a1b      	ldr	r3, [r3, #32]
 8004092:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6a1b      	ldr	r3, [r3, #32]
 800409e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	69db      	ldr	r3, [r3, #28]
 80040aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	021b      	lsls	r3, r3, #8
 80040c2:	68fa      	ldr	r2, [r7, #12]
 80040c4:	4313      	orrs	r3, r2
 80040c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80040ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	031b      	lsls	r3, r3, #12
 80040d6:	693a      	ldr	r2, [r7, #16]
 80040d8:	4313      	orrs	r3, r2
 80040da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4a12      	ldr	r2, [pc, #72]	; (8004128 <TIM_OC4_SetConfig+0xa4>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d003      	beq.n	80040ec <TIM_OC4_SetConfig+0x68>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	4a11      	ldr	r2, [pc, #68]	; (800412c <TIM_OC4_SetConfig+0xa8>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d109      	bne.n	8004100 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80040f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	695b      	ldr	r3, [r3, #20]
 80040f8:	019b      	lsls	r3, r3, #6
 80040fa:	697a      	ldr	r2, [r7, #20]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	697a      	ldr	r2, [r7, #20]
 8004104:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	68fa      	ldr	r2, [r7, #12]
 800410a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	685a      	ldr	r2, [r3, #4]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	693a      	ldr	r2, [r7, #16]
 8004118:	621a      	str	r2, [r3, #32]
}
 800411a:	bf00      	nop
 800411c:	371c      	adds	r7, #28
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr
 8004126:	bf00      	nop
 8004128:	40010000 	.word	0x40010000
 800412c:	40010400 	.word	0x40010400

08004130 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004130:	b480      	push	{r7}
 8004132:	b087      	sub	sp, #28
 8004134:	af00      	add	r7, sp, #0
 8004136:	60f8      	str	r0, [r7, #12]
 8004138:	60b9      	str	r1, [r7, #8]
 800413a:	607a      	str	r2, [r7, #4]
 800413c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	6a1b      	ldr	r3, [r3, #32]
 8004142:	f023 0201 	bic.w	r2, r3, #1
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	699b      	ldr	r3, [r3, #24]
 800414e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	6a1b      	ldr	r3, [r3, #32]
 8004154:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	4a28      	ldr	r2, [pc, #160]	; (80041fc <TIM_TI1_SetConfig+0xcc>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d01b      	beq.n	8004196 <TIM_TI1_SetConfig+0x66>
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004164:	d017      	beq.n	8004196 <TIM_TI1_SetConfig+0x66>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	4a25      	ldr	r2, [pc, #148]	; (8004200 <TIM_TI1_SetConfig+0xd0>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d013      	beq.n	8004196 <TIM_TI1_SetConfig+0x66>
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	4a24      	ldr	r2, [pc, #144]	; (8004204 <TIM_TI1_SetConfig+0xd4>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d00f      	beq.n	8004196 <TIM_TI1_SetConfig+0x66>
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	4a23      	ldr	r2, [pc, #140]	; (8004208 <TIM_TI1_SetConfig+0xd8>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d00b      	beq.n	8004196 <TIM_TI1_SetConfig+0x66>
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	4a22      	ldr	r2, [pc, #136]	; (800420c <TIM_TI1_SetConfig+0xdc>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d007      	beq.n	8004196 <TIM_TI1_SetConfig+0x66>
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	4a21      	ldr	r2, [pc, #132]	; (8004210 <TIM_TI1_SetConfig+0xe0>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d003      	beq.n	8004196 <TIM_TI1_SetConfig+0x66>
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	4a20      	ldr	r2, [pc, #128]	; (8004214 <TIM_TI1_SetConfig+0xe4>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d101      	bne.n	800419a <TIM_TI1_SetConfig+0x6a>
 8004196:	2301      	movs	r3, #1
 8004198:	e000      	b.n	800419c <TIM_TI1_SetConfig+0x6c>
 800419a:	2300      	movs	r3, #0
 800419c:	2b00      	cmp	r3, #0
 800419e:	d008      	beq.n	80041b2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	f023 0303 	bic.w	r3, r3, #3
 80041a6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80041a8:	697a      	ldr	r2, [r7, #20]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	617b      	str	r3, [r7, #20]
 80041b0:	e003      	b.n	80041ba <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	f043 0301 	orr.w	r3, r3, #1
 80041b8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	011b      	lsls	r3, r3, #4
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	697a      	ldr	r2, [r7, #20]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	f023 030a 	bic.w	r3, r3, #10
 80041d4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	f003 030a 	and.w	r3, r3, #10
 80041dc:	693a      	ldr	r2, [r7, #16]
 80041de:	4313      	orrs	r3, r2
 80041e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	697a      	ldr	r2, [r7, #20]
 80041e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	693a      	ldr	r2, [r7, #16]
 80041ec:	621a      	str	r2, [r3, #32]
}
 80041ee:	bf00      	nop
 80041f0:	371c      	adds	r7, #28
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	40010000 	.word	0x40010000
 8004200:	40000400 	.word	0x40000400
 8004204:	40000800 	.word	0x40000800
 8004208:	40000c00 	.word	0x40000c00
 800420c:	40010400 	.word	0x40010400
 8004210:	40014000 	.word	0x40014000
 8004214:	40001800 	.word	0x40001800

08004218 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004218:	b480      	push	{r7}
 800421a:	b087      	sub	sp, #28
 800421c:	af00      	add	r7, sp, #0
 800421e:	60f8      	str	r0, [r7, #12]
 8004220:	60b9      	str	r1, [r7, #8]
 8004222:	607a      	str	r2, [r7, #4]
 8004224:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	6a1b      	ldr	r3, [r3, #32]
 800422a:	f023 0210 	bic.w	r2, r3, #16
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6a1b      	ldr	r3, [r3, #32]
 800423c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004244:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	021b      	lsls	r3, r3, #8
 800424a:	697a      	ldr	r2, [r7, #20]
 800424c:	4313      	orrs	r3, r2
 800424e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004256:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	031b      	lsls	r3, r3, #12
 800425c:	b29b      	uxth	r3, r3
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	4313      	orrs	r3, r2
 8004262:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800426a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	011b      	lsls	r3, r3, #4
 8004270:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004274:	693a      	ldr	r2, [r7, #16]
 8004276:	4313      	orrs	r3, r2
 8004278:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	697a      	ldr	r2, [r7, #20]
 800427e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	693a      	ldr	r2, [r7, #16]
 8004284:	621a      	str	r2, [r3, #32]
}
 8004286:	bf00      	nop
 8004288:	371c      	adds	r7, #28
 800428a:	46bd      	mov	sp, r7
 800428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004290:	4770      	bx	lr

08004292 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004292:	b480      	push	{r7}
 8004294:	b087      	sub	sp, #28
 8004296:	af00      	add	r7, sp, #0
 8004298:	60f8      	str	r0, [r7, #12]
 800429a:	60b9      	str	r1, [r7, #8]
 800429c:	607a      	str	r2, [r7, #4]
 800429e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6a1b      	ldr	r3, [r3, #32]
 80042a4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	69db      	ldr	r3, [r3, #28]
 80042b0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	6a1b      	ldr	r3, [r3, #32]
 80042b6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	f023 0303 	bic.w	r3, r3, #3
 80042be:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80042c0:	697a      	ldr	r2, [r7, #20]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80042ce:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	011b      	lsls	r3, r3, #4
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	697a      	ldr	r2, [r7, #20]
 80042d8:	4313      	orrs	r3, r2
 80042da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80042e2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	021b      	lsls	r3, r3, #8
 80042e8:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80042ec:	693a      	ldr	r2, [r7, #16]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	697a      	ldr	r2, [r7, #20]
 80042f6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	693a      	ldr	r2, [r7, #16]
 80042fc:	621a      	str	r2, [r3, #32]
}
 80042fe:	bf00      	nop
 8004300:	371c      	adds	r7, #28
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr

0800430a <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800430a:	b480      	push	{r7}
 800430c:	b087      	sub	sp, #28
 800430e:	af00      	add	r7, sp, #0
 8004310:	60f8      	str	r0, [r7, #12]
 8004312:	60b9      	str	r1, [r7, #8]
 8004314:	607a      	str	r2, [r7, #4]
 8004316:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	6a1b      	ldr	r3, [r3, #32]
 800431c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	69db      	ldr	r3, [r3, #28]
 8004328:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6a1b      	ldr	r3, [r3, #32]
 800432e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004336:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	021b      	lsls	r3, r3, #8
 800433c:	697a      	ldr	r2, [r7, #20]
 800433e:	4313      	orrs	r3, r2
 8004340:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004348:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	031b      	lsls	r3, r3, #12
 800434e:	b29b      	uxth	r3, r3
 8004350:	697a      	ldr	r2, [r7, #20]
 8004352:	4313      	orrs	r3, r2
 8004354:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800435c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	031b      	lsls	r3, r3, #12
 8004362:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8004366:	693a      	ldr	r2, [r7, #16]
 8004368:	4313      	orrs	r3, r2
 800436a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	697a      	ldr	r2, [r7, #20]
 8004370:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	693a      	ldr	r2, [r7, #16]
 8004376:	621a      	str	r2, [r3, #32]
}
 8004378:	bf00      	nop
 800437a:	371c      	adds	r7, #28
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr

08004384 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004384:	b480      	push	{r7}
 8004386:	b087      	sub	sp, #28
 8004388:	af00      	add	r7, sp, #0
 800438a:	60f8      	str	r0, [r7, #12]
 800438c:	60b9      	str	r1, [r7, #8]
 800438e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	f003 031f 	and.w	r3, r3, #31
 8004396:	2201      	movs	r2, #1
 8004398:	fa02 f303 	lsl.w	r3, r2, r3
 800439c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	6a1a      	ldr	r2, [r3, #32]
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	43db      	mvns	r3, r3
 80043a6:	401a      	ands	r2, r3
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6a1a      	ldr	r2, [r3, #32]
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	f003 031f 	and.w	r3, r3, #31
 80043b6:	6879      	ldr	r1, [r7, #4]
 80043b8:	fa01 f303 	lsl.w	r3, r1, r3
 80043bc:	431a      	orrs	r2, r3
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	621a      	str	r2, [r3, #32]
}
 80043c2:	bf00      	nop
 80043c4:	371c      	adds	r7, #28
 80043c6:	46bd      	mov	sp, r7
 80043c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043cc:	4770      	bx	lr
	...

080043d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b085      	sub	sp, #20
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d101      	bne.n	80043e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80043e4:	2302      	movs	r3, #2
 80043e6:	e05a      	b.n	800449e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2202      	movs	r2, #2
 80043f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800440e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68fa      	ldr	r2, [r7, #12]
 8004416:	4313      	orrs	r3, r2
 8004418:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	68fa      	ldr	r2, [r7, #12]
 8004420:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a21      	ldr	r2, [pc, #132]	; (80044ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d022      	beq.n	8004472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004434:	d01d      	beq.n	8004472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a1d      	ldr	r2, [pc, #116]	; (80044b0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d018      	beq.n	8004472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a1b      	ldr	r2, [pc, #108]	; (80044b4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d013      	beq.n	8004472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a1a      	ldr	r2, [pc, #104]	; (80044b8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d00e      	beq.n	8004472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a18      	ldr	r2, [pc, #96]	; (80044bc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d009      	beq.n	8004472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a17      	ldr	r2, [pc, #92]	; (80044c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d004      	beq.n	8004472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a15      	ldr	r2, [pc, #84]	; (80044c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d10c      	bne.n	800448c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004478:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	68ba      	ldr	r2, [r7, #8]
 8004480:	4313      	orrs	r3, r2
 8004482:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68ba      	ldr	r2, [r7, #8]
 800448a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2200      	movs	r2, #0
 8004498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800449c:	2300      	movs	r3, #0
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3714      	adds	r7, #20
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr
 80044aa:	bf00      	nop
 80044ac:	40010000 	.word	0x40010000
 80044b0:	40000400 	.word	0x40000400
 80044b4:	40000800 	.word	0x40000800
 80044b8:	40000c00 	.word	0x40000c00
 80044bc:	40010400 	.word	0x40010400
 80044c0:	40014000 	.word	0x40014000
 80044c4:	40001800 	.word	0x40001800

080044c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b082      	sub	sp, #8
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d101      	bne.n	80044da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	e03f      	b.n	800455a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d106      	bne.n	80044f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2200      	movs	r2, #0
 80044ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f004 f9f6 	bl	80088e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2224      	movs	r2, #36	; 0x24
 80044f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	687a      	ldr	r2, [r7, #4]
 8004502:	6812      	ldr	r2, [r2, #0]
 8004504:	68d2      	ldr	r2, [r2, #12]
 8004506:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800450a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f000 fdd9 	bl	80050c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	687a      	ldr	r2, [r7, #4]
 8004518:	6812      	ldr	r2, [r2, #0]
 800451a:	6912      	ldr	r2, [r2, #16]
 800451c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004520:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	6812      	ldr	r2, [r2, #0]
 800452a:	6952      	ldr	r2, [r2, #20]
 800452c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004530:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	6812      	ldr	r2, [r2, #0]
 800453a:	68d2      	ldr	r2, [r2, #12]
 800453c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004540:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2220      	movs	r2, #32
 800454c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2220      	movs	r2, #32
 8004554:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004558:	2300      	movs	r3, #0
}
 800455a:	4618      	mov	r0, r3
 800455c:	3708      	adds	r7, #8
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}

08004562 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004562:	b580      	push	{r7, lr}
 8004564:	b08a      	sub	sp, #40	; 0x28
 8004566:	af02      	add	r7, sp, #8
 8004568:	60f8      	str	r0, [r7, #12]
 800456a:	60b9      	str	r1, [r7, #8]
 800456c:	603b      	str	r3, [r7, #0]
 800456e:	4613      	mov	r3, r2
 8004570:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004572:	2300      	movs	r3, #0
 8004574:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800457c:	b2db      	uxtb	r3, r3
 800457e:	2b20      	cmp	r3, #32
 8004580:	d17b      	bne.n	800467a <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d002      	beq.n	800458e <HAL_UART_Transmit+0x2c>
 8004588:	88fb      	ldrh	r3, [r7, #6]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d101      	bne.n	8004592 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	e074      	b.n	800467c <HAL_UART_Transmit+0x11a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004598:	2b01      	cmp	r3, #1
 800459a:	d101      	bne.n	80045a0 <HAL_UART_Transmit+0x3e>
 800459c:	2302      	movs	r3, #2
 800459e:	e06d      	b.n	800467c <HAL_UART_Transmit+0x11a>
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2201      	movs	r2, #1
 80045a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2200      	movs	r2, #0
 80045ac:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2221      	movs	r2, #33	; 0x21
 80045b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045b6:	f7fc fd31 	bl	800101c <HAL_GetTick>
 80045ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	88fa      	ldrh	r2, [r7, #6]
 80045c0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	88fa      	ldrh	r2, [r7, #6]
 80045c6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045d0:	d108      	bne.n	80045e4 <HAL_UART_Transmit+0x82>
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d104      	bne.n	80045e4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80045da:	2300      	movs	r3, #0
 80045dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	61bb      	str	r3, [r7, #24]
 80045e2:	e003      	b.n	80045ec <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045e8:	2300      	movs	r3, #0
 80045ea:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2200      	movs	r2, #0
 80045f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80045f4:	e029      	b.n	800464a <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	9300      	str	r3, [sp, #0]
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	2200      	movs	r2, #0
 80045fe:	2180      	movs	r1, #128	; 0x80
 8004600:	68f8      	ldr	r0, [r7, #12]
 8004602:	f000 fb1d 	bl	8004c40 <UART_WaitOnFlagUntilTimeout>
 8004606:	4603      	mov	r3, r0
 8004608:	2b00      	cmp	r3, #0
 800460a:	d001      	beq.n	8004610 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800460c:	2303      	movs	r3, #3
 800460e:	e035      	b.n	800467c <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8004610:	69fb      	ldr	r3, [r7, #28]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d10a      	bne.n	800462c <HAL_UART_Transmit+0xca>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	69ba      	ldr	r2, [r7, #24]
 800461c:	8812      	ldrh	r2, [r2, #0]
 800461e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004622:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004624:	69bb      	ldr	r3, [r7, #24]
 8004626:	3302      	adds	r3, #2
 8004628:	61bb      	str	r3, [r7, #24]
 800462a:	e007      	b.n	800463c <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	69fa      	ldr	r2, [r7, #28]
 8004632:	7812      	ldrb	r2, [r2, #0]
 8004634:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004636:	69fb      	ldr	r3, [r7, #28]
 8004638:	3301      	adds	r3, #1
 800463a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004640:	b29b      	uxth	r3, r3
 8004642:	3b01      	subs	r3, #1
 8004644:	b29a      	uxth	r2, r3
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800464e:	b29b      	uxth	r3, r3
 8004650:	2b00      	cmp	r3, #0
 8004652:	d1d0      	bne.n	80045f6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	9300      	str	r3, [sp, #0]
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	2200      	movs	r2, #0
 800465c:	2140      	movs	r1, #64	; 0x40
 800465e:	68f8      	ldr	r0, [r7, #12]
 8004660:	f000 faee 	bl	8004c40 <UART_WaitOnFlagUntilTimeout>
 8004664:	4603      	mov	r3, r0
 8004666:	2b00      	cmp	r3, #0
 8004668:	d001      	beq.n	800466e <HAL_UART_Transmit+0x10c>
    {
      return HAL_TIMEOUT;
 800466a:	2303      	movs	r3, #3
 800466c:	e006      	b.n	800467c <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2220      	movs	r2, #32
 8004672:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004676:	2300      	movs	r3, #0
 8004678:	e000      	b.n	800467c <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 800467a:	2302      	movs	r3, #2
  }
}
 800467c:	4618      	mov	r0, r3
 800467e:	3720      	adds	r7, #32
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}

08004684 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	60f8      	str	r0, [r7, #12]
 800468c:	60b9      	str	r1, [r7, #8]
 800468e:	4613      	mov	r3, r2
 8004690:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004698:	b2db      	uxtb	r3, r3
 800469a:	2b20      	cmp	r3, #32
 800469c:	d11d      	bne.n	80046da <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d002      	beq.n	80046aa <HAL_UART_Receive_IT+0x26>
 80046a4:	88fb      	ldrh	r3, [r7, #6]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d101      	bne.n	80046ae <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e016      	b.n	80046dc <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d101      	bne.n	80046bc <HAL_UART_Receive_IT+0x38>
 80046b8:	2302      	movs	r3, #2
 80046ba:	e00f      	b.n	80046dc <HAL_UART_Receive_IT+0x58>
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2200      	movs	r2, #0
 80046c8:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80046ca:	88fb      	ldrh	r3, [r7, #6]
 80046cc:	461a      	mov	r2, r3
 80046ce:	68b9      	ldr	r1, [r7, #8]
 80046d0:	68f8      	ldr	r0, [r7, #12]
 80046d2:	f000 fb23 	bl	8004d1c <UART_Start_Receive_IT>
 80046d6:	4603      	mov	r3, r0
 80046d8:	e000      	b.n	80046dc <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80046da:	2302      	movs	r3, #2
  }
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3710      	adds	r7, #16
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}

080046e4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b0ba      	sub	sp, #232	; 0xe8
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	695b      	ldr	r3, [r3, #20]
 8004706:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800470a:	2300      	movs	r3, #0
 800470c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004710:	2300      	movs	r3, #0
 8004712:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004716:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800471a:	f003 030f 	and.w	r3, r3, #15
 800471e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004722:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004726:	2b00      	cmp	r3, #0
 8004728:	d10f      	bne.n	800474a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800472a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800472e:	f003 0320 	and.w	r3, r3, #32
 8004732:	2b00      	cmp	r3, #0
 8004734:	d009      	beq.n	800474a <HAL_UART_IRQHandler+0x66>
 8004736:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800473a:	f003 0320 	and.w	r3, r3, #32
 800473e:	2b00      	cmp	r3, #0
 8004740:	d003      	beq.n	800474a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f000 fc02 	bl	8004f4c <UART_Receive_IT>
      return;
 8004748:	e257      	b.n	8004bfa <HAL_UART_IRQHandler+0x516>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800474a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800474e:	2b00      	cmp	r3, #0
 8004750:	f000 80de 	beq.w	8004910 <HAL_UART_IRQHandler+0x22c>
 8004754:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004758:	f003 0301 	and.w	r3, r3, #1
 800475c:	2b00      	cmp	r3, #0
 800475e:	d106      	bne.n	800476e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004760:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004764:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004768:	2b00      	cmp	r3, #0
 800476a:	f000 80d1 	beq.w	8004910 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800476e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004772:	f003 0301 	and.w	r3, r3, #1
 8004776:	2b00      	cmp	r3, #0
 8004778:	d00b      	beq.n	8004792 <HAL_UART_IRQHandler+0xae>
 800477a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800477e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004782:	2b00      	cmp	r3, #0
 8004784:	d005      	beq.n	8004792 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478a:	f043 0201 	orr.w	r2, r3, #1
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004792:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004796:	f003 0304 	and.w	r3, r3, #4
 800479a:	2b00      	cmp	r3, #0
 800479c:	d00b      	beq.n	80047b6 <HAL_UART_IRQHandler+0xd2>
 800479e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80047a2:	f003 0301 	and.w	r3, r3, #1
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d005      	beq.n	80047b6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ae:	f043 0202 	orr.w	r2, r3, #2
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80047b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047ba:	f003 0302 	and.w	r3, r3, #2
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d00b      	beq.n	80047da <HAL_UART_IRQHandler+0xf6>
 80047c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80047c6:	f003 0301 	and.w	r3, r3, #1
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d005      	beq.n	80047da <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d2:	f043 0204 	orr.w	r2, r3, #4
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80047da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047de:	f003 0308 	and.w	r3, r3, #8
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d011      	beq.n	800480a <HAL_UART_IRQHandler+0x126>
 80047e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047ea:	f003 0320 	and.w	r3, r3, #32
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d105      	bne.n	80047fe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80047f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80047f6:	f003 0301 	and.w	r3, r3, #1
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d005      	beq.n	800480a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004802:	f043 0208 	orr.w	r2, r3, #8
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480e:	2b00      	cmp	r3, #0
 8004810:	f000 81ee 	beq.w	8004bf0 <HAL_UART_IRQHandler+0x50c>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004814:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004818:	f003 0320 	and.w	r3, r3, #32
 800481c:	2b00      	cmp	r3, #0
 800481e:	d008      	beq.n	8004832 <HAL_UART_IRQHandler+0x14e>
 8004820:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004824:	f003 0320 	and.w	r3, r3, #32
 8004828:	2b00      	cmp	r3, #0
 800482a:	d002      	beq.n	8004832 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f000 fb8d 	bl	8004f4c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	695b      	ldr	r3, [r3, #20]
 8004838:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800483c:	2b40      	cmp	r3, #64	; 0x40
 800483e:	bf0c      	ite	eq
 8004840:	2301      	moveq	r3, #1
 8004842:	2300      	movne	r3, #0
 8004844:	b2db      	uxtb	r3, r3
 8004846:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800484e:	f003 0308 	and.w	r3, r3, #8
 8004852:	2b00      	cmp	r3, #0
 8004854:	d103      	bne.n	800485e <HAL_UART_IRQHandler+0x17a>
 8004856:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800485a:	2b00      	cmp	r3, #0
 800485c:	d04f      	beq.n	80048fe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800485e:	6878      	ldr	r0, [r7, #4]
 8004860:	f000 fa96 	bl	8004d90 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	695b      	ldr	r3, [r3, #20]
 800486a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800486e:	2b40      	cmp	r3, #64	; 0x40
 8004870:	d141      	bne.n	80048f6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	3314      	adds	r3, #20
 8004878:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800487c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004880:	e853 3f00 	ldrex	r3, [r3]
 8004884:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004888:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800488c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004890:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	3314      	adds	r3, #20
 800489a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800489e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80048a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80048aa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80048ae:	e841 2300 	strex	r3, r2, [r1]
 80048b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80048b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d1d9      	bne.n	8004872 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d013      	beq.n	80048ee <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ca:	4a7d      	ldr	r2, [pc, #500]	; (8004ac0 <HAL_UART_IRQHandler+0x3dc>)
 80048cc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048d2:	4618      	mov	r0, r3
 80048d4:	f7fd f8da 	bl	8001a8c <HAL_DMA_Abort_IT>
 80048d8:	4603      	mov	r3, r0
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d016      	beq.n	800490c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80048e8:	4610      	mov	r0, r2
 80048ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048ec:	e00e      	b.n	800490c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	f000 f990 	bl	8004c14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048f4:	e00a      	b.n	800490c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f000 f98c 	bl	8004c14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048fc:	e006      	b.n	800490c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	f000 f988 	bl	8004c14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800490a:	e171      	b.n	8004bf0 <HAL_UART_IRQHandler+0x50c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800490c:	bf00      	nop
    return;
 800490e:	e16f      	b.n	8004bf0 <HAL_UART_IRQHandler+0x50c>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004914:	2b01      	cmp	r3, #1
 8004916:	f040 814a 	bne.w	8004bae <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800491a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800491e:	f003 0310 	and.w	r3, r3, #16
 8004922:	2b00      	cmp	r3, #0
 8004924:	f000 8143 	beq.w	8004bae <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004928:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800492c:	f003 0310 	and.w	r3, r3, #16
 8004930:	2b00      	cmp	r3, #0
 8004932:	f000 813c 	beq.w	8004bae <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004936:	2300      	movs	r3, #0
 8004938:	60bb      	str	r3, [r7, #8]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	60bb      	str	r3, [r7, #8]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	60bb      	str	r3, [r7, #8]
 800494a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	695b      	ldr	r3, [r3, #20]
 8004952:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004956:	2b40      	cmp	r3, #64	; 0x40
 8004958:	f040 80b4 	bne.w	8004ac4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((nb_remaining_rx_data > 0U)
 8004968:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800496c:	2b00      	cmp	r3, #0
 800496e:	f000 8141 	beq.w	8004bf4 <HAL_UART_IRQHandler+0x510>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004976:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 800497a:	429a      	cmp	r2, r3
 800497c:	f080 813a 	bcs.w	8004bf4 <HAL_UART_IRQHandler+0x510>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 8004986:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800498c:	69db      	ldr	r3, [r3, #28]
 800498e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004992:	f000 8088 	beq.w	8004aa6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	330c      	adds	r3, #12
 800499c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80049a4:	e853 3f00 	ldrex	r3, [r3]
 80049a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80049ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80049b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80049b4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	330c      	adds	r3, #12
 80049be:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80049c2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80049c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ca:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80049ce:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80049d2:	e841 2300 	strex	r3, r2, [r1]
 80049d6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80049da:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d1d9      	bne.n	8004996 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	3314      	adds	r3, #20
 80049e8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049ec:	e853 3f00 	ldrex	r3, [r3]
 80049f0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80049f2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80049f4:	f023 0301 	bic.w	r3, r3, #1
 80049f8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	3314      	adds	r3, #20
 8004a02:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004a06:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004a0a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a0c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004a0e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004a12:	e841 2300 	strex	r3, r2, [r1]
 8004a16:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004a18:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d1e1      	bne.n	80049e2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	3314      	adds	r3, #20
 8004a24:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a26:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a28:	e853 3f00 	ldrex	r3, [r3]
 8004a2c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004a2e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a34:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	3314      	adds	r3, #20
 8004a3e:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004a42:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004a44:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a46:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004a48:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004a4a:	e841 2300 	strex	r3, r2, [r1]
 8004a4e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004a50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d1e3      	bne.n	8004a1e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2220      	movs	r2, #32
 8004a5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	330c      	adds	r3, #12
 8004a6a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a6e:	e853 3f00 	ldrex	r3, [r3]
 8004a72:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004a74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a76:	f023 0310 	bic.w	r3, r3, #16
 8004a7a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	330c      	adds	r3, #12
 8004a84:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004a88:	65ba      	str	r2, [r7, #88]	; 0x58
 8004a8a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a8c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004a8e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004a90:	e841 2300 	strex	r3, r2, [r1]
 8004a94:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004a96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d1e3      	bne.n	8004a64 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f7fc ff83 	bl	80019ac <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	b29b      	uxth	r3, r3
 8004ab4:	4619      	mov	r1, r3
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f000 f8b6 	bl	8004c28 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004abc:	e09a      	b.n	8004bf4 <HAL_UART_IRQHandler+0x510>
 8004abe:	bf00      	nop
 8004ac0:	08004e57 	.word	0x08004e57
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba
      if ((huart->RxXferCount > 0U)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	f000 808c 	beq.w	8004bf8 <HAL_UART_IRQHandler+0x514>
          && (nb_rx_data > 0U))
 8004ae0:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	f000 8087 	beq.w	8004bf8 <HAL_UART_IRQHandler+0x514>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	330c      	adds	r3, #12
 8004af0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004af4:	e853 3f00 	ldrex	r3, [r3]
 8004af8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004afa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004afc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	330c      	adds	r3, #12
 8004b0a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004b0e:	647a      	str	r2, [r7, #68]	; 0x44
 8004b10:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b12:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004b14:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004b16:	e841 2300 	strex	r3, r2, [r1]
 8004b1a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004b1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d1e3      	bne.n	8004aea <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	3314      	adds	r3, #20
 8004b28:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b2c:	e853 3f00 	ldrex	r3, [r3]
 8004b30:	623b      	str	r3, [r7, #32]
   return(result);
 8004b32:	6a3b      	ldr	r3, [r7, #32]
 8004b34:	f023 0301 	bic.w	r3, r3, #1
 8004b38:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	3314      	adds	r3, #20
 8004b42:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004b46:	633a      	str	r2, [r7, #48]	; 0x30
 8004b48:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b4a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004b4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b4e:	e841 2300 	strex	r3, r2, [r1]
 8004b52:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d1e3      	bne.n	8004b22 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2220      	movs	r2, #32
 8004b5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2200      	movs	r2, #0
 8004b66:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	330c      	adds	r3, #12
 8004b6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	e853 3f00 	ldrex	r3, [r3]
 8004b76:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f023 0310 	bic.w	r3, r3, #16
 8004b7e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	330c      	adds	r3, #12
 8004b88:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004b8c:	61fa      	str	r2, [r7, #28]
 8004b8e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b90:	69b9      	ldr	r1, [r7, #24]
 8004b92:	69fa      	ldr	r2, [r7, #28]
 8004b94:	e841 2300 	strex	r3, r2, [r1]
 8004b98:	617b      	str	r3, [r7, #20]
   return(result);
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d1e3      	bne.n	8004b68 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004ba0:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8004ba4:	4619      	mov	r1, r3
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f000 f83e 	bl	8004c28 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004bac:	e024      	b.n	8004bf8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004bae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d009      	beq.n	8004bce <HAL_UART_IRQHandler+0x4ea>
 8004bba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004bbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d003      	beq.n	8004bce <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f000 f959 	bl	8004e7e <UART_Transmit_IT>
    return;
 8004bcc:	e015      	b.n	8004bfa <HAL_UART_IRQHandler+0x516>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004bce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d00f      	beq.n	8004bfa <HAL_UART_IRQHandler+0x516>
 8004bda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004bde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d009      	beq.n	8004bfa <HAL_UART_IRQHandler+0x516>
  {
    UART_EndTransmit_IT(huart);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 f998 	bl	8004f1c <UART_EndTransmit_IT>
    return;
 8004bec:	bf00      	nop
 8004bee:	e004      	b.n	8004bfa <HAL_UART_IRQHandler+0x516>
    return;
 8004bf0:	bf00      	nop
 8004bf2:	e002      	b.n	8004bfa <HAL_UART_IRQHandler+0x516>
      return;
 8004bf4:	bf00      	nop
 8004bf6:	e000      	b.n	8004bfa <HAL_UART_IRQHandler+0x516>
      return;
 8004bf8:	bf00      	nop
  }
}
 8004bfa:	37e8      	adds	r7, #232	; 0xe8
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b083      	sub	sp, #12
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004c08:	bf00      	nop
 8004c0a:	370c      	adds	r7, #12
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c12:	4770      	bx	lr

08004c14 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b083      	sub	sp, #12
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004c1c:	bf00      	nop
 8004c1e:	370c      	adds	r7, #12
 8004c20:	46bd      	mov	sp, r7
 8004c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c26:	4770      	bx	lr

08004c28 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	460b      	mov	r3, r1
 8004c32:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004c34:	bf00      	nop
 8004c36:	370c      	adds	r7, #12
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr

08004c40 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b090      	sub	sp, #64	; 0x40
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	60f8      	str	r0, [r7, #12]
 8004c48:	60b9      	str	r1, [r7, #8]
 8004c4a:	603b      	str	r3, [r7, #0]
 8004c4c:	4613      	mov	r3, r2
 8004c4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c50:	e050      	b.n	8004cf4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c58:	d04c      	beq.n	8004cf4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004c5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d007      	beq.n	8004c70 <UART_WaitOnFlagUntilTimeout+0x30>
 8004c60:	f7fc f9dc 	bl	800101c <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	1ad2      	subs	r2, r2, r3
 8004c6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d941      	bls.n	8004cf4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	330c      	adds	r3, #12
 8004c76:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c7a:	e853 3f00 	ldrex	r3, [r3]
 8004c7e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c82:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004c86:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	330c      	adds	r3, #12
 8004c8e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004c90:	637a      	str	r2, [r7, #52]	; 0x34
 8004c92:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c94:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004c96:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004c98:	e841 2300 	strex	r3, r2, [r1]
 8004c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004c9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d1e5      	bne.n	8004c70 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	3314      	adds	r3, #20
 8004caa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	e853 3f00 	ldrex	r3, [r3]
 8004cb2:	613b      	str	r3, [r7, #16]
   return(result);
 8004cb4:	693b      	ldr	r3, [r7, #16]
 8004cb6:	f023 0301 	bic.w	r3, r3, #1
 8004cba:	63bb      	str	r3, [r7, #56]	; 0x38
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	3314      	adds	r3, #20
 8004cc2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004cc4:	623a      	str	r2, [r7, #32]
 8004cc6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cc8:	69f9      	ldr	r1, [r7, #28]
 8004cca:	6a3a      	ldr	r2, [r7, #32]
 8004ccc:	e841 2300 	strex	r3, r2, [r1]
 8004cd0:	61bb      	str	r3, [r7, #24]
   return(result);
 8004cd2:	69bb      	ldr	r3, [r7, #24]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d1e5      	bne.n	8004ca4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2220      	movs	r2, #32
 8004cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2220      	movs	r2, #32
 8004ce4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2200      	movs	r2, #0
 8004cec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004cf0:	2303      	movs	r3, #3
 8004cf2:	e00f      	b.n	8004d14 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	401a      	ands	r2, r3
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	bf0c      	ite	eq
 8004d04:	2301      	moveq	r3, #1
 8004d06:	2300      	movne	r3, #0
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	79fb      	ldrb	r3, [r7, #7]
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d09f      	beq.n	8004c52 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004d12:	2300      	movs	r3, #0
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	3740      	adds	r7, #64	; 0x40
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}

08004d1c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b085      	sub	sp, #20
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	60f8      	str	r0, [r7, #12]
 8004d24:	60b9      	str	r1, [r7, #8]
 8004d26:	4613      	mov	r3, r2
 8004d28:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	68ba      	ldr	r2, [r7, #8]
 8004d2e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	88fa      	ldrh	r2, [r7, #6]
 8004d34:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	88fa      	ldrh	r2, [r7, #6]
 8004d3a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2222      	movs	r2, #34	; 0x22
 8004d46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	68fa      	ldr	r2, [r7, #12]
 8004d58:	6812      	ldr	r2, [r2, #0]
 8004d5a:	68d2      	ldr	r2, [r2, #12]
 8004d5c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d60:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68fa      	ldr	r2, [r7, #12]
 8004d68:	6812      	ldr	r2, [r2, #0]
 8004d6a:	6952      	ldr	r2, [r2, #20]
 8004d6c:	f042 0201 	orr.w	r2, r2, #1
 8004d70:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	68fa      	ldr	r2, [r7, #12]
 8004d78:	6812      	ldr	r2, [r2, #0]
 8004d7a:	68d2      	ldr	r2, [r2, #12]
 8004d7c:	f042 0220 	orr.w	r2, r2, #32
 8004d80:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004d82:	2300      	movs	r3, #0
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	3714      	adds	r7, #20
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8e:	4770      	bx	lr

08004d90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b095      	sub	sp, #84	; 0x54
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	330c      	adds	r3, #12
 8004d9e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004da0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004da2:	e853 3f00 	ldrex	r3, [r3]
 8004da6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004da8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004daa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004dae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	330c      	adds	r3, #12
 8004db6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004db8:	643a      	str	r2, [r7, #64]	; 0x40
 8004dba:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dbc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004dbe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004dc0:	e841 2300 	strex	r3, r2, [r1]
 8004dc4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004dc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d1e5      	bne.n	8004d98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	3314      	adds	r3, #20
 8004dd2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dd4:	6a3b      	ldr	r3, [r7, #32]
 8004dd6:	e853 3f00 	ldrex	r3, [r3]
 8004dda:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ddc:	69fb      	ldr	r3, [r7, #28]
 8004dde:	f023 0301 	bic.w	r3, r3, #1
 8004de2:	64bb      	str	r3, [r7, #72]	; 0x48
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	3314      	adds	r3, #20
 8004dea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004dec:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004dee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004df0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004df2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004df4:	e841 2300 	strex	r3, r2, [r1]
 8004df8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d1e5      	bne.n	8004dcc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d119      	bne.n	8004e3c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	330c      	adds	r3, #12
 8004e0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	e853 3f00 	ldrex	r3, [r3]
 8004e16:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	f023 0310 	bic.w	r3, r3, #16
 8004e1e:	647b      	str	r3, [r7, #68]	; 0x44
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	330c      	adds	r3, #12
 8004e26:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004e28:	61ba      	str	r2, [r7, #24]
 8004e2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e2c:	6979      	ldr	r1, [r7, #20]
 8004e2e:	69ba      	ldr	r2, [r7, #24]
 8004e30:	e841 2300 	strex	r3, r2, [r1]
 8004e34:	613b      	str	r3, [r7, #16]
   return(result);
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d1e5      	bne.n	8004e08 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2220      	movs	r2, #32
 8004e40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004e4a:	bf00      	nop
 8004e4c:	3754      	adds	r7, #84	; 0x54
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr

08004e56 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e56:	b580      	push	{r7, lr}
 8004e58:	b084      	sub	sp, #16
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e62:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2200      	movs	r2, #0
 8004e68:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004e70:	68f8      	ldr	r0, [r7, #12]
 8004e72:	f7ff fecf 	bl	8004c14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e76:	bf00      	nop
 8004e78:	3710      	adds	r7, #16
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}

08004e7e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004e7e:	b480      	push	{r7}
 8004e80:	b085      	sub	sp, #20
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	2b21      	cmp	r3, #33	; 0x21
 8004e90:	d13d      	bne.n	8004f0e <UART_Transmit_IT+0x90>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e9a:	d113      	bne.n	8004ec4 <UART_Transmit_IT+0x46>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	691b      	ldr	r3, [r3, #16]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d10f      	bne.n	8004ec4 <UART_Transmit_IT+0x46>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a1b      	ldr	r3, [r3, #32]
 8004ea8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	68fa      	ldr	r2, [r7, #12]
 8004eb0:	8812      	ldrh	r2, [r2, #0]
 8004eb2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004eb6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6a1b      	ldr	r3, [r3, #32]
 8004ebc:	1c9a      	adds	r2, r3, #2
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	621a      	str	r2, [r3, #32]
 8004ec2:	e008      	b.n	8004ed6 <UART_Transmit_IT+0x58>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6a1b      	ldr	r3, [r3, #32]
 8004ecc:	1c58      	adds	r0, r3, #1
 8004ece:	6879      	ldr	r1, [r7, #4]
 8004ed0:	6208      	str	r0, [r1, #32]
 8004ed2:	781b      	ldrb	r3, [r3, #0]
 8004ed4:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004eda:	b29b      	uxth	r3, r3
 8004edc:	3b01      	subs	r3, #1
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	687a      	ldr	r2, [r7, #4]
 8004ee2:	4619      	mov	r1, r3
 8004ee4:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d10f      	bne.n	8004f0a <UART_Transmit_IT+0x8c>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	6812      	ldr	r2, [r2, #0]
 8004ef2:	68d2      	ldr	r2, [r2, #12]
 8004ef4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ef8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	687a      	ldr	r2, [r7, #4]
 8004f00:	6812      	ldr	r2, [r2, #0]
 8004f02:	68d2      	ldr	r2, [r2, #12]
 8004f04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f08:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	e000      	b.n	8004f10 <UART_Transmit_IT+0x92>
  }
  else
  {
    return HAL_BUSY;
 8004f0e:	2302      	movs	r3, #2
  }
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	3714      	adds	r7, #20
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr

08004f1c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b082      	sub	sp, #8
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	687a      	ldr	r2, [r7, #4]
 8004f2a:	6812      	ldr	r2, [r2, #0]
 8004f2c:	68d2      	ldr	r2, [r2, #12]
 8004f2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f32:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2220      	movs	r2, #32
 8004f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004f3c:	6878      	ldr	r0, [r7, #4]
 8004f3e:	f7ff fe5f 	bl	8004c00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004f42:	2300      	movs	r3, #0
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3708      	adds	r7, #8
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}

08004f4c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b08c      	sub	sp, #48	; 0x30
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f5a:	b2db      	uxtb	r3, r3
 8004f5c:	2b22      	cmp	r3, #34	; 0x22
 8004f5e:	f040 80ab 	bne.w	80050b8 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f6a:	d117      	bne.n	8004f9c <UART_Receive_IT+0x50>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	691b      	ldr	r3, [r3, #16]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d113      	bne.n	8004f9c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004f74:	2300      	movs	r3, #0
 8004f76:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f7c:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f8a:	b29a      	uxth	r2, r3
 8004f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f8e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f94:	1c9a      	adds	r2, r3, #2
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	629a      	str	r2, [r3, #40]	; 0x28
 8004f9a:	e026      	b.n	8004fea <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fa0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fae:	d007      	beq.n	8004fc0 <UART_Receive_IT+0x74>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d10a      	bne.n	8004fce <UART_Receive_IT+0x82>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	691b      	ldr	r3, [r3, #16]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d106      	bne.n	8004fce <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	b2da      	uxtb	r2, r3
 8004fc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fca:	701a      	strb	r2, [r3, #0]
 8004fcc:	e008      	b.n	8004fe0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004fda:	b2da      	uxtb	r2, r3
 8004fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fde:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fe4:	1c5a      	adds	r2, r3, #1
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	3b01      	subs	r3, #1
 8004ff2:	b29b      	uxth	r3, r3
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	4619      	mov	r1, r3
 8004ff8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d15a      	bne.n	80050b4 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	687a      	ldr	r2, [r7, #4]
 8005004:	6812      	ldr	r2, [r2, #0]
 8005006:	68d2      	ldr	r2, [r2, #12]
 8005008:	f022 0220 	bic.w	r2, r2, #32
 800500c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	6812      	ldr	r2, [r2, #0]
 8005016:	68d2      	ldr	r2, [r2, #12]
 8005018:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800501c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	687a      	ldr	r2, [r7, #4]
 8005024:	6812      	ldr	r2, [r2, #0]
 8005026:	6952      	ldr	r2, [r2, #20]
 8005028:	f022 0201 	bic.w	r2, r2, #1
 800502c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2220      	movs	r2, #32
 8005032:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800503a:	2b01      	cmp	r3, #1
 800503c:	d135      	bne.n	80050aa <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2200      	movs	r2, #0
 8005042:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	330c      	adds	r3, #12
 800504a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	e853 3f00 	ldrex	r3, [r3]
 8005052:	613b      	str	r3, [r7, #16]
   return(result);
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	f023 0310 	bic.w	r3, r3, #16
 800505a:	627b      	str	r3, [r7, #36]	; 0x24
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	330c      	adds	r3, #12
 8005062:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005064:	623a      	str	r2, [r7, #32]
 8005066:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005068:	69f9      	ldr	r1, [r7, #28]
 800506a:	6a3a      	ldr	r2, [r7, #32]
 800506c:	e841 2300 	strex	r3, r2, [r1]
 8005070:	61bb      	str	r3, [r7, #24]
   return(result);
 8005072:	69bb      	ldr	r3, [r7, #24]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d1e5      	bne.n	8005044 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f003 0310 	and.w	r3, r3, #16
 8005082:	2b10      	cmp	r3, #16
 8005084:	d10a      	bne.n	800509c <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005086:	2300      	movs	r3, #0
 8005088:	60fb      	str	r3, [r7, #12]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	60fb      	str	r3, [r7, #12]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	60fb      	str	r3, [r7, #12]
 800509a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80050a0:	4619      	mov	r1, r3
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f7ff fdc0 	bl	8004c28 <HAL_UARTEx_RxEventCallback>
 80050a8:	e002      	b.n	80050b0 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f002 ff34 	bl	8007f18 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80050b0:	2300      	movs	r3, #0
 80050b2:	e002      	b.n	80050ba <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80050b4:	2300      	movs	r3, #0
 80050b6:	e000      	b.n	80050ba <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80050b8:	2302      	movs	r3, #2
  }
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3730      	adds	r7, #48	; 0x30
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
	...

080050c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050c8:	b091      	sub	sp, #68	; 0x44
 80050ca:	af00      	add	r7, sp, #0
 80050cc:	6378      	str	r0, [r7, #52]	; 0x34
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050d0:	6819      	ldr	r1, [r3, #0]
 80050d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	691b      	ldr	r3, [r3, #16]
 80050d8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80050dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050de:	68db      	ldr	r3, [r3, #12]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	610b      	str	r3, [r1, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80050e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050e6:	689a      	ldr	r2, [r3, #8]
 80050e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050ea:	691b      	ldr	r3, [r3, #16]
 80050ec:	431a      	orrs	r2, r3
 80050ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050f0:	695b      	ldr	r3, [r3, #20]
 80050f2:	431a      	orrs	r2, r3
 80050f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050f6:	69db      	ldr	r3, [r3, #28]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	63bb      	str	r3, [r7, #56]	; 0x38
  MODIFY_REG(huart->Instance->CR1,
 80050fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050fe:	6819      	ldr	r1, [r3, #0]
 8005100:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	68db      	ldr	r3, [r3, #12]
 8005106:	f423 4216 	bic.w	r2, r3, #38400	; 0x9600
 800510a:	f022 020c 	bic.w	r2, r2, #12
 800510e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005110:	4313      	orrs	r3, r2
 8005112:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005114:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005116:	6819      	ldr	r1, [r3, #0]
 8005118:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	695b      	ldr	r3, [r3, #20]
 800511e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005122:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005124:	699b      	ldr	r3, [r3, #24]
 8005126:	4313      	orrs	r3, r2
 8005128:	614b      	str	r3, [r1, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800512a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	4bba      	ldr	r3, [pc, #744]	; (8005418 <UART_SetConfig+0x354>)
 8005130:	429a      	cmp	r2, r3
 8005132:	d004      	beq.n	800513e <UART_SetConfig+0x7a>
 8005134:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	4bb8      	ldr	r3, [pc, #736]	; (800541c <UART_SetConfig+0x358>)
 800513a:	429a      	cmp	r2, r3
 800513c:	d103      	bne.n	8005146 <UART_SetConfig+0x82>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800513e:	f7fd fdfb 	bl	8002d38 <HAL_RCC_GetPCLK2Freq>
 8005142:	63f8      	str	r0, [r7, #60]	; 0x3c
 8005144:	e002      	b.n	800514c <UART_SetConfig+0x88>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005146:	f7fd fde3 	bl	8002d10 <HAL_RCC_GetPCLK1Freq>
 800514a:	63f8      	str	r0, [r7, #60]	; 0x3c
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800514c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800514e:	69db      	ldr	r3, [r3, #28]
 8005150:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005154:	f040 80a7 	bne.w	80052a6 <UART_SetConfig+0x1e2>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005158:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	62ba      	str	r2, [r7, #40]	; 0x28
 800515e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005160:	4619      	mov	r1, r3
 8005162:	f04f 0200 	mov.w	r2, #0
 8005166:	460b      	mov	r3, r1
 8005168:	4614      	mov	r4, r2
 800516a:	18db      	adds	r3, r3, r3
 800516c:	eb44 0404 	adc.w	r4, r4, r4
 8005170:	185b      	adds	r3, r3, r1
 8005172:	eb44 0402 	adc.w	r4, r4, r2
 8005176:	00e0      	lsls	r0, r4, #3
 8005178:	6178      	str	r0, [r7, #20]
 800517a:	6978      	ldr	r0, [r7, #20]
 800517c:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8005180:	6178      	str	r0, [r7, #20]
 8005182:	00db      	lsls	r3, r3, #3
 8005184:	613b      	str	r3, [r7, #16]
 8005186:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800518a:	185d      	adds	r5, r3, r1
 800518c:	eb44 0602 	adc.w	r6, r4, r2
 8005190:	4628      	mov	r0, r5
 8005192:	4631      	mov	r1, r6
 8005194:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	f04f 0400 	mov.w	r4, #0
 800519c:	18db      	adds	r3, r3, r3
 800519e:	eb44 0404 	adc.w	r4, r4, r4
 80051a2:	461a      	mov	r2, r3
 80051a4:	4623      	mov	r3, r4
 80051a6:	f7fb fd4b 	bl	8000c40 <__aeabi_uldivmod>
 80051aa:	4603      	mov	r3, r0
 80051ac:	460c      	mov	r4, r1
 80051ae:	461a      	mov	r2, r3
 80051b0:	4b9b      	ldr	r3, [pc, #620]	; (8005420 <UART_SetConfig+0x35c>)
 80051b2:	fba3 2302 	umull	r2, r3, r3, r2
 80051b6:	095b      	lsrs	r3, r3, #5
 80051b8:	011e      	lsls	r6, r3, #4
 80051ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051bc:	4619      	mov	r1, r3
 80051be:	f04f 0200 	mov.w	r2, #0
 80051c2:	460b      	mov	r3, r1
 80051c4:	4614      	mov	r4, r2
 80051c6:	18db      	adds	r3, r3, r3
 80051c8:	eb44 0404 	adc.w	r4, r4, r4
 80051cc:	185b      	adds	r3, r3, r1
 80051ce:	eb44 0402 	adc.w	r4, r4, r2
 80051d2:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
 80051d6:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
 80051da:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
 80051de:	4653      	mov	r3, sl
 80051e0:	465c      	mov	r4, fp
 80051e2:	eb13 0a01 	adds.w	sl, r3, r1
 80051e6:	eb44 0b02 	adc.w	fp, r4, r2
 80051ea:	4650      	mov	r0, sl
 80051ec:	4659      	mov	r1, fp
 80051ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	f04f 0400 	mov.w	r4, #0
 80051f6:	18db      	adds	r3, r3, r3
 80051f8:	eb44 0404 	adc.w	r4, r4, r4
 80051fc:	461a      	mov	r2, r3
 80051fe:	4623      	mov	r3, r4
 8005200:	f7fb fd1e 	bl	8000c40 <__aeabi_uldivmod>
 8005204:	4603      	mov	r3, r0
 8005206:	460c      	mov	r4, r1
 8005208:	461a      	mov	r2, r3
 800520a:	4b85      	ldr	r3, [pc, #532]	; (8005420 <UART_SetConfig+0x35c>)
 800520c:	fba3 1302 	umull	r1, r3, r3, r2
 8005210:	095b      	lsrs	r3, r3, #5
 8005212:	2164      	movs	r1, #100	; 0x64
 8005214:	fb01 f303 	mul.w	r3, r1, r3
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	00db      	lsls	r3, r3, #3
 800521c:	3332      	adds	r3, #50	; 0x32
 800521e:	4a80      	ldr	r2, [pc, #512]	; (8005420 <UART_SetConfig+0x35c>)
 8005220:	fba2 2303 	umull	r2, r3, r2, r3
 8005224:	095b      	lsrs	r3, r3, #5
 8005226:	005b      	lsls	r3, r3, #1
 8005228:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800522c:	441e      	add	r6, r3
 800522e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005230:	4619      	mov	r1, r3
 8005232:	f04f 0200 	mov.w	r2, #0
 8005236:	460b      	mov	r3, r1
 8005238:	4614      	mov	r4, r2
 800523a:	18db      	adds	r3, r3, r3
 800523c:	eb44 0404 	adc.w	r4, r4, r4
 8005240:	185b      	adds	r3, r3, r1
 8005242:	eb44 0402 	adc.w	r4, r4, r2
 8005246:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 800524a:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 800524e:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8005252:	4643      	mov	r3, r8
 8005254:	464c      	mov	r4, r9
 8005256:	eb13 0801 	adds.w	r8, r3, r1
 800525a:	eb44 0902 	adc.w	r9, r4, r2
 800525e:	4640      	mov	r0, r8
 8005260:	4649      	mov	r1, r9
 8005262:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	f04f 0400 	mov.w	r4, #0
 800526a:	18db      	adds	r3, r3, r3
 800526c:	eb44 0404 	adc.w	r4, r4, r4
 8005270:	461a      	mov	r2, r3
 8005272:	4623      	mov	r3, r4
 8005274:	f7fb fce4 	bl	8000c40 <__aeabi_uldivmod>
 8005278:	4603      	mov	r3, r0
 800527a:	460c      	mov	r4, r1
 800527c:	461a      	mov	r2, r3
 800527e:	4b68      	ldr	r3, [pc, #416]	; (8005420 <UART_SetConfig+0x35c>)
 8005280:	fba3 1302 	umull	r1, r3, r3, r2
 8005284:	095b      	lsrs	r3, r3, #5
 8005286:	2164      	movs	r1, #100	; 0x64
 8005288:	fb01 f303 	mul.w	r3, r1, r3
 800528c:	1ad3      	subs	r3, r2, r3
 800528e:	00db      	lsls	r3, r3, #3
 8005290:	3332      	adds	r3, #50	; 0x32
 8005292:	4a63      	ldr	r2, [pc, #396]	; (8005420 <UART_SetConfig+0x35c>)
 8005294:	fba2 2303 	umull	r2, r3, r2, r3
 8005298:	095b      	lsrs	r3, r3, #5
 800529a:	f003 0307 	and.w	r3, r3, #7
 800529e:	4433      	add	r3, r6
 80052a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052a2:	6093      	str	r3, [r2, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80052a4:	e0b3      	b.n	800540e <UART_SetConfig+0x34a>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80052a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	613b      	str	r3, [r7, #16]
 80052ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052ae:	4619      	mov	r1, r3
 80052b0:	f04f 0200 	mov.w	r2, #0
 80052b4:	460b      	mov	r3, r1
 80052b6:	4614      	mov	r4, r2
 80052b8:	18db      	adds	r3, r3, r3
 80052ba:	eb44 0404 	adc.w	r4, r4, r4
 80052be:	185b      	adds	r3, r3, r1
 80052c0:	eb44 0402 	adc.w	r4, r4, r2
 80052c4:	00e6      	lsls	r6, r4, #3
 80052c6:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
 80052ca:	00dd      	lsls	r5, r3, #3
 80052cc:	462b      	mov	r3, r5
 80052ce:	4634      	mov	r4, r6
 80052d0:	185d      	adds	r5, r3, r1
 80052d2:	eb44 0602 	adc.w	r6, r4, r2
 80052d6:	4628      	mov	r0, r5
 80052d8:	4631      	mov	r1, r6
 80052da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	f04f 0400 	mov.w	r4, #0
 80052e2:	00a5      	lsls	r5, r4, #2
 80052e4:	62fd      	str	r5, [r7, #44]	; 0x2c
 80052e6:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 80052e8:	ea45 7593 	orr.w	r5, r5, r3, lsr #30
 80052ec:	62fd      	str	r5, [r7, #44]	; 0x2c
 80052ee:	009c      	lsls	r4, r3, #2
 80052f0:	62bc      	str	r4, [r7, #40]	; 0x28
 80052f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80052f6:	f7fb fca3 	bl	8000c40 <__aeabi_uldivmod>
 80052fa:	4603      	mov	r3, r0
 80052fc:	460c      	mov	r4, r1
 80052fe:	461a      	mov	r2, r3
 8005300:	4b47      	ldr	r3, [pc, #284]	; (8005420 <UART_SetConfig+0x35c>)
 8005302:	fba3 1302 	umull	r1, r3, r3, r2
 8005306:	095b      	lsrs	r3, r3, #5
 8005308:	011d      	lsls	r5, r3, #4
 800530a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800530c:	4619      	mov	r1, r3
 800530e:	f04f 0200 	mov.w	r2, #0
 8005312:	460b      	mov	r3, r1
 8005314:	4614      	mov	r4, r2
 8005316:	18db      	adds	r3, r3, r3
 8005318:	eb44 0404 	adc.w	r4, r4, r4
 800531c:	185b      	adds	r3, r3, r1
 800531e:	eb44 0402 	adc.w	r4, r4, r2
 8005322:	00e0      	lsls	r0, r4, #3
 8005324:	60f8      	str	r0, [r7, #12]
 8005326:	68f8      	ldr	r0, [r7, #12]
 8005328:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 800532c:	60f8      	str	r0, [r7, #12]
 800532e:	00d8      	lsls	r0, r3, #3
 8005330:	60b8      	str	r0, [r7, #8]
 8005332:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8005336:	eb13 0801 	adds.w	r8, r3, r1
 800533a:	eb44 0902 	adc.w	r9, r4, r2
 800533e:	4640      	mov	r0, r8
 8005340:	4649      	mov	r1, r9
 8005342:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	f04f 0400 	mov.w	r4, #0
 800534a:	00a6      	lsls	r6, r4, #2
 800534c:	627e      	str	r6, [r7, #36]	; 0x24
 800534e:	6a7e      	ldr	r6, [r7, #36]	; 0x24
 8005350:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
 8005354:	627e      	str	r6, [r7, #36]	; 0x24
 8005356:	009c      	lsls	r4, r3, #2
 8005358:	623c      	str	r4, [r7, #32]
 800535a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800535e:	f7fb fc6f 	bl	8000c40 <__aeabi_uldivmod>
 8005362:	4603      	mov	r3, r0
 8005364:	460c      	mov	r4, r1
 8005366:	461a      	mov	r2, r3
 8005368:	4b2d      	ldr	r3, [pc, #180]	; (8005420 <UART_SetConfig+0x35c>)
 800536a:	fba3 1302 	umull	r1, r3, r3, r2
 800536e:	095b      	lsrs	r3, r3, #5
 8005370:	2164      	movs	r1, #100	; 0x64
 8005372:	fb01 f303 	mul.w	r3, r1, r3
 8005376:	1ad3      	subs	r3, r2, r3
 8005378:	011b      	lsls	r3, r3, #4
 800537a:	3332      	adds	r3, #50	; 0x32
 800537c:	4a28      	ldr	r2, [pc, #160]	; (8005420 <UART_SetConfig+0x35c>)
 800537e:	fba2 1303 	umull	r1, r3, r2, r3
 8005382:	095b      	lsrs	r3, r3, #5
 8005384:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005388:	441d      	add	r5, r3
 800538a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800538c:	4619      	mov	r1, r3
 800538e:	f04f 0200 	mov.w	r2, #0
 8005392:	460b      	mov	r3, r1
 8005394:	4614      	mov	r4, r2
 8005396:	18db      	adds	r3, r3, r3
 8005398:	eb44 0404 	adc.w	r4, r4, r4
 800539c:	185b      	adds	r3, r3, r1
 800539e:	eb44 0402 	adc.w	r4, r4, r2
 80053a2:	00e0      	lsls	r0, r4, #3
 80053a4:	6078      	str	r0, [r7, #4]
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 80053ac:	6078      	str	r0, [r7, #4]
 80053ae:	00d8      	lsls	r0, r3, #3
 80053b0:	6038      	str	r0, [r7, #0]
 80053b2:	e897 0018 	ldmia.w	r7, {r3, r4}
 80053b6:	eb13 0801 	adds.w	r8, r3, r1
 80053ba:	eb44 0902 	adc.w	r9, r4, r2
 80053be:	4640      	mov	r0, r8
 80053c0:	4649      	mov	r1, r9
 80053c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	f04f 0400 	mov.w	r4, #0
 80053ca:	00a6      	lsls	r6, r4, #2
 80053cc:	61fe      	str	r6, [r7, #28]
 80053ce:	69fe      	ldr	r6, [r7, #28]
 80053d0:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
 80053d4:	61fe      	str	r6, [r7, #28]
 80053d6:	009c      	lsls	r4, r3, #2
 80053d8:	61bc      	str	r4, [r7, #24]
 80053da:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80053de:	f7fb fc2f 	bl	8000c40 <__aeabi_uldivmod>
 80053e2:	4603      	mov	r3, r0
 80053e4:	460c      	mov	r4, r1
 80053e6:	461a      	mov	r2, r3
 80053e8:	4b0d      	ldr	r3, [pc, #52]	; (8005420 <UART_SetConfig+0x35c>)
 80053ea:	fba3 1302 	umull	r1, r3, r3, r2
 80053ee:	095b      	lsrs	r3, r3, #5
 80053f0:	2164      	movs	r1, #100	; 0x64
 80053f2:	fb01 f303 	mul.w	r3, r1, r3
 80053f6:	1ad3      	subs	r3, r2, r3
 80053f8:	011b      	lsls	r3, r3, #4
 80053fa:	3332      	adds	r3, #50	; 0x32
 80053fc:	4a08      	ldr	r2, [pc, #32]	; (8005420 <UART_SetConfig+0x35c>)
 80053fe:	fba2 1303 	umull	r1, r3, r2, r3
 8005402:	095b      	lsrs	r3, r3, #5
 8005404:	f003 030f 	and.w	r3, r3, #15
 8005408:	442b      	add	r3, r5
 800540a:	693a      	ldr	r2, [r7, #16]
 800540c:	6093      	str	r3, [r2, #8]
}
 800540e:	bf00      	nop
 8005410:	3744      	adds	r7, #68	; 0x44
 8005412:	46bd      	mov	sp, r7
 8005414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005418:	40011000 	.word	0x40011000
 800541c:	40011400 	.word	0x40011400
 8005420:	51eb851f 	.word	0x51eb851f

08005424 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005424:	b480      	push	{r7}
 8005426:	b085      	sub	sp, #20
 8005428:	af00      	add	r7, sp, #0
 800542a:	4603      	mov	r3, r0
 800542c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800542e:	2300      	movs	r3, #0
 8005430:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005432:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005436:	2b84      	cmp	r3, #132	; 0x84
 8005438:	d005      	beq.n	8005446 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800543a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	4413      	add	r3, r2
 8005442:	3303      	adds	r3, #3
 8005444:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005446:	68fb      	ldr	r3, [r7, #12]
}
 8005448:	4618      	mov	r0, r3
 800544a:	3714      	adds	r7, #20
 800544c:	46bd      	mov	sp, r7
 800544e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005452:	4770      	bx	lr

08005454 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005458:	f000 fd86 	bl	8005f68 <vTaskStartScheduler>
  
  return osOK;
 800545c:	2300      	movs	r3, #0
}
 800545e:	4618      	mov	r0, r3
 8005460:	bd80      	pop	{r7, pc}

08005462 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005462:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005464:	b089      	sub	sp, #36	; 0x24
 8005466:	af04      	add	r7, sp, #16
 8005468:	6078      	str	r0, [r7, #4]
 800546a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	695b      	ldr	r3, [r3, #20]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d020      	beq.n	80054b6 <osThreadCreate+0x54>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	699b      	ldr	r3, [r3, #24]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d01c      	beq.n	80054b6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	685c      	ldr	r4, [r3, #4]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681d      	ldr	r5, [r3, #0]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	691e      	ldr	r6, [r3, #16]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800548e:	4618      	mov	r0, r3
 8005490:	f7ff ffc8 	bl	8005424 <makeFreeRtosPriority>
 8005494:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	695b      	ldr	r3, [r3, #20]
 800549a:	687a      	ldr	r2, [r7, #4]
 800549c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800549e:	9202      	str	r2, [sp, #8]
 80054a0:	9301      	str	r3, [sp, #4]
 80054a2:	9100      	str	r1, [sp, #0]
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	4632      	mov	r2, r6
 80054a8:	4629      	mov	r1, r5
 80054aa:	4620      	mov	r0, r4
 80054ac:	f000 fb99 	bl	8005be2 <xTaskCreateStatic>
 80054b0:	4603      	mov	r3, r0
 80054b2:	60fb      	str	r3, [r7, #12]
 80054b4:	e01c      	b.n	80054f0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	685c      	ldr	r4, [r3, #4]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80054c2:	b29e      	uxth	r6, r3
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80054ca:	4618      	mov	r0, r3
 80054cc:	f7ff ffaa 	bl	8005424 <makeFreeRtosPriority>
 80054d0:	4602      	mov	r2, r0
 80054d2:	f107 030c 	add.w	r3, r7, #12
 80054d6:	9301      	str	r3, [sp, #4]
 80054d8:	9200      	str	r2, [sp, #0]
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	4632      	mov	r2, r6
 80054de:	4629      	mov	r1, r5
 80054e0:	4620      	mov	r0, r4
 80054e2:	f000 fbd8 	bl	8005c96 <xTaskCreate>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d001      	beq.n	80054f0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80054ec:	2300      	movs	r3, #0
 80054ee:	e000      	b.n	80054f2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80054f0:	68fb      	ldr	r3, [r7, #12]
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	3714      	adds	r7, #20
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080054fa <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80054fa:	b580      	push	{r7, lr}
 80054fc:	b084      	sub	sp, #16
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d001      	beq.n	8005510 <osDelay+0x16>
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	e000      	b.n	8005512 <osDelay+0x18>
 8005510:	2301      	movs	r3, #1
 8005512:	4618      	mov	r0, r3
 8005514:	f000 fcf4 	bl	8005f00 <vTaskDelay>
  
  return osOK;
 8005518:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800551a:	4618      	mov	r0, r3
 800551c:	3710      	adds	r7, #16
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}

08005522 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005522:	b480      	push	{r7}
 8005524:	b083      	sub	sp, #12
 8005526:	af00      	add	r7, sp, #0
 8005528:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	f103 0208 	add.w	r2, r3, #8
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	f04f 32ff 	mov.w	r2, #4294967295
 800553a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	f103 0208 	add.w	r2, r3, #8
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	f103 0208 	add.w	r2, r3, #8
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005556:	bf00      	nop
 8005558:	370c      	adds	r7, #12
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr

08005562 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005562:	b480      	push	{r7}
 8005564:	b083      	sub	sp, #12
 8005566:	af00      	add	r7, sp, #0
 8005568:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005570:	bf00      	nop
 8005572:	370c      	adds	r7, #12
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr

0800557c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800557c:	b480      	push	{r7}
 800557e:	b085      	sub	sp, #20
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
 8005584:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	68fa      	ldr	r2, [r7, #12]
 8005590:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	689a      	ldr	r2, [r3, #8]
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	683a      	ldr	r2, [r7, #0]
 80055a0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	683a      	ldr	r2, [r7, #0]
 80055a6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	1c5a      	adds	r2, r3, #1
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	601a      	str	r2, [r3, #0]
}
 80055b8:	bf00      	nop
 80055ba:	3714      	adds	r7, #20
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr

080055c4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80055c4:	b480      	push	{r7}
 80055c6:	b085      	sub	sp, #20
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055da:	d103      	bne.n	80055e4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	691b      	ldr	r3, [r3, #16]
 80055e0:	60fb      	str	r3, [r7, #12]
 80055e2:	e00c      	b.n	80055fe <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	3308      	adds	r3, #8
 80055e8:	60fb      	str	r3, [r7, #12]
 80055ea:	e002      	b.n	80055f2 <vListInsert+0x2e>
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	60fb      	str	r3, [r7, #12]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d9f6      	bls.n	80055ec <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	685a      	ldr	r2, [r3, #4]
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	683a      	ldr	r2, [r7, #0]
 800560c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	68fa      	ldr	r2, [r7, #12]
 8005612:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	683a      	ldr	r2, [r7, #0]
 8005618:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	687a      	ldr	r2, [r7, #4]
 800561e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	1c5a      	adds	r2, r3, #1
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	601a      	str	r2, [r3, #0]
}
 800562a:	bf00      	nop
 800562c:	3714      	adds	r7, #20
 800562e:	46bd      	mov	sp, r7
 8005630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005634:	4770      	bx	lr

08005636 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005636:	b480      	push	{r7}
 8005638:	b085      	sub	sp, #20
 800563a:	af00      	add	r7, sp, #0
 800563c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	691b      	ldr	r3, [r3, #16]
 8005642:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	687a      	ldr	r2, [r7, #4]
 800564a:	6892      	ldr	r2, [r2, #8]
 800564c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	687a      	ldr	r2, [r7, #4]
 8005654:	6852      	ldr	r2, [r2, #4]
 8005656:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	685a      	ldr	r2, [r3, #4]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	429a      	cmp	r2, r3
 8005660:	d103      	bne.n	800566a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	689a      	ldr	r2, [r3, #8]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	1e5a      	subs	r2, r3, #1
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
}
 800567e:	4618      	mov	r0, r3
 8005680:	3714      	adds	r7, #20
 8005682:	46bd      	mov	sp, r7
 8005684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005688:	4770      	bx	lr
	...

0800568c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800568c:	b480      	push	{r7}
 800568e:	b085      	sub	sp, #20
 8005690:	af00      	add	r7, sp, #0
 8005692:	60f8      	str	r0, [r7, #12]
 8005694:	60b9      	str	r1, [r7, #8]
 8005696:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	3b04      	subs	r3, #4
 800569c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80056a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	3b04      	subs	r3, #4
 80056aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	f023 0201 	bic.w	r2, r3, #1
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	3b04      	subs	r3, #4
 80056ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80056bc:	4a0c      	ldr	r2, [pc, #48]	; (80056f0 <pxPortInitialiseStack+0x64>)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	3b14      	subs	r3, #20
 80056c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80056c8:	687a      	ldr	r2, [r7, #4]
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	3b04      	subs	r3, #4
 80056d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f06f 0202 	mvn.w	r2, #2
 80056da:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	3b20      	subs	r3, #32
 80056e0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80056e2:	68fb      	ldr	r3, [r7, #12]
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	3714      	adds	r7, #20
 80056e8:	46bd      	mov	sp, r7
 80056ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ee:	4770      	bx	lr
 80056f0:	080056f5 	.word	0x080056f5

080056f4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80056f4:	b480      	push	{r7}
 80056f6:	b085      	sub	sp, #20
 80056f8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80056fa:	2300      	movs	r3, #0
 80056fc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80056fe:	4b11      	ldr	r3, [pc, #68]	; (8005744 <prvTaskExitError+0x50>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005706:	d009      	beq.n	800571c <prvTaskExitError+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005708:	f04f 0350 	mov.w	r3, #80	; 0x50
 800570c:	f383 8811 	msr	BASEPRI, r3
 8005710:	f3bf 8f6f 	isb	sy
 8005714:	f3bf 8f4f 	dsb	sy
 8005718:	60fb      	str	r3, [r7, #12]
 800571a:	e7fe      	b.n	800571a <prvTaskExitError+0x26>
 800571c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005720:	f383 8811 	msr	BASEPRI, r3
 8005724:	f3bf 8f6f 	isb	sy
 8005728:	f3bf 8f4f 	dsb	sy
 800572c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800572e:	bf00      	nop
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d0fc      	beq.n	8005730 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005736:	bf00      	nop
 8005738:	3714      	adds	r7, #20
 800573a:	46bd      	mov	sp, r7
 800573c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005740:	4770      	bx	lr
 8005742:	bf00      	nop
 8005744:	20000008 	.word	0x20000008
	...

08005750 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005750:	4b07      	ldr	r3, [pc, #28]	; (8005770 <pxCurrentTCBConst2>)
 8005752:	6819      	ldr	r1, [r3, #0]
 8005754:	6808      	ldr	r0, [r1, #0]
 8005756:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800575a:	f380 8809 	msr	PSP, r0
 800575e:	f3bf 8f6f 	isb	sy
 8005762:	f04f 0000 	mov.w	r0, #0
 8005766:	f380 8811 	msr	BASEPRI, r0
 800576a:	4770      	bx	lr
 800576c:	f3af 8000 	nop.w

08005770 <pxCurrentTCBConst2>:
 8005770:	200006b0 	.word	0x200006b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005774:	bf00      	nop
 8005776:	bf00      	nop

08005778 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005778:	4808      	ldr	r0, [pc, #32]	; (800579c <prvPortStartFirstTask+0x24>)
 800577a:	6800      	ldr	r0, [r0, #0]
 800577c:	6800      	ldr	r0, [r0, #0]
 800577e:	f380 8808 	msr	MSP, r0
 8005782:	f04f 0000 	mov.w	r0, #0
 8005786:	f380 8814 	msr	CONTROL, r0
 800578a:	b662      	cpsie	i
 800578c:	b661      	cpsie	f
 800578e:	f3bf 8f4f 	dsb	sy
 8005792:	f3bf 8f6f 	isb	sy
 8005796:	df00      	svc	0
 8005798:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800579a:	bf00      	nop
 800579c:	e000ed08 	.word	0xe000ed08

080057a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b086      	sub	sp, #24
 80057a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80057a6:	4b44      	ldr	r3, [pc, #272]	; (80058b8 <xPortStartScheduler+0x118>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a44      	ldr	r2, [pc, #272]	; (80058bc <xPortStartScheduler+0x11c>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d109      	bne.n	80057c4 <xPortStartScheduler+0x24>
 80057b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057b4:	f383 8811 	msr	BASEPRI, r3
 80057b8:	f3bf 8f6f 	isb	sy
 80057bc:	f3bf 8f4f 	dsb	sy
 80057c0:	613b      	str	r3, [r7, #16]
 80057c2:	e7fe      	b.n	80057c2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80057c4:	4b3c      	ldr	r3, [pc, #240]	; (80058b8 <xPortStartScheduler+0x118>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a3d      	ldr	r2, [pc, #244]	; (80058c0 <xPortStartScheduler+0x120>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d109      	bne.n	80057e2 <xPortStartScheduler+0x42>
 80057ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057d2:	f383 8811 	msr	BASEPRI, r3
 80057d6:	f3bf 8f6f 	isb	sy
 80057da:	f3bf 8f4f 	dsb	sy
 80057de:	60fb      	str	r3, [r7, #12]
 80057e0:	e7fe      	b.n	80057e0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80057e2:	4b38      	ldr	r3, [pc, #224]	; (80058c4 <xPortStartScheduler+0x124>)
 80057e4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	781b      	ldrb	r3, [r3, #0]
 80057ea:	b2db      	uxtb	r3, r3
 80057ec:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	22ff      	movs	r2, #255	; 0xff
 80057f2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	781b      	ldrb	r3, [r3, #0]
 80057f8:	b2db      	uxtb	r3, r3
 80057fa:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80057fc:	78fb      	ldrb	r3, [r7, #3]
 80057fe:	b2db      	uxtb	r3, r3
 8005800:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005804:	b2da      	uxtb	r2, r3
 8005806:	4b30      	ldr	r3, [pc, #192]	; (80058c8 <xPortStartScheduler+0x128>)
 8005808:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800580a:	4b30      	ldr	r3, [pc, #192]	; (80058cc <xPortStartScheduler+0x12c>)
 800580c:	2207      	movs	r2, #7
 800580e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005810:	e009      	b.n	8005826 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8005812:	4b2e      	ldr	r3, [pc, #184]	; (80058cc <xPortStartScheduler+0x12c>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	3b01      	subs	r3, #1
 8005818:	4a2c      	ldr	r2, [pc, #176]	; (80058cc <xPortStartScheduler+0x12c>)
 800581a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800581c:	78fb      	ldrb	r3, [r7, #3]
 800581e:	b2db      	uxtb	r3, r3
 8005820:	005b      	lsls	r3, r3, #1
 8005822:	b2db      	uxtb	r3, r3
 8005824:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005826:	78fb      	ldrb	r3, [r7, #3]
 8005828:	b2db      	uxtb	r3, r3
 800582a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800582e:	2b80      	cmp	r3, #128	; 0x80
 8005830:	d0ef      	beq.n	8005812 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005832:	4b26      	ldr	r3, [pc, #152]	; (80058cc <xPortStartScheduler+0x12c>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f1c3 0307 	rsb	r3, r3, #7
 800583a:	2b04      	cmp	r3, #4
 800583c:	d009      	beq.n	8005852 <xPortStartScheduler+0xb2>
 800583e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005842:	f383 8811 	msr	BASEPRI, r3
 8005846:	f3bf 8f6f 	isb	sy
 800584a:	f3bf 8f4f 	dsb	sy
 800584e:	60bb      	str	r3, [r7, #8]
 8005850:	e7fe      	b.n	8005850 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005852:	4b1e      	ldr	r3, [pc, #120]	; (80058cc <xPortStartScheduler+0x12c>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	021b      	lsls	r3, r3, #8
 8005858:	4a1c      	ldr	r2, [pc, #112]	; (80058cc <xPortStartScheduler+0x12c>)
 800585a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800585c:	4b1b      	ldr	r3, [pc, #108]	; (80058cc <xPortStartScheduler+0x12c>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005864:	4a19      	ldr	r2, [pc, #100]	; (80058cc <xPortStartScheduler+0x12c>)
 8005866:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	b2da      	uxtb	r2, r3
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005870:	4a17      	ldr	r2, [pc, #92]	; (80058d0 <xPortStartScheduler+0x130>)
 8005872:	4b17      	ldr	r3, [pc, #92]	; (80058d0 <xPortStartScheduler+0x130>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800587a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800587c:	4a14      	ldr	r2, [pc, #80]	; (80058d0 <xPortStartScheduler+0x130>)
 800587e:	4b14      	ldr	r3, [pc, #80]	; (80058d0 <xPortStartScheduler+0x130>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005886:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005888:	f000 f8d6 	bl	8005a38 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800588c:	4b11      	ldr	r3, [pc, #68]	; (80058d4 <xPortStartScheduler+0x134>)
 800588e:	2200      	movs	r2, #0
 8005890:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005892:	f000 f8f5 	bl	8005a80 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005896:	4a10      	ldr	r2, [pc, #64]	; (80058d8 <xPortStartScheduler+0x138>)
 8005898:	4b0f      	ldr	r3, [pc, #60]	; (80058d8 <xPortStartScheduler+0x138>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80058a0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80058a2:	f7ff ff69 	bl	8005778 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80058a6:	f000 fd1f 	bl	80062e8 <vTaskSwitchContext>
	prvTaskExitError();
 80058aa:	f7ff ff23 	bl	80056f4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80058ae:	2300      	movs	r3, #0
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3718      	adds	r7, #24
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	e000ed00 	.word	0xe000ed00
 80058bc:	410fc271 	.word	0x410fc271
 80058c0:	410fc270 	.word	0x410fc270
 80058c4:	e000e400 	.word	0xe000e400
 80058c8:	200006a0 	.word	0x200006a0
 80058cc:	200006a4 	.word	0x200006a4
 80058d0:	e000ed20 	.word	0xe000ed20
 80058d4:	20000008 	.word	0x20000008
 80058d8:	e000ef34 	.word	0xe000ef34

080058dc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058e6:	f383 8811 	msr	BASEPRI, r3
 80058ea:	f3bf 8f6f 	isb	sy
 80058ee:	f3bf 8f4f 	dsb	sy
 80058f2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80058f4:	4b0e      	ldr	r3, [pc, #56]	; (8005930 <vPortEnterCritical+0x54>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	3301      	adds	r3, #1
 80058fa:	4a0d      	ldr	r2, [pc, #52]	; (8005930 <vPortEnterCritical+0x54>)
 80058fc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80058fe:	4b0c      	ldr	r3, [pc, #48]	; (8005930 <vPortEnterCritical+0x54>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	2b01      	cmp	r3, #1
 8005904:	d10e      	bne.n	8005924 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005906:	4b0b      	ldr	r3, [pc, #44]	; (8005934 <vPortEnterCritical+0x58>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	b2db      	uxtb	r3, r3
 800590c:	2b00      	cmp	r3, #0
 800590e:	d009      	beq.n	8005924 <vPortEnterCritical+0x48>
 8005910:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005914:	f383 8811 	msr	BASEPRI, r3
 8005918:	f3bf 8f6f 	isb	sy
 800591c:	f3bf 8f4f 	dsb	sy
 8005920:	603b      	str	r3, [r7, #0]
 8005922:	e7fe      	b.n	8005922 <vPortEnterCritical+0x46>
	}
}
 8005924:	bf00      	nop
 8005926:	370c      	adds	r7, #12
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr
 8005930:	20000008 	.word	0x20000008
 8005934:	e000ed04 	.word	0xe000ed04

08005938 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005938:	b480      	push	{r7}
 800593a:	b083      	sub	sp, #12
 800593c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800593e:	4b11      	ldr	r3, [pc, #68]	; (8005984 <vPortExitCritical+0x4c>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d109      	bne.n	800595a <vPortExitCritical+0x22>
 8005946:	f04f 0350 	mov.w	r3, #80	; 0x50
 800594a:	f383 8811 	msr	BASEPRI, r3
 800594e:	f3bf 8f6f 	isb	sy
 8005952:	f3bf 8f4f 	dsb	sy
 8005956:	607b      	str	r3, [r7, #4]
 8005958:	e7fe      	b.n	8005958 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800595a:	4b0a      	ldr	r3, [pc, #40]	; (8005984 <vPortExitCritical+0x4c>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	3b01      	subs	r3, #1
 8005960:	4a08      	ldr	r2, [pc, #32]	; (8005984 <vPortExitCritical+0x4c>)
 8005962:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005964:	4b07      	ldr	r3, [pc, #28]	; (8005984 <vPortExitCritical+0x4c>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d104      	bne.n	8005976 <vPortExitCritical+0x3e>
 800596c:	2300      	movs	r3, #0
 800596e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8005976:	bf00      	nop
 8005978:	370c      	adds	r7, #12
 800597a:	46bd      	mov	sp, r7
 800597c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005980:	4770      	bx	lr
 8005982:	bf00      	nop
 8005984:	20000008 	.word	0x20000008
	...

08005990 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005990:	f3ef 8009 	mrs	r0, PSP
 8005994:	f3bf 8f6f 	isb	sy
 8005998:	4b15      	ldr	r3, [pc, #84]	; (80059f0 <pxCurrentTCBConst>)
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	f01e 0f10 	tst.w	lr, #16
 80059a0:	bf08      	it	eq
 80059a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80059a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059aa:	6010      	str	r0, [r2, #0]
 80059ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80059b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80059b4:	f380 8811 	msr	BASEPRI, r0
 80059b8:	f3bf 8f4f 	dsb	sy
 80059bc:	f3bf 8f6f 	isb	sy
 80059c0:	f000 fc92 	bl	80062e8 <vTaskSwitchContext>
 80059c4:	f04f 0000 	mov.w	r0, #0
 80059c8:	f380 8811 	msr	BASEPRI, r0
 80059cc:	bc09      	pop	{r0, r3}
 80059ce:	6819      	ldr	r1, [r3, #0]
 80059d0:	6808      	ldr	r0, [r1, #0]
 80059d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059d6:	f01e 0f10 	tst.w	lr, #16
 80059da:	bf08      	it	eq
 80059dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80059e0:	f380 8809 	msr	PSP, r0
 80059e4:	f3bf 8f6f 	isb	sy
 80059e8:	4770      	bx	lr
 80059ea:	bf00      	nop
 80059ec:	f3af 8000 	nop.w

080059f0 <pxCurrentTCBConst>:
 80059f0:	200006b0 	.word	0x200006b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80059f4:	bf00      	nop
 80059f6:	bf00      	nop

080059f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b082      	sub	sp, #8
 80059fc:	af00      	add	r7, sp, #0
	__asm volatile
 80059fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a02:	f383 8811 	msr	BASEPRI, r3
 8005a06:	f3bf 8f6f 	isb	sy
 8005a0a:	f3bf 8f4f 	dsb	sy
 8005a0e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005a10:	f000 fbb2 	bl	8006178 <xTaskIncrementTick>
 8005a14:	4603      	mov	r3, r0
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d003      	beq.n	8005a22 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005a1a:	4b06      	ldr	r3, [pc, #24]	; (8005a34 <xPortSysTickHandler+0x3c>)
 8005a1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a20:	601a      	str	r2, [r3, #0]
 8005a22:	2300      	movs	r3, #0
 8005a24:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8005a2c:	bf00      	nop
 8005a2e:	3708      	adds	r7, #8
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}
 8005a34:	e000ed04 	.word	0xe000ed04

08005a38 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005a38:	b480      	push	{r7}
 8005a3a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005a3c:	4b0b      	ldr	r3, [pc, #44]	; (8005a6c <vPortSetupTimerInterrupt+0x34>)
 8005a3e:	2200      	movs	r2, #0
 8005a40:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005a42:	4b0b      	ldr	r3, [pc, #44]	; (8005a70 <vPortSetupTimerInterrupt+0x38>)
 8005a44:	2200      	movs	r2, #0
 8005a46:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005a48:	4a0a      	ldr	r2, [pc, #40]	; (8005a74 <vPortSetupTimerInterrupt+0x3c>)
 8005a4a:	4b0b      	ldr	r3, [pc, #44]	; (8005a78 <vPortSetupTimerInterrupt+0x40>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	490b      	ldr	r1, [pc, #44]	; (8005a7c <vPortSetupTimerInterrupt+0x44>)
 8005a50:	fba1 1303 	umull	r1, r3, r1, r3
 8005a54:	099b      	lsrs	r3, r3, #6
 8005a56:	3b01      	subs	r3, #1
 8005a58:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005a5a:	4b04      	ldr	r3, [pc, #16]	; (8005a6c <vPortSetupTimerInterrupt+0x34>)
 8005a5c:	2207      	movs	r2, #7
 8005a5e:	601a      	str	r2, [r3, #0]
}
 8005a60:	bf00      	nop
 8005a62:	46bd      	mov	sp, r7
 8005a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a68:	4770      	bx	lr
 8005a6a:	bf00      	nop
 8005a6c:	e000e010 	.word	0xe000e010
 8005a70:	e000e018 	.word	0xe000e018
 8005a74:	e000e014 	.word	0xe000e014
 8005a78:	20000010 	.word	0x20000010
 8005a7c:	10624dd3 	.word	0x10624dd3

08005a80 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005a80:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005a90 <vPortEnableVFP+0x10>
 8005a84:	6801      	ldr	r1, [r0, #0]
 8005a86:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005a8a:	6001      	str	r1, [r0, #0]
 8005a8c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005a8e:	bf00      	nop
 8005a90:	e000ed88 	.word	0xe000ed88

08005a94 <_sbrk_r>:

// Use of vTaskSuspendAll() in _sbrk_r() is normally redundant, as newlib malloc family routines call
// __malloc_lock before calling _sbrk_r(). Note vTaskSuspendAll/xTaskResumeAll support nesting.

//! _sbrk_r version supporting reentrant newlib (depends upon above symbols defined by linker control file).
void * _sbrk_r(struct _reent *pReent, int incr) {
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b084      	sub	sp, #16
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	6039      	str	r1, [r7, #0]
    #ifdef MALLOCS_INSIDE_ISRs // block interrupts during free-storage use
      UBaseType_t usis; // saved interrupt status
    #endif
    static char *currentHeapEnd = &__HeapBase;
    #ifdef STM_VERSION // Use STM CubeMX LD symbols for heap
      if(TotalHeapSize==0) {
 8005a9e:	4b24      	ldr	r3, [pc, #144]	; (8005b30 <_sbrk_r+0x9c>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d10e      	bne.n	8005ac4 <_sbrk_r+0x30>
        TotalHeapSize = heapBytesRemaining = (int)((&__HeapLimit)-(&__HeapBase))-ISR_STACK_LENGTH_BYTES;
 8005aa6:	4b23      	ldr	r3, [pc, #140]	; (8005b34 <_sbrk_r+0xa0>)
 8005aa8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005aac:	4a22      	ldr	r2, [pc, #136]	; (8005b38 <_sbrk_r+0xa4>)
 8005aae:	1a9b      	subs	r3, r3, r2
 8005ab0:	4a22      	ldr	r2, [pc, #136]	; (8005b3c <_sbrk_r+0xa8>)
 8005ab2:	6013      	str	r3, [r2, #0]
 8005ab4:	4b1f      	ldr	r3, [pc, #124]	; (8005b34 <_sbrk_r+0xa0>)
 8005ab6:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005aba:	4a1f      	ldr	r2, [pc, #124]	; (8005b38 <_sbrk_r+0xa4>)
 8005abc:	1a9b      	subs	r3, r3, r2
 8005abe:	461a      	mov	r2, r3
 8005ac0:	4b1b      	ldr	r3, [pc, #108]	; (8005b30 <_sbrk_r+0x9c>)
 8005ac2:	601a      	str	r2, [r3, #0]
      };
    #endif
    char* limit = (xTaskGetSchedulerState()==taskSCHEDULER_NOT_STARTED) ?
 8005ac4:	f000 fd3c 	bl	8006540 <xTaskGetSchedulerState>
 8005ac8:	4603      	mov	r3, r0
            stack_ptr   :  // Before scheduler is started, limit is stack pointer (risky!)
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d101      	bne.n	8005ad2 <_sbrk_r+0x3e>
 8005ace:	466b      	mov	r3, sp
 8005ad0:	e000      	b.n	8005ad4 <_sbrk_r+0x40>
 8005ad2:	4b1b      	ldr	r3, [pc, #108]	; (8005b40 <_sbrk_r+0xac>)
    char* limit = (xTaskGetSchedulerState()==taskSCHEDULER_NOT_STARTED) ?
 8005ad4:	60fb      	str	r3, [r7, #12]
            &__HeapLimit-ISR_STACK_LENGTH_BYTES;  // Once running, OK to reuse all remaining RAM except ISR stack (MSP) stack
    DRN_ENTER_CRITICAL_SECTION(usis);
 8005ad6:	f000 faa5 	bl	8006024 <vTaskSuspendAll>
    if (currentHeapEnd + incr > limit) {
 8005ada:	4b1a      	ldr	r3, [pc, #104]	; (8005b44 <_sbrk_r+0xb0>)
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	441a      	add	r2, r3
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d907      	bls.n	8005af8 <_sbrk_r+0x64>
            // If you want to alert debugger or halt...
            // WARNING: brkpt instruction may prevent watchdog operation...
            while(1) { __asm("bkpt #0"); }; // Stop in GUI as if at a breakpoint (if debugging, otherwise loop forever)
        #else
            // Default, if you prefer to believe your application will gracefully trap out-of-memory...
            pReent->_errno = ENOMEM; // newlib's thread-specific errno
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	220c      	movs	r2, #12
 8005aec:	601a      	str	r2, [r3, #0]
            DRN_EXIT_CRITICAL_SECTION(usis);
 8005aee:	f000 faa7 	bl	8006040 <xTaskResumeAll>
        #endif
        return (char *)-1; // the malloc-family routine that called sbrk will return 0
 8005af2:	f04f 33ff 	mov.w	r3, #4294967295
 8005af6:	e017      	b.n	8005b28 <_sbrk_r+0x94>
    }
    // 'incr' of memory is available: update accounting and return it.
    char *previousHeapEnd = currentHeapEnd;
 8005af8:	4b12      	ldr	r3, [pc, #72]	; (8005b44 <_sbrk_r+0xb0>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	60bb      	str	r3, [r7, #8]
    currentHeapEnd += incr;
 8005afe:	4b11      	ldr	r3, [pc, #68]	; (8005b44 <_sbrk_r+0xb0>)
 8005b00:	681a      	ldr	r2, [r3, #0]
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	4413      	add	r3, r2
 8005b06:	4a0f      	ldr	r2, [pc, #60]	; (8005b44 <_sbrk_r+0xb0>)
 8005b08:	6013      	str	r3, [r2, #0]
    heapBytesRemaining -= incr;
 8005b0a:	4b0c      	ldr	r3, [pc, #48]	; (8005b3c <_sbrk_r+0xa8>)
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	1ad3      	subs	r3, r2, r3
 8005b12:	4a0a      	ldr	r2, [pc, #40]	; (8005b3c <_sbrk_r+0xa8>)
 8005b14:	6013      	str	r3, [r2, #0]
    #ifndef NDEBUG
        totalBytesProvidedBySBRK += incr;
 8005b16:	4b0c      	ldr	r3, [pc, #48]	; (8005b48 <_sbrk_r+0xb4>)
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	4413      	add	r3, r2
 8005b1e:	4a0a      	ldr	r2, [pc, #40]	; (8005b48 <_sbrk_r+0xb4>)
 8005b20:	6013      	str	r3, [r2, #0]
    #endif
    DRN_EXIT_CRITICAL_SECTION(usis);
 8005b22:	f000 fa8d 	bl	8006040 <xTaskResumeAll>
    return (char *) previousHeapEnd;
 8005b26:	68bb      	ldr	r3, [r7, #8]
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3710      	adds	r7, #16
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}
 8005b30:	200013f0 	.word	0x200013f0
 8005b34:	20020000 	.word	0x20020000
 8005b38:	200018a8 	.word	0x200018a8
 8005b3c:	200006a8 	.word	0x200006a8
 8005b40:	2001fc00 	.word	0x2001fc00
 8005b44:	2000000c 	.word	0x2000000c
 8005b48:	200006ac 	.word	0x200006ac

08005b4c <__malloc_lock>:
char * _sbrk(int incr) { return sbrk(incr); };

#ifdef MALLOCS_INSIDE_ISRs // block interrupts during free-storage use
  static UBaseType_t malLock_uxSavedInterruptStatus;
#endif
void __malloc_lock(struct _reent *r)   {
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b086      	sub	sp, #24
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
	__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005b54:	f3ef 8305 	mrs	r3, IPSR
 8005b58:	613b      	str	r3, [r7, #16]
	if( ulCurrentInterrupt == 0 )
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d102      	bne.n	8005b66 <__malloc_lock+0x1a>
		xReturn = pdFALSE;
 8005b60:	2300      	movs	r3, #0
 8005b62:	60fb      	str	r3, [r7, #12]
 8005b64:	e001      	b.n	8005b6a <__malloc_lock+0x1e>
		xReturn = pdTRUE;
 8005b66:	2301      	movs	r3, #1
 8005b68:	60fb      	str	r3, [r7, #12]
	return xReturn;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
  (void)(r);
  #if defined(MALLOCS_INSIDE_ISRs)
    DRN_ENTER_CRITICAL_SECTION(malLock_uxSavedInterruptStatus);
  #else
    bool insideAnISR = xPortIsInsideInterrupt();
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	bf14      	ite	ne
 8005b70:	2301      	movne	r3, #1
 8005b72:	2300      	moveq	r3, #0
 8005b74:	75fb      	strb	r3, [r7, #23]
    configASSERT( !insideAnISR ); // Make damn sure no more mallocs inside ISRs!!
 8005b76:	7dfb      	ldrb	r3, [r7, #23]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d009      	beq.n	8005b90 <__malloc_lock+0x44>
	__asm volatile
 8005b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b80:	f383 8811 	msr	BASEPRI, r3
 8005b84:	f3bf 8f6f 	isb	sy
 8005b88:	f3bf 8f4f 	dsb	sy
 8005b8c:	60bb      	str	r3, [r7, #8]
 8005b8e:	e7fe      	b.n	8005b8e <__malloc_lock+0x42>
  vTaskSuspendAll();
 8005b90:	f000 fa48 	bl	8006024 <vTaskSuspendAll>
  #endif
};
 8005b94:	bf00      	nop
 8005b96:	3718      	adds	r7, #24
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}

08005b9c <__malloc_unlock>:
void __malloc_unlock(struct _reent *r) {
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b082      	sub	sp, #8
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  (void)(r);
  #if defined(MALLOCS_INSIDE_ISRs)
    DRN_EXIT_CRITICAL_SECTION(malLock_uxSavedInterruptStatus);
  #else
  (void)xTaskResumeAll();
 8005ba4:	f000 fa4c 	bl	8006040 <xTaskResumeAll>
  #endif
};
 8005ba8:	bf00      	nop
 8005baa:	3708      	adds	r7, #8
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <pvPortMalloc>:

// ================================================================================================
// Implement FreeRTOS's memory API using newlib-provided malloc family.
// ================================================================================================

void *pvPortMalloc( size_t xSize ) PRIVILEGED_FUNCTION {
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
    void *p = malloc(xSize);
 8005bb8:	6878      	ldr	r0, [r7, #4]
 8005bba:	f004 fa6d 	bl	800a098 <malloc>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	60fb      	str	r3, [r7, #12]
    return p;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3710      	adds	r7, #16
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <vPortFree>:
void vPortFree( void *pv ) PRIVILEGED_FUNCTION {
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b082      	sub	sp, #8
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
    free(pv);
 8005bd4:	6878      	ldr	r0, [r7, #4]
 8005bd6:	f004 fa67 	bl	800a0a8 <free>
};
 8005bda:	bf00      	nop
 8005bdc:	3708      	adds	r7, #8
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bd80      	pop	{r7, pc}

08005be2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005be2:	b580      	push	{r7, lr}
 8005be4:	b08e      	sub	sp, #56	; 0x38
 8005be6:	af04      	add	r7, sp, #16
 8005be8:	60f8      	str	r0, [r7, #12]
 8005bea:	60b9      	str	r1, [r7, #8]
 8005bec:	607a      	str	r2, [r7, #4]
 8005bee:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005bf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d109      	bne.n	8005c0a <xTaskCreateStatic+0x28>
 8005bf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bfa:	f383 8811 	msr	BASEPRI, r3
 8005bfe:	f3bf 8f6f 	isb	sy
 8005c02:	f3bf 8f4f 	dsb	sy
 8005c06:	623b      	str	r3, [r7, #32]
 8005c08:	e7fe      	b.n	8005c08 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8005c0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d109      	bne.n	8005c24 <xTaskCreateStatic+0x42>
 8005c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c14:	f383 8811 	msr	BASEPRI, r3
 8005c18:	f3bf 8f6f 	isb	sy
 8005c1c:	f3bf 8f4f 	dsb	sy
 8005c20:	61fb      	str	r3, [r7, #28]
 8005c22:	e7fe      	b.n	8005c22 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005c24:	2354      	movs	r3, #84	; 0x54
 8005c26:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	2b54      	cmp	r3, #84	; 0x54
 8005c2c:	d009      	beq.n	8005c42 <xTaskCreateStatic+0x60>
 8005c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c32:	f383 8811 	msr	BASEPRI, r3
 8005c36:	f3bf 8f6f 	isb	sy
 8005c3a:	f3bf 8f4f 	dsb	sy
 8005c3e:	61bb      	str	r3, [r7, #24]
 8005c40:	e7fe      	b.n	8005c40 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005c42:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005c44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d01e      	beq.n	8005c88 <xTaskCreateStatic+0xa6>
 8005c4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d01b      	beq.n	8005c88 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005c50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c52:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005c58:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c5c:	2202      	movs	r2, #2
 8005c5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005c62:	2300      	movs	r3, #0
 8005c64:	9303      	str	r3, [sp, #12]
 8005c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c68:	9302      	str	r3, [sp, #8]
 8005c6a:	f107 0314 	add.w	r3, r7, #20
 8005c6e:	9301      	str	r3, [sp, #4]
 8005c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c72:	9300      	str	r3, [sp, #0]
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	687a      	ldr	r2, [r7, #4]
 8005c78:	68b9      	ldr	r1, [r7, #8]
 8005c7a:	68f8      	ldr	r0, [r7, #12]
 8005c7c:	f000 f850 	bl	8005d20 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005c80:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005c82:	f000 f8d3 	bl	8005e2c <prvAddNewTaskToReadyList>
 8005c86:	e001      	b.n	8005c8c <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005c8c:	697b      	ldr	r3, [r7, #20]
	}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3728      	adds	r7, #40	; 0x28
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}

08005c96 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005c96:	b580      	push	{r7, lr}
 8005c98:	b08c      	sub	sp, #48	; 0x30
 8005c9a:	af04      	add	r7, sp, #16
 8005c9c:	60f8      	str	r0, [r7, #12]
 8005c9e:	60b9      	str	r1, [r7, #8]
 8005ca0:	603b      	str	r3, [r7, #0]
 8005ca2:	4613      	mov	r3, r2
 8005ca4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005ca6:	88fb      	ldrh	r3, [r7, #6]
 8005ca8:	009b      	lsls	r3, r3, #2
 8005caa:	4618      	mov	r0, r3
 8005cac:	f7ff ff80 	bl	8005bb0 <pvPortMalloc>
 8005cb0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d00e      	beq.n	8005cd6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005cb8:	2054      	movs	r0, #84	; 0x54
 8005cba:	f7ff ff79 	bl	8005bb0 <pvPortMalloc>
 8005cbe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005cc0:	69fb      	ldr	r3, [r7, #28]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d003      	beq.n	8005cce <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005cc6:	69fb      	ldr	r3, [r7, #28]
 8005cc8:	697a      	ldr	r2, [r7, #20]
 8005cca:	631a      	str	r2, [r3, #48]	; 0x30
 8005ccc:	e005      	b.n	8005cda <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005cce:	6978      	ldr	r0, [r7, #20]
 8005cd0:	f7ff ff7c 	bl	8005bcc <vPortFree>
 8005cd4:	e001      	b.n	8005cda <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005cda:	69fb      	ldr	r3, [r7, #28]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d017      	beq.n	8005d10 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005ce0:	69fb      	ldr	r3, [r7, #28]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005ce8:	88fa      	ldrh	r2, [r7, #6]
 8005cea:	2300      	movs	r3, #0
 8005cec:	9303      	str	r3, [sp, #12]
 8005cee:	69fb      	ldr	r3, [r7, #28]
 8005cf0:	9302      	str	r3, [sp, #8]
 8005cf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cf4:	9301      	str	r3, [sp, #4]
 8005cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cf8:	9300      	str	r3, [sp, #0]
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	68b9      	ldr	r1, [r7, #8]
 8005cfe:	68f8      	ldr	r0, [r7, #12]
 8005d00:	f000 f80e 	bl	8005d20 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005d04:	69f8      	ldr	r0, [r7, #28]
 8005d06:	f000 f891 	bl	8005e2c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	61bb      	str	r3, [r7, #24]
 8005d0e:	e002      	b.n	8005d16 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005d10:	f04f 33ff 	mov.w	r3, #4294967295
 8005d14:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005d16:	69bb      	ldr	r3, [r7, #24]
	}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3720      	adds	r7, #32
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}

08005d20 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b088      	sub	sp, #32
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	60f8      	str	r0, [r7, #12]
 8005d28:	60b9      	str	r1, [r7, #8]
 8005d2a:	607a      	str	r2, [r7, #4]
 8005d2c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005d38:	3b01      	subs	r3, #1
 8005d3a:	009b      	lsls	r3, r3, #2
 8005d3c:	4413      	add	r3, r2
 8005d3e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005d40:	69bb      	ldr	r3, [r7, #24]
 8005d42:	f023 0307 	bic.w	r3, r3, #7
 8005d46:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005d48:	69bb      	ldr	r3, [r7, #24]
 8005d4a:	f003 0307 	and.w	r3, r3, #7
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d009      	beq.n	8005d66 <prvInitialiseNewTask+0x46>
 8005d52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d56:	f383 8811 	msr	BASEPRI, r3
 8005d5a:	f3bf 8f6f 	isb	sy
 8005d5e:	f3bf 8f4f 	dsb	sy
 8005d62:	617b      	str	r3, [r7, #20]
 8005d64:	e7fe      	b.n	8005d64 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d01f      	beq.n	8005dac <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	61fb      	str	r3, [r7, #28]
 8005d70:	e012      	b.n	8005d98 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005d72:	68ba      	ldr	r2, [r7, #8]
 8005d74:	69fb      	ldr	r3, [r7, #28]
 8005d76:	4413      	add	r3, r2
 8005d78:	7819      	ldrb	r1, [r3, #0]
 8005d7a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d7c:	69fb      	ldr	r3, [r7, #28]
 8005d7e:	4413      	add	r3, r2
 8005d80:	3334      	adds	r3, #52	; 0x34
 8005d82:	460a      	mov	r2, r1
 8005d84:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005d86:	68ba      	ldr	r2, [r7, #8]
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	4413      	add	r3, r2
 8005d8c:	781b      	ldrb	r3, [r3, #0]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d006      	beq.n	8005da0 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d92:	69fb      	ldr	r3, [r7, #28]
 8005d94:	3301      	adds	r3, #1
 8005d96:	61fb      	str	r3, [r7, #28]
 8005d98:	69fb      	ldr	r3, [r7, #28]
 8005d9a:	2b0f      	cmp	r3, #15
 8005d9c:	d9e9      	bls.n	8005d72 <prvInitialiseNewTask+0x52>
 8005d9e:	e000      	b.n	8005da2 <prvInitialiseNewTask+0x82>
			{
				break;
 8005da0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005da4:	2200      	movs	r2, #0
 8005da6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005daa:	e003      	b.n	8005db4 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dae:	2200      	movs	r2, #0
 8005db0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005db6:	2b06      	cmp	r3, #6
 8005db8:	d901      	bls.n	8005dbe <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005dba:	2306      	movs	r3, #6
 8005dbc:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005dbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dc0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005dc2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dc6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005dc8:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dcc:	2200      	movs	r2, #0
 8005dce:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dd2:	3304      	adds	r3, #4
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f7ff fbc4 	bl	8005562 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ddc:	3318      	adds	r3, #24
 8005dde:	4618      	mov	r0, r3
 8005de0:	f7ff fbbf 	bl	8005562 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005de6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005de8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dec:	f1c3 0207 	rsb	r2, r3, #7
 8005df0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005df2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005df6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005df8:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e02:	2200      	movs	r2, #0
 8005e04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005e08:	683a      	ldr	r2, [r7, #0]
 8005e0a:	68f9      	ldr	r1, [r7, #12]
 8005e0c:	69b8      	ldr	r0, [r7, #24]
 8005e0e:	f7ff fc3d 	bl	800568c <pxPortInitialiseStack>
 8005e12:	4602      	mov	r2, r0
 8005e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e16:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005e18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d002      	beq.n	8005e24 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005e1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e22:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e24:	bf00      	nop
 8005e26:	3720      	adds	r7, #32
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bd80      	pop	{r7, pc}

08005e2c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b082      	sub	sp, #8
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005e34:	f7ff fd52 	bl	80058dc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005e38:	4b2a      	ldr	r3, [pc, #168]	; (8005ee4 <prvAddNewTaskToReadyList+0xb8>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	3301      	adds	r3, #1
 8005e3e:	4a29      	ldr	r2, [pc, #164]	; (8005ee4 <prvAddNewTaskToReadyList+0xb8>)
 8005e40:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005e42:	4b29      	ldr	r3, [pc, #164]	; (8005ee8 <prvAddNewTaskToReadyList+0xbc>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d109      	bne.n	8005e5e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005e4a:	4a27      	ldr	r2, [pc, #156]	; (8005ee8 <prvAddNewTaskToReadyList+0xbc>)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005e50:	4b24      	ldr	r3, [pc, #144]	; (8005ee4 <prvAddNewTaskToReadyList+0xb8>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	d110      	bne.n	8005e7a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005e58:	f000 fab8 	bl	80063cc <prvInitialiseTaskLists>
 8005e5c:	e00d      	b.n	8005e7a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005e5e:	4b23      	ldr	r3, [pc, #140]	; (8005eec <prvAddNewTaskToReadyList+0xc0>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d109      	bne.n	8005e7a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005e66:	4b20      	ldr	r3, [pc, #128]	; (8005ee8 <prvAddNewTaskToReadyList+0xbc>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e70:	429a      	cmp	r2, r3
 8005e72:	d802      	bhi.n	8005e7a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005e74:	4a1c      	ldr	r2, [pc, #112]	; (8005ee8 <prvAddNewTaskToReadyList+0xbc>)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005e7a:	4b1d      	ldr	r3, [pc, #116]	; (8005ef0 <prvAddNewTaskToReadyList+0xc4>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	3301      	adds	r3, #1
 8005e80:	4a1b      	ldr	r2, [pc, #108]	; (8005ef0 <prvAddNewTaskToReadyList+0xc4>)
 8005e82:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e88:	2201      	movs	r2, #1
 8005e8a:	409a      	lsls	r2, r3
 8005e8c:	4b19      	ldr	r3, [pc, #100]	; (8005ef4 <prvAddNewTaskToReadyList+0xc8>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4313      	orrs	r3, r2
 8005e92:	4a18      	ldr	r2, [pc, #96]	; (8005ef4 <prvAddNewTaskToReadyList+0xc8>)
 8005e94:	6013      	str	r3, [r2, #0]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e9a:	4613      	mov	r3, r2
 8005e9c:	009b      	lsls	r3, r3, #2
 8005e9e:	4413      	add	r3, r2
 8005ea0:	009b      	lsls	r3, r3, #2
 8005ea2:	4a15      	ldr	r2, [pc, #84]	; (8005ef8 <prvAddNewTaskToReadyList+0xcc>)
 8005ea4:	441a      	add	r2, r3
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	3304      	adds	r3, #4
 8005eaa:	4619      	mov	r1, r3
 8005eac:	4610      	mov	r0, r2
 8005eae:	f7ff fb65 	bl	800557c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005eb2:	f7ff fd41 	bl	8005938 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005eb6:	4b0d      	ldr	r3, [pc, #52]	; (8005eec <prvAddNewTaskToReadyList+0xc0>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d00e      	beq.n	8005edc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005ebe:	4b0a      	ldr	r3, [pc, #40]	; (8005ee8 <prvAddNewTaskToReadyList+0xbc>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d207      	bcs.n	8005edc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005ecc:	4b0b      	ldr	r3, [pc, #44]	; (8005efc <prvAddNewTaskToReadyList+0xd0>)
 8005ece:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ed2:	601a      	str	r2, [r3, #0]
 8005ed4:	f3bf 8f4f 	dsb	sy
 8005ed8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005edc:	bf00      	nop
 8005ede:	3708      	adds	r7, #8
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	bd80      	pop	{r7, pc}
 8005ee4:	200007b0 	.word	0x200007b0
 8005ee8:	200006b0 	.word	0x200006b0
 8005eec:	200007bc 	.word	0x200007bc
 8005ef0:	200007cc 	.word	0x200007cc
 8005ef4:	200007b8 	.word	0x200007b8
 8005ef8:	200006b4 	.word	0x200006b4
 8005efc:	e000ed04 	.word	0xe000ed04

08005f00 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b084      	sub	sp, #16
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d016      	beq.n	8005f40 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005f12:	4b13      	ldr	r3, [pc, #76]	; (8005f60 <vTaskDelay+0x60>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d009      	beq.n	8005f2e <vTaskDelay+0x2e>
 8005f1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f1e:	f383 8811 	msr	BASEPRI, r3
 8005f22:	f3bf 8f6f 	isb	sy
 8005f26:	f3bf 8f4f 	dsb	sy
 8005f2a:	60bb      	str	r3, [r7, #8]
 8005f2c:	e7fe      	b.n	8005f2c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8005f2e:	f000 f879 	bl	8006024 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005f32:	2100      	movs	r1, #0
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f000 fb21 	bl	800657c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005f3a:	f000 f881 	bl	8006040 <xTaskResumeAll>
 8005f3e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d107      	bne.n	8005f56 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8005f46:	4b07      	ldr	r3, [pc, #28]	; (8005f64 <vTaskDelay+0x64>)
 8005f48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f4c:	601a      	str	r2, [r3, #0]
 8005f4e:	f3bf 8f4f 	dsb	sy
 8005f52:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005f56:	bf00      	nop
 8005f58:	3710      	adds	r7, #16
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	200007d8 	.word	0x200007d8
 8005f64:	e000ed04 	.word	0xe000ed04

08005f68 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b08a      	sub	sp, #40	; 0x28
 8005f6c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005f6e:	2300      	movs	r3, #0
 8005f70:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005f72:	2300      	movs	r3, #0
 8005f74:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005f76:	463a      	mov	r2, r7
 8005f78:	1d39      	adds	r1, r7, #4
 8005f7a:	f107 0308 	add.w	r3, r7, #8
 8005f7e:	4618      	mov	r0, r3
 8005f80:	f000 fd4a 	bl	8006a18 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005f84:	6839      	ldr	r1, [r7, #0]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	68ba      	ldr	r2, [r7, #8]
 8005f8a:	9202      	str	r2, [sp, #8]
 8005f8c:	9301      	str	r3, [sp, #4]
 8005f8e:	2300      	movs	r3, #0
 8005f90:	9300      	str	r3, [sp, #0]
 8005f92:	2300      	movs	r3, #0
 8005f94:	460a      	mov	r2, r1
 8005f96:	491d      	ldr	r1, [pc, #116]	; (800600c <vTaskStartScheduler+0xa4>)
 8005f98:	481d      	ldr	r0, [pc, #116]	; (8006010 <vTaskStartScheduler+0xa8>)
 8005f9a:	f7ff fe22 	bl	8005be2 <xTaskCreateStatic>
 8005f9e:	4602      	mov	r2, r0
 8005fa0:	4b1c      	ldr	r3, [pc, #112]	; (8006014 <vTaskStartScheduler+0xac>)
 8005fa2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005fa4:	4b1b      	ldr	r3, [pc, #108]	; (8006014 <vTaskStartScheduler+0xac>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d002      	beq.n	8005fb2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005fac:	2301      	movs	r3, #1
 8005fae:	617b      	str	r3, [r7, #20]
 8005fb0:	e001      	b.n	8005fb6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	2b01      	cmp	r3, #1
 8005fba:	d115      	bne.n	8005fe8 <vTaskStartScheduler+0x80>
 8005fbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fc0:	f383 8811 	msr	BASEPRI, r3
 8005fc4:	f3bf 8f6f 	isb	sy
 8005fc8:	f3bf 8f4f 	dsb	sy
 8005fcc:	613b      	str	r3, [r7, #16]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005fce:	4b12      	ldr	r3, [pc, #72]	; (8006018 <vTaskStartScheduler+0xb0>)
 8005fd0:	f04f 32ff 	mov.w	r2, #4294967295
 8005fd4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005fd6:	4b11      	ldr	r3, [pc, #68]	; (800601c <vTaskStartScheduler+0xb4>)
 8005fd8:	2201      	movs	r2, #1
 8005fda:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005fdc:	4b10      	ldr	r3, [pc, #64]	; (8006020 <vTaskStartScheduler+0xb8>)
 8005fde:	2200      	movs	r2, #0
 8005fe0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005fe2:	f7ff fbdd 	bl	80057a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005fe6:	e00d      	b.n	8006004 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fee:	d109      	bne.n	8006004 <vTaskStartScheduler+0x9c>
 8005ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ff4:	f383 8811 	msr	BASEPRI, r3
 8005ff8:	f3bf 8f6f 	isb	sy
 8005ffc:	f3bf 8f4f 	dsb	sy
 8006000:	60fb      	str	r3, [r7, #12]
 8006002:	e7fe      	b.n	8006002 <vTaskStartScheduler+0x9a>
}
 8006004:	bf00      	nop
 8006006:	3718      	adds	r7, #24
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}
 800600c:	0800e540 	.word	0x0800e540
 8006010:	0800639d 	.word	0x0800639d
 8006014:	200007d4 	.word	0x200007d4
 8006018:	200007d0 	.word	0x200007d0
 800601c:	200007bc 	.word	0x200007bc
 8006020:	200007b4 	.word	0x200007b4

08006024 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006024:	b480      	push	{r7}
 8006026:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006028:	4b04      	ldr	r3, [pc, #16]	; (800603c <vTaskSuspendAll+0x18>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	3301      	adds	r3, #1
 800602e:	4a03      	ldr	r2, [pc, #12]	; (800603c <vTaskSuspendAll+0x18>)
 8006030:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006032:	bf00      	nop
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr
 800603c:	200007d8 	.word	0x200007d8

08006040 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b084      	sub	sp, #16
 8006044:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006046:	2300      	movs	r3, #0
 8006048:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800604a:	2300      	movs	r3, #0
 800604c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800604e:	4b41      	ldr	r3, [pc, #260]	; (8006154 <xTaskResumeAll+0x114>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d109      	bne.n	800606a <xTaskResumeAll+0x2a>
 8006056:	f04f 0350 	mov.w	r3, #80	; 0x50
 800605a:	f383 8811 	msr	BASEPRI, r3
 800605e:	f3bf 8f6f 	isb	sy
 8006062:	f3bf 8f4f 	dsb	sy
 8006066:	603b      	str	r3, [r7, #0]
 8006068:	e7fe      	b.n	8006068 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800606a:	f7ff fc37 	bl	80058dc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800606e:	4b39      	ldr	r3, [pc, #228]	; (8006154 <xTaskResumeAll+0x114>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	3b01      	subs	r3, #1
 8006074:	4a37      	ldr	r2, [pc, #220]	; (8006154 <xTaskResumeAll+0x114>)
 8006076:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006078:	4b36      	ldr	r3, [pc, #216]	; (8006154 <xTaskResumeAll+0x114>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d161      	bne.n	8006144 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006080:	4b35      	ldr	r3, [pc, #212]	; (8006158 <xTaskResumeAll+0x118>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d05d      	beq.n	8006144 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006088:	e02e      	b.n	80060e8 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800608a:	4b34      	ldr	r3, [pc, #208]	; (800615c <xTaskResumeAll+0x11c>)
 800608c:	68db      	ldr	r3, [r3, #12]
 800608e:	68db      	ldr	r3, [r3, #12]
 8006090:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	3318      	adds	r3, #24
 8006096:	4618      	mov	r0, r3
 8006098:	f7ff facd 	bl	8005636 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	3304      	adds	r3, #4
 80060a0:	4618      	mov	r0, r3
 80060a2:	f7ff fac8 	bl	8005636 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060aa:	2201      	movs	r2, #1
 80060ac:	409a      	lsls	r2, r3
 80060ae:	4b2c      	ldr	r3, [pc, #176]	; (8006160 <xTaskResumeAll+0x120>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	4a2a      	ldr	r2, [pc, #168]	; (8006160 <xTaskResumeAll+0x120>)
 80060b6:	6013      	str	r3, [r2, #0]
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060bc:	4613      	mov	r3, r2
 80060be:	009b      	lsls	r3, r3, #2
 80060c0:	4413      	add	r3, r2
 80060c2:	009b      	lsls	r3, r3, #2
 80060c4:	4a27      	ldr	r2, [pc, #156]	; (8006164 <xTaskResumeAll+0x124>)
 80060c6:	441a      	add	r2, r3
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	3304      	adds	r3, #4
 80060cc:	4619      	mov	r1, r3
 80060ce:	4610      	mov	r0, r2
 80060d0:	f7ff fa54 	bl	800557c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060d8:	4b23      	ldr	r3, [pc, #140]	; (8006168 <xTaskResumeAll+0x128>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060de:	429a      	cmp	r2, r3
 80060e0:	d302      	bcc.n	80060e8 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 80060e2:	4b22      	ldr	r3, [pc, #136]	; (800616c <xTaskResumeAll+0x12c>)
 80060e4:	2201      	movs	r2, #1
 80060e6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80060e8:	4b1c      	ldr	r3, [pc, #112]	; (800615c <xTaskResumeAll+0x11c>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d1cc      	bne.n	800608a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d001      	beq.n	80060fa <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80060f6:	f000 fa03 	bl	8006500 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80060fa:	4b1d      	ldr	r3, [pc, #116]	; (8006170 <xTaskResumeAll+0x130>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d010      	beq.n	8006128 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006106:	f000 f837 	bl	8006178 <xTaskIncrementTick>
 800610a:	4603      	mov	r3, r0
 800610c:	2b00      	cmp	r3, #0
 800610e:	d002      	beq.n	8006116 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8006110:	4b16      	ldr	r3, [pc, #88]	; (800616c <xTaskResumeAll+0x12c>)
 8006112:	2201      	movs	r2, #1
 8006114:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	3b01      	subs	r3, #1
 800611a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d1f1      	bne.n	8006106 <xTaskResumeAll+0xc6>

						xPendedTicks = 0;
 8006122:	4b13      	ldr	r3, [pc, #76]	; (8006170 <xTaskResumeAll+0x130>)
 8006124:	2200      	movs	r2, #0
 8006126:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006128:	4b10      	ldr	r3, [pc, #64]	; (800616c <xTaskResumeAll+0x12c>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d009      	beq.n	8006144 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006130:	2301      	movs	r3, #1
 8006132:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006134:	4b0f      	ldr	r3, [pc, #60]	; (8006174 <xTaskResumeAll+0x134>)
 8006136:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800613a:	601a      	str	r2, [r3, #0]
 800613c:	f3bf 8f4f 	dsb	sy
 8006140:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006144:	f7ff fbf8 	bl	8005938 <vPortExitCritical>

	return xAlreadyYielded;
 8006148:	68bb      	ldr	r3, [r7, #8]
}
 800614a:	4618      	mov	r0, r3
 800614c:	3710      	adds	r7, #16
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop
 8006154:	200007d8 	.word	0x200007d8
 8006158:	200007b0 	.word	0x200007b0
 800615c:	20000770 	.word	0x20000770
 8006160:	200007b8 	.word	0x200007b8
 8006164:	200006b4 	.word	0x200006b4
 8006168:	200006b0 	.word	0x200006b0
 800616c:	200007c4 	.word	0x200007c4
 8006170:	200007c0 	.word	0x200007c0
 8006174:	e000ed04 	.word	0xe000ed04

08006178 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b086      	sub	sp, #24
 800617c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800617e:	2300      	movs	r3, #0
 8006180:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006182:	4b4e      	ldr	r3, [pc, #312]	; (80062bc <xTaskIncrementTick+0x144>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	2b00      	cmp	r3, #0
 8006188:	f040 808d 	bne.w	80062a6 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800618c:	4b4c      	ldr	r3, [pc, #304]	; (80062c0 <xTaskIncrementTick+0x148>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	3301      	adds	r3, #1
 8006192:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006194:	4a4a      	ldr	r2, [pc, #296]	; (80062c0 <xTaskIncrementTick+0x148>)
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d11f      	bne.n	80061e0 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80061a0:	4b48      	ldr	r3, [pc, #288]	; (80062c4 <xTaskIncrementTick+0x14c>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d009      	beq.n	80061be <xTaskIncrementTick+0x46>
 80061aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ae:	f383 8811 	msr	BASEPRI, r3
 80061b2:	f3bf 8f6f 	isb	sy
 80061b6:	f3bf 8f4f 	dsb	sy
 80061ba:	603b      	str	r3, [r7, #0]
 80061bc:	e7fe      	b.n	80061bc <xTaskIncrementTick+0x44>
 80061be:	4b41      	ldr	r3, [pc, #260]	; (80062c4 <xTaskIncrementTick+0x14c>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	60fb      	str	r3, [r7, #12]
 80061c4:	4b40      	ldr	r3, [pc, #256]	; (80062c8 <xTaskIncrementTick+0x150>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4a3e      	ldr	r2, [pc, #248]	; (80062c4 <xTaskIncrementTick+0x14c>)
 80061ca:	6013      	str	r3, [r2, #0]
 80061cc:	4a3e      	ldr	r2, [pc, #248]	; (80062c8 <xTaskIncrementTick+0x150>)
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	6013      	str	r3, [r2, #0]
 80061d2:	4b3e      	ldr	r3, [pc, #248]	; (80062cc <xTaskIncrementTick+0x154>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	3301      	adds	r3, #1
 80061d8:	4a3c      	ldr	r2, [pc, #240]	; (80062cc <xTaskIncrementTick+0x154>)
 80061da:	6013      	str	r3, [r2, #0]
 80061dc:	f000 f990 	bl	8006500 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80061e0:	4b3b      	ldr	r3, [pc, #236]	; (80062d0 <xTaskIncrementTick+0x158>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	693a      	ldr	r2, [r7, #16]
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d348      	bcc.n	800627c <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80061ea:	4b36      	ldr	r3, [pc, #216]	; (80062c4 <xTaskIncrementTick+0x14c>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d104      	bne.n	80061fe <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061f4:	4b36      	ldr	r3, [pc, #216]	; (80062d0 <xTaskIncrementTick+0x158>)
 80061f6:	f04f 32ff 	mov.w	r2, #4294967295
 80061fa:	601a      	str	r2, [r3, #0]
					break;
 80061fc:	e03e      	b.n	800627c <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061fe:	4b31      	ldr	r3, [pc, #196]	; (80062c4 <xTaskIncrementTick+0x14c>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	68db      	ldr	r3, [r3, #12]
 8006204:	68db      	ldr	r3, [r3, #12]
 8006206:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800620e:	693a      	ldr	r2, [r7, #16]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	429a      	cmp	r2, r3
 8006214:	d203      	bcs.n	800621e <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006216:	4a2e      	ldr	r2, [pc, #184]	; (80062d0 <xTaskIncrementTick+0x158>)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800621c:	e02e      	b.n	800627c <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	3304      	adds	r3, #4
 8006222:	4618      	mov	r0, r3
 8006224:	f7ff fa07 	bl	8005636 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800622c:	2b00      	cmp	r3, #0
 800622e:	d004      	beq.n	800623a <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	3318      	adds	r3, #24
 8006234:	4618      	mov	r0, r3
 8006236:	f7ff f9fe 	bl	8005636 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800623e:	2201      	movs	r2, #1
 8006240:	409a      	lsls	r2, r3
 8006242:	4b24      	ldr	r3, [pc, #144]	; (80062d4 <xTaskIncrementTick+0x15c>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4313      	orrs	r3, r2
 8006248:	4a22      	ldr	r2, [pc, #136]	; (80062d4 <xTaskIncrementTick+0x15c>)
 800624a:	6013      	str	r3, [r2, #0]
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006250:	4613      	mov	r3, r2
 8006252:	009b      	lsls	r3, r3, #2
 8006254:	4413      	add	r3, r2
 8006256:	009b      	lsls	r3, r3, #2
 8006258:	4a1f      	ldr	r2, [pc, #124]	; (80062d8 <xTaskIncrementTick+0x160>)
 800625a:	441a      	add	r2, r3
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	3304      	adds	r3, #4
 8006260:	4619      	mov	r1, r3
 8006262:	4610      	mov	r0, r2
 8006264:	f7ff f98a 	bl	800557c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800626c:	4b1b      	ldr	r3, [pc, #108]	; (80062dc <xTaskIncrementTick+0x164>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006272:	429a      	cmp	r2, r3
 8006274:	d3b9      	bcc.n	80061ea <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8006276:	2301      	movs	r3, #1
 8006278:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800627a:	e7b6      	b.n	80061ea <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800627c:	4b17      	ldr	r3, [pc, #92]	; (80062dc <xTaskIncrementTick+0x164>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006282:	4915      	ldr	r1, [pc, #84]	; (80062d8 <xTaskIncrementTick+0x160>)
 8006284:	4613      	mov	r3, r2
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	4413      	add	r3, r2
 800628a:	009b      	lsls	r3, r3, #2
 800628c:	440b      	add	r3, r1
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2b01      	cmp	r3, #1
 8006292:	d901      	bls.n	8006298 <xTaskIncrementTick+0x120>
			{
				xSwitchRequired = pdTRUE;
 8006294:	2301      	movs	r3, #1
 8006296:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006298:	4b11      	ldr	r3, [pc, #68]	; (80062e0 <xTaskIncrementTick+0x168>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d007      	beq.n	80062b0 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 80062a0:	2301      	movs	r3, #1
 80062a2:	617b      	str	r3, [r7, #20]
 80062a4:	e004      	b.n	80062b0 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80062a6:	4b0f      	ldr	r3, [pc, #60]	; (80062e4 <xTaskIncrementTick+0x16c>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	3301      	adds	r3, #1
 80062ac:	4a0d      	ldr	r2, [pc, #52]	; (80062e4 <xTaskIncrementTick+0x16c>)
 80062ae:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80062b0:	697b      	ldr	r3, [r7, #20]
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3718      	adds	r7, #24
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}
 80062ba:	bf00      	nop
 80062bc:	200007d8 	.word	0x200007d8
 80062c0:	200007b4 	.word	0x200007b4
 80062c4:	20000768 	.word	0x20000768
 80062c8:	2000076c 	.word	0x2000076c
 80062cc:	200007c8 	.word	0x200007c8
 80062d0:	200007d0 	.word	0x200007d0
 80062d4:	200007b8 	.word	0x200007b8
 80062d8:	200006b4 	.word	0x200006b4
 80062dc:	200006b0 	.word	0x200006b0
 80062e0:	200007c4 	.word	0x200007c4
 80062e4:	200007c0 	.word	0x200007c0

080062e8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80062e8:	b480      	push	{r7}
 80062ea:	b087      	sub	sp, #28
 80062ec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80062ee:	4b26      	ldr	r3, [pc, #152]	; (8006388 <vTaskSwitchContext+0xa0>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d003      	beq.n	80062fe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80062f6:	4b25      	ldr	r3, [pc, #148]	; (800638c <vTaskSwitchContext+0xa4>)
 80062f8:	2201      	movs	r2, #1
 80062fa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80062fc:	e03e      	b.n	800637c <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 80062fe:	4b23      	ldr	r3, [pc, #140]	; (800638c <vTaskSwitchContext+0xa4>)
 8006300:	2200      	movs	r2, #0
 8006302:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006304:	4b22      	ldr	r3, [pc, #136]	; (8006390 <vTaskSwitchContext+0xa8>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	fab3 f383 	clz	r3, r3
 8006310:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006312:	7afb      	ldrb	r3, [r7, #11]
 8006314:	f1c3 031f 	rsb	r3, r3, #31
 8006318:	617b      	str	r3, [r7, #20]
 800631a:	491e      	ldr	r1, [pc, #120]	; (8006394 <vTaskSwitchContext+0xac>)
 800631c:	697a      	ldr	r2, [r7, #20]
 800631e:	4613      	mov	r3, r2
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	4413      	add	r3, r2
 8006324:	009b      	lsls	r3, r3, #2
 8006326:	440b      	add	r3, r1
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d109      	bne.n	8006342 <vTaskSwitchContext+0x5a>
	__asm volatile
 800632e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006332:	f383 8811 	msr	BASEPRI, r3
 8006336:	f3bf 8f6f 	isb	sy
 800633a:	f3bf 8f4f 	dsb	sy
 800633e:	607b      	str	r3, [r7, #4]
 8006340:	e7fe      	b.n	8006340 <vTaskSwitchContext+0x58>
 8006342:	697a      	ldr	r2, [r7, #20]
 8006344:	4613      	mov	r3, r2
 8006346:	009b      	lsls	r3, r3, #2
 8006348:	4413      	add	r3, r2
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	4a11      	ldr	r2, [pc, #68]	; (8006394 <vTaskSwitchContext+0xac>)
 800634e:	4413      	add	r3, r2
 8006350:	613b      	str	r3, [r7, #16]
 8006352:	693b      	ldr	r3, [r7, #16]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	685a      	ldr	r2, [r3, #4]
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	605a      	str	r2, [r3, #4]
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	685a      	ldr	r2, [r3, #4]
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	3308      	adds	r3, #8
 8006364:	429a      	cmp	r2, r3
 8006366:	d104      	bne.n	8006372 <vTaskSwitchContext+0x8a>
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	685a      	ldr	r2, [r3, #4]
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	605a      	str	r2, [r3, #4]
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	68db      	ldr	r3, [r3, #12]
 8006378:	4a07      	ldr	r2, [pc, #28]	; (8006398 <vTaskSwitchContext+0xb0>)
 800637a:	6013      	str	r3, [r2, #0]
}
 800637c:	bf00      	nop
 800637e:	371c      	adds	r7, #28
 8006380:	46bd      	mov	sp, r7
 8006382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006386:	4770      	bx	lr
 8006388:	200007d8 	.word	0x200007d8
 800638c:	200007c4 	.word	0x200007c4
 8006390:	200007b8 	.word	0x200007b8
 8006394:	200006b4 	.word	0x200006b4
 8006398:	200006b0 	.word	0x200006b0

0800639c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b082      	sub	sp, #8
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80063a4:	f000 f852 	bl	800644c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80063a8:	4b06      	ldr	r3, [pc, #24]	; (80063c4 <prvIdleTask+0x28>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	d9f9      	bls.n	80063a4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80063b0:	4b05      	ldr	r3, [pc, #20]	; (80063c8 <prvIdleTask+0x2c>)
 80063b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063b6:	601a      	str	r2, [r3, #0]
 80063b8:	f3bf 8f4f 	dsb	sy
 80063bc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80063c0:	e7f0      	b.n	80063a4 <prvIdleTask+0x8>
 80063c2:	bf00      	nop
 80063c4:	200006b4 	.word	0x200006b4
 80063c8:	e000ed04 	.word	0xe000ed04

080063cc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b082      	sub	sp, #8
 80063d0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80063d2:	2300      	movs	r3, #0
 80063d4:	607b      	str	r3, [r7, #4]
 80063d6:	e00c      	b.n	80063f2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80063d8:	687a      	ldr	r2, [r7, #4]
 80063da:	4613      	mov	r3, r2
 80063dc:	009b      	lsls	r3, r3, #2
 80063de:	4413      	add	r3, r2
 80063e0:	009b      	lsls	r3, r3, #2
 80063e2:	4a12      	ldr	r2, [pc, #72]	; (800642c <prvInitialiseTaskLists+0x60>)
 80063e4:	4413      	add	r3, r2
 80063e6:	4618      	mov	r0, r3
 80063e8:	f7ff f89b 	bl	8005522 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	3301      	adds	r3, #1
 80063f0:	607b      	str	r3, [r7, #4]
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2b06      	cmp	r3, #6
 80063f6:	d9ef      	bls.n	80063d8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80063f8:	480d      	ldr	r0, [pc, #52]	; (8006430 <prvInitialiseTaskLists+0x64>)
 80063fa:	f7ff f892 	bl	8005522 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80063fe:	480d      	ldr	r0, [pc, #52]	; (8006434 <prvInitialiseTaskLists+0x68>)
 8006400:	f7ff f88f 	bl	8005522 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006404:	480c      	ldr	r0, [pc, #48]	; (8006438 <prvInitialiseTaskLists+0x6c>)
 8006406:	f7ff f88c 	bl	8005522 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800640a:	480c      	ldr	r0, [pc, #48]	; (800643c <prvInitialiseTaskLists+0x70>)
 800640c:	f7ff f889 	bl	8005522 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006410:	480b      	ldr	r0, [pc, #44]	; (8006440 <prvInitialiseTaskLists+0x74>)
 8006412:	f7ff f886 	bl	8005522 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006416:	4b0b      	ldr	r3, [pc, #44]	; (8006444 <prvInitialiseTaskLists+0x78>)
 8006418:	4a05      	ldr	r2, [pc, #20]	; (8006430 <prvInitialiseTaskLists+0x64>)
 800641a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800641c:	4b0a      	ldr	r3, [pc, #40]	; (8006448 <prvInitialiseTaskLists+0x7c>)
 800641e:	4a05      	ldr	r2, [pc, #20]	; (8006434 <prvInitialiseTaskLists+0x68>)
 8006420:	601a      	str	r2, [r3, #0]
}
 8006422:	bf00      	nop
 8006424:	3708      	adds	r7, #8
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop
 800642c:	200006b4 	.word	0x200006b4
 8006430:	20000740 	.word	0x20000740
 8006434:	20000754 	.word	0x20000754
 8006438:	20000770 	.word	0x20000770
 800643c:	20000784 	.word	0x20000784
 8006440:	2000079c 	.word	0x2000079c
 8006444:	20000768 	.word	0x20000768
 8006448:	2000076c 	.word	0x2000076c

0800644c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b082      	sub	sp, #8
 8006450:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006452:	e019      	b.n	8006488 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006454:	f7ff fa42 	bl	80058dc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006458:	4b0f      	ldr	r3, [pc, #60]	; (8006498 <prvCheckTasksWaitingTermination+0x4c>)
 800645a:	68db      	ldr	r3, [r3, #12]
 800645c:	68db      	ldr	r3, [r3, #12]
 800645e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	3304      	adds	r3, #4
 8006464:	4618      	mov	r0, r3
 8006466:	f7ff f8e6 	bl	8005636 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800646a:	4b0c      	ldr	r3, [pc, #48]	; (800649c <prvCheckTasksWaitingTermination+0x50>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	3b01      	subs	r3, #1
 8006470:	4a0a      	ldr	r2, [pc, #40]	; (800649c <prvCheckTasksWaitingTermination+0x50>)
 8006472:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006474:	4b0a      	ldr	r3, [pc, #40]	; (80064a0 <prvCheckTasksWaitingTermination+0x54>)
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	3b01      	subs	r3, #1
 800647a:	4a09      	ldr	r2, [pc, #36]	; (80064a0 <prvCheckTasksWaitingTermination+0x54>)
 800647c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800647e:	f7ff fa5b 	bl	8005938 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	f000 f80e 	bl	80064a4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006488:	4b05      	ldr	r3, [pc, #20]	; (80064a0 <prvCheckTasksWaitingTermination+0x54>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d1e1      	bne.n	8006454 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006490:	bf00      	nop
 8006492:	3708      	adds	r7, #8
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}
 8006498:	20000784 	.word	0x20000784
 800649c:	200007b0 	.word	0x200007b0
 80064a0:	20000798 	.word	0x20000798

080064a4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b084      	sub	sp, #16
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d108      	bne.n	80064c8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064ba:	4618      	mov	r0, r3
 80064bc:	f7ff fb86 	bl	8005bcc <vPortFree>
				vPortFree( pxTCB );
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f7ff fb83 	bl	8005bcc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80064c6:	e017      	b.n	80064f8 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80064ce:	2b01      	cmp	r3, #1
 80064d0:	d103      	bne.n	80064da <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f7ff fb7a 	bl	8005bcc <vPortFree>
	}
 80064d8:	e00e      	b.n	80064f8 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80064e0:	2b02      	cmp	r3, #2
 80064e2:	d009      	beq.n	80064f8 <prvDeleteTCB+0x54>
 80064e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064e8:	f383 8811 	msr	BASEPRI, r3
 80064ec:	f3bf 8f6f 	isb	sy
 80064f0:	f3bf 8f4f 	dsb	sy
 80064f4:	60fb      	str	r3, [r7, #12]
 80064f6:	e7fe      	b.n	80064f6 <prvDeleteTCB+0x52>
	}
 80064f8:	bf00      	nop
 80064fa:	3710      	adds	r7, #16
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}

08006500 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006500:	b480      	push	{r7}
 8006502:	b083      	sub	sp, #12
 8006504:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006506:	4b0c      	ldr	r3, [pc, #48]	; (8006538 <prvResetNextTaskUnblockTime+0x38>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d104      	bne.n	800651a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006510:	4b0a      	ldr	r3, [pc, #40]	; (800653c <prvResetNextTaskUnblockTime+0x3c>)
 8006512:	f04f 32ff 	mov.w	r2, #4294967295
 8006516:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006518:	e008      	b.n	800652c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800651a:	4b07      	ldr	r3, [pc, #28]	; (8006538 <prvResetNextTaskUnblockTime+0x38>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	68db      	ldr	r3, [r3, #12]
 8006520:	68db      	ldr	r3, [r3, #12]
 8006522:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	4a04      	ldr	r2, [pc, #16]	; (800653c <prvResetNextTaskUnblockTime+0x3c>)
 800652a:	6013      	str	r3, [r2, #0]
}
 800652c:	bf00      	nop
 800652e:	370c      	adds	r7, #12
 8006530:	46bd      	mov	sp, r7
 8006532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006536:	4770      	bx	lr
 8006538:	20000768 	.word	0x20000768
 800653c:	200007d0 	.word	0x200007d0

08006540 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006540:	b480      	push	{r7}
 8006542:	b083      	sub	sp, #12
 8006544:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006546:	4b0b      	ldr	r3, [pc, #44]	; (8006574 <xTaskGetSchedulerState+0x34>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d102      	bne.n	8006554 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800654e:	2301      	movs	r3, #1
 8006550:	607b      	str	r3, [r7, #4]
 8006552:	e008      	b.n	8006566 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006554:	4b08      	ldr	r3, [pc, #32]	; (8006578 <xTaskGetSchedulerState+0x38>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d102      	bne.n	8006562 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800655c:	2302      	movs	r3, #2
 800655e:	607b      	str	r3, [r7, #4]
 8006560:	e001      	b.n	8006566 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006562:	2300      	movs	r3, #0
 8006564:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006566:	687b      	ldr	r3, [r7, #4]
	}
 8006568:	4618      	mov	r0, r3
 800656a:	370c      	adds	r7, #12
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr
 8006574:	200007bc 	.word	0x200007bc
 8006578:	200007d8 	.word	0x200007d8

0800657c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b084      	sub	sp, #16
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
 8006584:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006586:	4b29      	ldr	r3, [pc, #164]	; (800662c <prvAddCurrentTaskToDelayedList+0xb0>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800658c:	4b28      	ldr	r3, [pc, #160]	; (8006630 <prvAddCurrentTaskToDelayedList+0xb4>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	3304      	adds	r3, #4
 8006592:	4618      	mov	r0, r3
 8006594:	f7ff f84f 	bl	8005636 <uxListRemove>
 8006598:	4603      	mov	r3, r0
 800659a:	2b00      	cmp	r3, #0
 800659c:	d10b      	bne.n	80065b6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800659e:	4b24      	ldr	r3, [pc, #144]	; (8006630 <prvAddCurrentTaskToDelayedList+0xb4>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065a4:	2201      	movs	r2, #1
 80065a6:	fa02 f303 	lsl.w	r3, r2, r3
 80065aa:	43da      	mvns	r2, r3
 80065ac:	4b21      	ldr	r3, [pc, #132]	; (8006634 <prvAddCurrentTaskToDelayedList+0xb8>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4013      	ands	r3, r2
 80065b2:	4a20      	ldr	r2, [pc, #128]	; (8006634 <prvAddCurrentTaskToDelayedList+0xb8>)
 80065b4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065bc:	d10a      	bne.n	80065d4 <prvAddCurrentTaskToDelayedList+0x58>
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d007      	beq.n	80065d4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065c4:	4b1a      	ldr	r3, [pc, #104]	; (8006630 <prvAddCurrentTaskToDelayedList+0xb4>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	3304      	adds	r3, #4
 80065ca:	4619      	mov	r1, r3
 80065cc:	481a      	ldr	r0, [pc, #104]	; (8006638 <prvAddCurrentTaskToDelayedList+0xbc>)
 80065ce:	f7fe ffd5 	bl	800557c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80065d2:	e026      	b.n	8006622 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80065d4:	68fa      	ldr	r2, [r7, #12]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	4413      	add	r3, r2
 80065da:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80065dc:	4b14      	ldr	r3, [pc, #80]	; (8006630 <prvAddCurrentTaskToDelayedList+0xb4>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68ba      	ldr	r2, [r7, #8]
 80065e2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80065e4:	68ba      	ldr	r2, [r7, #8]
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d209      	bcs.n	8006600 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065ec:	4b13      	ldr	r3, [pc, #76]	; (800663c <prvAddCurrentTaskToDelayedList+0xc0>)
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	4b0f      	ldr	r3, [pc, #60]	; (8006630 <prvAddCurrentTaskToDelayedList+0xb4>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	3304      	adds	r3, #4
 80065f6:	4619      	mov	r1, r3
 80065f8:	4610      	mov	r0, r2
 80065fa:	f7fe ffe3 	bl	80055c4 <vListInsert>
}
 80065fe:	e010      	b.n	8006622 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006600:	4b0f      	ldr	r3, [pc, #60]	; (8006640 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006602:	681a      	ldr	r2, [r3, #0]
 8006604:	4b0a      	ldr	r3, [pc, #40]	; (8006630 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	3304      	adds	r3, #4
 800660a:	4619      	mov	r1, r3
 800660c:	4610      	mov	r0, r2
 800660e:	f7fe ffd9 	bl	80055c4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006612:	4b0c      	ldr	r3, [pc, #48]	; (8006644 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	68ba      	ldr	r2, [r7, #8]
 8006618:	429a      	cmp	r2, r3
 800661a:	d202      	bcs.n	8006622 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800661c:	4a09      	ldr	r2, [pc, #36]	; (8006644 <prvAddCurrentTaskToDelayedList+0xc8>)
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	6013      	str	r3, [r2, #0]
}
 8006622:	bf00      	nop
 8006624:	3710      	adds	r7, #16
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}
 800662a:	bf00      	nop
 800662c:	200007b4 	.word	0x200007b4
 8006630:	200006b0 	.word	0x200006b0
 8006634:	200007b8 	.word	0x200007b8
 8006638:	2000079c 	.word	0x2000079c
 800663c:	2000076c 	.word	0x2000076c
 8006640:	20000768 	.word	0x20000768
 8006644:	200007d0 	.word	0x200007d0

08006648 <GetTimeTablePlanner>:
extern CRC_HandleTypeDef hcrc;

timeTablePlanner_t timeTablePlanner = {0};
uint32_t setupCheckSum = 0;

timeTablePlanner_t* GetTimeTablePlanner() {return &timeTablePlanner;}
 8006648:	b480      	push	{r7}
 800664a:	af00      	add	r7, sp, #0
 800664c:	4b02      	ldr	r3, [pc, #8]	; (8006658 <GetTimeTablePlanner+0x10>)
 800664e:	4618      	mov	r0, r3
 8006650:	46bd      	mov	sp, r7
 8006652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006656:	4770      	bx	lr
 8006658:	200007dc 	.word	0x200007dc

0800665c <FlashWrite>:
/*
 *
 *
 */
HAL_StatusTypeDef FlashWrite(uint32_t address, uint8_t* ptr, uint16_t lenght)
{
 800665c:	b590      	push	{r4, r7, lr}
 800665e:	b087      	sub	sp, #28
 8006660:	af00      	add	r7, sp, #0
 8006662:	60f8      	str	r0, [r7, #12]
 8006664:	60b9      	str	r1, [r7, #8]
 8006666:	4613      	mov	r3, r2
 8006668:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status = HAL_ERROR;
 800666a:	2301      	movs	r3, #1
 800666c:	75fb      	strb	r3, [r7, #23]
	uint32_t timeoutFlash = 50000;
 800666e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8006672:	613b      	str	r3, [r7, #16]
	uint16_t i;

	HAL_FLASH_Unlock();
 8006674:	f7fb fa80 	bl	8001b78 <HAL_FLASH_Unlock>

	status = FLASH_WaitForLastOperation((uint32_t)timeoutFlash);
 8006678:	6938      	ldr	r0, [r7, #16]
 800667a:	f7fb faaf 	bl	8001bdc <FLASH_WaitForLastOperation>
 800667e:	4603      	mov	r3, r0
 8006680:	75fb      	strb	r3, [r7, #23]

	if(status == HAL_OK)
 8006682:	7dfb      	ldrb	r3, [r7, #23]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d138      	bne.n	80066fa <FlashWrite+0x9e>
	{
		if (address == FLASH_ADDES_SETUP)
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	4a1e      	ldr	r2, [pc, #120]	; (8006704 <FlashWrite+0xa8>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d104      	bne.n	800669a <FlashWrite+0x3e>
		{
			FLASH_Erase_Sector(FLASH_SECTOR_5, VOLTAGE_RANGE_3);
 8006690:	2102      	movs	r1, #2
 8006692:	2005      	movs	r0, #5
 8006694:	f7fb fbce 	bl	8001e34 <FLASH_Erase_Sector>
 8006698:	e007      	b.n	80066aa <FlashWrite+0x4e>
		}
		else if(address == FLASH_ADDES_SETUP_CHECKSUM)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	4a1a      	ldr	r2, [pc, #104]	; (8006708 <FlashWrite+0xac>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d103      	bne.n	80066aa <FlashWrite+0x4e>
		{
			FLASH_Erase_Sector(FLASH_SECTOR_6, VOLTAGE_RANGE_3);
 80066a2:	2102      	movs	r1, #2
 80066a4:	2006      	movs	r0, #6
 80066a6:	f7fb fbc5 	bl	8001e34 <FLASH_Erase_Sector>
		}

		status = FLASH_WaitForLastOperation((uint32_t)timeoutFlash);
 80066aa:	6938      	ldr	r0, [r7, #16]
 80066ac:	f7fb fa96 	bl	8001bdc <FLASH_WaitForLastOperation>
 80066b0:	4603      	mov	r3, r0
 80066b2:	75fb      	strb	r3, [r7, #23]

		if(status == HAL_OK)
 80066b4:	7dfb      	ldrb	r3, [r7, #23]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d11f      	bne.n	80066fa <FlashWrite+0x9e>
		{
			for (i=0; i<lenght; i++)
 80066ba:	2300      	movs	r3, #0
 80066bc:	82bb      	strh	r3, [r7, #20]
 80066be:	e016      	b.n	80066ee <FlashWrite+0x92>
			{
				if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, address + i, ptr[i])!=HAL_OK)
 80066c0:	8aba      	ldrh	r2, [r7, #20]
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	18d1      	adds	r1, r2, r3
 80066c6:	8abb      	ldrh	r3, [r7, #20]
 80066c8:	68ba      	ldr	r2, [r7, #8]
 80066ca:	4413      	add	r3, r2
 80066cc:	781b      	ldrb	r3, [r3, #0]
 80066ce:	b2db      	uxtb	r3, r3
 80066d0:	f04f 0400 	mov.w	r4, #0
 80066d4:	461a      	mov	r2, r3
 80066d6:	4623      	mov	r3, r4
 80066d8:	2000      	movs	r0, #0
 80066da:	f7fb f9f9 	bl	8001ad0 <HAL_FLASH_Program>
 80066de:	4603      	mov	r3, r0
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d001      	beq.n	80066e8 <FlashWrite+0x8c>
				{
					return status;
 80066e4:	7dfb      	ldrb	r3, [r7, #23]
 80066e6:	e009      	b.n	80066fc <FlashWrite+0xa0>
			for (i=0; i<lenght; i++)
 80066e8:	8abb      	ldrh	r3, [r7, #20]
 80066ea:	3301      	adds	r3, #1
 80066ec:	82bb      	strh	r3, [r7, #20]
 80066ee:	8aba      	ldrh	r2, [r7, #20]
 80066f0:	88fb      	ldrh	r3, [r7, #6]
 80066f2:	429a      	cmp	r2, r3
 80066f4:	d3e4      	bcc.n	80066c0 <FlashWrite+0x64>
				}
			}
			HAL_FLASH_Lock();
 80066f6:	f7fb fa61 	bl	8001bbc <HAL_FLASH_Lock>
		}
	}
	return status;
 80066fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	371c      	adds	r7, #28
 8006700:	46bd      	mov	sp, r7
 8006702:	bd90      	pop	{r4, r7, pc}
 8006704:	08020000 	.word	0x08020000
 8006708:	08040000 	.word	0x08040000

0800670c <SaveSetting>:

HAL_StatusTypeDef SaveSetting()
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b082      	sub	sp, #8
 8006710:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status = HAL_ERROR;
 8006712:	2301      	movs	r3, #1
 8006714:	70fb      	strb	r3, [r7, #3]
	uint32_t length = 0;
 8006716:	2300      	movs	r3, #0
 8006718:	607b      	str	r3, [r7, #4]
	uint16_t size = 0;
 800671a:	2300      	movs	r3, #0
 800671c:	803b      	strh	r3, [r7, #0]

	size = sizeof(timeTablePlanner_t);
 800671e:	f240 23a1 	movw	r3, #673	; 0x2a1
 8006722:	803b      	strh	r3, [r7, #0]

	if(size%4==0)
 8006724:	883b      	ldrh	r3, [r7, #0]
 8006726:	f003 0303 	and.w	r3, r3, #3
 800672a:	b29b      	uxth	r3, r3
 800672c:	2b00      	cmp	r3, #0
 800672e:	d104      	bne.n	800673a <SaveSetting+0x2e>
		length = size/4;
 8006730:	883b      	ldrh	r3, [r7, #0]
 8006732:	089b      	lsrs	r3, r3, #2
 8006734:	b29b      	uxth	r3, r3
 8006736:	607b      	str	r3, [r7, #4]
 8006738:	e004      	b.n	8006744 <SaveSetting+0x38>
	else
		length=size/4 + 1;
 800673a:	883b      	ldrh	r3, [r7, #0]
 800673c:	089b      	lsrs	r3, r3, #2
 800673e:	b29b      	uxth	r3, r3
 8006740:	3301      	adds	r3, #1
 8006742:	607b      	str	r3, [r7, #4]

	 setupCheckSum = 0x00;
 8006744:	4b11      	ldr	r3, [pc, #68]	; (800678c <SaveSetting+0x80>)
 8006746:	2200      	movs	r2, #0
 8006748:	601a      	str	r2, [r3, #0]
	 setupCheckSum = HAL_CRC_Calculate(&hcrc, (uint32_t*)(&timeTablePlanner), length);
 800674a:	687a      	ldr	r2, [r7, #4]
 800674c:	4910      	ldr	r1, [pc, #64]	; (8006790 <SaveSetting+0x84>)
 800674e:	4811      	ldr	r0, [pc, #68]	; (8006794 <SaveSetting+0x88>)
 8006750:	f7fb f8f9 	bl	8001946 <HAL_CRC_Calculate>
 8006754:	4602      	mov	r2, r0
 8006756:	4b0d      	ldr	r3, [pc, #52]	; (800678c <SaveSetting+0x80>)
 8006758:	601a      	str	r2, [r3, #0]

	 status = FlashWrite(FLASH_ADDES_SETUP, (uint8_t*)&timeTablePlanner, sizeof(timeTablePlanner_t));
 800675a:	f240 22a1 	movw	r2, #673	; 0x2a1
 800675e:	490c      	ldr	r1, [pc, #48]	; (8006790 <SaveSetting+0x84>)
 8006760:	480d      	ldr	r0, [pc, #52]	; (8006798 <SaveSetting+0x8c>)
 8006762:	f7ff ff7b 	bl	800665c <FlashWrite>
 8006766:	4603      	mov	r3, r0
 8006768:	70fb      	strb	r3, [r7, #3]
	 if(status != HAL_OK)
 800676a:	78fb      	ldrb	r3, [r7, #3]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d001      	beq.n	8006774 <SaveSetting+0x68>
	 {
		 return status;
 8006770:	78fb      	ldrb	r3, [r7, #3]
 8006772:	e007      	b.n	8006784 <SaveSetting+0x78>
	 }

	 status = FlashWrite(FLASH_ADDES_SETUP_CHECKSUM, (uint8_t*)&setupCheckSum, sizeof(setupCheckSum));
 8006774:	2204      	movs	r2, #4
 8006776:	4905      	ldr	r1, [pc, #20]	; (800678c <SaveSetting+0x80>)
 8006778:	4808      	ldr	r0, [pc, #32]	; (800679c <SaveSetting+0x90>)
 800677a:	f7ff ff6f 	bl	800665c <FlashWrite>
 800677e:	4603      	mov	r3, r0
 8006780:	70fb      	strb	r3, [r7, #3]

	 return status;
 8006782:	78fb      	ldrb	r3, [r7, #3]
}
 8006784:	4618      	mov	r0, r3
 8006786:	3708      	adds	r7, #8
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}
 800678c:	20000a80 	.word	0x20000a80
 8006790:	200007dc 	.word	0x200007dc
 8006794:	2000157c 	.word	0x2000157c
 8006798:	08020000 	.word	0x08020000
 800679c:	08040000 	.word	0x08040000

080067a0 <readSetting>:

void readSetting()
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b084      	sub	sp, #16
 80067a4:	af00      	add	r7, sp, #0
	uint32_t checkSumSaved = 0;
 80067a6:	2300      	movs	r3, #0
 80067a8:	60bb      	str	r3, [r7, #8]
	uint32_t checkSumCalc = 0;
 80067aa:	2300      	movs	r3, #0
 80067ac:	607b      	str	r3, [r7, #4]
	uint32_t length = 0;
 80067ae:	2300      	movs	r3, #0
 80067b0:	60fb      	str	r3, [r7, #12]
	uint16_t size = 0;
 80067b2:	2300      	movs	r3, #0
 80067b4:	807b      	strh	r3, [r7, #2]

	size = sizeof(timeTablePlanner_t);
 80067b6:	f240 23a1 	movw	r3, #673	; 0x2a1
 80067ba:	807b      	strh	r3, [r7, #2]

	if(size%4==0)
 80067bc:	887b      	ldrh	r3, [r7, #2]
 80067be:	f003 0303 	and.w	r3, r3, #3
 80067c2:	b29b      	uxth	r3, r3
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d104      	bne.n	80067d2 <readSetting+0x32>
		length = size/4;
 80067c8:	887b      	ldrh	r3, [r7, #2]
 80067ca:	089b      	lsrs	r3, r3, #2
 80067cc:	b29b      	uxth	r3, r3
 80067ce:	60fb      	str	r3, [r7, #12]
 80067d0:	e004      	b.n	80067dc <readSetting+0x3c>
	else
		length=size/4 + 1;
 80067d2:	887b      	ldrh	r3, [r7, #2]
 80067d4:	089b      	lsrs	r3, r3, #2
 80067d6:	b29b      	uxth	r3, r3
 80067d8:	3301      	adds	r3, #1
 80067da:	60fb      	str	r3, [r7, #12]

	//checkSumeSaved = memcpy(&checkSumSaved, (void*)(FLASH_ADDES_SETUP) + sizeof(Setup_t) + 16, sizeof(uint32_t));
	//odczyt w flash wartosci zapisanej sumy kontrolnej wyliczonej z Setup
	checkSumSaved = *(uint32_t*)(FLASH_ADDES_SETUP_CHECKSUM);
 80067dc:	4b0f      	ldr	r3, [pc, #60]	; (800681c <readSetting+0x7c>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	60bb      	str	r3, [r7, #8]

	memcpy(&timeTablePlanner, (void*)(FLASH_ADDES_SETUP), sizeof(timeTablePlanner_t));
 80067e2:	4a0f      	ldr	r2, [pc, #60]	; (8006820 <readSetting+0x80>)
 80067e4:	4b0f      	ldr	r3, [pc, #60]	; (8006824 <readSetting+0x84>)
 80067e6:	4610      	mov	r0, r2
 80067e8:	4619      	mov	r1, r3
 80067ea:	f240 23a1 	movw	r3, #673	; 0x2a1
 80067ee:	461a      	mov	r2, r3
 80067f0:	f003 fe70 	bl	800a4d4 <memcpy>

	checkSumCalc = (HAL_CRC_Calculate(&hcrc, (uint32_t*)(&timeTablePlanner), length));
 80067f4:	68fa      	ldr	r2, [r7, #12]
 80067f6:	490a      	ldr	r1, [pc, #40]	; (8006820 <readSetting+0x80>)
 80067f8:	480b      	ldr	r0, [pc, #44]	; (8006828 <readSetting+0x88>)
 80067fa:	f7fb f8a4 	bl	8001946 <HAL_CRC_Calculate>
 80067fe:	6078      	str	r0, [r7, #4]

	if(checkSumSaved != checkSumCalc)
 8006800:	68ba      	ldr	r2, [r7, #8]
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	429a      	cmp	r2, r3
 8006806:	d005      	beq.n	8006814 <readSetting+0x74>
	{
		//jesli suma kontrolna sie nie zgada to przypisuje paramtry domyslne
		memset(&timeTablePlanner, 0,  sizeof(timeTablePlanner_t));
 8006808:	f240 22a1 	movw	r2, #673	; 0x2a1
 800680c:	2100      	movs	r1, #0
 800680e:	4804      	ldr	r0, [pc, #16]	; (8006820 <readSetting+0x80>)
 8006810:	f003 fe6b 	bl	800a4ea <memset>
	}

}
 8006814:	bf00      	nop
 8006816:	3710      	adds	r7, #16
 8006818:	46bd      	mov	sp, r7
 800681a:	bd80      	pop	{r7, pc}
 800681c:	08040000 	.word	0x08040000
 8006820:	200007dc 	.word	0x200007dc
 8006824:	08020000 	.word	0x08020000
 8006828:	2000157c 	.word	0x2000157c

0800682c <StartAutomationTask>:

/*
 *
 */
void StartAutomationTask(void const * argument)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b082      	sub	sp, #8
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]

	readSetting();
 8006834:	f7ff ffb4 	bl	80067a0 <readSetting>

	while(1)
	{
		osDelay(100);
 8006838:	2064      	movs	r0, #100	; 0x64
 800683a:	f7fe fe5e 	bl	80054fa <osDelay>
 800683e:	e7fb      	b.n	8006838 <StartAutomationTask+0xc>

08006840 <CircularBuffer_init>:
 * @brief Initializes a circular buffer object using the provided memory space.
 * @param bufferObject The buffer object handler.
 * @param bufferMemory The memory sppace for the buffer.
 * @param length_2N Size of the buffer memory, i.e. 8 indicates 2^8=256 bytes.
 */
void CircularBuffer_init(CircularBufferObject_t * const bufferObject, uint8_t * const bufferMemory, const uint8_t length_2N) {
 8006840:	b580      	push	{r7, lr}
 8006842:	b084      	sub	sp, #16
 8006844:	af00      	add	r7, sp, #0
 8006846:	60f8      	str	r0, [r7, #12]
 8006848:	60b9      	str	r1, [r7, #8]
 800684a:	4613      	mov	r3, r2
 800684c:	71fb      	strb	r3, [r7, #7]
	// Buffer check.
	assert(bufferObject);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d105      	bne.n	8006860 <CircularBuffer_init+0x20>
 8006854:	4b18      	ldr	r3, [pc, #96]	; (80068b8 <CircularBuffer_init+0x78>)
 8006856:	4a19      	ldr	r2, [pc, #100]	; (80068bc <CircularBuffer_init+0x7c>)
 8006858:	2129      	movs	r1, #41	; 0x29
 800685a:	4819      	ldr	r0, [pc, #100]	; (80068c0 <CircularBuffer_init+0x80>)
 800685c:	f003 fbc2 	bl	8009fe4 <__assert_func>

	// Size is limited to 2^16.
	assert(length_2N <= 16);
 8006860:	79fb      	ldrb	r3, [r7, #7]
 8006862:	2b10      	cmp	r3, #16
 8006864:	d905      	bls.n	8006872 <CircularBuffer_init+0x32>
 8006866:	4b17      	ldr	r3, [pc, #92]	; (80068c4 <CircularBuffer_init+0x84>)
 8006868:	4a14      	ldr	r2, [pc, #80]	; (80068bc <CircularBuffer_init+0x7c>)
 800686a:	212c      	movs	r1, #44	; 0x2c
 800686c:	4814      	ldr	r0, [pc, #80]	; (80068c0 <CircularBuffer_init+0x80>)
 800686e:	f003 fbb9 	bl	8009fe4 <__assert_func>

	// Initialize the struct.
	bufferObject->memory = (uint8_t *)bufferMemory;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	68ba      	ldr	r2, [r7, #8]
 8006876:	60da      	str	r2, [r3, #12]
	bufferObject->lengthMask = (0x0001UL << length_2N) - 1;
 8006878:	79fb      	ldrb	r3, [r7, #7]
 800687a:	2201      	movs	r2, #1
 800687c:	fa02 f303 	lsl.w	r3, r2, r3
 8006880:	b29b      	uxth	r3, r3
 8006882:	3b01      	subs	r3, #1
 8006884:	b29a      	uxth	r2, r3
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	80da      	strh	r2, [r3, #6]
	bufferObject->length = length_2N ? (uint32_t)bufferObject->lengthMask + 1 : 0;
 800688a:	79fb      	ldrb	r3, [r7, #7]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d003      	beq.n	8006898 <CircularBuffer_init+0x58>
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	88db      	ldrh	r3, [r3, #6]
 8006894:	3301      	adds	r3, #1
 8006896:	e000      	b.n	800689a <CircularBuffer_init+0x5a>
 8006898:	2300      	movs	r3, #0
 800689a:	68fa      	ldr	r2, [r7, #12]
 800689c:	6093      	str	r3, [r2, #8]
	bufferObject->faultFlag = false;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2200      	movs	r2, #0
 80068a2:	809a      	strh	r2, [r3, #4]
	bufferObject->front = 0;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2200      	movs	r2, #0
 80068a8:	805a      	strh	r2, [r3, #2]
	bufferObject->back = 0;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2200      	movs	r2, #0
 80068ae:	801a      	strh	r2, [r3, #0]
}
 80068b0:	bf00      	nop
 80068b2:	3710      	adds	r7, #16
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bd80      	pop	{r7, pc}
 80068b8:	0800e548 	.word	0x0800e548
 80068bc:	0800e768 	.word	0x0800e768
 80068c0:	0800e558 	.word	0x0800e558
 80068c4:	0800e570 	.word	0x0800e570

080068c8 <CircularBuffer_getUnreadSize>:
/*
 * @brief Gets the size of available data in the buffer.
 * @param bufferObject The buffer object handler.
 * @return Unread data size in bytes.
 */
uint16_t CircularBuffer_getUnreadSize(const CircularBufferObject_t * const bufferObject) {
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b084      	sub	sp, #16
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
	// Buffer check.
	assert(bufferObject && bufferObject->memory);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d003      	beq.n	80068de <CircularBuffer_getUnreadSize+0x16>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	68db      	ldr	r3, [r3, #12]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d105      	bne.n	80068ea <CircularBuffer_getUnreadSize+0x22>
 80068de:	4b0d      	ldr	r3, [pc, #52]	; (8006914 <CircularBuffer_getUnreadSize+0x4c>)
 80068e0:	4a0d      	ldr	r2, [pc, #52]	; (8006918 <CircularBuffer_getUnreadSize+0x50>)
 80068e2:	213e      	movs	r1, #62	; 0x3e
 80068e4:	480d      	ldr	r0, [pc, #52]	; (800691c <CircularBuffer_getUnreadSize+0x54>)
 80068e6:	f003 fb7d 	bl	8009fe4 <__assert_func>

	// Get snapshot.
	CircularBufferPointers_t cachedPointers;
	*((uint32_t *)&cachedPointers) = *((uint32_t *)bufferObject);
 80068ea:	f107 030c 	add.w	r3, r7, #12
 80068ee:	687a      	ldr	r2, [r7, #4]
 80068f0:	6812      	ldr	r2, [r2, #0]
 80068f2:	601a      	str	r2, [r3, #0]

	// Return the difference.
	return (cachedPointers.back - cachedPointers.front) & bufferObject->lengthMask;
 80068f4:	89ba      	ldrh	r2, [r7, #12]
 80068f6:	89fb      	ldrh	r3, [r7, #14]
 80068f8:	1ad3      	subs	r3, r2, r3
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	b21a      	sxth	r2, r3
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	88db      	ldrh	r3, [r3, #6]
 8006902:	b21b      	sxth	r3, r3
 8006904:	4013      	ands	r3, r2
 8006906:	b21b      	sxth	r3, r3
 8006908:	b29b      	uxth	r3, r3
}
 800690a:	4618      	mov	r0, r3
 800690c:	3710      	adds	r7, #16
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}
 8006912:	bf00      	nop
 8006914:	0800e580 	.word	0x0800e580
 8006918:	0800e77c 	.word	0x0800e77c
 800691c:	0800e558 	.word	0x0800e558

08006920 <CircularBuffer_pushBackByte>:
 * @brief Push-back a byte into the buffer.
 * @param bufferObject The buffer object handler.
 * @param data The byte data to be pushed.
 * @return Returns true on success, false if no space is left.
 */
bool CircularBuffer_pushBackByte(CircularBufferObject_t * const bufferObject, const uint8_t data) {
 8006920:	b580      	push	{r7, lr}
 8006922:	b084      	sub	sp, #16
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
 8006928:	460b      	mov	r3, r1
 800692a:	70fb      	strb	r3, [r7, #3]
	// Buffer check.
	assert(bufferObject && bufferObject->memory);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d003      	beq.n	800693a <CircularBuffer_pushBackByte+0x1a>
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	68db      	ldr	r3, [r3, #12]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d105      	bne.n	8006946 <CircularBuffer_pushBackByte+0x26>
 800693a:	4b17      	ldr	r3, [pc, #92]	; (8006998 <CircularBuffer_pushBackByte+0x78>)
 800693c:	4a17      	ldr	r2, [pc, #92]	; (800699c <CircularBuffer_pushBackByte+0x7c>)
 800693e:	216d      	movs	r1, #109	; 0x6d
 8006940:	4817      	ldr	r0, [pc, #92]	; (80069a0 <CircularBuffer_pushBackByte+0x80>)
 8006942:	f003 fb4f 	bl	8009fe4 <__assert_func>

	// Get unread byte count.
	uint16_t unread = CircularBuffer_getUnreadSize(bufferObject);
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f7ff ffbe 	bl	80068c8 <CircularBuffer_getUnreadSize>
 800694c:	4603      	mov	r3, r0
 800694e:	81fb      	strh	r3, [r7, #14]

	// Buffer space is available.
	if (unread < bufferObject->lengthMask) {
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	88db      	ldrh	r3, [r3, #6]
 8006954:	89fa      	ldrh	r2, [r7, #14]
 8006956:	429a      	cmp	r2, r3
 8006958:	d215      	bcs.n	8006986 <CircularBuffer_pushBackByte+0x66>
		// Write to back.
		bufferObject->memory[bufferObject->back] = data;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	68db      	ldr	r3, [r3, #12]
 800695e:	687a      	ldr	r2, [r7, #4]
 8006960:	8812      	ldrh	r2, [r2, #0]
 8006962:	4413      	add	r3, r2
 8006964:	78fa      	ldrb	r2, [r7, #3]
 8006966:	701a      	strb	r2, [r3, #0]

		// Advance the back pointer.
		bufferObject->back = (bufferObject->back + 1) & bufferObject->lengthMask;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	881b      	ldrh	r3, [r3, #0]
 800696c:	3301      	adds	r3, #1
 800696e:	b29b      	uxth	r3, r3
 8006970:	b21a      	sxth	r2, r3
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	88db      	ldrh	r3, [r3, #6]
 8006976:	b21b      	sxth	r3, r3
 8006978:	4013      	ands	r3, r2
 800697a:	b21b      	sxth	r3, r3
 800697c:	b29a      	uxth	r2, r3
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	801a      	strh	r2, [r3, #0]

		// Success.
		return true;
 8006982:	2301      	movs	r3, #1
 8006984:	e003      	b.n	800698e <CircularBuffer_pushBackByte+0x6e>
	}

	// No space left.
	else {
		// Set fault flag and result.
		bufferObject->faultFlag = true;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2201      	movs	r2, #1
 800698a:	809a      	strh	r2, [r3, #4]
	}

	// Failure.
	return false;
 800698c:	2300      	movs	r3, #0
}
 800698e:	4618      	mov	r0, r3
 8006990:	3710      	adds	r7, #16
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}
 8006996:	bf00      	nop
 8006998:	0800e580 	.word	0x0800e580
 800699c:	0800e79c 	.word	0x0800e79c
 80069a0:	0800e558 	.word	0x0800e558

080069a4 <CircularBuffer_popFrontByte>:
 * @brief Pop-front a byte from buffer .
 * @param bufferObject The buffer object handler.
 * @param data Pointer to byte to write the popped data.
 * @return Returns true if data was popped, false if no data available.
 */
bool CircularBuffer_popFrontByte(CircularBufferObject_t * const bufferObject, uint8_t * const data) {
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b082      	sub	sp, #8
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
 80069ac:	6039      	str	r1, [r7, #0]
	// Buffer check.
	assert(bufferObject && bufferObject->memory);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d003      	beq.n	80069bc <CircularBuffer_popFrontByte+0x18>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	68db      	ldr	r3, [r3, #12]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d105      	bne.n	80069c8 <CircularBuffer_popFrontByte+0x24>
 80069bc:	4b13      	ldr	r3, [pc, #76]	; (8006a0c <CircularBuffer_popFrontByte+0x68>)
 80069be:	4a14      	ldr	r2, [pc, #80]	; (8006a10 <CircularBuffer_popFrontByte+0x6c>)
 80069c0:	2190      	movs	r1, #144	; 0x90
 80069c2:	4814      	ldr	r0, [pc, #80]	; (8006a14 <CircularBuffer_popFrontByte+0x70>)
 80069c4:	f003 fb0e 	bl	8009fe4 <__assert_func>

	// Check data availability.
	if(bufferObject->back != bufferObject->front){
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	881a      	ldrh	r2, [r3, #0]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	885b      	ldrh	r3, [r3, #2]
 80069d0:	429a      	cmp	r2, r3
 80069d2:	d016      	beq.n	8006a02 <CircularBuffer_popFrontByte+0x5e>
		// Read from front.
		*data = bufferObject->memory[bufferObject->front];
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	68db      	ldr	r3, [r3, #12]
 80069d8:	687a      	ldr	r2, [r7, #4]
 80069da:	8852      	ldrh	r2, [r2, #2]
 80069dc:	4413      	add	r3, r2
 80069de:	781a      	ldrb	r2, [r3, #0]
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	701a      	strb	r2, [r3, #0]

		// Advance the back pointer.
		bufferObject->front = (bufferObject->front + 1) & bufferObject->lengthMask;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	885b      	ldrh	r3, [r3, #2]
 80069e8:	3301      	adds	r3, #1
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	b21a      	sxth	r2, r3
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	88db      	ldrh	r3, [r3, #6]
 80069f2:	b21b      	sxth	r3, r3
 80069f4:	4013      	ands	r3, r2
 80069f6:	b21b      	sxth	r3, r3
 80069f8:	b29a      	uxth	r2, r3
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	805a      	strh	r2, [r3, #2]

		// Success.
		return true;
 80069fe:	2301      	movs	r3, #1
 8006a00:	e000      	b.n	8006a04 <CircularBuffer_popFrontByte+0x60>
	}

	// Failure.
	return false;
 8006a02:	2300      	movs	r3, #0
}
 8006a04:	4618      	mov	r0, r3
 8006a06:	3708      	adds	r7, #8
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	bd80      	pop	{r7, pc}
 8006a0c:	0800e580 	.word	0x0800e580
 8006a10:	0800e7b8 	.word	0x0800e7b8
 8006a14:	0800e558 	.word	0x0800e558

08006a18 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b085      	sub	sp, #20
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	60f8      	str	r0, [r7, #12]
 8006a20:	60b9      	str	r1, [r7, #8]
 8006a22:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	4a07      	ldr	r2, [pc, #28]	; (8006a44 <vApplicationGetIdleTaskMemory+0x2c>)
 8006a28:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	4a06      	ldr	r2, [pc, #24]	; (8006a48 <vApplicationGetIdleTaskMemory+0x30>)
 8006a2e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2280      	movs	r2, #128	; 0x80
 8006a34:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8006a36:	bf00      	nop
 8006a38:	3714      	adds	r7, #20
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a40:	4770      	bx	lr
 8006a42:	bf00      	nop
 8006a44:	20000a84 	.word	0x20000a84
 8006a48:	20000ad8 	.word	0x20000ad8

08006a4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006a4c:	b5b0      	push	{r4, r5, r7, lr}
 8006a4e:	b09c      	sub	sp, #112	; 0x70
 8006a50:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006a52:	f7fa fa7d 	bl	8000f50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006a56:	f000 f885 	bl	8006b64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006a5a:	f000 fbf7 	bl	800724c <MX_GPIO_Init>
  MX_CAN1_Init();
 8006a5e:	f000 f93d 	bl	8006cdc <MX_CAN1_Init>
  MX_TIM2_Init();
 8006a62:	f000 f9e7 	bl	8006e34 <MX_TIM2_Init>
  MX_TIM3_Init();
 8006a66:	f000 fa59 	bl	8006f1c <MX_TIM3_Init>
  MX_TIM4_Init();
 8006a6a:	f000 faab 	bl	8006fc4 <MX_TIM4_Init>
  MX_UART5_Init();
 8006a6e:	f000 fb6f 	bl	8007150 <MX_UART5_Init>
  MX_USART1_UART_Init();
 8006a72:	f000 fb97 	bl	80071a4 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8006a76:	f000 f979 	bl	8006d6c <MX_I2C1_Init>
  MX_SPI2_Init();
 8006a7a:	f000 f9a5 	bl	8006dc8 <MX_SPI2_Init>
  MX_ADC1_Init();
 8006a7e:	f000 f8db 	bl	8006c38 <MX_ADC1_Init>
  MX_TIM8_Init();
 8006a82:	f000 fb03 	bl	800708c <MX_TIM8_Init>
  MX_USART3_UART_Init();
 8006a86:	f000 fbb7 	bl	80071f8 <MX_USART3_UART_Init>
  MX_CRC_Init();
 8006a8a:	f000 f95b 	bl	8006d44 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);	//FAN2
 8006a8e:	2100      	movs	r1, #0
 8006a90:	482b      	ldr	r0, [pc, #172]	; (8006b40 <main+0xf4>)
 8006a92:	f7fc fde1 	bl	8003658 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);	//FAN1
 8006a96:	2104      	movs	r1, #4
 8006a98:	4829      	ldr	r0, [pc, #164]	; (8006b40 <main+0xf4>)
 8006a9a:	f7fc fddd 	bl	8003658 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);	//HEATER
 8006a9e:	2108      	movs	r1, #8
 8006aa0:	4827      	ldr	r0, [pc, #156]	; (8006b40 <main+0xf4>)
 8006aa2:	f7fc fdd9 	bl	8003658 <HAL_TIM_PWM_Start>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8006aa6:	4b27      	ldr	r3, [pc, #156]	; (8006b44 <main+0xf8>)
 8006aa8:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8006aac:	461d      	mov	r5, r3
 8006aae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006ab0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006ab2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006ab6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8006aba:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8006abe:	2100      	movs	r1, #0
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	f7fe fcce 	bl	8005462 <osThreadCreate>
 8006ac6:	4602      	mov	r2, r0
 8006ac8:	4b1f      	ldr	r3, [pc, #124]	; (8006b48 <main+0xfc>)
 8006aca:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  osThreadDef(sensorsTask, StartSensorsTask, osPriorityNormal, 0, 128);
 8006acc:	4b1f      	ldr	r3, [pc, #124]	; (8006b4c <main+0x100>)
 8006ace:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8006ad2:	461d      	mov	r5, r3
 8006ad4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006ad6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006ad8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006adc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  sensorsTaskHandle = osThreadCreate(osThread(sensorsTask), NULL);
 8006ae0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8006ae4:	2100      	movs	r1, #0
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f7fe fcbb 	bl	8005462 <osThreadCreate>
 8006aec:	4602      	mov	r2, r0
 8006aee:	4b18      	ldr	r3, [pc, #96]	; (8006b50 <main+0x104>)
 8006af0:	601a      	str	r2, [r3, #0]

  osThreadDef(nextionDisplayTask, StartNextionDisplayTask, osPriorityNormal, 0,256);
 8006af2:	4b18      	ldr	r3, [pc, #96]	; (8006b54 <main+0x108>)
 8006af4:	f107 041c 	add.w	r4, r7, #28
 8006af8:	461d      	mov	r5, r3
 8006afa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006afc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006afe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006b02:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  nextionDisplayTaskHandle = osThreadCreate(osThread(nextionDisplayTask), NULL);
 8006b06:	f107 031c 	add.w	r3, r7, #28
 8006b0a:	2100      	movs	r1, #0
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	f7fe fca8 	bl	8005462 <osThreadCreate>
 8006b12:	4602      	mov	r2, r0
 8006b14:	4b10      	ldr	r3, [pc, #64]	; (8006b58 <main+0x10c>)
 8006b16:	601a      	str	r2, [r3, #0]

  osThreadDef(automationTask, StartAutomationTask, osPriorityNormal, 0,128);
 8006b18:	4b10      	ldr	r3, [pc, #64]	; (8006b5c <main+0x110>)
 8006b1a:	463c      	mov	r4, r7
 8006b1c:	461d      	mov	r5, r3
 8006b1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006b20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006b22:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006b26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  automationTaskHandle = osThreadCreate(osThread(automationTask), NULL);
 8006b2a:	463b      	mov	r3, r7
 8006b2c:	2100      	movs	r1, #0
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f7fe fc97 	bl	8005462 <osThreadCreate>
 8006b34:	4602      	mov	r2, r0
 8006b36:	4b0a      	ldr	r3, [pc, #40]	; (8006b60 <main+0x114>)
 8006b38:	601a      	str	r2, [r3, #0]

  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8006b3a:	f7fe fc8b 	bl	8005454 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8006b3e:	e7fe      	b.n	8006b3e <main+0xf2>
 8006b40:	200016a4 	.word	0x200016a4
 8006b44:	0800e5b4 	.word	0x0800e5b4
 8006b48:	200013f8 	.word	0x200013f8
 8006b4c:	0800e5dc 	.word	0x0800e5dc
 8006b50:	20001588 	.word	0x20001588
 8006b54:	0800e60c 	.word	0x0800e60c
 8006b58:	200016ec 	.word	0x200016ec
 8006b5c:	0800e638 	.word	0x0800e638
 8006b60:	20001584 	.word	0x20001584

08006b64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b094      	sub	sp, #80	; 0x50
 8006b68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006b6a:	f107 0320 	add.w	r3, r7, #32
 8006b6e:	2230      	movs	r2, #48	; 0x30
 8006b70:	2100      	movs	r1, #0
 8006b72:	4618      	mov	r0, r3
 8006b74:	f003 fcb9 	bl	800a4ea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006b78:	f107 030c 	add.w	r3, r7, #12
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	601a      	str	r2, [r3, #0]
 8006b80:	605a      	str	r2, [r3, #4]
 8006b82:	609a      	str	r2, [r3, #8]
 8006b84:	60da      	str	r2, [r3, #12]
 8006b86:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8006b88:	2300      	movs	r3, #0
 8006b8a:	60bb      	str	r3, [r7, #8]
 8006b8c:	4a28      	ldr	r2, [pc, #160]	; (8006c30 <SystemClock_Config+0xcc>)
 8006b8e:	4b28      	ldr	r3, [pc, #160]	; (8006c30 <SystemClock_Config+0xcc>)
 8006b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b96:	6413      	str	r3, [r2, #64]	; 0x40
 8006b98:	4b25      	ldr	r3, [pc, #148]	; (8006c30 <SystemClock_Config+0xcc>)
 8006b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ba0:	60bb      	str	r3, [r7, #8]
 8006ba2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	607b      	str	r3, [r7, #4]
 8006ba8:	4a22      	ldr	r2, [pc, #136]	; (8006c34 <SystemClock_Config+0xd0>)
 8006baa:	4b22      	ldr	r3, [pc, #136]	; (8006c34 <SystemClock_Config+0xd0>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006bb2:	6013      	str	r3, [r2, #0]
 8006bb4:	4b1f      	ldr	r3, [pc, #124]	; (8006c34 <SystemClock_Config+0xd0>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006bbc:	607b      	str	r3, [r7, #4]
 8006bbe:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8006bc0:	2302      	movs	r3, #2
 8006bc2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006bc8:	2310      	movs	r3, #16
 8006bca:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006bcc:	2302      	movs	r3, #2
 8006bce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8006bd4:	2308      	movs	r3, #8
 8006bd6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8006bd8:	23a8      	movs	r3, #168	; 0xa8
 8006bda:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006bdc:	2302      	movs	r3, #2
 8006bde:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8006be0:	2304      	movs	r3, #4
 8006be2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006be4:	f107 0320 	add.w	r3, r7, #32
 8006be8:	4618      	mov	r0, r3
 8006bea:	f7fb fc71 	bl	80024d0 <HAL_RCC_OscConfig>
 8006bee:	4603      	mov	r3, r0
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d001      	beq.n	8006bf8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8006bf4:	f000 fbe2 	bl	80073bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006bf8:	230f      	movs	r3, #15
 8006bfa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006bfc:	2302      	movs	r3, #2
 8006bfe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006c00:	2300      	movs	r3, #0
 8006c02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8006c04:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8006c08:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8006c0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006c0e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8006c10:	f107 030c 	add.w	r3, r7, #12
 8006c14:	2105      	movs	r1, #5
 8006c16:	4618      	mov	r0, r3
 8006c18:	f7fb fed2 	bl	80029c0 <HAL_RCC_ClockConfig>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d001      	beq.n	8006c26 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8006c22:	f000 fbcb 	bl	80073bc <Error_Handler>
  }
}
 8006c26:	bf00      	nop
 8006c28:	3750      	adds	r7, #80	; 0x50
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
 8006c2e:	bf00      	nop
 8006c30:	40023800 	.word	0x40023800
 8006c34:	40007000 	.word	0x40007000

08006c38 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b084      	sub	sp, #16
 8006c3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8006c3e:	463b      	mov	r3, r7
 8006c40:	2200      	movs	r2, #0
 8006c42:	601a      	str	r2, [r3, #0]
 8006c44:	605a      	str	r2, [r3, #4]
 8006c46:	609a      	str	r2, [r3, #8]
 8006c48:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8006c4a:	4b21      	ldr	r3, [pc, #132]	; (8006cd0 <MX_ADC1_Init+0x98>)
 8006c4c:	4a21      	ldr	r2, [pc, #132]	; (8006cd4 <MX_ADC1_Init+0x9c>)
 8006c4e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8006c50:	4b1f      	ldr	r3, [pc, #124]	; (8006cd0 <MX_ADC1_Init+0x98>)
 8006c52:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006c56:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006c58:	4b1d      	ldr	r3, [pc, #116]	; (8006cd0 <MX_ADC1_Init+0x98>)
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8006c5e:	4b1c      	ldr	r3, [pc, #112]	; (8006cd0 <MX_ADC1_Init+0x98>)
 8006c60:	2200      	movs	r2, #0
 8006c62:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8006c64:	4b1a      	ldr	r3, [pc, #104]	; (8006cd0 <MX_ADC1_Init+0x98>)
 8006c66:	2200      	movs	r2, #0
 8006c68:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006c6a:	4b19      	ldr	r3, [pc, #100]	; (8006cd0 <MX_ADC1_Init+0x98>)
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006c72:	4b17      	ldr	r3, [pc, #92]	; (8006cd0 <MX_ADC1_Init+0x98>)
 8006c74:	2200      	movs	r2, #0
 8006c76:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006c78:	4b15      	ldr	r3, [pc, #84]	; (8006cd0 <MX_ADC1_Init+0x98>)
 8006c7a:	4a17      	ldr	r2, [pc, #92]	; (8006cd8 <MX_ADC1_Init+0xa0>)
 8006c7c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006c7e:	4b14      	ldr	r3, [pc, #80]	; (8006cd0 <MX_ADC1_Init+0x98>)
 8006c80:	2200      	movs	r2, #0
 8006c82:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8006c84:	4b12      	ldr	r3, [pc, #72]	; (8006cd0 <MX_ADC1_Init+0x98>)
 8006c86:	2201      	movs	r2, #1
 8006c88:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8006c8a:	4b11      	ldr	r3, [pc, #68]	; (8006cd0 <MX_ADC1_Init+0x98>)
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006c92:	4b0f      	ldr	r3, [pc, #60]	; (8006cd0 <MX_ADC1_Init+0x98>)
 8006c94:	2201      	movs	r2, #1
 8006c96:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006c98:	480d      	ldr	r0, [pc, #52]	; (8006cd0 <MX_ADC1_Init+0x98>)
 8006c9a:	f7fa f9cb 	bl	8001034 <HAL_ADC_Init>
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d001      	beq.n	8006ca8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8006ca4:	f000 fb8a 	bl	80073bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8006ca8:	2308      	movs	r3, #8
 8006caa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8006cac:	2301      	movs	r3, #1
 8006cae:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006cb4:	463b      	mov	r3, r7
 8006cb6:	4619      	mov	r1, r3
 8006cb8:	4805      	ldr	r0, [pc, #20]	; (8006cd0 <MX_ADC1_Init+0x98>)
 8006cba:	f7fa f9ff 	bl	80010bc <HAL_ADC_ConfigChannel>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d001      	beq.n	8006cc8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8006cc4:	f000 fb7a 	bl	80073bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8006cc8:	bf00      	nop
 8006cca:	3710      	adds	r7, #16
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}
 8006cd0:	20001618 	.word	0x20001618
 8006cd4:	40012000 	.word	0x40012000
 8006cd8:	0f000001 	.word	0x0f000001

08006cdc <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8006ce0:	4b16      	ldr	r3, [pc, #88]	; (8006d3c <MX_CAN1_Init+0x60>)
 8006ce2:	4a17      	ldr	r2, [pc, #92]	; (8006d40 <MX_CAN1_Init+0x64>)
 8006ce4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8006ce6:	4b15      	ldr	r3, [pc, #84]	; (8006d3c <MX_CAN1_Init+0x60>)
 8006ce8:	2210      	movs	r2, #16
 8006cea:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8006cec:	4b13      	ldr	r3, [pc, #76]	; (8006d3c <MX_CAN1_Init+0x60>)
 8006cee:	2200      	movs	r2, #0
 8006cf0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8006cf2:	4b12      	ldr	r3, [pc, #72]	; (8006d3c <MX_CAN1_Init+0x60>)
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8006cf8:	4b10      	ldr	r3, [pc, #64]	; (8006d3c <MX_CAN1_Init+0x60>)
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8006cfe:	4b0f      	ldr	r3, [pc, #60]	; (8006d3c <MX_CAN1_Init+0x60>)
 8006d00:	2200      	movs	r2, #0
 8006d02:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8006d04:	4b0d      	ldr	r3, [pc, #52]	; (8006d3c <MX_CAN1_Init+0x60>)
 8006d06:	2200      	movs	r2, #0
 8006d08:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8006d0a:	4b0c      	ldr	r3, [pc, #48]	; (8006d3c <MX_CAN1_Init+0x60>)
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8006d10:	4b0a      	ldr	r3, [pc, #40]	; (8006d3c <MX_CAN1_Init+0x60>)
 8006d12:	2200      	movs	r2, #0
 8006d14:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8006d16:	4b09      	ldr	r3, [pc, #36]	; (8006d3c <MX_CAN1_Init+0x60>)
 8006d18:	2200      	movs	r2, #0
 8006d1a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8006d1c:	4b07      	ldr	r3, [pc, #28]	; (8006d3c <MX_CAN1_Init+0x60>)
 8006d1e:	2200      	movs	r2, #0
 8006d20:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8006d22:	4b06      	ldr	r3, [pc, #24]	; (8006d3c <MX_CAN1_Init+0x60>)
 8006d24:	2200      	movs	r2, #0
 8006d26:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8006d28:	4804      	ldr	r0, [pc, #16]	; (8006d3c <MX_CAN1_Init+0x60>)
 8006d2a:	f7fa fbe7 	bl	80014fc <HAL_CAN_Init>
 8006d2e:	4603      	mov	r3, r0
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d001      	beq.n	8006d38 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8006d34:	f000 fb42 	bl	80073bc <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8006d38:	bf00      	nop
 8006d3a:	bd80      	pop	{r7, pc}
 8006d3c:	200016f0 	.word	0x200016f0
 8006d40:	40006400 	.word	0x40006400

08006d44 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8006d48:	4b06      	ldr	r3, [pc, #24]	; (8006d64 <MX_CRC_Init+0x20>)
 8006d4a:	4a07      	ldr	r2, [pc, #28]	; (8006d68 <MX_CRC_Init+0x24>)
 8006d4c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8006d4e:	4805      	ldr	r0, [pc, #20]	; (8006d64 <MX_CRC_Init+0x20>)
 8006d50:	f7fa fddd 	bl	800190e <HAL_CRC_Init>
 8006d54:	4603      	mov	r3, r0
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d001      	beq.n	8006d5e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8006d5a:	f000 fb2f 	bl	80073bc <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8006d5e:	bf00      	nop
 8006d60:	bd80      	pop	{r7, pc}
 8006d62:	bf00      	nop
 8006d64:	2000157c 	.word	0x2000157c
 8006d68:	40023000 	.word	0x40023000

08006d6c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8006d70:	4b12      	ldr	r3, [pc, #72]	; (8006dbc <MX_I2C1_Init+0x50>)
 8006d72:	4a13      	ldr	r2, [pc, #76]	; (8006dc0 <MX_I2C1_Init+0x54>)
 8006d74:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8006d76:	4b11      	ldr	r3, [pc, #68]	; (8006dbc <MX_I2C1_Init+0x50>)
 8006d78:	4a12      	ldr	r2, [pc, #72]	; (8006dc4 <MX_I2C1_Init+0x58>)
 8006d7a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006d7c:	4b0f      	ldr	r3, [pc, #60]	; (8006dbc <MX_I2C1_Init+0x50>)
 8006d7e:	2200      	movs	r2, #0
 8006d80:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8006d82:	4b0e      	ldr	r3, [pc, #56]	; (8006dbc <MX_I2C1_Init+0x50>)
 8006d84:	2200      	movs	r2, #0
 8006d86:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006d88:	4b0c      	ldr	r3, [pc, #48]	; (8006dbc <MX_I2C1_Init+0x50>)
 8006d8a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006d8e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006d90:	4b0a      	ldr	r3, [pc, #40]	; (8006dbc <MX_I2C1_Init+0x50>)
 8006d92:	2200      	movs	r2, #0
 8006d94:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8006d96:	4b09      	ldr	r3, [pc, #36]	; (8006dbc <MX_I2C1_Init+0x50>)
 8006d98:	2200      	movs	r2, #0
 8006d9a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006d9c:	4b07      	ldr	r3, [pc, #28]	; (8006dbc <MX_I2C1_Init+0x50>)
 8006d9e:	2200      	movs	r2, #0
 8006da0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006da2:	4b06      	ldr	r3, [pc, #24]	; (8006dbc <MX_I2C1_Init+0x50>)
 8006da4:	2200      	movs	r2, #0
 8006da6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006da8:	4804      	ldr	r0, [pc, #16]	; (8006dbc <MX_I2C1_Init+0x50>)
 8006daa:	f7fb fa59 	bl	8002260 <HAL_I2C_Init>
 8006dae:	4603      	mov	r3, r0
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d001      	beq.n	8006db8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8006db4:	f000 fb02 	bl	80073bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8006db8:	bf00      	nop
 8006dba:	bd80      	pop	{r7, pc}
 8006dbc:	20001528 	.word	0x20001528
 8006dc0:	40005400 	.word	0x40005400
 8006dc4:	000186a0 	.word	0x000186a0

08006dc8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8006dcc:	4b17      	ldr	r3, [pc, #92]	; (8006e2c <MX_SPI2_Init+0x64>)
 8006dce:	4a18      	ldr	r2, [pc, #96]	; (8006e30 <MX_SPI2_Init+0x68>)
 8006dd0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8006dd2:	4b16      	ldr	r3, [pc, #88]	; (8006e2c <MX_SPI2_Init+0x64>)
 8006dd4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8006dd8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006dda:	4b14      	ldr	r3, [pc, #80]	; (8006e2c <MX_SPI2_Init+0x64>)
 8006ddc:	2200      	movs	r2, #0
 8006dde:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006de0:	4b12      	ldr	r3, [pc, #72]	; (8006e2c <MX_SPI2_Init+0x64>)
 8006de2:	2200      	movs	r2, #0
 8006de4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006de6:	4b11      	ldr	r3, [pc, #68]	; (8006e2c <MX_SPI2_Init+0x64>)
 8006de8:	2200      	movs	r2, #0
 8006dea:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006dec:	4b0f      	ldr	r3, [pc, #60]	; (8006e2c <MX_SPI2_Init+0x64>)
 8006dee:	2200      	movs	r2, #0
 8006df0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8006df2:	4b0e      	ldr	r3, [pc, #56]	; (8006e2c <MX_SPI2_Init+0x64>)
 8006df4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006df8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8006dfa:	4b0c      	ldr	r3, [pc, #48]	; (8006e2c <MX_SPI2_Init+0x64>)
 8006dfc:	2220      	movs	r2, #32
 8006dfe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006e00:	4b0a      	ldr	r3, [pc, #40]	; (8006e2c <MX_SPI2_Init+0x64>)
 8006e02:	2200      	movs	r2, #0
 8006e04:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006e06:	4b09      	ldr	r3, [pc, #36]	; (8006e2c <MX_SPI2_Init+0x64>)
 8006e08:	2200      	movs	r2, #0
 8006e0a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006e0c:	4b07      	ldr	r3, [pc, #28]	; (8006e2c <MX_SPI2_Init+0x64>)
 8006e0e:	2200      	movs	r2, #0
 8006e10:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8006e12:	4b06      	ldr	r3, [pc, #24]	; (8006e2c <MX_SPI2_Init+0x64>)
 8006e14:	220a      	movs	r2, #10
 8006e16:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006e18:	4804      	ldr	r0, [pc, #16]	; (8006e2c <MX_SPI2_Init+0x64>)
 8006e1a:	f7fb ffa1 	bl	8002d60 <HAL_SPI_Init>
 8006e1e:	4603      	mov	r3, r0
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d001      	beq.n	8006e28 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8006e24:	f000 faca 	bl	80073bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006e28:	bf00      	nop
 8006e2a:	bd80      	pop	{r7, pc}
 8006e2c:	200013fc 	.word	0x200013fc
 8006e30:	40003800 	.word	0x40003800

08006e34 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b08a      	sub	sp, #40	; 0x28
 8006e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006e3a:	f107 0320 	add.w	r3, r7, #32
 8006e3e:	2200      	movs	r2, #0
 8006e40:	601a      	str	r2, [r3, #0]
 8006e42:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006e44:	1d3b      	adds	r3, r7, #4
 8006e46:	2200      	movs	r2, #0
 8006e48:	601a      	str	r2, [r3, #0]
 8006e4a:	605a      	str	r2, [r3, #4]
 8006e4c:	609a      	str	r2, [r3, #8]
 8006e4e:	60da      	str	r2, [r3, #12]
 8006e50:	611a      	str	r2, [r3, #16]
 8006e52:	615a      	str	r2, [r3, #20]
 8006e54:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8006e56:	4b30      	ldr	r3, [pc, #192]	; (8006f18 <MX_TIM2_Init+0xe4>)
 8006e58:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006e5c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 41;
 8006e5e:	4b2e      	ldr	r3, [pc, #184]	; (8006f18 <MX_TIM2_Init+0xe4>)
 8006e60:	2229      	movs	r2, #41	; 0x29
 8006e62:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006e64:	4b2c      	ldr	r3, [pc, #176]	; (8006f18 <MX_TIM2_Init+0xe4>)
 8006e66:	2200      	movs	r2, #0
 8006e68:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8006e6a:	4b2b      	ldr	r3, [pc, #172]	; (8006f18 <MX_TIM2_Init+0xe4>)
 8006e6c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006e70:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006e72:	4b29      	ldr	r3, [pc, #164]	; (8006f18 <MX_TIM2_Init+0xe4>)
 8006e74:	2200      	movs	r2, #0
 8006e76:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006e78:	4b27      	ldr	r3, [pc, #156]	; (8006f18 <MX_TIM2_Init+0xe4>)
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8006e7e:	4826      	ldr	r0, [pc, #152]	; (8006f18 <MX_TIM2_Init+0xe4>)
 8006e80:	f7fc fb9a 	bl	80035b8 <HAL_TIM_PWM_Init>
 8006e84:	4603      	mov	r3, r0
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d001      	beq.n	8006e8e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8006e8a:	f000 fa97 	bl	80073bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006e92:	2300      	movs	r3, #0
 8006e94:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006e96:	f107 0320 	add.w	r3, r7, #32
 8006e9a:	4619      	mov	r1, r3
 8006e9c:	481e      	ldr	r0, [pc, #120]	; (8006f18 <MX_TIM2_Init+0xe4>)
 8006e9e:	f7fd fa97 	bl	80043d0 <HAL_TIMEx_MasterConfigSynchronization>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d001      	beq.n	8006eac <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8006ea8:	f000 fa88 	bl	80073bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006eac:	2360      	movs	r3, #96	; 0x60
 8006eae:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 8006eb0:	2364      	movs	r3, #100	; 0x64
 8006eb2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8006eb4:	2302      	movs	r3, #2
 8006eb6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006eb8:	2300      	movs	r3, #0
 8006eba:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006ebc:	1d3b      	adds	r3, r7, #4
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	4815      	ldr	r0, [pc, #84]	; (8006f18 <MX_TIM2_Init+0xe4>)
 8006ec4:	f7fc fe22 	bl	8003b0c <HAL_TIM_PWM_ConfigChannel>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d001      	beq.n	8006ed2 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8006ece:	f000 fa75 	bl	80073bc <Error_Handler>
  }
  sConfigOC.Pulse = 10;
 8006ed2:	230a      	movs	r3, #10
 8006ed4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006ed6:	1d3b      	adds	r3, r7, #4
 8006ed8:	2204      	movs	r2, #4
 8006eda:	4619      	mov	r1, r3
 8006edc:	480e      	ldr	r0, [pc, #56]	; (8006f18 <MX_TIM2_Init+0xe4>)
 8006ede:	f7fc fe15 	bl	8003b0c <HAL_TIM_PWM_ConfigChannel>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d001      	beq.n	8006eec <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8006ee8:	f000 fa68 	bl	80073bc <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8006eec:	2300      	movs	r3, #0
 8006eee:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006ef4:	1d3b      	adds	r3, r7, #4
 8006ef6:	2208      	movs	r2, #8
 8006ef8:	4619      	mov	r1, r3
 8006efa:	4807      	ldr	r0, [pc, #28]	; (8006f18 <MX_TIM2_Init+0xe4>)
 8006efc:	f7fc fe06 	bl	8003b0c <HAL_TIM_PWM_ConfigChannel>
 8006f00:	4603      	mov	r3, r0
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d001      	beq.n	8006f0a <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8006f06:	f000 fa59 	bl	80073bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8006f0a:	4803      	ldr	r0, [pc, #12]	; (8006f18 <MX_TIM2_Init+0xe4>)
 8006f0c:	f001 fc88 	bl	8008820 <HAL_TIM_MspPostInit>

}
 8006f10:	bf00      	nop
 8006f12:	3728      	adds	r7, #40	; 0x28
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}
 8006f18:	200016a4 	.word	0x200016a4

08006f1c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b08c      	sub	sp, #48	; 0x30
 8006f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006f22:	f107 030c 	add.w	r3, r7, #12
 8006f26:	2224      	movs	r2, #36	; 0x24
 8006f28:	2100      	movs	r1, #0
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f003 fadd 	bl	800a4ea <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006f30:	1d3b      	adds	r3, r7, #4
 8006f32:	2200      	movs	r2, #0
 8006f34:	601a      	str	r2, [r3, #0]
 8006f36:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006f38:	4b20      	ldr	r3, [pc, #128]	; (8006fbc <MX_TIM3_Init+0xa0>)
 8006f3a:	4a21      	ldr	r2, [pc, #132]	; (8006fc0 <MX_TIM3_Init+0xa4>)
 8006f3c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8006f3e:	4b1f      	ldr	r3, [pc, #124]	; (8006fbc <MX_TIM3_Init+0xa0>)
 8006f40:	2200      	movs	r2, #0
 8006f42:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006f44:	4b1d      	ldr	r3, [pc, #116]	; (8006fbc <MX_TIM3_Init+0xa0>)
 8006f46:	2200      	movs	r2, #0
 8006f48:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8006f4a:	4b1c      	ldr	r3, [pc, #112]	; (8006fbc <MX_TIM3_Init+0xa0>)
 8006f4c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006f50:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006f52:	4b1a      	ldr	r3, [pc, #104]	; (8006fbc <MX_TIM3_Init+0xa0>)
 8006f54:	2200      	movs	r2, #0
 8006f56:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006f58:	4b18      	ldr	r3, [pc, #96]	; (8006fbc <MX_TIM3_Init+0xa0>)
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006f62:	2300      	movs	r3, #0
 8006f64:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006f66:	2301      	movs	r3, #1
 8006f68:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006f6e:	2300      	movs	r3, #0
 8006f70:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006f72:	2300      	movs	r3, #0
 8006f74:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006f76:	2301      	movs	r3, #1
 8006f78:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8006f82:	f107 030c 	add.w	r3, r7, #12
 8006f86:	4619      	mov	r1, r3
 8006f88:	480c      	ldr	r0, [pc, #48]	; (8006fbc <MX_TIM3_Init+0xa0>)
 8006f8a:	f7fc fc7c 	bl	8003886 <HAL_TIM_Encoder_Init>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d001      	beq.n	8006f98 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8006f94:	f000 fa12 	bl	80073bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006fa0:	1d3b      	adds	r3, r7, #4
 8006fa2:	4619      	mov	r1, r3
 8006fa4:	4805      	ldr	r0, [pc, #20]	; (8006fbc <MX_TIM3_Init+0xa0>)
 8006fa6:	f7fd fa13 	bl	80043d0 <HAL_TIMEx_MasterConfigSynchronization>
 8006faa:	4603      	mov	r3, r0
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d001      	beq.n	8006fb4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8006fb0:	f000 fa04 	bl	80073bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8006fb4:	bf00      	nop
 8006fb6:	3730      	adds	r7, #48	; 0x30
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}
 8006fbc:	2000158c 	.word	0x2000158c
 8006fc0:	40000400 	.word	0x40000400

08006fc4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b08a      	sub	sp, #40	; 0x28
 8006fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006fca:	f107 0320 	add.w	r3, r7, #32
 8006fce:	2200      	movs	r2, #0
 8006fd0:	601a      	str	r2, [r3, #0]
 8006fd2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006fd4:	1d3b      	adds	r3, r7, #4
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	601a      	str	r2, [r3, #0]
 8006fda:	605a      	str	r2, [r3, #4]
 8006fdc:	609a      	str	r2, [r3, #8]
 8006fde:	60da      	str	r2, [r3, #12]
 8006fe0:	611a      	str	r2, [r3, #16]
 8006fe2:	615a      	str	r2, [r3, #20]
 8006fe4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8006fe6:	4b27      	ldr	r3, [pc, #156]	; (8007084 <MX_TIM4_Init+0xc0>)
 8006fe8:	4a27      	ldr	r2, [pc, #156]	; (8007088 <MX_TIM4_Init+0xc4>)
 8006fea:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8006fec:	4b25      	ldr	r3, [pc, #148]	; (8007084 <MX_TIM4_Init+0xc0>)
 8006fee:	2200      	movs	r2, #0
 8006ff0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006ff2:	4b24      	ldr	r3, [pc, #144]	; (8007084 <MX_TIM4_Init+0xc0>)
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8006ff8:	4b22      	ldr	r3, [pc, #136]	; (8007084 <MX_TIM4_Init+0xc0>)
 8006ffa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006ffe:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007000:	4b20      	ldr	r3, [pc, #128]	; (8007084 <MX_TIM4_Init+0xc0>)
 8007002:	2200      	movs	r2, #0
 8007004:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007006:	4b1f      	ldr	r3, [pc, #124]	; (8007084 <MX_TIM4_Init+0xc0>)
 8007008:	2200      	movs	r2, #0
 800700a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800700c:	481d      	ldr	r0, [pc, #116]	; (8007084 <MX_TIM4_Init+0xc0>)
 800700e:	f7fc fad3 	bl	80035b8 <HAL_TIM_PWM_Init>
 8007012:	4603      	mov	r3, r0
 8007014:	2b00      	cmp	r3, #0
 8007016:	d001      	beq.n	800701c <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8007018:	f000 f9d0 	bl	80073bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800701c:	2300      	movs	r3, #0
 800701e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007020:	2300      	movs	r3, #0
 8007022:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8007024:	f107 0320 	add.w	r3, r7, #32
 8007028:	4619      	mov	r1, r3
 800702a:	4816      	ldr	r0, [pc, #88]	; (8007084 <MX_TIM4_Init+0xc0>)
 800702c:	f7fd f9d0 	bl	80043d0 <HAL_TIMEx_MasterConfigSynchronization>
 8007030:	4603      	mov	r3, r0
 8007032:	2b00      	cmp	r3, #0
 8007034:	d001      	beq.n	800703a <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8007036:	f000 f9c1 	bl	80073bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800703a:	2360      	movs	r3, #96	; 0x60
 800703c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800703e:	2300      	movs	r3, #0
 8007040:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007042:	2300      	movs	r3, #0
 8007044:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007046:	2300      	movs	r3, #0
 8007048:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800704a:	1d3b      	adds	r3, r7, #4
 800704c:	2200      	movs	r2, #0
 800704e:	4619      	mov	r1, r3
 8007050:	480c      	ldr	r0, [pc, #48]	; (8007084 <MX_TIM4_Init+0xc0>)
 8007052:	f7fc fd5b 	bl	8003b0c <HAL_TIM_PWM_ConfigChannel>
 8007056:	4603      	mov	r3, r0
 8007058:	2b00      	cmp	r3, #0
 800705a:	d001      	beq.n	8007060 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 800705c:	f000 f9ae 	bl	80073bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8007060:	1d3b      	adds	r3, r7, #4
 8007062:	2204      	movs	r2, #4
 8007064:	4619      	mov	r1, r3
 8007066:	4807      	ldr	r0, [pc, #28]	; (8007084 <MX_TIM4_Init+0xc0>)
 8007068:	f7fc fd50 	bl	8003b0c <HAL_TIM_PWM_ConfigChannel>
 800706c:	4603      	mov	r3, r0
 800706e:	2b00      	cmp	r3, #0
 8007070:	d001      	beq.n	8007076 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8007072:	f000 f9a3 	bl	80073bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8007076:	4803      	ldr	r0, [pc, #12]	; (8007084 <MX_TIM4_Init+0xc0>)
 8007078:	f001 fbd2 	bl	8008820 <HAL_TIM_MspPostInit>

}
 800707c:	bf00      	nop
 800707e:	3728      	adds	r7, #40	; 0x28
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}
 8007084:	2000149c 	.word	0x2000149c
 8007088:	40000800 	.word	0x40000800

0800708c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b086      	sub	sp, #24
 8007090:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007092:	f107 0310 	add.w	r3, r7, #16
 8007096:	2200      	movs	r2, #0
 8007098:	601a      	str	r2, [r3, #0]
 800709a:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800709c:	463b      	mov	r3, r7
 800709e:	2200      	movs	r2, #0
 80070a0:	601a      	str	r2, [r3, #0]
 80070a2:	605a      	str	r2, [r3, #4]
 80070a4:	609a      	str	r2, [r3, #8]
 80070a6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80070a8:	4b27      	ldr	r3, [pc, #156]	; (8007148 <MX_TIM8_Init+0xbc>)
 80070aa:	4a28      	ldr	r2, [pc, #160]	; (800714c <MX_TIM8_Init+0xc0>)
 80070ac:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80070ae:	4b26      	ldr	r3, [pc, #152]	; (8007148 <MX_TIM8_Init+0xbc>)
 80070b0:	2200      	movs	r2, #0
 80070b2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80070b4:	4b24      	ldr	r3, [pc, #144]	; (8007148 <MX_TIM8_Init+0xbc>)
 80070b6:	2200      	movs	r2, #0
 80070b8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80070ba:	4b23      	ldr	r3, [pc, #140]	; (8007148 <MX_TIM8_Init+0xbc>)
 80070bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80070c0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80070c2:	4b21      	ldr	r3, [pc, #132]	; (8007148 <MX_TIM8_Init+0xbc>)
 80070c4:	2200      	movs	r2, #0
 80070c6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80070c8:	4b1f      	ldr	r3, [pc, #124]	; (8007148 <MX_TIM8_Init+0xbc>)
 80070ca:	2200      	movs	r2, #0
 80070cc:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80070ce:	4b1e      	ldr	r3, [pc, #120]	; (8007148 <MX_TIM8_Init+0xbc>)
 80070d0:	2200      	movs	r2, #0
 80070d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 80070d4:	481c      	ldr	r0, [pc, #112]	; (8007148 <MX_TIM8_Init+0xbc>)
 80070d6:	f7fc fb87 	bl	80037e8 <HAL_TIM_IC_Init>
 80070da:	4603      	mov	r3, r0
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d001      	beq.n	80070e4 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 80070e0:	f000 f96c 	bl	80073bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80070e4:	2300      	movs	r3, #0
 80070e6:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80070e8:	2300      	movs	r3, #0
 80070ea:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80070ec:	f107 0310 	add.w	r3, r7, #16
 80070f0:	4619      	mov	r1, r3
 80070f2:	4815      	ldr	r0, [pc, #84]	; (8007148 <MX_TIM8_Init+0xbc>)
 80070f4:	f7fd f96c 	bl	80043d0 <HAL_TIMEx_MasterConfigSynchronization>
 80070f8:	4603      	mov	r3, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d001      	beq.n	8007102 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 80070fe:	f000 f95d 	bl	80073bc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8007102:	2300      	movs	r3, #0
 8007104:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8007106:	2301      	movs	r3, #1
 8007108:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800710a:	2300      	movs	r3, #0
 800710c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800710e:	2300      	movs	r3, #0
 8007110:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8007112:	463b      	mov	r3, r7
 8007114:	2200      	movs	r2, #0
 8007116:	4619      	mov	r1, r3
 8007118:	480b      	ldr	r0, [pc, #44]	; (8007148 <MX_TIM8_Init+0xbc>)
 800711a:	f7fc fc5a 	bl	80039d2 <HAL_TIM_IC_ConfigChannel>
 800711e:	4603      	mov	r3, r0
 8007120:	2b00      	cmp	r3, #0
 8007122:	d001      	beq.n	8007128 <MX_TIM8_Init+0x9c>
  {
    Error_Handler();
 8007124:	f000 f94a 	bl	80073bc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8007128:	463b      	mov	r3, r7
 800712a:	2204      	movs	r2, #4
 800712c:	4619      	mov	r1, r3
 800712e:	4806      	ldr	r0, [pc, #24]	; (8007148 <MX_TIM8_Init+0xbc>)
 8007130:	f7fc fc4f 	bl	80039d2 <HAL_TIM_IC_ConfigChannel>
 8007134:	4603      	mov	r3, r0
 8007136:	2b00      	cmp	r3, #0
 8007138:	d001      	beq.n	800713e <MX_TIM8_Init+0xb2>
  {
    Error_Handler();
 800713a:	f000 f93f 	bl	80073bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800713e:	bf00      	nop
 8007140:	3718      	adds	r7, #24
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}
 8007146:	bf00      	nop
 8007148:	20001454 	.word	0x20001454
 800714c:	40010400 	.word	0x40010400

08007150 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8007154:	4b11      	ldr	r3, [pc, #68]	; (800719c <MX_UART5_Init+0x4c>)
 8007156:	4a12      	ldr	r2, [pc, #72]	; (80071a0 <MX_UART5_Init+0x50>)
 8007158:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800715a:	4b10      	ldr	r3, [pc, #64]	; (800719c <MX_UART5_Init+0x4c>)
 800715c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007160:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8007162:	4b0e      	ldr	r3, [pc, #56]	; (800719c <MX_UART5_Init+0x4c>)
 8007164:	2200      	movs	r2, #0
 8007166:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8007168:	4b0c      	ldr	r3, [pc, #48]	; (800719c <MX_UART5_Init+0x4c>)
 800716a:	2200      	movs	r2, #0
 800716c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800716e:	4b0b      	ldr	r3, [pc, #44]	; (800719c <MX_UART5_Init+0x4c>)
 8007170:	2200      	movs	r2, #0
 8007172:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8007174:	4b09      	ldr	r3, [pc, #36]	; (800719c <MX_UART5_Init+0x4c>)
 8007176:	220c      	movs	r2, #12
 8007178:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800717a:	4b08      	ldr	r3, [pc, #32]	; (800719c <MX_UART5_Init+0x4c>)
 800717c:	2200      	movs	r2, #0
 800717e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8007180:	4b06      	ldr	r3, [pc, #24]	; (800719c <MX_UART5_Init+0x4c>)
 8007182:	2200      	movs	r2, #0
 8007184:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8007186:	4805      	ldr	r0, [pc, #20]	; (800719c <MX_UART5_Init+0x4c>)
 8007188:	f7fd f99e 	bl	80044c8 <HAL_UART_Init>
 800718c:	4603      	mov	r3, r0
 800718e:	2b00      	cmp	r3, #0
 8007190:	d001      	beq.n	8007196 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8007192:	f000 f913 	bl	80073bc <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8007196:	bf00      	nop
 8007198:	bd80      	pop	{r7, pc}
 800719a:	bf00      	nop
 800719c:	200015d4 	.word	0x200015d4
 80071a0:	40005000 	.word	0x40005000

080071a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80071a8:	4b11      	ldr	r3, [pc, #68]	; (80071f0 <MX_USART1_UART_Init+0x4c>)
 80071aa:	4a12      	ldr	r2, [pc, #72]	; (80071f4 <MX_USART1_UART_Init+0x50>)
 80071ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80071ae:	4b10      	ldr	r3, [pc, #64]	; (80071f0 <MX_USART1_UART_Init+0x4c>)
 80071b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80071b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80071b6:	4b0e      	ldr	r3, [pc, #56]	; (80071f0 <MX_USART1_UART_Init+0x4c>)
 80071b8:	2200      	movs	r2, #0
 80071ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80071bc:	4b0c      	ldr	r3, [pc, #48]	; (80071f0 <MX_USART1_UART_Init+0x4c>)
 80071be:	2200      	movs	r2, #0
 80071c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80071c2:	4b0b      	ldr	r3, [pc, #44]	; (80071f0 <MX_USART1_UART_Init+0x4c>)
 80071c4:	2200      	movs	r2, #0
 80071c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80071c8:	4b09      	ldr	r3, [pc, #36]	; (80071f0 <MX_USART1_UART_Init+0x4c>)
 80071ca:	220c      	movs	r2, #12
 80071cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80071ce:	4b08      	ldr	r3, [pc, #32]	; (80071f0 <MX_USART1_UART_Init+0x4c>)
 80071d0:	2200      	movs	r2, #0
 80071d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80071d4:	4b06      	ldr	r3, [pc, #24]	; (80071f0 <MX_USART1_UART_Init+0x4c>)
 80071d6:	2200      	movs	r2, #0
 80071d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80071da:	4805      	ldr	r0, [pc, #20]	; (80071f0 <MX_USART1_UART_Init+0x4c>)
 80071dc:	f7fd f974 	bl	80044c8 <HAL_UART_Init>
 80071e0:	4603      	mov	r3, r0
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d001      	beq.n	80071ea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80071e6:	f000 f8e9 	bl	80073bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80071ea:	bf00      	nop
 80071ec:	bd80      	pop	{r7, pc}
 80071ee:	bf00      	nop
 80071f0:	20001660 	.word	0x20001660
 80071f4:	40011000 	.word	0x40011000

080071f8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80071fc:	4b11      	ldr	r3, [pc, #68]	; (8007244 <MX_USART3_UART_Init+0x4c>)
 80071fe:	4a12      	ldr	r2, [pc, #72]	; (8007248 <MX_USART3_UART_Init+0x50>)
 8007200:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8007202:	4b10      	ldr	r3, [pc, #64]	; (8007244 <MX_USART3_UART_Init+0x4c>)
 8007204:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007208:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800720a:	4b0e      	ldr	r3, [pc, #56]	; (8007244 <MX_USART3_UART_Init+0x4c>)
 800720c:	2200      	movs	r2, #0
 800720e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8007210:	4b0c      	ldr	r3, [pc, #48]	; (8007244 <MX_USART3_UART_Init+0x4c>)
 8007212:	2200      	movs	r2, #0
 8007214:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8007216:	4b0b      	ldr	r3, [pc, #44]	; (8007244 <MX_USART3_UART_Init+0x4c>)
 8007218:	2200      	movs	r2, #0
 800721a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800721c:	4b09      	ldr	r3, [pc, #36]	; (8007244 <MX_USART3_UART_Init+0x4c>)
 800721e:	220c      	movs	r2, #12
 8007220:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007222:	4b08      	ldr	r3, [pc, #32]	; (8007244 <MX_USART3_UART_Init+0x4c>)
 8007224:	2200      	movs	r2, #0
 8007226:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8007228:	4b06      	ldr	r3, [pc, #24]	; (8007244 <MX_USART3_UART_Init+0x4c>)
 800722a:	2200      	movs	r2, #0
 800722c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800722e:	4805      	ldr	r0, [pc, #20]	; (8007244 <MX_USART3_UART_Init+0x4c>)
 8007230:	f7fd f94a 	bl	80044c8 <HAL_UART_Init>
 8007234:	4603      	mov	r3, r0
 8007236:	2b00      	cmp	r3, #0
 8007238:	d001      	beq.n	800723e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800723a:	f000 f8bf 	bl	80073bc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800723e:	bf00      	nop
 8007240:	bd80      	pop	{r7, pc}
 8007242:	bf00      	nop
 8007244:	200014e4 	.word	0x200014e4
 8007248:	40004800 	.word	0x40004800

0800724c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b08a      	sub	sp, #40	; 0x28
 8007250:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007252:	f107 0314 	add.w	r3, r7, #20
 8007256:	2200      	movs	r2, #0
 8007258:	601a      	str	r2, [r3, #0]
 800725a:	605a      	str	r2, [r3, #4]
 800725c:	609a      	str	r2, [r3, #8]
 800725e:	60da      	str	r2, [r3, #12]
 8007260:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007262:	2300      	movs	r3, #0
 8007264:	613b      	str	r3, [r7, #16]
 8007266:	4a49      	ldr	r2, [pc, #292]	; (800738c <MX_GPIO_Init+0x140>)
 8007268:	4b48      	ldr	r3, [pc, #288]	; (800738c <MX_GPIO_Init+0x140>)
 800726a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800726c:	f043 0304 	orr.w	r3, r3, #4
 8007270:	6313      	str	r3, [r2, #48]	; 0x30
 8007272:	4b46      	ldr	r3, [pc, #280]	; (800738c <MX_GPIO_Init+0x140>)
 8007274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007276:	f003 0304 	and.w	r3, r3, #4
 800727a:	613b      	str	r3, [r7, #16]
 800727c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800727e:	2300      	movs	r3, #0
 8007280:	60fb      	str	r3, [r7, #12]
 8007282:	4a42      	ldr	r2, [pc, #264]	; (800738c <MX_GPIO_Init+0x140>)
 8007284:	4b41      	ldr	r3, [pc, #260]	; (800738c <MX_GPIO_Init+0x140>)
 8007286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007288:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800728c:	6313      	str	r3, [r2, #48]	; 0x30
 800728e:	4b3f      	ldr	r3, [pc, #252]	; (800738c <MX_GPIO_Init+0x140>)
 8007290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007292:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007296:	60fb      	str	r3, [r7, #12]
 8007298:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800729a:	2300      	movs	r3, #0
 800729c:	60bb      	str	r3, [r7, #8]
 800729e:	4a3b      	ldr	r2, [pc, #236]	; (800738c <MX_GPIO_Init+0x140>)
 80072a0:	4b3a      	ldr	r3, [pc, #232]	; (800738c <MX_GPIO_Init+0x140>)
 80072a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072a4:	f043 0301 	orr.w	r3, r3, #1
 80072a8:	6313      	str	r3, [r2, #48]	; 0x30
 80072aa:	4b38      	ldr	r3, [pc, #224]	; (800738c <MX_GPIO_Init+0x140>)
 80072ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072ae:	f003 0301 	and.w	r3, r3, #1
 80072b2:	60bb      	str	r3, [r7, #8]
 80072b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80072b6:	2300      	movs	r3, #0
 80072b8:	607b      	str	r3, [r7, #4]
 80072ba:	4a34      	ldr	r2, [pc, #208]	; (800738c <MX_GPIO_Init+0x140>)
 80072bc:	4b33      	ldr	r3, [pc, #204]	; (800738c <MX_GPIO_Init+0x140>)
 80072be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072c0:	f043 0302 	orr.w	r3, r3, #2
 80072c4:	6313      	str	r3, [r2, #48]	; 0x30
 80072c6:	4b31      	ldr	r3, [pc, #196]	; (800738c <MX_GPIO_Init+0x140>)
 80072c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072ca:	f003 0302 	and.w	r3, r3, #2
 80072ce:	607b      	str	r3, [r7, #4]
 80072d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80072d2:	2300      	movs	r3, #0
 80072d4:	603b      	str	r3, [r7, #0]
 80072d6:	4a2d      	ldr	r2, [pc, #180]	; (800738c <MX_GPIO_Init+0x140>)
 80072d8:	4b2c      	ldr	r3, [pc, #176]	; (800738c <MX_GPIO_Init+0x140>)
 80072da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072dc:	f043 0308 	orr.w	r3, r3, #8
 80072e0:	6313      	str	r3, [r2, #48]	; 0x30
 80072e2:	4b2a      	ldr	r3, [pc, #168]	; (800738c <MX_GPIO_Init+0x140>)
 80072e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072e6:	f003 0308 	and.w	r3, r3, #8
 80072ea:	603b      	str	r3, [r7, #0]
 80072ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Bypass_CH1_INH_Pin|Bypass_CH2_INH_Pin|LED1_Pin|RS485_ST_Pin, GPIO_PIN_RESET);
 80072ee:	2200      	movs	r2, #0
 80072f0:	f248 1130 	movw	r1, #33072	; 0x8130
 80072f4:	4826      	ldr	r0, [pc, #152]	; (8007390 <MX_GPIO_Init+0x144>)
 80072f6:	f7fa ff7f 	bl	80021f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ESP_RESET_Pin|SPI2_CS1_Pin|SPI2_CS2_Pin|SPI2_CS3_Pin
 80072fa:	2200      	movs	r2, #0
 80072fc:	f64f 0104 	movw	r1, #63492	; 0xf804
 8007300:	4824      	ldr	r0, [pc, #144]	; (8007394 <MX_GPIO_Init+0x148>)
 8007302:	f7fa ff79 	bl	80021f8 <HAL_GPIO_WritePin>
                          |SPI2_CS4_Pin|SPI2_CS5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI2_CS6_Pin|SPI2_CS7_Pin, GPIO_PIN_RESET);
 8007306:	2200      	movs	r2, #0
 8007308:	f44f 7140 	mov.w	r1, #768	; 0x300
 800730c:	4822      	ldr	r0, [pc, #136]	; (8007398 <MX_GPIO_Init+0x14c>)
 800730e:	f7fa ff73 	bl	80021f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Bypass_CH1_INH_Pin Bypass_CH2_INH_Pin LED1_Pin RS485_ST_Pin */
  GPIO_InitStruct.Pin = Bypass_CH1_INH_Pin|Bypass_CH2_INH_Pin|LED1_Pin|RS485_ST_Pin;
 8007312:	f248 1330 	movw	r3, #33072	; 0x8130
 8007316:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007318:	2301      	movs	r3, #1
 800731a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800731c:	2300      	movs	r3, #0
 800731e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007320:	2300      	movs	r3, #0
 8007322:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007324:	f107 0314 	add.w	r3, r7, #20
 8007328:	4619      	mov	r1, r3
 800732a:	4819      	ldr	r0, [pc, #100]	; (8007390 <MX_GPIO_Init+0x144>)
 800732c:	f7fa fdca 	bl	8001ec4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENK_SW_Pin */
  GPIO_InitStruct.Pin = ENK_SW_Pin;
 8007330:	2310      	movs	r3, #16
 8007332:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007334:	2300      	movs	r3, #0
 8007336:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007338:	2300      	movs	r3, #0
 800733a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENK_SW_GPIO_Port, &GPIO_InitStruct);
 800733c:	f107 0314 	add.w	r3, r7, #20
 8007340:	4619      	mov	r1, r3
 8007342:	4815      	ldr	r0, [pc, #84]	; (8007398 <MX_GPIO_Init+0x14c>)
 8007344:	f7fa fdbe 	bl	8001ec4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ESP_RESET_Pin SPI2_CS1_Pin SPI2_CS2_Pin SPI2_CS3_Pin
                           SPI2_CS4_Pin SPI2_CS5_Pin */
  GPIO_InitStruct.Pin = ESP_RESET_Pin|SPI2_CS1_Pin|SPI2_CS2_Pin|SPI2_CS3_Pin
 8007348:	f64f 0304 	movw	r3, #63492	; 0xf804
 800734c:	617b      	str	r3, [r7, #20]
                          |SPI2_CS4_Pin|SPI2_CS5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800734e:	2301      	movs	r3, #1
 8007350:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007352:	2300      	movs	r3, #0
 8007354:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007356:	2300      	movs	r3, #0
 8007358:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800735a:	f107 0314 	add.w	r3, r7, #20
 800735e:	4619      	mov	r1, r3
 8007360:	480c      	ldr	r0, [pc, #48]	; (8007394 <MX_GPIO_Init+0x148>)
 8007362:	f7fa fdaf 	bl	8001ec4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_CS6_Pin SPI2_CS7_Pin */
  GPIO_InitStruct.Pin = SPI2_CS6_Pin|SPI2_CS7_Pin;
 8007366:	f44f 7340 	mov.w	r3, #768	; 0x300
 800736a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800736c:	2301      	movs	r3, #1
 800736e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007370:	2300      	movs	r3, #0
 8007372:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007374:	2300      	movs	r3, #0
 8007376:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007378:	f107 0314 	add.w	r3, r7, #20
 800737c:	4619      	mov	r1, r3
 800737e:	4806      	ldr	r0, [pc, #24]	; (8007398 <MX_GPIO_Init+0x14c>)
 8007380:	f7fa fda0 	bl	8001ec4 <HAL_GPIO_Init>

}
 8007384:	bf00      	nop
 8007386:	3728      	adds	r7, #40	; 0x28
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}
 800738c:	40023800 	.word	0x40023800
 8007390:	40020000 	.word	0x40020000
 8007394:	40020400 	.word	0x40020400
 8007398:	40020800 	.word	0x40020800

0800739c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b082      	sub	sp, #8
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(100);
 80073a4:	2064      	movs	r0, #100	; 0x64
 80073a6:	f7fe f8a8 	bl	80054fa <osDelay>
    HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80073aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80073ae:	4802      	ldr	r0, [pc, #8]	; (80073b8 <StartDefaultTask+0x1c>)
 80073b0:	f7fa ff3b 	bl	800222a <HAL_GPIO_TogglePin>
    osDelay(100);
 80073b4:	e7f6      	b.n	80073a4 <StartDefaultTask+0x8>
 80073b6:	bf00      	nop
 80073b8:	40020000 	.word	0x40020000

080073bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80073bc:	b480      	push	{r7}
 80073be:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80073c0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80073c2:	e7fe      	b.n	80073c2 <Error_Handler+0x6>

080073c4 <nextionTrace>:

/*
 *
 */
void nextionTrace(const char* format, ...)
{
 80073c4:	b40f      	push	{r0, r1, r2, r3}
 80073c6:	b580      	push	{r7, lr}
 80073c8:	b09c      	sub	sp, #112	; 0x70
 80073ca:	af00      	add	r7, sp, #0
	int len = 100;
 80073cc:	2364      	movs	r3, #100	; 0x64
 80073ce:	66fb      	str	r3, [r7, #108]	; 0x6c
	va_list args;
	uint8_t txData[100]={0};
 80073d0:	463b      	mov	r3, r7
 80073d2:	2264      	movs	r2, #100	; 0x64
 80073d4:	2100      	movs	r1, #0
 80073d6:	4618      	mov	r0, r3
 80073d8:	f003 f887 	bl	800a4ea <memset>
	va_start(args, format);
 80073dc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80073e0:	667b      	str	r3, [r7, #100]	; 0x64
	len = vsnprintf((char*)txData, len, format, args);
 80073e2:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80073e4:	4638      	mov	r0, r7
 80073e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80073e8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80073ea:	f003 fda9 	bl	800af40 <vsnprintf>
 80073ee:	66f8      	str	r0, [r7, #108]	; 0x6c

	char* ptr = strchr((char*)txData, '\0');
 80073f0:	463b      	mov	r3, r7
 80073f2:	2100      	movs	r1, #0
 80073f4:	4618      	mov	r0, r3
 80073f6:	f003 f89e 	bl	800a536 <strchr>
 80073fa:	66b8      	str	r0, [r7, #104]	; 0x68
	*ptr = 0xff;
 80073fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80073fe:	22ff      	movs	r2, #255	; 0xff
 8007400:	701a      	strb	r2, [r3, #0]
	*(ptr+1) = 0xff;
 8007402:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007404:	3301      	adds	r3, #1
 8007406:	22ff      	movs	r2, #255	; 0xff
 8007408:	701a      	strb	r2, [r3, #0]
	*(ptr+2) = 0xff;
 800740a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800740c:	3302      	adds	r3, #2
 800740e:	22ff      	movs	r2, #255	; 0xff
 8007410:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart1, (uint8_t*)txData, len+3,10);
 8007412:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007414:	b29b      	uxth	r3, r3
 8007416:	3303      	adds	r3, #3
 8007418:	b29a      	uxth	r2, r3
 800741a:	4639      	mov	r1, r7
 800741c:	230a      	movs	r3, #10
 800741e:	4807      	ldr	r0, [pc, #28]	; (800743c <nextionTrace+0x78>)
 8007420:	f7fd f89f 	bl	8004562 <HAL_UART_Transmit>

	HAL_UART_Receive_IT(&huart1, &RxDataUsart1, 1);
 8007424:	2201      	movs	r2, #1
 8007426:	4906      	ldr	r1, [pc, #24]	; (8007440 <nextionTrace+0x7c>)
 8007428:	4804      	ldr	r0, [pc, #16]	; (800743c <nextionTrace+0x78>)
 800742a:	f7fd f92b 	bl	8004684 <HAL_UART_Receive_IT>
}
 800742e:	bf00      	nop
 8007430:	3770      	adds	r7, #112	; 0x70
 8007432:	46bd      	mov	sp, r7
 8007434:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007438:	b004      	add	sp, #16
 800743a:	4770      	bx	lr
 800743c:	20001660 	.word	0x20001660
 8007440:	20001718 	.word	0x20001718

08007444 <odczytHarmonogramWdomu>:

/*
 *
 */
void odczytHarmonogramWdomu(char* buf)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b084      	sub	sp, #16
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
	timeTablePlanner_t* tTP = GetTimeTablePlanner();
 800744c:	f7ff f8fc 	bl	8006648 <GetTimeTablePlanner>
 8007450:	60f8      	str	r0, [r7, #12]
	memcpy(&(tTP->plan[planner_wDomu]), buf, 24*7);
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	22a8      	movs	r2, #168	; 0xa8
 8007456:	6879      	ldr	r1, [r7, #4]
 8007458:	4618      	mov	r0, r3
 800745a:	f003 f83b 	bl	800a4d4 <memcpy>

	SaveSetting();
 800745e:	f7ff f955 	bl	800670c <SaveSetting>
}
 8007462:	bf00      	nop
 8007464:	3710      	adds	r7, #16
 8007466:	46bd      	mov	sp, r7
 8007468:	bd80      	pop	{r7, pc}

0800746a <odczytHarmonogramWbiurze>:

/*
 *
 */
void odczytHarmonogramWbiurze(char* buf)
{
 800746a:	b580      	push	{r7, lr}
 800746c:	b084      	sub	sp, #16
 800746e:	af00      	add	r7, sp, #0
 8007470:	6078      	str	r0, [r7, #4]
	timeTablePlanner_t* tTP = GetTimeTablePlanner();
 8007472:	f7ff f8e9 	bl	8006648 <GetTimeTablePlanner>
 8007476:	60f8      	str	r0, [r7, #12]
	memcpy(&(tTP->plan[planner_wBiurze]), buf, 24*7);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	33a8      	adds	r3, #168	; 0xa8
 800747c:	22a8      	movs	r2, #168	; 0xa8
 800747e:	6879      	ldr	r1, [r7, #4]
 8007480:	4618      	mov	r0, r3
 8007482:	f003 f827 	bl	800a4d4 <memcpy>

	SaveSetting();
 8007486:	f7ff f941 	bl	800670c <SaveSetting>
}
 800748a:	bf00      	nop
 800748c:	3710      	adds	r7, #16
 800748e:	46bd      	mov	sp, r7
 8007490:	bd80      	pop	{r7, pc}

08007492 <odczytHarmonogramTydzWpracy>:

/*
 *
 */
void odczytHarmonogramTydzWpracy(char* buf)
{
 8007492:	b580      	push	{r7, lr}
 8007494:	b084      	sub	sp, #16
 8007496:	af00      	add	r7, sp, #0
 8007498:	6078      	str	r0, [r7, #4]
	timeTablePlanner_t* tTP = GetTimeTablePlanner();
 800749a:	f7ff f8d5 	bl	8006648 <GetTimeTablePlanner>
 800749e:	60f8      	str	r0, [r7, #12]
	memcpy(&(tTP->plan[planner_tydzienWPracy]), buf, 24*7);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80074a6:	22a8      	movs	r2, #168	; 0xa8
 80074a8:	6879      	ldr	r1, [r7, #4]
 80074aa:	4618      	mov	r0, r3
 80074ac:	f003 f812 	bl	800a4d4 <memcpy>

	SaveSetting();
 80074b0:	f7ff f92c 	bl	800670c <SaveSetting>
}
 80074b4:	bf00      	nop
 80074b6:	3710      	adds	r7, #16
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}

080074bc <odczytHarmonogramUzytkownika>:

/*
 *
 */
void odczytHarmonogramUzytkownika(char* buf)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b084      	sub	sp, #16
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
	timeTablePlanner_t* tTP = GetTimeTablePlanner();
 80074c4:	f7ff f8c0 	bl	8006648 <GetTimeTablePlanner>
 80074c8:	60f8      	str	r0, [r7, #12]
	memcpy(&(tTP->plan[planner_uzytkownia]), buf, 24*7);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80074d0:	22a8      	movs	r2, #168	; 0xa8
 80074d2:	6879      	ldr	r1, [r7, #4]
 80074d4:	4618      	mov	r0, r3
 80074d6:	f002 fffd 	bl	800a4d4 <memcpy>

	SaveSetting();
 80074da:	f7ff f917 	bl	800670c <SaveSetting>
}
 80074de:	bf00      	nop
 80074e0:	3710      	adds	r7, #16
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd80      	pop	{r7, pc}
	...

080074e8 <wyslanieHarmonogramWdomu>:

/*
 *
 */
void wyslanieHarmonogramWdomu()
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b088      	sub	sp, #32
 80074ec:	af00      	add	r7, sp, #0
	timeTablePlanner_t* tTP = GetTimeTablePlanner();
 80074ee:	f7ff f8ab 	bl	8006648 <GetTimeTablePlanner>
 80074f2:	6038      	str	r0, [r7, #0]

	for (int i = 0; i<24; i++)
 80074f4:	2300      	movs	r3, #0
 80074f6:	61fb      	str	r3, [r7, #28]
 80074f8:	e00d      	b.n	8007516 <wyslanieHarmonogramWdomu+0x2e>
	{
		nextionTrace("p%d.pic=%d", (i+2), tTP->plan[planner_wDomu].pon[i] + 3);	// + 3 id = 3 to indeks pierwsze obrazka odpowiadajacego za kolor szary
 80074fa:	69fb      	ldr	r3, [r7, #28]
 80074fc:	1c99      	adds	r1, r3, #2
 80074fe:	683a      	ldr	r2, [r7, #0]
 8007500:	69fb      	ldr	r3, [r7, #28]
 8007502:	4413      	add	r3, r2
 8007504:	781b      	ldrb	r3, [r3, #0]
 8007506:	3303      	adds	r3, #3
 8007508:	461a      	mov	r2, r3
 800750a:	4848      	ldr	r0, [pc, #288]	; (800762c <wyslanieHarmonogramWdomu+0x144>)
 800750c:	f7ff ff5a 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 8007510:	69fb      	ldr	r3, [r7, #28]
 8007512:	3301      	adds	r3, #1
 8007514:	61fb      	str	r3, [r7, #28]
 8007516:	69fb      	ldr	r3, [r7, #28]
 8007518:	2b17      	cmp	r3, #23
 800751a:	ddee      	ble.n	80074fa <wyslanieHarmonogramWdomu+0x12>
	}
	for (int i = 0; i<24; i++)
 800751c:	2300      	movs	r3, #0
 800751e:	61bb      	str	r3, [r7, #24]
 8007520:	e00f      	b.n	8007542 <wyslanieHarmonogramWdomu+0x5a>
	{
		nextionTrace("p%d.pic=%d", (i+28), tTP->plan[planner_wDomu].wt[i] + 3);
 8007522:	69bb      	ldr	r3, [r7, #24]
 8007524:	f103 011c 	add.w	r1, r3, #28
 8007528:	683a      	ldr	r2, [r7, #0]
 800752a:	69bb      	ldr	r3, [r7, #24]
 800752c:	4413      	add	r3, r2
 800752e:	3318      	adds	r3, #24
 8007530:	781b      	ldrb	r3, [r3, #0]
 8007532:	3303      	adds	r3, #3
 8007534:	461a      	mov	r2, r3
 8007536:	483d      	ldr	r0, [pc, #244]	; (800762c <wyslanieHarmonogramWdomu+0x144>)
 8007538:	f7ff ff44 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 800753c:	69bb      	ldr	r3, [r7, #24]
 800753e:	3301      	adds	r3, #1
 8007540:	61bb      	str	r3, [r7, #24]
 8007542:	69bb      	ldr	r3, [r7, #24]
 8007544:	2b17      	cmp	r3, #23
 8007546:	ddec      	ble.n	8007522 <wyslanieHarmonogramWdomu+0x3a>
	}
	for (int i = 0; i<24; i++)
 8007548:	2300      	movs	r3, #0
 800754a:	617b      	str	r3, [r7, #20]
 800754c:	e00f      	b.n	800756e <wyslanieHarmonogramWdomu+0x86>
	{
		nextionTrace("p%d.pic=%d", (i+53), tTP->plan[planner_wDomu].sr[i] + 3);
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	f103 0135 	add.w	r1, r3, #53	; 0x35
 8007554:	683a      	ldr	r2, [r7, #0]
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	4413      	add	r3, r2
 800755a:	3330      	adds	r3, #48	; 0x30
 800755c:	781b      	ldrb	r3, [r3, #0]
 800755e:	3303      	adds	r3, #3
 8007560:	461a      	mov	r2, r3
 8007562:	4832      	ldr	r0, [pc, #200]	; (800762c <wyslanieHarmonogramWdomu+0x144>)
 8007564:	f7ff ff2e 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 8007568:	697b      	ldr	r3, [r7, #20]
 800756a:	3301      	adds	r3, #1
 800756c:	617b      	str	r3, [r7, #20]
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	2b17      	cmp	r3, #23
 8007572:	ddec      	ble.n	800754e <wyslanieHarmonogramWdomu+0x66>
	}
	for (int i = 0; i<24; i++)
 8007574:	2300      	movs	r3, #0
 8007576:	613b      	str	r3, [r7, #16]
 8007578:	e00f      	b.n	800759a <wyslanieHarmonogramWdomu+0xb2>
	{
		nextionTrace("p%d.pic=%d", (i+78), tTP->plan[planner_wDomu].czw[i] + 3);
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	f103 014e 	add.w	r1, r3, #78	; 0x4e
 8007580:	683a      	ldr	r2, [r7, #0]
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	4413      	add	r3, r2
 8007586:	3348      	adds	r3, #72	; 0x48
 8007588:	781b      	ldrb	r3, [r3, #0]
 800758a:	3303      	adds	r3, #3
 800758c:	461a      	mov	r2, r3
 800758e:	4827      	ldr	r0, [pc, #156]	; (800762c <wyslanieHarmonogramWdomu+0x144>)
 8007590:	f7ff ff18 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	3301      	adds	r3, #1
 8007598:	613b      	str	r3, [r7, #16]
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	2b17      	cmp	r3, #23
 800759e:	ddec      	ble.n	800757a <wyslanieHarmonogramWdomu+0x92>
	}
	for (int i = 0; i<24; i++)
 80075a0:	2300      	movs	r3, #0
 80075a2:	60fb      	str	r3, [r7, #12]
 80075a4:	e00f      	b.n	80075c6 <wyslanieHarmonogramWdomu+0xde>
	{
		nextionTrace("p%d.pic=%d", (i+103), tTP->plan[planner_wDomu].pt[i] + 3);
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	f103 0167 	add.w	r1, r3, #103	; 0x67
 80075ac:	683a      	ldr	r2, [r7, #0]
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	4413      	add	r3, r2
 80075b2:	3360      	adds	r3, #96	; 0x60
 80075b4:	781b      	ldrb	r3, [r3, #0]
 80075b6:	3303      	adds	r3, #3
 80075b8:	461a      	mov	r2, r3
 80075ba:	481c      	ldr	r0, [pc, #112]	; (800762c <wyslanieHarmonogramWdomu+0x144>)
 80075bc:	f7ff ff02 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	3301      	adds	r3, #1
 80075c4:	60fb      	str	r3, [r7, #12]
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2b17      	cmp	r3, #23
 80075ca:	ddec      	ble.n	80075a6 <wyslanieHarmonogramWdomu+0xbe>
	}
	for (int i = 0; i<24; i++)
 80075cc:	2300      	movs	r3, #0
 80075ce:	60bb      	str	r3, [r7, #8]
 80075d0:	e00f      	b.n	80075f2 <wyslanieHarmonogramWdomu+0x10a>
	{
		nextionTrace("p%d.pic=%d", (i+128), tTP->plan[planner_wDomu].sob[i] + 3);
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	f103 0180 	add.w	r1, r3, #128	; 0x80
 80075d8:	683a      	ldr	r2, [r7, #0]
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	4413      	add	r3, r2
 80075de:	3378      	adds	r3, #120	; 0x78
 80075e0:	781b      	ldrb	r3, [r3, #0]
 80075e2:	3303      	adds	r3, #3
 80075e4:	461a      	mov	r2, r3
 80075e6:	4811      	ldr	r0, [pc, #68]	; (800762c <wyslanieHarmonogramWdomu+0x144>)
 80075e8:	f7ff feec 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	3301      	adds	r3, #1
 80075f0:	60bb      	str	r3, [r7, #8]
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	2b17      	cmp	r3, #23
 80075f6:	ddec      	ble.n	80075d2 <wyslanieHarmonogramWdomu+0xea>
	}
	for (int i = 0; i<24; i++)
 80075f8:	2300      	movs	r3, #0
 80075fa:	607b      	str	r3, [r7, #4]
 80075fc:	e00f      	b.n	800761e <wyslanieHarmonogramWdomu+0x136>
	{
		nextionTrace("p%d.pic=%d", (i+153), tTP->plan[planner_wDomu].niedz[i] + 3);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f103 0199 	add.w	r1, r3, #153	; 0x99
 8007604:	683a      	ldr	r2, [r7, #0]
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	4413      	add	r3, r2
 800760a:	3390      	adds	r3, #144	; 0x90
 800760c:	781b      	ldrb	r3, [r3, #0]
 800760e:	3303      	adds	r3, #3
 8007610:	461a      	mov	r2, r3
 8007612:	4806      	ldr	r0, [pc, #24]	; (800762c <wyslanieHarmonogramWdomu+0x144>)
 8007614:	f7ff fed6 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	3301      	adds	r3, #1
 800761c:	607b      	str	r3, [r7, #4]
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2b17      	cmp	r3, #23
 8007622:	ddec      	ble.n	80075fe <wyslanieHarmonogramWdomu+0x116>
	}
}
 8007624:	bf00      	nop
 8007626:	3720      	adds	r7, #32
 8007628:	46bd      	mov	sp, r7
 800762a:	bd80      	pop	{r7, pc}
 800762c:	0800e654 	.word	0x0800e654

08007630 <wyslanieHarmonogramWbiurze>:

/*
 *
 */
void wyslanieHarmonogramWbiurze()
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b088      	sub	sp, #32
 8007634:	af00      	add	r7, sp, #0
	timeTablePlanner_t* tTP = GetTimeTablePlanner();
 8007636:	f7ff f807 	bl	8006648 <GetTimeTablePlanner>
 800763a:	6038      	str	r0, [r7, #0]

	for (int i = 0; i<24; i++)
 800763c:	2300      	movs	r3, #0
 800763e:	61fb      	str	r3, [r7, #28]
 8007640:	e00e      	b.n	8007660 <wyslanieHarmonogramWbiurze+0x30>
	{
		nextionTrace("p%d.pic=%d", (i+2), tTP->plan[planner_wBiurze].pon[i] + 3);	// + 3 id = 3 to indeks pierwsze obrazka odpowiadajacego za kolor szary
 8007642:	69fb      	ldr	r3, [r7, #28]
 8007644:	1c99      	adds	r1, r3, #2
 8007646:	683a      	ldr	r2, [r7, #0]
 8007648:	69fb      	ldr	r3, [r7, #28]
 800764a:	4413      	add	r3, r2
 800764c:	33a8      	adds	r3, #168	; 0xa8
 800764e:	781b      	ldrb	r3, [r3, #0]
 8007650:	3303      	adds	r3, #3
 8007652:	461a      	mov	r2, r3
 8007654:	4849      	ldr	r0, [pc, #292]	; (800777c <wyslanieHarmonogramWbiurze+0x14c>)
 8007656:	f7ff feb5 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 800765a:	69fb      	ldr	r3, [r7, #28]
 800765c:	3301      	adds	r3, #1
 800765e:	61fb      	str	r3, [r7, #28]
 8007660:	69fb      	ldr	r3, [r7, #28]
 8007662:	2b17      	cmp	r3, #23
 8007664:	dded      	ble.n	8007642 <wyslanieHarmonogramWbiurze+0x12>
	}
	for (int i = 0; i<24; i++)
 8007666:	2300      	movs	r3, #0
 8007668:	61bb      	str	r3, [r7, #24]
 800766a:	e00f      	b.n	800768c <wyslanieHarmonogramWbiurze+0x5c>
	{
		nextionTrace("p%d.pic=%d", (i+28), tTP->plan[planner_wBiurze].wt[i] + 3);
 800766c:	69bb      	ldr	r3, [r7, #24]
 800766e:	f103 011c 	add.w	r1, r3, #28
 8007672:	683a      	ldr	r2, [r7, #0]
 8007674:	69bb      	ldr	r3, [r7, #24]
 8007676:	4413      	add	r3, r2
 8007678:	33c0      	adds	r3, #192	; 0xc0
 800767a:	781b      	ldrb	r3, [r3, #0]
 800767c:	3303      	adds	r3, #3
 800767e:	461a      	mov	r2, r3
 8007680:	483e      	ldr	r0, [pc, #248]	; (800777c <wyslanieHarmonogramWbiurze+0x14c>)
 8007682:	f7ff fe9f 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 8007686:	69bb      	ldr	r3, [r7, #24]
 8007688:	3301      	adds	r3, #1
 800768a:	61bb      	str	r3, [r7, #24]
 800768c:	69bb      	ldr	r3, [r7, #24]
 800768e:	2b17      	cmp	r3, #23
 8007690:	ddec      	ble.n	800766c <wyslanieHarmonogramWbiurze+0x3c>
	}
	for (int i = 0; i<24; i++)
 8007692:	2300      	movs	r3, #0
 8007694:	617b      	str	r3, [r7, #20]
 8007696:	e00f      	b.n	80076b8 <wyslanieHarmonogramWbiurze+0x88>
	{
		nextionTrace("p%d.pic=%d", (i+53), tTP->plan[planner_wBiurze].sr[i] + 3);
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	f103 0135 	add.w	r1, r3, #53	; 0x35
 800769e:	683a      	ldr	r2, [r7, #0]
 80076a0:	697b      	ldr	r3, [r7, #20]
 80076a2:	4413      	add	r3, r2
 80076a4:	33d8      	adds	r3, #216	; 0xd8
 80076a6:	781b      	ldrb	r3, [r3, #0]
 80076a8:	3303      	adds	r3, #3
 80076aa:	461a      	mov	r2, r3
 80076ac:	4833      	ldr	r0, [pc, #204]	; (800777c <wyslanieHarmonogramWbiurze+0x14c>)
 80076ae:	f7ff fe89 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	3301      	adds	r3, #1
 80076b6:	617b      	str	r3, [r7, #20]
 80076b8:	697b      	ldr	r3, [r7, #20]
 80076ba:	2b17      	cmp	r3, #23
 80076bc:	ddec      	ble.n	8007698 <wyslanieHarmonogramWbiurze+0x68>
	}
	for (int i = 0; i<24; i++)
 80076be:	2300      	movs	r3, #0
 80076c0:	613b      	str	r3, [r7, #16]
 80076c2:	e00f      	b.n	80076e4 <wyslanieHarmonogramWbiurze+0xb4>
	{
		nextionTrace("p%d.pic=%d", (i+78), tTP->plan[planner_wBiurze].czw[i] + 3);
 80076c4:	693b      	ldr	r3, [r7, #16]
 80076c6:	f103 014e 	add.w	r1, r3, #78	; 0x4e
 80076ca:	683a      	ldr	r2, [r7, #0]
 80076cc:	693b      	ldr	r3, [r7, #16]
 80076ce:	4413      	add	r3, r2
 80076d0:	33f0      	adds	r3, #240	; 0xf0
 80076d2:	781b      	ldrb	r3, [r3, #0]
 80076d4:	3303      	adds	r3, #3
 80076d6:	461a      	mov	r2, r3
 80076d8:	4828      	ldr	r0, [pc, #160]	; (800777c <wyslanieHarmonogramWbiurze+0x14c>)
 80076da:	f7ff fe73 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	3301      	adds	r3, #1
 80076e2:	613b      	str	r3, [r7, #16]
 80076e4:	693b      	ldr	r3, [r7, #16]
 80076e6:	2b17      	cmp	r3, #23
 80076e8:	ddec      	ble.n	80076c4 <wyslanieHarmonogramWbiurze+0x94>
	}
	for (int i = 0; i<24; i++)
 80076ea:	2300      	movs	r3, #0
 80076ec:	60fb      	str	r3, [r7, #12]
 80076ee:	e010      	b.n	8007712 <wyslanieHarmonogramWbiurze+0xe2>
	{
		nextionTrace("p%d.pic=%d", (i+103), tTP->plan[planner_wBiurze].pt[i] + 3);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f103 0167 	add.w	r1, r3, #103	; 0x67
 80076f6:	683a      	ldr	r2, [r7, #0]
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	4413      	add	r3, r2
 80076fc:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8007700:	781b      	ldrb	r3, [r3, #0]
 8007702:	3303      	adds	r3, #3
 8007704:	461a      	mov	r2, r3
 8007706:	481d      	ldr	r0, [pc, #116]	; (800777c <wyslanieHarmonogramWbiurze+0x14c>)
 8007708:	f7ff fe5c 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	3301      	adds	r3, #1
 8007710:	60fb      	str	r3, [r7, #12]
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	2b17      	cmp	r3, #23
 8007716:	ddeb      	ble.n	80076f0 <wyslanieHarmonogramWbiurze+0xc0>
	}
	for (int i = 0; i<24; i++)
 8007718:	2300      	movs	r3, #0
 800771a:	60bb      	str	r3, [r7, #8]
 800771c:	e010      	b.n	8007740 <wyslanieHarmonogramWbiurze+0x110>
	{
		nextionTrace("p%d.pic=%d", (i+128), tTP->plan[planner_wBiurze].sob[i] + 3);
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	f103 0180 	add.w	r1, r3, #128	; 0x80
 8007724:	683a      	ldr	r2, [r7, #0]
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	4413      	add	r3, r2
 800772a:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800772e:	781b      	ldrb	r3, [r3, #0]
 8007730:	3303      	adds	r3, #3
 8007732:	461a      	mov	r2, r3
 8007734:	4811      	ldr	r0, [pc, #68]	; (800777c <wyslanieHarmonogramWbiurze+0x14c>)
 8007736:	f7ff fe45 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 800773a:	68bb      	ldr	r3, [r7, #8]
 800773c:	3301      	adds	r3, #1
 800773e:	60bb      	str	r3, [r7, #8]
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	2b17      	cmp	r3, #23
 8007744:	ddeb      	ble.n	800771e <wyslanieHarmonogramWbiurze+0xee>
	}
	for (int i = 0; i<24; i++)
 8007746:	2300      	movs	r3, #0
 8007748:	607b      	str	r3, [r7, #4]
 800774a:	e010      	b.n	800776e <wyslanieHarmonogramWbiurze+0x13e>
	{
		nextionTrace("p%d.pic=%d", (i+153), tTP->plan[planner_wBiurze].niedz[i] + 3);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	f103 0199 	add.w	r1, r3, #153	; 0x99
 8007752:	683a      	ldr	r2, [r7, #0]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	4413      	add	r3, r2
 8007758:	f503 739c 	add.w	r3, r3, #312	; 0x138
 800775c:	781b      	ldrb	r3, [r3, #0]
 800775e:	3303      	adds	r3, #3
 8007760:	461a      	mov	r2, r3
 8007762:	4806      	ldr	r0, [pc, #24]	; (800777c <wyslanieHarmonogramWbiurze+0x14c>)
 8007764:	f7ff fe2e 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	3301      	adds	r3, #1
 800776c:	607b      	str	r3, [r7, #4]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2b17      	cmp	r3, #23
 8007772:	ddeb      	ble.n	800774c <wyslanieHarmonogramWbiurze+0x11c>
	}
}
 8007774:	bf00      	nop
 8007776:	3720      	adds	r7, #32
 8007778:	46bd      	mov	sp, r7
 800777a:	bd80      	pop	{r7, pc}
 800777c:	0800e654 	.word	0x0800e654

08007780 <wyslanieHarmonogramTydzWpracy>:

/*
 *
 */
void wyslanieHarmonogramTydzWpracy()
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b088      	sub	sp, #32
 8007784:	af00      	add	r7, sp, #0
	timeTablePlanner_t* tTP = GetTimeTablePlanner();
 8007786:	f7fe ff5f 	bl	8006648 <GetTimeTablePlanner>
 800778a:	6038      	str	r0, [r7, #0]

	for (int i = 0; i<24; i++)
 800778c:	2300      	movs	r3, #0
 800778e:	61fb      	str	r3, [r7, #28]
 8007790:	e00f      	b.n	80077b2 <wyslanieHarmonogramTydzWpracy+0x32>
	{
		nextionTrace("p%d.pic=%d", (i+2), tTP->plan[planner_tydzienWPracy].pon[i] + 3);	// + 3 id = 3 to indeks pierwsze obrazka odpowiadajacego za kolor szary
 8007792:	69fb      	ldr	r3, [r7, #28]
 8007794:	1c99      	adds	r1, r3, #2
 8007796:	683a      	ldr	r2, [r7, #0]
 8007798:	69fb      	ldr	r3, [r7, #28]
 800779a:	4413      	add	r3, r2
 800779c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80077a0:	781b      	ldrb	r3, [r3, #0]
 80077a2:	3303      	adds	r3, #3
 80077a4:	461a      	mov	r2, r3
 80077a6:	484b      	ldr	r0, [pc, #300]	; (80078d4 <wyslanieHarmonogramTydzWpracy+0x154>)
 80077a8:	f7ff fe0c 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 80077ac:	69fb      	ldr	r3, [r7, #28]
 80077ae:	3301      	adds	r3, #1
 80077b0:	61fb      	str	r3, [r7, #28]
 80077b2:	69fb      	ldr	r3, [r7, #28]
 80077b4:	2b17      	cmp	r3, #23
 80077b6:	ddec      	ble.n	8007792 <wyslanieHarmonogramTydzWpracy+0x12>
	}
	for (int i = 0; i<24; i++)
 80077b8:	2300      	movs	r3, #0
 80077ba:	61bb      	str	r3, [r7, #24]
 80077bc:	e010      	b.n	80077e0 <wyslanieHarmonogramTydzWpracy+0x60>
	{
		nextionTrace("p%d.pic=%d", (i+28), tTP->plan[planner_tydzienWPracy].wt[i] + 3);
 80077be:	69bb      	ldr	r3, [r7, #24]
 80077c0:	f103 011c 	add.w	r1, r3, #28
 80077c4:	683a      	ldr	r2, [r7, #0]
 80077c6:	69bb      	ldr	r3, [r7, #24]
 80077c8:	4413      	add	r3, r2
 80077ca:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80077ce:	781b      	ldrb	r3, [r3, #0]
 80077d0:	3303      	adds	r3, #3
 80077d2:	461a      	mov	r2, r3
 80077d4:	483f      	ldr	r0, [pc, #252]	; (80078d4 <wyslanieHarmonogramTydzWpracy+0x154>)
 80077d6:	f7ff fdf5 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 80077da:	69bb      	ldr	r3, [r7, #24]
 80077dc:	3301      	adds	r3, #1
 80077de:	61bb      	str	r3, [r7, #24]
 80077e0:	69bb      	ldr	r3, [r7, #24]
 80077e2:	2b17      	cmp	r3, #23
 80077e4:	ddeb      	ble.n	80077be <wyslanieHarmonogramTydzWpracy+0x3e>
	}
	for (int i = 0; i<24; i++)
 80077e6:	2300      	movs	r3, #0
 80077e8:	617b      	str	r3, [r7, #20]
 80077ea:	e010      	b.n	800780e <wyslanieHarmonogramTydzWpracy+0x8e>
	{
		nextionTrace("p%d.pic=%d", (i+53), tTP->plan[planner_tydzienWPracy].sr[i] + 3);
 80077ec:	697b      	ldr	r3, [r7, #20]
 80077ee:	f103 0135 	add.w	r1, r3, #53	; 0x35
 80077f2:	683a      	ldr	r2, [r7, #0]
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	4413      	add	r3, r2
 80077f8:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80077fc:	781b      	ldrb	r3, [r3, #0]
 80077fe:	3303      	adds	r3, #3
 8007800:	461a      	mov	r2, r3
 8007802:	4834      	ldr	r0, [pc, #208]	; (80078d4 <wyslanieHarmonogramTydzWpracy+0x154>)
 8007804:	f7ff fdde 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 8007808:	697b      	ldr	r3, [r7, #20]
 800780a:	3301      	adds	r3, #1
 800780c:	617b      	str	r3, [r7, #20]
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	2b17      	cmp	r3, #23
 8007812:	ddeb      	ble.n	80077ec <wyslanieHarmonogramTydzWpracy+0x6c>
	}
	for (int i = 0; i<24; i++)
 8007814:	2300      	movs	r3, #0
 8007816:	613b      	str	r3, [r7, #16]
 8007818:	e010      	b.n	800783c <wyslanieHarmonogramTydzWpracy+0xbc>
	{
		nextionTrace("p%d.pic=%d", (i+78), tTP->plan[planner_tydzienWPracy].czw[i] + 3);
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	f103 014e 	add.w	r1, r3, #78	; 0x4e
 8007820:	683a      	ldr	r2, [r7, #0]
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	4413      	add	r3, r2
 8007826:	f503 73cc 	add.w	r3, r3, #408	; 0x198
 800782a:	781b      	ldrb	r3, [r3, #0]
 800782c:	3303      	adds	r3, #3
 800782e:	461a      	mov	r2, r3
 8007830:	4828      	ldr	r0, [pc, #160]	; (80078d4 <wyslanieHarmonogramTydzWpracy+0x154>)
 8007832:	f7ff fdc7 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 8007836:	693b      	ldr	r3, [r7, #16]
 8007838:	3301      	adds	r3, #1
 800783a:	613b      	str	r3, [r7, #16]
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	2b17      	cmp	r3, #23
 8007840:	ddeb      	ble.n	800781a <wyslanieHarmonogramTydzWpracy+0x9a>
	}
	for (int i = 0; i<24; i++)
 8007842:	2300      	movs	r3, #0
 8007844:	60fb      	str	r3, [r7, #12]
 8007846:	e010      	b.n	800786a <wyslanieHarmonogramTydzWpracy+0xea>
	{
		nextionTrace("p%d.pic=%d", (i+103), tTP->plan[planner_tydzienWPracy].pt[i] + 3);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	f103 0167 	add.w	r1, r3, #103	; 0x67
 800784e:	683a      	ldr	r2, [r7, #0]
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	4413      	add	r3, r2
 8007854:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
 8007858:	781b      	ldrb	r3, [r3, #0]
 800785a:	3303      	adds	r3, #3
 800785c:	461a      	mov	r2, r3
 800785e:	481d      	ldr	r0, [pc, #116]	; (80078d4 <wyslanieHarmonogramTydzWpracy+0x154>)
 8007860:	f7ff fdb0 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	3301      	adds	r3, #1
 8007868:	60fb      	str	r3, [r7, #12]
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2b17      	cmp	r3, #23
 800786e:	ddeb      	ble.n	8007848 <wyslanieHarmonogramTydzWpracy+0xc8>
	}
	for (int i = 0; i<24; i++)
 8007870:	2300      	movs	r3, #0
 8007872:	60bb      	str	r3, [r7, #8]
 8007874:	e010      	b.n	8007898 <wyslanieHarmonogramTydzWpracy+0x118>
	{
		nextionTrace("p%d.pic=%d", (i+128), tTP->plan[planner_tydzienWPracy].sob[i] + 3);
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	f103 0180 	add.w	r1, r3, #128	; 0x80
 800787c:	683a      	ldr	r2, [r7, #0]
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	4413      	add	r3, r2
 8007882:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 8007886:	781b      	ldrb	r3, [r3, #0]
 8007888:	3303      	adds	r3, #3
 800788a:	461a      	mov	r2, r3
 800788c:	4811      	ldr	r0, [pc, #68]	; (80078d4 <wyslanieHarmonogramTydzWpracy+0x154>)
 800788e:	f7ff fd99 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	3301      	adds	r3, #1
 8007896:	60bb      	str	r3, [r7, #8]
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	2b17      	cmp	r3, #23
 800789c:	ddeb      	ble.n	8007876 <wyslanieHarmonogramTydzWpracy+0xf6>
	}
	for (int i = 0; i<24; i++)
 800789e:	2300      	movs	r3, #0
 80078a0:	607b      	str	r3, [r7, #4]
 80078a2:	e010      	b.n	80078c6 <wyslanieHarmonogramTydzWpracy+0x146>
	{
		nextionTrace("p%d.pic=%d", (i+153), tTP->plan[planner_tydzienWPracy].niedz[i] + 3);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	f103 0199 	add.w	r1, r3, #153	; 0x99
 80078aa:	683a      	ldr	r2, [r7, #0]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	4413      	add	r3, r2
 80078b0:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 80078b4:	781b      	ldrb	r3, [r3, #0]
 80078b6:	3303      	adds	r3, #3
 80078b8:	461a      	mov	r2, r3
 80078ba:	4806      	ldr	r0, [pc, #24]	; (80078d4 <wyslanieHarmonogramTydzWpracy+0x154>)
 80078bc:	f7ff fd82 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	3301      	adds	r3, #1
 80078c4:	607b      	str	r3, [r7, #4]
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2b17      	cmp	r3, #23
 80078ca:	ddeb      	ble.n	80078a4 <wyslanieHarmonogramTydzWpracy+0x124>
	}
}
 80078cc:	bf00      	nop
 80078ce:	3720      	adds	r7, #32
 80078d0:	46bd      	mov	sp, r7
 80078d2:	bd80      	pop	{r7, pc}
 80078d4:	0800e654 	.word	0x0800e654

080078d8 <wyslanieHarmonogramUzytkownika>:

/*
 *
 */
void wyslanieHarmonogramUzytkownika()
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b088      	sub	sp, #32
 80078dc:	af00      	add	r7, sp, #0
	timeTablePlanner_t* tTP = GetTimeTablePlanner();
 80078de:	f7fe feb3 	bl	8006648 <GetTimeTablePlanner>
 80078e2:	6038      	str	r0, [r7, #0]

	for (int i = 0; i<24; i++)
 80078e4:	2300      	movs	r3, #0
 80078e6:	61fb      	str	r3, [r7, #28]
 80078e8:	e00f      	b.n	800790a <wyslanieHarmonogramUzytkownika+0x32>
	{
		nextionTrace("p%d.pic=%d", (i+2), tTP->plan[planner_uzytkownia].pon[i] + 3);	// + 3 id = 3 to indeks pierwsze obrazka odpowiadajacego za kolor szary
 80078ea:	69fb      	ldr	r3, [r7, #28]
 80078ec:	1c99      	adds	r1, r3, #2
 80078ee:	683a      	ldr	r2, [r7, #0]
 80078f0:	69fb      	ldr	r3, [r7, #28]
 80078f2:	4413      	add	r3, r2
 80078f4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80078f8:	781b      	ldrb	r3, [r3, #0]
 80078fa:	3303      	adds	r3, #3
 80078fc:	461a      	mov	r2, r3
 80078fe:	484b      	ldr	r0, [pc, #300]	; (8007a2c <wyslanieHarmonogramUzytkownika+0x154>)
 8007900:	f7ff fd60 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 8007904:	69fb      	ldr	r3, [r7, #28]
 8007906:	3301      	adds	r3, #1
 8007908:	61fb      	str	r3, [r7, #28]
 800790a:	69fb      	ldr	r3, [r7, #28]
 800790c:	2b17      	cmp	r3, #23
 800790e:	ddec      	ble.n	80078ea <wyslanieHarmonogramUzytkownika+0x12>
	}
	for (int i = 0; i<24; i++)
 8007910:	2300      	movs	r3, #0
 8007912:	61bb      	str	r3, [r7, #24]
 8007914:	e010      	b.n	8007938 <wyslanieHarmonogramUzytkownika+0x60>
	{
		nextionTrace("p%d.pic=%d", (i+28), tTP->plan[planner_uzytkownia].wt[i] + 3);
 8007916:	69bb      	ldr	r3, [r7, #24]
 8007918:	f103 011c 	add.w	r1, r3, #28
 800791c:	683a      	ldr	r2, [r7, #0]
 800791e:	69bb      	ldr	r3, [r7, #24]
 8007920:	4413      	add	r3, r2
 8007922:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8007926:	781b      	ldrb	r3, [r3, #0]
 8007928:	3303      	adds	r3, #3
 800792a:	461a      	mov	r2, r3
 800792c:	483f      	ldr	r0, [pc, #252]	; (8007a2c <wyslanieHarmonogramUzytkownika+0x154>)
 800792e:	f7ff fd49 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 8007932:	69bb      	ldr	r3, [r7, #24]
 8007934:	3301      	adds	r3, #1
 8007936:	61bb      	str	r3, [r7, #24]
 8007938:	69bb      	ldr	r3, [r7, #24]
 800793a:	2b17      	cmp	r3, #23
 800793c:	ddeb      	ble.n	8007916 <wyslanieHarmonogramUzytkownika+0x3e>
	}
	for (int i = 0; i<24; i++)
 800793e:	2300      	movs	r3, #0
 8007940:	617b      	str	r3, [r7, #20]
 8007942:	e010      	b.n	8007966 <wyslanieHarmonogramUzytkownika+0x8e>
	{
		nextionTrace("p%d.pic=%d", (i+53), tTP->plan[planner_uzytkownia].sr[i] + 3);
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	f103 0135 	add.w	r1, r3, #53	; 0x35
 800794a:	683a      	ldr	r2, [r7, #0]
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	4413      	add	r3, r2
 8007950:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8007954:	781b      	ldrb	r3, [r3, #0]
 8007956:	3303      	adds	r3, #3
 8007958:	461a      	mov	r2, r3
 800795a:	4834      	ldr	r0, [pc, #208]	; (8007a2c <wyslanieHarmonogramUzytkownika+0x154>)
 800795c:	f7ff fd32 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	3301      	adds	r3, #1
 8007964:	617b      	str	r3, [r7, #20]
 8007966:	697b      	ldr	r3, [r7, #20]
 8007968:	2b17      	cmp	r3, #23
 800796a:	ddeb      	ble.n	8007944 <wyslanieHarmonogramUzytkownika+0x6c>
	}
	for (int i = 0; i<24; i++)
 800796c:	2300      	movs	r3, #0
 800796e:	613b      	str	r3, [r7, #16]
 8007970:	e010      	b.n	8007994 <wyslanieHarmonogramUzytkownika+0xbc>
	{
		nextionTrace("p%d.pic=%d", (i+78), tTP->plan[planner_uzytkownia].czw[i] + 3);
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	f103 014e 	add.w	r1, r3, #78	; 0x4e
 8007978:	683a      	ldr	r2, [r7, #0]
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	4413      	add	r3, r2
 800797e:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8007982:	781b      	ldrb	r3, [r3, #0]
 8007984:	3303      	adds	r3, #3
 8007986:	461a      	mov	r2, r3
 8007988:	4828      	ldr	r0, [pc, #160]	; (8007a2c <wyslanieHarmonogramUzytkownika+0x154>)
 800798a:	f7ff fd1b 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 800798e:	693b      	ldr	r3, [r7, #16]
 8007990:	3301      	adds	r3, #1
 8007992:	613b      	str	r3, [r7, #16]
 8007994:	693b      	ldr	r3, [r7, #16]
 8007996:	2b17      	cmp	r3, #23
 8007998:	ddeb      	ble.n	8007972 <wyslanieHarmonogramUzytkownika+0x9a>
	}
	for (int i = 0; i<24; i++)
 800799a:	2300      	movs	r3, #0
 800799c:	60fb      	str	r3, [r7, #12]
 800799e:	e010      	b.n	80079c2 <wyslanieHarmonogramUzytkownika+0xea>
	{
		nextionTrace("p%d.pic=%d", (i+103), tTP->plan[planner_uzytkownia].pt[i] + 3);
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	f103 0167 	add.w	r1, r3, #103	; 0x67
 80079a6:	683a      	ldr	r2, [r7, #0]
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	4413      	add	r3, r2
 80079ac:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80079b0:	781b      	ldrb	r3, [r3, #0]
 80079b2:	3303      	adds	r3, #3
 80079b4:	461a      	mov	r2, r3
 80079b6:	481d      	ldr	r0, [pc, #116]	; (8007a2c <wyslanieHarmonogramUzytkownika+0x154>)
 80079b8:	f7ff fd04 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	3301      	adds	r3, #1
 80079c0:	60fb      	str	r3, [r7, #12]
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	2b17      	cmp	r3, #23
 80079c6:	ddeb      	ble.n	80079a0 <wyslanieHarmonogramUzytkownika+0xc8>
	}
	for (int i = 0; i<24; i++)
 80079c8:	2300      	movs	r3, #0
 80079ca:	60bb      	str	r3, [r7, #8]
 80079cc:	e010      	b.n	80079f0 <wyslanieHarmonogramUzytkownika+0x118>
	{
		nextionTrace("p%d.pic=%d", (i+128), tTP->plan[planner_uzytkownia].sob[i] + 3);
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	f103 0180 	add.w	r1, r3, #128	; 0x80
 80079d4:	683a      	ldr	r2, [r7, #0]
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	4413      	add	r3, r2
 80079da:	f503 731c 	add.w	r3, r3, #624	; 0x270
 80079de:	781b      	ldrb	r3, [r3, #0]
 80079e0:	3303      	adds	r3, #3
 80079e2:	461a      	mov	r2, r3
 80079e4:	4811      	ldr	r0, [pc, #68]	; (8007a2c <wyslanieHarmonogramUzytkownika+0x154>)
 80079e6:	f7ff fced 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	3301      	adds	r3, #1
 80079ee:	60bb      	str	r3, [r7, #8]
 80079f0:	68bb      	ldr	r3, [r7, #8]
 80079f2:	2b17      	cmp	r3, #23
 80079f4:	ddeb      	ble.n	80079ce <wyslanieHarmonogramUzytkownika+0xf6>
	}
	for (int i = 0; i<24; i++)
 80079f6:	2300      	movs	r3, #0
 80079f8:	607b      	str	r3, [r7, #4]
 80079fa:	e010      	b.n	8007a1e <wyslanieHarmonogramUzytkownika+0x146>
	{
		nextionTrace("p%d.pic=%d", (i+153), tTP->plan[planner_uzytkownia].niedz[i] + 3);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f103 0199 	add.w	r1, r3, #153	; 0x99
 8007a02:	683a      	ldr	r2, [r7, #0]
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	4413      	add	r3, r2
 8007a08:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8007a0c:	781b      	ldrb	r3, [r3, #0]
 8007a0e:	3303      	adds	r3, #3
 8007a10:	461a      	mov	r2, r3
 8007a12:	4806      	ldr	r0, [pc, #24]	; (8007a2c <wyslanieHarmonogramUzytkownika+0x154>)
 8007a14:	f7ff fcd6 	bl	80073c4 <nextionTrace>
	for (int i = 0; i<24; i++)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	3301      	adds	r3, #1
 8007a1c:	607b      	str	r3, [r7, #4]
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2b17      	cmp	r3, #23
 8007a22:	ddeb      	ble.n	80079fc <wyslanieHarmonogramUzytkownika+0x124>
	}
}
 8007a24:	bf00      	nop
 8007a26:	3720      	adds	r7, #32
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}
 8007a2c:	0800e654 	.word	0x0800e654

08007a30 <nextionDisplayHandler>:

/*
 *
 */
void nextionDisplayHandler()
{
 8007a30:	b590      	push	{r4, r7, lr}
 8007a32:	b087      	sub	sp, #28
 8007a34:	af00      	add	r7, sp, #0
	uint16_t unreadSize;
	static uint8_t parsingBuf[NEXTION_RX_BUF_SIZE] = {0};
	static uint8_t index;
	char* ptr;
	uint32_t value;
	char mark = 0;
 8007a36:	2300      	movs	r3, #0
 8007a38:	72fb      	strb	r3, [r7, #11]

	//uint8_t mark = 0;
	static uint32_t startTickTrace = 0;


	switch (ms)
 8007a3a:	4b9d      	ldr	r3, [pc, #628]	; (8007cb0 <nextionDisplayHandler+0x280>)
 8007a3c:	781b      	ldrb	r3, [r3, #0]
 8007a3e:	2b01      	cmp	r3, #1
 8007a40:	d01c      	beq.n	8007a7c <nextionDisplayHandler+0x4c>
 8007a42:	2b02      	cmp	r3, #2
 8007a44:	d066      	beq.n	8007b14 <nextionDisplayHandler+0xe4>
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	f040 8118 	bne.w	8007c7c <nextionDisplayHandler+0x24c>
	{
		case 0:
			CircularBuffer_init(&rxBufferObject, NULL, 0);
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	2100      	movs	r1, #0
 8007a50:	4898      	ldr	r0, [pc, #608]	; (8007cb4 <nextionDisplayHandler+0x284>)
 8007a52:	f7fe fef5 	bl	8006840 <CircularBuffer_init>

			// Initialize the Rx buffer.
			CircularBuffer_init(&rxBufferObject, (uint8_t * const)NextionDisplay_uartRxBuf, NEXTION_DISPLAY_BUFFERSIZE_UART_2N);
 8007a56:	220a      	movs	r2, #10
 8007a58:	4997      	ldr	r1, [pc, #604]	; (8007cb8 <nextionDisplayHandler+0x288>)
 8007a5a:	4896      	ldr	r0, [pc, #600]	; (8007cb4 <nextionDisplayHandler+0x284>)
 8007a5c:	f7fe fef0 	bl	8006840 <CircularBuffer_init>
			//start odbioru danych w przerwaniu
			HAL_UART_Receive_IT(&huart1, &RxDataUsart1, 1);
 8007a60:	2201      	movs	r2, #1
 8007a62:	4996      	ldr	r1, [pc, #600]	; (8007cbc <nextionDisplayHandler+0x28c>)
 8007a64:	4896      	ldr	r0, [pc, #600]	; (8007cc0 <nextionDisplayHandler+0x290>)
 8007a66:	f7fc fe0d 	bl	8004684 <HAL_UART_Receive_IT>


			startTickTrace = HAL_GetTick();
 8007a6a:	f7f9 fad7 	bl	800101c <HAL_GetTick>
 8007a6e:	4602      	mov	r2, r0
 8007a70:	4b94      	ldr	r3, [pc, #592]	; (8007cc4 <nextionDisplayHandler+0x294>)
 8007a72:	601a      	str	r2, [r3, #0]

			ms=1;
 8007a74:	4b8e      	ldr	r3, [pc, #568]	; (8007cb0 <nextionDisplayHandler+0x280>)
 8007a76:	2201      	movs	r2, #1
 8007a78:	701a      	strb	r2, [r3, #0]

		break;
 8007a7a:	e0ff      	b.n	8007c7c <nextionDisplayHandler+0x24c>

		//pobranie linni danych
		case 1:

			unreadSize = CircularBuffer_getUnreadSize(&rxBufferObject);
 8007a7c:	488d      	ldr	r0, [pc, #564]	; (8007cb4 <nextionDisplayHandler+0x284>)
 8007a7e:	f7fe ff23 	bl	80068c8 <CircularBuffer_getUnreadSize>
 8007a82:	4603      	mov	r3, r0
 8007a84:	82fb      	strh	r3, [r7, #22]

			//kopiowanie linni danych z pominieciem znakow usunietych prze Backspace
			while(unreadSize)
 8007a86:	e041      	b.n	8007b0c <nextionDisplayHandler+0xdc>
			{
				CircularBuffer_popFrontByte(&rxBufferObject, &parsingBuf[index]);
 8007a88:	4b8f      	ldr	r3, [pc, #572]	; (8007cc8 <nextionDisplayHandler+0x298>)
 8007a8a:	781b      	ldrb	r3, [r3, #0]
 8007a8c:	461a      	mov	r2, r3
 8007a8e:	4b8f      	ldr	r3, [pc, #572]	; (8007ccc <nextionDisplayHandler+0x29c>)
 8007a90:	4413      	add	r3, r2
 8007a92:	4619      	mov	r1, r3
 8007a94:	4887      	ldr	r0, [pc, #540]	; (8007cb4 <nextionDisplayHandler+0x284>)
 8007a96:	f7fe ff85 	bl	80069a4 <CircularBuffer_popFrontByte>
				unreadSize-=1;
 8007a9a:	8afb      	ldrh	r3, [r7, #22]
 8007a9c:	3b01      	subs	r3, #1
 8007a9e:	82fb      	strh	r3, [r7, #22]

				//jesli odebrano 0xFFFFFF to znacz ze koniec wiadomosci z nextion
				if((index > 3) && (parsingBuf[index] == 0xFF) && (parsingBuf[index-1] == 0xFF) && (parsingBuf[index-2] == 0xFF))
 8007aa0:	4b89      	ldr	r3, [pc, #548]	; (8007cc8 <nextionDisplayHandler+0x298>)
 8007aa2:	781b      	ldrb	r3, [r3, #0]
 8007aa4:	2b03      	cmp	r3, #3
 8007aa6:	d92b      	bls.n	8007b00 <nextionDisplayHandler+0xd0>
 8007aa8:	4b87      	ldr	r3, [pc, #540]	; (8007cc8 <nextionDisplayHandler+0x298>)
 8007aaa:	781b      	ldrb	r3, [r3, #0]
 8007aac:	461a      	mov	r2, r3
 8007aae:	4b87      	ldr	r3, [pc, #540]	; (8007ccc <nextionDisplayHandler+0x29c>)
 8007ab0:	5c9b      	ldrb	r3, [r3, r2]
 8007ab2:	2bff      	cmp	r3, #255	; 0xff
 8007ab4:	d124      	bne.n	8007b00 <nextionDisplayHandler+0xd0>
 8007ab6:	4b84      	ldr	r3, [pc, #528]	; (8007cc8 <nextionDisplayHandler+0x298>)
 8007ab8:	781b      	ldrb	r3, [r3, #0]
 8007aba:	3b01      	subs	r3, #1
 8007abc:	4a83      	ldr	r2, [pc, #524]	; (8007ccc <nextionDisplayHandler+0x29c>)
 8007abe:	5cd3      	ldrb	r3, [r2, r3]
 8007ac0:	2bff      	cmp	r3, #255	; 0xff
 8007ac2:	d11d      	bne.n	8007b00 <nextionDisplayHandler+0xd0>
 8007ac4:	4b80      	ldr	r3, [pc, #512]	; (8007cc8 <nextionDisplayHandler+0x298>)
 8007ac6:	781b      	ldrb	r3, [r3, #0]
 8007ac8:	3b02      	subs	r3, #2
 8007aca:	4a80      	ldr	r2, [pc, #512]	; (8007ccc <nextionDisplayHandler+0x29c>)
 8007acc:	5cd3      	ldrb	r3, [r2, r3]
 8007ace:	2bff      	cmp	r3, #255	; 0xff
 8007ad0:	d116      	bne.n	8007b00 <nextionDisplayHandler+0xd0>
				{
					parsingBuf[index] = 0;
 8007ad2:	4b7d      	ldr	r3, [pc, #500]	; (8007cc8 <nextionDisplayHandler+0x298>)
 8007ad4:	781b      	ldrb	r3, [r3, #0]
 8007ad6:	461a      	mov	r2, r3
 8007ad8:	4b7c      	ldr	r3, [pc, #496]	; (8007ccc <nextionDisplayHandler+0x29c>)
 8007ada:	2100      	movs	r1, #0
 8007adc:	5499      	strb	r1, [r3, r2]
					parsingBuf[index-1] = 0;
 8007ade:	4b7a      	ldr	r3, [pc, #488]	; (8007cc8 <nextionDisplayHandler+0x298>)
 8007ae0:	781b      	ldrb	r3, [r3, #0]
 8007ae2:	3b01      	subs	r3, #1
 8007ae4:	4a79      	ldr	r2, [pc, #484]	; (8007ccc <nextionDisplayHandler+0x29c>)
 8007ae6:	2100      	movs	r1, #0
 8007ae8:	54d1      	strb	r1, [r2, r3]
					parsingBuf[index-2] = 0;
 8007aea:	4b77      	ldr	r3, [pc, #476]	; (8007cc8 <nextionDisplayHandler+0x298>)
 8007aec:	781b      	ldrb	r3, [r3, #0]
 8007aee:	3b02      	subs	r3, #2
 8007af0:	4a76      	ldr	r2, [pc, #472]	; (8007ccc <nextionDisplayHandler+0x29c>)
 8007af2:	2100      	movs	r1, #0
 8007af4:	54d1      	strb	r1, [r2, r3]

					ms = 2;
 8007af6:	4b6e      	ldr	r3, [pc, #440]	; (8007cb0 <nextionDisplayHandler+0x280>)
 8007af8:	2202      	movs	r2, #2
 8007afa:	701a      	strb	r2, [r3, #0]
					break;
 8007afc:	bf00      	nop
				else
				{
					index+=1;
				}
			}
		break;
 8007afe:	e0bd      	b.n	8007c7c <nextionDisplayHandler+0x24c>
					index+=1;
 8007b00:	4b71      	ldr	r3, [pc, #452]	; (8007cc8 <nextionDisplayHandler+0x298>)
 8007b02:	781b      	ldrb	r3, [r3, #0]
 8007b04:	3301      	adds	r3, #1
 8007b06:	b2da      	uxtb	r2, r3
 8007b08:	4b6f      	ldr	r3, [pc, #444]	; (8007cc8 <nextionDisplayHandler+0x298>)
 8007b0a:	701a      	strb	r2, [r3, #0]
			while(unreadSize)
 8007b0c:	8afb      	ldrh	r3, [r7, #22]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d1ba      	bne.n	8007a88 <nextionDisplayHandler+0x58>
		break;
 8007b12:	e0b3      	b.n	8007c7c <nextionDisplayHandler+0x24c>

		//parsowanie linni danych
		case 2:
		{
			//szukanmie znakow '=' lub '?'
			if((ptr = strchr((const char *)parsingBuf, '=')) != NULL)
 8007b14:	213d      	movs	r1, #61	; 0x3d
 8007b16:	486d      	ldr	r0, [pc, #436]	; (8007ccc <nextionDisplayHandler+0x29c>)
 8007b18:	f002 fd0d 	bl	800a536 <strchr>
 8007b1c:	6138      	str	r0, [r7, #16]
 8007b1e:	693b      	ldr	r3, [r7, #16]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d005      	beq.n	8007b30 <nextionDisplayHandler+0x100>
			{
				//value = atoi(ptr+1);
				mark = '=';
 8007b24:	233d      	movs	r3, #61	; 0x3d
 8007b26:	72fb      	strb	r3, [r7, #11]
				*ptr = 0;
 8007b28:	693b      	ldr	r3, [r7, #16]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	701a      	strb	r2, [r3, #0]
 8007b2e:	e00c      	b.n	8007b4a <nextionDisplayHandler+0x11a>
			}
			else if((ptr = strchr((const char *)parsingBuf, '?')) != NULL)
 8007b30:	213f      	movs	r1, #63	; 0x3f
 8007b32:	4866      	ldr	r0, [pc, #408]	; (8007ccc <nextionDisplayHandler+0x29c>)
 8007b34:	f002 fcff 	bl	800a536 <strchr>
 8007b38:	6138      	str	r0, [r7, #16]
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d004      	beq.n	8007b4a <nextionDisplayHandler+0x11a>
			{
				mark = '?';
 8007b40:	233f      	movs	r3, #63	; 0x3f
 8007b42:	72fb      	strb	r3, [r7, #11]
				*ptr = 0;
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	2200      	movs	r2, #0
 8007b48:	701a      	strb	r2, [r3, #0]
			}

			switch(parsingBuf[0])
 8007b4a:	4b60      	ldr	r3, [pc, #384]	; (8007ccc <nextionDisplayHandler+0x29c>)
 8007b4c:	781b      	ldrb	r3, [r3, #0]
 8007b4e:	2b30      	cmp	r3, #48	; 0x30
 8007b50:	d000      	beq.n	8007b54 <nextionDisplayHandler+0x124>
					}

				break;

				default:
				break;
 8007b52:	e086      	b.n	8007c62 <nextionDisplayHandler+0x232>
					if(stricmp("test", (const char *)(&parsingBuf[1])) == 0)
 8007b54:	495e      	ldr	r1, [pc, #376]	; (8007cd0 <nextionDisplayHandler+0x2a0>)
 8007b56:	485f      	ldr	r0, [pc, #380]	; (8007cd4 <nextionDisplayHandler+0x2a4>)
 8007b58:	f002 fccf 	bl	800a4fa <strcasecmp>
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d104      	bne.n	8007b6c <nextionDisplayHandler+0x13c>
						value = ptr[1];
 8007b62:	693b      	ldr	r3, [r7, #16]
 8007b64:	3301      	adds	r3, #1
 8007b66:	781b      	ldrb	r3, [r3, #0]
 8007b68:	607b      	str	r3, [r7, #4]
				break;
 8007b6a:	e079      	b.n	8007c60 <nextionDisplayHandler+0x230>
					else if(stricmp("fan", (const char *)(&parsingBuf[1])) == 0)
 8007b6c:	4958      	ldr	r1, [pc, #352]	; (8007cd0 <nextionDisplayHandler+0x2a0>)
 8007b6e:	485a      	ldr	r0, [pc, #360]	; (8007cd8 <nextionDisplayHandler+0x2a8>)
 8007b70:	f002 fcc3 	bl	800a4fa <strcasecmp>
 8007b74:	4603      	mov	r3, r0
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d10c      	bne.n	8007b94 <nextionDisplayHandler+0x164>
						value = ptr[1];
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	3301      	adds	r3, #1
 8007b7e:	781b      	ldrb	r3, [r3, #0]
 8007b80:	607b      	str	r3, [r7, #4]
						TIM2->CCR2 = value * 10;
 8007b82:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8007b86:	687a      	ldr	r2, [r7, #4]
 8007b88:	4613      	mov	r3, r2
 8007b8a:	009b      	lsls	r3, r3, #2
 8007b8c:	4413      	add	r3, r2
 8007b8e:	005b      	lsls	r3, r3, #1
 8007b90:	638b      	str	r3, [r1, #56]	; 0x38
				break;
 8007b92:	e065      	b.n	8007c60 <nextionDisplayHandler+0x230>
					else if(stricmp("OdczytCzujnikow", (const char *)&parsingBuf[1]) == 0)
 8007b94:	494e      	ldr	r1, [pc, #312]	; (8007cd0 <nextionDisplayHandler+0x2a0>)
 8007b96:	4851      	ldr	r0, [pc, #324]	; (8007cdc <nextionDisplayHandler+0x2ac>)
 8007b98:	f002 fcaf 	bl	800a4fa <strcasecmp>
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d103      	bne.n	8007baa <nextionDisplayHandler+0x17a>
						nextionCyclicalTrace = odczytCzujnikow;
 8007ba2:	4b4f      	ldr	r3, [pc, #316]	; (8007ce0 <nextionDisplayHandler+0x2b0>)
 8007ba4:	2201      	movs	r2, #1
 8007ba6:	701a      	strb	r2, [r3, #0]
				break;
 8007ba8:	e05a      	b.n	8007c60 <nextionDisplayHandler+0x230>
					else if(stricmp("Harm. w domu", (const char *)&parsingBuf[1]) == 0)
 8007baa:	4949      	ldr	r1, [pc, #292]	; (8007cd0 <nextionDisplayHandler+0x2a0>)
 8007bac:	484d      	ldr	r0, [pc, #308]	; (8007ce4 <nextionDisplayHandler+0x2b4>)
 8007bae:	f002 fca4 	bl	800a4fa <strcasecmp>
 8007bb2:	4603      	mov	r3, r0
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d105      	bne.n	8007bc4 <nextionDisplayHandler+0x194>
						odczytHarmonogramWdomu(&ptr[1]);
 8007bb8:	693b      	ldr	r3, [r7, #16]
 8007bba:	3301      	adds	r3, #1
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	f7ff fc41 	bl	8007444 <odczytHarmonogramWdomu>
				break;
 8007bc2:	e04d      	b.n	8007c60 <nextionDisplayHandler+0x230>
					else if(stricmp("Akt. Harm. w domu", (const char *)&parsingBuf[1]) == 0)
 8007bc4:	4942      	ldr	r1, [pc, #264]	; (8007cd0 <nextionDisplayHandler+0x2a0>)
 8007bc6:	4848      	ldr	r0, [pc, #288]	; (8007ce8 <nextionDisplayHandler+0x2b8>)
 8007bc8:	f002 fc97 	bl	800a4fa <strcasecmp>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d102      	bne.n	8007bd8 <nextionDisplayHandler+0x1a8>
						wyslanieHarmonogramWdomu();
 8007bd2:	f7ff fc89 	bl	80074e8 <wyslanieHarmonogramWdomu>
				break;
 8007bd6:	e043      	b.n	8007c60 <nextionDisplayHandler+0x230>
					else if(stricmp("Harm. w biurze", (const char *)&parsingBuf[1]) == 0)
 8007bd8:	493d      	ldr	r1, [pc, #244]	; (8007cd0 <nextionDisplayHandler+0x2a0>)
 8007bda:	4844      	ldr	r0, [pc, #272]	; (8007cec <nextionDisplayHandler+0x2bc>)
 8007bdc:	f002 fc8d 	bl	800a4fa <strcasecmp>
 8007be0:	4603      	mov	r3, r0
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d105      	bne.n	8007bf2 <nextionDisplayHandler+0x1c2>
						odczytHarmonogramWbiurze(&ptr[1]);
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	3301      	adds	r3, #1
 8007bea:	4618      	mov	r0, r3
 8007bec:	f7ff fc3d 	bl	800746a <odczytHarmonogramWbiurze>
				break;
 8007bf0:	e036      	b.n	8007c60 <nextionDisplayHandler+0x230>
					else if(stricmp("Akt. Harm. w biurze", (const char *)&parsingBuf[1]) == 0)
 8007bf2:	4937      	ldr	r1, [pc, #220]	; (8007cd0 <nextionDisplayHandler+0x2a0>)
 8007bf4:	483e      	ldr	r0, [pc, #248]	; (8007cf0 <nextionDisplayHandler+0x2c0>)
 8007bf6:	f002 fc80 	bl	800a4fa <strcasecmp>
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d102      	bne.n	8007c06 <nextionDisplayHandler+0x1d6>
						wyslanieHarmonogramWbiurze();
 8007c00:	f7ff fd16 	bl	8007630 <wyslanieHarmonogramWbiurze>
				break;
 8007c04:	e02c      	b.n	8007c60 <nextionDisplayHandler+0x230>
					else if(stricmp("Harm. tydz. w pracy", (const char *)&parsingBuf[1]) == 0)
 8007c06:	4932      	ldr	r1, [pc, #200]	; (8007cd0 <nextionDisplayHandler+0x2a0>)
 8007c08:	483a      	ldr	r0, [pc, #232]	; (8007cf4 <nextionDisplayHandler+0x2c4>)
 8007c0a:	f002 fc76 	bl	800a4fa <strcasecmp>
 8007c0e:	4603      	mov	r3, r0
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d105      	bne.n	8007c20 <nextionDisplayHandler+0x1f0>
						odczytHarmonogramTydzWpracy(&ptr[1]);
 8007c14:	693b      	ldr	r3, [r7, #16]
 8007c16:	3301      	adds	r3, #1
 8007c18:	4618      	mov	r0, r3
 8007c1a:	f7ff fc3a 	bl	8007492 <odczytHarmonogramTydzWpracy>
				break;
 8007c1e:	e01f      	b.n	8007c60 <nextionDisplayHandler+0x230>
					else if(stricmp("Akt. Harm. tydz. w pracy", (const char *)&parsingBuf[1]) == 0)
 8007c20:	492b      	ldr	r1, [pc, #172]	; (8007cd0 <nextionDisplayHandler+0x2a0>)
 8007c22:	4835      	ldr	r0, [pc, #212]	; (8007cf8 <nextionDisplayHandler+0x2c8>)
 8007c24:	f002 fc69 	bl	800a4fa <strcasecmp>
 8007c28:	4603      	mov	r3, r0
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d102      	bne.n	8007c34 <nextionDisplayHandler+0x204>
						wyslanieHarmonogramTydzWpracy();
 8007c2e:	f7ff fda7 	bl	8007780 <wyslanieHarmonogramTydzWpracy>
				break;
 8007c32:	e015      	b.n	8007c60 <nextionDisplayHandler+0x230>
					else if(stricmp("Harm. uzytkownika", (const char *)&parsingBuf[1]) == 0)
 8007c34:	4926      	ldr	r1, [pc, #152]	; (8007cd0 <nextionDisplayHandler+0x2a0>)
 8007c36:	4831      	ldr	r0, [pc, #196]	; (8007cfc <nextionDisplayHandler+0x2cc>)
 8007c38:	f002 fc5f 	bl	800a4fa <strcasecmp>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d105      	bne.n	8007c4e <nextionDisplayHandler+0x21e>
						odczytHarmonogramUzytkownika(&ptr[1]);
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	3301      	adds	r3, #1
 8007c46:	4618      	mov	r0, r3
 8007c48:	f7ff fc38 	bl	80074bc <odczytHarmonogramUzytkownika>
				break;
 8007c4c:	e008      	b.n	8007c60 <nextionDisplayHandler+0x230>
					else if(stricmp("Akt. Harm. uzytkownika", (const char *)&parsingBuf[1]) == 0)
 8007c4e:	4920      	ldr	r1, [pc, #128]	; (8007cd0 <nextionDisplayHandler+0x2a0>)
 8007c50:	482b      	ldr	r0, [pc, #172]	; (8007d00 <nextionDisplayHandler+0x2d0>)
 8007c52:	f002 fc52 	bl	800a4fa <strcasecmp>
 8007c56:	4603      	mov	r3, r0
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d101      	bne.n	8007c60 <nextionDisplayHandler+0x230>
						wyslanieHarmonogramUzytkownika();
 8007c5c:	f7ff fe3c 	bl	80078d8 <wyslanieHarmonogramUzytkownika>
				break;
 8007c60:	bf00      	nop
			}



			ms = 1;
 8007c62:	4b13      	ldr	r3, [pc, #76]	; (8007cb0 <nextionDisplayHandler+0x280>)
 8007c64:	2201      	movs	r2, #1
 8007c66:	701a      	strb	r2, [r3, #0]
			memset(parsingBuf, 0, NEXTION_RX_BUF_SIZE);
 8007c68:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007c6c:	2100      	movs	r1, #0
 8007c6e:	4817      	ldr	r0, [pc, #92]	; (8007ccc <nextionDisplayHandler+0x29c>)
 8007c70:	f002 fc3b 	bl	800a4ea <memset>
			index = 0;
 8007c74:	4b14      	ldr	r3, [pc, #80]	; (8007cc8 <nextionDisplayHandler+0x298>)
 8007c76:	2200      	movs	r2, #0
 8007c78:	701a      	strb	r2, [r3, #0]
		}

		break;
 8007c7a:	bf00      	nop
	}

	//cyliczne generowanie trace
	switch (nextionCyclicalTrace)
 8007c7c:	4b18      	ldr	r3, [pc, #96]	; (8007ce0 <nextionDisplayHandler+0x2b0>)
 8007c7e:	781b      	ldrb	r3, [r3, #0]
 8007c80:	2b01      	cmp	r3, #1
 8007c82:	d000      	beq.n	8007c86 <nextionDisplayHandler+0x256>

			}

			break;
		default:
			break;
 8007c84:	e125      	b.n	8007ed2 <nextionDisplayHandler+0x4a2>
			if((HAL_GetTick() - startTickTrace) >= 1000)
 8007c86:	f7f9 f9c9 	bl	800101c <HAL_GetTick>
 8007c8a:	4602      	mov	r2, r0
 8007c8c:	4b0d      	ldr	r3, [pc, #52]	; (8007cc4 <nextionDisplayHandler+0x294>)
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	1ad3      	subs	r3, r2, r3
 8007c92:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007c96:	f0c0 811b 	bcc.w	8007ed0 <nextionDisplayHandler+0x4a0>
				startTickTrace = HAL_GetTick();
 8007c9a:	f7f9 f9bf 	bl	800101c <HAL_GetTick>
 8007c9e:	4602      	mov	r2, r0
 8007ca0:	4b08      	ldr	r3, [pc, #32]	; (8007cc4 <nextionDisplayHandler+0x294>)
 8007ca2:	601a      	str	r2, [r3, #0]
				BME280_t* bme = GetBME280Sensors();
 8007ca4:	f000 faf4 	bl	8008290 <GetBME280Sensors>
 8007ca8:	6038      	str	r0, [r7, #0]
				for(int i=0 ; i < MAX_NUMBER_OF_SENSORS ; i++)
 8007caa:	2300      	movs	r3, #0
 8007cac:	60fb      	str	r3, [r7, #12]
 8007cae:	e10b      	b.n	8007ec8 <nextionDisplayHandler+0x498>
 8007cb0:	200010d8 	.word	0x200010d8
 8007cb4:	2000171c 	.word	0x2000171c
 8007cb8:	20000cd8 	.word	0x20000cd8
 8007cbc:	20001718 	.word	0x20001718
 8007cc0:	20001660 	.word	0x20001660
 8007cc4:	200010dc 	.word	0x200010dc
 8007cc8:	200010e0 	.word	0x200010e0
 8007ccc:	200010e4 	.word	0x200010e4
 8007cd0:	200010e5 	.word	0x200010e5
 8007cd4:	0800e660 	.word	0x0800e660
 8007cd8:	0800e668 	.word	0x0800e668
 8007cdc:	0800e66c 	.word	0x0800e66c
 8007ce0:	200012e4 	.word	0x200012e4
 8007ce4:	0800e67c 	.word	0x0800e67c
 8007ce8:	0800e68c 	.word	0x0800e68c
 8007cec:	0800e6a0 	.word	0x0800e6a0
 8007cf0:	0800e6b0 	.word	0x0800e6b0
 8007cf4:	0800e6c4 	.word	0x0800e6c4
 8007cf8:	0800e6d8 	.word	0x0800e6d8
 8007cfc:	0800e6f4 	.word	0x0800e6f4
 8007d00:	0800e708 	.word	0x0800e708
					if(bme[i].typeOfSensor == Unidentified_type)
 8007d04:	68fa      	ldr	r2, [r7, #12]
 8007d06:	4613      	mov	r3, r2
 8007d08:	009b      	lsls	r3, r3, #2
 8007d0a:	4413      	add	r3, r2
 8007d0c:	009b      	lsls	r3, r3, #2
 8007d0e:	461a      	mov	r2, r3
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	4413      	add	r3, r2
 8007d14:	7b1b      	ldrb	r3, [r3, #12]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d124      	bne.n	8007d64 <nextionDisplayHandler+0x334>
						nextionTrace("t%d.txt=\"-\"", (i*3)+8);
 8007d1a:	68fa      	ldr	r2, [r7, #12]
 8007d1c:	4613      	mov	r3, r2
 8007d1e:	005b      	lsls	r3, r3, #1
 8007d20:	4413      	add	r3, r2
 8007d22:	3308      	adds	r3, #8
 8007d24:	4619      	mov	r1, r3
 8007d26:	486d      	ldr	r0, [pc, #436]	; (8007edc <nextionDisplayHandler+0x4ac>)
 8007d28:	f7ff fb4c 	bl	80073c4 <nextionTrace>
						osDelay(5);
 8007d2c:	2005      	movs	r0, #5
 8007d2e:	f7fd fbe4 	bl	80054fa <osDelay>
						nextionTrace("t%d.txt=\"-\"", (i*3)+9);
 8007d32:	68fa      	ldr	r2, [r7, #12]
 8007d34:	4613      	mov	r3, r2
 8007d36:	005b      	lsls	r3, r3, #1
 8007d38:	4413      	add	r3, r2
 8007d3a:	3309      	adds	r3, #9
 8007d3c:	4619      	mov	r1, r3
 8007d3e:	4867      	ldr	r0, [pc, #412]	; (8007edc <nextionDisplayHandler+0x4ac>)
 8007d40:	f7ff fb40 	bl	80073c4 <nextionTrace>
						osDelay(5);
 8007d44:	2005      	movs	r0, #5
 8007d46:	f7fd fbd8 	bl	80054fa <osDelay>
						nextionTrace("t%d.txt=\"-\"", (i*3)+10);
 8007d4a:	68fa      	ldr	r2, [r7, #12]
 8007d4c:	4613      	mov	r3, r2
 8007d4e:	005b      	lsls	r3, r3, #1
 8007d50:	4413      	add	r3, r2
 8007d52:	330a      	adds	r3, #10
 8007d54:	4619      	mov	r1, r3
 8007d56:	4861      	ldr	r0, [pc, #388]	; (8007edc <nextionDisplayHandler+0x4ac>)
 8007d58:	f7ff fb34 	bl	80073c4 <nextionTrace>
						osDelay(5);
 8007d5c:	2005      	movs	r0, #5
 8007d5e:	f7fd fbcc 	bl	80054fa <osDelay>
 8007d62:	e0ae      	b.n	8007ec2 <nextionDisplayHandler+0x492>
					else if (bme[i].typeOfSensor == BMP_280_type)
 8007d64:	68fa      	ldr	r2, [r7, #12]
 8007d66:	4613      	mov	r3, r2
 8007d68:	009b      	lsls	r3, r3, #2
 8007d6a:	4413      	add	r3, r2
 8007d6c:	009b      	lsls	r3, r3, #2
 8007d6e:	461a      	mov	r2, r3
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	4413      	add	r3, r2
 8007d74:	7b1b      	ldrb	r3, [r3, #12]
 8007d76:	2b01      	cmp	r3, #1
 8007d78:	d145      	bne.n	8007e06 <nextionDisplayHandler+0x3d6>
						nextionTrace("t%d.txt=\"%2.1f C\"", (i*3)+8, bme[i].temp);
 8007d7a:	68fa      	ldr	r2, [r7, #12]
 8007d7c:	4613      	mov	r3, r2
 8007d7e:	005b      	lsls	r3, r3, #1
 8007d80:	4413      	add	r3, r2
 8007d82:	f103 0408 	add.w	r4, r3, #8
 8007d86:	68fa      	ldr	r2, [r7, #12]
 8007d88:	4613      	mov	r3, r2
 8007d8a:	009b      	lsls	r3, r3, #2
 8007d8c:	4413      	add	r3, r2
 8007d8e:	009b      	lsls	r3, r3, #2
 8007d90:	461a      	mov	r2, r3
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	4413      	add	r3, r2
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	4618      	mov	r0, r3
 8007d9a:	f7f8 fbd5 	bl	8000548 <__aeabi_f2d>
 8007d9e:	4602      	mov	r2, r0
 8007da0:	460b      	mov	r3, r1
 8007da2:	4621      	mov	r1, r4
 8007da4:	484e      	ldr	r0, [pc, #312]	; (8007ee0 <nextionDisplayHandler+0x4b0>)
 8007da6:	f7ff fb0d 	bl	80073c4 <nextionTrace>
						osDelay(5);
 8007daa:	2005      	movs	r0, #5
 8007dac:	f7fd fba5 	bl	80054fa <osDelay>
						nextionTrace("t%d.txt=\"%d hPa\"", (i*3)+9, (int)(bme[i].pres/1000));
 8007db0:	68fa      	ldr	r2, [r7, #12]
 8007db2:	4613      	mov	r3, r2
 8007db4:	005b      	lsls	r3, r3, #1
 8007db6:	4413      	add	r3, r2
 8007db8:	f103 0109 	add.w	r1, r3, #9
 8007dbc:	68fa      	ldr	r2, [r7, #12]
 8007dbe:	4613      	mov	r3, r2
 8007dc0:	009b      	lsls	r3, r3, #2
 8007dc2:	4413      	add	r3, r2
 8007dc4:	009b      	lsls	r3, r3, #2
 8007dc6:	461a      	mov	r2, r3
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	4413      	add	r3, r2
 8007dcc:	ed93 7a01 	vldr	s14, [r3, #4]
 8007dd0:	eddf 6a44 	vldr	s13, [pc, #272]	; 8007ee4 <nextionDisplayHandler+0x4b4>
 8007dd4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007dd8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007ddc:	ee17 2a90 	vmov	r2, s15
 8007de0:	4841      	ldr	r0, [pc, #260]	; (8007ee8 <nextionDisplayHandler+0x4b8>)
 8007de2:	f7ff faef 	bl	80073c4 <nextionTrace>
						osDelay(5);
 8007de6:	2005      	movs	r0, #5
 8007de8:	f7fd fb87 	bl	80054fa <osDelay>
						nextionTrace("t%d.txt=\"-\"", (i*3)+10);
 8007dec:	68fa      	ldr	r2, [r7, #12]
 8007dee:	4613      	mov	r3, r2
 8007df0:	005b      	lsls	r3, r3, #1
 8007df2:	4413      	add	r3, r2
 8007df4:	330a      	adds	r3, #10
 8007df6:	4619      	mov	r1, r3
 8007df8:	4838      	ldr	r0, [pc, #224]	; (8007edc <nextionDisplayHandler+0x4ac>)
 8007dfa:	f7ff fae3 	bl	80073c4 <nextionTrace>
						osDelay(5);
 8007dfe:	2005      	movs	r0, #5
 8007e00:	f7fd fb7b 	bl	80054fa <osDelay>
 8007e04:	e05d      	b.n	8007ec2 <nextionDisplayHandler+0x492>
					else if (bme[i].typeOfSensor == BME_280_type)
 8007e06:	68fa      	ldr	r2, [r7, #12]
 8007e08:	4613      	mov	r3, r2
 8007e0a:	009b      	lsls	r3, r3, #2
 8007e0c:	4413      	add	r3, r2
 8007e0e:	009b      	lsls	r3, r3, #2
 8007e10:	461a      	mov	r2, r3
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	4413      	add	r3, r2
 8007e16:	7b1b      	ldrb	r3, [r3, #12]
 8007e18:	2b02      	cmp	r3, #2
 8007e1a:	d152      	bne.n	8007ec2 <nextionDisplayHandler+0x492>
						nextionTrace("t%d.txt=\"%2.1f C\"", (i*3)+8, bme[i].temp);
 8007e1c:	68fa      	ldr	r2, [r7, #12]
 8007e1e:	4613      	mov	r3, r2
 8007e20:	005b      	lsls	r3, r3, #1
 8007e22:	4413      	add	r3, r2
 8007e24:	f103 0408 	add.w	r4, r3, #8
 8007e28:	68fa      	ldr	r2, [r7, #12]
 8007e2a:	4613      	mov	r3, r2
 8007e2c:	009b      	lsls	r3, r3, #2
 8007e2e:	4413      	add	r3, r2
 8007e30:	009b      	lsls	r3, r3, #2
 8007e32:	461a      	mov	r2, r3
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	4413      	add	r3, r2
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f7f8 fb84 	bl	8000548 <__aeabi_f2d>
 8007e40:	4602      	mov	r2, r0
 8007e42:	460b      	mov	r3, r1
 8007e44:	4621      	mov	r1, r4
 8007e46:	4826      	ldr	r0, [pc, #152]	; (8007ee0 <nextionDisplayHandler+0x4b0>)
 8007e48:	f7ff fabc 	bl	80073c4 <nextionTrace>
						osDelay(5);
 8007e4c:	2005      	movs	r0, #5
 8007e4e:	f7fd fb54 	bl	80054fa <osDelay>
						nextionTrace("t%d.txt=\"%d hPa\"", (i*3)+9, (int)(bme[i].pres/1000));
 8007e52:	68fa      	ldr	r2, [r7, #12]
 8007e54:	4613      	mov	r3, r2
 8007e56:	005b      	lsls	r3, r3, #1
 8007e58:	4413      	add	r3, r2
 8007e5a:	f103 0109 	add.w	r1, r3, #9
 8007e5e:	68fa      	ldr	r2, [r7, #12]
 8007e60:	4613      	mov	r3, r2
 8007e62:	009b      	lsls	r3, r3, #2
 8007e64:	4413      	add	r3, r2
 8007e66:	009b      	lsls	r3, r3, #2
 8007e68:	461a      	mov	r2, r3
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	4413      	add	r3, r2
 8007e6e:	ed93 7a01 	vldr	s14, [r3, #4]
 8007e72:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8007ee4 <nextionDisplayHandler+0x4b4>
 8007e76:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007e7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007e7e:	ee17 2a90 	vmov	r2, s15
 8007e82:	4819      	ldr	r0, [pc, #100]	; (8007ee8 <nextionDisplayHandler+0x4b8>)
 8007e84:	f7ff fa9e 	bl	80073c4 <nextionTrace>
						osDelay(5);
 8007e88:	2005      	movs	r0, #5
 8007e8a:	f7fd fb36 	bl	80054fa <osDelay>
						nextionTrace("t%d.txt=\"%d %RH\"", (i*3)+10, (int)(bme[i].humi));
 8007e8e:	68fa      	ldr	r2, [r7, #12]
 8007e90:	4613      	mov	r3, r2
 8007e92:	005b      	lsls	r3, r3, #1
 8007e94:	4413      	add	r3, r2
 8007e96:	f103 010a 	add.w	r1, r3, #10
 8007e9a:	68fa      	ldr	r2, [r7, #12]
 8007e9c:	4613      	mov	r3, r2
 8007e9e:	009b      	lsls	r3, r3, #2
 8007ea0:	4413      	add	r3, r2
 8007ea2:	009b      	lsls	r3, r3, #2
 8007ea4:	461a      	mov	r2, r3
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	4413      	add	r3, r2
 8007eaa:	edd3 7a02 	vldr	s15, [r3, #8]
 8007eae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007eb2:	ee17 2a90 	vmov	r2, s15
 8007eb6:	480d      	ldr	r0, [pc, #52]	; (8007eec <nextionDisplayHandler+0x4bc>)
 8007eb8:	f7ff fa84 	bl	80073c4 <nextionTrace>
						osDelay(5);
 8007ebc:	2005      	movs	r0, #5
 8007ebe:	f7fd fb1c 	bl	80054fa <osDelay>
				for(int i=0 ; i < MAX_NUMBER_OF_SENSORS ; i++)
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	3301      	adds	r3, #1
 8007ec6:	60fb      	str	r3, [r7, #12]
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	2b06      	cmp	r3, #6
 8007ecc:	f77f af1a 	ble.w	8007d04 <nextionDisplayHandler+0x2d4>
			break;
 8007ed0:	bf00      	nop
	}


}
 8007ed2:	bf00      	nop
 8007ed4:	371c      	adds	r7, #28
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd90      	pop	{r4, r7, pc}
 8007eda:	bf00      	nop
 8007edc:	0800e720 	.word	0x0800e720
 8007ee0:	0800e72c 	.word	0x0800e72c
 8007ee4:	447a0000 	.word	0x447a0000
 8007ee8:	0800e740 	.word	0x0800e740
 8007eec:	0800e754 	.word	0x0800e754

08007ef0 <StartNextionDisplayTask>:

/*
 *
 */
void StartNextionDisplayTask(void const * argument)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b082      	sub	sp, #8
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1, &RxDataUsart1, 1);
 8007ef8:	2201      	movs	r2, #1
 8007efa:	4905      	ldr	r1, [pc, #20]	; (8007f10 <StartNextionDisplayTask+0x20>)
 8007efc:	4805      	ldr	r0, [pc, #20]	; (8007f14 <StartNextionDisplayTask+0x24>)
 8007efe:	f7fc fbc1 	bl	8004684 <HAL_UART_Receive_IT>

	while(1)
	{
		nextionDisplayHandler();	//funkcja blokujaca, dlatego poznienie tylko 1ms
 8007f02:	f7ff fd95 	bl	8007a30 <nextionDisplayHandler>
		osDelay(50);
 8007f06:	2032      	movs	r0, #50	; 0x32
 8007f08:	f7fd faf7 	bl	80054fa <osDelay>
		nextionDisplayHandler();	//funkcja blokujaca, dlatego poznienie tylko 1ms
 8007f0c:	e7f9      	b.n	8007f02 <StartNextionDisplayTask+0x12>
 8007f0e:	bf00      	nop
 8007f10:	20001718 	.word	0x20001718
 8007f14:	20001660 	.word	0x20001660

08007f18 <HAL_UART_RxCpltCallback>:

/*
 *
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b082      	sub	sp, #8
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
	//static int16_t i = 0;
	//static uint32_t Tickstart = 0;


	//LedSet(LED3, off);
	if(huart->Instance == huart1.Instance)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681a      	ldr	r2, [r3, #0]
 8007f24:	4b09      	ldr	r3, [pc, #36]	; (8007f4c <HAL_UART_RxCpltCallback+0x34>)
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	429a      	cmp	r2, r3
 8007f2a:	d10a      	bne.n	8007f42 <HAL_UART_RxCpltCallback+0x2a>
	{
		CircularBuffer_pushBackByte(&rxBufferObject, RxDataUsart1);
 8007f2c:	4b08      	ldr	r3, [pc, #32]	; (8007f50 <HAL_UART_RxCpltCallback+0x38>)
 8007f2e:	781b      	ldrb	r3, [r3, #0]
 8007f30:	4619      	mov	r1, r3
 8007f32:	4808      	ldr	r0, [pc, #32]	; (8007f54 <HAL_UART_RxCpltCallback+0x3c>)
 8007f34:	f7fe fcf4 	bl	8006920 <CircularBuffer_pushBackByte>
		else
		{
			i++;	//ikrementue wskaznik na buforze
		}*/

		HAL_UART_Receive_IT(&huart1, &RxDataUsart1, 1);
 8007f38:	2201      	movs	r2, #1
 8007f3a:	4905      	ldr	r1, [pc, #20]	; (8007f50 <HAL_UART_RxCpltCallback+0x38>)
 8007f3c:	4803      	ldr	r0, [pc, #12]	; (8007f4c <HAL_UART_RxCpltCallback+0x34>)
 8007f3e:	f7fc fba1 	bl	8004684 <HAL_UART_Receive_IT>
	}

}
 8007f42:	bf00      	nop
 8007f44:	3708      	adds	r7, #8
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bd80      	pop	{r7, pc}
 8007f4a:	bf00      	nop
 8007f4c:	20001660 	.word	0x20001660
 8007f50:	20001718 	.word	0x20001718
 8007f54:	2000171c 	.word	0x2000171c

08007f58 <StartSensorsTask>:
BME280_t BME280[MAX_NUMBER_OF_SENSORS] = {0};
uint8_t bme280_activeSensor = 1;


void StartSensorsTask(void const * argument)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b082      	sub	sp, #8
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
	BME280_SetSpiMode();
 8007f60:	f000 f93a 	bl	80081d8 <BME280_SetSpiMode>
	BME280_SetStatus();
 8007f64:	f000 f99e 	bl	80082a4 <BME280_SetStatus>

	/* Infinite loop */
	for(;;)
	{
		osDelay(200);
 8007f68:	20c8      	movs	r0, #200	; 0xc8
 8007f6a:	f7fd fac6 	bl	80054fa <osDelay>
		BME280_Handler();
 8007f6e:	f000 f801 	bl	8007f74 <BME280_Handler>
		osDelay(200);
 8007f72:	e7f9      	b.n	8007f68 <StartSensorsTask+0x10>

08007f74 <BME280_Handler>:
	}
}

void BME280_Handler()
{
 8007f74:	b590      	push	{r4, r7, lr}
 8007f76:	b087      	sub	sp, #28
 8007f78:	af04      	add	r7, sp, #16
	static uint32_t startTickTrace = 0;
	uint8_t activeSensor = GetActiveSensorBME280();
 8007f7a:	f000 f9b1 	bl	80082e0 <GetActiveSensorBME280>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	70fb      	strb	r3, [r7, #3]


	if(BME280[activeSensor].typeOfSensor == Unidentified_type)
 8007f82:	78fa      	ldrb	r2, [r7, #3]
 8007f84:	4991      	ldr	r1, [pc, #580]	; (80081cc <BME280_Handler+0x258>)
 8007f86:	4613      	mov	r3, r2
 8007f88:	009b      	lsls	r3, r3, #2
 8007f8a:	4413      	add	r3, r2
 8007f8c:	009b      	lsls	r3, r3, #2
 8007f8e:	440b      	add	r3, r1
 8007f90:	330c      	adds	r3, #12
 8007f92:	781b      	ldrb	r3, [r3, #0]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d130      	bne.n	8007ffa <BME280_Handler+0x86>
	{
		BME280[activeSensor].typeOfSensor = BME280_Initial(activeSensor,
 8007f98:	78fc      	ldrb	r4, [r7, #3]
 8007f9a:	78f8      	ldrb	r0, [r7, #3]
 8007f9c:	2364      	movs	r3, #100	; 0x64
 8007f9e:	9303      	str	r3, [sp, #12]
 8007fa0:	2303      	movs	r3, #3
 8007fa2:	9302      	str	r3, [sp, #8]
 8007fa4:	2304      	movs	r3, #4
 8007fa6:	9301      	str	r3, [sp, #4]
 8007fa8:	2310      	movs	r3, #16
 8007faa:	9300      	str	r3, [sp, #0]
 8007fac:	2380      	movs	r3, #128	; 0x80
 8007fae:	220c      	movs	r2, #12
 8007fb0:	21c0      	movs	r1, #192	; 0xc0
 8007fb2:	f000 ff1f 	bl	8008df4 <BME280_Initial>
 8007fb6:	4603      	mov	r3, r0
 8007fb8:	4619      	mov	r1, r3
 8007fba:	4a84      	ldr	r2, [pc, #528]	; (80081cc <BME280_Handler+0x258>)
 8007fbc:	4623      	mov	r3, r4
 8007fbe:	009b      	lsls	r3, r3, #2
 8007fc0:	4423      	add	r3, r4
 8007fc2:	009b      	lsls	r3, r3, #2
 8007fc4:	4413      	add	r3, r2
 8007fc6:	330c      	adds	r3, #12
 8007fc8:	460a      	mov	r2, r1
 8007fca:	701a      	strb	r2, [r3, #0]
												BME280_TEMP_OVERSAMPLING_X8,
												BME280_PRES_OVERSAMPLING_X8,
												BME280_HUM_OVERSAMPLING_X8,
												BME280_MODE_NORMAL, 100);

		if(BME280[activeSensor].typeOfSensor != Unidentified_type)
 8007fcc:	78fa      	ldrb	r2, [r7, #3]
 8007fce:	497f      	ldr	r1, [pc, #508]	; (80081cc <BME280_Handler+0x258>)
 8007fd0:	4613      	mov	r3, r2
 8007fd2:	009b      	lsls	r3, r3, #2
 8007fd4:	4413      	add	r3, r2
 8007fd6:	009b      	lsls	r3, r3, #2
 8007fd8:	440b      	add	r3, r1
 8007fda:	330c      	adds	r3, #12
 8007fdc:	781b      	ldrb	r3, [r3, #0]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	f000 80a4 	beq.w	800812c <BME280_Handler+0x1b8>
			BME280[activeSensor].timeout = SENSORS_TIMEOUT;
 8007fe4:	78fa      	ldrb	r2, [r7, #3]
 8007fe6:	4979      	ldr	r1, [pc, #484]	; (80081cc <BME280_Handler+0x258>)
 8007fe8:	4613      	mov	r3, r2
 8007fea:	009b      	lsls	r3, r3, #2
 8007fec:	4413      	add	r3, r2
 8007fee:	009b      	lsls	r3, r3, #2
 8007ff0:	440b      	add	r3, r1
 8007ff2:	3310      	adds	r3, #16
 8007ff4:	2205      	movs	r2, #5
 8007ff6:	601a      	str	r2, [r3, #0]
 8007ff8:	e098      	b.n	800812c <BME280_Handler+0x1b8>

	}
	else if(BME280[activeSensor].typeOfSensor == BME_280_type)
 8007ffa:	78fa      	ldrb	r2, [r7, #3]
 8007ffc:	4973      	ldr	r1, [pc, #460]	; (80081cc <BME280_Handler+0x258>)
 8007ffe:	4613      	mov	r3, r2
 8008000:	009b      	lsls	r3, r3, #2
 8008002:	4413      	add	r3, r2
 8008004:	009b      	lsls	r3, r3, #2
 8008006:	440b      	add	r3, r1
 8008008:	330c      	adds	r3, #12
 800800a:	781b      	ldrb	r3, [r3, #0]
 800800c:	2b02      	cmp	r3, #2
 800800e:	d149      	bne.n	80080a4 <BME280_Handler+0x130>
	{
		BME280[activeSensor].temp = BME280_ReadTemperature(activeSensor);
 8008010:	78fc      	ldrb	r4, [r7, #3]
 8008012:	78fb      	ldrb	r3, [r7, #3]
 8008014:	4618      	mov	r0, r3
 8008016:	f001 f8ab 	bl	8009170 <BME280_ReadTemperature>
 800801a:	eef0 7a40 	vmov.f32	s15, s0
 800801e:	4a6b      	ldr	r2, [pc, #428]	; (80081cc <BME280_Handler+0x258>)
 8008020:	4623      	mov	r3, r4
 8008022:	009b      	lsls	r3, r3, #2
 8008024:	4423      	add	r3, r4
 8008026:	009b      	lsls	r3, r3, #2
 8008028:	4413      	add	r3, r2
 800802a:	edc3 7a00 	vstr	s15, [r3]
		BME280[activeSensor].pres = BME280_ReadPressure(activeSensor);
 800802e:	78fc      	ldrb	r4, [r7, #3]
 8008030:	78fb      	ldrb	r3, [r7, #3]
 8008032:	4618      	mov	r0, r3
 8008034:	f001 f924 	bl	8009280 <BME280_ReadPressure>
 8008038:	eef0 7a40 	vmov.f32	s15, s0
 800803c:	4a63      	ldr	r2, [pc, #396]	; (80081cc <BME280_Handler+0x258>)
 800803e:	4623      	mov	r3, r4
 8008040:	009b      	lsls	r3, r3, #2
 8008042:	4423      	add	r3, r4
 8008044:	009b      	lsls	r3, r3, #2
 8008046:	4413      	add	r3, r2
 8008048:	3304      	adds	r3, #4
 800804a:	edc3 7a00 	vstr	s15, [r3]
		BME280[activeSensor].humi = BME280_ReadHumidity(activeSensor);
 800804e:	78fc      	ldrb	r4, [r7, #3]
 8008050:	78fb      	ldrb	r3, [r7, #3]
 8008052:	4618      	mov	r0, r3
 8008054:	f001 fba0 	bl	8009798 <BME280_ReadHumidity>
 8008058:	eef0 7a40 	vmov.f32	s15, s0
 800805c:	4a5b      	ldr	r2, [pc, #364]	; (80081cc <BME280_Handler+0x258>)
 800805e:	4623      	mov	r3, r4
 8008060:	009b      	lsls	r3, r3, #2
 8008062:	4423      	add	r3, r4
 8008064:	009b      	lsls	r3, r3, #2
 8008066:	4413      	add	r3, r2
 8008068:	3308      	adds	r3, #8
 800806a:	edc3 7a00 	vstr	s15, [r3]

		if(BME280[activeSensor].temp > -50.0)	//jesli wartosc mniejsza niz czujnik przesta odpowiadac, wartosc ponizej 50 stopni wynika ze wspolczynnikow korekcyjnych
 800806e:	78fa      	ldrb	r2, [r7, #3]
 8008070:	4956      	ldr	r1, [pc, #344]	; (80081cc <BME280_Handler+0x258>)
 8008072:	4613      	mov	r3, r2
 8008074:	009b      	lsls	r3, r3, #2
 8008076:	4413      	add	r3, r2
 8008078:	009b      	lsls	r3, r3, #2
 800807a:	440b      	add	r3, r1
 800807c:	edd3 7a00 	vldr	s15, [r3]
 8008080:	ed9f 7a53 	vldr	s14, [pc, #332]	; 80081d0 <BME280_Handler+0x25c>
 8008084:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800808c:	dd4e      	ble.n	800812c <BME280_Handler+0x1b8>
			BME280[activeSensor].timeout = SENSORS_TIMEOUT;
 800808e:	78fa      	ldrb	r2, [r7, #3]
 8008090:	494e      	ldr	r1, [pc, #312]	; (80081cc <BME280_Handler+0x258>)
 8008092:	4613      	mov	r3, r2
 8008094:	009b      	lsls	r3, r3, #2
 8008096:	4413      	add	r3, r2
 8008098:	009b      	lsls	r3, r3, #2
 800809a:	440b      	add	r3, r1
 800809c:	3310      	adds	r3, #16
 800809e:	2205      	movs	r2, #5
 80080a0:	601a      	str	r2, [r3, #0]
 80080a2:	e043      	b.n	800812c <BME280_Handler+0x1b8>
	}
	else if(BME280[activeSensor].typeOfSensor == BMP_280_type)
 80080a4:	78fa      	ldrb	r2, [r7, #3]
 80080a6:	4949      	ldr	r1, [pc, #292]	; (80081cc <BME280_Handler+0x258>)
 80080a8:	4613      	mov	r3, r2
 80080aa:	009b      	lsls	r3, r3, #2
 80080ac:	4413      	add	r3, r2
 80080ae:	009b      	lsls	r3, r3, #2
 80080b0:	440b      	add	r3, r1
 80080b2:	330c      	adds	r3, #12
 80080b4:	781b      	ldrb	r3, [r3, #0]
 80080b6:	2b01      	cmp	r3, #1
 80080b8:	d138      	bne.n	800812c <BME280_Handler+0x1b8>
	{
		BME280[activeSensor].temp = BME280_ReadTemperature(activeSensor);
 80080ba:	78fc      	ldrb	r4, [r7, #3]
 80080bc:	78fb      	ldrb	r3, [r7, #3]
 80080be:	4618      	mov	r0, r3
 80080c0:	f001 f856 	bl	8009170 <BME280_ReadTemperature>
 80080c4:	eef0 7a40 	vmov.f32	s15, s0
 80080c8:	4a40      	ldr	r2, [pc, #256]	; (80081cc <BME280_Handler+0x258>)
 80080ca:	4623      	mov	r3, r4
 80080cc:	009b      	lsls	r3, r3, #2
 80080ce:	4423      	add	r3, r4
 80080d0:	009b      	lsls	r3, r3, #2
 80080d2:	4413      	add	r3, r2
 80080d4:	edc3 7a00 	vstr	s15, [r3]
		BME280[activeSensor].pres = BME280_ReadPressure(activeSensor);
 80080d8:	78fc      	ldrb	r4, [r7, #3]
 80080da:	78fb      	ldrb	r3, [r7, #3]
 80080dc:	4618      	mov	r0, r3
 80080de:	f001 f8cf 	bl	8009280 <BME280_ReadPressure>
 80080e2:	eef0 7a40 	vmov.f32	s15, s0
 80080e6:	4a39      	ldr	r2, [pc, #228]	; (80081cc <BME280_Handler+0x258>)
 80080e8:	4623      	mov	r3, r4
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	4423      	add	r3, r4
 80080ee:	009b      	lsls	r3, r3, #2
 80080f0:	4413      	add	r3, r2
 80080f2:	3304      	adds	r3, #4
 80080f4:	edc3 7a00 	vstr	s15, [r3]

		if(BME280[activeSensor].temp > -50.0)	//jesli wartosc mniejsza niz czujnik przesta odpowiadac, wartosc ponizej 50 stopni wynika ze wspolczynnikow korekcyjnych
 80080f8:	78fa      	ldrb	r2, [r7, #3]
 80080fa:	4934      	ldr	r1, [pc, #208]	; (80081cc <BME280_Handler+0x258>)
 80080fc:	4613      	mov	r3, r2
 80080fe:	009b      	lsls	r3, r3, #2
 8008100:	4413      	add	r3, r2
 8008102:	009b      	lsls	r3, r3, #2
 8008104:	440b      	add	r3, r1
 8008106:	edd3 7a00 	vldr	s15, [r3]
 800810a:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80081d0 <BME280_Handler+0x25c>
 800810e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008116:	dd09      	ble.n	800812c <BME280_Handler+0x1b8>
			BME280[activeSensor].timeout = SENSORS_TIMEOUT;
 8008118:	78fa      	ldrb	r2, [r7, #3]
 800811a:	492c      	ldr	r1, [pc, #176]	; (80081cc <BME280_Handler+0x258>)
 800811c:	4613      	mov	r3, r2
 800811e:	009b      	lsls	r3, r3, #2
 8008120:	4413      	add	r3, r2
 8008122:	009b      	lsls	r3, r3, #2
 8008124:	440b      	add	r3, r1
 8008126:	3310      	adds	r3, #16
 8008128:	2205      	movs	r2, #5
 800812a:	601a      	str	r2, [r3, #0]
	}

	IncrementActiveSensorBME280();
 800812c:	f000 f8f4 	bl	8008318 <IncrementActiveSensorBME280>

	//timeout handle
	if((HAL_GetTick() - startTickTrace) >= 1000)
 8008130:	f7f8 ff74 	bl	800101c <HAL_GetTick>
 8008134:	4602      	mov	r2, r0
 8008136:	4b27      	ldr	r3, [pc, #156]	; (80081d4 <BME280_Handler+0x260>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	1ad3      	subs	r3, r2, r3
 800813c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008140:	d340      	bcc.n	80081c4 <BME280_Handler+0x250>
	{
		startTickTrace = HAL_GetTick();
 8008142:	f7f8 ff6b 	bl	800101c <HAL_GetTick>
 8008146:	4602      	mov	r2, r0
 8008148:	4b22      	ldr	r3, [pc, #136]	; (80081d4 <BME280_Handler+0x260>)
 800814a:	601a      	str	r2, [r3, #0]
		for(int i = 0; i < MAX_NUMBER_OF_SENSORS ; i++)
 800814c:	2300      	movs	r3, #0
 800814e:	607b      	str	r3, [r7, #4]
 8008150:	e035      	b.n	80081be <BME280_Handler+0x24a>
		{
			if(BME280[i].timeout > 0) BME280[i].timeout--;
 8008152:	491e      	ldr	r1, [pc, #120]	; (80081cc <BME280_Handler+0x258>)
 8008154:	687a      	ldr	r2, [r7, #4]
 8008156:	4613      	mov	r3, r2
 8008158:	009b      	lsls	r3, r3, #2
 800815a:	4413      	add	r3, r2
 800815c:	009b      	lsls	r3, r3, #2
 800815e:	440b      	add	r3, r1
 8008160:	3310      	adds	r3, #16
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	2b00      	cmp	r3, #0
 8008166:	dd12      	ble.n	800818e <BME280_Handler+0x21a>
 8008168:	4918      	ldr	r1, [pc, #96]	; (80081cc <BME280_Handler+0x258>)
 800816a:	687a      	ldr	r2, [r7, #4]
 800816c:	4613      	mov	r3, r2
 800816e:	009b      	lsls	r3, r3, #2
 8008170:	4413      	add	r3, r2
 8008172:	009b      	lsls	r3, r3, #2
 8008174:	440b      	add	r3, r1
 8008176:	3310      	adds	r3, #16
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	1e59      	subs	r1, r3, #1
 800817c:	4813      	ldr	r0, [pc, #76]	; (80081cc <BME280_Handler+0x258>)
 800817e:	687a      	ldr	r2, [r7, #4]
 8008180:	4613      	mov	r3, r2
 8008182:	009b      	lsls	r3, r3, #2
 8008184:	4413      	add	r3, r2
 8008186:	009b      	lsls	r3, r3, #2
 8008188:	4403      	add	r3, r0
 800818a:	3310      	adds	r3, #16
 800818c:	6019      	str	r1, [r3, #0]
			if(BME280[i].timeout == 0) BME280[i].typeOfSensor = Unidentified_type;
 800818e:	490f      	ldr	r1, [pc, #60]	; (80081cc <BME280_Handler+0x258>)
 8008190:	687a      	ldr	r2, [r7, #4]
 8008192:	4613      	mov	r3, r2
 8008194:	009b      	lsls	r3, r3, #2
 8008196:	4413      	add	r3, r2
 8008198:	009b      	lsls	r3, r3, #2
 800819a:	440b      	add	r3, r1
 800819c:	3310      	adds	r3, #16
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d109      	bne.n	80081b8 <BME280_Handler+0x244>
 80081a4:	4909      	ldr	r1, [pc, #36]	; (80081cc <BME280_Handler+0x258>)
 80081a6:	687a      	ldr	r2, [r7, #4]
 80081a8:	4613      	mov	r3, r2
 80081aa:	009b      	lsls	r3, r3, #2
 80081ac:	4413      	add	r3, r2
 80081ae:	009b      	lsls	r3, r3, #2
 80081b0:	440b      	add	r3, r1
 80081b2:	330c      	adds	r3, #12
 80081b4:	2200      	movs	r2, #0
 80081b6:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < MAX_NUMBER_OF_SENSORS ; i++)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	3301      	adds	r3, #1
 80081bc:	607b      	str	r3, [r7, #4]
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2b06      	cmp	r3, #6
 80081c2:	ddc6      	ble.n	8008152 <BME280_Handler+0x1de>

		}
	}


}
 80081c4:	bf00      	nop
 80081c6:	370c      	adds	r7, #12
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd90      	pop	{r4, r7, pc}
 80081cc:	200012e8 	.word	0x200012e8
 80081d0:	c2480000 	.word	0xc2480000
 80081d4:	20001374 	.word	0x20001374

080081d8 <BME280_SetSpiMode>:
	break;
	}
}*/

void BME280_SetSpiMode()
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI2_CS1_GPIO_Port, SPI2_CS1_Pin, GPIO_PIN_RESET); //SPI CS DOWN
 80081dc:	2200      	movs	r2, #0
 80081de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80081e2:	4829      	ldr	r0, [pc, #164]	; (8008288 <BME280_SetSpiMode+0xb0>)
 80081e4:	f7fa f808 	bl	80021f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS2_GPIO_Port, SPI2_CS2_Pin, GPIO_PIN_RESET); //SPI CS DOWN
 80081e8:	2200      	movs	r2, #0
 80081ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80081ee:	4826      	ldr	r0, [pc, #152]	; (8008288 <BME280_SetSpiMode+0xb0>)
 80081f0:	f7fa f802 	bl	80021f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS3_GPIO_Port, SPI2_CS3_Pin, GPIO_PIN_RESET); //SPI CS DOWN
 80081f4:	2200      	movs	r2, #0
 80081f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80081fa:	4823      	ldr	r0, [pc, #140]	; (8008288 <BME280_SetSpiMode+0xb0>)
 80081fc:	f7f9 fffc 	bl	80021f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS4_GPIO_Port, SPI2_CS4_Pin, GPIO_PIN_RESET); //SPI CS DOWN
 8008200:	2200      	movs	r2, #0
 8008202:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8008206:	4820      	ldr	r0, [pc, #128]	; (8008288 <BME280_SetSpiMode+0xb0>)
 8008208:	f7f9 fff6 	bl	80021f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS5_GPIO_Port, SPI2_CS5_Pin, GPIO_PIN_RESET); //SPI CS DOWN
 800820c:	2200      	movs	r2, #0
 800820e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008212:	481d      	ldr	r0, [pc, #116]	; (8008288 <BME280_SetSpiMode+0xb0>)
 8008214:	f7f9 fff0 	bl	80021f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS6_GPIO_Port, SPI2_CS6_Pin, GPIO_PIN_RESET); //SPI CS DOWN
 8008218:	2200      	movs	r2, #0
 800821a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800821e:	481b      	ldr	r0, [pc, #108]	; (800828c <BME280_SetSpiMode+0xb4>)
 8008220:	f7f9 ffea 	bl	80021f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS7_GPIO_Port, SPI2_CS7_Pin, GPIO_PIN_RESET); //SPI CS DOWN
 8008224:	2200      	movs	r2, #0
 8008226:	f44f 7100 	mov.w	r1, #512	; 0x200
 800822a:	4818      	ldr	r0, [pc, #96]	; (800828c <BME280_SetSpiMode+0xb4>)
 800822c:	f7f9 ffe4 	bl	80021f8 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(SPI2_CS1_GPIO_Port, SPI2_CS1_Pin, GPIO_PIN_SET); //SPI CS UP
 8008230:	2201      	movs	r2, #1
 8008232:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008236:	4814      	ldr	r0, [pc, #80]	; (8008288 <BME280_SetSpiMode+0xb0>)
 8008238:	f7f9 ffde 	bl	80021f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS2_GPIO_Port, SPI2_CS2_Pin, GPIO_PIN_SET); //SPI CS UP
 800823c:	2201      	movs	r2, #1
 800823e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008242:	4811      	ldr	r0, [pc, #68]	; (8008288 <BME280_SetSpiMode+0xb0>)
 8008244:	f7f9 ffd8 	bl	80021f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS3_GPIO_Port, SPI2_CS3_Pin, GPIO_PIN_SET); //SPI CS UP
 8008248:	2201      	movs	r2, #1
 800824a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800824e:	480e      	ldr	r0, [pc, #56]	; (8008288 <BME280_SetSpiMode+0xb0>)
 8008250:	f7f9 ffd2 	bl	80021f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS4_GPIO_Port, SPI2_CS4_Pin, GPIO_PIN_SET); //SPI CS UP
 8008254:	2201      	movs	r2, #1
 8008256:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800825a:	480b      	ldr	r0, [pc, #44]	; (8008288 <BME280_SetSpiMode+0xb0>)
 800825c:	f7f9 ffcc 	bl	80021f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS5_GPIO_Port, SPI2_CS5_Pin, GPIO_PIN_SET); //SPI CS UP
 8008260:	2201      	movs	r2, #1
 8008262:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008266:	4808      	ldr	r0, [pc, #32]	; (8008288 <BME280_SetSpiMode+0xb0>)
 8008268:	f7f9 ffc6 	bl	80021f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS6_GPIO_Port, SPI2_CS6_Pin, GPIO_PIN_SET); //SPI CS UP
 800826c:	2201      	movs	r2, #1
 800826e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008272:	4806      	ldr	r0, [pc, #24]	; (800828c <BME280_SetSpiMode+0xb4>)
 8008274:	f7f9 ffc0 	bl	80021f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS7_GPIO_Port, SPI2_CS7_Pin, GPIO_PIN_SET); //SPI CS UP
 8008278:	2201      	movs	r2, #1
 800827a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800827e:	4803      	ldr	r0, [pc, #12]	; (800828c <BME280_SetSpiMode+0xb4>)
 8008280:	f7f9 ffba 	bl	80021f8 <HAL_GPIO_WritePin>

}
 8008284:	bf00      	nop
 8008286:	bd80      	pop	{r7, pc}
 8008288:	40020400 	.word	0x40020400
 800828c:	40020800 	.word	0x40020800

08008290 <GetBME280Sensors>:

BME280_t* GetBME280Sensors()
{
 8008290:	b480      	push	{r7}
 8008292:	af00      	add	r7, sp, #0
	return BME280;
 8008294:	4b02      	ldr	r3, [pc, #8]	; (80082a0 <GetBME280Sensors+0x10>)
}
 8008296:	4618      	mov	r0, r3
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr
 80082a0:	200012e8 	.word	0x200012e8

080082a4 <BME280_SetStatus>:

void BME280_SetStatus()
{
 80082a4:	b480      	push	{r7}
 80082a6:	b083      	sub	sp, #12
 80082a8:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_NUMBER_OF_SENSORS; i++)
 80082aa:	2300      	movs	r3, #0
 80082ac:	607b      	str	r3, [r7, #4]
 80082ae:	e00c      	b.n	80082ca <BME280_SetStatus+0x26>
	{
		BME280[i].typeOfSensor = Unidentified_type;
 80082b0:	490a      	ldr	r1, [pc, #40]	; (80082dc <BME280_SetStatus+0x38>)
 80082b2:	687a      	ldr	r2, [r7, #4]
 80082b4:	4613      	mov	r3, r2
 80082b6:	009b      	lsls	r3, r3, #2
 80082b8:	4413      	add	r3, r2
 80082ba:	009b      	lsls	r3, r3, #2
 80082bc:	440b      	add	r3, r1
 80082be:	330c      	adds	r3, #12
 80082c0:	2200      	movs	r2, #0
 80082c2:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < MAX_NUMBER_OF_SENSORS; i++)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	3301      	adds	r3, #1
 80082c8:	607b      	str	r3, [r7, #4]
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	2b06      	cmp	r3, #6
 80082ce:	ddef      	ble.n	80082b0 <BME280_SetStatus+0xc>
	}
}
 80082d0:	bf00      	nop
 80082d2:	370c      	adds	r7, #12
 80082d4:	46bd      	mov	sp, r7
 80082d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082da:	4770      	bx	lr
 80082dc:	200012e8 	.word	0x200012e8

080082e0 <GetActiveSensorBME280>:

uint8_t GetActiveSensorBME280()
{
 80082e0:	b480      	push	{r7}
 80082e2:	af00      	add	r7, sp, #0
	return activeSensorBME280;
 80082e4:	4b03      	ldr	r3, [pc, #12]	; (80082f4 <GetActiveSensorBME280+0x14>)
 80082e6:	781b      	ldrb	r3, [r3, #0]
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	46bd      	mov	sp, r7
 80082ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f0:	4770      	bx	lr
 80082f2:	bf00      	nop
 80082f4:	200012e5 	.word	0x200012e5

080082f8 <SetActiveSensorBME280>:

void SetActiveSensorBME280(uint8_t sensor)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b083      	sub	sp, #12
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	4603      	mov	r3, r0
 8008300:	71fb      	strb	r3, [r7, #7]
	activeSensorBME280 = sensor;
 8008302:	4a04      	ldr	r2, [pc, #16]	; (8008314 <SetActiveSensorBME280+0x1c>)
 8008304:	79fb      	ldrb	r3, [r7, #7]
 8008306:	7013      	strb	r3, [r2, #0]
}
 8008308:	bf00      	nop
 800830a:	370c      	adds	r7, #12
 800830c:	46bd      	mov	sp, r7
 800830e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008312:	4770      	bx	lr
 8008314:	200012e5 	.word	0x200012e5

08008318 <IncrementActiveSensorBME280>:

void IncrementActiveSensorBME280(void)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b082      	sub	sp, #8
 800831c:	af00      	add	r7, sp, #0
	uint8_t tempActiveSensor = GetActiveSensorBME280();
 800831e:	f7ff ffdf 	bl	80082e0 <GetActiveSensorBME280>
 8008322:	4603      	mov	r3, r0
 8008324:	71fb      	strb	r3, [r7, #7]
	tempActiveSensor += 1;
 8008326:	79fb      	ldrb	r3, [r7, #7]
 8008328:	3301      	adds	r3, #1
 800832a:	71fb      	strb	r3, [r7, #7]
	if(tempActiveSensor >= MAX_NUMBER_OF_SENSORS)
 800832c:	79fb      	ldrb	r3, [r7, #7]
 800832e:	2b06      	cmp	r3, #6
 8008330:	d901      	bls.n	8008336 <IncrementActiveSensorBME280+0x1e>
		tempActiveSensor = 0;
 8008332:	2300      	movs	r3, #0
 8008334:	71fb      	strb	r3, [r7, #7]
	SetActiveSensorBME280(tempActiveSensor);
 8008336:	79fb      	ldrb	r3, [r7, #7]
 8008338:	4618      	mov	r0, r3
 800833a:	f7ff ffdd 	bl	80082f8 <SetActiveSensorBME280>
}
 800833e:	bf00      	nop
 8008340:	3708      	adds	r7, #8
 8008342:	46bd      	mov	sp, r7
 8008344:	bd80      	pop	{r7, pc}
	...

08008348 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b082      	sub	sp, #8
 800834c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800834e:	2300      	movs	r3, #0
 8008350:	607b      	str	r3, [r7, #4]
 8008352:	4a12      	ldr	r2, [pc, #72]	; (800839c <HAL_MspInit+0x54>)
 8008354:	4b11      	ldr	r3, [pc, #68]	; (800839c <HAL_MspInit+0x54>)
 8008356:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008358:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800835c:	6453      	str	r3, [r2, #68]	; 0x44
 800835e:	4b0f      	ldr	r3, [pc, #60]	; (800839c <HAL_MspInit+0x54>)
 8008360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008362:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008366:	607b      	str	r3, [r7, #4]
 8008368:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800836a:	2300      	movs	r3, #0
 800836c:	603b      	str	r3, [r7, #0]
 800836e:	4a0b      	ldr	r2, [pc, #44]	; (800839c <HAL_MspInit+0x54>)
 8008370:	4b0a      	ldr	r3, [pc, #40]	; (800839c <HAL_MspInit+0x54>)
 8008372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008374:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008378:	6413      	str	r3, [r2, #64]	; 0x40
 800837a:	4b08      	ldr	r3, [pc, #32]	; (800839c <HAL_MspInit+0x54>)
 800837c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800837e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008382:	603b      	str	r3, [r7, #0]
 8008384:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8008386:	2200      	movs	r2, #0
 8008388:	210f      	movs	r1, #15
 800838a:	f06f 0001 	mvn.w	r0, #1
 800838e:	f7f9 fa88 	bl	80018a2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008392:	bf00      	nop
 8008394:	3708      	adds	r7, #8
 8008396:	46bd      	mov	sp, r7
 8008398:	bd80      	pop	{r7, pc}
 800839a:	bf00      	nop
 800839c:	40023800 	.word	0x40023800

080083a0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b08a      	sub	sp, #40	; 0x28
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80083a8:	f107 0314 	add.w	r3, r7, #20
 80083ac:	2200      	movs	r2, #0
 80083ae:	601a      	str	r2, [r3, #0]
 80083b0:	605a      	str	r2, [r3, #4]
 80083b2:	609a      	str	r2, [r3, #8]
 80083b4:	60da      	str	r2, [r3, #12]
 80083b6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4a24      	ldr	r2, [pc, #144]	; (8008450 <HAL_ADC_MspInit+0xb0>)
 80083be:	4293      	cmp	r3, r2
 80083c0:	d141      	bne.n	8008446 <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80083c2:	2300      	movs	r3, #0
 80083c4:	613b      	str	r3, [r7, #16]
 80083c6:	4a23      	ldr	r2, [pc, #140]	; (8008454 <HAL_ADC_MspInit+0xb4>)
 80083c8:	4b22      	ldr	r3, [pc, #136]	; (8008454 <HAL_ADC_MspInit+0xb4>)
 80083ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80083d0:	6453      	str	r3, [r2, #68]	; 0x44
 80083d2:	4b20      	ldr	r3, [pc, #128]	; (8008454 <HAL_ADC_MspInit+0xb4>)
 80083d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083da:	613b      	str	r3, [r7, #16]
 80083dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80083de:	2300      	movs	r3, #0
 80083e0:	60fb      	str	r3, [r7, #12]
 80083e2:	4a1c      	ldr	r2, [pc, #112]	; (8008454 <HAL_ADC_MspInit+0xb4>)
 80083e4:	4b1b      	ldr	r3, [pc, #108]	; (8008454 <HAL_ADC_MspInit+0xb4>)
 80083e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083e8:	f043 0304 	orr.w	r3, r3, #4
 80083ec:	6313      	str	r3, [r2, #48]	; 0x30
 80083ee:	4b19      	ldr	r3, [pc, #100]	; (8008454 <HAL_ADC_MspInit+0xb4>)
 80083f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083f2:	f003 0304 	and.w	r3, r3, #4
 80083f6:	60fb      	str	r3, [r7, #12]
 80083f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80083fa:	2300      	movs	r3, #0
 80083fc:	60bb      	str	r3, [r7, #8]
 80083fe:	4a15      	ldr	r2, [pc, #84]	; (8008454 <HAL_ADC_MspInit+0xb4>)
 8008400:	4b14      	ldr	r3, [pc, #80]	; (8008454 <HAL_ADC_MspInit+0xb4>)
 8008402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008404:	f043 0302 	orr.w	r3, r3, #2
 8008408:	6313      	str	r3, [r2, #48]	; 0x30
 800840a:	4b12      	ldr	r3, [pc, #72]	; (8008454 <HAL_ADC_MspInit+0xb4>)
 800840c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800840e:	f003 0302 	and.w	r3, r3, #2
 8008412:	60bb      	str	r3, [r7, #8]
 8008414:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = ADC_Bypass_CH1_IS_Pin|ADC_Bypass_CH2_IS_Pin;
 8008416:	2303      	movs	r3, #3
 8008418:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800841a:	2303      	movs	r3, #3
 800841c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800841e:	2300      	movs	r3, #0
 8008420:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008422:	f107 0314 	add.w	r3, r7, #20
 8008426:	4619      	mov	r1, r3
 8008428:	480b      	ldr	r0, [pc, #44]	; (8008458 <HAL_ADC_MspInit+0xb8>)
 800842a:	f7f9 fd4b 	bl	8001ec4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_Bypass_current_Pin|ADC_230V_current_Pin;
 800842e:	2303      	movs	r3, #3
 8008430:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8008432:	2303      	movs	r3, #3
 8008434:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008436:	2300      	movs	r3, #0
 8008438:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800843a:	f107 0314 	add.w	r3, r7, #20
 800843e:	4619      	mov	r1, r3
 8008440:	4806      	ldr	r0, [pc, #24]	; (800845c <HAL_ADC_MspInit+0xbc>)
 8008442:	f7f9 fd3f 	bl	8001ec4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8008446:	bf00      	nop
 8008448:	3728      	adds	r7, #40	; 0x28
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}
 800844e:	bf00      	nop
 8008450:	40012000 	.word	0x40012000
 8008454:	40023800 	.word	0x40023800
 8008458:	40020800 	.word	0x40020800
 800845c:	40020400 	.word	0x40020400

08008460 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b08a      	sub	sp, #40	; 0x28
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008468:	f107 0314 	add.w	r3, r7, #20
 800846c:	2200      	movs	r2, #0
 800846e:	601a      	str	r2, [r3, #0]
 8008470:	605a      	str	r2, [r3, #4]
 8008472:	609a      	str	r2, [r3, #8]
 8008474:	60da      	str	r2, [r3, #12]
 8008476:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4a19      	ldr	r2, [pc, #100]	; (80084e4 <HAL_CAN_MspInit+0x84>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d12c      	bne.n	80084dc <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8008482:	2300      	movs	r3, #0
 8008484:	613b      	str	r3, [r7, #16]
 8008486:	4a18      	ldr	r2, [pc, #96]	; (80084e8 <HAL_CAN_MspInit+0x88>)
 8008488:	4b17      	ldr	r3, [pc, #92]	; (80084e8 <HAL_CAN_MspInit+0x88>)
 800848a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800848c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008490:	6413      	str	r3, [r2, #64]	; 0x40
 8008492:	4b15      	ldr	r3, [pc, #84]	; (80084e8 <HAL_CAN_MspInit+0x88>)
 8008494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008496:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800849a:	613b      	str	r3, [r7, #16]
 800849c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800849e:	2300      	movs	r3, #0
 80084a0:	60fb      	str	r3, [r7, #12]
 80084a2:	4a11      	ldr	r2, [pc, #68]	; (80084e8 <HAL_CAN_MspInit+0x88>)
 80084a4:	4b10      	ldr	r3, [pc, #64]	; (80084e8 <HAL_CAN_MspInit+0x88>)
 80084a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084a8:	f043 0301 	orr.w	r3, r3, #1
 80084ac:	6313      	str	r3, [r2, #48]	; 0x30
 80084ae:	4b0e      	ldr	r3, [pc, #56]	; (80084e8 <HAL_CAN_MspInit+0x88>)
 80084b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084b2:	f003 0301 	and.w	r3, r3, #1
 80084b6:	60fb      	str	r3, [r7, #12]
 80084b8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80084ba:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80084be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80084c0:	2302      	movs	r3, #2
 80084c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084c4:	2300      	movs	r3, #0
 80084c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80084c8:	2303      	movs	r3, #3
 80084ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80084cc:	2309      	movs	r3, #9
 80084ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80084d0:	f107 0314 	add.w	r3, r7, #20
 80084d4:	4619      	mov	r1, r3
 80084d6:	4805      	ldr	r0, [pc, #20]	; (80084ec <HAL_CAN_MspInit+0x8c>)
 80084d8:	f7f9 fcf4 	bl	8001ec4 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80084dc:	bf00      	nop
 80084de:	3728      	adds	r7, #40	; 0x28
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bd80      	pop	{r7, pc}
 80084e4:	40006400 	.word	0x40006400
 80084e8:	40023800 	.word	0x40023800
 80084ec:	40020000 	.word	0x40020000

080084f0 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80084f0:	b480      	push	{r7}
 80084f2:	b085      	sub	sp, #20
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	4a0b      	ldr	r2, [pc, #44]	; (800852c <HAL_CRC_MspInit+0x3c>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d10d      	bne.n	800851e <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8008502:	2300      	movs	r3, #0
 8008504:	60fb      	str	r3, [r7, #12]
 8008506:	4a0a      	ldr	r2, [pc, #40]	; (8008530 <HAL_CRC_MspInit+0x40>)
 8008508:	4b09      	ldr	r3, [pc, #36]	; (8008530 <HAL_CRC_MspInit+0x40>)
 800850a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800850c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008510:	6313      	str	r3, [r2, #48]	; 0x30
 8008512:	4b07      	ldr	r3, [pc, #28]	; (8008530 <HAL_CRC_MspInit+0x40>)
 8008514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008516:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800851a:	60fb      	str	r3, [r7, #12]
 800851c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800851e:	bf00      	nop
 8008520:	3714      	adds	r7, #20
 8008522:	46bd      	mov	sp, r7
 8008524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008528:	4770      	bx	lr
 800852a:	bf00      	nop
 800852c:	40023000 	.word	0x40023000
 8008530:	40023800 	.word	0x40023800

08008534 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b08a      	sub	sp, #40	; 0x28
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800853c:	f107 0314 	add.w	r3, r7, #20
 8008540:	2200      	movs	r2, #0
 8008542:	601a      	str	r2, [r3, #0]
 8008544:	605a      	str	r2, [r3, #4]
 8008546:	609a      	str	r2, [r3, #8]
 8008548:	60da      	str	r2, [r3, #12]
 800854a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	4a19      	ldr	r2, [pc, #100]	; (80085b8 <HAL_I2C_MspInit+0x84>)
 8008552:	4293      	cmp	r3, r2
 8008554:	d12c      	bne.n	80085b0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008556:	2300      	movs	r3, #0
 8008558:	613b      	str	r3, [r7, #16]
 800855a:	4a18      	ldr	r2, [pc, #96]	; (80085bc <HAL_I2C_MspInit+0x88>)
 800855c:	4b17      	ldr	r3, [pc, #92]	; (80085bc <HAL_I2C_MspInit+0x88>)
 800855e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008560:	f043 0302 	orr.w	r3, r3, #2
 8008564:	6313      	str	r3, [r2, #48]	; 0x30
 8008566:	4b15      	ldr	r3, [pc, #84]	; (80085bc <HAL_I2C_MspInit+0x88>)
 8008568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800856a:	f003 0302 	and.w	r3, r3, #2
 800856e:	613b      	str	r3, [r7, #16]
 8008570:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8008572:	f44f 7340 	mov.w	r3, #768	; 0x300
 8008576:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008578:	2312      	movs	r3, #18
 800857a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800857c:	2301      	movs	r3, #1
 800857e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008580:	2303      	movs	r3, #3
 8008582:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8008584:	2304      	movs	r3, #4
 8008586:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008588:	f107 0314 	add.w	r3, r7, #20
 800858c:	4619      	mov	r1, r3
 800858e:	480c      	ldr	r0, [pc, #48]	; (80085c0 <HAL_I2C_MspInit+0x8c>)
 8008590:	f7f9 fc98 	bl	8001ec4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8008594:	2300      	movs	r3, #0
 8008596:	60fb      	str	r3, [r7, #12]
 8008598:	4a08      	ldr	r2, [pc, #32]	; (80085bc <HAL_I2C_MspInit+0x88>)
 800859a:	4b08      	ldr	r3, [pc, #32]	; (80085bc <HAL_I2C_MspInit+0x88>)
 800859c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800859e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80085a2:	6413      	str	r3, [r2, #64]	; 0x40
 80085a4:	4b05      	ldr	r3, [pc, #20]	; (80085bc <HAL_I2C_MspInit+0x88>)
 80085a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80085ac:	60fb      	str	r3, [r7, #12]
 80085ae:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80085b0:	bf00      	nop
 80085b2:	3728      	adds	r7, #40	; 0x28
 80085b4:	46bd      	mov	sp, r7
 80085b6:	bd80      	pop	{r7, pc}
 80085b8:	40005400 	.word	0x40005400
 80085bc:	40023800 	.word	0x40023800
 80085c0:	40020400 	.word	0x40020400

080085c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b08a      	sub	sp, #40	; 0x28
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80085cc:	f107 0314 	add.w	r3, r7, #20
 80085d0:	2200      	movs	r2, #0
 80085d2:	601a      	str	r2, [r3, #0]
 80085d4:	605a      	str	r2, [r3, #4]
 80085d6:	609a      	str	r2, [r3, #8]
 80085d8:	60da      	str	r2, [r3, #12]
 80085da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	4a28      	ldr	r2, [pc, #160]	; (8008684 <HAL_SPI_MspInit+0xc0>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d14a      	bne.n	800867c <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80085e6:	2300      	movs	r3, #0
 80085e8:	613b      	str	r3, [r7, #16]
 80085ea:	4a27      	ldr	r2, [pc, #156]	; (8008688 <HAL_SPI_MspInit+0xc4>)
 80085ec:	4b26      	ldr	r3, [pc, #152]	; (8008688 <HAL_SPI_MspInit+0xc4>)
 80085ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80085f4:	6413      	str	r3, [r2, #64]	; 0x40
 80085f6:	4b24      	ldr	r3, [pc, #144]	; (8008688 <HAL_SPI_MspInit+0xc4>)
 80085f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80085fe:	613b      	str	r3, [r7, #16]
 8008600:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008602:	2300      	movs	r3, #0
 8008604:	60fb      	str	r3, [r7, #12]
 8008606:	4a20      	ldr	r2, [pc, #128]	; (8008688 <HAL_SPI_MspInit+0xc4>)
 8008608:	4b1f      	ldr	r3, [pc, #124]	; (8008688 <HAL_SPI_MspInit+0xc4>)
 800860a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800860c:	f043 0304 	orr.w	r3, r3, #4
 8008610:	6313      	str	r3, [r2, #48]	; 0x30
 8008612:	4b1d      	ldr	r3, [pc, #116]	; (8008688 <HAL_SPI_MspInit+0xc4>)
 8008614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008616:	f003 0304 	and.w	r3, r3, #4
 800861a:	60fb      	str	r3, [r7, #12]
 800861c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800861e:	2300      	movs	r3, #0
 8008620:	60bb      	str	r3, [r7, #8]
 8008622:	4a19      	ldr	r2, [pc, #100]	; (8008688 <HAL_SPI_MspInit+0xc4>)
 8008624:	4b18      	ldr	r3, [pc, #96]	; (8008688 <HAL_SPI_MspInit+0xc4>)
 8008626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008628:	f043 0302 	orr.w	r3, r3, #2
 800862c:	6313      	str	r3, [r2, #48]	; 0x30
 800862e:	4b16      	ldr	r3, [pc, #88]	; (8008688 <HAL_SPI_MspInit+0xc4>)
 8008630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008632:	f003 0302 	and.w	r3, r3, #2
 8008636:	60bb      	str	r3, [r7, #8]
 8008638:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800863a:	230c      	movs	r3, #12
 800863c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800863e:	2302      	movs	r3, #2
 8008640:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008642:	2300      	movs	r3, #0
 8008644:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008646:	2303      	movs	r3, #3
 8008648:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800864a:	2305      	movs	r3, #5
 800864c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800864e:	f107 0314 	add.w	r3, r7, #20
 8008652:	4619      	mov	r1, r3
 8008654:	480d      	ldr	r0, [pc, #52]	; (800868c <HAL_SPI_MspInit+0xc8>)
 8008656:	f7f9 fc35 	bl	8001ec4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800865a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800865e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008660:	2302      	movs	r3, #2
 8008662:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008664:	2300      	movs	r3, #0
 8008666:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008668:	2303      	movs	r3, #3
 800866a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800866c:	2305      	movs	r3, #5
 800866e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008670:	f107 0314 	add.w	r3, r7, #20
 8008674:	4619      	mov	r1, r3
 8008676:	4806      	ldr	r0, [pc, #24]	; (8008690 <HAL_SPI_MspInit+0xcc>)
 8008678:	f7f9 fc24 	bl	8001ec4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800867c:	bf00      	nop
 800867e:	3728      	adds	r7, #40	; 0x28
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}
 8008684:	40003800 	.word	0x40003800
 8008688:	40023800 	.word	0x40023800
 800868c:	40020800 	.word	0x40020800
 8008690:	40020400 	.word	0x40020400

08008694 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8008694:	b480      	push	{r7}
 8008696:	b085      	sub	sp, #20
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086a4:	d10e      	bne.n	80086c4 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80086a6:	2300      	movs	r3, #0
 80086a8:	60fb      	str	r3, [r7, #12]
 80086aa:	4a13      	ldr	r2, [pc, #76]	; (80086f8 <HAL_TIM_PWM_MspInit+0x64>)
 80086ac:	4b12      	ldr	r3, [pc, #72]	; (80086f8 <HAL_TIM_PWM_MspInit+0x64>)
 80086ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086b0:	f043 0301 	orr.w	r3, r3, #1
 80086b4:	6413      	str	r3, [r2, #64]	; 0x40
 80086b6:	4b10      	ldr	r3, [pc, #64]	; (80086f8 <HAL_TIM_PWM_MspInit+0x64>)
 80086b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086ba:	f003 0301 	and.w	r3, r3, #1
 80086be:	60fb      	str	r3, [r7, #12]
 80086c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80086c2:	e012      	b.n	80086ea <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM4)
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	4a0c      	ldr	r2, [pc, #48]	; (80086fc <HAL_TIM_PWM_MspInit+0x68>)
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d10d      	bne.n	80086ea <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80086ce:	2300      	movs	r3, #0
 80086d0:	60bb      	str	r3, [r7, #8]
 80086d2:	4a09      	ldr	r2, [pc, #36]	; (80086f8 <HAL_TIM_PWM_MspInit+0x64>)
 80086d4:	4b08      	ldr	r3, [pc, #32]	; (80086f8 <HAL_TIM_PWM_MspInit+0x64>)
 80086d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086d8:	f043 0304 	orr.w	r3, r3, #4
 80086dc:	6413      	str	r3, [r2, #64]	; 0x40
 80086de:	4b06      	ldr	r3, [pc, #24]	; (80086f8 <HAL_TIM_PWM_MspInit+0x64>)
 80086e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086e2:	f003 0304 	and.w	r3, r3, #4
 80086e6:	60bb      	str	r3, [r7, #8]
 80086e8:	68bb      	ldr	r3, [r7, #8]
}
 80086ea:	bf00      	nop
 80086ec:	3714      	adds	r7, #20
 80086ee:	46bd      	mov	sp, r7
 80086f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f4:	4770      	bx	lr
 80086f6:	bf00      	nop
 80086f8:	40023800 	.word	0x40023800
 80086fc:	40000800 	.word	0x40000800

08008700 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b08a      	sub	sp, #40	; 0x28
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008708:	f107 0314 	add.w	r3, r7, #20
 800870c:	2200      	movs	r2, #0
 800870e:	601a      	str	r2, [r3, #0]
 8008710:	605a      	str	r2, [r3, #4]
 8008712:	609a      	str	r2, [r3, #8]
 8008714:	60da      	str	r2, [r3, #12]
 8008716:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a19      	ldr	r2, [pc, #100]	; (8008784 <HAL_TIM_Encoder_MspInit+0x84>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d12b      	bne.n	800877a <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008722:	2300      	movs	r3, #0
 8008724:	613b      	str	r3, [r7, #16]
 8008726:	4a18      	ldr	r2, [pc, #96]	; (8008788 <HAL_TIM_Encoder_MspInit+0x88>)
 8008728:	4b17      	ldr	r3, [pc, #92]	; (8008788 <HAL_TIM_Encoder_MspInit+0x88>)
 800872a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800872c:	f043 0302 	orr.w	r3, r3, #2
 8008730:	6413      	str	r3, [r2, #64]	; 0x40
 8008732:	4b15      	ldr	r3, [pc, #84]	; (8008788 <HAL_TIM_Encoder_MspInit+0x88>)
 8008734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008736:	f003 0302 	and.w	r3, r3, #2
 800873a:	613b      	str	r3, [r7, #16]
 800873c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800873e:	2300      	movs	r3, #0
 8008740:	60fb      	str	r3, [r7, #12]
 8008742:	4a11      	ldr	r2, [pc, #68]	; (8008788 <HAL_TIM_Encoder_MspInit+0x88>)
 8008744:	4b10      	ldr	r3, [pc, #64]	; (8008788 <HAL_TIM_Encoder_MspInit+0x88>)
 8008746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008748:	f043 0301 	orr.w	r3, r3, #1
 800874c:	6313      	str	r3, [r2, #48]	; 0x30
 800874e:	4b0e      	ldr	r3, [pc, #56]	; (8008788 <HAL_TIM_Encoder_MspInit+0x88>)
 8008750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008752:	f003 0301 	and.w	r3, r3, #1
 8008756:	60fb      	str	r3, [r7, #12]
 8008758:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = TIM3_CH3_ENK_A_Pin|TIM3_CH4_ENK_B_Pin;
 800875a:	23c0      	movs	r3, #192	; 0xc0
 800875c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800875e:	2302      	movs	r3, #2
 8008760:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008762:	2300      	movs	r3, #0
 8008764:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008766:	2300      	movs	r3, #0
 8008768:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800876a:	2302      	movs	r3, #2
 800876c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800876e:	f107 0314 	add.w	r3, r7, #20
 8008772:	4619      	mov	r1, r3
 8008774:	4805      	ldr	r0, [pc, #20]	; (800878c <HAL_TIM_Encoder_MspInit+0x8c>)
 8008776:	f7f9 fba5 	bl	8001ec4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800877a:	bf00      	nop
 800877c:	3728      	adds	r7, #40	; 0x28
 800877e:	46bd      	mov	sp, r7
 8008780:	bd80      	pop	{r7, pc}
 8008782:	bf00      	nop
 8008784:	40000400 	.word	0x40000400
 8008788:	40023800 	.word	0x40023800
 800878c:	40020000 	.word	0x40020000

08008790 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b08a      	sub	sp, #40	; 0x28
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008798:	f107 0314 	add.w	r3, r7, #20
 800879c:	2200      	movs	r2, #0
 800879e:	601a      	str	r2, [r3, #0]
 80087a0:	605a      	str	r2, [r3, #4]
 80087a2:	609a      	str	r2, [r3, #8]
 80087a4:	60da      	str	r2, [r3, #12]
 80087a6:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM8)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4a19      	ldr	r2, [pc, #100]	; (8008814 <HAL_TIM_IC_MspInit+0x84>)
 80087ae:	4293      	cmp	r3, r2
 80087b0:	d12b      	bne.n	800880a <HAL_TIM_IC_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80087b2:	2300      	movs	r3, #0
 80087b4:	613b      	str	r3, [r7, #16]
 80087b6:	4a18      	ldr	r2, [pc, #96]	; (8008818 <HAL_TIM_IC_MspInit+0x88>)
 80087b8:	4b17      	ldr	r3, [pc, #92]	; (8008818 <HAL_TIM_IC_MspInit+0x88>)
 80087ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087bc:	f043 0302 	orr.w	r3, r3, #2
 80087c0:	6453      	str	r3, [r2, #68]	; 0x44
 80087c2:	4b15      	ldr	r3, [pc, #84]	; (8008818 <HAL_TIM_IC_MspInit+0x88>)
 80087c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087c6:	f003 0302 	and.w	r3, r3, #2
 80087ca:	613b      	str	r3, [r7, #16]
 80087cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80087ce:	2300      	movs	r3, #0
 80087d0:	60fb      	str	r3, [r7, #12]
 80087d2:	4a11      	ldr	r2, [pc, #68]	; (8008818 <HAL_TIM_IC_MspInit+0x88>)
 80087d4:	4b10      	ldr	r3, [pc, #64]	; (8008818 <HAL_TIM_IC_MspInit+0x88>)
 80087d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087d8:	f043 0304 	orr.w	r3, r3, #4
 80087dc:	6313      	str	r3, [r2, #48]	; 0x30
 80087de:	4b0e      	ldr	r3, [pc, #56]	; (8008818 <HAL_TIM_IC_MspInit+0x88>)
 80087e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087e2:	f003 0304 	and.w	r3, r3, #4
 80087e6:	60fb      	str	r3, [r7, #12]
 80087e8:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = FAN1_TACHO_Pin|FAN2_TACHO_Pin;
 80087ea:	23c0      	movs	r3, #192	; 0xc0
 80087ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80087ee:	2302      	movs	r3, #2
 80087f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80087f2:	2300      	movs	r3, #0
 80087f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80087f6:	2300      	movs	r3, #0
 80087f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80087fa:	2303      	movs	r3, #3
 80087fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80087fe:	f107 0314 	add.w	r3, r7, #20
 8008802:	4619      	mov	r1, r3
 8008804:	4805      	ldr	r0, [pc, #20]	; (800881c <HAL_TIM_IC_MspInit+0x8c>)
 8008806:	f7f9 fb5d 	bl	8001ec4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800880a:	bf00      	nop
 800880c:	3728      	adds	r7, #40	; 0x28
 800880e:	46bd      	mov	sp, r7
 8008810:	bd80      	pop	{r7, pc}
 8008812:	bf00      	nop
 8008814:	40010400 	.word	0x40010400
 8008818:	40023800 	.word	0x40023800
 800881c:	40020800 	.word	0x40020800

08008820 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b08a      	sub	sp, #40	; 0x28
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008828:	f107 0314 	add.w	r3, r7, #20
 800882c:	2200      	movs	r2, #0
 800882e:	601a      	str	r2, [r3, #0]
 8008830:	605a      	str	r2, [r3, #4]
 8008832:	609a      	str	r2, [r3, #8]
 8008834:	60da      	str	r2, [r3, #12]
 8008836:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008840:	d11e      	bne.n	8008880 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008842:	2300      	movs	r3, #0
 8008844:	613b      	str	r3, [r7, #16]
 8008846:	4a22      	ldr	r2, [pc, #136]	; (80088d0 <HAL_TIM_MspPostInit+0xb0>)
 8008848:	4b21      	ldr	r3, [pc, #132]	; (80088d0 <HAL_TIM_MspPostInit+0xb0>)
 800884a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800884c:	f043 0301 	orr.w	r3, r3, #1
 8008850:	6313      	str	r3, [r2, #48]	; 0x30
 8008852:	4b1f      	ldr	r3, [pc, #124]	; (80088d0 <HAL_TIM_MspPostInit+0xb0>)
 8008854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008856:	f003 0301 	and.w	r3, r3, #1
 800885a:	613b      	str	r3, [r7, #16]
 800885c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = FAN1_PWM_uC_Pin|FAN2_PWM_uC_Pin|HEATER_uC_Pin;
 800885e:	2307      	movs	r3, #7
 8008860:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008862:	2302      	movs	r3, #2
 8008864:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008866:	2300      	movs	r3, #0
 8008868:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800886a:	2300      	movs	r3, #0
 800886c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800886e:	2301      	movs	r3, #1
 8008870:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008872:	f107 0314 	add.w	r3, r7, #20
 8008876:	4619      	mov	r1, r3
 8008878:	4816      	ldr	r0, [pc, #88]	; (80088d4 <HAL_TIM_MspPostInit+0xb4>)
 800887a:	f7f9 fb23 	bl	8001ec4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800887e:	e022      	b.n	80088c6 <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM4)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	4a14      	ldr	r2, [pc, #80]	; (80088d8 <HAL_TIM_MspPostInit+0xb8>)
 8008886:	4293      	cmp	r3, r2
 8008888:	d11d      	bne.n	80088c6 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800888a:	2300      	movs	r3, #0
 800888c:	60fb      	str	r3, [r7, #12]
 800888e:	4a10      	ldr	r2, [pc, #64]	; (80088d0 <HAL_TIM_MspPostInit+0xb0>)
 8008890:	4b0f      	ldr	r3, [pc, #60]	; (80088d0 <HAL_TIM_MspPostInit+0xb0>)
 8008892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008894:	f043 0302 	orr.w	r3, r3, #2
 8008898:	6313      	str	r3, [r2, #48]	; 0x30
 800889a:	4b0d      	ldr	r3, [pc, #52]	; (80088d0 <HAL_TIM_MspPostInit+0xb0>)
 800889c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800889e:	f003 0302 	and.w	r3, r3, #2
 80088a2:	60fb      	str	r3, [r7, #12]
 80088a4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Bypass_CH1_PWM_Pin|Bypass_CH2_PWM_Pin;
 80088a6:	23c0      	movs	r3, #192	; 0xc0
 80088a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088aa:	2302      	movs	r3, #2
 80088ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088ae:	2300      	movs	r3, #0
 80088b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80088b2:	2300      	movs	r3, #0
 80088b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80088b6:	2302      	movs	r3, #2
 80088b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80088ba:	f107 0314 	add.w	r3, r7, #20
 80088be:	4619      	mov	r1, r3
 80088c0:	4806      	ldr	r0, [pc, #24]	; (80088dc <HAL_TIM_MspPostInit+0xbc>)
 80088c2:	f7f9 faff 	bl	8001ec4 <HAL_GPIO_Init>
}
 80088c6:	bf00      	nop
 80088c8:	3728      	adds	r7, #40	; 0x28
 80088ca:	46bd      	mov	sp, r7
 80088cc:	bd80      	pop	{r7, pc}
 80088ce:	bf00      	nop
 80088d0:	40023800 	.word	0x40023800
 80088d4:	40020000 	.word	0x40020000
 80088d8:	40000800 	.word	0x40000800
 80088dc:	40020400 	.word	0x40020400

080088e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	b08e      	sub	sp, #56	; 0x38
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80088e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80088ec:	2200      	movs	r2, #0
 80088ee:	601a      	str	r2, [r3, #0]
 80088f0:	605a      	str	r2, [r3, #4]
 80088f2:	609a      	str	r2, [r3, #8]
 80088f4:	60da      	str	r2, [r3, #12]
 80088f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	4a5f      	ldr	r2, [pc, #380]	; (8008a7c <HAL_UART_MspInit+0x19c>)
 80088fe:	4293      	cmp	r3, r2
 8008900:	d14b      	bne.n	800899a <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8008902:	2300      	movs	r3, #0
 8008904:	623b      	str	r3, [r7, #32]
 8008906:	4a5e      	ldr	r2, [pc, #376]	; (8008a80 <HAL_UART_MspInit+0x1a0>)
 8008908:	4b5d      	ldr	r3, [pc, #372]	; (8008a80 <HAL_UART_MspInit+0x1a0>)
 800890a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800890c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008910:	6413      	str	r3, [r2, #64]	; 0x40
 8008912:	4b5b      	ldr	r3, [pc, #364]	; (8008a80 <HAL_UART_MspInit+0x1a0>)
 8008914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008916:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800891a:	623b      	str	r3, [r7, #32]
 800891c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800891e:	2300      	movs	r3, #0
 8008920:	61fb      	str	r3, [r7, #28]
 8008922:	4a57      	ldr	r2, [pc, #348]	; (8008a80 <HAL_UART_MspInit+0x1a0>)
 8008924:	4b56      	ldr	r3, [pc, #344]	; (8008a80 <HAL_UART_MspInit+0x1a0>)
 8008926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008928:	f043 0304 	orr.w	r3, r3, #4
 800892c:	6313      	str	r3, [r2, #48]	; 0x30
 800892e:	4b54      	ldr	r3, [pc, #336]	; (8008a80 <HAL_UART_MspInit+0x1a0>)
 8008930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008932:	f003 0304 	and.w	r3, r3, #4
 8008936:	61fb      	str	r3, [r7, #28]
 8008938:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800893a:	2300      	movs	r3, #0
 800893c:	61bb      	str	r3, [r7, #24]
 800893e:	4a50      	ldr	r2, [pc, #320]	; (8008a80 <HAL_UART_MspInit+0x1a0>)
 8008940:	4b4f      	ldr	r3, [pc, #316]	; (8008a80 <HAL_UART_MspInit+0x1a0>)
 8008942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008944:	f043 0308 	orr.w	r3, r3, #8
 8008948:	6313      	str	r3, [r2, #48]	; 0x30
 800894a:	4b4d      	ldr	r3, [pc, #308]	; (8008a80 <HAL_UART_MspInit+0x1a0>)
 800894c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800894e:	f003 0308 	and.w	r3, r3, #8
 8008952:	61bb      	str	r3, [r7, #24]
 8008954:	69bb      	ldr	r3, [r7, #24]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = UART5_TX_ESP_Pin;
 8008956:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800895a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800895c:	2302      	movs	r3, #2
 800895e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008960:	2301      	movs	r3, #1
 8008962:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008964:	2303      	movs	r3, #3
 8008966:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8008968:	2308      	movs	r3, #8
 800896a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(UART5_TX_ESP_GPIO_Port, &GPIO_InitStruct);
 800896c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008970:	4619      	mov	r1, r3
 8008972:	4844      	ldr	r0, [pc, #272]	; (8008a84 <HAL_UART_MspInit+0x1a4>)
 8008974:	f7f9 faa6 	bl	8001ec4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = UART5_RX_ESP_Pin;
 8008978:	2304      	movs	r3, #4
 800897a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800897c:	2302      	movs	r3, #2
 800897e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008980:	2301      	movs	r3, #1
 8008982:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008984:	2303      	movs	r3, #3
 8008986:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8008988:	2308      	movs	r3, #8
 800898a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(UART5_RX_ESP_GPIO_Port, &GPIO_InitStruct);
 800898c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008990:	4619      	mov	r1, r3
 8008992:	483d      	ldr	r0, [pc, #244]	; (8008a88 <HAL_UART_MspInit+0x1a8>)
 8008994:	f7f9 fa96 	bl	8001ec4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8008998:	e06c      	b.n	8008a74 <HAL_UART_MspInit+0x194>
  else if(huart->Instance==USART1)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	4a3b      	ldr	r2, [pc, #236]	; (8008a8c <HAL_UART_MspInit+0x1ac>)
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d135      	bne.n	8008a10 <HAL_UART_MspInit+0x130>
    __HAL_RCC_USART1_CLK_ENABLE();
 80089a4:	2300      	movs	r3, #0
 80089a6:	617b      	str	r3, [r7, #20]
 80089a8:	4a35      	ldr	r2, [pc, #212]	; (8008a80 <HAL_UART_MspInit+0x1a0>)
 80089aa:	4b35      	ldr	r3, [pc, #212]	; (8008a80 <HAL_UART_MspInit+0x1a0>)
 80089ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089ae:	f043 0310 	orr.w	r3, r3, #16
 80089b2:	6453      	str	r3, [r2, #68]	; 0x44
 80089b4:	4b32      	ldr	r3, [pc, #200]	; (8008a80 <HAL_UART_MspInit+0x1a0>)
 80089b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089b8:	f003 0310 	and.w	r3, r3, #16
 80089bc:	617b      	str	r3, [r7, #20]
 80089be:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80089c0:	2300      	movs	r3, #0
 80089c2:	613b      	str	r3, [r7, #16]
 80089c4:	4a2e      	ldr	r2, [pc, #184]	; (8008a80 <HAL_UART_MspInit+0x1a0>)
 80089c6:	4b2e      	ldr	r3, [pc, #184]	; (8008a80 <HAL_UART_MspInit+0x1a0>)
 80089c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089ca:	f043 0301 	orr.w	r3, r3, #1
 80089ce:	6313      	str	r3, [r2, #48]	; 0x30
 80089d0:	4b2b      	ldr	r3, [pc, #172]	; (8008a80 <HAL_UART_MspInit+0x1a0>)
 80089d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089d4:	f003 0301 	and.w	r3, r3, #1
 80089d8:	613b      	str	r3, [r7, #16]
 80089da:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = USART1_TX_NEXTION_Pin|USART1_RX_NEXTION_Pin;
 80089dc:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80089e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80089e2:	2302      	movs	r3, #2
 80089e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80089e6:	2300      	movs	r3, #0
 80089e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80089ea:	2303      	movs	r3, #3
 80089ec:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80089ee:	2307      	movs	r3, #7
 80089f0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80089f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80089f6:	4619      	mov	r1, r3
 80089f8:	4825      	ldr	r0, [pc, #148]	; (8008a90 <HAL_UART_MspInit+0x1b0>)
 80089fa:	f7f9 fa63 	bl	8001ec4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80089fe:	2200      	movs	r2, #0
 8008a00:	2105      	movs	r1, #5
 8008a02:	2025      	movs	r0, #37	; 0x25
 8008a04:	f7f8 ff4d 	bl	80018a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8008a08:	2025      	movs	r0, #37	; 0x25
 8008a0a:	f7f8 ff66 	bl	80018da <HAL_NVIC_EnableIRQ>
}
 8008a0e:	e031      	b.n	8008a74 <HAL_UART_MspInit+0x194>
  else if(huart->Instance==USART3)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	4a1f      	ldr	r2, [pc, #124]	; (8008a94 <HAL_UART_MspInit+0x1b4>)
 8008a16:	4293      	cmp	r3, r2
 8008a18:	d12c      	bne.n	8008a74 <HAL_UART_MspInit+0x194>
    __HAL_RCC_USART3_CLK_ENABLE();
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	60fb      	str	r3, [r7, #12]
 8008a1e:	4a18      	ldr	r2, [pc, #96]	; (8008a80 <HAL_UART_MspInit+0x1a0>)
 8008a20:	4b17      	ldr	r3, [pc, #92]	; (8008a80 <HAL_UART_MspInit+0x1a0>)
 8008a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008a28:	6413      	str	r3, [r2, #64]	; 0x40
 8008a2a:	4b15      	ldr	r3, [pc, #84]	; (8008a80 <HAL_UART_MspInit+0x1a0>)
 8008a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008a32:	60fb      	str	r3, [r7, #12]
 8008a34:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008a36:	2300      	movs	r3, #0
 8008a38:	60bb      	str	r3, [r7, #8]
 8008a3a:	4a11      	ldr	r2, [pc, #68]	; (8008a80 <HAL_UART_MspInit+0x1a0>)
 8008a3c:	4b10      	ldr	r3, [pc, #64]	; (8008a80 <HAL_UART_MspInit+0x1a0>)
 8008a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a40:	f043 0304 	orr.w	r3, r3, #4
 8008a44:	6313      	str	r3, [r2, #48]	; 0x30
 8008a46:	4b0e      	ldr	r3, [pc, #56]	; (8008a80 <HAL_UART_MspInit+0x1a0>)
 8008a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a4a:	f003 0304 	and.w	r3, r3, #4
 8008a4e:	60bb      	str	r3, [r7, #8]
 8008a50:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8008a52:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8008a56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a58:	2302      	movs	r3, #2
 8008a5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008a60:	2303      	movs	r3, #3
 8008a62:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8008a64:	2307      	movs	r3, #7
 8008a66:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008a68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008a6c:	4619      	mov	r1, r3
 8008a6e:	4805      	ldr	r0, [pc, #20]	; (8008a84 <HAL_UART_MspInit+0x1a4>)
 8008a70:	f7f9 fa28 	bl	8001ec4 <HAL_GPIO_Init>
}
 8008a74:	bf00      	nop
 8008a76:	3738      	adds	r7, #56	; 0x38
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	bd80      	pop	{r7, pc}
 8008a7c:	40005000 	.word	0x40005000
 8008a80:	40023800 	.word	0x40023800
 8008a84:	40020800 	.word	0x40020800
 8008a88:	40020c00 	.word	0x40020c00
 8008a8c:	40011000 	.word	0x40011000
 8008a90:	40020000 	.word	0x40020000
 8008a94:	40004800 	.word	0x40004800

08008a98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008a98:	b480      	push	{r7}
 8008a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8008a9c:	e7fe      	b.n	8008a9c <NMI_Handler+0x4>

08008a9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008a9e:	b480      	push	{r7}
 8008aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008aa2:	e7fe      	b.n	8008aa2 <HardFault_Handler+0x4>

08008aa4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008aa4:	b480      	push	{r7}
 8008aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008aa8:	e7fe      	b.n	8008aa8 <MemManage_Handler+0x4>

08008aaa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008aaa:	b480      	push	{r7}
 8008aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008aae:	e7fe      	b.n	8008aae <BusFault_Handler+0x4>

08008ab0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008ab0:	b480      	push	{r7}
 8008ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008ab4:	e7fe      	b.n	8008ab4 <UsageFault_Handler+0x4>

08008ab6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008ab6:	b480      	push	{r7}
 8008ab8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008aba:	bf00      	nop
 8008abc:	46bd      	mov	sp, r7
 8008abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac2:	4770      	bx	lr

08008ac4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008ac8:	f7f8 fa94 	bl	8000ff4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8008acc:	f7fd fd38 	bl	8006540 <xTaskGetSchedulerState>
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	2b01      	cmp	r3, #1
 8008ad4:	d001      	beq.n	8008ada <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8008ad6:	f7fc ff8f 	bl	80059f8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008ada:	bf00      	nop
 8008adc:	bd80      	pop	{r7, pc}
	...

08008ae0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8008ae4:	4802      	ldr	r0, [pc, #8]	; (8008af0 <USART1_IRQHandler+0x10>)
 8008ae6:	f7fb fdfd 	bl	80046e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8008aea:	bf00      	nop
 8008aec:	bd80      	pop	{r7, pc}
 8008aee:	bf00      	nop
 8008af0:	20001660 	.word	0x20001660

08008af4 <convert16BitData>:
#define LED_ON 				HAL_GPIO_WritePin(LED_GPIO_PORT, LED_PIN, GPIO_PIN_SET)
#define LED_OFF 			HAL_GPIO_WritePin(LED_GPIO_PORT, LED_PIN, GPIO_PIN_RESET)
#define LED_TGL 			HAL_GPIO_TogglePin(LED_GPIO_PORT, LED_PIN)
//------------------------------------------------
static inline uint16_t convert16BitData(uint16_t data)
{
 8008af4:	b480      	push	{r7}
 8008af6:	b083      	sub	sp, #12
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	4603      	mov	r3, r0
 8008afc:	80fb      	strh	r3, [r7, #6]
	return ((((data)>>8)&0xff)|(((data)<<8)&0xff00));
 8008afe:	88fb      	ldrh	r3, [r7, #6]
 8008b00:	0a1b      	lsrs	r3, r3, #8
 8008b02:	b29b      	uxth	r3, r3
 8008b04:	b21a      	sxth	r2, r3
 8008b06:	88fb      	ldrh	r3, [r7, #6]
 8008b08:	021b      	lsls	r3, r3, #8
 8008b0a:	b21b      	sxth	r3, r3
 8008b0c:	4313      	orrs	r3, r2
 8008b0e:	b21b      	sxth	r3, r3
 8008b10:	b29b      	uxth	r3, r3
}
 8008b12:	4618      	mov	r0, r3
 8008b14:	370c      	adds	r7, #12
 8008b16:	46bd      	mov	sp, r7
 8008b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1c:	4770      	bx	lr

08008b1e <convert24BitData>:
//------------------------------------------------
static inline uint32_t convert24BitData(uint32_t data)
{
 8008b1e:	b480      	push	{r7}
 8008b20:	b083      	sub	sp, #12
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	6078      	str	r0, [r7, #4]
	return ((((data)>>16)&0x000000ff)|((data)&0x0000ff00)|(((data)<<16)&0x00ff0000));
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	0c1b      	lsrs	r3, r3, #16
 8008b2a:	b2da      	uxtb	r2, r3
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008b32:	431a      	orrs	r2, r3
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	041b      	lsls	r3, r3, #16
 8008b38:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008b3c:	4313      	orrs	r3, r2
}
 8008b3e:	4618      	mov	r0, r3
 8008b40:	370c      	adds	r7, #12
 8008b42:	46bd      	mov	sp, r7
 8008b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b48:	4770      	bx	lr

08008b4a <errorHandler>:
BME280_Settings BME280_Set[MAX_NUMBER_OF_SENSORS];
int32_t tFineValue[MAX_NUMBER_OF_SENSORS] = {0};
//-------------------------------------------------------------------------------
//I2C Communication functions
static inline void errorHandler()
{
 8008b4a:	b480      	push	{r7}
 8008b4c:	af00      	add	r7, sp, #0
	/* Error handler */
}
 8008b4e:	bf00      	nop
 8008b50:	46bd      	mov	sp, r7
 8008b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b56:	4770      	bx	lr

08008b58 <SPIx_CsDown>:

/*
 *
 */
static void SPIx_CsDown()
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b082      	sub	sp, #8
 8008b5c:	af00      	add	r7, sp, #0
	uint8_t tempActiveSensor = GetActiveSensorBME280();
 8008b5e:	f7ff fbbf 	bl	80082e0 <GetActiveSensorBME280>
 8008b62:	4603      	mov	r3, r0
 8008b64:	71fb      	strb	r3, [r7, #7]

	switch(tempActiveSensor)
 8008b66:	79fb      	ldrb	r3, [r7, #7]
 8008b68:	2b06      	cmp	r3, #6
 8008b6a:	d842      	bhi.n	8008bf2 <SPIx_CsDown+0x9a>
 8008b6c:	a201      	add	r2, pc, #4	; (adr r2, 8008b74 <SPIx_CsDown+0x1c>)
 8008b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b72:	bf00      	nop
 8008b74:	08008b91 	.word	0x08008b91
 8008b78:	08008b9f 	.word	0x08008b9f
 8008b7c:	08008bad 	.word	0x08008bad
 8008b80:	08008bbb 	.word	0x08008bbb
 8008b84:	08008bc9 	.word	0x08008bc9
 8008b88:	08008bd7 	.word	0x08008bd7
 8008b8c:	08008be5 	.word	0x08008be5
	{
		case 0: HAL_GPIO_WritePin(SPI2_CS1_GPIO_Port, SPI2_CS1_Pin, GPIO_PIN_RESET); break;
 8008b90:	2200      	movs	r2, #0
 8008b92:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008b96:	4819      	ldr	r0, [pc, #100]	; (8008bfc <SPIx_CsDown+0xa4>)
 8008b98:	f7f9 fb2e 	bl	80021f8 <HAL_GPIO_WritePin>
 8008b9c:	e029      	b.n	8008bf2 <SPIx_CsDown+0x9a>
		case 1: HAL_GPIO_WritePin(SPI2_CS2_GPIO_Port, SPI2_CS2_Pin, GPIO_PIN_RESET); break;
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008ba4:	4815      	ldr	r0, [pc, #84]	; (8008bfc <SPIx_CsDown+0xa4>)
 8008ba6:	f7f9 fb27 	bl	80021f8 <HAL_GPIO_WritePin>
 8008baa:	e022      	b.n	8008bf2 <SPIx_CsDown+0x9a>
		case 2: HAL_GPIO_WritePin(SPI2_CS3_GPIO_Port, SPI2_CS3_Pin, GPIO_PIN_RESET); break;
 8008bac:	2200      	movs	r2, #0
 8008bae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008bb2:	4812      	ldr	r0, [pc, #72]	; (8008bfc <SPIx_CsDown+0xa4>)
 8008bb4:	f7f9 fb20 	bl	80021f8 <HAL_GPIO_WritePin>
 8008bb8:	e01b      	b.n	8008bf2 <SPIx_CsDown+0x9a>
		case 3: HAL_GPIO_WritePin(SPI2_CS4_GPIO_Port, SPI2_CS4_Pin, GPIO_PIN_RESET); break;
 8008bba:	2200      	movs	r2, #0
 8008bbc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8008bc0:	480e      	ldr	r0, [pc, #56]	; (8008bfc <SPIx_CsDown+0xa4>)
 8008bc2:	f7f9 fb19 	bl	80021f8 <HAL_GPIO_WritePin>
 8008bc6:	e014      	b.n	8008bf2 <SPIx_CsDown+0x9a>
		case 4: HAL_GPIO_WritePin(SPI2_CS5_GPIO_Port, SPI2_CS5_Pin, GPIO_PIN_RESET); break;
 8008bc8:	2200      	movs	r2, #0
 8008bca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008bce:	480b      	ldr	r0, [pc, #44]	; (8008bfc <SPIx_CsDown+0xa4>)
 8008bd0:	f7f9 fb12 	bl	80021f8 <HAL_GPIO_WritePin>
 8008bd4:	e00d      	b.n	8008bf2 <SPIx_CsDown+0x9a>
		case 5: HAL_GPIO_WritePin(SPI2_CS6_GPIO_Port, SPI2_CS6_Pin, GPIO_PIN_RESET); break;
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008bdc:	4808      	ldr	r0, [pc, #32]	; (8008c00 <SPIx_CsDown+0xa8>)
 8008bde:	f7f9 fb0b 	bl	80021f8 <HAL_GPIO_WritePin>
 8008be2:	e006      	b.n	8008bf2 <SPIx_CsDown+0x9a>
		case 6: HAL_GPIO_WritePin(SPI2_CS7_GPIO_Port, SPI2_CS7_Pin, GPIO_PIN_RESET); break;
 8008be4:	2200      	movs	r2, #0
 8008be6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008bea:	4805      	ldr	r0, [pc, #20]	; (8008c00 <SPIx_CsDown+0xa8>)
 8008bec:	f7f9 fb04 	bl	80021f8 <HAL_GPIO_WritePin>
 8008bf0:	bf00      	nop
	}
}
 8008bf2:	bf00      	nop
 8008bf4:	3708      	adds	r7, #8
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	bd80      	pop	{r7, pc}
 8008bfa:	bf00      	nop
 8008bfc:	40020400 	.word	0x40020400
 8008c00:	40020800 	.word	0x40020800

08008c04 <SPIx_CsUp>:

/*
 *
 */
static void SPIx_CsUp()
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI2_CS1_GPIO_Port, SPI2_CS1_Pin, GPIO_PIN_SET);
 8008c08:	2201      	movs	r2, #1
 8008c0a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008c0e:	4814      	ldr	r0, [pc, #80]	; (8008c60 <SPIx_CsUp+0x5c>)
 8008c10:	f7f9 faf2 	bl	80021f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS2_GPIO_Port, SPI2_CS2_Pin, GPIO_PIN_SET);
 8008c14:	2201      	movs	r2, #1
 8008c16:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008c1a:	4811      	ldr	r0, [pc, #68]	; (8008c60 <SPIx_CsUp+0x5c>)
 8008c1c:	f7f9 faec 	bl	80021f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS3_GPIO_Port, SPI2_CS3_Pin, GPIO_PIN_SET);
 8008c20:	2201      	movs	r2, #1
 8008c22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008c26:	480e      	ldr	r0, [pc, #56]	; (8008c60 <SPIx_CsUp+0x5c>)
 8008c28:	f7f9 fae6 	bl	80021f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS4_GPIO_Port, SPI2_CS4_Pin, GPIO_PIN_SET);
 8008c2c:	2201      	movs	r2, #1
 8008c2e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8008c32:	480b      	ldr	r0, [pc, #44]	; (8008c60 <SPIx_CsUp+0x5c>)
 8008c34:	f7f9 fae0 	bl	80021f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS5_GPIO_Port, SPI2_CS5_Pin, GPIO_PIN_SET);
 8008c38:	2201      	movs	r2, #1
 8008c3a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008c3e:	4808      	ldr	r0, [pc, #32]	; (8008c60 <SPIx_CsUp+0x5c>)
 8008c40:	f7f9 fada 	bl	80021f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS6_GPIO_Port, SPI2_CS6_Pin, GPIO_PIN_SET);
 8008c44:	2201      	movs	r2, #1
 8008c46:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008c4a:	4806      	ldr	r0, [pc, #24]	; (8008c64 <SPIx_CsUp+0x60>)
 8008c4c:	f7f9 fad4 	bl	80021f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI2_CS7_GPIO_Port, SPI2_CS7_Pin, GPIO_PIN_SET);
 8008c50:	2201      	movs	r2, #1
 8008c52:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008c56:	4803      	ldr	r0, [pc, #12]	; (8008c64 <SPIx_CsUp+0x60>)
 8008c58:	f7f9 face 	bl	80021f8 <HAL_GPIO_WritePin>

}
 8008c5c:	bf00      	nop
 8008c5e:	bd80      	pop	{r7, pc}
 8008c60:	40020400 	.word	0x40020400
 8008c64:	40020800 	.word	0x40020800

08008c68 <SPIx_WriteData>:
/*
 *
 */
static inline void SPIx_WriteData(uint8_t Reg, uint8_t Value)
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b084      	sub	sp, #16
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	4603      	mov	r3, r0
 8008c70:	460a      	mov	r2, r1
 8008c72:	71fb      	strb	r3, [r7, #7]
 8008c74:	4613      	mov	r3, r2
 8008c76:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef operationStatus = HAL_ERROR;
 8008c78:	2301      	movs	r3, #1
 8008c7a:	73fb      	strb	r3, [r7, #15]

  uint8_t writeData[2] = {Reg & 0x7F, Value};
 8008c7c:	79fb      	ldrb	r3, [r7, #7]
 8008c7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c82:	b2db      	uxtb	r3, r3
 8008c84:	733b      	strb	r3, [r7, #12]
 8008c86:	79bb      	ldrb	r3, [r7, #6]
 8008c88:	737b      	strb	r3, [r7, #13]

  //operationStatus = HAL_I2C_Mem_Write(&hi2c2, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, 0x10000);
  SPIx_CsDown();
 8008c8a:	f7ff ff65 	bl	8008b58 <SPIx_CsDown>
  operationStatus = HAL_SPI_Transmit(&hspi2, writeData, 2, 10);
 8008c8e:	f107 010c 	add.w	r1, r7, #12
 8008c92:	230a      	movs	r3, #10
 8008c94:	2202      	movs	r2, #2
 8008c96:	4808      	ldr	r0, [pc, #32]	; (8008cb8 <SPIx_WriteData+0x50>)
 8008c98:	f7fa f8ea 	bl	8002e70 <HAL_SPI_Transmit>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	73fb      	strb	r3, [r7, #15]
  SPIx_CsUp();
 8008ca0:	f7ff ffb0 	bl	8008c04 <SPIx_CsUp>

  if(operationStatus != HAL_OK)
 8008ca4:	7bfb      	ldrb	r3, [r7, #15]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d001      	beq.n	8008cae <SPIx_WriteData+0x46>
  {
	  errorHandler();
 8008caa:	f7ff ff4e 	bl	8008b4a <errorHandler>
  }
}
 8008cae:	bf00      	nop
 8008cb0:	3710      	adds	r7, #16
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}
 8008cb6:	bf00      	nop
 8008cb8:	200013fc 	.word	0x200013fc

08008cbc <SPIx_ReadData>:

/*
 *
 */
static inline uint8_t SPIx_ReadData(uint8_t Reg)
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b086      	sub	sp, #24
 8008cc0:	af02      	add	r7, sp, #8
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	73fb      	strb	r3, [r7, #15]
  uint8_t writeData[2] = {Reg, 0};
 8008cca:	79fb      	ldrb	r3, [r7, #7]
 8008ccc:	733b      	strb	r3, [r7, #12]
 8008cce:	2300      	movs	r3, #0
 8008cd0:	737b      	strb	r3, [r7, #13]
  uint8_t readData[2] = {0};
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	813b      	strh	r3, [r7, #8]

  //uint8_t readedValue = 0;

  //status = HAL_I2C_Mem_Read(&hi2c2, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &readedValue, 1, 0x10000);
  SPIx_CsDown();
 8008cd6:	f7ff ff3f 	bl	8008b58 <SPIx_CsDown>
  status = HAL_SPI_TransmitReceive(&hspi2, writeData, readData, 2, 10);
 8008cda:	f107 0208 	add.w	r2, r7, #8
 8008cde:	f107 010c 	add.w	r1, r7, #12
 8008ce2:	230a      	movs	r3, #10
 8008ce4:	9300      	str	r3, [sp, #0]
 8008ce6:	2302      	movs	r3, #2
 8008ce8:	4808      	ldr	r0, [pc, #32]	; (8008d0c <SPIx_ReadData+0x50>)
 8008cea:	f7fa f9fb 	bl	80030e4 <HAL_SPI_TransmitReceive>
 8008cee:	4603      	mov	r3, r0
 8008cf0:	73fb      	strb	r3, [r7, #15]
  SPIx_CsUp();
 8008cf2:	f7ff ff87 	bl	8008c04 <SPIx_CsUp>

  if(status != HAL_OK)
 8008cf6:	7bfb      	ldrb	r3, [r7, #15]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d001      	beq.n	8008d00 <SPIx_ReadData+0x44>
  {
	  errorHandler();
 8008cfc:	f7ff ff25 	bl	8008b4a <errorHandler>
  }
  return readData[1];
 8008d00:	7a7b      	ldrb	r3, [r7, #9]
  //return readedValue;
}
 8008d02:	4618      	mov	r0, r3
 8008d04:	3710      	adds	r7, #16
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}
 8008d0a:	bf00      	nop
 8008d0c:	200013fc 	.word	0x200013fc

08008d10 <SPIx_ReadData16>:

/*
 *
 */
static void SPIx_ReadData16(uint8_t Reg, uint16_t *Value)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b086      	sub	sp, #24
 8008d14:	af02      	add	r7, sp, #8
 8008d16:	4603      	mov	r3, r0
 8008d18:	6039      	str	r1, [r7, #0]
 8008d1a:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008d1c:	2301      	movs	r3, #1
 8008d1e:	73fb      	strb	r3, [r7, #15]
  uint8_t writeData[3] = {Reg, 0, 0};
 8008d20:	79fb      	ldrb	r3, [r7, #7]
 8008d22:	733b      	strb	r3, [r7, #12]
 8008d24:	2300      	movs	r3, #0
 8008d26:	737b      	strb	r3, [r7, #13]
 8008d28:	2300      	movs	r3, #0
 8008d2a:	73bb      	strb	r3, [r7, #14]
  uint8_t readData[3] = {0};
 8008d2c:	f107 0308 	add.w	r3, r7, #8
 8008d30:	2100      	movs	r1, #0
 8008d32:	460a      	mov	r2, r1
 8008d34:	801a      	strh	r2, [r3, #0]
 8008d36:	460a      	mov	r2, r1
 8008d38:	709a      	strb	r2, [r3, #2]

  //status = HAL_I2C_Mem_Read(&hi2c2, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 2, 0x10000);
  SPIx_CsDown();
 8008d3a:	f7ff ff0d 	bl	8008b58 <SPIx_CsDown>
  status = HAL_SPI_TransmitReceive(&hspi2, writeData, readData, 3, 10);
 8008d3e:	f107 0208 	add.w	r2, r7, #8
 8008d42:	f107 010c 	add.w	r1, r7, #12
 8008d46:	230a      	movs	r3, #10
 8008d48:	9300      	str	r3, [sp, #0]
 8008d4a:	2303      	movs	r3, #3
 8008d4c:	480c      	ldr	r0, [pc, #48]	; (8008d80 <SPIx_ReadData16+0x70>)
 8008d4e:	f7fa f9c9 	bl	80030e4 <HAL_SPI_TransmitReceive>
 8008d52:	4603      	mov	r3, r0
 8008d54:	73fb      	strb	r3, [r7, #15]
  SPIx_CsUp();
 8008d56:	f7ff ff55 	bl	8008c04 <SPIx_CsUp>

  if(status != HAL_OK)
 8008d5a:	7bfb      	ldrb	r3, [r7, #15]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d001      	beq.n	8008d64 <SPIx_ReadData16+0x54>
  {
	  errorHandler();
 8008d60:	f7ff fef3 	bl	8008b4a <errorHandler>
  }

  //Value = (uint16_t*)&readData[1];
  *Value = readData[2]<<8 | readData[1];
 8008d64:	7abb      	ldrb	r3, [r7, #10]
 8008d66:	021b      	lsls	r3, r3, #8
 8008d68:	b21a      	sxth	r2, r3
 8008d6a:	7a7b      	ldrb	r3, [r7, #9]
 8008d6c:	b21b      	sxth	r3, r3
 8008d6e:	4313      	orrs	r3, r2
 8008d70:	b21b      	sxth	r3, r3
 8008d72:	b29a      	uxth	r2, r3
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	801a      	strh	r2, [r3, #0]
}
 8008d78:	bf00      	nop
 8008d7a:	3710      	adds	r7, #16
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bd80      	pop	{r7, pc}
 8008d80:	200013fc 	.word	0x200013fc

08008d84 <SPIx_ReadData24>:

/*
 *
 */
static void SPIx_ReadData24(uint8_t Reg, uint32_t *Value)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b088      	sub	sp, #32
 8008d88:	af02      	add	r7, sp, #8
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	6039      	str	r1, [r7, #0]
 8008d8e:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008d90:	2301      	movs	r3, #1
 8008d92:	75fb      	strb	r3, [r7, #23]
  uint8_t writeData[4] = {Reg, 0, 0, 0};
 8008d94:	79fb      	ldrb	r3, [r7, #7]
 8008d96:	743b      	strb	r3, [r7, #16]
 8008d98:	2300      	movs	r3, #0
 8008d9a:	747b      	strb	r3, [r7, #17]
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	74bb      	strb	r3, [r7, #18]
 8008da0:	2300      	movs	r3, #0
 8008da2:	74fb      	strb	r3, [r7, #19]
  uint8_t readData[4] = {0};
 8008da4:	2300      	movs	r3, #0
 8008da6:	60fb      	str	r3, [r7, #12]

  //status = HAL_I2C_Mem_Read(&hi2c2, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 3, 0x10000);
  SPIx_CsDown();
 8008da8:	f7ff fed6 	bl	8008b58 <SPIx_CsDown>
  status = HAL_SPI_TransmitReceive(&hspi2, writeData, readData, 4, 10);
 8008dac:	f107 020c 	add.w	r2, r7, #12
 8008db0:	f107 0110 	add.w	r1, r7, #16
 8008db4:	230a      	movs	r3, #10
 8008db6:	9300      	str	r3, [sp, #0]
 8008db8:	2304      	movs	r3, #4
 8008dba:	480d      	ldr	r0, [pc, #52]	; (8008df0 <SPIx_ReadData24+0x6c>)
 8008dbc:	f7fa f992 	bl	80030e4 <HAL_SPI_TransmitReceive>
 8008dc0:	4603      	mov	r3, r0
 8008dc2:	75fb      	strb	r3, [r7, #23]
  SPIx_CsUp();
 8008dc4:	f7ff ff1e 	bl	8008c04 <SPIx_CsUp>

  if(status != HAL_OK)
 8008dc8:	7dfb      	ldrb	r3, [r7, #23]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d001      	beq.n	8008dd2 <SPIx_ReadData24+0x4e>
  {
	  errorHandler();
 8008dce:	f7ff febc 	bl	8008b4a <errorHandler>
  }
  //Value = (uint32_t*)&readData[1];
  *Value = readData[3]<<16 | readData[2]<<8 | readData[1];
 8008dd2:	7bfb      	ldrb	r3, [r7, #15]
 8008dd4:	041a      	lsls	r2, r3, #16
 8008dd6:	7bbb      	ldrb	r3, [r7, #14]
 8008dd8:	021b      	lsls	r3, r3, #8
 8008dda:	4313      	orrs	r3, r2
 8008ddc:	7b7a      	ldrb	r2, [r7, #13]
 8008dde:	4313      	orrs	r3, r2
 8008de0:	461a      	mov	r2, r3
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	601a      	str	r2, [r3, #0]
}
 8008de6:	bf00      	nop
 8008de8:	3718      	adds	r7, #24
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}
 8008dee:	bf00      	nop
 8008df0:	200013fc 	.word	0x200013fc

08008df4 <BME280_Initial>:
static void bme280_SetMode(BME280_mode_E mode);
//-------------------------------------------------------------------------------
BME280_typeOfSensor_t BME280_Initial(uint8_t activeSensor, BME280_standby_Time_E standbyTime, BME280_filter_E filter,
					  BME280_overSamplingTemp_E tempOversampl, BME280_overSamplingPres_E presOversampl,
					  BME280_overSamplingHum_E humOversampl, BME280_mode_E sensMode, uint16_t timeout)
{
 8008df4:	b590      	push	{r4, r7, lr}
 8008df6:	b085      	sub	sp, #20
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	4604      	mov	r4, r0
 8008dfc:	4608      	mov	r0, r1
 8008dfe:	4611      	mov	r1, r2
 8008e00:	461a      	mov	r2, r3
 8008e02:	4623      	mov	r3, r4
 8008e04:	71fb      	strb	r3, [r7, #7]
 8008e06:	4603      	mov	r3, r0
 8008e08:	71bb      	strb	r3, [r7, #6]
 8008e0a:	460b      	mov	r3, r1
 8008e0c:	717b      	strb	r3, [r7, #5]
 8008e0e:	4613      	mov	r3, r2
 8008e10:	713b      	strb	r3, [r7, #4]
	uint32_t tickstart = HAL_GetTick();
 8008e12:	f7f8 f903 	bl	800101c <HAL_GetTick>
 8008e16:	60b8      	str	r0, [r7, #8]


	BME280_typeOfSensor_t tempTypeOfSensor;

	BME280_Set[activeSensor].sensorID = bme280_ReadReg(BME280_REG_ID);
 8008e18:	79fc      	ldrb	r4, [r7, #7]
 8008e1a:	20d0      	movs	r0, #208	; 0xd0
 8008e1c:	f000 fd82 	bl	8009924 <bme280_ReadReg>
 8008e20:	4603      	mov	r3, r0
 8008e22:	4619      	mov	r1, r3
 8008e24:	4a92      	ldr	r2, [pc, #584]	; (8009070 <BME280_Initial+0x27c>)
 8008e26:	0123      	lsls	r3, r4, #4
 8008e28:	4413      	add	r3, r2
 8008e2a:	460a      	mov	r2, r1
 8008e2c:	701a      	strb	r2, [r3, #0]

	if(BME280_Set[activeSensor].sensorID == BME280_ID)
 8008e2e:	79fb      	ldrb	r3, [r7, #7]
 8008e30:	4a8f      	ldr	r2, [pc, #572]	; (8009070 <BME280_Initial+0x27c>)
 8008e32:	011b      	lsls	r3, r3, #4
 8008e34:	4413      	add	r3, r2
 8008e36:	781b      	ldrb	r3, [r3, #0]
 8008e38:	2b60      	cmp	r3, #96	; 0x60
 8008e3a:	f040 80dd 	bne.w	8008ff8 <BME280_Initial+0x204>
	{
		BME280_Set[activeSensor].standbyTime = standbyTime;
 8008e3e:	79fb      	ldrb	r3, [r7, #7]
 8008e40:	4a8b      	ldr	r2, [pc, #556]	; (8009070 <BME280_Initial+0x27c>)
 8008e42:	011b      	lsls	r3, r3, #4
 8008e44:	4413      	add	r3, r2
 8008e46:	3301      	adds	r3, #1
 8008e48:	79ba      	ldrb	r2, [r7, #6]
 8008e4a:	701a      	strb	r2, [r3, #0]
		BME280_Set[activeSensor].filter = filter;
 8008e4c:	79fb      	ldrb	r3, [r7, #7]
 8008e4e:	4a88      	ldr	r2, [pc, #544]	; (8009070 <BME280_Initial+0x27c>)
 8008e50:	011b      	lsls	r3, r3, #4
 8008e52:	4413      	add	r3, r2
 8008e54:	3302      	adds	r3, #2
 8008e56:	797a      	ldrb	r2, [r7, #5]
 8008e58:	701a      	strb	r2, [r3, #0]
		BME280_Set[activeSensor].tempOversampl = tempOversampl;
 8008e5a:	79fb      	ldrb	r3, [r7, #7]
 8008e5c:	4a84      	ldr	r2, [pc, #528]	; (8009070 <BME280_Initial+0x27c>)
 8008e5e:	011b      	lsls	r3, r3, #4
 8008e60:	4413      	add	r3, r2
 8008e62:	3303      	adds	r3, #3
 8008e64:	793a      	ldrb	r2, [r7, #4]
 8008e66:	701a      	strb	r2, [r3, #0]
		BME280_Set[activeSensor].presOversampl = presOversampl;
 8008e68:	79fb      	ldrb	r3, [r7, #7]
 8008e6a:	4a81      	ldr	r2, [pc, #516]	; (8009070 <BME280_Initial+0x27c>)
 8008e6c:	011b      	lsls	r3, r3, #4
 8008e6e:	4413      	add	r3, r2
 8008e70:	3304      	adds	r3, #4
 8008e72:	f897 2020 	ldrb.w	r2, [r7, #32]
 8008e76:	701a      	strb	r2, [r3, #0]
		BME280_Set[activeSensor].humOversampl = humOversampl;
 8008e78:	79fb      	ldrb	r3, [r7, #7]
 8008e7a:	4a7d      	ldr	r2, [pc, #500]	; (8009070 <BME280_Initial+0x27c>)
 8008e7c:	011b      	lsls	r3, r3, #4
 8008e7e:	4413      	add	r3, r2
 8008e80:	3305      	adds	r3, #5
 8008e82:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8008e86:	701a      	strb	r2, [r3, #0]
		BME280_Set[activeSensor].sensMode = sensMode;
 8008e88:	79fb      	ldrb	r3, [r7, #7]
 8008e8a:	4a79      	ldr	r2, [pc, #484]	; (8009070 <BME280_Initial+0x27c>)
 8008e8c:	011b      	lsls	r3, r3, #4
 8008e8e:	4413      	add	r3, r2
 8008e90:	3306      	adds	r3, #6
 8008e92:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8008e96:	701a      	strb	r2, [r3, #0]

		bme280_WriteReg(BME280_REG_SOFTRESET, BME280_SOFTRESET_VALUE);
 8008e98:	21b6      	movs	r1, #182	; 0xb6
 8008e9a:	20e0      	movs	r0, #224	; 0xe0
 8008e9c:	f000 fd30 	bl	8009900 <bme280_WriteReg>

		while (bme280_ReadStatus() & BME280_STATUS_IM_UPDATE)
 8008ea0:	e009      	b.n	8008eb6 <BME280_Initial+0xc2>
		{
			if(HAL_GetTick() - tickstart > timeout)
 8008ea2:	f7f8 f8bb 	bl	800101c <HAL_GetTick>
 8008ea6:	4602      	mov	r2, r0
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	1ad2      	subs	r2, r2, r3
 8008eac:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008eae:	429a      	cmp	r2, r3
 8008eb0:	d901      	bls.n	8008eb6 <BME280_Initial+0xc2>
				return BME280_ERROR;
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	e155      	b.n	8009162 <BME280_Initial+0x36e>
		while (bme280_ReadStatus() & BME280_STATUS_IM_UPDATE)
 8008eb6:	f000 fd57 	bl	8009968 <bme280_ReadStatus>
 8008eba:	4603      	mov	r3, r0
 8008ebc:	f003 0301 	and.w	r3, r3, #1
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d1ee      	bne.n	8008ea2 <BME280_Initial+0xae>
		}

		bme280_ReadCoefficients(activeSensor);
 8008ec4:	79fb      	ldrb	r3, [r7, #7]
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	f000 feca 	bl	8009c60 <bme280_ReadCoefficients>

		bme280_SetStandby(BME280_Set[activeSensor].standbyTime);
 8008ecc:	79fb      	ldrb	r3, [r7, #7]
 8008ece:	4a68      	ldr	r2, [pc, #416]	; (8009070 <BME280_Initial+0x27c>)
 8008ed0:	011b      	lsls	r3, r3, #4
 8008ed2:	4413      	add	r3, r2
 8008ed4:	3301      	adds	r3, #1
 8008ed6:	781b      	ldrb	r3, [r3, #0]
 8008ed8:	4618      	mov	r0, r3
 8008eda:	f000 fee7 	bl	8009cac <bme280_SetStandby>
		bme280_SetFilter(BME280_Set[activeSensor].filter);
 8008ede:	79fb      	ldrb	r3, [r7, #7]
 8008ee0:	4a63      	ldr	r2, [pc, #396]	; (8009070 <BME280_Initial+0x27c>)
 8008ee2:	011b      	lsls	r3, r3, #4
 8008ee4:	4413      	add	r3, r2
 8008ee6:	3302      	adds	r3, #2
 8008ee8:	781b      	ldrb	r3, [r3, #0]
 8008eea:	4618      	mov	r0, r3
 8008eec:	f000 feff 	bl	8009cee <bme280_SetFilter>

		bme280_SetOversamplingTemper(BME280_Set[activeSensor].tempOversampl);
 8008ef0:	79fb      	ldrb	r3, [r7, #7]
 8008ef2:	4a5f      	ldr	r2, [pc, #380]	; (8009070 <BME280_Initial+0x27c>)
 8008ef4:	011b      	lsls	r3, r3, #4
 8008ef6:	4413      	add	r3, r2
 8008ef8:	3303      	adds	r3, #3
 8008efa:	781b      	ldrb	r3, [r3, #0]
 8008efc:	4618      	mov	r0, r3
 8008efe:	f000 ff17 	bl	8009d30 <bme280_SetOversamplingTemper>
		bme280_SetOversamplingPressure(BME280_Set[activeSensor].presOversampl);
 8008f02:	79fb      	ldrb	r3, [r7, #7]
 8008f04:	4a5a      	ldr	r2, [pc, #360]	; (8009070 <BME280_Initial+0x27c>)
 8008f06:	011b      	lsls	r3, r3, #4
 8008f08:	4413      	add	r3, r2
 8008f0a:	3304      	adds	r3, #4
 8008f0c:	781b      	ldrb	r3, [r3, #0]
 8008f0e:	4618      	mov	r0, r3
 8008f10:	f000 ff2f 	bl	8009d72 <bme280_SetOversamplingPressure>
		bme280_SetOversamplingHum(BME280_Set[activeSensor].humOversampl);
 8008f14:	79fb      	ldrb	r3, [r7, #7]
 8008f16:	4a56      	ldr	r2, [pc, #344]	; (8009070 <BME280_Initial+0x27c>)
 8008f18:	011b      	lsls	r3, r3, #4
 8008f1a:	4413      	add	r3, r2
 8008f1c:	3305      	adds	r3, #5
 8008f1e:	781b      	ldrb	r3, [r3, #0]
 8008f20:	4618      	mov	r0, r3
 8008f22:	f000 ff47 	bl	8009db4 <bme280_SetOversamplingHum>

		BME280_Set[activeSensor].measurementStatus = bme280_ReadReg(BME280_REG_CTRL_MEAS);
 8008f26:	79fc      	ldrb	r4, [r7, #7]
 8008f28:	20f4      	movs	r0, #244	; 0xf4
 8008f2a:	f000 fcfb 	bl	8009924 <bme280_ReadReg>
 8008f2e:	4603      	mov	r3, r0
 8008f30:	4619      	mov	r1, r3
 8008f32:	4a4f      	ldr	r2, [pc, #316]	; (8009070 <BME280_Initial+0x27c>)
 8008f34:	0123      	lsls	r3, r4, #4
 8008f36:	4413      	add	r3, r2
 8008f38:	3308      	adds	r3, #8
 8008f3a:	6019      	str	r1, [r3, #0]
		BME280_Set[activeSensor].measurementStatus = bme280_ReadReg(BME280_REG_CTRL_HUM) << 8;
 8008f3c:	79fc      	ldrb	r4, [r7, #7]
 8008f3e:	20f2      	movs	r0, #242	; 0xf2
 8008f40:	f000 fcf0 	bl	8009924 <bme280_ReadReg>
 8008f44:	4603      	mov	r3, r0
 8008f46:	021b      	lsls	r3, r3, #8
 8008f48:	4619      	mov	r1, r3
 8008f4a:	4a49      	ldr	r2, [pc, #292]	; (8009070 <BME280_Initial+0x27c>)
 8008f4c:	0123      	lsls	r3, r4, #4
 8008f4e:	4413      	add	r3, r2
 8008f50:	3308      	adds	r3, #8
 8008f52:	6019      	str	r1, [r3, #0]

		BME280_Set[activeSensor].tempOn = (BME280_Set[activeSensor].measurementStatus & BME280_OSRS_T_MSK) ? 1 : 0;
 8008f54:	79fb      	ldrb	r3, [r7, #7]
 8008f56:	79fa      	ldrb	r2, [r7, #7]
 8008f58:	4945      	ldr	r1, [pc, #276]	; (8009070 <BME280_Initial+0x27c>)
 8008f5a:	0112      	lsls	r2, r2, #4
 8008f5c:	440a      	add	r2, r1
 8008f5e:	3208      	adds	r2, #8
 8008f60:	6812      	ldr	r2, [r2, #0]
 8008f62:	f002 02e0 	and.w	r2, r2, #224	; 0xe0
 8008f66:	2a00      	cmp	r2, #0
 8008f68:	bf14      	ite	ne
 8008f6a:	2201      	movne	r2, #1
 8008f6c:	2200      	moveq	r2, #0
 8008f6e:	b2d1      	uxtb	r1, r2
 8008f70:	4a3f      	ldr	r2, [pc, #252]	; (8009070 <BME280_Initial+0x27c>)
 8008f72:	011b      	lsls	r3, r3, #4
 8008f74:	4413      	add	r3, r2
 8008f76:	f103 0208 	add.w	r2, r3, #8
 8008f7a:	7913      	ldrb	r3, [r2, #4]
 8008f7c:	f361 0300 	bfi	r3, r1, #0, #1
 8008f80:	7113      	strb	r3, [r2, #4]
		BME280_Set[activeSensor].presOn = (BME280_Set[activeSensor].measurementStatus & BME280_OSRS_P_MSK) ? 1 : 0;
 8008f82:	79fb      	ldrb	r3, [r7, #7]
 8008f84:	79fa      	ldrb	r2, [r7, #7]
 8008f86:	493a      	ldr	r1, [pc, #232]	; (8009070 <BME280_Initial+0x27c>)
 8008f88:	0112      	lsls	r2, r2, #4
 8008f8a:	440a      	add	r2, r1
 8008f8c:	3208      	adds	r2, #8
 8008f8e:	6812      	ldr	r2, [r2, #0]
 8008f90:	f002 021c 	and.w	r2, r2, #28
 8008f94:	2a00      	cmp	r2, #0
 8008f96:	bf14      	ite	ne
 8008f98:	2201      	movne	r2, #1
 8008f9a:	2200      	moveq	r2, #0
 8008f9c:	b2d1      	uxtb	r1, r2
 8008f9e:	4a34      	ldr	r2, [pc, #208]	; (8009070 <BME280_Initial+0x27c>)
 8008fa0:	011b      	lsls	r3, r3, #4
 8008fa2:	4413      	add	r3, r2
 8008fa4:	f103 0208 	add.w	r2, r3, #8
 8008fa8:	7913      	ldrb	r3, [r2, #4]
 8008faa:	f361 0341 	bfi	r3, r1, #1, #1
 8008fae:	7113      	strb	r3, [r2, #4]
		BME280_Set[activeSensor].humiOn = ((BME280_Set[activeSensor].measurementStatus >> 8) & BME280_OSRS_H_MSK) ? 1 : 0;
 8008fb0:	79fb      	ldrb	r3, [r7, #7]
 8008fb2:	79fa      	ldrb	r2, [r7, #7]
 8008fb4:	492e      	ldr	r1, [pc, #184]	; (8009070 <BME280_Initial+0x27c>)
 8008fb6:	0112      	lsls	r2, r2, #4
 8008fb8:	440a      	add	r2, r1
 8008fba:	3208      	adds	r2, #8
 8008fbc:	6812      	ldr	r2, [r2, #0]
 8008fbe:	0a12      	lsrs	r2, r2, #8
 8008fc0:	f002 0207 	and.w	r2, r2, #7
 8008fc4:	2a00      	cmp	r2, #0
 8008fc6:	bf14      	ite	ne
 8008fc8:	2201      	movne	r2, #1
 8008fca:	2200      	moveq	r2, #0
 8008fcc:	b2d1      	uxtb	r1, r2
 8008fce:	4a28      	ldr	r2, [pc, #160]	; (8009070 <BME280_Initial+0x27c>)
 8008fd0:	011b      	lsls	r3, r3, #4
 8008fd2:	4413      	add	r3, r2
 8008fd4:	f103 0208 	add.w	r2, r3, #8
 8008fd8:	7913      	ldrb	r3, [r2, #4]
 8008fda:	f361 0382 	bfi	r3, r1, #2, #1
 8008fde:	7113      	strb	r3, [r2, #4]

		bme280_SetMode(BME280_Set[activeSensor].sensMode);
 8008fe0:	79fb      	ldrb	r3, [r7, #7]
 8008fe2:	4a23      	ldr	r2, [pc, #140]	; (8009070 <BME280_Initial+0x27c>)
 8008fe4:	011b      	lsls	r3, r3, #4
 8008fe6:	4413      	add	r3, r2
 8008fe8:	3306      	adds	r3, #6
 8008fea:	781b      	ldrb	r3, [r3, #0]
 8008fec:	4618      	mov	r0, r3
 8008fee:	f000 ff0c 	bl	8009e0a <bme280_SetMode>

		tempTypeOfSensor = BME_280_type;
 8008ff2:	2302      	movs	r3, #2
 8008ff4:	73fb      	strb	r3, [r7, #15]
 8008ff6:	e0b3      	b.n	8009160 <BME280_Initial+0x36c>
	}
	else if(BME280_Set[activeSensor].sensorID == BMP280_ID)
 8008ff8:	79fb      	ldrb	r3, [r7, #7]
 8008ffa:	4a1d      	ldr	r2, [pc, #116]	; (8009070 <BME280_Initial+0x27c>)
 8008ffc:	011b      	lsls	r3, r3, #4
 8008ffe:	4413      	add	r3, r2
 8009000:	781b      	ldrb	r3, [r3, #0]
 8009002:	2b58      	cmp	r3, #88	; 0x58
 8009004:	f040 80aa 	bne.w	800915c <BME280_Initial+0x368>
	{
		BME280_Set[activeSensor].standbyTime = standbyTime;
 8009008:	79fb      	ldrb	r3, [r7, #7]
 800900a:	4a19      	ldr	r2, [pc, #100]	; (8009070 <BME280_Initial+0x27c>)
 800900c:	011b      	lsls	r3, r3, #4
 800900e:	4413      	add	r3, r2
 8009010:	3301      	adds	r3, #1
 8009012:	79ba      	ldrb	r2, [r7, #6]
 8009014:	701a      	strb	r2, [r3, #0]
		BME280_Set[activeSensor].filter = filter;
 8009016:	79fb      	ldrb	r3, [r7, #7]
 8009018:	4a15      	ldr	r2, [pc, #84]	; (8009070 <BME280_Initial+0x27c>)
 800901a:	011b      	lsls	r3, r3, #4
 800901c:	4413      	add	r3, r2
 800901e:	3302      	adds	r3, #2
 8009020:	797a      	ldrb	r2, [r7, #5]
 8009022:	701a      	strb	r2, [r3, #0]
		BME280_Set[activeSensor].tempOversampl = tempOversampl;
 8009024:	79fb      	ldrb	r3, [r7, #7]
 8009026:	4a12      	ldr	r2, [pc, #72]	; (8009070 <BME280_Initial+0x27c>)
 8009028:	011b      	lsls	r3, r3, #4
 800902a:	4413      	add	r3, r2
 800902c:	3303      	adds	r3, #3
 800902e:	793a      	ldrb	r2, [r7, #4]
 8009030:	701a      	strb	r2, [r3, #0]
		BME280_Set[activeSensor].presOversampl = presOversampl;
 8009032:	79fb      	ldrb	r3, [r7, #7]
 8009034:	4a0e      	ldr	r2, [pc, #56]	; (8009070 <BME280_Initial+0x27c>)
 8009036:	011b      	lsls	r3, r3, #4
 8009038:	4413      	add	r3, r2
 800903a:	3304      	adds	r3, #4
 800903c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8009040:	701a      	strb	r2, [r3, #0]
		//BME280_Set.humOversampl = humOversampl;
		BME280_Set[activeSensor].sensMode = sensMode;
 8009042:	79fb      	ldrb	r3, [r7, #7]
 8009044:	4a0a      	ldr	r2, [pc, #40]	; (8009070 <BME280_Initial+0x27c>)
 8009046:	011b      	lsls	r3, r3, #4
 8009048:	4413      	add	r3, r2
 800904a:	3306      	adds	r3, #6
 800904c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8009050:	701a      	strb	r2, [r3, #0]

		bme280_WriteReg(BME280_REG_SOFTRESET, BME280_SOFTRESET_VALUE);
 8009052:	21b6      	movs	r1, #182	; 0xb6
 8009054:	20e0      	movs	r0, #224	; 0xe0
 8009056:	f000 fc53 	bl	8009900 <bme280_WriteReg>

		while (bme280_ReadStatus() & BME280_STATUS_IM_UPDATE)
 800905a:	e00b      	b.n	8009074 <BME280_Initial+0x280>
		{
			if(HAL_GetTick() - tickstart > timeout)
 800905c:	f7f7 ffde 	bl	800101c <HAL_GetTick>
 8009060:	4602      	mov	r2, r0
 8009062:	68bb      	ldr	r3, [r7, #8]
 8009064:	1ad2      	subs	r2, r2, r3
 8009066:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8009068:	429a      	cmp	r2, r3
 800906a:	d903      	bls.n	8009074 <BME280_Initial+0x280>
				return BME280_ERROR;
 800906c:	2301      	movs	r3, #1
 800906e:	e078      	b.n	8009162 <BME280_Initial+0x36e>
 8009070:	20001828 	.word	0x20001828
		while (bme280_ReadStatus() & BME280_STATUS_IM_UPDATE)
 8009074:	f000 fc78 	bl	8009968 <bme280_ReadStatus>
 8009078:	4603      	mov	r3, r0
 800907a:	f003 0301 	and.w	r3, r3, #1
 800907e:	2b00      	cmp	r3, #0
 8009080:	d1ec      	bne.n	800905c <BME280_Initial+0x268>
		}

		bmp280_ReadCoefficients(activeSensor);
 8009082:	79fb      	ldrb	r3, [r7, #7]
 8009084:	4618      	mov	r0, r3
 8009086:	f000 fe00 	bl	8009c8a <bmp280_ReadCoefficients>

		bme280_SetStandby(BME280_Set[activeSensor].standbyTime);
 800908a:	79fb      	ldrb	r3, [r7, #7]
 800908c:	4a37      	ldr	r2, [pc, #220]	; (800916c <BME280_Initial+0x378>)
 800908e:	011b      	lsls	r3, r3, #4
 8009090:	4413      	add	r3, r2
 8009092:	3301      	adds	r3, #1
 8009094:	781b      	ldrb	r3, [r3, #0]
 8009096:	4618      	mov	r0, r3
 8009098:	f000 fe08 	bl	8009cac <bme280_SetStandby>
		bme280_SetFilter(BME280_Set[activeSensor].filter);
 800909c:	79fb      	ldrb	r3, [r7, #7]
 800909e:	4a33      	ldr	r2, [pc, #204]	; (800916c <BME280_Initial+0x378>)
 80090a0:	011b      	lsls	r3, r3, #4
 80090a2:	4413      	add	r3, r2
 80090a4:	3302      	adds	r3, #2
 80090a6:	781b      	ldrb	r3, [r3, #0]
 80090a8:	4618      	mov	r0, r3
 80090aa:	f000 fe20 	bl	8009cee <bme280_SetFilter>

		bme280_SetOversamplingTemper(BME280_Set[activeSensor].tempOversampl);
 80090ae:	79fb      	ldrb	r3, [r7, #7]
 80090b0:	4a2e      	ldr	r2, [pc, #184]	; (800916c <BME280_Initial+0x378>)
 80090b2:	011b      	lsls	r3, r3, #4
 80090b4:	4413      	add	r3, r2
 80090b6:	3303      	adds	r3, #3
 80090b8:	781b      	ldrb	r3, [r3, #0]
 80090ba:	4618      	mov	r0, r3
 80090bc:	f000 fe38 	bl	8009d30 <bme280_SetOversamplingTemper>
		bme280_SetOversamplingPressure(BME280_Set[activeSensor].presOversampl);
 80090c0:	79fb      	ldrb	r3, [r7, #7]
 80090c2:	4a2a      	ldr	r2, [pc, #168]	; (800916c <BME280_Initial+0x378>)
 80090c4:	011b      	lsls	r3, r3, #4
 80090c6:	4413      	add	r3, r2
 80090c8:	3304      	adds	r3, #4
 80090ca:	781b      	ldrb	r3, [r3, #0]
 80090cc:	4618      	mov	r0, r3
 80090ce:	f000 fe50 	bl	8009d72 <bme280_SetOversamplingPressure>
		//bme280_SetOversamplingHum(BME280_Set.humOversampl);

		BME280_Set[activeSensor].measurementStatus = bme280_ReadReg(BME280_REG_CTRL_MEAS);
 80090d2:	79fc      	ldrb	r4, [r7, #7]
 80090d4:	20f4      	movs	r0, #244	; 0xf4
 80090d6:	f000 fc25 	bl	8009924 <bme280_ReadReg>
 80090da:	4603      	mov	r3, r0
 80090dc:	4619      	mov	r1, r3
 80090de:	4a23      	ldr	r2, [pc, #140]	; (800916c <BME280_Initial+0x378>)
 80090e0:	0123      	lsls	r3, r4, #4
 80090e2:	4413      	add	r3, r2
 80090e4:	3308      	adds	r3, #8
 80090e6:	6019      	str	r1, [r3, #0]
		//BME280_Set.measurementStatus = bme280_ReadReg(BME280_REG_CTRL_HUM) << 8;

		BME280_Set[activeSensor].tempOn = (BME280_Set[activeSensor].measurementStatus & BME280_OSRS_T_MSK) ? 1 : 0;
 80090e8:	79fb      	ldrb	r3, [r7, #7]
 80090ea:	79fa      	ldrb	r2, [r7, #7]
 80090ec:	491f      	ldr	r1, [pc, #124]	; (800916c <BME280_Initial+0x378>)
 80090ee:	0112      	lsls	r2, r2, #4
 80090f0:	440a      	add	r2, r1
 80090f2:	3208      	adds	r2, #8
 80090f4:	6812      	ldr	r2, [r2, #0]
 80090f6:	f002 02e0 	and.w	r2, r2, #224	; 0xe0
 80090fa:	2a00      	cmp	r2, #0
 80090fc:	bf14      	ite	ne
 80090fe:	2201      	movne	r2, #1
 8009100:	2200      	moveq	r2, #0
 8009102:	b2d1      	uxtb	r1, r2
 8009104:	4a19      	ldr	r2, [pc, #100]	; (800916c <BME280_Initial+0x378>)
 8009106:	011b      	lsls	r3, r3, #4
 8009108:	4413      	add	r3, r2
 800910a:	f103 0208 	add.w	r2, r3, #8
 800910e:	7913      	ldrb	r3, [r2, #4]
 8009110:	f361 0300 	bfi	r3, r1, #0, #1
 8009114:	7113      	strb	r3, [r2, #4]
		BME280_Set[activeSensor].presOn = (BME280_Set[activeSensor].measurementStatus & BME280_OSRS_P_MSK) ? 1 : 0;
 8009116:	79fb      	ldrb	r3, [r7, #7]
 8009118:	79fa      	ldrb	r2, [r7, #7]
 800911a:	4914      	ldr	r1, [pc, #80]	; (800916c <BME280_Initial+0x378>)
 800911c:	0112      	lsls	r2, r2, #4
 800911e:	440a      	add	r2, r1
 8009120:	3208      	adds	r2, #8
 8009122:	6812      	ldr	r2, [r2, #0]
 8009124:	f002 021c 	and.w	r2, r2, #28
 8009128:	2a00      	cmp	r2, #0
 800912a:	bf14      	ite	ne
 800912c:	2201      	movne	r2, #1
 800912e:	2200      	moveq	r2, #0
 8009130:	b2d1      	uxtb	r1, r2
 8009132:	4a0e      	ldr	r2, [pc, #56]	; (800916c <BME280_Initial+0x378>)
 8009134:	011b      	lsls	r3, r3, #4
 8009136:	4413      	add	r3, r2
 8009138:	f103 0208 	add.w	r2, r3, #8
 800913c:	7913      	ldrb	r3, [r2, #4]
 800913e:	f361 0341 	bfi	r3, r1, #1, #1
 8009142:	7113      	strb	r3, [r2, #4]
		//BME280_Set.humiOn = ((BME280_Set.measurementStatus >> 8) & BME280_OSRS_H_MSK) ? 1 : 0;

		bme280_SetMode(BME280_Set[activeSensor].sensMode);
 8009144:	79fb      	ldrb	r3, [r7, #7]
 8009146:	4a09      	ldr	r2, [pc, #36]	; (800916c <BME280_Initial+0x378>)
 8009148:	011b      	lsls	r3, r3, #4
 800914a:	4413      	add	r3, r2
 800914c:	3306      	adds	r3, #6
 800914e:	781b      	ldrb	r3, [r3, #0]
 8009150:	4618      	mov	r0, r3
 8009152:	f000 fe5a 	bl	8009e0a <bme280_SetMode>

		tempTypeOfSensor = BMP_280_type;
 8009156:	2301      	movs	r3, #1
 8009158:	73fb      	strb	r3, [r7, #15]
 800915a:	e001      	b.n	8009160 <BME280_Initial+0x36c>
	}
	else
	{
		tempTypeOfSensor = Unidentified_type;
 800915c:	2300      	movs	r3, #0
 800915e:	73fb      	strb	r3, [r7, #15]

	}

	return tempTypeOfSensor;
 8009160:	7bfb      	ldrb	r3, [r7, #15]
}
 8009162:	4618      	mov	r0, r3
 8009164:	3714      	adds	r7, #20
 8009166:	46bd      	mov	sp, r7
 8009168:	bd90      	pop	{r4, r7, pc}
 800916a:	bf00      	nop
 800916c:	20001828 	.word	0x20001828

08009170 <BME280_ReadTemperature>:


float BME280_ReadTemperature(uint8_t sensor)
{
 8009170:	b590      	push	{r4, r7, lr}
 8009172:	b087      	sub	sp, #28
 8009174:	af00      	add	r7, sp, #0
 8009176:	4603      	mov	r3, r0
 8009178:	71fb      	strb	r3, [r7, #7]
	float readTemp = 0.0f;
 800917a:	f04f 0300 	mov.w	r3, #0
 800917e:	617b      	str	r3, [r7, #20]
	int32_t readRawData = 0;
 8009180:	2300      	movs	r3, #0
 8009182:	60bb      	str	r3, [r7, #8]

	bme280_ReadRegDataConvert24(BME280_REGISTER_TEMPDATA, (uint32_t*)&readRawData);
 8009184:	f107 0308 	add.w	r3, r7, #8
 8009188:	4619      	mov	r1, r3
 800918a:	20fa      	movs	r0, #250	; 0xfa
 800918c:	f000 fc31 	bl	80099f2 <bme280_ReadRegDataConvert24>

	if(readRawData == 0x800000)
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009196:	d101      	bne.n	800919c <BME280_ReadTemperature+0x2c>
	{
		return 0xFFFF;
 8009198:	4b35      	ldr	r3, [pc, #212]	; (8009270 <BME280_ReadTemperature+0x100>)
 800919a:	e062      	b.n	8009262 <BME280_ReadTemperature+0xf2>
	}

	readRawData >>= 4;
 800919c:	68bb      	ldr	r3, [r7, #8]
 800919e:	111b      	asrs	r3, r3, #4
 80091a0:	60bb      	str	r3, [r7, #8]

	int32_t tmp_1 = ((((readRawData>>3) - ((int32_t)CalibData[sensor].tempValue.dig_T1 <<1))) *
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	10d9      	asrs	r1, r3, #3
 80091a6:	79fa      	ldrb	r2, [r7, #7]
 80091a8:	4832      	ldr	r0, [pc, #200]	; (8009274 <BME280_ReadTemperature+0x104>)
 80091aa:	4613      	mov	r3, r2
 80091ac:	00db      	lsls	r3, r3, #3
 80091ae:	4413      	add	r3, r2
 80091b0:	009b      	lsls	r3, r3, #2
 80091b2:	4403      	add	r3, r0
 80091b4:	881b      	ldrh	r3, [r3, #0]
 80091b6:	005b      	lsls	r3, r3, #1
 80091b8:	1ac9      	subs	r1, r1, r3
		((int32_t)CalibData[sensor].tempValue.dig_T2)) >> 11;
 80091ba:	79fa      	ldrb	r2, [r7, #7]
 80091bc:	482d      	ldr	r0, [pc, #180]	; (8009274 <BME280_ReadTemperature+0x104>)
 80091be:	4613      	mov	r3, r2
 80091c0:	00db      	lsls	r3, r3, #3
 80091c2:	4413      	add	r3, r2
 80091c4:	009b      	lsls	r3, r3, #2
 80091c6:	4403      	add	r3, r0
 80091c8:	3302      	adds	r3, #2
 80091ca:	f9b3 3000 	ldrsh.w	r3, [r3]
	int32_t tmp_1 = ((((readRawData>>3) - ((int32_t)CalibData[sensor].tempValue.dig_T1 <<1))) *
 80091ce:	fb03 f301 	mul.w	r3, r3, r1
 80091d2:	12db      	asrs	r3, r3, #11
 80091d4:	613b      	str	r3, [r7, #16]

	int32_t tmp_2 = (((((readRawData>>4) - ((int32_t)CalibData[sensor].tempValue.dig_T1)) *
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	1119      	asrs	r1, r3, #4
 80091da:	79fa      	ldrb	r2, [r7, #7]
 80091dc:	4825      	ldr	r0, [pc, #148]	; (8009274 <BME280_ReadTemperature+0x104>)
 80091de:	4613      	mov	r3, r2
 80091e0:	00db      	lsls	r3, r3, #3
 80091e2:	4413      	add	r3, r2
 80091e4:	009b      	lsls	r3, r3, #2
 80091e6:	4403      	add	r3, r0
 80091e8:	881b      	ldrh	r3, [r3, #0]
 80091ea:	1ac9      	subs	r1, r1, r3
		((readRawData>>4) - ((int32_t)CalibData[sensor].tempValue.dig_T1))) >> 12) *
 80091ec:	68bb      	ldr	r3, [r7, #8]
 80091ee:	1118      	asrs	r0, r3, #4
 80091f0:	79fa      	ldrb	r2, [r7, #7]
 80091f2:	4c20      	ldr	r4, [pc, #128]	; (8009274 <BME280_ReadTemperature+0x104>)
 80091f4:	4613      	mov	r3, r2
 80091f6:	00db      	lsls	r3, r3, #3
 80091f8:	4413      	add	r3, r2
 80091fa:	009b      	lsls	r3, r3, #2
 80091fc:	4423      	add	r3, r4
 80091fe:	881b      	ldrh	r3, [r3, #0]
 8009200:	1ac3      	subs	r3, r0, r3
	int32_t tmp_2 = (((((readRawData>>4) - ((int32_t)CalibData[sensor].tempValue.dig_T1)) *
 8009202:	fb03 f301 	mul.w	r3, r3, r1
		((readRawData>>4) - ((int32_t)CalibData[sensor].tempValue.dig_T1))) >> 12) *
 8009206:	1319      	asrs	r1, r3, #12
		((int32_t)CalibData[sensor].tempValue.dig_T3)) >> 14;
 8009208:	79fa      	ldrb	r2, [r7, #7]
 800920a:	481a      	ldr	r0, [pc, #104]	; (8009274 <BME280_ReadTemperature+0x104>)
 800920c:	4613      	mov	r3, r2
 800920e:	00db      	lsls	r3, r3, #3
 8009210:	4413      	add	r3, r2
 8009212:	009b      	lsls	r3, r3, #2
 8009214:	4403      	add	r3, r0
 8009216:	3304      	adds	r3, #4
 8009218:	f9b3 3000 	ldrsh.w	r3, [r3]
		((readRawData>>4) - ((int32_t)CalibData[sensor].tempValue.dig_T1))) >> 12) *
 800921c:	fb03 f301 	mul.w	r3, r3, r1
	int32_t tmp_2 = (((((readRawData>>4) - ((int32_t)CalibData[sensor].tempValue.dig_T1)) *
 8009220:	139b      	asrs	r3, r3, #14
 8009222:	60fb      	str	r3, [r7, #12]

	tFineValue[sensor] = tmp_1 + tmp_2;
 8009224:	79fb      	ldrb	r3, [r7, #7]
 8009226:	6939      	ldr	r1, [r7, #16]
 8009228:	68fa      	ldr	r2, [r7, #12]
 800922a:	440a      	add	r2, r1
 800922c:	4912      	ldr	r1, [pc, #72]	; (8009278 <BME280_ReadTemperature+0x108>)
 800922e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	readTemp = ((tFineValue[sensor] * 5 + 128) >> 8);
 8009232:	79fb      	ldrb	r3, [r7, #7]
 8009234:	4a10      	ldr	r2, [pc, #64]	; (8009278 <BME280_ReadTemperature+0x108>)
 8009236:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800923a:	4613      	mov	r3, r2
 800923c:	009b      	lsls	r3, r3, #2
 800923e:	4413      	add	r3, r2
 8009240:	3380      	adds	r3, #128	; 0x80
 8009242:	121b      	asrs	r3, r3, #8
 8009244:	ee07 3a90 	vmov	s15, r3
 8009248:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800924c:	edc7 7a05 	vstr	s15, [r7, #20]
	readTemp /= 100.0f;
 8009250:	ed97 7a05 	vldr	s14, [r7, #20]
 8009254:	eddf 6a09 	vldr	s13, [pc, #36]	; 800927c <BME280_ReadTemperature+0x10c>
 8009258:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800925c:	edc7 7a05 	vstr	s15, [r7, #20]

	return readTemp;
 8009260:	697b      	ldr	r3, [r7, #20]
 8009262:	ee07 3a90 	vmov	s15, r3
}
 8009266:	eeb0 0a67 	vmov.f32	s0, s15
 800926a:	371c      	adds	r7, #28
 800926c:	46bd      	mov	sp, r7
 800926e:	bd90      	pop	{r4, r7, pc}
 8009270:	477fff00 	.word	0x477fff00
 8009274:	2000172c 	.word	0x2000172c
 8009278:	20001378 	.word	0x20001378
 800927c:	42c80000 	.word	0x42c80000

08009280 <BME280_ReadPressure>:


float BME280_ReadPressure(uint8_t sensor)
{
 8009280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009284:	b0ab      	sub	sp, #172	; 0xac
 8009286:	af00      	add	r7, sp, #0
 8009288:	4603      	mov	r3, r0
 800928a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	float pressFloat = 0.0f;
 800928e:	f04f 0300 	mov.w	r3, #0
 8009292:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	int64_t presureInt = 0;
 8009296:	f04f 0300 	mov.w	r3, #0
 800929a:	f04f 0400 	mov.w	r4, #0
 800929e:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
	int32_t presureRaw = 0;
 80092a2:	2300      	movs	r3, #0
 80092a4:	67fb      	str	r3, [r7, #124]	; 0x7c
	uint32_t presUint = 0;
 80092a6:	2300      	movs	r3, #0
 80092a8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	int64_t tmp_1 = 0;
 80092ac:	f04f 0300 	mov.w	r3, #0
 80092b0:	f04f 0400 	mov.w	r4, #0
 80092b4:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
	int64_t tmp_2 = 0;
 80092b8:	f04f 0300 	mov.w	r3, #0
 80092bc:	f04f 0400 	mov.w	r4, #0
 80092c0:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80

	//BME280_ReadTemperature();
	bme280_ReadRegDataConvert24(BME280_REGISTER_PRESSUREDATA, (uint32_t*)&presureRaw);
 80092c4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80092c8:	4619      	mov	r1, r3
 80092ca:	20f7      	movs	r0, #247	; 0xf7
 80092cc:	f000 fb91 	bl	80099f2 <bme280_ReadRegDataConvert24>

    if (presureRaw == 0x800000)
 80092d0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80092d2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80092d6:	d101      	bne.n	80092dc <BME280_ReadPressure+0x5c>
    {
    	return 0xFFFF;
 80092d8:	4b89      	ldr	r3, [pc, #548]	; (8009500 <BME280_ReadPressure+0x280>)
 80092da:	e24d      	b.n	8009778 <BME280_ReadPressure+0x4f8>
    }

    presureRaw >>= 4;
 80092dc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80092de:	111b      	asrs	r3, r3, #4
 80092e0:	67fb      	str	r3, [r7, #124]	; 0x7c

    tmp_1 = ((int64_t) tFineValue[sensor]) - 128000;
 80092e2:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 80092e6:	4b87      	ldr	r3, [pc, #540]	; (8009504 <BME280_ReadPressure+0x284>)
 80092e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092ec:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80092f0:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 80092f4:	f144 34ff 	adc.w	r4, r4, #4294967295
 80092f8:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
    tmp_2 = tmp_1 * tmp_1 * (int64_t)CalibData[sensor].presureValue.dig_P6;
 80092fc:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8009300:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009304:	fb03 f102 	mul.w	r1, r3, r2
 8009308:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800930c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009310:	fb03 f302 	mul.w	r3, r3, r2
 8009314:	4419      	add	r1, r3
 8009316:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800931a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800931e:	fba2 5603 	umull	r5, r6, r2, r3
 8009322:	198b      	adds	r3, r1, r6
 8009324:	461e      	mov	r6, r3
 8009326:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 800932a:	4977      	ldr	r1, [pc, #476]	; (8009508 <BME280_ReadPressure+0x288>)
 800932c:	4613      	mov	r3, r2
 800932e:	00db      	lsls	r3, r3, #3
 8009330:	4413      	add	r3, r2
 8009332:	009b      	lsls	r3, r3, #2
 8009334:	440b      	add	r3, r1
 8009336:	3310      	adds	r3, #16
 8009338:	f9b3 3000 	ldrsh.w	r3, [r3]
 800933c:	b21b      	sxth	r3, r3
 800933e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009342:	fb03 f106 	mul.w	r1, r3, r6
 8009346:	fb05 f204 	mul.w	r2, r5, r4
 800934a:	440a      	add	r2, r1
 800934c:	fba5 3403 	umull	r3, r4, r5, r3
 8009350:	4422      	add	r2, r4
 8009352:	4614      	mov	r4, r2
 8009354:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
 8009358:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
    tmp_2 = tmp_2 + ((tmp_1 * (int64_t)CalibData[sensor].presureValue.dig_P5) << 17);
 800935c:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 8009360:	4969      	ldr	r1, [pc, #420]	; (8009508 <BME280_ReadPressure+0x288>)
 8009362:	4613      	mov	r3, r2
 8009364:	00db      	lsls	r3, r3, #3
 8009366:	4413      	add	r3, r2
 8009368:	009b      	lsls	r3, r3, #2
 800936a:	440b      	add	r3, r1
 800936c:	330e      	adds	r3, #14
 800936e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009372:	b21b      	sxth	r3, r3
 8009374:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009378:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800937c:	fb04 f102 	mul.w	r1, r4, r2
 8009380:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8009384:	fb03 f202 	mul.w	r2, r3, r2
 8009388:	4411      	add	r1, r2
 800938a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800938e:	fba2 3403 	umull	r3, r4, r2, r3
 8009392:	190a      	adds	r2, r1, r4
 8009394:	4614      	mov	r4, r2
 8009396:	ea4f 4944 	mov.w	r9, r4, lsl #17
 800939a:	ea49 39d3 	orr.w	r9, r9, r3, lsr #15
 800939e:	ea4f 4843 	mov.w	r8, r3, lsl #17
 80093a2:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 80093a6:	eb13 0308 	adds.w	r3, r3, r8
 80093aa:	eb44 0409 	adc.w	r4, r4, r9
 80093ae:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
    tmp_2 = tmp_2 + ((int64_t)CalibData[sensor].presureValue.dig_P4 << 35);
 80093b2:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 80093b6:	4954      	ldr	r1, [pc, #336]	; (8009508 <BME280_ReadPressure+0x288>)
 80093b8:	4613      	mov	r3, r2
 80093ba:	00db      	lsls	r3, r3, #3
 80093bc:	4413      	add	r3, r2
 80093be:	009b      	lsls	r3, r3, #2
 80093c0:	440b      	add	r3, r1
 80093c2:	330c      	adds	r3, #12
 80093c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80093c8:	b21b      	sxth	r3, r3
 80093ca:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80093ce:	00db      	lsls	r3, r3, #3
 80093d0:	60fb      	str	r3, [r7, #12]
 80093d2:	2300      	movs	r3, #0
 80093d4:	60bb      	str	r3, [r7, #8]
 80093d6:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 80093da:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80093de:	18c9      	adds	r1, r1, r3
 80093e0:	eb42 0204 	adc.w	r2, r2, r4
 80093e4:	460b      	mov	r3, r1
 80093e6:	4614      	mov	r4, r2
 80093e8:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	tmp_1 = ((tmp_1 * tmp_1 * (int64_t)CalibData[sensor].presureValue.dig_P3) >> 8) + ((tmp_1 * (int64_t)CalibData[sensor].presureValue.dig_P2) << 12);
 80093ec:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80093f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80093f4:	fb03 f102 	mul.w	r1, r3, r2
 80093f8:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80093fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009400:	fb03 f302 	mul.w	r3, r3, r2
 8009404:	4419      	add	r1, r3
 8009406:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800940a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800940e:	fba2 5603 	umull	r5, r6, r2, r3
 8009412:	198b      	adds	r3, r1, r6
 8009414:	461e      	mov	r6, r3
 8009416:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 800941a:	493b      	ldr	r1, [pc, #236]	; (8009508 <BME280_ReadPressure+0x288>)
 800941c:	4613      	mov	r3, r2
 800941e:	00db      	lsls	r3, r3, #3
 8009420:	4413      	add	r3, r2
 8009422:	009b      	lsls	r3, r3, #2
 8009424:	440b      	add	r3, r1
 8009426:	330a      	adds	r3, #10
 8009428:	f9b3 3000 	ldrsh.w	r3, [r3]
 800942c:	b21b      	sxth	r3, r3
 800942e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009432:	fb03 f106 	mul.w	r1, r3, r6
 8009436:	fb05 f204 	mul.w	r2, r5, r4
 800943a:	440a      	add	r2, r1
 800943c:	fba5 3403 	umull	r3, r4, r5, r3
 8009440:	4422      	add	r2, r4
 8009442:	4614      	mov	r4, r2
 8009444:	0a1a      	lsrs	r2, r3, #8
 8009446:	66ba      	str	r2, [r7, #104]	; 0x68
 8009448:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800944a:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 800944e:	66ba      	str	r2, [r7, #104]	; 0x68
 8009450:	1223      	asrs	r3, r4, #8
 8009452:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009454:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 8009458:	492b      	ldr	r1, [pc, #172]	; (8009508 <BME280_ReadPressure+0x288>)
 800945a:	4613      	mov	r3, r2
 800945c:	00db      	lsls	r3, r3, #3
 800945e:	4413      	add	r3, r2
 8009460:	009b      	lsls	r3, r3, #2
 8009462:	440b      	add	r3, r1
 8009464:	3308      	adds	r3, #8
 8009466:	f9b3 3000 	ldrsh.w	r3, [r3]
 800946a:	b21b      	sxth	r3, r3
 800946c:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009470:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8009474:	fb04 f102 	mul.w	r1, r4, r2
 8009478:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800947c:	fb03 f202 	mul.w	r2, r3, r2
 8009480:	4411      	add	r1, r2
 8009482:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8009486:	fba2 3403 	umull	r3, r4, r2, r3
 800948a:	190a      	adds	r2, r1, r4
 800948c:	4614      	mov	r4, r2
 800948e:	ea4f 3b04 	mov.w	fp, r4, lsl #12
 8009492:	ea4b 5b13 	orr.w	fp, fp, r3, lsr #20
 8009496:	ea4f 3a03 	mov.w	sl, r3, lsl #12
 800949a:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 800949e:	eb13 030a 	adds.w	r3, r3, sl
 80094a2:	eb44 040b 	adc.w	r4, r4, fp
 80094a6:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
	tmp_1 = (((((int64_t)1) << 47) + tmp_1)) * ((int64_t)CalibData[sensor].presureValue.dig_P1) >> 33;
 80094aa:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 80094ae:	1c1d      	adds	r5, r3, #0
 80094b0:	f544 4600 	adc.w	r6, r4, #32768	; 0x8000
 80094b4:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 80094b8:	4913      	ldr	r1, [pc, #76]	; (8009508 <BME280_ReadPressure+0x288>)
 80094ba:	4613      	mov	r3, r2
 80094bc:	00db      	lsls	r3, r3, #3
 80094be:	4413      	add	r3, r2
 80094c0:	009b      	lsls	r3, r3, #2
 80094c2:	440b      	add	r3, r1
 80094c4:	3306      	adds	r3, #6
 80094c6:	881b      	ldrh	r3, [r3, #0]
 80094c8:	b29b      	uxth	r3, r3
 80094ca:	f04f 0400 	mov.w	r4, #0
 80094ce:	fb03 f106 	mul.w	r1, r3, r6
 80094d2:	fb05 f204 	mul.w	r2, r5, r4
 80094d6:	440a      	add	r2, r1
 80094d8:	fba5 3403 	umull	r3, r4, r5, r3
 80094dc:	4422      	add	r2, r4
 80094de:	4614      	mov	r4, r2
 80094e0:	1062      	asrs	r2, r4, #1
 80094e2:	603a      	str	r2, [r7, #0]
 80094e4:	17e3      	asrs	r3, r4, #31
 80094e6:	607b      	str	r3, [r7, #4]
 80094e8:	e897 0018 	ldmia.w	r7, {r3, r4}
 80094ec:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88

	if (tmp_1 == 0) {
 80094f0:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 80094f4:	4323      	orrs	r3, r4
 80094f6:	d109      	bne.n	800950c <BME280_ReadPressure+0x28c>
		return 0;
 80094f8:	f04f 0300 	mov.w	r3, #0
 80094fc:	e13c      	b.n	8009778 <BME280_ReadPressure+0x4f8>
 80094fe:	bf00      	nop
 8009500:	477fff00 	.word	0x477fff00
 8009504:	20001378 	.word	0x20001378
 8009508:	2000172c 	.word	0x2000172c
	}

	presureInt = 1048576 - presureRaw;
 800950c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800950e:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8009512:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009516:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
	presureInt = (((presureInt << 31) - tmp_2) * 3125) / tmp_1;
 800951a:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 800951e:	07e2      	lsls	r2, r4, #31
 8009520:	667a      	str	r2, [r7, #100]	; 0x64
 8009522:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009524:	ea42 0253 	orr.w	r2, r2, r3, lsr #1
 8009528:	667a      	str	r2, [r7, #100]	; 0x64
 800952a:	07db      	lsls	r3, r3, #31
 800952c:	663b      	str	r3, [r7, #96]	; 0x60
 800952e:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 8009532:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8009536:	1ac9      	subs	r1, r1, r3
 8009538:	eb62 0204 	sbc.w	r2, r2, r4
 800953c:	460b      	mov	r3, r1
 800953e:	4614      	mov	r4, r2
 8009540:	18db      	adds	r3, r3, r3
 8009542:	eb44 0404 	adc.w	r4, r4, r4
 8009546:	185b      	adds	r3, r3, r1
 8009548:	eb44 0402 	adc.w	r4, r4, r2
 800954c:	01a0      	lsls	r0, r4, #6
 800954e:	6378      	str	r0, [r7, #52]	; 0x34
 8009550:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8009552:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 8009556:	6378      	str	r0, [r7, #52]	; 0x34
 8009558:	0198      	lsls	r0, r3, #6
 800955a:	6338      	str	r0, [r7, #48]	; 0x30
 800955c:	e9d7 560c 	ldrd	r5, r6, [r7, #48]	; 0x30
 8009560:	18ed      	adds	r5, r5, r3
 8009562:	eb46 0604 	adc.w	r6, r6, r4
 8009566:	462b      	mov	r3, r5
 8009568:	4634      	mov	r4, r6
 800956a:	00a0      	lsls	r0, r4, #2
 800956c:	62f8      	str	r0, [r7, #44]	; 0x2c
 800956e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009570:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 8009574:	62f8      	str	r0, [r7, #44]	; 0x2c
 8009576:	009b      	lsls	r3, r3, #2
 8009578:	62bb      	str	r3, [r7, #40]	; 0x28
 800957a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800957e:	185b      	adds	r3, r3, r1
 8009580:	eb44 0402 	adc.w	r4, r4, r2
 8009584:	00a0      	lsls	r0, r4, #2
 8009586:	6278      	str	r0, [r7, #36]	; 0x24
 8009588:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800958a:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 800958e:	6278      	str	r0, [r7, #36]	; 0x24
 8009590:	009b      	lsls	r3, r3, #2
 8009592:	623b      	str	r3, [r7, #32]
 8009594:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8009598:	185d      	adds	r5, r3, r1
 800959a:	eb44 0602 	adc.w	r6, r4, r2
 800959e:	4628      	mov	r0, r5
 80095a0:	4631      	mov	r1, r6
 80095a2:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80095a6:	f7f7 fafb 	bl	8000ba0 <__aeabi_ldivmod>
 80095aa:	4603      	mov	r3, r0
 80095ac:	460c      	mov	r4, r1
 80095ae:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98

	tmp_1 = (((int64_t)CalibData[sensor].presureValue.dig_P9) * (presureInt >> 13) * (presureInt >> 13)) >> 25;
 80095b2:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 80095b6:	4974      	ldr	r1, [pc, #464]	; (8009788 <BME280_ReadPressure+0x508>)
 80095b8:	4613      	mov	r3, r2
 80095ba:	00db      	lsls	r3, r3, #3
 80095bc:	4413      	add	r3, r2
 80095be:	009b      	lsls	r3, r3, #2
 80095c0:	440b      	add	r3, r1
 80095c2:	3316      	adds	r3, #22
 80095c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80095c8:	b219      	sxth	r1, r3
 80095ca:	ea4f 72e1 	mov.w	r2, r1, asr #31
 80095ce:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 80095d2:	0b58      	lsrs	r0, r3, #13
 80095d4:	65b8      	str	r0, [r7, #88]	; 0x58
 80095d6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80095d8:	ea40 40c4 	orr.w	r0, r0, r4, lsl #19
 80095dc:	65b8      	str	r0, [r7, #88]	; 0x58
 80095de:	1363      	asrs	r3, r4, #13
 80095e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80095e2:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 80095e6:	4623      	mov	r3, r4
 80095e8:	fb03 f002 	mul.w	r0, r3, r2
 80095ec:	462b      	mov	r3, r5
 80095ee:	fb01 f303 	mul.w	r3, r1, r3
 80095f2:	4403      	add	r3, r0
 80095f4:	4620      	mov	r0, r4
 80095f6:	fba1 0100 	umull	r0, r1, r1, r0
 80095fa:	440b      	add	r3, r1
 80095fc:	4619      	mov	r1, r3
 80095fe:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8009602:	0b5a      	lsrs	r2, r3, #13
 8009604:	653a      	str	r2, [r7, #80]	; 0x50
 8009606:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009608:	ea42 42c4 	orr.w	r2, r2, r4, lsl #19
 800960c:	653a      	str	r2, [r7, #80]	; 0x50
 800960e:	1363      	asrs	r3, r4, #13
 8009610:	657b      	str	r3, [r7, #84]	; 0x54
 8009612:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8009616:	4623      	mov	r3, r4
 8009618:	fb03 f201 	mul.w	r2, r3, r1
 800961c:	462b      	mov	r3, r5
 800961e:	fb00 f303 	mul.w	r3, r0, r3
 8009622:	441a      	add	r2, r3
 8009624:	4623      	mov	r3, r4
 8009626:	fba0 3403 	umull	r3, r4, r0, r3
 800962a:	4422      	add	r2, r4
 800962c:	4614      	mov	r4, r2
 800962e:	0e5a      	lsrs	r2, r3, #25
 8009630:	61ba      	str	r2, [r7, #24]
 8009632:	69ba      	ldr	r2, [r7, #24]
 8009634:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 8009638:	61ba      	str	r2, [r7, #24]
 800963a:	1663      	asrs	r3, r4, #25
 800963c:	61fb      	str	r3, [r7, #28]
 800963e:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8009642:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
	tmp_2 = (((int64_t)CalibData[sensor].presureValue.dig_P8) * presureInt) >> 19;
 8009646:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 800964a:	494f      	ldr	r1, [pc, #316]	; (8009788 <BME280_ReadPressure+0x508>)
 800964c:	4613      	mov	r3, r2
 800964e:	00db      	lsls	r3, r3, #3
 8009650:	4413      	add	r3, r2
 8009652:	009b      	lsls	r3, r3, #2
 8009654:	440b      	add	r3, r1
 8009656:	3314      	adds	r3, #20
 8009658:	f9b3 3000 	ldrsh.w	r3, [r3]
 800965c:	b21b      	sxth	r3, r3
 800965e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009662:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8009666:	fb04 f102 	mul.w	r1, r4, r2
 800966a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800966e:	fb03 f202 	mul.w	r2, r3, r2
 8009672:	440a      	add	r2, r1
 8009674:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8009678:	fba1 3403 	umull	r3, r4, r1, r3
 800967c:	4422      	add	r2, r4
 800967e:	4614      	mov	r4, r2
 8009680:	0cda      	lsrs	r2, r3, #19
 8009682:	613a      	str	r2, [r7, #16]
 8009684:	693a      	ldr	r2, [r7, #16]
 8009686:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 800968a:	613a      	str	r2, [r7, #16]
 800968c:	14e3      	asrs	r3, r4, #19
 800968e:	617b      	str	r3, [r7, #20]
 8009690:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8009694:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80

	presureInt = ((presureInt + tmp_1 + tmp_2) >> 8) + ((int64_t)CalibData[sensor].presureValue.dig_P7 << 4);
 8009698:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800969c:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 80096a0:	18c9      	adds	r1, r1, r3
 80096a2:	eb42 0204 	adc.w	r2, r2, r4
 80096a6:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 80096aa:	185b      	adds	r3, r3, r1
 80096ac:	eb44 0402 	adc.w	r4, r4, r2
 80096b0:	0a1a      	lsrs	r2, r3, #8
 80096b2:	64ba      	str	r2, [r7, #72]	; 0x48
 80096b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80096b6:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 80096ba:	64ba      	str	r2, [r7, #72]	; 0x48
 80096bc:	1223      	asrs	r3, r4, #8
 80096be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80096c0:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 80096c4:	4930      	ldr	r1, [pc, #192]	; (8009788 <BME280_ReadPressure+0x508>)
 80096c6:	4613      	mov	r3, r2
 80096c8:	00db      	lsls	r3, r3, #3
 80096ca:	4413      	add	r3, r2
 80096cc:	009b      	lsls	r3, r3, #2
 80096ce:	440b      	add	r3, r1
 80096d0:	3312      	adds	r3, #18
 80096d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80096d6:	b21b      	sxth	r3, r3
 80096d8:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80096dc:	0122      	lsls	r2, r4, #4
 80096de:	647a      	str	r2, [r7, #68]	; 0x44
 80096e0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80096e2:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 80096e6:	647a      	str	r2, [r7, #68]	; 0x44
 80096e8:	011b      	lsls	r3, r3, #4
 80096ea:	643b      	str	r3, [r7, #64]	; 0x40
 80096ec:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 80096f0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 80096f4:	185b      	adds	r3, r3, r1
 80096f6:	eb44 0402 	adc.w	r4, r4, r2
 80096fa:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98

	presUint = ((presureInt >> 8) * 1000) + (((presureInt & 0xff) * 390625) / 100000);
 80096fe:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8009702:	0a1a      	lsrs	r2, r3, #8
 8009704:	63ba      	str	r2, [r7, #56]	; 0x38
 8009706:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009708:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 800970c:	63ba      	str	r2, [r7, #56]	; 0x38
 800970e:	1223      	asrs	r3, r4, #8
 8009710:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009712:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009714:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009718:	fb03 f502 	mul.w	r5, r3, r2
 800971c:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8009720:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8009724:	f04f 0200 	mov.w	r2, #0
 8009728:	ea03 0301 	and.w	r3, r3, r1
 800972c:	ea04 0402 	and.w	r4, r4, r2
 8009730:	4a16      	ldr	r2, [pc, #88]	; (800978c <BME280_ReadPressure+0x50c>)
 8009732:	fb02 f104 	mul.w	r1, r2, r4
 8009736:	2200      	movs	r2, #0
 8009738:	fb02 f203 	mul.w	r2, r2, r3
 800973c:	440a      	add	r2, r1
 800973e:	4913      	ldr	r1, [pc, #76]	; (800978c <BME280_ReadPressure+0x50c>)
 8009740:	fba3 0101 	umull	r0, r1, r3, r1
 8009744:	1853      	adds	r3, r2, r1
 8009746:	4619      	mov	r1, r3
 8009748:	4a11      	ldr	r2, [pc, #68]	; (8009790 <BME280_ReadPressure+0x510>)
 800974a:	f04f 0300 	mov.w	r3, #0
 800974e:	f7f7 fa27 	bl	8000ba0 <__aeabi_ldivmod>
 8009752:	4603      	mov	r3, r0
 8009754:	460c      	mov	r4, r1
 8009756:	442b      	add	r3, r5
 8009758:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	//presUint = (uint32_t)(presureInt);
	pressFloat = presUint / 100.0f;
 800975c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009760:	ee07 3a90 	vmov	s15, r3
 8009764:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009768:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8009794 <BME280_ReadPressure+0x514>
 800976c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009770:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4

	return pressFloat;
 8009774:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009778:	ee07 3a90 	vmov	s15, r3
}
 800977c:	eeb0 0a67 	vmov.f32	s0, s15
 8009780:	37ac      	adds	r7, #172	; 0xac
 8009782:	46bd      	mov	sp, r7
 8009784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009788:	2000172c 	.word	0x2000172c
 800978c:	0005f5e1 	.word	0x0005f5e1
 8009790:	000186a0 	.word	0x000186a0
 8009794:	42c80000 	.word	0x42c80000

08009798 <BME280_ReadHumidity>:


float BME280_ReadHumidity(uint8_t sensor)
{
 8009798:	b590      	push	{r4, r7, lr}
 800979a:	b087      	sub	sp, #28
 800979c:	af00      	add	r7, sp, #0
 800979e:	4603      	mov	r3, r0
 80097a0:	71fb      	strb	r3, [r7, #7]
	float humidConverted = 0.0f;
 80097a2:	f04f 0300 	mov.w	r3, #0
 80097a6:	617b      	str	r3, [r7, #20]
	int16_t humidRawValue = 0;
 80097a8:	2300      	movs	r3, #0
 80097aa:	817b      	strh	r3, [r7, #10]
	int32_t humidRaw32 = 0;
 80097ac:	2300      	movs	r3, #0
 80097ae:	613b      	str	r3, [r7, #16]
	int32_t tmpValue = 0;
 80097b0:	2300      	movs	r3, #0
 80097b2:	60fb      	str	r3, [r7, #12]

	//BME280_ReadTemperature(sensor);
	bme280_ReadSignedData16_Convert(BME280_REGISTER_HUMIDDATA, &humidRawValue);
 80097b4:	f107 030a 	add.w	r3, r7, #10
 80097b8:	4619      	mov	r1, r3
 80097ba:	20fd      	movs	r0, #253	; 0xfd
 80097bc:	f000 f901 	bl	80099c2 <bme280_ReadSignedData16_Convert>
	if(humidRawValue == 0x8000)
	{
		return 0xFFFF;
	}

	humidRaw32 = ((int32_t)humidRawValue)&0x0000FFFF;
 80097c0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80097c4:	b29b      	uxth	r3, r3
 80097c6:	613b      	str	r3, [r7, #16]

	tmpValue = (tFineValue[sensor] - ((int32_t)76800));
 80097c8:	79fb      	ldrb	r3, [r7, #7]
 80097ca:	4a4a      	ldr	r2, [pc, #296]	; (80098f4 <BME280_ReadHumidity+0x15c>)
 80097cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80097d0:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 80097d4:	60fb      	str	r3, [r7, #12]
	tmpValue = (((((humidRaw32 << 14) - (((int32_t)CalibData[sensor].humidValue.dig_H4) << 20) -
 80097d6:	693b      	ldr	r3, [r7, #16]
 80097d8:	0399      	lsls	r1, r3, #14
 80097da:	79fa      	ldrb	r2, [r7, #7]
 80097dc:	4846      	ldr	r0, [pc, #280]	; (80098f8 <BME280_ReadHumidity+0x160>)
 80097de:	4613      	mov	r3, r2
 80097e0:	00db      	lsls	r3, r3, #3
 80097e2:	4413      	add	r3, r2
 80097e4:	009b      	lsls	r3, r3, #2
 80097e6:	4403      	add	r3, r0
 80097e8:	331e      	adds	r3, #30
 80097ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80097ee:	051b      	lsls	r3, r3, #20
 80097f0:	1ac9      	subs	r1, r1, r3
		(((int32_t)CalibData[sensor].humidValue.dig_H5) * tmpValue)) + ((int32_t)16384)) >> 15) *
 80097f2:	79fa      	ldrb	r2, [r7, #7]
 80097f4:	4840      	ldr	r0, [pc, #256]	; (80098f8 <BME280_ReadHumidity+0x160>)
 80097f6:	4613      	mov	r3, r2
 80097f8:	00db      	lsls	r3, r3, #3
 80097fa:	4413      	add	r3, r2
 80097fc:	009b      	lsls	r3, r3, #2
 80097fe:	4403      	add	r3, r0
 8009800:	3320      	adds	r3, #32
 8009802:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009806:	461a      	mov	r2, r3
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	fb03 f302 	mul.w	r3, r3, r2
	tmpValue = (((((humidRaw32 << 14) - (((int32_t)CalibData[sensor].humidValue.dig_H4) << 20) -
 800980e:	1acb      	subs	r3, r1, r3
		(((int32_t)CalibData[sensor].humidValue.dig_H5) * tmpValue)) + ((int32_t)16384)) >> 15) *
 8009810:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8009814:	13d9      	asrs	r1, r3, #15
		(((((((tmpValue * ((int32_t)CalibData[sensor].humidValue.dig_H6)) >> 10) *
 8009816:	79fa      	ldrb	r2, [r7, #7]
 8009818:	4837      	ldr	r0, [pc, #220]	; (80098f8 <BME280_ReadHumidity+0x160>)
 800981a:	4613      	mov	r3, r2
 800981c:	00db      	lsls	r3, r3, #3
 800981e:	4413      	add	r3, r2
 8009820:	009b      	lsls	r3, r3, #2
 8009822:	4403      	add	r3, r0
 8009824:	3322      	adds	r3, #34	; 0x22
 8009826:	f993 3000 	ldrsb.w	r3, [r3]
 800982a:	461a      	mov	r2, r3
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	fb03 f302 	mul.w	r3, r3, r2
 8009832:	1298      	asrs	r0, r3, #10
		(((tmpValue * ((int32_t)CalibData[sensor].humidValue.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) +
 8009834:	79fa      	ldrb	r2, [r7, #7]
 8009836:	4c30      	ldr	r4, [pc, #192]	; (80098f8 <BME280_ReadHumidity+0x160>)
 8009838:	4613      	mov	r3, r2
 800983a:	00db      	lsls	r3, r3, #3
 800983c:	4413      	add	r3, r2
 800983e:	009b      	lsls	r3, r3, #2
 8009840:	4423      	add	r3, r4
 8009842:	331c      	adds	r3, #28
 8009844:	781b      	ldrb	r3, [r3, #0]
 8009846:	461a      	mov	r2, r3
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	fb03 f302 	mul.w	r3, r3, r2
 800984e:	12db      	asrs	r3, r3, #11
 8009850:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
		(((((((tmpValue * ((int32_t)CalibData[sensor].humidValue.dig_H6)) >> 10) *
 8009854:	fb03 f300 	mul.w	r3, r3, r0
		(((tmpValue * ((int32_t)CalibData[sensor].humidValue.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) +
 8009858:	129b      	asrs	r3, r3, #10
 800985a:	f503 1000 	add.w	r0, r3, #2097152	; 0x200000
		((int32_t)2097152)) * ((int32_t)CalibData[sensor].humidValue.dig_H2) + 8192) >> 14));
 800985e:	79fa      	ldrb	r2, [r7, #7]
 8009860:	4c25      	ldr	r4, [pc, #148]	; (80098f8 <BME280_ReadHumidity+0x160>)
 8009862:	4613      	mov	r3, r2
 8009864:	00db      	lsls	r3, r3, #3
 8009866:	4413      	add	r3, r2
 8009868:	009b      	lsls	r3, r3, #2
 800986a:	4423      	add	r3, r4
 800986c:	331a      	adds	r3, #26
 800986e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009872:	fb03 f300 	mul.w	r3, r3, r0
 8009876:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800987a:	139b      	asrs	r3, r3, #14
	tmpValue = (((((humidRaw32 << 14) - (((int32_t)CalibData[sensor].humidValue.dig_H4) << 20) -
 800987c:	fb03 f301 	mul.w	r3, r3, r1
 8009880:	60fb      	str	r3, [r7, #12]

	tmpValue = (tmpValue - (((((tmpValue >> 15) * (tmpValue >> 15)) >> 7) *
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	13db      	asrs	r3, r3, #15
 8009886:	68fa      	ldr	r2, [r7, #12]
 8009888:	13d2      	asrs	r2, r2, #15
 800988a:	fb02 f303 	mul.w	r3, r2, r3
 800988e:	11d9      	asrs	r1, r3, #7
		((int32_t)CalibData[sensor].humidValue.dig_H1)) >> 4));
 8009890:	79fa      	ldrb	r2, [r7, #7]
 8009892:	4819      	ldr	r0, [pc, #100]	; (80098f8 <BME280_ReadHumidity+0x160>)
 8009894:	4613      	mov	r3, r2
 8009896:	00db      	lsls	r3, r3, #3
 8009898:	4413      	add	r3, r2
 800989a:	009b      	lsls	r3, r3, #2
 800989c:	4403      	add	r3, r0
 800989e:	3318      	adds	r3, #24
 80098a0:	781b      	ldrb	r3, [r3, #0]
	tmpValue = (tmpValue - (((((tmpValue >> 15) * (tmpValue >> 15)) >> 7) *
 80098a2:	fb03 f301 	mul.w	r3, r3, r1
		((int32_t)CalibData[sensor].humidValue.dig_H1)) >> 4));
 80098a6:	111b      	asrs	r3, r3, #4
	tmpValue = (tmpValue - (((((tmpValue >> 15) * (tmpValue >> 15)) >> 7) *
 80098a8:	68fa      	ldr	r2, [r7, #12]
 80098aa:	1ad3      	subs	r3, r2, r3
 80098ac:	60fb      	str	r3, [r7, #12]
	tmpValue = (tmpValue < 0) ? 0 : tmpValue;
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80098b4:	60fb      	str	r3, [r7, #12]
	tmpValue = (tmpValue > 419430400) ? 419430400 : tmpValue;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 80098bc:	bfa8      	it	ge
 80098be:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 80098c2:	60fb      	str	r3, [r7, #12]

	humidConverted = (tmpValue>>12);
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	131b      	asrs	r3, r3, #12
 80098c8:	ee07 3a90 	vmov	s15, r3
 80098cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80098d0:	edc7 7a05 	vstr	s15, [r7, #20]
	humidConverted /= 1024.0f;
 80098d4:	ed97 7a05 	vldr	s14, [r7, #20]
 80098d8:	eddf 6a08 	vldr	s13, [pc, #32]	; 80098fc <BME280_ReadHumidity+0x164>
 80098dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80098e0:	edc7 7a05 	vstr	s15, [r7, #20]

	return humidConverted;
 80098e4:	697b      	ldr	r3, [r7, #20]
 80098e6:	ee07 3a90 	vmov	s15, r3
}
 80098ea:	eeb0 0a67 	vmov.f32	s0, s15
 80098ee:	371c      	adds	r7, #28
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bd90      	pop	{r4, r7, pc}
 80098f4:	20001378 	.word	0x20001378
 80098f8:	2000172c 	.word	0x2000172c
 80098fc:	44800000 	.word	0x44800000

08009900 <bme280_WriteReg>:
	return altitude;
}

//Communication with BME280
static void bme280_WriteReg(uint8_t readRegister, uint8_t valueToWrite)
{
 8009900:	b580      	push	{r7, lr}
 8009902:	b082      	sub	sp, #8
 8009904:	af00      	add	r7, sp, #0
 8009906:	4603      	mov	r3, r0
 8009908:	460a      	mov	r2, r1
 800990a:	71fb      	strb	r3, [r7, #7]
 800990c:	4613      	mov	r3, r2
 800990e:	71bb      	strb	r3, [r7, #6]
#ifdef SPI
	SPIx_WriteData(readRegister, valueToWrite);
 8009910:	79ba      	ldrb	r2, [r7, #6]
 8009912:	79fb      	ldrb	r3, [r7, #7]
 8009914:	4611      	mov	r1, r2
 8009916:	4618      	mov	r0, r3
 8009918:	f7ff f9a6 	bl	8008c68 <SPIx_WriteData>
#elif I2C
	I2Cx_WriteData(BME280_ADDRESS, readRegister, valueToWrite);
#endif

}
 800991c:	bf00      	nop
 800991e:	3708      	adds	r7, #8
 8009920:	46bd      	mov	sp, r7
 8009922:	bd80      	pop	{r7, pc}

08009924 <bme280_ReadReg>:
//------------------------------------------------
static uint8_t bme280_ReadReg(uint8_t readRegister)
{
 8009924:	b580      	push	{r7, lr}
 8009926:	b084      	sub	sp, #16
 8009928:	af00      	add	r7, sp, #0
 800992a:	4603      	mov	r3, r0
 800992c:	71fb      	strb	r3, [r7, #7]
#ifdef SPI
	uint8_t readedStatus = SPIx_ReadData(readRegister);
 800992e:	79fb      	ldrb	r3, [r7, #7]
 8009930:	4618      	mov	r0, r3
 8009932:	f7ff f9c3 	bl	8008cbc <SPIx_ReadData>
 8009936:	4603      	mov	r3, r0
 8009938:	73fb      	strb	r3, [r7, #15]
#elif I2C
	uint8_t readedStatus = I2Cx_ReadData(BME280_ADDRESS, readRegister);
#endif

  return readedStatus;
 800993a:	7bfb      	ldrb	r3, [r7, #15]
}
 800993c:	4618      	mov	r0, r3
 800993e:	3710      	adds	r7, #16
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}

08009944 <bme280_ReadRegPtr>:
//------------------------------------------------
static void bme280_ReadRegPtr(uint8_t readRegister, uint8_t *ptrReadedValue)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b082      	sub	sp, #8
 8009948:	af00      	add	r7, sp, #0
 800994a:	4603      	mov	r3, r0
 800994c:	6039      	str	r1, [r7, #0]
 800994e:	71fb      	strb	r3, [r7, #7]
#ifdef SPI
	 *(uint8_t *)ptrReadedValue = SPIx_ReadData(readRegister);
 8009950:	79fb      	ldrb	r3, [r7, #7]
 8009952:	4618      	mov	r0, r3
 8009954:	f7ff f9b2 	bl	8008cbc <SPIx_ReadData>
 8009958:	4603      	mov	r3, r0
 800995a:	461a      	mov	r2, r3
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	701a      	strb	r2, [r3, #0]
	 *(uint8_t *)ptrReadedValue = I2Cx_ReadData(BME280_ADDRESS, readRegister);
#endif



}
 8009960:	bf00      	nop
 8009962:	3708      	adds	r7, #8
 8009964:	46bd      	mov	sp, r7
 8009966:	bd80      	pop	{r7, pc}

08009968 <bme280_ReadStatus>:
//------------------------------------------------
static uint8_t bme280_ReadStatus(void)
{
 8009968:	b580      	push	{r7, lr}
 800996a:	b082      	sub	sp, #8
 800996c:	af00      	add	r7, sp, #0
  uint8_t res = bme280_ReadReg(BME280_REGISTER_STATUS) & 0x09;
 800996e:	20f3      	movs	r0, #243	; 0xf3
 8009970:	f7ff ffd8 	bl	8009924 <bme280_ReadReg>
 8009974:	4603      	mov	r3, r0
 8009976:	f003 0309 	and.w	r3, r3, #9
 800997a:	71fb      	strb	r3, [r7, #7]
  return res;
 800997c:	79fb      	ldrb	r3, [r7, #7]
}
 800997e:	4618      	mov	r0, r3
 8009980:	3708      	adds	r7, #8
 8009982:	46bd      	mov	sp, r7
 8009984:	bd80      	pop	{r7, pc}

08009986 <bme280_ReadData16>:
//------------------------------------------------
static void bme280_ReadData16(uint8_t readRegister, uint16_t *ptrReadedValue)
{
 8009986:	b580      	push	{r7, lr}
 8009988:	b082      	sub	sp, #8
 800998a:	af00      	add	r7, sp, #0
 800998c:	4603      	mov	r3, r0
 800998e:	6039      	str	r1, [r7, #0]
 8009990:	71fb      	strb	r3, [r7, #7]
#ifdef SPI
	SPIx_ReadData16(readRegister, ptrReadedValue);
 8009992:	79fb      	ldrb	r3, [r7, #7]
 8009994:	6839      	ldr	r1, [r7, #0]
 8009996:	4618      	mov	r0, r3
 8009998:	f7ff f9ba 	bl	8008d10 <SPIx_ReadData16>
#elif I2C
	 I2Cx_ReadData16(BME280_ADDRESS, readRegister, ptrReadedValue);
#endif

}
 800999c:	bf00      	nop
 800999e:	3708      	adds	r7, #8
 80099a0:	46bd      	mov	sp, r7
 80099a2:	bd80      	pop	{r7, pc}

080099a4 <bme280_ReadSignedData16>:
//------------------------------------------------
static void bme280_ReadSignedData16(uint8_t readRegister, int16_t *ptrReadedValue)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b082      	sub	sp, #8
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	4603      	mov	r3, r0
 80099ac:	6039      	str	r1, [r7, #0]
 80099ae:	71fb      	strb	r3, [r7, #7]
#ifdef SPI
	SPIx_ReadData16(readRegister, (uint16_t*)ptrReadedValue);
 80099b0:	79fb      	ldrb	r3, [r7, #7]
 80099b2:	6839      	ldr	r1, [r7, #0]
 80099b4:	4618      	mov	r0, r3
 80099b6:	f7ff f9ab 	bl	8008d10 <SPIx_ReadData16>
#elif I2C
	I2Cx_ReadData16(BME280_ADDRESS, readRegister, (uint16_t*)ptrReadedValue);
#endif

}
 80099ba:	bf00      	nop
 80099bc:	3708      	adds	r7, #8
 80099be:	46bd      	mov	sp, r7
 80099c0:	bd80      	pop	{r7, pc}

080099c2 <bme280_ReadSignedData16_Convert>:
//------------------------------------------------
static void bme280_ReadSignedData16_Convert(uint8_t readRegister, int16_t *ptrReadedValue)
{
 80099c2:	b580      	push	{r7, lr}
 80099c4:	b082      	sub	sp, #8
 80099c6:	af00      	add	r7, sp, #0
 80099c8:	4603      	mov	r3, r0
 80099ca:	6039      	str	r1, [r7, #0]
 80099cc:	71fb      	strb	r3, [r7, #7]
#ifdef SPI
	  SPIx_ReadData16(readRegister, (uint16_t*)ptrReadedValue);
 80099ce:	79fb      	ldrb	r3, [r7, #7]
 80099d0:	6839      	ldr	r1, [r7, #0]
 80099d2:	4618      	mov	r0, r3
 80099d4:	f7ff f99c 	bl	8008d10 <SPIx_ReadData16>
	  *(uint16_t *)ptrReadedValue = convert16BitData(*(uint16_t *)ptrReadedValue);
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	881b      	ldrh	r3, [r3, #0]
 80099dc:	4618      	mov	r0, r3
 80099de:	f7ff f889 	bl	8008af4 <convert16BitData>
 80099e2:	4603      	mov	r3, r0
 80099e4:	461a      	mov	r2, r3
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	801a      	strh	r2, [r3, #0]
	  I2Cx_ReadData16(BME280_ADDRESS, readRegister, (uint16_t*)ptrReadedValue);
	  *(uint16_t *)ptrReadedValue = convert16BitData(*(uint16_t *)ptrReadedValue);
#endif


}
 80099ea:	bf00      	nop
 80099ec:	3708      	adds	r7, #8
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}

080099f2 <bme280_ReadRegDataConvert24>:
//------------------------------------------------
static void bme280_ReadRegDataConvert24(uint8_t readRegister, uint32_t *ptrReadedValue)
{
 80099f2:	b580      	push	{r7, lr}
 80099f4:	b082      	sub	sp, #8
 80099f6:	af00      	add	r7, sp, #0
 80099f8:	4603      	mov	r3, r0
 80099fa:	6039      	str	r1, [r7, #0]
 80099fc:	71fb      	strb	r3, [r7, #7]
#ifdef SPI
	SPIx_ReadData24(readRegister, ptrReadedValue);
 80099fe:	79fb      	ldrb	r3, [r7, #7]
 8009a00:	6839      	ldr	r1, [r7, #0]
 8009a02:	4618      	mov	r0, r3
 8009a04:	f7ff f9be 	bl	8008d84 <SPIx_ReadData24>
	*(uint32_t *) ptrReadedValue = convert24BitData(*(uint32_t *) ptrReadedValue) & 0x00FFFFFF;
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	f7ff f886 	bl	8008b1e <convert24BitData>
 8009a12:	4603      	mov	r3, r0
 8009a14:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8009a18:	683b      	ldr	r3, [r7, #0]
 8009a1a:	601a      	str	r2, [r3, #0]
	I2Cx_ReadData24(BME280_ADDRESS, readRegister, ptrReadedValue);
	*(uint32_t *) ptrReadedValue = convert24BitData(*(uint32_t *) ptrReadedValue) & 0x00FFFFFF;
#endif


}
 8009a1c:	bf00      	nop
 8009a1e:	3708      	adds	r7, #8
 8009a20:	46bd      	mov	sp, r7
 8009a22:	bd80      	pop	{r7, pc}

08009a24 <bme280_ReadCoefficients_Temp>:
//------------------------------------------------
/*
 * @brief: read factory set coeficiency
 */
static void bme280_ReadCoefficients_Temp(uint8_t sensor)
{
 8009a24:	b580      	push	{r7, lr}
 8009a26:	b082      	sub	sp, #8
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	4603      	mov	r3, r0
 8009a2c:	71fb      	strb	r3, [r7, #7]
	bme280_ReadData16(BME280_REGISTER_DIG_T1, &CalibData[sensor].tempValue.dig_T1);
 8009a2e:	79fa      	ldrb	r2, [r7, #7]
 8009a30:	4613      	mov	r3, r2
 8009a32:	00db      	lsls	r3, r3, #3
 8009a34:	4413      	add	r3, r2
 8009a36:	009b      	lsls	r3, r3, #2
 8009a38:	4a10      	ldr	r2, [pc, #64]	; (8009a7c <bme280_ReadCoefficients_Temp+0x58>)
 8009a3a:	4413      	add	r3, r2
 8009a3c:	4619      	mov	r1, r3
 8009a3e:	2088      	movs	r0, #136	; 0x88
 8009a40:	f7ff ffa1 	bl	8009986 <bme280_ReadData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_T2, &CalibData[sensor].tempValue.dig_T2);
 8009a44:	79fa      	ldrb	r2, [r7, #7]
 8009a46:	4613      	mov	r3, r2
 8009a48:	00db      	lsls	r3, r3, #3
 8009a4a:	4413      	add	r3, r2
 8009a4c:	009b      	lsls	r3, r3, #2
 8009a4e:	4a0b      	ldr	r2, [pc, #44]	; (8009a7c <bme280_ReadCoefficients_Temp+0x58>)
 8009a50:	4413      	add	r3, r2
 8009a52:	3302      	adds	r3, #2
 8009a54:	4619      	mov	r1, r3
 8009a56:	208a      	movs	r0, #138	; 0x8a
 8009a58:	f7ff ffa4 	bl	80099a4 <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_T3, &CalibData[sensor].tempValue.dig_T3);
 8009a5c:	79fa      	ldrb	r2, [r7, #7]
 8009a5e:	4613      	mov	r3, r2
 8009a60:	00db      	lsls	r3, r3, #3
 8009a62:	4413      	add	r3, r2
 8009a64:	009b      	lsls	r3, r3, #2
 8009a66:	4a05      	ldr	r2, [pc, #20]	; (8009a7c <bme280_ReadCoefficients_Temp+0x58>)
 8009a68:	4413      	add	r3, r2
 8009a6a:	3304      	adds	r3, #4
 8009a6c:	4619      	mov	r1, r3
 8009a6e:	208c      	movs	r0, #140	; 0x8c
 8009a70:	f7ff ff98 	bl	80099a4 <bme280_ReadSignedData16>
}
 8009a74:	bf00      	nop
 8009a76:	3708      	adds	r7, #8
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	bd80      	pop	{r7, pc}
 8009a7c:	2000172c 	.word	0x2000172c

08009a80 <bme280_ReadCoefficients_Pres>:

static void bme280_ReadCoefficients_Pres(uint8_t sensor)
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b082      	sub	sp, #8
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	4603      	mov	r3, r0
 8009a88:	71fb      	strb	r3, [r7, #7]
	bme280_ReadData16(BME280_REGISTER_DIG_P1, &CalibData[sensor].presureValue.dig_P1);
 8009a8a:	79fa      	ldrb	r2, [r7, #7]
 8009a8c:	4613      	mov	r3, r2
 8009a8e:	00db      	lsls	r3, r3, #3
 8009a90:	4413      	add	r3, r2
 8009a92:	009b      	lsls	r3, r3, #2
 8009a94:	4a37      	ldr	r2, [pc, #220]	; (8009b74 <bme280_ReadCoefficients_Pres+0xf4>)
 8009a96:	4413      	add	r3, r2
 8009a98:	3306      	adds	r3, #6
 8009a9a:	4619      	mov	r1, r3
 8009a9c:	208e      	movs	r0, #142	; 0x8e
 8009a9e:	f7ff ff72 	bl	8009986 <bme280_ReadData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P2, &CalibData[sensor].presureValue.dig_P2);
 8009aa2:	79fa      	ldrb	r2, [r7, #7]
 8009aa4:	4613      	mov	r3, r2
 8009aa6:	00db      	lsls	r3, r3, #3
 8009aa8:	4413      	add	r3, r2
 8009aaa:	009b      	lsls	r3, r3, #2
 8009aac:	4a31      	ldr	r2, [pc, #196]	; (8009b74 <bme280_ReadCoefficients_Pres+0xf4>)
 8009aae:	4413      	add	r3, r2
 8009ab0:	3308      	adds	r3, #8
 8009ab2:	4619      	mov	r1, r3
 8009ab4:	2090      	movs	r0, #144	; 0x90
 8009ab6:	f7ff ff75 	bl	80099a4 <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P3, &CalibData[sensor].presureValue.dig_P3);
 8009aba:	79fa      	ldrb	r2, [r7, #7]
 8009abc:	4613      	mov	r3, r2
 8009abe:	00db      	lsls	r3, r3, #3
 8009ac0:	4413      	add	r3, r2
 8009ac2:	009b      	lsls	r3, r3, #2
 8009ac4:	4a2b      	ldr	r2, [pc, #172]	; (8009b74 <bme280_ReadCoefficients_Pres+0xf4>)
 8009ac6:	4413      	add	r3, r2
 8009ac8:	330a      	adds	r3, #10
 8009aca:	4619      	mov	r1, r3
 8009acc:	2092      	movs	r0, #146	; 0x92
 8009ace:	f7ff ff69 	bl	80099a4 <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P4, &CalibData[sensor].presureValue.dig_P4);
 8009ad2:	79fa      	ldrb	r2, [r7, #7]
 8009ad4:	4613      	mov	r3, r2
 8009ad6:	00db      	lsls	r3, r3, #3
 8009ad8:	4413      	add	r3, r2
 8009ada:	009b      	lsls	r3, r3, #2
 8009adc:	4a25      	ldr	r2, [pc, #148]	; (8009b74 <bme280_ReadCoefficients_Pres+0xf4>)
 8009ade:	4413      	add	r3, r2
 8009ae0:	330c      	adds	r3, #12
 8009ae2:	4619      	mov	r1, r3
 8009ae4:	2094      	movs	r0, #148	; 0x94
 8009ae6:	f7ff ff5d 	bl	80099a4 <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P5, &CalibData[sensor].presureValue.dig_P5);
 8009aea:	79fa      	ldrb	r2, [r7, #7]
 8009aec:	4613      	mov	r3, r2
 8009aee:	00db      	lsls	r3, r3, #3
 8009af0:	4413      	add	r3, r2
 8009af2:	009b      	lsls	r3, r3, #2
 8009af4:	3308      	adds	r3, #8
 8009af6:	4a1f      	ldr	r2, [pc, #124]	; (8009b74 <bme280_ReadCoefficients_Pres+0xf4>)
 8009af8:	4413      	add	r3, r2
 8009afa:	3306      	adds	r3, #6
 8009afc:	4619      	mov	r1, r3
 8009afe:	2096      	movs	r0, #150	; 0x96
 8009b00:	f7ff ff50 	bl	80099a4 <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P6, &CalibData[sensor].presureValue.dig_P6);
 8009b04:	79fa      	ldrb	r2, [r7, #7]
 8009b06:	4613      	mov	r3, r2
 8009b08:	00db      	lsls	r3, r3, #3
 8009b0a:	4413      	add	r3, r2
 8009b0c:	009b      	lsls	r3, r3, #2
 8009b0e:	3308      	adds	r3, #8
 8009b10:	4a18      	ldr	r2, [pc, #96]	; (8009b74 <bme280_ReadCoefficients_Pres+0xf4>)
 8009b12:	4413      	add	r3, r2
 8009b14:	3308      	adds	r3, #8
 8009b16:	4619      	mov	r1, r3
 8009b18:	2098      	movs	r0, #152	; 0x98
 8009b1a:	f7ff ff43 	bl	80099a4 <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P7, &CalibData[sensor].presureValue.dig_P7);
 8009b1e:	79fa      	ldrb	r2, [r7, #7]
 8009b20:	4613      	mov	r3, r2
 8009b22:	00db      	lsls	r3, r3, #3
 8009b24:	4413      	add	r3, r2
 8009b26:	009b      	lsls	r3, r3, #2
 8009b28:	3308      	adds	r3, #8
 8009b2a:	4a12      	ldr	r2, [pc, #72]	; (8009b74 <bme280_ReadCoefficients_Pres+0xf4>)
 8009b2c:	4413      	add	r3, r2
 8009b2e:	330a      	adds	r3, #10
 8009b30:	4619      	mov	r1, r3
 8009b32:	209a      	movs	r0, #154	; 0x9a
 8009b34:	f7ff ff36 	bl	80099a4 <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P8, &CalibData[sensor].presureValue.dig_P8);
 8009b38:	79fa      	ldrb	r2, [r7, #7]
 8009b3a:	4613      	mov	r3, r2
 8009b3c:	00db      	lsls	r3, r3, #3
 8009b3e:	4413      	add	r3, r2
 8009b40:	009b      	lsls	r3, r3, #2
 8009b42:	3308      	adds	r3, #8
 8009b44:	4a0b      	ldr	r2, [pc, #44]	; (8009b74 <bme280_ReadCoefficients_Pres+0xf4>)
 8009b46:	4413      	add	r3, r2
 8009b48:	330c      	adds	r3, #12
 8009b4a:	4619      	mov	r1, r3
 8009b4c:	209c      	movs	r0, #156	; 0x9c
 8009b4e:	f7ff ff29 	bl	80099a4 <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P9, &CalibData[sensor].presureValue.dig_P9);
 8009b52:	79fa      	ldrb	r2, [r7, #7]
 8009b54:	4613      	mov	r3, r2
 8009b56:	00db      	lsls	r3, r3, #3
 8009b58:	4413      	add	r3, r2
 8009b5a:	009b      	lsls	r3, r3, #2
 8009b5c:	3310      	adds	r3, #16
 8009b5e:	4a05      	ldr	r2, [pc, #20]	; (8009b74 <bme280_ReadCoefficients_Pres+0xf4>)
 8009b60:	4413      	add	r3, r2
 8009b62:	3306      	adds	r3, #6
 8009b64:	4619      	mov	r1, r3
 8009b66:	209e      	movs	r0, #158	; 0x9e
 8009b68:	f7ff ff1c 	bl	80099a4 <bme280_ReadSignedData16>
}
 8009b6c:	bf00      	nop
 8009b6e:	3708      	adds	r7, #8
 8009b70:	46bd      	mov	sp, r7
 8009b72:	bd80      	pop	{r7, pc}
 8009b74:	2000172c 	.word	0x2000172c

08009b78 <bme280_ReadCoefficients_Hum>:

static void bme280_ReadCoefficients_Hum(uint8_t sensor)
{
 8009b78:	b5b0      	push	{r4, r5, r7, lr}
 8009b7a:	b082      	sub	sp, #8
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	4603      	mov	r3, r0
 8009b80:	71fb      	strb	r3, [r7, #7]
	bme280_ReadRegPtr(BME280_REGISTER_DIG_H1, &CalibData[sensor].humidValue.dig_H1);
 8009b82:	79fa      	ldrb	r2, [r7, #7]
 8009b84:	4613      	mov	r3, r2
 8009b86:	00db      	lsls	r3, r3, #3
 8009b88:	4413      	add	r3, r2
 8009b8a:	009b      	lsls	r3, r3, #2
 8009b8c:	3318      	adds	r3, #24
 8009b8e:	4a33      	ldr	r2, [pc, #204]	; (8009c5c <bme280_ReadCoefficients_Hum+0xe4>)
 8009b90:	4413      	add	r3, r2
 8009b92:	4619      	mov	r1, r3
 8009b94:	20a1      	movs	r0, #161	; 0xa1
 8009b96:	f7ff fed5 	bl	8009944 <bme280_ReadRegPtr>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_H2, &CalibData[sensor].humidValue.dig_H2);
 8009b9a:	79fa      	ldrb	r2, [r7, #7]
 8009b9c:	4613      	mov	r3, r2
 8009b9e:	00db      	lsls	r3, r3, #3
 8009ba0:	4413      	add	r3, r2
 8009ba2:	009b      	lsls	r3, r3, #2
 8009ba4:	3318      	adds	r3, #24
 8009ba6:	4a2d      	ldr	r2, [pc, #180]	; (8009c5c <bme280_ReadCoefficients_Hum+0xe4>)
 8009ba8:	4413      	add	r3, r2
 8009baa:	3302      	adds	r3, #2
 8009bac:	4619      	mov	r1, r3
 8009bae:	20e1      	movs	r0, #225	; 0xe1
 8009bb0:	f7ff fef8 	bl	80099a4 <bme280_ReadSignedData16>
	bme280_ReadRegPtr(BME280_REGISTER_DIG_H3, &CalibData[sensor].humidValue.dig_H3);
 8009bb4:	79fa      	ldrb	r2, [r7, #7]
 8009bb6:	4613      	mov	r3, r2
 8009bb8:	00db      	lsls	r3, r3, #3
 8009bba:	4413      	add	r3, r2
 8009bbc:	009b      	lsls	r3, r3, #2
 8009bbe:	3318      	adds	r3, #24
 8009bc0:	4a26      	ldr	r2, [pc, #152]	; (8009c5c <bme280_ReadCoefficients_Hum+0xe4>)
 8009bc2:	4413      	add	r3, r2
 8009bc4:	3304      	adds	r3, #4
 8009bc6:	4619      	mov	r1, r3
 8009bc8:	20e3      	movs	r0, #227	; 0xe3
 8009bca:	f7ff febb 	bl	8009944 <bme280_ReadRegPtr>

	CalibData[sensor].humidValue.dig_H4 = (bme280_ReadReg(BME280_REGISTER_DIG_H4) << 4) | (bme280_ReadReg(BME280_REGISTER_DIG_H4+1) & 0xF);
 8009bce:	79fc      	ldrb	r4, [r7, #7]
 8009bd0:	20e4      	movs	r0, #228	; 0xe4
 8009bd2:	f7ff fea7 	bl	8009924 <bme280_ReadReg>
 8009bd6:	4603      	mov	r3, r0
 8009bd8:	011b      	lsls	r3, r3, #4
 8009bda:	b21d      	sxth	r5, r3
 8009bdc:	20e5      	movs	r0, #229	; 0xe5
 8009bde:	f7ff fea1 	bl	8009924 <bme280_ReadReg>
 8009be2:	4603      	mov	r3, r0
 8009be4:	b21b      	sxth	r3, r3
 8009be6:	f003 030f 	and.w	r3, r3, #15
 8009bea:	b21b      	sxth	r3, r3
 8009bec:	432b      	orrs	r3, r5
 8009bee:	b219      	sxth	r1, r3
 8009bf0:	4a1a      	ldr	r2, [pc, #104]	; (8009c5c <bme280_ReadCoefficients_Hum+0xe4>)
 8009bf2:	4623      	mov	r3, r4
 8009bf4:	00db      	lsls	r3, r3, #3
 8009bf6:	4423      	add	r3, r4
 8009bf8:	009b      	lsls	r3, r3, #2
 8009bfa:	4413      	add	r3, r2
 8009bfc:	331e      	adds	r3, #30
 8009bfe:	460a      	mov	r2, r1
 8009c00:	801a      	strh	r2, [r3, #0]
	CalibData[sensor].humidValue.dig_H5 = (bme280_ReadReg(BME280_REGISTER_DIG_H5+1) << 4) | (bme280_ReadReg(BME280_REGISTER_DIG_H5) >> 4);
 8009c02:	79fc      	ldrb	r4, [r7, #7]
 8009c04:	20e6      	movs	r0, #230	; 0xe6
 8009c06:	f7ff fe8d 	bl	8009924 <bme280_ReadReg>
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	011b      	lsls	r3, r3, #4
 8009c0e:	b21d      	sxth	r5, r3
 8009c10:	20e5      	movs	r0, #229	; 0xe5
 8009c12:	f7ff fe87 	bl	8009924 <bme280_ReadReg>
 8009c16:	4603      	mov	r3, r0
 8009c18:	091b      	lsrs	r3, r3, #4
 8009c1a:	b2db      	uxtb	r3, r3
 8009c1c:	b21b      	sxth	r3, r3
 8009c1e:	432b      	orrs	r3, r5
 8009c20:	b219      	sxth	r1, r3
 8009c22:	4a0e      	ldr	r2, [pc, #56]	; (8009c5c <bme280_ReadCoefficients_Hum+0xe4>)
 8009c24:	4623      	mov	r3, r4
 8009c26:	00db      	lsls	r3, r3, #3
 8009c28:	4423      	add	r3, r4
 8009c2a:	009b      	lsls	r3, r3, #2
 8009c2c:	4413      	add	r3, r2
 8009c2e:	3320      	adds	r3, #32
 8009c30:	460a      	mov	r2, r1
 8009c32:	801a      	strh	r2, [r3, #0]
	CalibData[sensor].humidValue.dig_H6 = (int8_t)bme280_ReadReg(BME280_REGISTER_DIG_H6);
 8009c34:	79fc      	ldrb	r4, [r7, #7]
 8009c36:	20e7      	movs	r0, #231	; 0xe7
 8009c38:	f7ff fe74 	bl	8009924 <bme280_ReadReg>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	b259      	sxtb	r1, r3
 8009c40:	4a06      	ldr	r2, [pc, #24]	; (8009c5c <bme280_ReadCoefficients_Hum+0xe4>)
 8009c42:	4623      	mov	r3, r4
 8009c44:	00db      	lsls	r3, r3, #3
 8009c46:	4423      	add	r3, r4
 8009c48:	009b      	lsls	r3, r3, #2
 8009c4a:	4413      	add	r3, r2
 8009c4c:	3322      	adds	r3, #34	; 0x22
 8009c4e:	460a      	mov	r2, r1
 8009c50:	701a      	strb	r2, [r3, #0]
}
 8009c52:	bf00      	nop
 8009c54:	3708      	adds	r7, #8
 8009c56:	46bd      	mov	sp, r7
 8009c58:	bdb0      	pop	{r4, r5, r7, pc}
 8009c5a:	bf00      	nop
 8009c5c:	2000172c 	.word	0x2000172c

08009c60 <bme280_ReadCoefficients>:

static void bme280_ReadCoefficients(uint8_t sensor)
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b082      	sub	sp, #8
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	4603      	mov	r3, r0
 8009c68:	71fb      	strb	r3, [r7, #7]
	bme280_ReadCoefficients_Temp(sensor);
 8009c6a:	79fb      	ldrb	r3, [r7, #7]
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	f7ff fed9 	bl	8009a24 <bme280_ReadCoefficients_Temp>

	bme280_ReadCoefficients_Pres(sensor);
 8009c72:	79fb      	ldrb	r3, [r7, #7]
 8009c74:	4618      	mov	r0, r3
 8009c76:	f7ff ff03 	bl	8009a80 <bme280_ReadCoefficients_Pres>

	bme280_ReadCoefficients_Hum(sensor);
 8009c7a:	79fb      	ldrb	r3, [r7, #7]
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	f7ff ff7b 	bl	8009b78 <bme280_ReadCoefficients_Hum>
}
 8009c82:	bf00      	nop
 8009c84:	3708      	adds	r7, #8
 8009c86:	46bd      	mov	sp, r7
 8009c88:	bd80      	pop	{r7, pc}

08009c8a <bmp280_ReadCoefficients>:

static void bmp280_ReadCoefficients(uint8_t sensor)
{
 8009c8a:	b580      	push	{r7, lr}
 8009c8c:	b082      	sub	sp, #8
 8009c8e:	af00      	add	r7, sp, #0
 8009c90:	4603      	mov	r3, r0
 8009c92:	71fb      	strb	r3, [r7, #7]
	bme280_ReadCoefficients_Temp(sensor);
 8009c94:	79fb      	ldrb	r3, [r7, #7]
 8009c96:	4618      	mov	r0, r3
 8009c98:	f7ff fec4 	bl	8009a24 <bme280_ReadCoefficients_Temp>

	bme280_ReadCoefficients_Pres(sensor);
 8009c9c:	79fb      	ldrb	r3, [r7, #7]
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	f7ff feee 	bl	8009a80 <bme280_ReadCoefficients_Pres>
}
 8009ca4:	bf00      	nop
 8009ca6:	3708      	adds	r7, #8
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	bd80      	pop	{r7, pc}

08009cac <bme280_SetStandby>:
//------------------------------------------------
static void bme280_SetStandby(BME280_standby_Time_E standByTime)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b084      	sub	sp, #16
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	71fb      	strb	r3, [r7, #7]
  uint8_t registerValue = 0;
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	73fb      	strb	r3, [r7, #15]

  registerValue = bme280_ReadReg(BME280_REG_CONFIG) & ~BME280_STBY_MSK;
 8009cba:	20f5      	movs	r0, #245	; 0xf5
 8009cbc:	f7ff fe32 	bl	8009924 <bme280_ReadReg>
 8009cc0:	4603      	mov	r3, r0
 8009cc2:	f003 031f 	and.w	r3, r3, #31
 8009cc6:	73fb      	strb	r3, [r7, #15]
  registerValue |= standByTime & BME280_STBY_MSK;
 8009cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009ccc:	f023 031f 	bic.w	r3, r3, #31
 8009cd0:	b25a      	sxtb	r2, r3
 8009cd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009cd6:	4313      	orrs	r3, r2
 8009cd8:	b25b      	sxtb	r3, r3
 8009cda:	73fb      	strb	r3, [r7, #15]

  bme280_WriteReg(BME280_REG_CONFIG, registerValue);
 8009cdc:	7bfb      	ldrb	r3, [r7, #15]
 8009cde:	4619      	mov	r1, r3
 8009ce0:	20f5      	movs	r0, #245	; 0xf5
 8009ce2:	f7ff fe0d 	bl	8009900 <bme280_WriteReg>
}
 8009ce6:	bf00      	nop
 8009ce8:	3710      	adds	r7, #16
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd80      	pop	{r7, pc}

08009cee <bme280_SetFilter>:

static void bme280_SetFilter(BME280_filter_E filter)
{
 8009cee:	b580      	push	{r7, lr}
 8009cf0:	b084      	sub	sp, #16
 8009cf2:	af00      	add	r7, sp, #0
 8009cf4:	4603      	mov	r3, r0
 8009cf6:	71fb      	strb	r3, [r7, #7]
	uint8_t registerValue = 0;
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	73fb      	strb	r3, [r7, #15]

	registerValue = bme280_ReadReg(BME280_REG_CONFIG) & ~BME280_FILTER_MSK;
 8009cfc:	20f5      	movs	r0, #245	; 0xf5
 8009cfe:	f7ff fe11 	bl	8009924 <bme280_ReadReg>
 8009d02:	4603      	mov	r3, r0
 8009d04:	f023 031c 	bic.w	r3, r3, #28
 8009d08:	73fb      	strb	r3, [r7, #15]
	registerValue |= filter & BME280_FILTER_MSK;
 8009d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d0e:	f003 031c 	and.w	r3, r3, #28
 8009d12:	b25a      	sxtb	r2, r3
 8009d14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009d18:	4313      	orrs	r3, r2
 8009d1a:	b25b      	sxtb	r3, r3
 8009d1c:	73fb      	strb	r3, [r7, #15]

	bme280_WriteReg(BME280_REG_CONFIG, registerValue);
 8009d1e:	7bfb      	ldrb	r3, [r7, #15]
 8009d20:	4619      	mov	r1, r3
 8009d22:	20f5      	movs	r0, #245	; 0xf5
 8009d24:	f7ff fdec 	bl	8009900 <bme280_WriteReg>
}
 8009d28:	bf00      	nop
 8009d2a:	3710      	adds	r7, #16
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	bd80      	pop	{r7, pc}

08009d30 <bme280_SetOversamplingTemper>:

static void bme280_SetOversamplingTemper(BME280_overSamplingTemp_E tempOversampl)
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b084      	sub	sp, #16
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	4603      	mov	r3, r0
 8009d38:	71fb      	strb	r3, [r7, #7]
	uint8_t registerValue = 0;
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	73fb      	strb	r3, [r7, #15]

	registerValue = bme280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_T_MSK;
 8009d3e:	20f4      	movs	r0, #244	; 0xf4
 8009d40:	f7ff fdf0 	bl	8009924 <bme280_ReadReg>
 8009d44:	4603      	mov	r3, r0
 8009d46:	f003 031f 	and.w	r3, r3, #31
 8009d4a:	73fb      	strb	r3, [r7, #15]
	registerValue |= tempOversampl & BME280_OSRS_T_MSK;
 8009d4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d50:	f023 031f 	bic.w	r3, r3, #31
 8009d54:	b25a      	sxtb	r2, r3
 8009d56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009d5a:	4313      	orrs	r3, r2
 8009d5c:	b25b      	sxtb	r3, r3
 8009d5e:	73fb      	strb	r3, [r7, #15]

	bme280_WriteReg(BME280_REG_CTRL_MEAS, registerValue);
 8009d60:	7bfb      	ldrb	r3, [r7, #15]
 8009d62:	4619      	mov	r1, r3
 8009d64:	20f4      	movs	r0, #244	; 0xf4
 8009d66:	f7ff fdcb 	bl	8009900 <bme280_WriteReg>
}
 8009d6a:	bf00      	nop
 8009d6c:	3710      	adds	r7, #16
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	bd80      	pop	{r7, pc}

08009d72 <bme280_SetOversamplingPressure>:

static void bme280_SetOversamplingPressure(BME280_overSamplingPres_E presOversampl)
{
 8009d72:	b580      	push	{r7, lr}
 8009d74:	b084      	sub	sp, #16
 8009d76:	af00      	add	r7, sp, #0
 8009d78:	4603      	mov	r3, r0
 8009d7a:	71fb      	strb	r3, [r7, #7]
	uint8_t registerValue = 0;
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	73fb      	strb	r3, [r7, #15]

	registerValue = bme280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_P_MSK;
 8009d80:	20f4      	movs	r0, #244	; 0xf4
 8009d82:	f7ff fdcf 	bl	8009924 <bme280_ReadReg>
 8009d86:	4603      	mov	r3, r0
 8009d88:	f023 031c 	bic.w	r3, r3, #28
 8009d8c:	73fb      	strb	r3, [r7, #15]
	registerValue |= presOversampl & BME280_OSRS_P_MSK;
 8009d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d92:	f003 031c 	and.w	r3, r3, #28
 8009d96:	b25a      	sxtb	r2, r3
 8009d98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009d9c:	4313      	orrs	r3, r2
 8009d9e:	b25b      	sxtb	r3, r3
 8009da0:	73fb      	strb	r3, [r7, #15]

	bme280_WriteReg(BME280_REG_CTRL_MEAS,registerValue);
 8009da2:	7bfb      	ldrb	r3, [r7, #15]
 8009da4:	4619      	mov	r1, r3
 8009da6:	20f4      	movs	r0, #244	; 0xf4
 8009da8:	f7ff fdaa 	bl	8009900 <bme280_WriteReg>
}
 8009dac:	bf00      	nop
 8009dae:	3710      	adds	r7, #16
 8009db0:	46bd      	mov	sp, r7
 8009db2:	bd80      	pop	{r7, pc}

08009db4 <bme280_SetOversamplingHum>:

static void bme280_SetOversamplingHum(BME280_overSamplingHum_E humOversampl)
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b084      	sub	sp, #16
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	4603      	mov	r3, r0
 8009dbc:	71fb      	strb	r3, [r7, #7]
	uint8_t registerValue = 0;
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	73fb      	strb	r3, [r7, #15]

	registerValue = bme280_ReadReg(BME280_REG_CTRL_HUM) & ~BME280_OSRS_H_MSK;
 8009dc2:	20f2      	movs	r0, #242	; 0xf2
 8009dc4:	f7ff fdae 	bl	8009924 <bme280_ReadReg>
 8009dc8:	4603      	mov	r3, r0
 8009dca:	f023 0307 	bic.w	r3, r3, #7
 8009dce:	73fb      	strb	r3, [r7, #15]
	registerValue |= humOversampl & BME280_OSRS_H_MSK;
 8009dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009dd4:	f003 0307 	and.w	r3, r3, #7
 8009dd8:	b25a      	sxtb	r2, r3
 8009dda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009dde:	4313      	orrs	r3, r2
 8009de0:	b25b      	sxtb	r3, r3
 8009de2:	73fb      	strb	r3, [r7, #15]
	bme280_WriteReg(BME280_REG_CTRL_HUM,registerValue);
 8009de4:	7bfb      	ldrb	r3, [r7, #15]
 8009de6:	4619      	mov	r1, r3
 8009de8:	20f2      	movs	r0, #242	; 0xf2
 8009dea:	f7ff fd89 	bl	8009900 <bme280_WriteReg>

	/* Reewrite setting to change oversamplig efectivly */
	registerValue = bme280_ReadReg(BME280_REG_CTRL_MEAS);
 8009dee:	20f4      	movs	r0, #244	; 0xf4
 8009df0:	f7ff fd98 	bl	8009924 <bme280_ReadReg>
 8009df4:	4603      	mov	r3, r0
 8009df6:	73fb      	strb	r3, [r7, #15]
	bme280_WriteReg(BME280_REG_CTRL_MEAS,registerValue);
 8009df8:	7bfb      	ldrb	r3, [r7, #15]
 8009dfa:	4619      	mov	r1, r3
 8009dfc:	20f4      	movs	r0, #244	; 0xf4
 8009dfe:	f7ff fd7f 	bl	8009900 <bme280_WriteReg>
}
 8009e02:	bf00      	nop
 8009e04:	3710      	adds	r7, #16
 8009e06:	46bd      	mov	sp, r7
 8009e08:	bd80      	pop	{r7, pc}

08009e0a <bme280_SetMode>:

static void bme280_SetMode(BME280_mode_E mode)
{
 8009e0a:	b580      	push	{r7, lr}
 8009e0c:	b084      	sub	sp, #16
 8009e0e:	af00      	add	r7, sp, #0
 8009e10:	4603      	mov	r3, r0
 8009e12:	71fb      	strb	r3, [r7, #7]
	uint8_t registerValue = 0;
 8009e14:	2300      	movs	r3, #0
 8009e16:	73fb      	strb	r3, [r7, #15]

	registerValue = bme280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_MODE_MSK;
 8009e18:	20f4      	movs	r0, #244	; 0xf4
 8009e1a:	f7ff fd83 	bl	8009924 <bme280_ReadReg>
 8009e1e:	4603      	mov	r3, r0
 8009e20:	f023 0303 	bic.w	r3, r3, #3
 8009e24:	73fb      	strb	r3, [r7, #15]
	registerValue |= mode & BME280_MODE_MSK;
 8009e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009e2a:	f003 0303 	and.w	r3, r3, #3
 8009e2e:	b25a      	sxtb	r2, r3
 8009e30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009e34:	4313      	orrs	r3, r2
 8009e36:	b25b      	sxtb	r3, r3
 8009e38:	73fb      	strb	r3, [r7, #15]

	bme280_WriteReg(BME280_REG_CTRL_MEAS, registerValue);
 8009e3a:	7bfb      	ldrb	r3, [r7, #15]
 8009e3c:	4619      	mov	r1, r3
 8009e3e:	20f4      	movs	r0, #244	; 0xf4
 8009e40:	f7ff fd5e 	bl	8009900 <bme280_WriteReg>
}
 8009e44:	bf00      	nop
 8009e46:	3710      	adds	r7, #16
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	bd80      	pop	{r7, pc}

08009e4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8009e4c:	b480      	push	{r7}
 8009e4e:	af00      	add	r7, sp, #0
	return 1;
 8009e50:	2301      	movs	r3, #1
}
 8009e52:	4618      	mov	r0, r3
 8009e54:	46bd      	mov	sp, r7
 8009e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5a:	4770      	bx	lr

08009e5c <_kill>:

int _kill(int pid, int sig)
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b082      	sub	sp, #8
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
 8009e64:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8009e66:	f000 f8db 	bl	800a020 <__errno>
 8009e6a:	4602      	mov	r2, r0
 8009e6c:	2316      	movs	r3, #22
 8009e6e:	6013      	str	r3, [r2, #0]
	return -1;
 8009e70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009e74:	4618      	mov	r0, r3
 8009e76:	3708      	adds	r7, #8
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bd80      	pop	{r7, pc}

08009e7c <_exit>:

void _exit (int status)
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b082      	sub	sp, #8
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8009e84:	f04f 31ff 	mov.w	r1, #4294967295
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f7ff ffe7 	bl	8009e5c <_kill>
	while (1) {}		/* Make sure we hang here */
 8009e8e:	e7fe      	b.n	8009e8e <_exit+0x12>

08009e90 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8009e90:	b590      	push	{r4, r7, lr}
 8009e92:	b087      	sub	sp, #28
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	60f8      	str	r0, [r7, #12]
 8009e98:	60b9      	str	r1, [r7, #8]
 8009e9a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	617b      	str	r3, [r7, #20]
 8009ea0:	e00a      	b.n	8009eb8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8009ea2:	68bc      	ldr	r4, [r7, #8]
 8009ea4:	1c63      	adds	r3, r4, #1
 8009ea6:	60bb      	str	r3, [r7, #8]
 8009ea8:	f3af 8000 	nop.w
 8009eac:	4603      	mov	r3, r0
 8009eae:	b2db      	uxtb	r3, r3
 8009eb0:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009eb2:	697b      	ldr	r3, [r7, #20]
 8009eb4:	3301      	adds	r3, #1
 8009eb6:	617b      	str	r3, [r7, #20]
 8009eb8:	697a      	ldr	r2, [r7, #20]
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	429a      	cmp	r2, r3
 8009ebe:	dbf0      	blt.n	8009ea2 <_read+0x12>
	}

return len;
 8009ec0:	687b      	ldr	r3, [r7, #4]
}
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	371c      	adds	r7, #28
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	bd90      	pop	{r4, r7, pc}

08009eca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8009eca:	b580      	push	{r7, lr}
 8009ecc:	b086      	sub	sp, #24
 8009ece:	af00      	add	r7, sp, #0
 8009ed0:	60f8      	str	r0, [r7, #12]
 8009ed2:	60b9      	str	r1, [r7, #8]
 8009ed4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	617b      	str	r3, [r7, #20]
 8009eda:	e009      	b.n	8009ef0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8009edc:	68bb      	ldr	r3, [r7, #8]
 8009ede:	1c5a      	adds	r2, r3, #1
 8009ee0:	60ba      	str	r2, [r7, #8]
 8009ee2:	781b      	ldrb	r3, [r3, #0]
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009eea:	697b      	ldr	r3, [r7, #20]
 8009eec:	3301      	adds	r3, #1
 8009eee:	617b      	str	r3, [r7, #20]
 8009ef0:	697a      	ldr	r2, [r7, #20]
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	429a      	cmp	r2, r3
 8009ef6:	dbf1      	blt.n	8009edc <_write+0x12>
	}
	return len;
 8009ef8:	687b      	ldr	r3, [r7, #4]
}
 8009efa:	4618      	mov	r0, r3
 8009efc:	3718      	adds	r7, #24
 8009efe:	46bd      	mov	sp, r7
 8009f00:	bd80      	pop	{r7, pc}

08009f02 <_close>:

	return (caddr_t) prev_heap_end;
}*/

int _close(int file)
{
 8009f02:	b480      	push	{r7}
 8009f04:	b083      	sub	sp, #12
 8009f06:	af00      	add	r7, sp, #0
 8009f08:	6078      	str	r0, [r7, #4]
	return -1;
 8009f0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009f0e:	4618      	mov	r0, r3
 8009f10:	370c      	adds	r7, #12
 8009f12:	46bd      	mov	sp, r7
 8009f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f18:	4770      	bx	lr

08009f1a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8009f1a:	b480      	push	{r7}
 8009f1c:	b083      	sub	sp, #12
 8009f1e:	af00      	add	r7, sp, #0
 8009f20:	6078      	str	r0, [r7, #4]
 8009f22:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009f2a:	605a      	str	r2, [r3, #4]
	return 0;
 8009f2c:	2300      	movs	r3, #0
}
 8009f2e:	4618      	mov	r0, r3
 8009f30:	370c      	adds	r7, #12
 8009f32:	46bd      	mov	sp, r7
 8009f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f38:	4770      	bx	lr

08009f3a <_isatty>:

int _isatty(int file)
{
 8009f3a:	b480      	push	{r7}
 8009f3c:	b083      	sub	sp, #12
 8009f3e:	af00      	add	r7, sp, #0
 8009f40:	6078      	str	r0, [r7, #4]
	return 1;
 8009f42:	2301      	movs	r3, #1
}
 8009f44:	4618      	mov	r0, r3
 8009f46:	370c      	adds	r7, #12
 8009f48:	46bd      	mov	sp, r7
 8009f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4e:	4770      	bx	lr

08009f50 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8009f50:	b480      	push	{r7}
 8009f52:	b085      	sub	sp, #20
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	60f8      	str	r0, [r7, #12]
 8009f58:	60b9      	str	r1, [r7, #8]
 8009f5a:	607a      	str	r2, [r7, #4]
	return 0;
 8009f5c:	2300      	movs	r3, #0
}
 8009f5e:	4618      	mov	r0, r3
 8009f60:	3714      	adds	r7, #20
 8009f62:	46bd      	mov	sp, r7
 8009f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f68:	4770      	bx	lr
	...

08009f6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8009f6c:	b480      	push	{r7}
 8009f6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8009f70:	4a06      	ldr	r2, [pc, #24]	; (8009f8c <SystemInit+0x20>)
 8009f72:	4b06      	ldr	r3, [pc, #24]	; (8009f8c <SystemInit+0x20>)
 8009f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009f7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8009f80:	bf00      	nop
 8009f82:	46bd      	mov	sp, r7
 8009f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f88:	4770      	bx	lr
 8009f8a:	bf00      	nop
 8009f8c:	e000ed00 	.word	0xe000ed00

08009f90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8009f90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009fc8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8009f94:	480d      	ldr	r0, [pc, #52]	; (8009fcc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8009f96:	490e      	ldr	r1, [pc, #56]	; (8009fd0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8009f98:	4a0e      	ldr	r2, [pc, #56]	; (8009fd4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8009f9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8009f9c:	e002      	b.n	8009fa4 <LoopCopyDataInit>

08009f9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8009f9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009fa0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8009fa2:	3304      	adds	r3, #4

08009fa4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009fa4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8009fa6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009fa8:	d3f9      	bcc.n	8009f9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8009faa:	4a0b      	ldr	r2, [pc, #44]	; (8009fd8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8009fac:	4c0b      	ldr	r4, [pc, #44]	; (8009fdc <LoopFillZerobss+0x26>)
  movs r3, #0
 8009fae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009fb0:	e001      	b.n	8009fb6 <LoopFillZerobss>

08009fb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8009fb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009fb4:	3204      	adds	r2, #4

08009fb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8009fb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009fb8:	d3fb      	bcc.n	8009fb2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8009fba:	f7ff ffd7 	bl	8009f6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8009fbe:	f000 f847 	bl	800a050 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8009fc2:	f7fc fd43 	bl	8006a4c <main>
  bx  lr    
 8009fc6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8009fc8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8009fcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8009fd0:	20000684 	.word	0x20000684
  ldr r2, =_sidata
 8009fd4:	0800eb2c 	.word	0x0800eb2c
  ldr r2, =_sbss
 8009fd8:	20000684 	.word	0x20000684
  ldr r4, =_ebss
 8009fdc:	200018a8 	.word	0x200018a8

08009fe0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009fe0:	e7fe      	b.n	8009fe0 <ADC_IRQHandler>
	...

08009fe4 <__assert_func>:
 8009fe4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009fe6:	461c      	mov	r4, r3
 8009fe8:	4b09      	ldr	r3, [pc, #36]	; (800a010 <__assert_func+0x2c>)
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	4605      	mov	r5, r0
 8009fee:	68d8      	ldr	r0, [r3, #12]
 8009ff0:	b152      	cbz	r2, 800a008 <__assert_func+0x24>
 8009ff2:	4b08      	ldr	r3, [pc, #32]	; (800a014 <__assert_func+0x30>)
 8009ff4:	9202      	str	r2, [sp, #8]
 8009ff6:	e88d 000a 	stmia.w	sp, {r1, r3}
 8009ffa:	4622      	mov	r2, r4
 8009ffc:	462b      	mov	r3, r5
 8009ffe:	4906      	ldr	r1, [pc, #24]	; (800a018 <__assert_func+0x34>)
 800a000:	f000 f814 	bl	800a02c <fiprintf>
 800a004:	f001 f818 	bl	800b038 <abort>
 800a008:	4b04      	ldr	r3, [pc, #16]	; (800a01c <__assert_func+0x38>)
 800a00a:	461a      	mov	r2, r3
 800a00c:	e7f2      	b.n	8009ff4 <__assert_func+0x10>
 800a00e:	bf00      	nop
 800a010:	20000014 	.word	0x20000014
 800a014:	0800e7ec 	.word	0x0800e7ec
 800a018:	0800e7f9 	.word	0x0800e7f9
 800a01c:	0800e827 	.word	0x0800e827

0800a020 <__errno>:
 800a020:	4b01      	ldr	r3, [pc, #4]	; (800a028 <__errno+0x8>)
 800a022:	6818      	ldr	r0, [r3, #0]
 800a024:	4770      	bx	lr
 800a026:	bf00      	nop
 800a028:	20000014 	.word	0x20000014

0800a02c <fiprintf>:
 800a02c:	b40e      	push	{r1, r2, r3}
 800a02e:	b503      	push	{r0, r1, lr}
 800a030:	4601      	mov	r1, r0
 800a032:	ab03      	add	r3, sp, #12
 800a034:	4805      	ldr	r0, [pc, #20]	; (800a04c <fiprintf+0x20>)
 800a036:	f853 2b04 	ldr.w	r2, [r3], #4
 800a03a:	6800      	ldr	r0, [r0, #0]
 800a03c:	9301      	str	r3, [sp, #4]
 800a03e:	f000 fabd 	bl	800a5bc <_vfiprintf_r>
 800a042:	b002      	add	sp, #8
 800a044:	f85d eb04 	ldr.w	lr, [sp], #4
 800a048:	b003      	add	sp, #12
 800a04a:	4770      	bx	lr
 800a04c:	20000014 	.word	0x20000014

0800a050 <__libc_init_array>:
 800a050:	b570      	push	{r4, r5, r6, lr}
 800a052:	4e0d      	ldr	r6, [pc, #52]	; (800a088 <__libc_init_array+0x38>)
 800a054:	4c0d      	ldr	r4, [pc, #52]	; (800a08c <__libc_init_array+0x3c>)
 800a056:	1ba4      	subs	r4, r4, r6
 800a058:	10a4      	asrs	r4, r4, #2
 800a05a:	2500      	movs	r5, #0
 800a05c:	42a5      	cmp	r5, r4
 800a05e:	d109      	bne.n	800a074 <__libc_init_array+0x24>
 800a060:	4e0b      	ldr	r6, [pc, #44]	; (800a090 <__libc_init_array+0x40>)
 800a062:	4c0c      	ldr	r4, [pc, #48]	; (800a094 <__libc_init_array+0x44>)
 800a064:	f004 fa5e 	bl	800e524 <_init>
 800a068:	1ba4      	subs	r4, r4, r6
 800a06a:	10a4      	asrs	r4, r4, #2
 800a06c:	2500      	movs	r5, #0
 800a06e:	42a5      	cmp	r5, r4
 800a070:	d105      	bne.n	800a07e <__libc_init_array+0x2e>
 800a072:	bd70      	pop	{r4, r5, r6, pc}
 800a074:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a078:	4798      	blx	r3
 800a07a:	3501      	adds	r5, #1
 800a07c:	e7ee      	b.n	800a05c <__libc_init_array+0xc>
 800a07e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a082:	4798      	blx	r3
 800a084:	3501      	adds	r5, #1
 800a086:	e7f2      	b.n	800a06e <__libc_init_array+0x1e>
 800a088:	0800eb24 	.word	0x0800eb24
 800a08c:	0800eb24 	.word	0x0800eb24
 800a090:	0800eb24 	.word	0x0800eb24
 800a094:	0800eb28 	.word	0x0800eb28

0800a098 <malloc>:
 800a098:	4b02      	ldr	r3, [pc, #8]	; (800a0a4 <malloc+0xc>)
 800a09a:	4601      	mov	r1, r0
 800a09c:	6818      	ldr	r0, [r3, #0]
 800a09e:	f000 b80b 	b.w	800a0b8 <_malloc_r>
 800a0a2:	bf00      	nop
 800a0a4:	20000014 	.word	0x20000014

0800a0a8 <free>:
 800a0a8:	4b02      	ldr	r3, [pc, #8]	; (800a0b4 <free+0xc>)
 800a0aa:	4601      	mov	r1, r0
 800a0ac:	6818      	ldr	r0, [r3, #0]
 800a0ae:	f001 ba31 	b.w	800b514 <_free_r>
 800a0b2:	bf00      	nop
 800a0b4:	20000014 	.word	0x20000014

0800a0b8 <_malloc_r>:
 800a0b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0bc:	f101 040b 	add.w	r4, r1, #11
 800a0c0:	2c16      	cmp	r4, #22
 800a0c2:	4681      	mov	r9, r0
 800a0c4:	d907      	bls.n	800a0d6 <_malloc_r+0x1e>
 800a0c6:	f034 0407 	bics.w	r4, r4, #7
 800a0ca:	d505      	bpl.n	800a0d8 <_malloc_r+0x20>
 800a0cc:	230c      	movs	r3, #12
 800a0ce:	f8c9 3000 	str.w	r3, [r9]
 800a0d2:	2600      	movs	r6, #0
 800a0d4:	e131      	b.n	800a33a <_malloc_r+0x282>
 800a0d6:	2410      	movs	r4, #16
 800a0d8:	428c      	cmp	r4, r1
 800a0da:	d3f7      	bcc.n	800a0cc <_malloc_r+0x14>
 800a0dc:	4648      	mov	r0, r9
 800a0de:	f7fb fd35 	bl	8005b4c <__malloc_lock>
 800a0e2:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800a0e6:	4d9c      	ldr	r5, [pc, #624]	; (800a358 <_malloc_r+0x2a0>)
 800a0e8:	d236      	bcs.n	800a158 <_malloc_r+0xa0>
 800a0ea:	f104 0208 	add.w	r2, r4, #8
 800a0ee:	442a      	add	r2, r5
 800a0f0:	f1a2 0108 	sub.w	r1, r2, #8
 800a0f4:	6856      	ldr	r6, [r2, #4]
 800a0f6:	428e      	cmp	r6, r1
 800a0f8:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800a0fc:	d102      	bne.n	800a104 <_malloc_r+0x4c>
 800a0fe:	68d6      	ldr	r6, [r2, #12]
 800a100:	42b2      	cmp	r2, r6
 800a102:	d010      	beq.n	800a126 <_malloc_r+0x6e>
 800a104:	6873      	ldr	r3, [r6, #4]
 800a106:	68f2      	ldr	r2, [r6, #12]
 800a108:	68b1      	ldr	r1, [r6, #8]
 800a10a:	f023 0303 	bic.w	r3, r3, #3
 800a10e:	60ca      	str	r2, [r1, #12]
 800a110:	4433      	add	r3, r6
 800a112:	6091      	str	r1, [r2, #8]
 800a114:	685a      	ldr	r2, [r3, #4]
 800a116:	f042 0201 	orr.w	r2, r2, #1
 800a11a:	605a      	str	r2, [r3, #4]
 800a11c:	4648      	mov	r0, r9
 800a11e:	f7fb fd3d 	bl	8005b9c <__malloc_unlock>
 800a122:	3608      	adds	r6, #8
 800a124:	e109      	b.n	800a33a <_malloc_r+0x282>
 800a126:	3302      	adds	r3, #2
 800a128:	4a8c      	ldr	r2, [pc, #560]	; (800a35c <_malloc_r+0x2a4>)
 800a12a:	692e      	ldr	r6, [r5, #16]
 800a12c:	4296      	cmp	r6, r2
 800a12e:	4611      	mov	r1, r2
 800a130:	d06d      	beq.n	800a20e <_malloc_r+0x156>
 800a132:	6870      	ldr	r0, [r6, #4]
 800a134:	f020 0003 	bic.w	r0, r0, #3
 800a138:	1b07      	subs	r7, r0, r4
 800a13a:	2f0f      	cmp	r7, #15
 800a13c:	dd47      	ble.n	800a1ce <_malloc_r+0x116>
 800a13e:	1933      	adds	r3, r6, r4
 800a140:	f044 0401 	orr.w	r4, r4, #1
 800a144:	6074      	str	r4, [r6, #4]
 800a146:	616b      	str	r3, [r5, #20]
 800a148:	612b      	str	r3, [r5, #16]
 800a14a:	60da      	str	r2, [r3, #12]
 800a14c:	609a      	str	r2, [r3, #8]
 800a14e:	f047 0201 	orr.w	r2, r7, #1
 800a152:	605a      	str	r2, [r3, #4]
 800a154:	5037      	str	r7, [r6, r0]
 800a156:	e7e1      	b.n	800a11c <_malloc_r+0x64>
 800a158:	0a63      	lsrs	r3, r4, #9
 800a15a:	d02a      	beq.n	800a1b2 <_malloc_r+0xfa>
 800a15c:	2b04      	cmp	r3, #4
 800a15e:	d812      	bhi.n	800a186 <_malloc_r+0xce>
 800a160:	09a3      	lsrs	r3, r4, #6
 800a162:	3338      	adds	r3, #56	; 0x38
 800a164:	1c5a      	adds	r2, r3, #1
 800a166:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800a16a:	f1a2 0008 	sub.w	r0, r2, #8
 800a16e:	6856      	ldr	r6, [r2, #4]
 800a170:	4286      	cmp	r6, r0
 800a172:	d006      	beq.n	800a182 <_malloc_r+0xca>
 800a174:	6872      	ldr	r2, [r6, #4]
 800a176:	f022 0203 	bic.w	r2, r2, #3
 800a17a:	1b11      	subs	r1, r2, r4
 800a17c:	290f      	cmp	r1, #15
 800a17e:	dd1c      	ble.n	800a1ba <_malloc_r+0x102>
 800a180:	3b01      	subs	r3, #1
 800a182:	3301      	adds	r3, #1
 800a184:	e7d0      	b.n	800a128 <_malloc_r+0x70>
 800a186:	2b14      	cmp	r3, #20
 800a188:	d801      	bhi.n	800a18e <_malloc_r+0xd6>
 800a18a:	335b      	adds	r3, #91	; 0x5b
 800a18c:	e7ea      	b.n	800a164 <_malloc_r+0xac>
 800a18e:	2b54      	cmp	r3, #84	; 0x54
 800a190:	d802      	bhi.n	800a198 <_malloc_r+0xe0>
 800a192:	0b23      	lsrs	r3, r4, #12
 800a194:	336e      	adds	r3, #110	; 0x6e
 800a196:	e7e5      	b.n	800a164 <_malloc_r+0xac>
 800a198:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800a19c:	d802      	bhi.n	800a1a4 <_malloc_r+0xec>
 800a19e:	0be3      	lsrs	r3, r4, #15
 800a1a0:	3377      	adds	r3, #119	; 0x77
 800a1a2:	e7df      	b.n	800a164 <_malloc_r+0xac>
 800a1a4:	f240 5254 	movw	r2, #1364	; 0x554
 800a1a8:	4293      	cmp	r3, r2
 800a1aa:	d804      	bhi.n	800a1b6 <_malloc_r+0xfe>
 800a1ac:	0ca3      	lsrs	r3, r4, #18
 800a1ae:	337c      	adds	r3, #124	; 0x7c
 800a1b0:	e7d8      	b.n	800a164 <_malloc_r+0xac>
 800a1b2:	233f      	movs	r3, #63	; 0x3f
 800a1b4:	e7d6      	b.n	800a164 <_malloc_r+0xac>
 800a1b6:	237e      	movs	r3, #126	; 0x7e
 800a1b8:	e7d4      	b.n	800a164 <_malloc_r+0xac>
 800a1ba:	2900      	cmp	r1, #0
 800a1bc:	68f1      	ldr	r1, [r6, #12]
 800a1be:	db04      	blt.n	800a1ca <_malloc_r+0x112>
 800a1c0:	68b3      	ldr	r3, [r6, #8]
 800a1c2:	60d9      	str	r1, [r3, #12]
 800a1c4:	608b      	str	r3, [r1, #8]
 800a1c6:	18b3      	adds	r3, r6, r2
 800a1c8:	e7a4      	b.n	800a114 <_malloc_r+0x5c>
 800a1ca:	460e      	mov	r6, r1
 800a1cc:	e7d0      	b.n	800a170 <_malloc_r+0xb8>
 800a1ce:	2f00      	cmp	r7, #0
 800a1d0:	616a      	str	r2, [r5, #20]
 800a1d2:	612a      	str	r2, [r5, #16]
 800a1d4:	db05      	blt.n	800a1e2 <_malloc_r+0x12a>
 800a1d6:	4430      	add	r0, r6
 800a1d8:	6843      	ldr	r3, [r0, #4]
 800a1da:	f043 0301 	orr.w	r3, r3, #1
 800a1de:	6043      	str	r3, [r0, #4]
 800a1e0:	e79c      	b.n	800a11c <_malloc_r+0x64>
 800a1e2:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800a1e6:	d244      	bcs.n	800a272 <_malloc_r+0x1ba>
 800a1e8:	08c0      	lsrs	r0, r0, #3
 800a1ea:	1087      	asrs	r7, r0, #2
 800a1ec:	2201      	movs	r2, #1
 800a1ee:	fa02 f707 	lsl.w	r7, r2, r7
 800a1f2:	686a      	ldr	r2, [r5, #4]
 800a1f4:	3001      	adds	r0, #1
 800a1f6:	433a      	orrs	r2, r7
 800a1f8:	606a      	str	r2, [r5, #4]
 800a1fa:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800a1fe:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800a202:	60b7      	str	r7, [r6, #8]
 800a204:	3a08      	subs	r2, #8
 800a206:	60f2      	str	r2, [r6, #12]
 800a208:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 800a20c:	60fe      	str	r6, [r7, #12]
 800a20e:	2001      	movs	r0, #1
 800a210:	109a      	asrs	r2, r3, #2
 800a212:	fa00 f202 	lsl.w	r2, r0, r2
 800a216:	6868      	ldr	r0, [r5, #4]
 800a218:	4282      	cmp	r2, r0
 800a21a:	f200 80a1 	bhi.w	800a360 <_malloc_r+0x2a8>
 800a21e:	4202      	tst	r2, r0
 800a220:	d106      	bne.n	800a230 <_malloc_r+0x178>
 800a222:	f023 0303 	bic.w	r3, r3, #3
 800a226:	0052      	lsls	r2, r2, #1
 800a228:	4202      	tst	r2, r0
 800a22a:	f103 0304 	add.w	r3, r3, #4
 800a22e:	d0fa      	beq.n	800a226 <_malloc_r+0x16e>
 800a230:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 800a234:	46e0      	mov	r8, ip
 800a236:	469e      	mov	lr, r3
 800a238:	f8d8 600c 	ldr.w	r6, [r8, #12]
 800a23c:	4546      	cmp	r6, r8
 800a23e:	d153      	bne.n	800a2e8 <_malloc_r+0x230>
 800a240:	f10e 0e01 	add.w	lr, lr, #1
 800a244:	f01e 0f03 	tst.w	lr, #3
 800a248:	f108 0808 	add.w	r8, r8, #8
 800a24c:	d1f4      	bne.n	800a238 <_malloc_r+0x180>
 800a24e:	0798      	lsls	r0, r3, #30
 800a250:	d179      	bne.n	800a346 <_malloc_r+0x28e>
 800a252:	686b      	ldr	r3, [r5, #4]
 800a254:	ea23 0302 	bic.w	r3, r3, r2
 800a258:	606b      	str	r3, [r5, #4]
 800a25a:	6868      	ldr	r0, [r5, #4]
 800a25c:	0052      	lsls	r2, r2, #1
 800a25e:	4282      	cmp	r2, r0
 800a260:	d87e      	bhi.n	800a360 <_malloc_r+0x2a8>
 800a262:	2a00      	cmp	r2, #0
 800a264:	d07c      	beq.n	800a360 <_malloc_r+0x2a8>
 800a266:	4673      	mov	r3, lr
 800a268:	4202      	tst	r2, r0
 800a26a:	d1e1      	bne.n	800a230 <_malloc_r+0x178>
 800a26c:	3304      	adds	r3, #4
 800a26e:	0052      	lsls	r2, r2, #1
 800a270:	e7fa      	b.n	800a268 <_malloc_r+0x1b0>
 800a272:	0a42      	lsrs	r2, r0, #9
 800a274:	2a04      	cmp	r2, #4
 800a276:	d815      	bhi.n	800a2a4 <_malloc_r+0x1ec>
 800a278:	0982      	lsrs	r2, r0, #6
 800a27a:	3238      	adds	r2, #56	; 0x38
 800a27c:	1c57      	adds	r7, r2, #1
 800a27e:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800a282:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800a286:	45be      	cmp	lr, r7
 800a288:	d126      	bne.n	800a2d8 <_malloc_r+0x220>
 800a28a:	2001      	movs	r0, #1
 800a28c:	1092      	asrs	r2, r2, #2
 800a28e:	fa00 f202 	lsl.w	r2, r0, r2
 800a292:	6868      	ldr	r0, [r5, #4]
 800a294:	4310      	orrs	r0, r2
 800a296:	6068      	str	r0, [r5, #4]
 800a298:	f8c6 e00c 	str.w	lr, [r6, #12]
 800a29c:	60b7      	str	r7, [r6, #8]
 800a29e:	f8ce 6008 	str.w	r6, [lr, #8]
 800a2a2:	e7b3      	b.n	800a20c <_malloc_r+0x154>
 800a2a4:	2a14      	cmp	r2, #20
 800a2a6:	d801      	bhi.n	800a2ac <_malloc_r+0x1f4>
 800a2a8:	325b      	adds	r2, #91	; 0x5b
 800a2aa:	e7e7      	b.n	800a27c <_malloc_r+0x1c4>
 800a2ac:	2a54      	cmp	r2, #84	; 0x54
 800a2ae:	d802      	bhi.n	800a2b6 <_malloc_r+0x1fe>
 800a2b0:	0b02      	lsrs	r2, r0, #12
 800a2b2:	326e      	adds	r2, #110	; 0x6e
 800a2b4:	e7e2      	b.n	800a27c <_malloc_r+0x1c4>
 800a2b6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800a2ba:	d802      	bhi.n	800a2c2 <_malloc_r+0x20a>
 800a2bc:	0bc2      	lsrs	r2, r0, #15
 800a2be:	3277      	adds	r2, #119	; 0x77
 800a2c0:	e7dc      	b.n	800a27c <_malloc_r+0x1c4>
 800a2c2:	f240 5754 	movw	r7, #1364	; 0x554
 800a2c6:	42ba      	cmp	r2, r7
 800a2c8:	bf9a      	itte	ls
 800a2ca:	0c82      	lsrls	r2, r0, #18
 800a2cc:	327c      	addls	r2, #124	; 0x7c
 800a2ce:	227e      	movhi	r2, #126	; 0x7e
 800a2d0:	e7d4      	b.n	800a27c <_malloc_r+0x1c4>
 800a2d2:	68bf      	ldr	r7, [r7, #8]
 800a2d4:	45be      	cmp	lr, r7
 800a2d6:	d004      	beq.n	800a2e2 <_malloc_r+0x22a>
 800a2d8:	687a      	ldr	r2, [r7, #4]
 800a2da:	f022 0203 	bic.w	r2, r2, #3
 800a2de:	4290      	cmp	r0, r2
 800a2e0:	d3f7      	bcc.n	800a2d2 <_malloc_r+0x21a>
 800a2e2:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800a2e6:	e7d7      	b.n	800a298 <_malloc_r+0x1e0>
 800a2e8:	6870      	ldr	r0, [r6, #4]
 800a2ea:	68f7      	ldr	r7, [r6, #12]
 800a2ec:	f020 0003 	bic.w	r0, r0, #3
 800a2f0:	eba0 0a04 	sub.w	sl, r0, r4
 800a2f4:	f1ba 0f0f 	cmp.w	sl, #15
 800a2f8:	dd10      	ble.n	800a31c <_malloc_r+0x264>
 800a2fa:	68b2      	ldr	r2, [r6, #8]
 800a2fc:	1933      	adds	r3, r6, r4
 800a2fe:	f044 0401 	orr.w	r4, r4, #1
 800a302:	6074      	str	r4, [r6, #4]
 800a304:	60d7      	str	r7, [r2, #12]
 800a306:	60ba      	str	r2, [r7, #8]
 800a308:	f04a 0201 	orr.w	r2, sl, #1
 800a30c:	616b      	str	r3, [r5, #20]
 800a30e:	612b      	str	r3, [r5, #16]
 800a310:	60d9      	str	r1, [r3, #12]
 800a312:	6099      	str	r1, [r3, #8]
 800a314:	605a      	str	r2, [r3, #4]
 800a316:	f846 a000 	str.w	sl, [r6, r0]
 800a31a:	e6ff      	b.n	800a11c <_malloc_r+0x64>
 800a31c:	f1ba 0f00 	cmp.w	sl, #0
 800a320:	db0f      	blt.n	800a342 <_malloc_r+0x28a>
 800a322:	4430      	add	r0, r6
 800a324:	6843      	ldr	r3, [r0, #4]
 800a326:	f043 0301 	orr.w	r3, r3, #1
 800a32a:	6043      	str	r3, [r0, #4]
 800a32c:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800a330:	4648      	mov	r0, r9
 800a332:	60df      	str	r7, [r3, #12]
 800a334:	60bb      	str	r3, [r7, #8]
 800a336:	f7fb fc31 	bl	8005b9c <__malloc_unlock>
 800a33a:	4630      	mov	r0, r6
 800a33c:	b003      	add	sp, #12
 800a33e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a342:	463e      	mov	r6, r7
 800a344:	e77a      	b.n	800a23c <_malloc_r+0x184>
 800a346:	f85c 0908 	ldr.w	r0, [ip], #-8
 800a34a:	4584      	cmp	ip, r0
 800a34c:	f103 33ff 	add.w	r3, r3, #4294967295
 800a350:	f43f af7d 	beq.w	800a24e <_malloc_r+0x196>
 800a354:	e781      	b.n	800a25a <_malloc_r+0x1a2>
 800a356:	bf00      	nop
 800a358:	20000108 	.word	0x20000108
 800a35c:	20000110 	.word	0x20000110
 800a360:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800a364:	f8db 6004 	ldr.w	r6, [fp, #4]
 800a368:	f026 0603 	bic.w	r6, r6, #3
 800a36c:	42b4      	cmp	r4, r6
 800a36e:	d803      	bhi.n	800a378 <_malloc_r+0x2c0>
 800a370:	1b33      	subs	r3, r6, r4
 800a372:	2b0f      	cmp	r3, #15
 800a374:	f300 8096 	bgt.w	800a4a4 <_malloc_r+0x3ec>
 800a378:	4a4f      	ldr	r2, [pc, #316]	; (800a4b8 <_malloc_r+0x400>)
 800a37a:	6817      	ldr	r7, [r2, #0]
 800a37c:	4a4f      	ldr	r2, [pc, #316]	; (800a4bc <_malloc_r+0x404>)
 800a37e:	6811      	ldr	r1, [r2, #0]
 800a380:	3710      	adds	r7, #16
 800a382:	3101      	adds	r1, #1
 800a384:	eb0b 0306 	add.w	r3, fp, r6
 800a388:	4427      	add	r7, r4
 800a38a:	d005      	beq.n	800a398 <_malloc_r+0x2e0>
 800a38c:	494c      	ldr	r1, [pc, #304]	; (800a4c0 <_malloc_r+0x408>)
 800a38e:	3901      	subs	r1, #1
 800a390:	440f      	add	r7, r1
 800a392:	3101      	adds	r1, #1
 800a394:	4249      	negs	r1, r1
 800a396:	400f      	ands	r7, r1
 800a398:	4639      	mov	r1, r7
 800a39a:	4648      	mov	r0, r9
 800a39c:	9201      	str	r2, [sp, #4]
 800a39e:	9300      	str	r3, [sp, #0]
 800a3a0:	f7fb fb78 	bl	8005a94 <_sbrk_r>
 800a3a4:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a3a8:	4680      	mov	r8, r0
 800a3aa:	d056      	beq.n	800a45a <_malloc_r+0x3a2>
 800a3ac:	9b00      	ldr	r3, [sp, #0]
 800a3ae:	9a01      	ldr	r2, [sp, #4]
 800a3b0:	4283      	cmp	r3, r0
 800a3b2:	d901      	bls.n	800a3b8 <_malloc_r+0x300>
 800a3b4:	45ab      	cmp	fp, r5
 800a3b6:	d150      	bne.n	800a45a <_malloc_r+0x3a2>
 800a3b8:	4842      	ldr	r0, [pc, #264]	; (800a4c4 <_malloc_r+0x40c>)
 800a3ba:	6801      	ldr	r1, [r0, #0]
 800a3bc:	4543      	cmp	r3, r8
 800a3be:	eb07 0e01 	add.w	lr, r7, r1
 800a3c2:	f8c0 e000 	str.w	lr, [r0]
 800a3c6:	4940      	ldr	r1, [pc, #256]	; (800a4c8 <_malloc_r+0x410>)
 800a3c8:	4682      	mov	sl, r0
 800a3ca:	d113      	bne.n	800a3f4 <_malloc_r+0x33c>
 800a3cc:	420b      	tst	r3, r1
 800a3ce:	d111      	bne.n	800a3f4 <_malloc_r+0x33c>
 800a3d0:	68ab      	ldr	r3, [r5, #8]
 800a3d2:	443e      	add	r6, r7
 800a3d4:	f046 0601 	orr.w	r6, r6, #1
 800a3d8:	605e      	str	r6, [r3, #4]
 800a3da:	4a3c      	ldr	r2, [pc, #240]	; (800a4cc <_malloc_r+0x414>)
 800a3dc:	f8da 3000 	ldr.w	r3, [sl]
 800a3e0:	6811      	ldr	r1, [r2, #0]
 800a3e2:	428b      	cmp	r3, r1
 800a3e4:	bf88      	it	hi
 800a3e6:	6013      	strhi	r3, [r2, #0]
 800a3e8:	4a39      	ldr	r2, [pc, #228]	; (800a4d0 <_malloc_r+0x418>)
 800a3ea:	6811      	ldr	r1, [r2, #0]
 800a3ec:	428b      	cmp	r3, r1
 800a3ee:	bf88      	it	hi
 800a3f0:	6013      	strhi	r3, [r2, #0]
 800a3f2:	e032      	b.n	800a45a <_malloc_r+0x3a2>
 800a3f4:	6810      	ldr	r0, [r2, #0]
 800a3f6:	3001      	adds	r0, #1
 800a3f8:	bf1b      	ittet	ne
 800a3fa:	eba8 0303 	subne.w	r3, r8, r3
 800a3fe:	4473      	addne	r3, lr
 800a400:	f8c2 8000 	streq.w	r8, [r2]
 800a404:	f8ca 3000 	strne.w	r3, [sl]
 800a408:	f018 0007 	ands.w	r0, r8, #7
 800a40c:	bf1c      	itt	ne
 800a40e:	f1c0 0008 	rsbne	r0, r0, #8
 800a412:	4480      	addne	r8, r0
 800a414:	4b2a      	ldr	r3, [pc, #168]	; (800a4c0 <_malloc_r+0x408>)
 800a416:	4447      	add	r7, r8
 800a418:	4418      	add	r0, r3
 800a41a:	400f      	ands	r7, r1
 800a41c:	1bc7      	subs	r7, r0, r7
 800a41e:	4639      	mov	r1, r7
 800a420:	4648      	mov	r0, r9
 800a422:	f7fb fb37 	bl	8005a94 <_sbrk_r>
 800a426:	1c43      	adds	r3, r0, #1
 800a428:	bf08      	it	eq
 800a42a:	4640      	moveq	r0, r8
 800a42c:	f8da 3000 	ldr.w	r3, [sl]
 800a430:	f8c5 8008 	str.w	r8, [r5, #8]
 800a434:	bf08      	it	eq
 800a436:	2700      	moveq	r7, #0
 800a438:	eba0 0008 	sub.w	r0, r0, r8
 800a43c:	443b      	add	r3, r7
 800a43e:	4407      	add	r7, r0
 800a440:	f047 0701 	orr.w	r7, r7, #1
 800a444:	45ab      	cmp	fp, r5
 800a446:	f8ca 3000 	str.w	r3, [sl]
 800a44a:	f8c8 7004 	str.w	r7, [r8, #4]
 800a44e:	d0c4      	beq.n	800a3da <_malloc_r+0x322>
 800a450:	2e0f      	cmp	r6, #15
 800a452:	d810      	bhi.n	800a476 <_malloc_r+0x3be>
 800a454:	2301      	movs	r3, #1
 800a456:	f8c8 3004 	str.w	r3, [r8, #4]
 800a45a:	68ab      	ldr	r3, [r5, #8]
 800a45c:	685a      	ldr	r2, [r3, #4]
 800a45e:	f022 0203 	bic.w	r2, r2, #3
 800a462:	4294      	cmp	r4, r2
 800a464:	eba2 0304 	sub.w	r3, r2, r4
 800a468:	d801      	bhi.n	800a46e <_malloc_r+0x3b6>
 800a46a:	2b0f      	cmp	r3, #15
 800a46c:	dc1a      	bgt.n	800a4a4 <_malloc_r+0x3ec>
 800a46e:	4648      	mov	r0, r9
 800a470:	f7fb fb94 	bl	8005b9c <__malloc_unlock>
 800a474:	e62d      	b.n	800a0d2 <_malloc_r+0x1a>
 800a476:	f8db 3004 	ldr.w	r3, [fp, #4]
 800a47a:	3e0c      	subs	r6, #12
 800a47c:	f026 0607 	bic.w	r6, r6, #7
 800a480:	f003 0301 	and.w	r3, r3, #1
 800a484:	4333      	orrs	r3, r6
 800a486:	f8cb 3004 	str.w	r3, [fp, #4]
 800a48a:	eb0b 0306 	add.w	r3, fp, r6
 800a48e:	2205      	movs	r2, #5
 800a490:	2e0f      	cmp	r6, #15
 800a492:	605a      	str	r2, [r3, #4]
 800a494:	609a      	str	r2, [r3, #8]
 800a496:	d9a0      	bls.n	800a3da <_malloc_r+0x322>
 800a498:	f10b 0108 	add.w	r1, fp, #8
 800a49c:	4648      	mov	r0, r9
 800a49e:	f001 f839 	bl	800b514 <_free_r>
 800a4a2:	e79a      	b.n	800a3da <_malloc_r+0x322>
 800a4a4:	68ae      	ldr	r6, [r5, #8]
 800a4a6:	f044 0201 	orr.w	r2, r4, #1
 800a4aa:	4434      	add	r4, r6
 800a4ac:	f043 0301 	orr.w	r3, r3, #1
 800a4b0:	6072      	str	r2, [r6, #4]
 800a4b2:	60ac      	str	r4, [r5, #8]
 800a4b4:	6063      	str	r3, [r4, #4]
 800a4b6:	e631      	b.n	800a11c <_malloc_r+0x64>
 800a4b8:	200013c4 	.word	0x200013c4
 800a4bc:	20000510 	.word	0x20000510
 800a4c0:	00000080 	.word	0x00000080
 800a4c4:	20001394 	.word	0x20001394
 800a4c8:	0000007f 	.word	0x0000007f
 800a4cc:	200013bc 	.word	0x200013bc
 800a4d0:	200013c0 	.word	0x200013c0

0800a4d4 <memcpy>:
 800a4d4:	b510      	push	{r4, lr}
 800a4d6:	1e43      	subs	r3, r0, #1
 800a4d8:	440a      	add	r2, r1
 800a4da:	4291      	cmp	r1, r2
 800a4dc:	d100      	bne.n	800a4e0 <memcpy+0xc>
 800a4de:	bd10      	pop	{r4, pc}
 800a4e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a4e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a4e8:	e7f7      	b.n	800a4da <memcpy+0x6>

0800a4ea <memset>:
 800a4ea:	4402      	add	r2, r0
 800a4ec:	4603      	mov	r3, r0
 800a4ee:	4293      	cmp	r3, r2
 800a4f0:	d100      	bne.n	800a4f4 <memset+0xa>
 800a4f2:	4770      	bx	lr
 800a4f4:	f803 1b01 	strb.w	r1, [r3], #1
 800a4f8:	e7f9      	b.n	800a4ee <memset+0x4>

0800a4fa <strcasecmp>:
 800a4fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4fc:	4606      	mov	r6, r0
 800a4fe:	460f      	mov	r7, r1
 800a500:	f816 4b01 	ldrb.w	r4, [r6], #1
 800a504:	f001 fa3c 	bl	800b980 <__locale_ctype_ptr>
 800a508:	4420      	add	r0, r4
 800a50a:	f817 5b01 	ldrb.w	r5, [r7], #1
 800a50e:	7843      	ldrb	r3, [r0, #1]
 800a510:	f003 0303 	and.w	r3, r3, #3
 800a514:	2b01      	cmp	r3, #1
 800a516:	bf08      	it	eq
 800a518:	3420      	addeq	r4, #32
 800a51a:	f001 fa31 	bl	800b980 <__locale_ctype_ptr>
 800a51e:	4428      	add	r0, r5
 800a520:	7843      	ldrb	r3, [r0, #1]
 800a522:	f003 0303 	and.w	r3, r3, #3
 800a526:	2b01      	cmp	r3, #1
 800a528:	bf08      	it	eq
 800a52a:	3520      	addeq	r5, #32
 800a52c:	1b60      	subs	r0, r4, r5
 800a52e:	d101      	bne.n	800a534 <strcasecmp+0x3a>
 800a530:	2d00      	cmp	r5, #0
 800a532:	d1e5      	bne.n	800a500 <strcasecmp+0x6>
 800a534:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a536 <strchr>:
 800a536:	b2c9      	uxtb	r1, r1
 800a538:	4603      	mov	r3, r0
 800a53a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a53e:	b11a      	cbz	r2, 800a548 <strchr+0x12>
 800a540:	4291      	cmp	r1, r2
 800a542:	d1f9      	bne.n	800a538 <strchr+0x2>
 800a544:	4618      	mov	r0, r3
 800a546:	4770      	bx	lr
 800a548:	2900      	cmp	r1, #0
 800a54a:	bf0c      	ite	eq
 800a54c:	4618      	moveq	r0, r3
 800a54e:	2000      	movne	r0, #0
 800a550:	4770      	bx	lr

0800a552 <__sprint_r>:
 800a552:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a556:	6893      	ldr	r3, [r2, #8]
 800a558:	4680      	mov	r8, r0
 800a55a:	460f      	mov	r7, r1
 800a55c:	4614      	mov	r4, r2
 800a55e:	b91b      	cbnz	r3, 800a568 <__sprint_r+0x16>
 800a560:	6053      	str	r3, [r2, #4]
 800a562:	4618      	mov	r0, r3
 800a564:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a568:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800a56a:	049d      	lsls	r5, r3, #18
 800a56c:	d523      	bpl.n	800a5b6 <__sprint_r+0x64>
 800a56e:	6815      	ldr	r5, [r2, #0]
 800a570:	68a0      	ldr	r0, [r4, #8]
 800a572:	3508      	adds	r5, #8
 800a574:	b920      	cbnz	r0, 800a580 <__sprint_r+0x2e>
 800a576:	2300      	movs	r3, #0
 800a578:	60a3      	str	r3, [r4, #8]
 800a57a:	6063      	str	r3, [r4, #4]
 800a57c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a580:	f855 6c04 	ldr.w	r6, [r5, #-4]
 800a584:	f855 bc08 	ldr.w	fp, [r5, #-8]
 800a588:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800a58c:	f04f 0900 	mov.w	r9, #0
 800a590:	45ca      	cmp	sl, r9
 800a592:	dc05      	bgt.n	800a5a0 <__sprint_r+0x4e>
 800a594:	68a3      	ldr	r3, [r4, #8]
 800a596:	f026 0603 	bic.w	r6, r6, #3
 800a59a:	1b9e      	subs	r6, r3, r6
 800a59c:	60a6      	str	r6, [r4, #8]
 800a59e:	e7e7      	b.n	800a570 <__sprint_r+0x1e>
 800a5a0:	463a      	mov	r2, r7
 800a5a2:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800a5a6:	4640      	mov	r0, r8
 800a5a8:	f000 ff35 	bl	800b416 <_fputwc_r>
 800a5ac:	1c43      	adds	r3, r0, #1
 800a5ae:	d0e2      	beq.n	800a576 <__sprint_r+0x24>
 800a5b0:	f109 0901 	add.w	r9, r9, #1
 800a5b4:	e7ec      	b.n	800a590 <__sprint_r+0x3e>
 800a5b6:	f001 f869 	bl	800b68c <__sfvwrite_r>
 800a5ba:	e7dc      	b.n	800a576 <__sprint_r+0x24>

0800a5bc <_vfiprintf_r>:
 800a5bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5c0:	460f      	mov	r7, r1
 800a5c2:	b0ab      	sub	sp, #172	; 0xac
 800a5c4:	4615      	mov	r5, r2
 800a5c6:	461e      	mov	r6, r3
 800a5c8:	461c      	mov	r4, r3
 800a5ca:	4682      	mov	sl, r0
 800a5cc:	b118      	cbz	r0, 800a5d6 <_vfiprintf_r+0x1a>
 800a5ce:	6983      	ldr	r3, [r0, #24]
 800a5d0:	b90b      	cbnz	r3, 800a5d6 <_vfiprintf_r+0x1a>
 800a5d2:	f000 fe5f 	bl	800b294 <__sinit>
 800a5d6:	4b95      	ldr	r3, [pc, #596]	; (800a82c <_vfiprintf_r+0x270>)
 800a5d8:	429f      	cmp	r7, r3
 800a5da:	d12c      	bne.n	800a636 <_vfiprintf_r+0x7a>
 800a5dc:	f8da 7004 	ldr.w	r7, [sl, #4]
 800a5e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a5e2:	07d8      	lsls	r0, r3, #31
 800a5e4:	d405      	bmi.n	800a5f2 <_vfiprintf_r+0x36>
 800a5e6:	89bb      	ldrh	r3, [r7, #12]
 800a5e8:	0599      	lsls	r1, r3, #22
 800a5ea:	d402      	bmi.n	800a5f2 <_vfiprintf_r+0x36>
 800a5ec:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a5ee:	f001 f9d7 	bl	800b9a0 <__retarget_lock_acquire_recursive>
 800a5f2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a5f6:	049a      	lsls	r2, r3, #18
 800a5f8:	d406      	bmi.n	800a608 <_vfiprintf_r+0x4c>
 800a5fa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a5fe:	81bb      	strh	r3, [r7, #12]
 800a600:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a602:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a606:	667b      	str	r3, [r7, #100]	; 0x64
 800a608:	89bb      	ldrh	r3, [r7, #12]
 800a60a:	071b      	lsls	r3, r3, #28
 800a60c:	d501      	bpl.n	800a612 <_vfiprintf_r+0x56>
 800a60e:	693b      	ldr	r3, [r7, #16]
 800a610:	b9eb      	cbnz	r3, 800a64e <_vfiprintf_r+0x92>
 800a612:	4639      	mov	r1, r7
 800a614:	4650      	mov	r0, sl
 800a616:	f000 fca1 	bl	800af5c <__swsetup_r>
 800a61a:	b1c0      	cbz	r0, 800a64e <_vfiprintf_r+0x92>
 800a61c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a61e:	07d8      	lsls	r0, r3, #31
 800a620:	d405      	bmi.n	800a62e <_vfiprintf_r+0x72>
 800a622:	89bb      	ldrh	r3, [r7, #12]
 800a624:	0599      	lsls	r1, r3, #22
 800a626:	d402      	bmi.n	800a62e <_vfiprintf_r+0x72>
 800a628:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a62a:	f001 f9ba 	bl	800b9a2 <__retarget_lock_release_recursive>
 800a62e:	f04f 33ff 	mov.w	r3, #4294967295
 800a632:	9303      	str	r3, [sp, #12]
 800a634:	e023      	b.n	800a67e <_vfiprintf_r+0xc2>
 800a636:	4b7e      	ldr	r3, [pc, #504]	; (800a830 <_vfiprintf_r+0x274>)
 800a638:	429f      	cmp	r7, r3
 800a63a:	d102      	bne.n	800a642 <_vfiprintf_r+0x86>
 800a63c:	f8da 7008 	ldr.w	r7, [sl, #8]
 800a640:	e7ce      	b.n	800a5e0 <_vfiprintf_r+0x24>
 800a642:	4b7c      	ldr	r3, [pc, #496]	; (800a834 <_vfiprintf_r+0x278>)
 800a644:	429f      	cmp	r7, r3
 800a646:	bf08      	it	eq
 800a648:	f8da 700c 	ldreq.w	r7, [sl, #12]
 800a64c:	e7c8      	b.n	800a5e0 <_vfiprintf_r+0x24>
 800a64e:	89bb      	ldrh	r3, [r7, #12]
 800a650:	f003 021a 	and.w	r2, r3, #26
 800a654:	2a0a      	cmp	r2, #10
 800a656:	d116      	bne.n	800a686 <_vfiprintf_r+0xca>
 800a658:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800a65c:	2a00      	cmp	r2, #0
 800a65e:	db12      	blt.n	800a686 <_vfiprintf_r+0xca>
 800a660:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a662:	07d2      	lsls	r2, r2, #31
 800a664:	d404      	bmi.n	800a670 <_vfiprintf_r+0xb4>
 800a666:	059b      	lsls	r3, r3, #22
 800a668:	d402      	bmi.n	800a670 <_vfiprintf_r+0xb4>
 800a66a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a66c:	f001 f999 	bl	800b9a2 <__retarget_lock_release_recursive>
 800a670:	4633      	mov	r3, r6
 800a672:	462a      	mov	r2, r5
 800a674:	4639      	mov	r1, r7
 800a676:	4650      	mov	r0, sl
 800a678:	f000 fbf6 	bl	800ae68 <__sbprintf>
 800a67c:	9003      	str	r0, [sp, #12]
 800a67e:	9803      	ldr	r0, [sp, #12]
 800a680:	b02b      	add	sp, #172	; 0xac
 800a682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a686:	2300      	movs	r3, #0
 800a688:	ae1a      	add	r6, sp, #104	; 0x68
 800a68a:	960d      	str	r6, [sp, #52]	; 0x34
 800a68c:	930f      	str	r3, [sp, #60]	; 0x3c
 800a68e:	930e      	str	r3, [sp, #56]	; 0x38
 800a690:	9502      	str	r5, [sp, #8]
 800a692:	9306      	str	r3, [sp, #24]
 800a694:	9303      	str	r3, [sp, #12]
 800a696:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a69a:	4645      	mov	r5, r8
 800a69c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a6a0:	b10b      	cbz	r3, 800a6a6 <_vfiprintf_r+0xea>
 800a6a2:	2b25      	cmp	r3, #37	; 0x25
 800a6a4:	d146      	bne.n	800a734 <_vfiprintf_r+0x178>
 800a6a6:	9b02      	ldr	r3, [sp, #8]
 800a6a8:	ebb8 0903 	subs.w	r9, r8, r3
 800a6ac:	d00d      	beq.n	800a6ca <_vfiprintf_r+0x10e>
 800a6ae:	e886 0208 	stmia.w	r6, {r3, r9}
 800a6b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a6b4:	444b      	add	r3, r9
 800a6b6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a6b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a6ba:	3301      	adds	r3, #1
 800a6bc:	2b07      	cmp	r3, #7
 800a6be:	930e      	str	r3, [sp, #56]	; 0x38
 800a6c0:	dc3a      	bgt.n	800a738 <_vfiprintf_r+0x17c>
 800a6c2:	3608      	adds	r6, #8
 800a6c4:	9b03      	ldr	r3, [sp, #12]
 800a6c6:	444b      	add	r3, r9
 800a6c8:	9303      	str	r3, [sp, #12]
 800a6ca:	f898 3000 	ldrb.w	r3, [r8]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	f000 8388 	beq.w	800ade4 <_vfiprintf_r+0x828>
 800a6d4:	f04f 0300 	mov.w	r3, #0
 800a6d8:	2200      	movs	r2, #0
 800a6da:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 800a6de:	f04f 33ff 	mov.w	r3, #4294967295
 800a6e2:	4611      	mov	r1, r2
 800a6e4:	9301      	str	r3, [sp, #4]
 800a6e6:	9204      	str	r2, [sp, #16]
 800a6e8:	4693      	mov	fp, r2
 800a6ea:	f04f 0e0a 	mov.w	lr, #10
 800a6ee:	1c6b      	adds	r3, r5, #1
 800a6f0:	7828      	ldrb	r0, [r5, #0]
 800a6f2:	9302      	str	r3, [sp, #8]
 800a6f4:	2858      	cmp	r0, #88	; 0x58
 800a6f6:	f000 8165 	beq.w	800a9c4 <_vfiprintf_r+0x408>
 800a6fa:	dc49      	bgt.n	800a790 <_vfiprintf_r+0x1d4>
 800a6fc:	282e      	cmp	r0, #46	; 0x2e
 800a6fe:	f000 8193 	beq.w	800aa28 <_vfiprintf_r+0x46c>
 800a702:	dc2d      	bgt.n	800a760 <_vfiprintf_r+0x1a4>
 800a704:	282a      	cmp	r0, #42	; 0x2a
 800a706:	f000 8184 	beq.w	800aa12 <_vfiprintf_r+0x456>
 800a70a:	dc21      	bgt.n	800a750 <_vfiprintf_r+0x194>
 800a70c:	2820      	cmp	r0, #32
 800a70e:	f000 8178 	beq.w	800aa02 <_vfiprintf_r+0x446>
 800a712:	2823      	cmp	r0, #35	; 0x23
 800a714:	f000 817a 	beq.w	800aa0c <_vfiprintf_r+0x450>
 800a718:	b10a      	cbz	r2, 800a71e <_vfiprintf_r+0x162>
 800a71a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 800a71e:	2800      	cmp	r0, #0
 800a720:	f000 8360 	beq.w	800ade4 <_vfiprintf_r+0x828>
 800a724:	f04f 0300 	mov.w	r3, #0
 800a728:	f88d 0040 	strb.w	r0, [sp, #64]	; 0x40
 800a72c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 800a730:	46a0      	mov	r8, r4
 800a732:	e1b6      	b.n	800aaa2 <_vfiprintf_r+0x4e6>
 800a734:	46a8      	mov	r8, r5
 800a736:	e7b0      	b.n	800a69a <_vfiprintf_r+0xde>
 800a738:	aa0d      	add	r2, sp, #52	; 0x34
 800a73a:	4639      	mov	r1, r7
 800a73c:	4650      	mov	r0, sl
 800a73e:	f7ff ff08 	bl	800a552 <__sprint_r>
 800a742:	2800      	cmp	r0, #0
 800a744:	f040 832d 	bne.w	800ada2 <_vfiprintf_r+0x7e6>
 800a748:	ae1a      	add	r6, sp, #104	; 0x68
 800a74a:	e7bb      	b.n	800a6c4 <_vfiprintf_r+0x108>
 800a74c:	4604      	mov	r4, r0
 800a74e:	e15b      	b.n	800aa08 <_vfiprintf_r+0x44c>
 800a750:	282b      	cmp	r0, #43	; 0x2b
 800a752:	f000 8157 	beq.w	800aa04 <_vfiprintf_r+0x448>
 800a756:	282d      	cmp	r0, #45	; 0x2d
 800a758:	d1de      	bne.n	800a718 <_vfiprintf_r+0x15c>
 800a75a:	f04b 0b04 	orr.w	fp, fp, #4
 800a75e:	e153      	b.n	800aa08 <_vfiprintf_r+0x44c>
 800a760:	2839      	cmp	r0, #57	; 0x39
 800a762:	dc07      	bgt.n	800a774 <_vfiprintf_r+0x1b8>
 800a764:	2831      	cmp	r0, #49	; 0x31
 800a766:	f280 817d 	bge.w	800aa64 <_vfiprintf_r+0x4a8>
 800a76a:	2830      	cmp	r0, #48	; 0x30
 800a76c:	d1d4      	bne.n	800a718 <_vfiprintf_r+0x15c>
 800a76e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 800a772:	e149      	b.n	800aa08 <_vfiprintf_r+0x44c>
 800a774:	284f      	cmp	r0, #79	; 0x4f
 800a776:	f000 81c8 	beq.w	800ab0a <_vfiprintf_r+0x54e>
 800a77a:	2855      	cmp	r0, #85	; 0x55
 800a77c:	f000 8205 	beq.w	800ab8a <_vfiprintf_r+0x5ce>
 800a780:	2844      	cmp	r0, #68	; 0x44
 800a782:	d1c9      	bne.n	800a718 <_vfiprintf_r+0x15c>
 800a784:	b10a      	cbz	r2, 800a78a <_vfiprintf_r+0x1ce>
 800a786:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 800a78a:	f04b 0b10 	orr.w	fp, fp, #16
 800a78e:	e00f      	b.n	800a7b0 <_vfiprintf_r+0x1f4>
 800a790:	286e      	cmp	r0, #110	; 0x6e
 800a792:	f000 819a 	beq.w	800aaca <_vfiprintf_r+0x50e>
 800a796:	dc31      	bgt.n	800a7fc <_vfiprintf_r+0x240>
 800a798:	2868      	cmp	r0, #104	; 0x68
 800a79a:	f000 8173 	beq.w	800aa84 <_vfiprintf_r+0x4c8>
 800a79e:	dc1f      	bgt.n	800a7e0 <_vfiprintf_r+0x224>
 800a7a0:	2863      	cmp	r0, #99	; 0x63
 800a7a2:	f000 8175 	beq.w	800aa90 <_vfiprintf_r+0x4d4>
 800a7a6:	2864      	cmp	r0, #100	; 0x64
 800a7a8:	d1b6      	bne.n	800a718 <_vfiprintf_r+0x15c>
 800a7aa:	b10a      	cbz	r2, 800a7b0 <_vfiprintf_r+0x1f4>
 800a7ac:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 800a7b0:	f01b 0f20 	tst.w	fp, #32
 800a7b4:	f000 817b 	beq.w	800aaae <_vfiprintf_r+0x4f2>
 800a7b8:	3407      	adds	r4, #7
 800a7ba:	f024 0407 	bic.w	r4, r4, #7
 800a7be:	f104 0808 	add.w	r8, r4, #8
 800a7c2:	e9d4 4500 	ldrd	r4, r5, [r4]
 800a7c6:	2c00      	cmp	r4, #0
 800a7c8:	f175 0300 	sbcs.w	r3, r5, #0
 800a7cc:	da06      	bge.n	800a7dc <_vfiprintf_r+0x220>
 800a7ce:	4264      	negs	r4, r4
 800a7d0:	f04f 022d 	mov.w	r2, #45	; 0x2d
 800a7d4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800a7d8:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
 800a7dc:	2201      	movs	r2, #1
 800a7de:	e1a5      	b.n	800ab2c <_vfiprintf_r+0x570>
 800a7e0:	2869      	cmp	r0, #105	; 0x69
 800a7e2:	d0e2      	beq.n	800a7aa <_vfiprintf_r+0x1ee>
 800a7e4:	286c      	cmp	r0, #108	; 0x6c
 800a7e6:	d197      	bne.n	800a718 <_vfiprintf_r+0x15c>
 800a7e8:	9b02      	ldr	r3, [sp, #8]
 800a7ea:	7818      	ldrb	r0, [r3, #0]
 800a7ec:	286c      	cmp	r0, #108	; 0x6c
 800a7ee:	f040 814c 	bne.w	800aa8a <_vfiprintf_r+0x4ce>
 800a7f2:	3301      	adds	r3, #1
 800a7f4:	9302      	str	r3, [sp, #8]
 800a7f6:	f04b 0b20 	orr.w	fp, fp, #32
 800a7fa:	e105      	b.n	800aa08 <_vfiprintf_r+0x44c>
 800a7fc:	2871      	cmp	r0, #113	; 0x71
 800a7fe:	d0fa      	beq.n	800a7f6 <_vfiprintf_r+0x23a>
 800a800:	dc1c      	bgt.n	800a83c <_vfiprintf_r+0x280>
 800a802:	286f      	cmp	r0, #111	; 0x6f
 800a804:	f000 8183 	beq.w	800ab0e <_vfiprintf_r+0x552>
 800a808:	2870      	cmp	r0, #112	; 0x70
 800a80a:	d185      	bne.n	800a718 <_vfiprintf_r+0x15c>
 800a80c:	2230      	movs	r2, #48	; 0x30
 800a80e:	f104 0804 	add.w	r8, r4, #4
 800a812:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
 800a816:	4b08      	ldr	r3, [pc, #32]	; (800a838 <_vfiprintf_r+0x27c>)
 800a818:	6824      	ldr	r4, [r4, #0]
 800a81a:	9306      	str	r3, [sp, #24]
 800a81c:	2278      	movs	r2, #120	; 0x78
 800a81e:	2500      	movs	r5, #0
 800a820:	f04b 0b02 	orr.w	fp, fp, #2
 800a824:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
 800a828:	2202      	movs	r2, #2
 800a82a:	e17b      	b.n	800ab24 <_vfiprintf_r+0x568>
 800a82c:	0800e890 	.word	0x0800e890
 800a830:	0800e8b0 	.word	0x0800e8b0
 800a834:	0800e870 	.word	0x0800e870
 800a838:	0800e83d 	.word	0x0800e83d
 800a83c:	2875      	cmp	r0, #117	; 0x75
 800a83e:	f000 81a6 	beq.w	800ab8e <_vfiprintf_r+0x5d2>
 800a842:	2878      	cmp	r0, #120	; 0x78
 800a844:	f000 81bc 	beq.w	800abc0 <_vfiprintf_r+0x604>
 800a848:	2873      	cmp	r0, #115	; 0x73
 800a84a:	f47f af65 	bne.w	800a718 <_vfiprintf_r+0x15c>
 800a84e:	f04f 0300 	mov.w	r3, #0
 800a852:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 800a856:	9b01      	ldr	r3, [sp, #4]
 800a858:	f8d4 9000 	ldr.w	r9, [r4]
 800a85c:	f104 0804 	add.w	r8, r4, #4
 800a860:	1c5c      	adds	r4, r3, #1
 800a862:	f000 818d 	beq.w	800ab80 <_vfiprintf_r+0x5c4>
 800a866:	461a      	mov	r2, r3
 800a868:	2100      	movs	r1, #0
 800a86a:	4648      	mov	r0, r9
 800a86c:	f7f5 fcb0 	bl	80001d0 <memchr>
 800a870:	2800      	cmp	r0, #0
 800a872:	f000 81fb 	beq.w	800ac6c <_vfiprintf_r+0x6b0>
 800a876:	eba0 0309 	sub.w	r3, r0, r9
 800a87a:	9301      	str	r3, [sp, #4]
 800a87c:	2500      	movs	r5, #0
 800a87e:	9b01      	ldr	r3, [sp, #4]
 800a880:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
 800a884:	42ab      	cmp	r3, r5
 800a886:	bfb8      	it	lt
 800a888:	462b      	movlt	r3, r5
 800a88a:	9305      	str	r3, [sp, #20]
 800a88c:	b10a      	cbz	r2, 800a892 <_vfiprintf_r+0x2d6>
 800a88e:	3301      	adds	r3, #1
 800a890:	9305      	str	r3, [sp, #20]
 800a892:	f01b 0302 	ands.w	r3, fp, #2
 800a896:	9307      	str	r3, [sp, #28]
 800a898:	bf1e      	ittt	ne
 800a89a:	9b05      	ldrne	r3, [sp, #20]
 800a89c:	3302      	addne	r3, #2
 800a89e:	9305      	strne	r3, [sp, #20]
 800a8a0:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 800a8a4:	9308      	str	r3, [sp, #32]
 800a8a6:	d114      	bne.n	800a8d2 <_vfiprintf_r+0x316>
 800a8a8:	9b04      	ldr	r3, [sp, #16]
 800a8aa:	9a05      	ldr	r2, [sp, #20]
 800a8ac:	1a9c      	subs	r4, r3, r2
 800a8ae:	2c00      	cmp	r4, #0
 800a8b0:	dd0f      	ble.n	800a8d2 <_vfiprintf_r+0x316>
 800a8b2:	4bad      	ldr	r3, [pc, #692]	; (800ab68 <_vfiprintf_r+0x5ac>)
 800a8b4:	6033      	str	r3, [r6, #0]
 800a8b6:	2c10      	cmp	r4, #16
 800a8b8:	f300 81da 	bgt.w	800ac70 <_vfiprintf_r+0x6b4>
 800a8bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a8be:	6074      	str	r4, [r6, #4]
 800a8c0:	4414      	add	r4, r2
 800a8c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a8c4:	940f      	str	r4, [sp, #60]	; 0x3c
 800a8c6:	3201      	adds	r2, #1
 800a8c8:	2a07      	cmp	r2, #7
 800a8ca:	920e      	str	r2, [sp, #56]	; 0x38
 800a8cc:	f300 81e9 	bgt.w	800aca2 <_vfiprintf_r+0x6e6>
 800a8d0:	3608      	adds	r6, #8
 800a8d2:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
 800a8d6:	b172      	cbz	r2, 800a8f6 <_vfiprintf_r+0x33a>
 800a8d8:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
 800a8dc:	6032      	str	r2, [r6, #0]
 800a8de:	2201      	movs	r2, #1
 800a8e0:	6072      	str	r2, [r6, #4]
 800a8e2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a8e4:	3201      	adds	r2, #1
 800a8e6:	920f      	str	r2, [sp, #60]	; 0x3c
 800a8e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a8ea:	3201      	adds	r2, #1
 800a8ec:	2a07      	cmp	r2, #7
 800a8ee:	920e      	str	r2, [sp, #56]	; 0x38
 800a8f0:	f300 81e0 	bgt.w	800acb4 <_vfiprintf_r+0x6f8>
 800a8f4:	3608      	adds	r6, #8
 800a8f6:	9b07      	ldr	r3, [sp, #28]
 800a8f8:	b16b      	cbz	r3, 800a916 <_vfiprintf_r+0x35a>
 800a8fa:	aa0c      	add	r2, sp, #48	; 0x30
 800a8fc:	6032      	str	r2, [r6, #0]
 800a8fe:	2202      	movs	r2, #2
 800a900:	6072      	str	r2, [r6, #4]
 800a902:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a904:	3202      	adds	r2, #2
 800a906:	920f      	str	r2, [sp, #60]	; 0x3c
 800a908:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a90a:	3201      	adds	r2, #1
 800a90c:	2a07      	cmp	r2, #7
 800a90e:	920e      	str	r2, [sp, #56]	; 0x38
 800a910:	f300 81d9 	bgt.w	800acc6 <_vfiprintf_r+0x70a>
 800a914:	3608      	adds	r6, #8
 800a916:	9b08      	ldr	r3, [sp, #32]
 800a918:	2b80      	cmp	r3, #128	; 0x80
 800a91a:	d114      	bne.n	800a946 <_vfiprintf_r+0x38a>
 800a91c:	9b04      	ldr	r3, [sp, #16]
 800a91e:	9a05      	ldr	r2, [sp, #20]
 800a920:	1a9c      	subs	r4, r3, r2
 800a922:	2c00      	cmp	r4, #0
 800a924:	dd0f      	ble.n	800a946 <_vfiprintf_r+0x38a>
 800a926:	4b91      	ldr	r3, [pc, #580]	; (800ab6c <_vfiprintf_r+0x5b0>)
 800a928:	6033      	str	r3, [r6, #0]
 800a92a:	2c10      	cmp	r4, #16
 800a92c:	f300 81d4 	bgt.w	800acd8 <_vfiprintf_r+0x71c>
 800a930:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a932:	6074      	str	r4, [r6, #4]
 800a934:	4414      	add	r4, r2
 800a936:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a938:	940f      	str	r4, [sp, #60]	; 0x3c
 800a93a:	3201      	adds	r2, #1
 800a93c:	2a07      	cmp	r2, #7
 800a93e:	920e      	str	r2, [sp, #56]	; 0x38
 800a940:	f300 81e2 	bgt.w	800ad08 <_vfiprintf_r+0x74c>
 800a944:	3608      	adds	r6, #8
 800a946:	9b01      	ldr	r3, [sp, #4]
 800a948:	1aec      	subs	r4, r5, r3
 800a94a:	2c00      	cmp	r4, #0
 800a94c:	dd10      	ble.n	800a970 <_vfiprintf_r+0x3b4>
 800a94e:	4d87      	ldr	r5, [pc, #540]	; (800ab6c <_vfiprintf_r+0x5b0>)
 800a950:	2310      	movs	r3, #16
 800a952:	2c10      	cmp	r4, #16
 800a954:	6035      	str	r5, [r6, #0]
 800a956:	f300 81e0 	bgt.w	800ad1a <_vfiprintf_r+0x75e>
 800a95a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a95c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a95e:	6074      	str	r4, [r6, #4]
 800a960:	3201      	adds	r2, #1
 800a962:	4404      	add	r4, r0
 800a964:	2a07      	cmp	r2, #7
 800a966:	940f      	str	r4, [sp, #60]	; 0x3c
 800a968:	920e      	str	r2, [sp, #56]	; 0x38
 800a96a:	f300 81ed 	bgt.w	800ad48 <_vfiprintf_r+0x78c>
 800a96e:	3608      	adds	r6, #8
 800a970:	9b01      	ldr	r3, [sp, #4]
 800a972:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a974:	f8c6 9000 	str.w	r9, [r6]
 800a978:	441a      	add	r2, r3
 800a97a:	920f      	str	r2, [sp, #60]	; 0x3c
 800a97c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a97e:	6073      	str	r3, [r6, #4]
 800a980:	3201      	adds	r2, #1
 800a982:	2a07      	cmp	r2, #7
 800a984:	920e      	str	r2, [sp, #56]	; 0x38
 800a986:	f300 81e7 	bgt.w	800ad58 <_vfiprintf_r+0x79c>
 800a98a:	f106 0208 	add.w	r2, r6, #8
 800a98e:	f01b 0f04 	tst.w	fp, #4
 800a992:	f040 81e9 	bne.w	800ad68 <_vfiprintf_r+0x7ac>
 800a996:	9b03      	ldr	r3, [sp, #12]
 800a998:	9a04      	ldr	r2, [sp, #16]
 800a99a:	9905      	ldr	r1, [sp, #20]
 800a99c:	428a      	cmp	r2, r1
 800a99e:	bfac      	ite	ge
 800a9a0:	189b      	addge	r3, r3, r2
 800a9a2:	185b      	addlt	r3, r3, r1
 800a9a4:	9303      	str	r3, [sp, #12]
 800a9a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a9a8:	b13b      	cbz	r3, 800a9ba <_vfiprintf_r+0x3fe>
 800a9aa:	aa0d      	add	r2, sp, #52	; 0x34
 800a9ac:	4639      	mov	r1, r7
 800a9ae:	4650      	mov	r0, sl
 800a9b0:	f7ff fdcf 	bl	800a552 <__sprint_r>
 800a9b4:	2800      	cmp	r0, #0
 800a9b6:	f040 81f4 	bne.w	800ada2 <_vfiprintf_r+0x7e6>
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	930e      	str	r3, [sp, #56]	; 0x38
 800a9be:	4644      	mov	r4, r8
 800a9c0:	ae1a      	add	r6, sp, #104	; 0x68
 800a9c2:	e668      	b.n	800a696 <_vfiprintf_r+0xda>
 800a9c4:	b10a      	cbz	r2, 800a9ca <_vfiprintf_r+0x40e>
 800a9c6:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 800a9ca:	4b69      	ldr	r3, [pc, #420]	; (800ab70 <_vfiprintf_r+0x5b4>)
 800a9cc:	9306      	str	r3, [sp, #24]
 800a9ce:	f01b 0f20 	tst.w	fp, #32
 800a9d2:	f000 80fa 	beq.w	800abca <_vfiprintf_r+0x60e>
 800a9d6:	3407      	adds	r4, #7
 800a9d8:	f024 0407 	bic.w	r4, r4, #7
 800a9dc:	f104 0808 	add.w	r8, r4, #8
 800a9e0:	e9d4 4500 	ldrd	r4, r5, [r4]
 800a9e4:	f01b 0f01 	tst.w	fp, #1
 800a9e8:	f43f af1e 	beq.w	800a828 <_vfiprintf_r+0x26c>
 800a9ec:	ea54 0305 	orrs.w	r3, r4, r5
 800a9f0:	bf1f      	itttt	ne
 800a9f2:	2230      	movne	r2, #48	; 0x30
 800a9f4:	f88d 2030 	strbne.w	r2, [sp, #48]	; 0x30
 800a9f8:	f88d 0031 	strbne.w	r0, [sp, #49]	; 0x31
 800a9fc:	f04b 0b02 	orrne.w	fp, fp, #2
 800aa00:	e712      	b.n	800a828 <_vfiprintf_r+0x26c>
 800aa02:	b909      	cbnz	r1, 800aa08 <_vfiprintf_r+0x44c>
 800aa04:	2201      	movs	r2, #1
 800aa06:	4601      	mov	r1, r0
 800aa08:	9d02      	ldr	r5, [sp, #8]
 800aa0a:	e670      	b.n	800a6ee <_vfiprintf_r+0x132>
 800aa0c:	f04b 0b01 	orr.w	fp, fp, #1
 800aa10:	e7fa      	b.n	800aa08 <_vfiprintf_r+0x44c>
 800aa12:	6823      	ldr	r3, [r4, #0]
 800aa14:	9304      	str	r3, [sp, #16]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	f104 0004 	add.w	r0, r4, #4
 800aa1c:	f6bf ae96 	bge.w	800a74c <_vfiprintf_r+0x190>
 800aa20:	425b      	negs	r3, r3
 800aa22:	9304      	str	r3, [sp, #16]
 800aa24:	4604      	mov	r4, r0
 800aa26:	e698      	b.n	800a75a <_vfiprintf_r+0x19e>
 800aa28:	9b02      	ldr	r3, [sp, #8]
 800aa2a:	7818      	ldrb	r0, [r3, #0]
 800aa2c:	282a      	cmp	r0, #42	; 0x2a
 800aa2e:	f103 0501 	add.w	r5, r3, #1
 800aa32:	d010      	beq.n	800aa56 <_vfiprintf_r+0x49a>
 800aa34:	2300      	movs	r3, #0
 800aa36:	9301      	str	r3, [sp, #4]
 800aa38:	9502      	str	r5, [sp, #8]
 800aa3a:	f1a0 0530 	sub.w	r5, r0, #48	; 0x30
 800aa3e:	2d09      	cmp	r5, #9
 800aa40:	f63f ae58 	bhi.w	800a6f4 <_vfiprintf_r+0x138>
 800aa44:	9b01      	ldr	r3, [sp, #4]
 800aa46:	fb0e 5303 	mla	r3, lr, r3, r5
 800aa4a:	9301      	str	r3, [sp, #4]
 800aa4c:	9b02      	ldr	r3, [sp, #8]
 800aa4e:	f813 0b01 	ldrb.w	r0, [r3], #1
 800aa52:	9302      	str	r3, [sp, #8]
 800aa54:	e7f1      	b.n	800aa3a <_vfiprintf_r+0x47e>
 800aa56:	6820      	ldr	r0, [r4, #0]
 800aa58:	9502      	str	r5, [sp, #8]
 800aa5a:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800aa5e:	9301      	str	r3, [sp, #4]
 800aa60:	3404      	adds	r4, #4
 800aa62:	e7d1      	b.n	800aa08 <_vfiprintf_r+0x44c>
 800aa64:	2300      	movs	r3, #0
 800aa66:	9304      	str	r3, [sp, #16]
 800aa68:	9b04      	ldr	r3, [sp, #16]
 800aa6a:	3830      	subs	r0, #48	; 0x30
 800aa6c:	fb0e 0303 	mla	r3, lr, r3, r0
 800aa70:	9304      	str	r3, [sp, #16]
 800aa72:	9b02      	ldr	r3, [sp, #8]
 800aa74:	f813 0b01 	ldrb.w	r0, [r3], #1
 800aa78:	9302      	str	r3, [sp, #8]
 800aa7a:	f1a0 0530 	sub.w	r5, r0, #48	; 0x30
 800aa7e:	2d09      	cmp	r5, #9
 800aa80:	d9f2      	bls.n	800aa68 <_vfiprintf_r+0x4ac>
 800aa82:	e637      	b.n	800a6f4 <_vfiprintf_r+0x138>
 800aa84:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
 800aa88:	e7be      	b.n	800aa08 <_vfiprintf_r+0x44c>
 800aa8a:	f04b 0b10 	orr.w	fp, fp, #16
 800aa8e:	e7bb      	b.n	800aa08 <_vfiprintf_r+0x44c>
 800aa90:	6822      	ldr	r2, [r4, #0]
 800aa92:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
 800aa96:	f04f 0300 	mov.w	r3, #0
 800aa9a:	f104 0804 	add.w	r8, r4, #4
 800aa9e:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 800aaa2:	2301      	movs	r3, #1
 800aaa4:	9301      	str	r3, [sp, #4]
 800aaa6:	2500      	movs	r5, #0
 800aaa8:	f10d 0940 	add.w	r9, sp, #64	; 0x40
 800aaac:	e6e7      	b.n	800a87e <_vfiprintf_r+0x2c2>
 800aaae:	f01b 0f10 	tst.w	fp, #16
 800aab2:	f104 0804 	add.w	r8, r4, #4
 800aab6:	d002      	beq.n	800aabe <_vfiprintf_r+0x502>
 800aab8:	6824      	ldr	r4, [r4, #0]
 800aaba:	17e5      	asrs	r5, r4, #31
 800aabc:	e683      	b.n	800a7c6 <_vfiprintf_r+0x20a>
 800aabe:	6824      	ldr	r4, [r4, #0]
 800aac0:	f01b 0f40 	tst.w	fp, #64	; 0x40
 800aac4:	bf18      	it	ne
 800aac6:	b224      	sxthne	r4, r4
 800aac8:	e7f7      	b.n	800aaba <_vfiprintf_r+0x4fe>
 800aaca:	b10a      	cbz	r2, 800aad0 <_vfiprintf_r+0x514>
 800aacc:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 800aad0:	f01b 0f20 	tst.w	fp, #32
 800aad4:	f104 0204 	add.w	r2, r4, #4
 800aad8:	d008      	beq.n	800aaec <_vfiprintf_r+0x530>
 800aada:	9903      	ldr	r1, [sp, #12]
 800aadc:	6823      	ldr	r3, [r4, #0]
 800aade:	17cd      	asrs	r5, r1, #31
 800aae0:	4608      	mov	r0, r1
 800aae2:	4629      	mov	r1, r5
 800aae4:	e9c3 0100 	strd	r0, r1, [r3]
 800aae8:	4614      	mov	r4, r2
 800aaea:	e5d4      	b.n	800a696 <_vfiprintf_r+0xda>
 800aaec:	f01b 0f10 	tst.w	fp, #16
 800aaf0:	d003      	beq.n	800aafa <_vfiprintf_r+0x53e>
 800aaf2:	6823      	ldr	r3, [r4, #0]
 800aaf4:	9903      	ldr	r1, [sp, #12]
 800aaf6:	6019      	str	r1, [r3, #0]
 800aaf8:	e7f6      	b.n	800aae8 <_vfiprintf_r+0x52c>
 800aafa:	f01b 0f40 	tst.w	fp, #64	; 0x40
 800aafe:	d0f8      	beq.n	800aaf2 <_vfiprintf_r+0x536>
 800ab00:	6823      	ldr	r3, [r4, #0]
 800ab02:	f8bd 100c 	ldrh.w	r1, [sp, #12]
 800ab06:	8019      	strh	r1, [r3, #0]
 800ab08:	e7ee      	b.n	800aae8 <_vfiprintf_r+0x52c>
 800ab0a:	f04b 0b10 	orr.w	fp, fp, #16
 800ab0e:	f01b 0220 	ands.w	r2, fp, #32
 800ab12:	d021      	beq.n	800ab58 <_vfiprintf_r+0x59c>
 800ab14:	3407      	adds	r4, #7
 800ab16:	f024 0407 	bic.w	r4, r4, #7
 800ab1a:	f104 0808 	add.w	r8, r4, #8
 800ab1e:	e9d4 4500 	ldrd	r4, r5, [r4]
 800ab22:	2200      	movs	r2, #0
 800ab24:	f04f 0300 	mov.w	r3, #0
 800ab28:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 800ab2c:	9b01      	ldr	r3, [sp, #4]
 800ab2e:	3301      	adds	r3, #1
 800ab30:	f000 8165 	beq.w	800adfe <_vfiprintf_r+0x842>
 800ab34:	f02b 0380 	bic.w	r3, fp, #128	; 0x80
 800ab38:	9305      	str	r3, [sp, #20]
 800ab3a:	ea54 0305 	orrs.w	r3, r4, r5
 800ab3e:	f040 8164 	bne.w	800ae0a <_vfiprintf_r+0x84e>
 800ab42:	9b01      	ldr	r3, [sp, #4]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	f000 8084 	beq.w	800ac52 <_vfiprintf_r+0x696>
 800ab4a:	2a01      	cmp	r2, #1
 800ab4c:	d050      	beq.n	800abf0 <_vfiprintf_r+0x634>
 800ab4e:	2a02      	cmp	r2, #2
 800ab50:	d06b      	beq.n	800ac2a <_vfiprintf_r+0x66e>
 800ab52:	2400      	movs	r4, #0
 800ab54:	2500      	movs	r5, #0
 800ab56:	e15e      	b.n	800ae16 <_vfiprintf_r+0x85a>
 800ab58:	f01b 0110 	ands.w	r1, fp, #16
 800ab5c:	f104 0804 	add.w	r8, r4, #4
 800ab60:	d008      	beq.n	800ab74 <_vfiprintf_r+0x5b8>
 800ab62:	6824      	ldr	r4, [r4, #0]
 800ab64:	2500      	movs	r5, #0
 800ab66:	e7dd      	b.n	800ab24 <_vfiprintf_r+0x568>
 800ab68:	0800e84e 	.word	0x0800e84e
 800ab6c:	0800e85e 	.word	0x0800e85e
 800ab70:	0800e82c 	.word	0x0800e82c
 800ab74:	f01b 0240 	ands.w	r2, fp, #64	; 0x40
 800ab78:	d0f3      	beq.n	800ab62 <_vfiprintf_r+0x5a6>
 800ab7a:	8824      	ldrh	r4, [r4, #0]
 800ab7c:	2500      	movs	r5, #0
 800ab7e:	e7d0      	b.n	800ab22 <_vfiprintf_r+0x566>
 800ab80:	4648      	mov	r0, r9
 800ab82:	f7f5 fb75 	bl	8000270 <strlen>
 800ab86:	9001      	str	r0, [sp, #4]
 800ab88:	e678      	b.n	800a87c <_vfiprintf_r+0x2c0>
 800ab8a:	f04b 0b10 	orr.w	fp, fp, #16
 800ab8e:	f01b 0f20 	tst.w	fp, #32
 800ab92:	d008      	beq.n	800aba6 <_vfiprintf_r+0x5ea>
 800ab94:	3407      	adds	r4, #7
 800ab96:	f024 0407 	bic.w	r4, r4, #7
 800ab9a:	f104 0808 	add.w	r8, r4, #8
 800ab9e:	e9d4 4500 	ldrd	r4, r5, [r4]
 800aba2:	2201      	movs	r2, #1
 800aba4:	e7be      	b.n	800ab24 <_vfiprintf_r+0x568>
 800aba6:	f01b 0f10 	tst.w	fp, #16
 800abaa:	f104 0804 	add.w	r8, r4, #4
 800abae:	d001      	beq.n	800abb4 <_vfiprintf_r+0x5f8>
 800abb0:	6824      	ldr	r4, [r4, #0]
 800abb2:	e003      	b.n	800abbc <_vfiprintf_r+0x600>
 800abb4:	f01b 0f40 	tst.w	fp, #64	; 0x40
 800abb8:	d0fa      	beq.n	800abb0 <_vfiprintf_r+0x5f4>
 800abba:	8824      	ldrh	r4, [r4, #0]
 800abbc:	2500      	movs	r5, #0
 800abbe:	e7f0      	b.n	800aba2 <_vfiprintf_r+0x5e6>
 800abc0:	b10a      	cbz	r2, 800abc6 <_vfiprintf_r+0x60a>
 800abc2:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
 800abc6:	4ba6      	ldr	r3, [pc, #664]	; (800ae60 <_vfiprintf_r+0x8a4>)
 800abc8:	e700      	b.n	800a9cc <_vfiprintf_r+0x410>
 800abca:	f01b 0f10 	tst.w	fp, #16
 800abce:	f104 0804 	add.w	r8, r4, #4
 800abd2:	d001      	beq.n	800abd8 <_vfiprintf_r+0x61c>
 800abd4:	6824      	ldr	r4, [r4, #0]
 800abd6:	e003      	b.n	800abe0 <_vfiprintf_r+0x624>
 800abd8:	f01b 0f40 	tst.w	fp, #64	; 0x40
 800abdc:	d0fa      	beq.n	800abd4 <_vfiprintf_r+0x618>
 800abde:	8824      	ldrh	r4, [r4, #0]
 800abe0:	2500      	movs	r5, #0
 800abe2:	e6ff      	b.n	800a9e4 <_vfiprintf_r+0x428>
 800abe4:	464b      	mov	r3, r9
 800abe6:	e117      	b.n	800ae18 <_vfiprintf_r+0x85c>
 800abe8:	2d00      	cmp	r5, #0
 800abea:	bf08      	it	eq
 800abec:	2c0a      	cmpeq	r4, #10
 800abee:	d205      	bcs.n	800abfc <_vfiprintf_r+0x640>
 800abf0:	f10d 09a8 	add.w	r9, sp, #168	; 0xa8
 800abf4:	3430      	adds	r4, #48	; 0x30
 800abf6:	f809 4d41 	strb.w	r4, [r9, #-65]!
 800abfa:	e128      	b.n	800ae4e <_vfiprintf_r+0x892>
 800abfc:	f10d 0968 	add.w	r9, sp, #104	; 0x68
 800ac00:	4620      	mov	r0, r4
 800ac02:	4629      	mov	r1, r5
 800ac04:	220a      	movs	r2, #10
 800ac06:	2300      	movs	r3, #0
 800ac08:	f7f6 f81a 	bl	8000c40 <__aeabi_uldivmod>
 800ac0c:	3230      	adds	r2, #48	; 0x30
 800ac0e:	f809 2d01 	strb.w	r2, [r9, #-1]!
 800ac12:	2300      	movs	r3, #0
 800ac14:	4620      	mov	r0, r4
 800ac16:	4629      	mov	r1, r5
 800ac18:	220a      	movs	r2, #10
 800ac1a:	f7f6 f811 	bl	8000c40 <__aeabi_uldivmod>
 800ac1e:	4604      	mov	r4, r0
 800ac20:	460d      	mov	r5, r1
 800ac22:	ea54 0305 	orrs.w	r3, r4, r5
 800ac26:	d1eb      	bne.n	800ac00 <_vfiprintf_r+0x644>
 800ac28:	e111      	b.n	800ae4e <_vfiprintf_r+0x892>
 800ac2a:	2400      	movs	r4, #0
 800ac2c:	2500      	movs	r5, #0
 800ac2e:	f10d 0968 	add.w	r9, sp, #104	; 0x68
 800ac32:	f004 030f 	and.w	r3, r4, #15
 800ac36:	9a06      	ldr	r2, [sp, #24]
 800ac38:	5cd3      	ldrb	r3, [r2, r3]
 800ac3a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800ac3e:	0923      	lsrs	r3, r4, #4
 800ac40:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800ac44:	092a      	lsrs	r2, r5, #4
 800ac46:	461c      	mov	r4, r3
 800ac48:	4615      	mov	r5, r2
 800ac4a:	ea54 0305 	orrs.w	r3, r4, r5
 800ac4e:	d1f0      	bne.n	800ac32 <_vfiprintf_r+0x676>
 800ac50:	e0fd      	b.n	800ae4e <_vfiprintf_r+0x892>
 800ac52:	b942      	cbnz	r2, 800ac66 <_vfiprintf_r+0x6aa>
 800ac54:	f01b 0f01 	tst.w	fp, #1
 800ac58:	d005      	beq.n	800ac66 <_vfiprintf_r+0x6aa>
 800ac5a:	f10d 09a8 	add.w	r9, sp, #168	; 0xa8
 800ac5e:	2330      	movs	r3, #48	; 0x30
 800ac60:	f809 3d41 	strb.w	r3, [r9, #-65]!
 800ac64:	e0f3      	b.n	800ae4e <_vfiprintf_r+0x892>
 800ac66:	f10d 0968 	add.w	r9, sp, #104	; 0x68
 800ac6a:	e0f0      	b.n	800ae4e <_vfiprintf_r+0x892>
 800ac6c:	4605      	mov	r5, r0
 800ac6e:	e606      	b.n	800a87e <_vfiprintf_r+0x2c2>
 800ac70:	2210      	movs	r2, #16
 800ac72:	6072      	str	r2, [r6, #4]
 800ac74:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ac76:	3210      	adds	r2, #16
 800ac78:	920f      	str	r2, [sp, #60]	; 0x3c
 800ac7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac7c:	3201      	adds	r2, #1
 800ac7e:	2a07      	cmp	r2, #7
 800ac80:	920e      	str	r2, [sp, #56]	; 0x38
 800ac82:	dc02      	bgt.n	800ac8a <_vfiprintf_r+0x6ce>
 800ac84:	3608      	adds	r6, #8
 800ac86:	3c10      	subs	r4, #16
 800ac88:	e614      	b.n	800a8b4 <_vfiprintf_r+0x2f8>
 800ac8a:	aa0d      	add	r2, sp, #52	; 0x34
 800ac8c:	4639      	mov	r1, r7
 800ac8e:	4650      	mov	r0, sl
 800ac90:	9309      	str	r3, [sp, #36]	; 0x24
 800ac92:	f7ff fc5e 	bl	800a552 <__sprint_r>
 800ac96:	2800      	cmp	r0, #0
 800ac98:	f040 8083 	bne.w	800ada2 <_vfiprintf_r+0x7e6>
 800ac9c:	ae1a      	add	r6, sp, #104	; 0x68
 800ac9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aca0:	e7f1      	b.n	800ac86 <_vfiprintf_r+0x6ca>
 800aca2:	aa0d      	add	r2, sp, #52	; 0x34
 800aca4:	4639      	mov	r1, r7
 800aca6:	4650      	mov	r0, sl
 800aca8:	f7ff fc53 	bl	800a552 <__sprint_r>
 800acac:	2800      	cmp	r0, #0
 800acae:	d178      	bne.n	800ada2 <_vfiprintf_r+0x7e6>
 800acb0:	ae1a      	add	r6, sp, #104	; 0x68
 800acb2:	e60e      	b.n	800a8d2 <_vfiprintf_r+0x316>
 800acb4:	aa0d      	add	r2, sp, #52	; 0x34
 800acb6:	4639      	mov	r1, r7
 800acb8:	4650      	mov	r0, sl
 800acba:	f7ff fc4a 	bl	800a552 <__sprint_r>
 800acbe:	2800      	cmp	r0, #0
 800acc0:	d16f      	bne.n	800ada2 <_vfiprintf_r+0x7e6>
 800acc2:	ae1a      	add	r6, sp, #104	; 0x68
 800acc4:	e617      	b.n	800a8f6 <_vfiprintf_r+0x33a>
 800acc6:	aa0d      	add	r2, sp, #52	; 0x34
 800acc8:	4639      	mov	r1, r7
 800acca:	4650      	mov	r0, sl
 800accc:	f7ff fc41 	bl	800a552 <__sprint_r>
 800acd0:	2800      	cmp	r0, #0
 800acd2:	d166      	bne.n	800ada2 <_vfiprintf_r+0x7e6>
 800acd4:	ae1a      	add	r6, sp, #104	; 0x68
 800acd6:	e61e      	b.n	800a916 <_vfiprintf_r+0x35a>
 800acd8:	2210      	movs	r2, #16
 800acda:	6072      	str	r2, [r6, #4]
 800acdc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800acde:	3210      	adds	r2, #16
 800ace0:	920f      	str	r2, [sp, #60]	; 0x3c
 800ace2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ace4:	3201      	adds	r2, #1
 800ace6:	2a07      	cmp	r2, #7
 800ace8:	920e      	str	r2, [sp, #56]	; 0x38
 800acea:	dc02      	bgt.n	800acf2 <_vfiprintf_r+0x736>
 800acec:	3608      	adds	r6, #8
 800acee:	3c10      	subs	r4, #16
 800acf0:	e61a      	b.n	800a928 <_vfiprintf_r+0x36c>
 800acf2:	aa0d      	add	r2, sp, #52	; 0x34
 800acf4:	4639      	mov	r1, r7
 800acf6:	4650      	mov	r0, sl
 800acf8:	9307      	str	r3, [sp, #28]
 800acfa:	f7ff fc2a 	bl	800a552 <__sprint_r>
 800acfe:	2800      	cmp	r0, #0
 800ad00:	d14f      	bne.n	800ada2 <_vfiprintf_r+0x7e6>
 800ad02:	ae1a      	add	r6, sp, #104	; 0x68
 800ad04:	9b07      	ldr	r3, [sp, #28]
 800ad06:	e7f2      	b.n	800acee <_vfiprintf_r+0x732>
 800ad08:	aa0d      	add	r2, sp, #52	; 0x34
 800ad0a:	4639      	mov	r1, r7
 800ad0c:	4650      	mov	r0, sl
 800ad0e:	f7ff fc20 	bl	800a552 <__sprint_r>
 800ad12:	2800      	cmp	r0, #0
 800ad14:	d145      	bne.n	800ada2 <_vfiprintf_r+0x7e6>
 800ad16:	ae1a      	add	r6, sp, #104	; 0x68
 800ad18:	e615      	b.n	800a946 <_vfiprintf_r+0x38a>
 800ad1a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ad1c:	6073      	str	r3, [r6, #4]
 800ad1e:	3210      	adds	r2, #16
 800ad20:	920f      	str	r2, [sp, #60]	; 0x3c
 800ad22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ad24:	3201      	adds	r2, #1
 800ad26:	2a07      	cmp	r2, #7
 800ad28:	920e      	str	r2, [sp, #56]	; 0x38
 800ad2a:	dc02      	bgt.n	800ad32 <_vfiprintf_r+0x776>
 800ad2c:	3608      	adds	r6, #8
 800ad2e:	3c10      	subs	r4, #16
 800ad30:	e60f      	b.n	800a952 <_vfiprintf_r+0x396>
 800ad32:	aa0d      	add	r2, sp, #52	; 0x34
 800ad34:	4639      	mov	r1, r7
 800ad36:	4650      	mov	r0, sl
 800ad38:	9307      	str	r3, [sp, #28]
 800ad3a:	f7ff fc0a 	bl	800a552 <__sprint_r>
 800ad3e:	2800      	cmp	r0, #0
 800ad40:	d12f      	bne.n	800ada2 <_vfiprintf_r+0x7e6>
 800ad42:	ae1a      	add	r6, sp, #104	; 0x68
 800ad44:	9b07      	ldr	r3, [sp, #28]
 800ad46:	e7f2      	b.n	800ad2e <_vfiprintf_r+0x772>
 800ad48:	aa0d      	add	r2, sp, #52	; 0x34
 800ad4a:	4639      	mov	r1, r7
 800ad4c:	4650      	mov	r0, sl
 800ad4e:	f7ff fc00 	bl	800a552 <__sprint_r>
 800ad52:	bb30      	cbnz	r0, 800ada2 <_vfiprintf_r+0x7e6>
 800ad54:	ae1a      	add	r6, sp, #104	; 0x68
 800ad56:	e60b      	b.n	800a970 <_vfiprintf_r+0x3b4>
 800ad58:	aa0d      	add	r2, sp, #52	; 0x34
 800ad5a:	4639      	mov	r1, r7
 800ad5c:	4650      	mov	r0, sl
 800ad5e:	f7ff fbf8 	bl	800a552 <__sprint_r>
 800ad62:	b9f0      	cbnz	r0, 800ada2 <_vfiprintf_r+0x7e6>
 800ad64:	aa1a      	add	r2, sp, #104	; 0x68
 800ad66:	e612      	b.n	800a98e <_vfiprintf_r+0x3d2>
 800ad68:	9b04      	ldr	r3, [sp, #16]
 800ad6a:	9905      	ldr	r1, [sp, #20]
 800ad6c:	1a5c      	subs	r4, r3, r1
 800ad6e:	2c00      	cmp	r4, #0
 800ad70:	f77f ae11 	ble.w	800a996 <_vfiprintf_r+0x3da>
 800ad74:	4d3b      	ldr	r5, [pc, #236]	; (800ae64 <_vfiprintf_r+0x8a8>)
 800ad76:	2610      	movs	r6, #16
 800ad78:	2c10      	cmp	r4, #16
 800ad7a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ad7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ad7e:	6015      	str	r5, [r2, #0]
 800ad80:	dc1d      	bgt.n	800adbe <_vfiprintf_r+0x802>
 800ad82:	3301      	adds	r3, #1
 800ad84:	6054      	str	r4, [r2, #4]
 800ad86:	2b07      	cmp	r3, #7
 800ad88:	440c      	add	r4, r1
 800ad8a:	940f      	str	r4, [sp, #60]	; 0x3c
 800ad8c:	930e      	str	r3, [sp, #56]	; 0x38
 800ad8e:	f77f ae02 	ble.w	800a996 <_vfiprintf_r+0x3da>
 800ad92:	aa0d      	add	r2, sp, #52	; 0x34
 800ad94:	4639      	mov	r1, r7
 800ad96:	4650      	mov	r0, sl
 800ad98:	f7ff fbdb 	bl	800a552 <__sprint_r>
 800ad9c:	2800      	cmp	r0, #0
 800ad9e:	f43f adfa 	beq.w	800a996 <_vfiprintf_r+0x3da>
 800ada2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ada4:	07d9      	lsls	r1, r3, #31
 800ada6:	d405      	bmi.n	800adb4 <_vfiprintf_r+0x7f8>
 800ada8:	89bb      	ldrh	r3, [r7, #12]
 800adaa:	059a      	lsls	r2, r3, #22
 800adac:	d402      	bmi.n	800adb4 <_vfiprintf_r+0x7f8>
 800adae:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800adb0:	f000 fdf7 	bl	800b9a2 <__retarget_lock_release_recursive>
 800adb4:	89bb      	ldrh	r3, [r7, #12]
 800adb6:	065b      	lsls	r3, r3, #25
 800adb8:	f57f ac61 	bpl.w	800a67e <_vfiprintf_r+0xc2>
 800adbc:	e437      	b.n	800a62e <_vfiprintf_r+0x72>
 800adbe:	3301      	adds	r3, #1
 800adc0:	3110      	adds	r1, #16
 800adc2:	2b07      	cmp	r3, #7
 800adc4:	6056      	str	r6, [r2, #4]
 800adc6:	910f      	str	r1, [sp, #60]	; 0x3c
 800adc8:	930e      	str	r3, [sp, #56]	; 0x38
 800adca:	dc02      	bgt.n	800add2 <_vfiprintf_r+0x816>
 800adcc:	3208      	adds	r2, #8
 800adce:	3c10      	subs	r4, #16
 800add0:	e7d2      	b.n	800ad78 <_vfiprintf_r+0x7bc>
 800add2:	aa0d      	add	r2, sp, #52	; 0x34
 800add4:	4639      	mov	r1, r7
 800add6:	4650      	mov	r0, sl
 800add8:	f7ff fbbb 	bl	800a552 <__sprint_r>
 800addc:	2800      	cmp	r0, #0
 800adde:	d1e0      	bne.n	800ada2 <_vfiprintf_r+0x7e6>
 800ade0:	aa1a      	add	r2, sp, #104	; 0x68
 800ade2:	e7f4      	b.n	800adce <_vfiprintf_r+0x812>
 800ade4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ade6:	b913      	cbnz	r3, 800adee <_vfiprintf_r+0x832>
 800ade8:	2300      	movs	r3, #0
 800adea:	930e      	str	r3, [sp, #56]	; 0x38
 800adec:	e7d9      	b.n	800ada2 <_vfiprintf_r+0x7e6>
 800adee:	aa0d      	add	r2, sp, #52	; 0x34
 800adf0:	4639      	mov	r1, r7
 800adf2:	4650      	mov	r0, sl
 800adf4:	f7ff fbad 	bl	800a552 <__sprint_r>
 800adf8:	2800      	cmp	r0, #0
 800adfa:	d0f5      	beq.n	800ade8 <_vfiprintf_r+0x82c>
 800adfc:	e7d1      	b.n	800ada2 <_vfiprintf_r+0x7e6>
 800adfe:	ea54 0305 	orrs.w	r3, r4, r5
 800ae02:	f8cd b014 	str.w	fp, [sp, #20]
 800ae06:	f43f aea0 	beq.w	800ab4a <_vfiprintf_r+0x58e>
 800ae0a:	2a01      	cmp	r2, #1
 800ae0c:	f43f aeec 	beq.w	800abe8 <_vfiprintf_r+0x62c>
 800ae10:	2a02      	cmp	r2, #2
 800ae12:	f43f af0c 	beq.w	800ac2e <_vfiprintf_r+0x672>
 800ae16:	ab1a      	add	r3, sp, #104	; 0x68
 800ae18:	08e1      	lsrs	r1, r4, #3
 800ae1a:	ea41 7145 	orr.w	r1, r1, r5, lsl #29
 800ae1e:	08e8      	lsrs	r0, r5, #3
 800ae20:	f004 0207 	and.w	r2, r4, #7
 800ae24:	4605      	mov	r5, r0
 800ae26:	460c      	mov	r4, r1
 800ae28:	3230      	adds	r2, #48	; 0x30
 800ae2a:	ea54 0105 	orrs.w	r1, r4, r5
 800ae2e:	f103 39ff 	add.w	r9, r3, #4294967295
 800ae32:	f803 2c01 	strb.w	r2, [r3, #-1]
 800ae36:	f47f aed5 	bne.w	800abe4 <_vfiprintf_r+0x628>
 800ae3a:	9905      	ldr	r1, [sp, #20]
 800ae3c:	07c8      	lsls	r0, r1, #31
 800ae3e:	d506      	bpl.n	800ae4e <_vfiprintf_r+0x892>
 800ae40:	2a30      	cmp	r2, #48	; 0x30
 800ae42:	d004      	beq.n	800ae4e <_vfiprintf_r+0x892>
 800ae44:	2230      	movs	r2, #48	; 0x30
 800ae46:	f809 2c01 	strb.w	r2, [r9, #-1]
 800ae4a:	f1a3 0902 	sub.w	r9, r3, #2
 800ae4e:	ab1a      	add	r3, sp, #104	; 0x68
 800ae50:	eba3 0309 	sub.w	r3, r3, r9
 800ae54:	9d01      	ldr	r5, [sp, #4]
 800ae56:	f8dd b014 	ldr.w	fp, [sp, #20]
 800ae5a:	9301      	str	r3, [sp, #4]
 800ae5c:	e50f      	b.n	800a87e <_vfiprintf_r+0x2c2>
 800ae5e:	bf00      	nop
 800ae60:	0800e83d 	.word	0x0800e83d
 800ae64:	0800e84e 	.word	0x0800e84e

0800ae68 <__sbprintf>:
 800ae68:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae6a:	460c      	mov	r4, r1
 800ae6c:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800ae70:	461f      	mov	r7, r3
 800ae72:	8989      	ldrh	r1, [r1, #12]
 800ae74:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae76:	9319      	str	r3, [sp, #100]	; 0x64
 800ae78:	89e3      	ldrh	r3, [r4, #14]
 800ae7a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ae7e:	f021 0102 	bic.w	r1, r1, #2
 800ae82:	6a23      	ldr	r3, [r4, #32]
 800ae84:	f8ad 100c 	strh.w	r1, [sp, #12]
 800ae88:	9308      	str	r3, [sp, #32]
 800ae8a:	a91a      	add	r1, sp, #104	; 0x68
 800ae8c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ae8e:	930a      	str	r3, [sp, #40]	; 0x28
 800ae90:	4615      	mov	r5, r2
 800ae92:	2300      	movs	r3, #0
 800ae94:	4606      	mov	r6, r0
 800ae96:	9100      	str	r1, [sp, #0]
 800ae98:	9104      	str	r1, [sp, #16]
 800ae9a:	a816      	add	r0, sp, #88	; 0x58
 800ae9c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800aea0:	9102      	str	r1, [sp, #8]
 800aea2:	9105      	str	r1, [sp, #20]
 800aea4:	9306      	str	r3, [sp, #24]
 800aea6:	f000 fd79 	bl	800b99c <__retarget_lock_init_recursive>
 800aeaa:	462a      	mov	r2, r5
 800aeac:	463b      	mov	r3, r7
 800aeae:	4669      	mov	r1, sp
 800aeb0:	4630      	mov	r0, r6
 800aeb2:	f7ff fb83 	bl	800a5bc <_vfiprintf_r>
 800aeb6:	1e05      	subs	r5, r0, #0
 800aeb8:	db07      	blt.n	800aeca <__sbprintf+0x62>
 800aeba:	4669      	mov	r1, sp
 800aebc:	4630      	mov	r0, r6
 800aebe:	f000 f955 	bl	800b16c <_fflush_r>
 800aec2:	2800      	cmp	r0, #0
 800aec4:	bf18      	it	ne
 800aec6:	f04f 35ff 	movne.w	r5, #4294967295
 800aeca:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800aece:	9816      	ldr	r0, [sp, #88]	; 0x58
 800aed0:	065b      	lsls	r3, r3, #25
 800aed2:	bf42      	ittt	mi
 800aed4:	89a3      	ldrhmi	r3, [r4, #12]
 800aed6:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800aeda:	81a3      	strhmi	r3, [r4, #12]
 800aedc:	f000 fd5f 	bl	800b99e <__retarget_lock_close_recursive>
 800aee0:	4628      	mov	r0, r5
 800aee2:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800aee6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800aee8 <_vsnprintf_r>:
 800aee8:	b530      	push	{r4, r5, lr}
 800aeea:	1e14      	subs	r4, r2, #0
 800aeec:	4605      	mov	r5, r0
 800aeee:	b09b      	sub	sp, #108	; 0x6c
 800aef0:	4618      	mov	r0, r3
 800aef2:	da05      	bge.n	800af00 <_vsnprintf_r+0x18>
 800aef4:	238b      	movs	r3, #139	; 0x8b
 800aef6:	602b      	str	r3, [r5, #0]
 800aef8:	f04f 30ff 	mov.w	r0, #4294967295
 800aefc:	b01b      	add	sp, #108	; 0x6c
 800aefe:	bd30      	pop	{r4, r5, pc}
 800af00:	f44f 7302 	mov.w	r3, #520	; 0x208
 800af04:	f8ad 300c 	strh.w	r3, [sp, #12]
 800af08:	bf14      	ite	ne
 800af0a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800af0e:	4623      	moveq	r3, r4
 800af10:	9302      	str	r3, [sp, #8]
 800af12:	9305      	str	r3, [sp, #20]
 800af14:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800af18:	9100      	str	r1, [sp, #0]
 800af1a:	9104      	str	r1, [sp, #16]
 800af1c:	f8ad 300e 	strh.w	r3, [sp, #14]
 800af20:	4602      	mov	r2, r0
 800af22:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800af24:	4669      	mov	r1, sp
 800af26:	4628      	mov	r0, r5
 800af28:	f000 ffde 	bl	800bee8 <_svfprintf_r>
 800af2c:	1c43      	adds	r3, r0, #1
 800af2e:	bfbc      	itt	lt
 800af30:	238b      	movlt	r3, #139	; 0x8b
 800af32:	602b      	strlt	r3, [r5, #0]
 800af34:	2c00      	cmp	r4, #0
 800af36:	d0e1      	beq.n	800aefc <_vsnprintf_r+0x14>
 800af38:	9b00      	ldr	r3, [sp, #0]
 800af3a:	2200      	movs	r2, #0
 800af3c:	701a      	strb	r2, [r3, #0]
 800af3e:	e7dd      	b.n	800aefc <_vsnprintf_r+0x14>

0800af40 <vsnprintf>:
 800af40:	b507      	push	{r0, r1, r2, lr}
 800af42:	9300      	str	r3, [sp, #0]
 800af44:	4613      	mov	r3, r2
 800af46:	460a      	mov	r2, r1
 800af48:	4601      	mov	r1, r0
 800af4a:	4803      	ldr	r0, [pc, #12]	; (800af58 <vsnprintf+0x18>)
 800af4c:	6800      	ldr	r0, [r0, #0]
 800af4e:	f7ff ffcb 	bl	800aee8 <_vsnprintf_r>
 800af52:	b003      	add	sp, #12
 800af54:	f85d fb04 	ldr.w	pc, [sp], #4
 800af58:	20000014 	.word	0x20000014

0800af5c <__swsetup_r>:
 800af5c:	4b32      	ldr	r3, [pc, #200]	; (800b028 <__swsetup_r+0xcc>)
 800af5e:	b570      	push	{r4, r5, r6, lr}
 800af60:	681d      	ldr	r5, [r3, #0]
 800af62:	4606      	mov	r6, r0
 800af64:	460c      	mov	r4, r1
 800af66:	b125      	cbz	r5, 800af72 <__swsetup_r+0x16>
 800af68:	69ab      	ldr	r3, [r5, #24]
 800af6a:	b913      	cbnz	r3, 800af72 <__swsetup_r+0x16>
 800af6c:	4628      	mov	r0, r5
 800af6e:	f000 f991 	bl	800b294 <__sinit>
 800af72:	4b2e      	ldr	r3, [pc, #184]	; (800b02c <__swsetup_r+0xd0>)
 800af74:	429c      	cmp	r4, r3
 800af76:	d10f      	bne.n	800af98 <__swsetup_r+0x3c>
 800af78:	686c      	ldr	r4, [r5, #4]
 800af7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af7e:	b29a      	uxth	r2, r3
 800af80:	0715      	lsls	r5, r2, #28
 800af82:	d42c      	bmi.n	800afde <__swsetup_r+0x82>
 800af84:	06d0      	lsls	r0, r2, #27
 800af86:	d411      	bmi.n	800afac <__swsetup_r+0x50>
 800af88:	2209      	movs	r2, #9
 800af8a:	6032      	str	r2, [r6, #0]
 800af8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af90:	81a3      	strh	r3, [r4, #12]
 800af92:	f04f 30ff 	mov.w	r0, #4294967295
 800af96:	bd70      	pop	{r4, r5, r6, pc}
 800af98:	4b25      	ldr	r3, [pc, #148]	; (800b030 <__swsetup_r+0xd4>)
 800af9a:	429c      	cmp	r4, r3
 800af9c:	d101      	bne.n	800afa2 <__swsetup_r+0x46>
 800af9e:	68ac      	ldr	r4, [r5, #8]
 800afa0:	e7eb      	b.n	800af7a <__swsetup_r+0x1e>
 800afa2:	4b24      	ldr	r3, [pc, #144]	; (800b034 <__swsetup_r+0xd8>)
 800afa4:	429c      	cmp	r4, r3
 800afa6:	bf08      	it	eq
 800afa8:	68ec      	ldreq	r4, [r5, #12]
 800afaa:	e7e6      	b.n	800af7a <__swsetup_r+0x1e>
 800afac:	0751      	lsls	r1, r2, #29
 800afae:	d512      	bpl.n	800afd6 <__swsetup_r+0x7a>
 800afb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800afb2:	b141      	cbz	r1, 800afc6 <__swsetup_r+0x6a>
 800afb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800afb8:	4299      	cmp	r1, r3
 800afba:	d002      	beq.n	800afc2 <__swsetup_r+0x66>
 800afbc:	4630      	mov	r0, r6
 800afbe:	f000 faa9 	bl	800b514 <_free_r>
 800afc2:	2300      	movs	r3, #0
 800afc4:	6363      	str	r3, [r4, #52]	; 0x34
 800afc6:	89a3      	ldrh	r3, [r4, #12]
 800afc8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800afcc:	81a3      	strh	r3, [r4, #12]
 800afce:	2300      	movs	r3, #0
 800afd0:	6063      	str	r3, [r4, #4]
 800afd2:	6923      	ldr	r3, [r4, #16]
 800afd4:	6023      	str	r3, [r4, #0]
 800afd6:	89a3      	ldrh	r3, [r4, #12]
 800afd8:	f043 0308 	orr.w	r3, r3, #8
 800afdc:	81a3      	strh	r3, [r4, #12]
 800afde:	6923      	ldr	r3, [r4, #16]
 800afe0:	b94b      	cbnz	r3, 800aff6 <__swsetup_r+0x9a>
 800afe2:	89a3      	ldrh	r3, [r4, #12]
 800afe4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800afe8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800afec:	d003      	beq.n	800aff6 <__swsetup_r+0x9a>
 800afee:	4621      	mov	r1, r4
 800aff0:	4630      	mov	r0, r6
 800aff2:	f000 fd03 	bl	800b9fc <__smakebuf_r>
 800aff6:	89a2      	ldrh	r2, [r4, #12]
 800aff8:	f012 0301 	ands.w	r3, r2, #1
 800affc:	d00c      	beq.n	800b018 <__swsetup_r+0xbc>
 800affe:	2300      	movs	r3, #0
 800b000:	60a3      	str	r3, [r4, #8]
 800b002:	6963      	ldr	r3, [r4, #20]
 800b004:	425b      	negs	r3, r3
 800b006:	61a3      	str	r3, [r4, #24]
 800b008:	6923      	ldr	r3, [r4, #16]
 800b00a:	b953      	cbnz	r3, 800b022 <__swsetup_r+0xc6>
 800b00c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b010:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800b014:	d1ba      	bne.n	800af8c <__swsetup_r+0x30>
 800b016:	bd70      	pop	{r4, r5, r6, pc}
 800b018:	0792      	lsls	r2, r2, #30
 800b01a:	bf58      	it	pl
 800b01c:	6963      	ldrpl	r3, [r4, #20]
 800b01e:	60a3      	str	r3, [r4, #8]
 800b020:	e7f2      	b.n	800b008 <__swsetup_r+0xac>
 800b022:	2000      	movs	r0, #0
 800b024:	e7f7      	b.n	800b016 <__swsetup_r+0xba>
 800b026:	bf00      	nop
 800b028:	20000014 	.word	0x20000014
 800b02c:	0800e890 	.word	0x0800e890
 800b030:	0800e8b0 	.word	0x0800e8b0
 800b034:	0800e870 	.word	0x0800e870

0800b038 <abort>:
 800b038:	b508      	push	{r3, lr}
 800b03a:	2006      	movs	r0, #6
 800b03c:	f000 fef2 	bl	800be24 <raise>
 800b040:	2001      	movs	r0, #1
 800b042:	f7fe ff1b 	bl	8009e7c <_exit>
	...

0800b048 <__sflush_r>:
 800b048:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b04c:	b293      	uxth	r3, r2
 800b04e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b052:	4605      	mov	r5, r0
 800b054:	0718      	lsls	r0, r3, #28
 800b056:	460c      	mov	r4, r1
 800b058:	d461      	bmi.n	800b11e <__sflush_r+0xd6>
 800b05a:	684b      	ldr	r3, [r1, #4]
 800b05c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b060:	2b00      	cmp	r3, #0
 800b062:	818a      	strh	r2, [r1, #12]
 800b064:	dc05      	bgt.n	800b072 <__sflush_r+0x2a>
 800b066:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b068:	2b00      	cmp	r3, #0
 800b06a:	dc02      	bgt.n	800b072 <__sflush_r+0x2a>
 800b06c:	2000      	movs	r0, #0
 800b06e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b072:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b074:	2e00      	cmp	r6, #0
 800b076:	d0f9      	beq.n	800b06c <__sflush_r+0x24>
 800b078:	2300      	movs	r3, #0
 800b07a:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b07e:	682f      	ldr	r7, [r5, #0]
 800b080:	602b      	str	r3, [r5, #0]
 800b082:	d037      	beq.n	800b0f4 <__sflush_r+0xac>
 800b084:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b086:	89a3      	ldrh	r3, [r4, #12]
 800b088:	075a      	lsls	r2, r3, #29
 800b08a:	d505      	bpl.n	800b098 <__sflush_r+0x50>
 800b08c:	6863      	ldr	r3, [r4, #4]
 800b08e:	1ac0      	subs	r0, r0, r3
 800b090:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b092:	b10b      	cbz	r3, 800b098 <__sflush_r+0x50>
 800b094:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b096:	1ac0      	subs	r0, r0, r3
 800b098:	2300      	movs	r3, #0
 800b09a:	4602      	mov	r2, r0
 800b09c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b09e:	6a21      	ldr	r1, [r4, #32]
 800b0a0:	4628      	mov	r0, r5
 800b0a2:	47b0      	blx	r6
 800b0a4:	1c43      	adds	r3, r0, #1
 800b0a6:	89a3      	ldrh	r3, [r4, #12]
 800b0a8:	d106      	bne.n	800b0b8 <__sflush_r+0x70>
 800b0aa:	6829      	ldr	r1, [r5, #0]
 800b0ac:	291d      	cmp	r1, #29
 800b0ae:	d84f      	bhi.n	800b150 <__sflush_r+0x108>
 800b0b0:	4a2d      	ldr	r2, [pc, #180]	; (800b168 <__sflush_r+0x120>)
 800b0b2:	40ca      	lsrs	r2, r1
 800b0b4:	07d6      	lsls	r6, r2, #31
 800b0b6:	d54b      	bpl.n	800b150 <__sflush_r+0x108>
 800b0b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b0bc:	b21b      	sxth	r3, r3
 800b0be:	2200      	movs	r2, #0
 800b0c0:	6062      	str	r2, [r4, #4]
 800b0c2:	04d9      	lsls	r1, r3, #19
 800b0c4:	6922      	ldr	r2, [r4, #16]
 800b0c6:	81a3      	strh	r3, [r4, #12]
 800b0c8:	6022      	str	r2, [r4, #0]
 800b0ca:	d504      	bpl.n	800b0d6 <__sflush_r+0x8e>
 800b0cc:	1c42      	adds	r2, r0, #1
 800b0ce:	d101      	bne.n	800b0d4 <__sflush_r+0x8c>
 800b0d0:	682b      	ldr	r3, [r5, #0]
 800b0d2:	b903      	cbnz	r3, 800b0d6 <__sflush_r+0x8e>
 800b0d4:	6560      	str	r0, [r4, #84]	; 0x54
 800b0d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b0d8:	602f      	str	r7, [r5, #0]
 800b0da:	2900      	cmp	r1, #0
 800b0dc:	d0c6      	beq.n	800b06c <__sflush_r+0x24>
 800b0de:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b0e2:	4299      	cmp	r1, r3
 800b0e4:	d002      	beq.n	800b0ec <__sflush_r+0xa4>
 800b0e6:	4628      	mov	r0, r5
 800b0e8:	f000 fa14 	bl	800b514 <_free_r>
 800b0ec:	2000      	movs	r0, #0
 800b0ee:	6360      	str	r0, [r4, #52]	; 0x34
 800b0f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0f4:	6a21      	ldr	r1, [r4, #32]
 800b0f6:	2301      	movs	r3, #1
 800b0f8:	4628      	mov	r0, r5
 800b0fa:	47b0      	blx	r6
 800b0fc:	1c41      	adds	r1, r0, #1
 800b0fe:	d1c2      	bne.n	800b086 <__sflush_r+0x3e>
 800b100:	682b      	ldr	r3, [r5, #0]
 800b102:	2b00      	cmp	r3, #0
 800b104:	d0bf      	beq.n	800b086 <__sflush_r+0x3e>
 800b106:	2b1d      	cmp	r3, #29
 800b108:	d001      	beq.n	800b10e <__sflush_r+0xc6>
 800b10a:	2b16      	cmp	r3, #22
 800b10c:	d101      	bne.n	800b112 <__sflush_r+0xca>
 800b10e:	602f      	str	r7, [r5, #0]
 800b110:	e7ac      	b.n	800b06c <__sflush_r+0x24>
 800b112:	89a3      	ldrh	r3, [r4, #12]
 800b114:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b118:	81a3      	strh	r3, [r4, #12]
 800b11a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b11e:	690f      	ldr	r7, [r1, #16]
 800b120:	2f00      	cmp	r7, #0
 800b122:	d0a3      	beq.n	800b06c <__sflush_r+0x24>
 800b124:	079b      	lsls	r3, r3, #30
 800b126:	680e      	ldr	r6, [r1, #0]
 800b128:	bf08      	it	eq
 800b12a:	694b      	ldreq	r3, [r1, #20]
 800b12c:	600f      	str	r7, [r1, #0]
 800b12e:	bf18      	it	ne
 800b130:	2300      	movne	r3, #0
 800b132:	eba6 0807 	sub.w	r8, r6, r7
 800b136:	608b      	str	r3, [r1, #8]
 800b138:	f1b8 0f00 	cmp.w	r8, #0
 800b13c:	dd96      	ble.n	800b06c <__sflush_r+0x24>
 800b13e:	4643      	mov	r3, r8
 800b140:	463a      	mov	r2, r7
 800b142:	6a21      	ldr	r1, [r4, #32]
 800b144:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b146:	4628      	mov	r0, r5
 800b148:	47b0      	blx	r6
 800b14a:	2800      	cmp	r0, #0
 800b14c:	dc07      	bgt.n	800b15e <__sflush_r+0x116>
 800b14e:	89a3      	ldrh	r3, [r4, #12]
 800b150:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b154:	81a3      	strh	r3, [r4, #12]
 800b156:	f04f 30ff 	mov.w	r0, #4294967295
 800b15a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b15e:	4407      	add	r7, r0
 800b160:	eba8 0800 	sub.w	r8, r8, r0
 800b164:	e7e8      	b.n	800b138 <__sflush_r+0xf0>
 800b166:	bf00      	nop
 800b168:	20400001 	.word	0x20400001

0800b16c <_fflush_r>:
 800b16c:	b538      	push	{r3, r4, r5, lr}
 800b16e:	690b      	ldr	r3, [r1, #16]
 800b170:	4605      	mov	r5, r0
 800b172:	460c      	mov	r4, r1
 800b174:	b913      	cbnz	r3, 800b17c <_fflush_r+0x10>
 800b176:	2500      	movs	r5, #0
 800b178:	4628      	mov	r0, r5
 800b17a:	bd38      	pop	{r3, r4, r5, pc}
 800b17c:	b118      	cbz	r0, 800b186 <_fflush_r+0x1a>
 800b17e:	6983      	ldr	r3, [r0, #24]
 800b180:	b90b      	cbnz	r3, 800b186 <_fflush_r+0x1a>
 800b182:	f000 f887 	bl	800b294 <__sinit>
 800b186:	4b14      	ldr	r3, [pc, #80]	; (800b1d8 <_fflush_r+0x6c>)
 800b188:	429c      	cmp	r4, r3
 800b18a:	d11b      	bne.n	800b1c4 <_fflush_r+0x58>
 800b18c:	686c      	ldr	r4, [r5, #4]
 800b18e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b192:	2b00      	cmp	r3, #0
 800b194:	d0ef      	beq.n	800b176 <_fflush_r+0xa>
 800b196:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b198:	07d0      	lsls	r0, r2, #31
 800b19a:	d404      	bmi.n	800b1a6 <_fflush_r+0x3a>
 800b19c:	0599      	lsls	r1, r3, #22
 800b19e:	d402      	bmi.n	800b1a6 <_fflush_r+0x3a>
 800b1a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b1a2:	f000 fbfd 	bl	800b9a0 <__retarget_lock_acquire_recursive>
 800b1a6:	4628      	mov	r0, r5
 800b1a8:	4621      	mov	r1, r4
 800b1aa:	f7ff ff4d 	bl	800b048 <__sflush_r>
 800b1ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b1b0:	07da      	lsls	r2, r3, #31
 800b1b2:	4605      	mov	r5, r0
 800b1b4:	d4e0      	bmi.n	800b178 <_fflush_r+0xc>
 800b1b6:	89a3      	ldrh	r3, [r4, #12]
 800b1b8:	059b      	lsls	r3, r3, #22
 800b1ba:	d4dd      	bmi.n	800b178 <_fflush_r+0xc>
 800b1bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b1be:	f000 fbf0 	bl	800b9a2 <__retarget_lock_release_recursive>
 800b1c2:	e7d9      	b.n	800b178 <_fflush_r+0xc>
 800b1c4:	4b05      	ldr	r3, [pc, #20]	; (800b1dc <_fflush_r+0x70>)
 800b1c6:	429c      	cmp	r4, r3
 800b1c8:	d101      	bne.n	800b1ce <_fflush_r+0x62>
 800b1ca:	68ac      	ldr	r4, [r5, #8]
 800b1cc:	e7df      	b.n	800b18e <_fflush_r+0x22>
 800b1ce:	4b04      	ldr	r3, [pc, #16]	; (800b1e0 <_fflush_r+0x74>)
 800b1d0:	429c      	cmp	r4, r3
 800b1d2:	bf08      	it	eq
 800b1d4:	68ec      	ldreq	r4, [r5, #12]
 800b1d6:	e7da      	b.n	800b18e <_fflush_r+0x22>
 800b1d8:	0800e890 	.word	0x0800e890
 800b1dc:	0800e8b0 	.word	0x0800e8b0
 800b1e0:	0800e870 	.word	0x0800e870

0800b1e4 <_cleanup_r>:
 800b1e4:	4901      	ldr	r1, [pc, #4]	; (800b1ec <_cleanup_r+0x8>)
 800b1e6:	f000 bb9f 	b.w	800b928 <_fwalk_reent>
 800b1ea:	bf00      	nop
 800b1ec:	0800dcb5 	.word	0x0800dcb5

0800b1f0 <std.isra.0>:
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	b510      	push	{r4, lr}
 800b1f4:	4604      	mov	r4, r0
 800b1f6:	6003      	str	r3, [r0, #0]
 800b1f8:	6043      	str	r3, [r0, #4]
 800b1fa:	6083      	str	r3, [r0, #8]
 800b1fc:	8181      	strh	r1, [r0, #12]
 800b1fe:	6643      	str	r3, [r0, #100]	; 0x64
 800b200:	81c2      	strh	r2, [r0, #14]
 800b202:	6103      	str	r3, [r0, #16]
 800b204:	6143      	str	r3, [r0, #20]
 800b206:	6183      	str	r3, [r0, #24]
 800b208:	4619      	mov	r1, r3
 800b20a:	2208      	movs	r2, #8
 800b20c:	305c      	adds	r0, #92	; 0x5c
 800b20e:	f7ff f96c 	bl	800a4ea <memset>
 800b212:	4b05      	ldr	r3, [pc, #20]	; (800b228 <std.isra.0+0x38>)
 800b214:	6263      	str	r3, [r4, #36]	; 0x24
 800b216:	4b05      	ldr	r3, [pc, #20]	; (800b22c <std.isra.0+0x3c>)
 800b218:	62a3      	str	r3, [r4, #40]	; 0x28
 800b21a:	4b05      	ldr	r3, [pc, #20]	; (800b230 <std.isra.0+0x40>)
 800b21c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b21e:	4b05      	ldr	r3, [pc, #20]	; (800b234 <std.isra.0+0x44>)
 800b220:	6224      	str	r4, [r4, #32]
 800b222:	6323      	str	r3, [r4, #48]	; 0x30
 800b224:	bd10      	pop	{r4, pc}
 800b226:	bf00      	nop
 800b228:	0800be5d 	.word	0x0800be5d
 800b22c:	0800be7f 	.word	0x0800be7f
 800b230:	0800beb7 	.word	0x0800beb7
 800b234:	0800bedb 	.word	0x0800bedb

0800b238 <__sfmoreglue>:
 800b238:	b570      	push	{r4, r5, r6, lr}
 800b23a:	1e4a      	subs	r2, r1, #1
 800b23c:	2568      	movs	r5, #104	; 0x68
 800b23e:	4355      	muls	r5, r2
 800b240:	460e      	mov	r6, r1
 800b242:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b246:	f7fe ff37 	bl	800a0b8 <_malloc_r>
 800b24a:	4604      	mov	r4, r0
 800b24c:	b140      	cbz	r0, 800b260 <__sfmoreglue+0x28>
 800b24e:	2100      	movs	r1, #0
 800b250:	e880 0042 	stmia.w	r0, {r1, r6}
 800b254:	300c      	adds	r0, #12
 800b256:	60a0      	str	r0, [r4, #8]
 800b258:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b25c:	f7ff f945 	bl	800a4ea <memset>
 800b260:	4620      	mov	r0, r4
 800b262:	bd70      	pop	{r4, r5, r6, pc}

0800b264 <__sfp_lock_acquire>:
 800b264:	4801      	ldr	r0, [pc, #4]	; (800b26c <__sfp_lock_acquire+0x8>)
 800b266:	f000 bb9b 	b.w	800b9a0 <__retarget_lock_acquire_recursive>
 800b26a:	bf00      	nop
 800b26c:	200018a0 	.word	0x200018a0

0800b270 <__sfp_lock_release>:
 800b270:	4801      	ldr	r0, [pc, #4]	; (800b278 <__sfp_lock_release+0x8>)
 800b272:	f000 bb96 	b.w	800b9a2 <__retarget_lock_release_recursive>
 800b276:	bf00      	nop
 800b278:	200018a0 	.word	0x200018a0

0800b27c <__sinit_lock_acquire>:
 800b27c:	4801      	ldr	r0, [pc, #4]	; (800b284 <__sinit_lock_acquire+0x8>)
 800b27e:	f000 bb8f 	b.w	800b9a0 <__retarget_lock_acquire_recursive>
 800b282:	bf00      	nop
 800b284:	2000189b 	.word	0x2000189b

0800b288 <__sinit_lock_release>:
 800b288:	4801      	ldr	r0, [pc, #4]	; (800b290 <__sinit_lock_release+0x8>)
 800b28a:	f000 bb8a 	b.w	800b9a2 <__retarget_lock_release_recursive>
 800b28e:	bf00      	nop
 800b290:	2000189b 	.word	0x2000189b

0800b294 <__sinit>:
 800b294:	b510      	push	{r4, lr}
 800b296:	4604      	mov	r4, r0
 800b298:	f7ff fff0 	bl	800b27c <__sinit_lock_acquire>
 800b29c:	69a3      	ldr	r3, [r4, #24]
 800b29e:	b11b      	cbz	r3, 800b2a8 <__sinit+0x14>
 800b2a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2a4:	f7ff bff0 	b.w	800b288 <__sinit_lock_release>
 800b2a8:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 800b2ac:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 800b2b0:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800b2b4:	4b12      	ldr	r3, [pc, #72]	; (800b300 <__sinit+0x6c>)
 800b2b6:	4a13      	ldr	r2, [pc, #76]	; (800b304 <__sinit+0x70>)
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	62a2      	str	r2, [r4, #40]	; 0x28
 800b2bc:	429c      	cmp	r4, r3
 800b2be:	bf04      	itt	eq
 800b2c0:	2301      	moveq	r3, #1
 800b2c2:	61a3      	streq	r3, [r4, #24]
 800b2c4:	4620      	mov	r0, r4
 800b2c6:	f000 f81f 	bl	800b308 <__sfp>
 800b2ca:	6060      	str	r0, [r4, #4]
 800b2cc:	4620      	mov	r0, r4
 800b2ce:	f000 f81b 	bl	800b308 <__sfp>
 800b2d2:	60a0      	str	r0, [r4, #8]
 800b2d4:	4620      	mov	r0, r4
 800b2d6:	f000 f817 	bl	800b308 <__sfp>
 800b2da:	2200      	movs	r2, #0
 800b2dc:	60e0      	str	r0, [r4, #12]
 800b2de:	2104      	movs	r1, #4
 800b2e0:	6860      	ldr	r0, [r4, #4]
 800b2e2:	f7ff ff85 	bl	800b1f0 <std.isra.0>
 800b2e6:	2201      	movs	r2, #1
 800b2e8:	2109      	movs	r1, #9
 800b2ea:	68a0      	ldr	r0, [r4, #8]
 800b2ec:	f7ff ff80 	bl	800b1f0 <std.isra.0>
 800b2f0:	2202      	movs	r2, #2
 800b2f2:	2112      	movs	r1, #18
 800b2f4:	68e0      	ldr	r0, [r4, #12]
 800b2f6:	f7ff ff7b 	bl	800b1f0 <std.isra.0>
 800b2fa:	2301      	movs	r3, #1
 800b2fc:	61a3      	str	r3, [r4, #24]
 800b2fe:	e7cf      	b.n	800b2a0 <__sinit+0xc>
 800b300:	0800e828 	.word	0x0800e828
 800b304:	0800b1e5 	.word	0x0800b1e5

0800b308 <__sfp>:
 800b308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b30a:	4607      	mov	r7, r0
 800b30c:	f7ff ffaa 	bl	800b264 <__sfp_lock_acquire>
 800b310:	4b1f      	ldr	r3, [pc, #124]	; (800b390 <__sfp+0x88>)
 800b312:	681e      	ldr	r6, [r3, #0]
 800b314:	69b3      	ldr	r3, [r6, #24]
 800b316:	b913      	cbnz	r3, 800b31e <__sfp+0x16>
 800b318:	4630      	mov	r0, r6
 800b31a:	f7ff ffbb 	bl	800b294 <__sinit>
 800b31e:	36d8      	adds	r6, #216	; 0xd8
 800b320:	68b4      	ldr	r4, [r6, #8]
 800b322:	6873      	ldr	r3, [r6, #4]
 800b324:	3b01      	subs	r3, #1
 800b326:	d503      	bpl.n	800b330 <__sfp+0x28>
 800b328:	6833      	ldr	r3, [r6, #0]
 800b32a:	b133      	cbz	r3, 800b33a <__sfp+0x32>
 800b32c:	6836      	ldr	r6, [r6, #0]
 800b32e:	e7f7      	b.n	800b320 <__sfp+0x18>
 800b330:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b334:	b17d      	cbz	r5, 800b356 <__sfp+0x4e>
 800b336:	3468      	adds	r4, #104	; 0x68
 800b338:	e7f4      	b.n	800b324 <__sfp+0x1c>
 800b33a:	2104      	movs	r1, #4
 800b33c:	4638      	mov	r0, r7
 800b33e:	f7ff ff7b 	bl	800b238 <__sfmoreglue>
 800b342:	4604      	mov	r4, r0
 800b344:	6030      	str	r0, [r6, #0]
 800b346:	2800      	cmp	r0, #0
 800b348:	d1f0      	bne.n	800b32c <__sfp+0x24>
 800b34a:	f7ff ff91 	bl	800b270 <__sfp_lock_release>
 800b34e:	230c      	movs	r3, #12
 800b350:	603b      	str	r3, [r7, #0]
 800b352:	4620      	mov	r0, r4
 800b354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b356:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b35a:	81e3      	strh	r3, [r4, #14]
 800b35c:	2301      	movs	r3, #1
 800b35e:	81a3      	strh	r3, [r4, #12]
 800b360:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b364:	6665      	str	r5, [r4, #100]	; 0x64
 800b366:	f000 fb19 	bl	800b99c <__retarget_lock_init_recursive>
 800b36a:	f7ff ff81 	bl	800b270 <__sfp_lock_release>
 800b36e:	6025      	str	r5, [r4, #0]
 800b370:	60a5      	str	r5, [r4, #8]
 800b372:	6065      	str	r5, [r4, #4]
 800b374:	6125      	str	r5, [r4, #16]
 800b376:	6165      	str	r5, [r4, #20]
 800b378:	61a5      	str	r5, [r4, #24]
 800b37a:	2208      	movs	r2, #8
 800b37c:	4629      	mov	r1, r5
 800b37e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b382:	f7ff f8b2 	bl	800a4ea <memset>
 800b386:	6365      	str	r5, [r4, #52]	; 0x34
 800b388:	63a5      	str	r5, [r4, #56]	; 0x38
 800b38a:	64a5      	str	r5, [r4, #72]	; 0x48
 800b38c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800b38e:	e7e0      	b.n	800b352 <__sfp+0x4a>
 800b390:	0800e828 	.word	0x0800e828

0800b394 <__fputwc>:
 800b394:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b398:	4680      	mov	r8, r0
 800b39a:	460e      	mov	r6, r1
 800b39c:	4614      	mov	r4, r2
 800b39e:	f000 fae1 	bl	800b964 <__locale_mb_cur_max>
 800b3a2:	2801      	cmp	r0, #1
 800b3a4:	d11c      	bne.n	800b3e0 <__fputwc+0x4c>
 800b3a6:	1e73      	subs	r3, r6, #1
 800b3a8:	2bfe      	cmp	r3, #254	; 0xfe
 800b3aa:	d819      	bhi.n	800b3e0 <__fputwc+0x4c>
 800b3ac:	f88d 6004 	strb.w	r6, [sp, #4]
 800b3b0:	4605      	mov	r5, r0
 800b3b2:	2700      	movs	r7, #0
 800b3b4:	f10d 0904 	add.w	r9, sp, #4
 800b3b8:	42af      	cmp	r7, r5
 800b3ba:	d020      	beq.n	800b3fe <__fputwc+0x6a>
 800b3bc:	68a3      	ldr	r3, [r4, #8]
 800b3be:	f817 1009 	ldrb.w	r1, [r7, r9]
 800b3c2:	3b01      	subs	r3, #1
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	60a3      	str	r3, [r4, #8]
 800b3c8:	da04      	bge.n	800b3d4 <__fputwc+0x40>
 800b3ca:	69a2      	ldr	r2, [r4, #24]
 800b3cc:	4293      	cmp	r3, r2
 800b3ce:	db1a      	blt.n	800b406 <__fputwc+0x72>
 800b3d0:	290a      	cmp	r1, #10
 800b3d2:	d018      	beq.n	800b406 <__fputwc+0x72>
 800b3d4:	6823      	ldr	r3, [r4, #0]
 800b3d6:	1c5a      	adds	r2, r3, #1
 800b3d8:	6022      	str	r2, [r4, #0]
 800b3da:	7019      	strb	r1, [r3, #0]
 800b3dc:	3701      	adds	r7, #1
 800b3de:	e7eb      	b.n	800b3b8 <__fputwc+0x24>
 800b3e0:	4632      	mov	r2, r6
 800b3e2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 800b3e6:	a901      	add	r1, sp, #4
 800b3e8:	4640      	mov	r0, r8
 800b3ea:	f001 fdaf 	bl	800cf4c <_wcrtomb_r>
 800b3ee:	1c42      	adds	r2, r0, #1
 800b3f0:	4605      	mov	r5, r0
 800b3f2:	d1de      	bne.n	800b3b2 <__fputwc+0x1e>
 800b3f4:	89a3      	ldrh	r3, [r4, #12]
 800b3f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3fa:	81a3      	strh	r3, [r4, #12]
 800b3fc:	4606      	mov	r6, r0
 800b3fe:	4630      	mov	r0, r6
 800b400:	b003      	add	sp, #12
 800b402:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b406:	4622      	mov	r2, r4
 800b408:	4640      	mov	r0, r8
 800b40a:	f001 fd41 	bl	800ce90 <__swbuf_r>
 800b40e:	1c43      	adds	r3, r0, #1
 800b410:	d1e4      	bne.n	800b3dc <__fputwc+0x48>
 800b412:	4606      	mov	r6, r0
 800b414:	e7f3      	b.n	800b3fe <__fputwc+0x6a>

0800b416 <_fputwc_r>:
 800b416:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800b418:	07db      	lsls	r3, r3, #31
 800b41a:	b570      	push	{r4, r5, r6, lr}
 800b41c:	4605      	mov	r5, r0
 800b41e:	460e      	mov	r6, r1
 800b420:	4614      	mov	r4, r2
 800b422:	d405      	bmi.n	800b430 <_fputwc_r+0x1a>
 800b424:	8993      	ldrh	r3, [r2, #12]
 800b426:	0598      	lsls	r0, r3, #22
 800b428:	d402      	bmi.n	800b430 <_fputwc_r+0x1a>
 800b42a:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800b42c:	f000 fab8 	bl	800b9a0 <__retarget_lock_acquire_recursive>
 800b430:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b434:	0499      	lsls	r1, r3, #18
 800b436:	d406      	bmi.n	800b446 <_fputwc_r+0x30>
 800b438:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b43c:	81a3      	strh	r3, [r4, #12]
 800b43e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b440:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b444:	6663      	str	r3, [r4, #100]	; 0x64
 800b446:	4622      	mov	r2, r4
 800b448:	4628      	mov	r0, r5
 800b44a:	4631      	mov	r1, r6
 800b44c:	f7ff ffa2 	bl	800b394 <__fputwc>
 800b450:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b452:	07da      	lsls	r2, r3, #31
 800b454:	4605      	mov	r5, r0
 800b456:	d405      	bmi.n	800b464 <_fputwc_r+0x4e>
 800b458:	89a3      	ldrh	r3, [r4, #12]
 800b45a:	059b      	lsls	r3, r3, #22
 800b45c:	d402      	bmi.n	800b464 <_fputwc_r+0x4e>
 800b45e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b460:	f000 fa9f 	bl	800b9a2 <__retarget_lock_release_recursive>
 800b464:	4628      	mov	r0, r5
 800b466:	bd70      	pop	{r4, r5, r6, pc}

0800b468 <_malloc_trim_r>:
 800b468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b46c:	4f25      	ldr	r7, [pc, #148]	; (800b504 <_malloc_trim_r+0x9c>)
 800b46e:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 800b510 <_malloc_trim_r+0xa8>
 800b472:	4689      	mov	r9, r1
 800b474:	4606      	mov	r6, r0
 800b476:	f7fa fb69 	bl	8005b4c <__malloc_lock>
 800b47a:	68bb      	ldr	r3, [r7, #8]
 800b47c:	685d      	ldr	r5, [r3, #4]
 800b47e:	f1a8 0411 	sub.w	r4, r8, #17
 800b482:	f025 0503 	bic.w	r5, r5, #3
 800b486:	eba4 0409 	sub.w	r4, r4, r9
 800b48a:	442c      	add	r4, r5
 800b48c:	fbb4 f4f8 	udiv	r4, r4, r8
 800b490:	3c01      	subs	r4, #1
 800b492:	fb08 f404 	mul.w	r4, r8, r4
 800b496:	4544      	cmp	r4, r8
 800b498:	da05      	bge.n	800b4a6 <_malloc_trim_r+0x3e>
 800b49a:	4630      	mov	r0, r6
 800b49c:	f7fa fb7e 	bl	8005b9c <__malloc_unlock>
 800b4a0:	2000      	movs	r0, #0
 800b4a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b4a6:	2100      	movs	r1, #0
 800b4a8:	4630      	mov	r0, r6
 800b4aa:	f7fa faf3 	bl	8005a94 <_sbrk_r>
 800b4ae:	68bb      	ldr	r3, [r7, #8]
 800b4b0:	442b      	add	r3, r5
 800b4b2:	4298      	cmp	r0, r3
 800b4b4:	d1f1      	bne.n	800b49a <_malloc_trim_r+0x32>
 800b4b6:	4261      	negs	r1, r4
 800b4b8:	4630      	mov	r0, r6
 800b4ba:	f7fa faeb 	bl	8005a94 <_sbrk_r>
 800b4be:	3001      	adds	r0, #1
 800b4c0:	d110      	bne.n	800b4e4 <_malloc_trim_r+0x7c>
 800b4c2:	2100      	movs	r1, #0
 800b4c4:	4630      	mov	r0, r6
 800b4c6:	f7fa fae5 	bl	8005a94 <_sbrk_r>
 800b4ca:	68ba      	ldr	r2, [r7, #8]
 800b4cc:	1a83      	subs	r3, r0, r2
 800b4ce:	2b0f      	cmp	r3, #15
 800b4d0:	dde3      	ble.n	800b49a <_malloc_trim_r+0x32>
 800b4d2:	490d      	ldr	r1, [pc, #52]	; (800b508 <_malloc_trim_r+0xa0>)
 800b4d4:	6809      	ldr	r1, [r1, #0]
 800b4d6:	1a40      	subs	r0, r0, r1
 800b4d8:	490c      	ldr	r1, [pc, #48]	; (800b50c <_malloc_trim_r+0xa4>)
 800b4da:	f043 0301 	orr.w	r3, r3, #1
 800b4de:	6008      	str	r0, [r1, #0]
 800b4e0:	6053      	str	r3, [r2, #4]
 800b4e2:	e7da      	b.n	800b49a <_malloc_trim_r+0x32>
 800b4e4:	68bb      	ldr	r3, [r7, #8]
 800b4e6:	4a09      	ldr	r2, [pc, #36]	; (800b50c <_malloc_trim_r+0xa4>)
 800b4e8:	1b2d      	subs	r5, r5, r4
 800b4ea:	f045 0501 	orr.w	r5, r5, #1
 800b4ee:	605d      	str	r5, [r3, #4]
 800b4f0:	6813      	ldr	r3, [r2, #0]
 800b4f2:	4630      	mov	r0, r6
 800b4f4:	1b1c      	subs	r4, r3, r4
 800b4f6:	6014      	str	r4, [r2, #0]
 800b4f8:	f7fa fb50 	bl	8005b9c <__malloc_unlock>
 800b4fc:	2001      	movs	r0, #1
 800b4fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b502:	bf00      	nop
 800b504:	20000108 	.word	0x20000108
 800b508:	20000510 	.word	0x20000510
 800b50c:	20001394 	.word	0x20001394
 800b510:	00000080 	.word	0x00000080

0800b514 <_free_r>:
 800b514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b518:	4604      	mov	r4, r0
 800b51a:	4688      	mov	r8, r1
 800b51c:	2900      	cmp	r1, #0
 800b51e:	f000 80ab 	beq.w	800b678 <_free_r+0x164>
 800b522:	f7fa fb13 	bl	8005b4c <__malloc_lock>
 800b526:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800b52a:	4d54      	ldr	r5, [pc, #336]	; (800b67c <_free_r+0x168>)
 800b52c:	f022 0001 	bic.w	r0, r2, #1
 800b530:	f1a8 0308 	sub.w	r3, r8, #8
 800b534:	181f      	adds	r7, r3, r0
 800b536:	68a9      	ldr	r1, [r5, #8]
 800b538:	687e      	ldr	r6, [r7, #4]
 800b53a:	428f      	cmp	r7, r1
 800b53c:	f026 0603 	bic.w	r6, r6, #3
 800b540:	f002 0201 	and.w	r2, r2, #1
 800b544:	d11b      	bne.n	800b57e <_free_r+0x6a>
 800b546:	4430      	add	r0, r6
 800b548:	b93a      	cbnz	r2, 800b55a <_free_r+0x46>
 800b54a:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800b54e:	1a9b      	subs	r3, r3, r2
 800b550:	4410      	add	r0, r2
 800b552:	6899      	ldr	r1, [r3, #8]
 800b554:	68da      	ldr	r2, [r3, #12]
 800b556:	60ca      	str	r2, [r1, #12]
 800b558:	6091      	str	r1, [r2, #8]
 800b55a:	f040 0201 	orr.w	r2, r0, #1
 800b55e:	605a      	str	r2, [r3, #4]
 800b560:	60ab      	str	r3, [r5, #8]
 800b562:	4b47      	ldr	r3, [pc, #284]	; (800b680 <_free_r+0x16c>)
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	4298      	cmp	r0, r3
 800b568:	d304      	bcc.n	800b574 <_free_r+0x60>
 800b56a:	4b46      	ldr	r3, [pc, #280]	; (800b684 <_free_r+0x170>)
 800b56c:	4620      	mov	r0, r4
 800b56e:	6819      	ldr	r1, [r3, #0]
 800b570:	f7ff ff7a 	bl	800b468 <_malloc_trim_r>
 800b574:	4620      	mov	r0, r4
 800b576:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b57a:	f7fa bb0f 	b.w	8005b9c <__malloc_unlock>
 800b57e:	607e      	str	r6, [r7, #4]
 800b580:	2a00      	cmp	r2, #0
 800b582:	d139      	bne.n	800b5f8 <_free_r+0xe4>
 800b584:	f858 1c08 	ldr.w	r1, [r8, #-8]
 800b588:	1a5b      	subs	r3, r3, r1
 800b58a:	4408      	add	r0, r1
 800b58c:	6899      	ldr	r1, [r3, #8]
 800b58e:	f105 0e08 	add.w	lr, r5, #8
 800b592:	4571      	cmp	r1, lr
 800b594:	d032      	beq.n	800b5fc <_free_r+0xe8>
 800b596:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800b59a:	f8c1 e00c 	str.w	lr, [r1, #12]
 800b59e:	f8ce 1008 	str.w	r1, [lr, #8]
 800b5a2:	19b9      	adds	r1, r7, r6
 800b5a4:	6849      	ldr	r1, [r1, #4]
 800b5a6:	07c9      	lsls	r1, r1, #31
 800b5a8:	d40a      	bmi.n	800b5c0 <_free_r+0xac>
 800b5aa:	4430      	add	r0, r6
 800b5ac:	68b9      	ldr	r1, [r7, #8]
 800b5ae:	bb3a      	cbnz	r2, 800b600 <_free_r+0xec>
 800b5b0:	4e35      	ldr	r6, [pc, #212]	; (800b688 <_free_r+0x174>)
 800b5b2:	42b1      	cmp	r1, r6
 800b5b4:	d124      	bne.n	800b600 <_free_r+0xec>
 800b5b6:	616b      	str	r3, [r5, #20]
 800b5b8:	612b      	str	r3, [r5, #16]
 800b5ba:	2201      	movs	r2, #1
 800b5bc:	60d9      	str	r1, [r3, #12]
 800b5be:	6099      	str	r1, [r3, #8]
 800b5c0:	f040 0101 	orr.w	r1, r0, #1
 800b5c4:	6059      	str	r1, [r3, #4]
 800b5c6:	5018      	str	r0, [r3, r0]
 800b5c8:	2a00      	cmp	r2, #0
 800b5ca:	d1d3      	bne.n	800b574 <_free_r+0x60>
 800b5cc:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800b5d0:	d21a      	bcs.n	800b608 <_free_r+0xf4>
 800b5d2:	08c0      	lsrs	r0, r0, #3
 800b5d4:	1081      	asrs	r1, r0, #2
 800b5d6:	2201      	movs	r2, #1
 800b5d8:	408a      	lsls	r2, r1
 800b5da:	6869      	ldr	r1, [r5, #4]
 800b5dc:	3001      	adds	r0, #1
 800b5de:	430a      	orrs	r2, r1
 800b5e0:	606a      	str	r2, [r5, #4]
 800b5e2:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800b5e6:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800b5ea:	6099      	str	r1, [r3, #8]
 800b5ec:	3a08      	subs	r2, #8
 800b5ee:	60da      	str	r2, [r3, #12]
 800b5f0:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800b5f4:	60cb      	str	r3, [r1, #12]
 800b5f6:	e7bd      	b.n	800b574 <_free_r+0x60>
 800b5f8:	2200      	movs	r2, #0
 800b5fa:	e7d2      	b.n	800b5a2 <_free_r+0x8e>
 800b5fc:	2201      	movs	r2, #1
 800b5fe:	e7d0      	b.n	800b5a2 <_free_r+0x8e>
 800b600:	68fe      	ldr	r6, [r7, #12]
 800b602:	60ce      	str	r6, [r1, #12]
 800b604:	60b1      	str	r1, [r6, #8]
 800b606:	e7db      	b.n	800b5c0 <_free_r+0xac>
 800b608:	0a42      	lsrs	r2, r0, #9
 800b60a:	2a04      	cmp	r2, #4
 800b60c:	d813      	bhi.n	800b636 <_free_r+0x122>
 800b60e:	0982      	lsrs	r2, r0, #6
 800b610:	3238      	adds	r2, #56	; 0x38
 800b612:	1c51      	adds	r1, r2, #1
 800b614:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800b618:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800b61c:	428e      	cmp	r6, r1
 800b61e:	d124      	bne.n	800b66a <_free_r+0x156>
 800b620:	2001      	movs	r0, #1
 800b622:	1092      	asrs	r2, r2, #2
 800b624:	fa00 f202 	lsl.w	r2, r0, r2
 800b628:	6868      	ldr	r0, [r5, #4]
 800b62a:	4302      	orrs	r2, r0
 800b62c:	606a      	str	r2, [r5, #4]
 800b62e:	60de      	str	r6, [r3, #12]
 800b630:	6099      	str	r1, [r3, #8]
 800b632:	60b3      	str	r3, [r6, #8]
 800b634:	e7de      	b.n	800b5f4 <_free_r+0xe0>
 800b636:	2a14      	cmp	r2, #20
 800b638:	d801      	bhi.n	800b63e <_free_r+0x12a>
 800b63a:	325b      	adds	r2, #91	; 0x5b
 800b63c:	e7e9      	b.n	800b612 <_free_r+0xfe>
 800b63e:	2a54      	cmp	r2, #84	; 0x54
 800b640:	d802      	bhi.n	800b648 <_free_r+0x134>
 800b642:	0b02      	lsrs	r2, r0, #12
 800b644:	326e      	adds	r2, #110	; 0x6e
 800b646:	e7e4      	b.n	800b612 <_free_r+0xfe>
 800b648:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800b64c:	d802      	bhi.n	800b654 <_free_r+0x140>
 800b64e:	0bc2      	lsrs	r2, r0, #15
 800b650:	3277      	adds	r2, #119	; 0x77
 800b652:	e7de      	b.n	800b612 <_free_r+0xfe>
 800b654:	f240 5154 	movw	r1, #1364	; 0x554
 800b658:	428a      	cmp	r2, r1
 800b65a:	bf9a      	itte	ls
 800b65c:	0c82      	lsrls	r2, r0, #18
 800b65e:	327c      	addls	r2, #124	; 0x7c
 800b660:	227e      	movhi	r2, #126	; 0x7e
 800b662:	e7d6      	b.n	800b612 <_free_r+0xfe>
 800b664:	6889      	ldr	r1, [r1, #8]
 800b666:	428e      	cmp	r6, r1
 800b668:	d004      	beq.n	800b674 <_free_r+0x160>
 800b66a:	684a      	ldr	r2, [r1, #4]
 800b66c:	f022 0203 	bic.w	r2, r2, #3
 800b670:	4290      	cmp	r0, r2
 800b672:	d3f7      	bcc.n	800b664 <_free_r+0x150>
 800b674:	68ce      	ldr	r6, [r1, #12]
 800b676:	e7da      	b.n	800b62e <_free_r+0x11a>
 800b678:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b67c:	20000108 	.word	0x20000108
 800b680:	20000514 	.word	0x20000514
 800b684:	200013c4 	.word	0x200013c4
 800b688:	20000110 	.word	0x20000110

0800b68c <__sfvwrite_r>:
 800b68c:	6893      	ldr	r3, [r2, #8]
 800b68e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b692:	4607      	mov	r7, r0
 800b694:	460c      	mov	r4, r1
 800b696:	4690      	mov	r8, r2
 800b698:	b91b      	cbnz	r3, 800b6a2 <__sfvwrite_r+0x16>
 800b69a:	2000      	movs	r0, #0
 800b69c:	b003      	add	sp, #12
 800b69e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6a2:	898b      	ldrh	r3, [r1, #12]
 800b6a4:	0718      	lsls	r0, r3, #28
 800b6a6:	d526      	bpl.n	800b6f6 <__sfvwrite_r+0x6a>
 800b6a8:	690b      	ldr	r3, [r1, #16]
 800b6aa:	b323      	cbz	r3, 800b6f6 <__sfvwrite_r+0x6a>
 800b6ac:	89a3      	ldrh	r3, [r4, #12]
 800b6ae:	f8d8 6000 	ldr.w	r6, [r8]
 800b6b2:	f013 0902 	ands.w	r9, r3, #2
 800b6b6:	d02d      	beq.n	800b714 <__sfvwrite_r+0x88>
 800b6b8:	f04f 0a00 	mov.w	sl, #0
 800b6bc:	f8df b264 	ldr.w	fp, [pc, #612]	; 800b924 <__sfvwrite_r+0x298>
 800b6c0:	46d1      	mov	r9, sl
 800b6c2:	f1b9 0f00 	cmp.w	r9, #0
 800b6c6:	d01f      	beq.n	800b708 <__sfvwrite_r+0x7c>
 800b6c8:	45d9      	cmp	r9, fp
 800b6ca:	464b      	mov	r3, r9
 800b6cc:	4652      	mov	r2, sl
 800b6ce:	bf28      	it	cs
 800b6d0:	465b      	movcs	r3, fp
 800b6d2:	6a21      	ldr	r1, [r4, #32]
 800b6d4:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800b6d6:	4638      	mov	r0, r7
 800b6d8:	47a8      	blx	r5
 800b6da:	2800      	cmp	r0, #0
 800b6dc:	f340 8089 	ble.w	800b7f2 <__sfvwrite_r+0x166>
 800b6e0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b6e4:	4482      	add	sl, r0
 800b6e6:	eba9 0900 	sub.w	r9, r9, r0
 800b6ea:	1a18      	subs	r0, r3, r0
 800b6ec:	f8c8 0008 	str.w	r0, [r8, #8]
 800b6f0:	2800      	cmp	r0, #0
 800b6f2:	d1e6      	bne.n	800b6c2 <__sfvwrite_r+0x36>
 800b6f4:	e7d1      	b.n	800b69a <__sfvwrite_r+0xe>
 800b6f6:	4621      	mov	r1, r4
 800b6f8:	4638      	mov	r0, r7
 800b6fa:	f7ff fc2f 	bl	800af5c <__swsetup_r>
 800b6fe:	2800      	cmp	r0, #0
 800b700:	d0d4      	beq.n	800b6ac <__sfvwrite_r+0x20>
 800b702:	f04f 30ff 	mov.w	r0, #4294967295
 800b706:	e7c9      	b.n	800b69c <__sfvwrite_r+0x10>
 800b708:	f8d6 a000 	ldr.w	sl, [r6]
 800b70c:	f8d6 9004 	ldr.w	r9, [r6, #4]
 800b710:	3608      	adds	r6, #8
 800b712:	e7d6      	b.n	800b6c2 <__sfvwrite_r+0x36>
 800b714:	f013 0301 	ands.w	r3, r3, #1
 800b718:	d043      	beq.n	800b7a2 <__sfvwrite_r+0x116>
 800b71a:	4648      	mov	r0, r9
 800b71c:	46ca      	mov	sl, r9
 800b71e:	46cb      	mov	fp, r9
 800b720:	f1bb 0f00 	cmp.w	fp, #0
 800b724:	f000 80d9 	beq.w	800b8da <__sfvwrite_r+0x24e>
 800b728:	b950      	cbnz	r0, 800b740 <__sfvwrite_r+0xb4>
 800b72a:	465a      	mov	r2, fp
 800b72c:	210a      	movs	r1, #10
 800b72e:	4650      	mov	r0, sl
 800b730:	f7f4 fd4e 	bl	80001d0 <memchr>
 800b734:	2800      	cmp	r0, #0
 800b736:	f000 80d5 	beq.w	800b8e4 <__sfvwrite_r+0x258>
 800b73a:	3001      	adds	r0, #1
 800b73c:	eba0 090a 	sub.w	r9, r0, sl
 800b740:	6820      	ldr	r0, [r4, #0]
 800b742:	6921      	ldr	r1, [r4, #16]
 800b744:	6962      	ldr	r2, [r4, #20]
 800b746:	45d9      	cmp	r9, fp
 800b748:	464b      	mov	r3, r9
 800b74a:	bf28      	it	cs
 800b74c:	465b      	movcs	r3, fp
 800b74e:	4288      	cmp	r0, r1
 800b750:	f240 80cb 	bls.w	800b8ea <__sfvwrite_r+0x25e>
 800b754:	68a5      	ldr	r5, [r4, #8]
 800b756:	4415      	add	r5, r2
 800b758:	42ab      	cmp	r3, r5
 800b75a:	f340 80c6 	ble.w	800b8ea <__sfvwrite_r+0x25e>
 800b75e:	4651      	mov	r1, sl
 800b760:	462a      	mov	r2, r5
 800b762:	f000 f99d 	bl	800baa0 <memmove>
 800b766:	6823      	ldr	r3, [r4, #0]
 800b768:	442b      	add	r3, r5
 800b76a:	6023      	str	r3, [r4, #0]
 800b76c:	4621      	mov	r1, r4
 800b76e:	4638      	mov	r0, r7
 800b770:	f7ff fcfc 	bl	800b16c <_fflush_r>
 800b774:	2800      	cmp	r0, #0
 800b776:	d13c      	bne.n	800b7f2 <__sfvwrite_r+0x166>
 800b778:	ebb9 0905 	subs.w	r9, r9, r5
 800b77c:	f040 80cf 	bne.w	800b91e <__sfvwrite_r+0x292>
 800b780:	4621      	mov	r1, r4
 800b782:	4638      	mov	r0, r7
 800b784:	f7ff fcf2 	bl	800b16c <_fflush_r>
 800b788:	2800      	cmp	r0, #0
 800b78a:	d132      	bne.n	800b7f2 <__sfvwrite_r+0x166>
 800b78c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b790:	44aa      	add	sl, r5
 800b792:	ebab 0b05 	sub.w	fp, fp, r5
 800b796:	1b5d      	subs	r5, r3, r5
 800b798:	f8c8 5008 	str.w	r5, [r8, #8]
 800b79c:	2d00      	cmp	r5, #0
 800b79e:	d1bf      	bne.n	800b720 <__sfvwrite_r+0x94>
 800b7a0:	e77b      	b.n	800b69a <__sfvwrite_r+0xe>
 800b7a2:	4699      	mov	r9, r3
 800b7a4:	469a      	mov	sl, r3
 800b7a6:	f1ba 0f00 	cmp.w	sl, #0
 800b7aa:	d027      	beq.n	800b7fc <__sfvwrite_r+0x170>
 800b7ac:	89a2      	ldrh	r2, [r4, #12]
 800b7ae:	68a5      	ldr	r5, [r4, #8]
 800b7b0:	0591      	lsls	r1, r2, #22
 800b7b2:	d565      	bpl.n	800b880 <__sfvwrite_r+0x1f4>
 800b7b4:	45aa      	cmp	sl, r5
 800b7b6:	d33b      	bcc.n	800b830 <__sfvwrite_r+0x1a4>
 800b7b8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b7bc:	d036      	beq.n	800b82c <__sfvwrite_r+0x1a0>
 800b7be:	6921      	ldr	r1, [r4, #16]
 800b7c0:	6823      	ldr	r3, [r4, #0]
 800b7c2:	1a5b      	subs	r3, r3, r1
 800b7c4:	9301      	str	r3, [sp, #4]
 800b7c6:	6963      	ldr	r3, [r4, #20]
 800b7c8:	2002      	movs	r0, #2
 800b7ca:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800b7ce:	fb93 fbf0 	sdiv	fp, r3, r0
 800b7d2:	9b01      	ldr	r3, [sp, #4]
 800b7d4:	1c58      	adds	r0, r3, #1
 800b7d6:	4450      	add	r0, sl
 800b7d8:	4583      	cmp	fp, r0
 800b7da:	bf38      	it	cc
 800b7dc:	4683      	movcc	fp, r0
 800b7de:	0553      	lsls	r3, r2, #21
 800b7e0:	d53e      	bpl.n	800b860 <__sfvwrite_r+0x1d4>
 800b7e2:	4659      	mov	r1, fp
 800b7e4:	4638      	mov	r0, r7
 800b7e6:	f7fe fc67 	bl	800a0b8 <_malloc_r>
 800b7ea:	4605      	mov	r5, r0
 800b7ec:	b950      	cbnz	r0, 800b804 <__sfvwrite_r+0x178>
 800b7ee:	230c      	movs	r3, #12
 800b7f0:	603b      	str	r3, [r7, #0]
 800b7f2:	89a3      	ldrh	r3, [r4, #12]
 800b7f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7f8:	81a3      	strh	r3, [r4, #12]
 800b7fa:	e782      	b.n	800b702 <__sfvwrite_r+0x76>
 800b7fc:	e896 0600 	ldmia.w	r6, {r9, sl}
 800b800:	3608      	adds	r6, #8
 800b802:	e7d0      	b.n	800b7a6 <__sfvwrite_r+0x11a>
 800b804:	9a01      	ldr	r2, [sp, #4]
 800b806:	6921      	ldr	r1, [r4, #16]
 800b808:	f7fe fe64 	bl	800a4d4 <memcpy>
 800b80c:	89a2      	ldrh	r2, [r4, #12]
 800b80e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b812:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b816:	81a2      	strh	r2, [r4, #12]
 800b818:	9b01      	ldr	r3, [sp, #4]
 800b81a:	6125      	str	r5, [r4, #16]
 800b81c:	441d      	add	r5, r3
 800b81e:	ebab 0303 	sub.w	r3, fp, r3
 800b822:	6025      	str	r5, [r4, #0]
 800b824:	f8c4 b014 	str.w	fp, [r4, #20]
 800b828:	4655      	mov	r5, sl
 800b82a:	60a3      	str	r3, [r4, #8]
 800b82c:	45aa      	cmp	sl, r5
 800b82e:	d200      	bcs.n	800b832 <__sfvwrite_r+0x1a6>
 800b830:	4655      	mov	r5, sl
 800b832:	462a      	mov	r2, r5
 800b834:	4649      	mov	r1, r9
 800b836:	6820      	ldr	r0, [r4, #0]
 800b838:	f000 f932 	bl	800baa0 <memmove>
 800b83c:	68a3      	ldr	r3, [r4, #8]
 800b83e:	1b5b      	subs	r3, r3, r5
 800b840:	60a3      	str	r3, [r4, #8]
 800b842:	6823      	ldr	r3, [r4, #0]
 800b844:	441d      	add	r5, r3
 800b846:	6025      	str	r5, [r4, #0]
 800b848:	4655      	mov	r5, sl
 800b84a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b84e:	44a9      	add	r9, r5
 800b850:	ebaa 0a05 	sub.w	sl, sl, r5
 800b854:	1b5d      	subs	r5, r3, r5
 800b856:	f8c8 5008 	str.w	r5, [r8, #8]
 800b85a:	2d00      	cmp	r5, #0
 800b85c:	d1a3      	bne.n	800b7a6 <__sfvwrite_r+0x11a>
 800b85e:	e71c      	b.n	800b69a <__sfvwrite_r+0xe>
 800b860:	465a      	mov	r2, fp
 800b862:	4638      	mov	r0, r7
 800b864:	f000 f936 	bl	800bad4 <_realloc_r>
 800b868:	4605      	mov	r5, r0
 800b86a:	2800      	cmp	r0, #0
 800b86c:	d1d4      	bne.n	800b818 <__sfvwrite_r+0x18c>
 800b86e:	6921      	ldr	r1, [r4, #16]
 800b870:	4638      	mov	r0, r7
 800b872:	f7ff fe4f 	bl	800b514 <_free_r>
 800b876:	89a3      	ldrh	r3, [r4, #12]
 800b878:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b87c:	81a3      	strh	r3, [r4, #12]
 800b87e:	e7b6      	b.n	800b7ee <__sfvwrite_r+0x162>
 800b880:	6820      	ldr	r0, [r4, #0]
 800b882:	6923      	ldr	r3, [r4, #16]
 800b884:	4298      	cmp	r0, r3
 800b886:	d802      	bhi.n	800b88e <__sfvwrite_r+0x202>
 800b888:	6962      	ldr	r2, [r4, #20]
 800b88a:	4592      	cmp	sl, r2
 800b88c:	d215      	bcs.n	800b8ba <__sfvwrite_r+0x22e>
 800b88e:	4555      	cmp	r5, sl
 800b890:	bf28      	it	cs
 800b892:	4655      	movcs	r5, sl
 800b894:	462a      	mov	r2, r5
 800b896:	4649      	mov	r1, r9
 800b898:	f000 f902 	bl	800baa0 <memmove>
 800b89c:	68a3      	ldr	r3, [r4, #8]
 800b89e:	6822      	ldr	r2, [r4, #0]
 800b8a0:	1b5b      	subs	r3, r3, r5
 800b8a2:	442a      	add	r2, r5
 800b8a4:	60a3      	str	r3, [r4, #8]
 800b8a6:	6022      	str	r2, [r4, #0]
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d1ce      	bne.n	800b84a <__sfvwrite_r+0x1be>
 800b8ac:	4621      	mov	r1, r4
 800b8ae:	4638      	mov	r0, r7
 800b8b0:	f7ff fc5c 	bl	800b16c <_fflush_r>
 800b8b4:	2800      	cmp	r0, #0
 800b8b6:	d0c8      	beq.n	800b84a <__sfvwrite_r+0x1be>
 800b8b8:	e79b      	b.n	800b7f2 <__sfvwrite_r+0x166>
 800b8ba:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800b8be:	4553      	cmp	r3, sl
 800b8c0:	bf28      	it	cs
 800b8c2:	4653      	movcs	r3, sl
 800b8c4:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800b8c6:	fb93 f3f2 	sdiv	r3, r3, r2
 800b8ca:	6a21      	ldr	r1, [r4, #32]
 800b8cc:	4353      	muls	r3, r2
 800b8ce:	4638      	mov	r0, r7
 800b8d0:	464a      	mov	r2, r9
 800b8d2:	47a8      	blx	r5
 800b8d4:	1e05      	subs	r5, r0, #0
 800b8d6:	dcb8      	bgt.n	800b84a <__sfvwrite_r+0x1be>
 800b8d8:	e78b      	b.n	800b7f2 <__sfvwrite_r+0x166>
 800b8da:	e896 0c00 	ldmia.w	r6, {sl, fp}
 800b8de:	2000      	movs	r0, #0
 800b8e0:	3608      	adds	r6, #8
 800b8e2:	e71d      	b.n	800b720 <__sfvwrite_r+0x94>
 800b8e4:	f10b 0901 	add.w	r9, fp, #1
 800b8e8:	e72a      	b.n	800b740 <__sfvwrite_r+0xb4>
 800b8ea:	4293      	cmp	r3, r2
 800b8ec:	db09      	blt.n	800b902 <__sfvwrite_r+0x276>
 800b8ee:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800b8f0:	6a21      	ldr	r1, [r4, #32]
 800b8f2:	4613      	mov	r3, r2
 800b8f4:	4638      	mov	r0, r7
 800b8f6:	4652      	mov	r2, sl
 800b8f8:	47a8      	blx	r5
 800b8fa:	1e05      	subs	r5, r0, #0
 800b8fc:	f73f af3c 	bgt.w	800b778 <__sfvwrite_r+0xec>
 800b900:	e777      	b.n	800b7f2 <__sfvwrite_r+0x166>
 800b902:	461a      	mov	r2, r3
 800b904:	4651      	mov	r1, sl
 800b906:	9301      	str	r3, [sp, #4]
 800b908:	f000 f8ca 	bl	800baa0 <memmove>
 800b90c:	9b01      	ldr	r3, [sp, #4]
 800b90e:	68a2      	ldr	r2, [r4, #8]
 800b910:	1ad2      	subs	r2, r2, r3
 800b912:	60a2      	str	r2, [r4, #8]
 800b914:	6822      	ldr	r2, [r4, #0]
 800b916:	441a      	add	r2, r3
 800b918:	6022      	str	r2, [r4, #0]
 800b91a:	461d      	mov	r5, r3
 800b91c:	e72c      	b.n	800b778 <__sfvwrite_r+0xec>
 800b91e:	2001      	movs	r0, #1
 800b920:	e734      	b.n	800b78c <__sfvwrite_r+0x100>
 800b922:	bf00      	nop
 800b924:	7ffffc00 	.word	0x7ffffc00

0800b928 <_fwalk_reent>:
 800b928:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b92c:	4680      	mov	r8, r0
 800b92e:	4689      	mov	r9, r1
 800b930:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 800b934:	2600      	movs	r6, #0
 800b936:	b914      	cbnz	r4, 800b93e <_fwalk_reent+0x16>
 800b938:	4630      	mov	r0, r6
 800b93a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b93e:	68a5      	ldr	r5, [r4, #8]
 800b940:	6867      	ldr	r7, [r4, #4]
 800b942:	3f01      	subs	r7, #1
 800b944:	d501      	bpl.n	800b94a <_fwalk_reent+0x22>
 800b946:	6824      	ldr	r4, [r4, #0]
 800b948:	e7f5      	b.n	800b936 <_fwalk_reent+0xe>
 800b94a:	89ab      	ldrh	r3, [r5, #12]
 800b94c:	2b01      	cmp	r3, #1
 800b94e:	d907      	bls.n	800b960 <_fwalk_reent+0x38>
 800b950:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b954:	3301      	adds	r3, #1
 800b956:	d003      	beq.n	800b960 <_fwalk_reent+0x38>
 800b958:	4629      	mov	r1, r5
 800b95a:	4640      	mov	r0, r8
 800b95c:	47c8      	blx	r9
 800b95e:	4306      	orrs	r6, r0
 800b960:	3568      	adds	r5, #104	; 0x68
 800b962:	e7ee      	b.n	800b942 <_fwalk_reent+0x1a>

0800b964 <__locale_mb_cur_max>:
 800b964:	4b04      	ldr	r3, [pc, #16]	; (800b978 <__locale_mb_cur_max+0x14>)
 800b966:	4a05      	ldr	r2, [pc, #20]	; (800b97c <__locale_mb_cur_max+0x18>)
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	6a1b      	ldr	r3, [r3, #32]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	bf08      	it	eq
 800b970:	4613      	moveq	r3, r2
 800b972:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800b976:	4770      	bx	lr
 800b978:	20000014 	.word	0x20000014
 800b97c:	20000518 	.word	0x20000518

0800b980 <__locale_ctype_ptr>:
 800b980:	4b04      	ldr	r3, [pc, #16]	; (800b994 <__locale_ctype_ptr+0x14>)
 800b982:	4a05      	ldr	r2, [pc, #20]	; (800b998 <__locale_ctype_ptr+0x18>)
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	6a1b      	ldr	r3, [r3, #32]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	bf08      	it	eq
 800b98c:	4613      	moveq	r3, r2
 800b98e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800b992:	4770      	bx	lr
 800b994:	20000014 	.word	0x20000014
 800b998:	20000518 	.word	0x20000518

0800b99c <__retarget_lock_init_recursive>:
 800b99c:	4770      	bx	lr

0800b99e <__retarget_lock_close_recursive>:
 800b99e:	4770      	bx	lr

0800b9a0 <__retarget_lock_acquire_recursive>:
 800b9a0:	4770      	bx	lr

0800b9a2 <__retarget_lock_release_recursive>:
 800b9a2:	4770      	bx	lr

0800b9a4 <__swhatbuf_r>:
 800b9a4:	b570      	push	{r4, r5, r6, lr}
 800b9a6:	460e      	mov	r6, r1
 800b9a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9ac:	2900      	cmp	r1, #0
 800b9ae:	b090      	sub	sp, #64	; 0x40
 800b9b0:	4614      	mov	r4, r2
 800b9b2:	461d      	mov	r5, r3
 800b9b4:	da09      	bge.n	800b9ca <__swhatbuf_r+0x26>
 800b9b6:	89b3      	ldrh	r3, [r6, #12]
 800b9b8:	2200      	movs	r2, #0
 800b9ba:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800b9be:	602a      	str	r2, [r5, #0]
 800b9c0:	d116      	bne.n	800b9f0 <__swhatbuf_r+0x4c>
 800b9c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b9c6:	6023      	str	r3, [r4, #0]
 800b9c8:	e015      	b.n	800b9f6 <__swhatbuf_r+0x52>
 800b9ca:	aa01      	add	r2, sp, #4
 800b9cc:	f002 f9de 	bl	800dd8c <_fstat_r>
 800b9d0:	2800      	cmp	r0, #0
 800b9d2:	dbf0      	blt.n	800b9b6 <__swhatbuf_r+0x12>
 800b9d4:	9a02      	ldr	r2, [sp, #8]
 800b9d6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b9da:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b9de:	425a      	negs	r2, r3
 800b9e0:	415a      	adcs	r2, r3
 800b9e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b9e6:	602a      	str	r2, [r5, #0]
 800b9e8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800b9ec:	6023      	str	r3, [r4, #0]
 800b9ee:	e002      	b.n	800b9f6 <__swhatbuf_r+0x52>
 800b9f0:	2340      	movs	r3, #64	; 0x40
 800b9f2:	6023      	str	r3, [r4, #0]
 800b9f4:	4610      	mov	r0, r2
 800b9f6:	b010      	add	sp, #64	; 0x40
 800b9f8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b9fc <__smakebuf_r>:
 800b9fc:	898b      	ldrh	r3, [r1, #12]
 800b9fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ba00:	079d      	lsls	r5, r3, #30
 800ba02:	4606      	mov	r6, r0
 800ba04:	460c      	mov	r4, r1
 800ba06:	d507      	bpl.n	800ba18 <__smakebuf_r+0x1c>
 800ba08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ba0c:	6023      	str	r3, [r4, #0]
 800ba0e:	6123      	str	r3, [r4, #16]
 800ba10:	2301      	movs	r3, #1
 800ba12:	6163      	str	r3, [r4, #20]
 800ba14:	b002      	add	sp, #8
 800ba16:	bd70      	pop	{r4, r5, r6, pc}
 800ba18:	ab01      	add	r3, sp, #4
 800ba1a:	466a      	mov	r2, sp
 800ba1c:	f7ff ffc2 	bl	800b9a4 <__swhatbuf_r>
 800ba20:	9900      	ldr	r1, [sp, #0]
 800ba22:	4605      	mov	r5, r0
 800ba24:	4630      	mov	r0, r6
 800ba26:	f7fe fb47 	bl	800a0b8 <_malloc_r>
 800ba2a:	b948      	cbnz	r0, 800ba40 <__smakebuf_r+0x44>
 800ba2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba30:	059a      	lsls	r2, r3, #22
 800ba32:	d4ef      	bmi.n	800ba14 <__smakebuf_r+0x18>
 800ba34:	f023 0303 	bic.w	r3, r3, #3
 800ba38:	f043 0302 	orr.w	r3, r3, #2
 800ba3c:	81a3      	strh	r3, [r4, #12]
 800ba3e:	e7e3      	b.n	800ba08 <__smakebuf_r+0xc>
 800ba40:	4b0d      	ldr	r3, [pc, #52]	; (800ba78 <__smakebuf_r+0x7c>)
 800ba42:	62b3      	str	r3, [r6, #40]	; 0x28
 800ba44:	89a3      	ldrh	r3, [r4, #12]
 800ba46:	6020      	str	r0, [r4, #0]
 800ba48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba4c:	81a3      	strh	r3, [r4, #12]
 800ba4e:	9b00      	ldr	r3, [sp, #0]
 800ba50:	6163      	str	r3, [r4, #20]
 800ba52:	9b01      	ldr	r3, [sp, #4]
 800ba54:	6120      	str	r0, [r4, #16]
 800ba56:	b15b      	cbz	r3, 800ba70 <__smakebuf_r+0x74>
 800ba58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba5c:	4630      	mov	r0, r6
 800ba5e:	f002 f9a7 	bl	800ddb0 <_isatty_r>
 800ba62:	b128      	cbz	r0, 800ba70 <__smakebuf_r+0x74>
 800ba64:	89a3      	ldrh	r3, [r4, #12]
 800ba66:	f023 0303 	bic.w	r3, r3, #3
 800ba6a:	f043 0301 	orr.w	r3, r3, #1
 800ba6e:	81a3      	strh	r3, [r4, #12]
 800ba70:	89a3      	ldrh	r3, [r4, #12]
 800ba72:	431d      	orrs	r5, r3
 800ba74:	81a5      	strh	r5, [r4, #12]
 800ba76:	e7cd      	b.n	800ba14 <__smakebuf_r+0x18>
 800ba78:	0800b1e5 	.word	0x0800b1e5

0800ba7c <__ascii_mbtowc>:
 800ba7c:	b082      	sub	sp, #8
 800ba7e:	b901      	cbnz	r1, 800ba82 <__ascii_mbtowc+0x6>
 800ba80:	a901      	add	r1, sp, #4
 800ba82:	b142      	cbz	r2, 800ba96 <__ascii_mbtowc+0x1a>
 800ba84:	b14b      	cbz	r3, 800ba9a <__ascii_mbtowc+0x1e>
 800ba86:	7813      	ldrb	r3, [r2, #0]
 800ba88:	600b      	str	r3, [r1, #0]
 800ba8a:	7812      	ldrb	r2, [r2, #0]
 800ba8c:	1c10      	adds	r0, r2, #0
 800ba8e:	bf18      	it	ne
 800ba90:	2001      	movne	r0, #1
 800ba92:	b002      	add	sp, #8
 800ba94:	4770      	bx	lr
 800ba96:	4610      	mov	r0, r2
 800ba98:	e7fb      	b.n	800ba92 <__ascii_mbtowc+0x16>
 800ba9a:	f06f 0001 	mvn.w	r0, #1
 800ba9e:	e7f8      	b.n	800ba92 <__ascii_mbtowc+0x16>

0800baa0 <memmove>:
 800baa0:	4288      	cmp	r0, r1
 800baa2:	b510      	push	{r4, lr}
 800baa4:	eb01 0302 	add.w	r3, r1, r2
 800baa8:	d803      	bhi.n	800bab2 <memmove+0x12>
 800baaa:	1e42      	subs	r2, r0, #1
 800baac:	4299      	cmp	r1, r3
 800baae:	d10c      	bne.n	800baca <memmove+0x2a>
 800bab0:	bd10      	pop	{r4, pc}
 800bab2:	4298      	cmp	r0, r3
 800bab4:	d2f9      	bcs.n	800baaa <memmove+0xa>
 800bab6:	1881      	adds	r1, r0, r2
 800bab8:	1ad2      	subs	r2, r2, r3
 800baba:	42d3      	cmn	r3, r2
 800babc:	d100      	bne.n	800bac0 <memmove+0x20>
 800babe:	bd10      	pop	{r4, pc}
 800bac0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bac4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800bac8:	e7f7      	b.n	800baba <memmove+0x1a>
 800baca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bace:	f802 4f01 	strb.w	r4, [r2, #1]!
 800bad2:	e7eb      	b.n	800baac <memmove+0xc>

0800bad4 <_realloc_r>:
 800bad4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bad8:	4682      	mov	sl, r0
 800bada:	460c      	mov	r4, r1
 800badc:	b929      	cbnz	r1, 800baea <_realloc_r+0x16>
 800bade:	4611      	mov	r1, r2
 800bae0:	b003      	add	sp, #12
 800bae2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bae6:	f7fe bae7 	b.w	800a0b8 <_malloc_r>
 800baea:	9201      	str	r2, [sp, #4]
 800baec:	f7fa f82e 	bl	8005b4c <__malloc_lock>
 800baf0:	9a01      	ldr	r2, [sp, #4]
 800baf2:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800baf6:	f102 080b 	add.w	r8, r2, #11
 800bafa:	f1b8 0f16 	cmp.w	r8, #22
 800bafe:	f1a4 0908 	sub.w	r9, r4, #8
 800bb02:	f025 0603 	bic.w	r6, r5, #3
 800bb06:	d90a      	bls.n	800bb1e <_realloc_r+0x4a>
 800bb08:	f038 0807 	bics.w	r8, r8, #7
 800bb0c:	d509      	bpl.n	800bb22 <_realloc_r+0x4e>
 800bb0e:	230c      	movs	r3, #12
 800bb10:	f8ca 3000 	str.w	r3, [sl]
 800bb14:	2700      	movs	r7, #0
 800bb16:	4638      	mov	r0, r7
 800bb18:	b003      	add	sp, #12
 800bb1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb1e:	f04f 0810 	mov.w	r8, #16
 800bb22:	4590      	cmp	r8, r2
 800bb24:	d3f3      	bcc.n	800bb0e <_realloc_r+0x3a>
 800bb26:	45b0      	cmp	r8, r6
 800bb28:	f340 8145 	ble.w	800bdb6 <_realloc_r+0x2e2>
 800bb2c:	4ba8      	ldr	r3, [pc, #672]	; (800bdd0 <_realloc_r+0x2fc>)
 800bb2e:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800bb32:	eb09 0106 	add.w	r1, r9, r6
 800bb36:	4571      	cmp	r1, lr
 800bb38:	469b      	mov	fp, r3
 800bb3a:	684b      	ldr	r3, [r1, #4]
 800bb3c:	d005      	beq.n	800bb4a <_realloc_r+0x76>
 800bb3e:	f023 0001 	bic.w	r0, r3, #1
 800bb42:	4408      	add	r0, r1
 800bb44:	6840      	ldr	r0, [r0, #4]
 800bb46:	07c7      	lsls	r7, r0, #31
 800bb48:	d447      	bmi.n	800bbda <_realloc_r+0x106>
 800bb4a:	f023 0303 	bic.w	r3, r3, #3
 800bb4e:	4571      	cmp	r1, lr
 800bb50:	eb06 0703 	add.w	r7, r6, r3
 800bb54:	d119      	bne.n	800bb8a <_realloc_r+0xb6>
 800bb56:	f108 0010 	add.w	r0, r8, #16
 800bb5a:	4287      	cmp	r7, r0
 800bb5c:	db3f      	blt.n	800bbde <_realloc_r+0x10a>
 800bb5e:	eb09 0308 	add.w	r3, r9, r8
 800bb62:	eba7 0708 	sub.w	r7, r7, r8
 800bb66:	f047 0701 	orr.w	r7, r7, #1
 800bb6a:	f8cb 3008 	str.w	r3, [fp, #8]
 800bb6e:	605f      	str	r7, [r3, #4]
 800bb70:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800bb74:	f003 0301 	and.w	r3, r3, #1
 800bb78:	ea43 0308 	orr.w	r3, r3, r8
 800bb7c:	f844 3c04 	str.w	r3, [r4, #-4]
 800bb80:	4650      	mov	r0, sl
 800bb82:	f7fa f80b 	bl	8005b9c <__malloc_unlock>
 800bb86:	4627      	mov	r7, r4
 800bb88:	e7c5      	b.n	800bb16 <_realloc_r+0x42>
 800bb8a:	45b8      	cmp	r8, r7
 800bb8c:	dc27      	bgt.n	800bbde <_realloc_r+0x10a>
 800bb8e:	68cb      	ldr	r3, [r1, #12]
 800bb90:	688a      	ldr	r2, [r1, #8]
 800bb92:	60d3      	str	r3, [r2, #12]
 800bb94:	609a      	str	r2, [r3, #8]
 800bb96:	eba7 0008 	sub.w	r0, r7, r8
 800bb9a:	280f      	cmp	r0, #15
 800bb9c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800bba0:	eb09 0207 	add.w	r2, r9, r7
 800bba4:	f240 8109 	bls.w	800bdba <_realloc_r+0x2e6>
 800bba8:	eb09 0108 	add.w	r1, r9, r8
 800bbac:	f003 0301 	and.w	r3, r3, #1
 800bbb0:	ea43 0308 	orr.w	r3, r3, r8
 800bbb4:	f040 0001 	orr.w	r0, r0, #1
 800bbb8:	f8c9 3004 	str.w	r3, [r9, #4]
 800bbbc:	6048      	str	r0, [r1, #4]
 800bbbe:	6853      	ldr	r3, [r2, #4]
 800bbc0:	f043 0301 	orr.w	r3, r3, #1
 800bbc4:	6053      	str	r3, [r2, #4]
 800bbc6:	3108      	adds	r1, #8
 800bbc8:	4650      	mov	r0, sl
 800bbca:	f7ff fca3 	bl	800b514 <_free_r>
 800bbce:	4650      	mov	r0, sl
 800bbd0:	f7f9 ffe4 	bl	8005b9c <__malloc_unlock>
 800bbd4:	f109 0708 	add.w	r7, r9, #8
 800bbd8:	e79d      	b.n	800bb16 <_realloc_r+0x42>
 800bbda:	2300      	movs	r3, #0
 800bbdc:	4619      	mov	r1, r3
 800bbde:	07e8      	lsls	r0, r5, #31
 800bbe0:	f100 8084 	bmi.w	800bcec <_realloc_r+0x218>
 800bbe4:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800bbe8:	eba9 0505 	sub.w	r5, r9, r5
 800bbec:	6868      	ldr	r0, [r5, #4]
 800bbee:	f020 0003 	bic.w	r0, r0, #3
 800bbf2:	4430      	add	r0, r6
 800bbf4:	2900      	cmp	r1, #0
 800bbf6:	d076      	beq.n	800bce6 <_realloc_r+0x212>
 800bbf8:	4571      	cmp	r1, lr
 800bbfa:	d150      	bne.n	800bc9e <_realloc_r+0x1ca>
 800bbfc:	4403      	add	r3, r0
 800bbfe:	f108 0110 	add.w	r1, r8, #16
 800bc02:	428b      	cmp	r3, r1
 800bc04:	db6f      	blt.n	800bce6 <_realloc_r+0x212>
 800bc06:	462f      	mov	r7, r5
 800bc08:	68ea      	ldr	r2, [r5, #12]
 800bc0a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800bc0e:	60ca      	str	r2, [r1, #12]
 800bc10:	6091      	str	r1, [r2, #8]
 800bc12:	1f32      	subs	r2, r6, #4
 800bc14:	2a24      	cmp	r2, #36	; 0x24
 800bc16:	d83b      	bhi.n	800bc90 <_realloc_r+0x1bc>
 800bc18:	2a13      	cmp	r2, #19
 800bc1a:	d936      	bls.n	800bc8a <_realloc_r+0x1b6>
 800bc1c:	6821      	ldr	r1, [r4, #0]
 800bc1e:	60a9      	str	r1, [r5, #8]
 800bc20:	6861      	ldr	r1, [r4, #4]
 800bc22:	60e9      	str	r1, [r5, #12]
 800bc24:	2a1b      	cmp	r2, #27
 800bc26:	d81c      	bhi.n	800bc62 <_realloc_r+0x18e>
 800bc28:	f105 0210 	add.w	r2, r5, #16
 800bc2c:	f104 0108 	add.w	r1, r4, #8
 800bc30:	6808      	ldr	r0, [r1, #0]
 800bc32:	6010      	str	r0, [r2, #0]
 800bc34:	6848      	ldr	r0, [r1, #4]
 800bc36:	6050      	str	r0, [r2, #4]
 800bc38:	6889      	ldr	r1, [r1, #8]
 800bc3a:	6091      	str	r1, [r2, #8]
 800bc3c:	eb05 0208 	add.w	r2, r5, r8
 800bc40:	eba3 0308 	sub.w	r3, r3, r8
 800bc44:	f043 0301 	orr.w	r3, r3, #1
 800bc48:	f8cb 2008 	str.w	r2, [fp, #8]
 800bc4c:	6053      	str	r3, [r2, #4]
 800bc4e:	686b      	ldr	r3, [r5, #4]
 800bc50:	f003 0301 	and.w	r3, r3, #1
 800bc54:	ea43 0308 	orr.w	r3, r3, r8
 800bc58:	606b      	str	r3, [r5, #4]
 800bc5a:	4650      	mov	r0, sl
 800bc5c:	f7f9 ff9e 	bl	8005b9c <__malloc_unlock>
 800bc60:	e759      	b.n	800bb16 <_realloc_r+0x42>
 800bc62:	68a1      	ldr	r1, [r4, #8]
 800bc64:	6129      	str	r1, [r5, #16]
 800bc66:	68e1      	ldr	r1, [r4, #12]
 800bc68:	6169      	str	r1, [r5, #20]
 800bc6a:	2a24      	cmp	r2, #36	; 0x24
 800bc6c:	bf01      	itttt	eq
 800bc6e:	6922      	ldreq	r2, [r4, #16]
 800bc70:	61aa      	streq	r2, [r5, #24]
 800bc72:	6960      	ldreq	r0, [r4, #20]
 800bc74:	61e8      	streq	r0, [r5, #28]
 800bc76:	bf19      	ittee	ne
 800bc78:	f105 0218 	addne.w	r2, r5, #24
 800bc7c:	f104 0110 	addne.w	r1, r4, #16
 800bc80:	f105 0220 	addeq.w	r2, r5, #32
 800bc84:	f104 0118 	addeq.w	r1, r4, #24
 800bc88:	e7d2      	b.n	800bc30 <_realloc_r+0x15c>
 800bc8a:	463a      	mov	r2, r7
 800bc8c:	4621      	mov	r1, r4
 800bc8e:	e7cf      	b.n	800bc30 <_realloc_r+0x15c>
 800bc90:	4621      	mov	r1, r4
 800bc92:	4638      	mov	r0, r7
 800bc94:	9301      	str	r3, [sp, #4]
 800bc96:	f7ff ff03 	bl	800baa0 <memmove>
 800bc9a:	9b01      	ldr	r3, [sp, #4]
 800bc9c:	e7ce      	b.n	800bc3c <_realloc_r+0x168>
 800bc9e:	18c7      	adds	r7, r0, r3
 800bca0:	45b8      	cmp	r8, r7
 800bca2:	dc20      	bgt.n	800bce6 <_realloc_r+0x212>
 800bca4:	68cb      	ldr	r3, [r1, #12]
 800bca6:	688a      	ldr	r2, [r1, #8]
 800bca8:	60d3      	str	r3, [r2, #12]
 800bcaa:	609a      	str	r2, [r3, #8]
 800bcac:	4628      	mov	r0, r5
 800bcae:	68eb      	ldr	r3, [r5, #12]
 800bcb0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800bcb4:	60d3      	str	r3, [r2, #12]
 800bcb6:	609a      	str	r2, [r3, #8]
 800bcb8:	1f32      	subs	r2, r6, #4
 800bcba:	2a24      	cmp	r2, #36	; 0x24
 800bcbc:	d842      	bhi.n	800bd44 <_realloc_r+0x270>
 800bcbe:	2a13      	cmp	r2, #19
 800bcc0:	d93e      	bls.n	800bd40 <_realloc_r+0x26c>
 800bcc2:	6823      	ldr	r3, [r4, #0]
 800bcc4:	60ab      	str	r3, [r5, #8]
 800bcc6:	6863      	ldr	r3, [r4, #4]
 800bcc8:	60eb      	str	r3, [r5, #12]
 800bcca:	2a1b      	cmp	r2, #27
 800bccc:	d824      	bhi.n	800bd18 <_realloc_r+0x244>
 800bcce:	f105 0010 	add.w	r0, r5, #16
 800bcd2:	f104 0308 	add.w	r3, r4, #8
 800bcd6:	681a      	ldr	r2, [r3, #0]
 800bcd8:	6002      	str	r2, [r0, #0]
 800bcda:	685a      	ldr	r2, [r3, #4]
 800bcdc:	6042      	str	r2, [r0, #4]
 800bcde:	689b      	ldr	r3, [r3, #8]
 800bce0:	6083      	str	r3, [r0, #8]
 800bce2:	46a9      	mov	r9, r5
 800bce4:	e757      	b.n	800bb96 <_realloc_r+0xc2>
 800bce6:	4580      	cmp	r8, r0
 800bce8:	4607      	mov	r7, r0
 800bcea:	dddf      	ble.n	800bcac <_realloc_r+0x1d8>
 800bcec:	4611      	mov	r1, r2
 800bcee:	4650      	mov	r0, sl
 800bcf0:	f7fe f9e2 	bl	800a0b8 <_malloc_r>
 800bcf4:	4607      	mov	r7, r0
 800bcf6:	2800      	cmp	r0, #0
 800bcf8:	d0af      	beq.n	800bc5a <_realloc_r+0x186>
 800bcfa:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800bcfe:	f023 0301 	bic.w	r3, r3, #1
 800bd02:	f1a0 0208 	sub.w	r2, r0, #8
 800bd06:	444b      	add	r3, r9
 800bd08:	429a      	cmp	r2, r3
 800bd0a:	d11f      	bne.n	800bd4c <_realloc_r+0x278>
 800bd0c:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800bd10:	f027 0703 	bic.w	r7, r7, #3
 800bd14:	4437      	add	r7, r6
 800bd16:	e73e      	b.n	800bb96 <_realloc_r+0xc2>
 800bd18:	68a3      	ldr	r3, [r4, #8]
 800bd1a:	612b      	str	r3, [r5, #16]
 800bd1c:	68e3      	ldr	r3, [r4, #12]
 800bd1e:	616b      	str	r3, [r5, #20]
 800bd20:	2a24      	cmp	r2, #36	; 0x24
 800bd22:	bf01      	itttt	eq
 800bd24:	6923      	ldreq	r3, [r4, #16]
 800bd26:	61ab      	streq	r3, [r5, #24]
 800bd28:	6962      	ldreq	r2, [r4, #20]
 800bd2a:	61ea      	streq	r2, [r5, #28]
 800bd2c:	bf19      	ittee	ne
 800bd2e:	f105 0018 	addne.w	r0, r5, #24
 800bd32:	f104 0310 	addne.w	r3, r4, #16
 800bd36:	f105 0020 	addeq.w	r0, r5, #32
 800bd3a:	f104 0318 	addeq.w	r3, r4, #24
 800bd3e:	e7ca      	b.n	800bcd6 <_realloc_r+0x202>
 800bd40:	4623      	mov	r3, r4
 800bd42:	e7c8      	b.n	800bcd6 <_realloc_r+0x202>
 800bd44:	4621      	mov	r1, r4
 800bd46:	f7ff feab 	bl	800baa0 <memmove>
 800bd4a:	e7ca      	b.n	800bce2 <_realloc_r+0x20e>
 800bd4c:	1f32      	subs	r2, r6, #4
 800bd4e:	2a24      	cmp	r2, #36	; 0x24
 800bd50:	d82d      	bhi.n	800bdae <_realloc_r+0x2da>
 800bd52:	2a13      	cmp	r2, #19
 800bd54:	d928      	bls.n	800bda8 <_realloc_r+0x2d4>
 800bd56:	6823      	ldr	r3, [r4, #0]
 800bd58:	6003      	str	r3, [r0, #0]
 800bd5a:	6863      	ldr	r3, [r4, #4]
 800bd5c:	6043      	str	r3, [r0, #4]
 800bd5e:	2a1b      	cmp	r2, #27
 800bd60:	d80e      	bhi.n	800bd80 <_realloc_r+0x2ac>
 800bd62:	f100 0308 	add.w	r3, r0, #8
 800bd66:	f104 0208 	add.w	r2, r4, #8
 800bd6a:	6811      	ldr	r1, [r2, #0]
 800bd6c:	6019      	str	r1, [r3, #0]
 800bd6e:	6851      	ldr	r1, [r2, #4]
 800bd70:	6059      	str	r1, [r3, #4]
 800bd72:	6892      	ldr	r2, [r2, #8]
 800bd74:	609a      	str	r2, [r3, #8]
 800bd76:	4621      	mov	r1, r4
 800bd78:	4650      	mov	r0, sl
 800bd7a:	f7ff fbcb 	bl	800b514 <_free_r>
 800bd7e:	e76c      	b.n	800bc5a <_realloc_r+0x186>
 800bd80:	68a3      	ldr	r3, [r4, #8]
 800bd82:	6083      	str	r3, [r0, #8]
 800bd84:	68e3      	ldr	r3, [r4, #12]
 800bd86:	60c3      	str	r3, [r0, #12]
 800bd88:	2a24      	cmp	r2, #36	; 0x24
 800bd8a:	bf01      	itttt	eq
 800bd8c:	6923      	ldreq	r3, [r4, #16]
 800bd8e:	6103      	streq	r3, [r0, #16]
 800bd90:	6961      	ldreq	r1, [r4, #20]
 800bd92:	6141      	streq	r1, [r0, #20]
 800bd94:	bf19      	ittee	ne
 800bd96:	f100 0310 	addne.w	r3, r0, #16
 800bd9a:	f104 0210 	addne.w	r2, r4, #16
 800bd9e:	f100 0318 	addeq.w	r3, r0, #24
 800bda2:	f104 0218 	addeq.w	r2, r4, #24
 800bda6:	e7e0      	b.n	800bd6a <_realloc_r+0x296>
 800bda8:	4603      	mov	r3, r0
 800bdaa:	4622      	mov	r2, r4
 800bdac:	e7dd      	b.n	800bd6a <_realloc_r+0x296>
 800bdae:	4621      	mov	r1, r4
 800bdb0:	f7ff fe76 	bl	800baa0 <memmove>
 800bdb4:	e7df      	b.n	800bd76 <_realloc_r+0x2a2>
 800bdb6:	4637      	mov	r7, r6
 800bdb8:	e6ed      	b.n	800bb96 <_realloc_r+0xc2>
 800bdba:	f003 0301 	and.w	r3, r3, #1
 800bdbe:	431f      	orrs	r7, r3
 800bdc0:	f8c9 7004 	str.w	r7, [r9, #4]
 800bdc4:	6853      	ldr	r3, [r2, #4]
 800bdc6:	f043 0301 	orr.w	r3, r3, #1
 800bdca:	6053      	str	r3, [r2, #4]
 800bdcc:	e6ff      	b.n	800bbce <_realloc_r+0xfa>
 800bdce:	bf00      	nop
 800bdd0:	20000108 	.word	0x20000108

0800bdd4 <_raise_r>:
 800bdd4:	291f      	cmp	r1, #31
 800bdd6:	b538      	push	{r3, r4, r5, lr}
 800bdd8:	4604      	mov	r4, r0
 800bdda:	460d      	mov	r5, r1
 800bddc:	d904      	bls.n	800bde8 <_raise_r+0x14>
 800bdde:	2316      	movs	r3, #22
 800bde0:	6003      	str	r3, [r0, #0]
 800bde2:	f04f 30ff 	mov.w	r0, #4294967295
 800bde6:	bd38      	pop	{r3, r4, r5, pc}
 800bde8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bdea:	b112      	cbz	r2, 800bdf2 <_raise_r+0x1e>
 800bdec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bdf0:	b94b      	cbnz	r3, 800be06 <_raise_r+0x32>
 800bdf2:	4620      	mov	r0, r4
 800bdf4:	f000 f830 	bl	800be58 <_getpid_r>
 800bdf8:	462a      	mov	r2, r5
 800bdfa:	4601      	mov	r1, r0
 800bdfc:	4620      	mov	r0, r4
 800bdfe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be02:	f000 b817 	b.w	800be34 <_kill_r>
 800be06:	2b01      	cmp	r3, #1
 800be08:	d00a      	beq.n	800be20 <_raise_r+0x4c>
 800be0a:	1c59      	adds	r1, r3, #1
 800be0c:	d103      	bne.n	800be16 <_raise_r+0x42>
 800be0e:	2316      	movs	r3, #22
 800be10:	6003      	str	r3, [r0, #0]
 800be12:	2001      	movs	r0, #1
 800be14:	bd38      	pop	{r3, r4, r5, pc}
 800be16:	2400      	movs	r4, #0
 800be18:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800be1c:	4628      	mov	r0, r5
 800be1e:	4798      	blx	r3
 800be20:	2000      	movs	r0, #0
 800be22:	bd38      	pop	{r3, r4, r5, pc}

0800be24 <raise>:
 800be24:	4b02      	ldr	r3, [pc, #8]	; (800be30 <raise+0xc>)
 800be26:	4601      	mov	r1, r0
 800be28:	6818      	ldr	r0, [r3, #0]
 800be2a:	f7ff bfd3 	b.w	800bdd4 <_raise_r>
 800be2e:	bf00      	nop
 800be30:	20000014 	.word	0x20000014

0800be34 <_kill_r>:
 800be34:	b538      	push	{r3, r4, r5, lr}
 800be36:	4c07      	ldr	r4, [pc, #28]	; (800be54 <_kill_r+0x20>)
 800be38:	2300      	movs	r3, #0
 800be3a:	4605      	mov	r5, r0
 800be3c:	4608      	mov	r0, r1
 800be3e:	4611      	mov	r1, r2
 800be40:	6023      	str	r3, [r4, #0]
 800be42:	f7fe f80b 	bl	8009e5c <_kill>
 800be46:	1c43      	adds	r3, r0, #1
 800be48:	d102      	bne.n	800be50 <_kill_r+0x1c>
 800be4a:	6823      	ldr	r3, [r4, #0]
 800be4c:	b103      	cbz	r3, 800be50 <_kill_r+0x1c>
 800be4e:	602b      	str	r3, [r5, #0]
 800be50:	bd38      	pop	{r3, r4, r5, pc}
 800be52:	bf00      	nop
 800be54:	200018a4 	.word	0x200018a4

0800be58 <_getpid_r>:
 800be58:	f7fd bff8 	b.w	8009e4c <_getpid>

0800be5c <__sread>:
 800be5c:	b510      	push	{r4, lr}
 800be5e:	460c      	mov	r4, r1
 800be60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be64:	f002 faa4 	bl	800e3b0 <_read_r>
 800be68:	2800      	cmp	r0, #0
 800be6a:	bfab      	itete	ge
 800be6c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800be6e:	89a3      	ldrhlt	r3, [r4, #12]
 800be70:	181b      	addge	r3, r3, r0
 800be72:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800be76:	bfac      	ite	ge
 800be78:	6563      	strge	r3, [r4, #84]	; 0x54
 800be7a:	81a3      	strhlt	r3, [r4, #12]
 800be7c:	bd10      	pop	{r4, pc}

0800be7e <__swrite>:
 800be7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be82:	461f      	mov	r7, r3
 800be84:	898b      	ldrh	r3, [r1, #12]
 800be86:	05db      	lsls	r3, r3, #23
 800be88:	4605      	mov	r5, r0
 800be8a:	460c      	mov	r4, r1
 800be8c:	4616      	mov	r6, r2
 800be8e:	d505      	bpl.n	800be9c <__swrite+0x1e>
 800be90:	2302      	movs	r3, #2
 800be92:	2200      	movs	r2, #0
 800be94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be98:	f001 ffa8 	bl	800ddec <_lseek_r>
 800be9c:	89a3      	ldrh	r3, [r4, #12]
 800be9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bea2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bea6:	81a3      	strh	r3, [r4, #12]
 800bea8:	4632      	mov	r2, r6
 800beaa:	463b      	mov	r3, r7
 800beac:	4628      	mov	r0, r5
 800beae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800beb2:	f001 b881 	b.w	800cfb8 <_write_r>

0800beb6 <__sseek>:
 800beb6:	b510      	push	{r4, lr}
 800beb8:	460c      	mov	r4, r1
 800beba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bebe:	f001 ff95 	bl	800ddec <_lseek_r>
 800bec2:	1c43      	adds	r3, r0, #1
 800bec4:	89a3      	ldrh	r3, [r4, #12]
 800bec6:	bf15      	itete	ne
 800bec8:	6560      	strne	r0, [r4, #84]	; 0x54
 800beca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bece:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bed2:	81a3      	strheq	r3, [r4, #12]
 800bed4:	bf18      	it	ne
 800bed6:	81a3      	strhne	r3, [r4, #12]
 800bed8:	bd10      	pop	{r4, pc}

0800beda <__sclose>:
 800beda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bede:	f001 b87d 	b.w	800cfdc <_close_r>
 800bee2:	0000      	movs	r0, r0
 800bee4:	0000      	movs	r0, r0
	...

0800bee8 <_svfprintf_r>:
 800bee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800beec:	b0bd      	sub	sp, #244	; 0xf4
 800beee:	468a      	mov	sl, r1
 800bef0:	4615      	mov	r5, r2
 800bef2:	461f      	mov	r7, r3
 800bef4:	4683      	mov	fp, r0
 800bef6:	f001 ff6b 	bl	800ddd0 <_localeconv_r>
 800befa:	6803      	ldr	r3, [r0, #0]
 800befc:	930d      	str	r3, [sp, #52]	; 0x34
 800befe:	4618      	mov	r0, r3
 800bf00:	f7f4 f9b6 	bl	8000270 <strlen>
 800bf04:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800bf08:	9008      	str	r0, [sp, #32]
 800bf0a:	061b      	lsls	r3, r3, #24
 800bf0c:	d518      	bpl.n	800bf40 <_svfprintf_r+0x58>
 800bf0e:	f8da 3010 	ldr.w	r3, [sl, #16]
 800bf12:	b9ab      	cbnz	r3, 800bf40 <_svfprintf_r+0x58>
 800bf14:	2140      	movs	r1, #64	; 0x40
 800bf16:	4658      	mov	r0, fp
 800bf18:	f7fe f8ce 	bl	800a0b8 <_malloc_r>
 800bf1c:	f8ca 0000 	str.w	r0, [sl]
 800bf20:	f8ca 0010 	str.w	r0, [sl, #16]
 800bf24:	b948      	cbnz	r0, 800bf3a <_svfprintf_r+0x52>
 800bf26:	230c      	movs	r3, #12
 800bf28:	f8cb 3000 	str.w	r3, [fp]
 800bf2c:	f04f 33ff 	mov.w	r3, #4294967295
 800bf30:	9309      	str	r3, [sp, #36]	; 0x24
 800bf32:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf34:	b03d      	add	sp, #244	; 0xf4
 800bf36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf3a:	2340      	movs	r3, #64	; 0x40
 800bf3c:	f8ca 3014 	str.w	r3, [sl, #20]
 800bf40:	ed9f 7b99 	vldr	d7, [pc, #612]	; 800c1a8 <_svfprintf_r+0x2c0>
 800bf44:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bf48:	2300      	movs	r3, #0
 800bf4a:	ac2c      	add	r4, sp, #176	; 0xb0
 800bf4c:	941f      	str	r4, [sp, #124]	; 0x7c
 800bf4e:	9321      	str	r3, [sp, #132]	; 0x84
 800bf50:	9320      	str	r3, [sp, #128]	; 0x80
 800bf52:	9505      	str	r5, [sp, #20]
 800bf54:	9303      	str	r3, [sp, #12]
 800bf56:	9311      	str	r3, [sp, #68]	; 0x44
 800bf58:	9310      	str	r3, [sp, #64]	; 0x40
 800bf5a:	9309      	str	r3, [sp, #36]	; 0x24
 800bf5c:	9d05      	ldr	r5, [sp, #20]
 800bf5e:	462b      	mov	r3, r5
 800bf60:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf64:	b112      	cbz	r2, 800bf6c <_svfprintf_r+0x84>
 800bf66:	2a25      	cmp	r2, #37	; 0x25
 800bf68:	f040 8083 	bne.w	800c072 <_svfprintf_r+0x18a>
 800bf6c:	9b05      	ldr	r3, [sp, #20]
 800bf6e:	1aee      	subs	r6, r5, r3
 800bf70:	d00d      	beq.n	800bf8e <_svfprintf_r+0xa6>
 800bf72:	e884 0048 	stmia.w	r4, {r3, r6}
 800bf76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bf78:	4433      	add	r3, r6
 800bf7a:	9321      	str	r3, [sp, #132]	; 0x84
 800bf7c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bf7e:	3301      	adds	r3, #1
 800bf80:	2b07      	cmp	r3, #7
 800bf82:	9320      	str	r3, [sp, #128]	; 0x80
 800bf84:	dc77      	bgt.n	800c076 <_svfprintf_r+0x18e>
 800bf86:	3408      	adds	r4, #8
 800bf88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf8a:	4433      	add	r3, r6
 800bf8c:	9309      	str	r3, [sp, #36]	; 0x24
 800bf8e:	782b      	ldrb	r3, [r5, #0]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	f000 8729 	beq.w	800cde8 <_svfprintf_r+0xf00>
 800bf96:	2300      	movs	r3, #0
 800bf98:	1c69      	adds	r1, r5, #1
 800bf9a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800bf9e:	461a      	mov	r2, r3
 800bfa0:	f04f 39ff 	mov.w	r9, #4294967295
 800bfa4:	930a      	str	r3, [sp, #40]	; 0x28
 800bfa6:	461d      	mov	r5, r3
 800bfa8:	200a      	movs	r0, #10
 800bfaa:	1c4e      	adds	r6, r1, #1
 800bfac:	7809      	ldrb	r1, [r1, #0]
 800bfae:	9605      	str	r6, [sp, #20]
 800bfb0:	9102      	str	r1, [sp, #8]
 800bfb2:	9902      	ldr	r1, [sp, #8]
 800bfb4:	3920      	subs	r1, #32
 800bfb6:	2958      	cmp	r1, #88	; 0x58
 800bfb8:	f200 8418 	bhi.w	800c7ec <_svfprintf_r+0x904>
 800bfbc:	e8df f011 	tbh	[pc, r1, lsl #1]
 800bfc0:	041600a6 	.word	0x041600a6
 800bfc4:	00ab0416 	.word	0x00ab0416
 800bfc8:	04160416 	.word	0x04160416
 800bfcc:	04160416 	.word	0x04160416
 800bfd0:	04160416 	.word	0x04160416
 800bfd4:	006500ae 	.word	0x006500ae
 800bfd8:	00b70416 	.word	0x00b70416
 800bfdc:	041600ba 	.word	0x041600ba
 800bfe0:	00da00d7 	.word	0x00da00d7
 800bfe4:	00da00da 	.word	0x00da00da
 800bfe8:	00da00da 	.word	0x00da00da
 800bfec:	00da00da 	.word	0x00da00da
 800bff0:	00da00da 	.word	0x00da00da
 800bff4:	04160416 	.word	0x04160416
 800bff8:	04160416 	.word	0x04160416
 800bffc:	04160416 	.word	0x04160416
 800c000:	04160416 	.word	0x04160416
 800c004:	04160416 	.word	0x04160416
 800c008:	012b0115 	.word	0x012b0115
 800c00c:	012b0416 	.word	0x012b0416
 800c010:	04160416 	.word	0x04160416
 800c014:	04160416 	.word	0x04160416
 800c018:	041600ed 	.word	0x041600ed
 800c01c:	03400416 	.word	0x03400416
 800c020:	04160416 	.word	0x04160416
 800c024:	04160416 	.word	0x04160416
 800c028:	03a80416 	.word	0x03a80416
 800c02c:	04160416 	.word	0x04160416
 800c030:	04160086 	.word	0x04160086
 800c034:	04160416 	.word	0x04160416
 800c038:	04160416 	.word	0x04160416
 800c03c:	04160416 	.word	0x04160416
 800c040:	04160416 	.word	0x04160416
 800c044:	01070416 	.word	0x01070416
 800c048:	012b006b 	.word	0x012b006b
 800c04c:	012b012b 	.word	0x012b012b
 800c050:	006b00f0 	.word	0x006b00f0
 800c054:	04160416 	.word	0x04160416
 800c058:	041600fa 	.word	0x041600fa
 800c05c:	03420322 	.word	0x03420322
 800c060:	01010376 	.word	0x01010376
 800c064:	03870416 	.word	0x03870416
 800c068:	03aa0416 	.word	0x03aa0416
 800c06c:	04160416 	.word	0x04160416
 800c070:	03c2      	.short	0x03c2
 800c072:	461d      	mov	r5, r3
 800c074:	e773      	b.n	800bf5e <_svfprintf_r+0x76>
 800c076:	aa1f      	add	r2, sp, #124	; 0x7c
 800c078:	4651      	mov	r1, sl
 800c07a:	4658      	mov	r0, fp
 800c07c:	f002 f9aa 	bl	800e3d4 <__ssprint_r>
 800c080:	2800      	cmp	r0, #0
 800c082:	f040 8692 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800c086:	ac2c      	add	r4, sp, #176	; 0xb0
 800c088:	e77e      	b.n	800bf88 <_svfprintf_r+0xa0>
 800c08a:	2301      	movs	r3, #1
 800c08c:	222b      	movs	r2, #43	; 0x2b
 800c08e:	9905      	ldr	r1, [sp, #20]
 800c090:	e78b      	b.n	800bfaa <_svfprintf_r+0xc2>
 800c092:	460f      	mov	r7, r1
 800c094:	e7fb      	b.n	800c08e <_svfprintf_r+0x1a6>
 800c096:	b10b      	cbz	r3, 800c09c <_svfprintf_r+0x1b4>
 800c098:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800c09c:	06ae      	lsls	r6, r5, #26
 800c09e:	f140 80aa 	bpl.w	800c1f6 <_svfprintf_r+0x30e>
 800c0a2:	3707      	adds	r7, #7
 800c0a4:	f027 0707 	bic.w	r7, r7, #7
 800c0a8:	f107 0308 	add.w	r3, r7, #8
 800c0ac:	e9d7 6700 	ldrd	r6, r7, [r7]
 800c0b0:	9304      	str	r3, [sp, #16]
 800c0b2:	2e00      	cmp	r6, #0
 800c0b4:	f177 0300 	sbcs.w	r3, r7, #0
 800c0b8:	da06      	bge.n	800c0c8 <_svfprintf_r+0x1e0>
 800c0ba:	4276      	negs	r6, r6
 800c0bc:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800c0c0:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800c0c4:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800c0c8:	2301      	movs	r3, #1
 800c0ca:	e2ca      	b.n	800c662 <_svfprintf_r+0x77a>
 800c0cc:	b10b      	cbz	r3, 800c0d2 <_svfprintf_r+0x1ea>
 800c0ce:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800c0d2:	4b37      	ldr	r3, [pc, #220]	; (800c1b0 <_svfprintf_r+0x2c8>)
 800c0d4:	9311      	str	r3, [sp, #68]	; 0x44
 800c0d6:	06ab      	lsls	r3, r5, #26
 800c0d8:	f140 8339 	bpl.w	800c74e <_svfprintf_r+0x866>
 800c0dc:	3707      	adds	r7, #7
 800c0de:	f027 0707 	bic.w	r7, r7, #7
 800c0e2:	f107 0308 	add.w	r3, r7, #8
 800c0e6:	e9d7 6700 	ldrd	r6, r7, [r7]
 800c0ea:	9304      	str	r3, [sp, #16]
 800c0ec:	07e8      	lsls	r0, r5, #31
 800c0ee:	d50b      	bpl.n	800c108 <_svfprintf_r+0x220>
 800c0f0:	ea56 0307 	orrs.w	r3, r6, r7
 800c0f4:	d008      	beq.n	800c108 <_svfprintf_r+0x220>
 800c0f6:	2330      	movs	r3, #48	; 0x30
 800c0f8:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800c0fc:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800c100:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 800c104:	f045 0502 	orr.w	r5, r5, #2
 800c108:	2302      	movs	r3, #2
 800c10a:	e2a7      	b.n	800c65c <_svfprintf_r+0x774>
 800c10c:	2a00      	cmp	r2, #0
 800c10e:	d1be      	bne.n	800c08e <_svfprintf_r+0x1a6>
 800c110:	2301      	movs	r3, #1
 800c112:	2220      	movs	r2, #32
 800c114:	e7bb      	b.n	800c08e <_svfprintf_r+0x1a6>
 800c116:	f045 0501 	orr.w	r5, r5, #1
 800c11a:	e7b8      	b.n	800c08e <_svfprintf_r+0x1a6>
 800c11c:	683e      	ldr	r6, [r7, #0]
 800c11e:	960a      	str	r6, [sp, #40]	; 0x28
 800c120:	2e00      	cmp	r6, #0
 800c122:	f107 0104 	add.w	r1, r7, #4
 800c126:	dab4      	bge.n	800c092 <_svfprintf_r+0x1aa>
 800c128:	4276      	negs	r6, r6
 800c12a:	960a      	str	r6, [sp, #40]	; 0x28
 800c12c:	460f      	mov	r7, r1
 800c12e:	f045 0504 	orr.w	r5, r5, #4
 800c132:	e7ac      	b.n	800c08e <_svfprintf_r+0x1a6>
 800c134:	9905      	ldr	r1, [sp, #20]
 800c136:	1c4e      	adds	r6, r1, #1
 800c138:	7809      	ldrb	r1, [r1, #0]
 800c13a:	9102      	str	r1, [sp, #8]
 800c13c:	292a      	cmp	r1, #42	; 0x2a
 800c13e:	d010      	beq.n	800c162 <_svfprintf_r+0x27a>
 800c140:	f04f 0900 	mov.w	r9, #0
 800c144:	9605      	str	r6, [sp, #20]
 800c146:	9902      	ldr	r1, [sp, #8]
 800c148:	3930      	subs	r1, #48	; 0x30
 800c14a:	2909      	cmp	r1, #9
 800c14c:	f63f af31 	bhi.w	800bfb2 <_svfprintf_r+0xca>
 800c150:	fb00 1909 	mla	r9, r0, r9, r1
 800c154:	9905      	ldr	r1, [sp, #20]
 800c156:	460e      	mov	r6, r1
 800c158:	f816 1b01 	ldrb.w	r1, [r6], #1
 800c15c:	9102      	str	r1, [sp, #8]
 800c15e:	9605      	str	r6, [sp, #20]
 800c160:	e7f1      	b.n	800c146 <_svfprintf_r+0x25e>
 800c162:	6839      	ldr	r1, [r7, #0]
 800c164:	9605      	str	r6, [sp, #20]
 800c166:	ea41 79e1 	orr.w	r9, r1, r1, asr #31
 800c16a:	3704      	adds	r7, #4
 800c16c:	e78f      	b.n	800c08e <_svfprintf_r+0x1a6>
 800c16e:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800c172:	e78c      	b.n	800c08e <_svfprintf_r+0x1a6>
 800c174:	2100      	movs	r1, #0
 800c176:	910a      	str	r1, [sp, #40]	; 0x28
 800c178:	9902      	ldr	r1, [sp, #8]
 800c17a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800c17c:	3930      	subs	r1, #48	; 0x30
 800c17e:	fb00 1106 	mla	r1, r0, r6, r1
 800c182:	910a      	str	r1, [sp, #40]	; 0x28
 800c184:	9905      	ldr	r1, [sp, #20]
 800c186:	460e      	mov	r6, r1
 800c188:	f816 1b01 	ldrb.w	r1, [r6], #1
 800c18c:	9102      	str	r1, [sp, #8]
 800c18e:	9902      	ldr	r1, [sp, #8]
 800c190:	9605      	str	r6, [sp, #20]
 800c192:	3930      	subs	r1, #48	; 0x30
 800c194:	2909      	cmp	r1, #9
 800c196:	d9ef      	bls.n	800c178 <_svfprintf_r+0x290>
 800c198:	e70b      	b.n	800bfb2 <_svfprintf_r+0xca>
 800c19a:	f045 0508 	orr.w	r5, r5, #8
 800c19e:	e776      	b.n	800c08e <_svfprintf_r+0x1a6>
 800c1a0:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 800c1a4:	e773      	b.n	800c08e <_svfprintf_r+0x1a6>
 800c1a6:	bf00      	nop
	...
 800c1b0:	0800e82c 	.word	0x0800e82c
 800c1b4:	9905      	ldr	r1, [sp, #20]
 800c1b6:	7809      	ldrb	r1, [r1, #0]
 800c1b8:	296c      	cmp	r1, #108	; 0x6c
 800c1ba:	d105      	bne.n	800c1c8 <_svfprintf_r+0x2e0>
 800c1bc:	9905      	ldr	r1, [sp, #20]
 800c1be:	3101      	adds	r1, #1
 800c1c0:	9105      	str	r1, [sp, #20]
 800c1c2:	f045 0520 	orr.w	r5, r5, #32
 800c1c6:	e762      	b.n	800c08e <_svfprintf_r+0x1a6>
 800c1c8:	f045 0510 	orr.w	r5, r5, #16
 800c1cc:	e75f      	b.n	800c08e <_svfprintf_r+0x1a6>
 800c1ce:	1d3b      	adds	r3, r7, #4
 800c1d0:	9304      	str	r3, [sp, #16]
 800c1d2:	2600      	movs	r6, #0
 800c1d4:	683b      	ldr	r3, [r7, #0]
 800c1d6:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800c1da:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800c1de:	f04f 0901 	mov.w	r9, #1
 800c1e2:	4637      	mov	r7, r6
 800c1e4:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 800c1e8:	e11b      	b.n	800c422 <_svfprintf_r+0x53a>
 800c1ea:	b10b      	cbz	r3, 800c1f0 <_svfprintf_r+0x308>
 800c1ec:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800c1f0:	f045 0510 	orr.w	r5, r5, #16
 800c1f4:	e752      	b.n	800c09c <_svfprintf_r+0x1b4>
 800c1f6:	f015 0f10 	tst.w	r5, #16
 800c1fa:	f107 0304 	add.w	r3, r7, #4
 800c1fe:	d003      	beq.n	800c208 <_svfprintf_r+0x320>
 800c200:	683e      	ldr	r6, [r7, #0]
 800c202:	9304      	str	r3, [sp, #16]
 800c204:	17f7      	asrs	r7, r6, #31
 800c206:	e754      	b.n	800c0b2 <_svfprintf_r+0x1ca>
 800c208:	683e      	ldr	r6, [r7, #0]
 800c20a:	9304      	str	r3, [sp, #16]
 800c20c:	f015 0f40 	tst.w	r5, #64	; 0x40
 800c210:	bf18      	it	ne
 800c212:	b236      	sxthne	r6, r6
 800c214:	e7f6      	b.n	800c204 <_svfprintf_r+0x31c>
 800c216:	b10b      	cbz	r3, 800c21c <_svfprintf_r+0x334>
 800c218:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800c21c:	3707      	adds	r7, #7
 800c21e:	f027 0707 	bic.w	r7, r7, #7
 800c222:	f107 0308 	add.w	r3, r7, #8
 800c226:	9304      	str	r3, [sp, #16]
 800c228:	ed97 7b00 	vldr	d7, [r7]
 800c22c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c230:	9b06      	ldr	r3, [sp, #24]
 800c232:	9312      	str	r3, [sp, #72]	; 0x48
 800c234:	9b07      	ldr	r3, [sp, #28]
 800c236:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c23a:	9313      	str	r3, [sp, #76]	; 0x4c
 800c23c:	f04f 32ff 	mov.w	r2, #4294967295
 800c240:	4b4a      	ldr	r3, [pc, #296]	; (800c36c <_svfprintf_r+0x484>)
 800c242:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800c246:	f7f4 fc6d 	bl	8000b24 <__aeabi_dcmpun>
 800c24a:	2800      	cmp	r0, #0
 800c24c:	f040 85d5 	bne.w	800cdfa <_svfprintf_r+0xf12>
 800c250:	f04f 32ff 	mov.w	r2, #4294967295
 800c254:	4b45      	ldr	r3, [pc, #276]	; (800c36c <_svfprintf_r+0x484>)
 800c256:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800c25a:	f7f4 fc45 	bl	8000ae8 <__aeabi_dcmple>
 800c25e:	2800      	cmp	r0, #0
 800c260:	f040 85cb 	bne.w	800cdfa <_svfprintf_r+0xf12>
 800c264:	2200      	movs	r2, #0
 800c266:	2300      	movs	r3, #0
 800c268:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c26c:	f7f4 fc32 	bl	8000ad4 <__aeabi_dcmplt>
 800c270:	b110      	cbz	r0, 800c278 <_svfprintf_r+0x390>
 800c272:	232d      	movs	r3, #45	; 0x2d
 800c274:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800c278:	4b3d      	ldr	r3, [pc, #244]	; (800c370 <_svfprintf_r+0x488>)
 800c27a:	4a3e      	ldr	r2, [pc, #248]	; (800c374 <_svfprintf_r+0x48c>)
 800c27c:	9902      	ldr	r1, [sp, #8]
 800c27e:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800c282:	2947      	cmp	r1, #71	; 0x47
 800c284:	bfcc      	ite	gt
 800c286:	4690      	movgt	r8, r2
 800c288:	4698      	movle	r8, r3
 800c28a:	f04f 0903 	mov.w	r9, #3
 800c28e:	2600      	movs	r6, #0
 800c290:	4637      	mov	r7, r6
 800c292:	e0c6      	b.n	800c422 <_svfprintf_r+0x53a>
 800c294:	f1b9 3fff 	cmp.w	r9, #4294967295
 800c298:	d022      	beq.n	800c2e0 <_svfprintf_r+0x3f8>
 800c29a:	9b02      	ldr	r3, [sp, #8]
 800c29c:	f023 0320 	bic.w	r3, r3, #32
 800c2a0:	2b47      	cmp	r3, #71	; 0x47
 800c2a2:	d104      	bne.n	800c2ae <_svfprintf_r+0x3c6>
 800c2a4:	f1b9 0f00 	cmp.w	r9, #0
 800c2a8:	bf08      	it	eq
 800c2aa:	f04f 0901 	moveq.w	r9, #1
 800c2ae:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 800c2b2:	930c      	str	r3, [sp, #48]	; 0x30
 800c2b4:	9b07      	ldr	r3, [sp, #28]
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	da15      	bge.n	800c2e6 <_svfprintf_r+0x3fe>
 800c2ba:	9b06      	ldr	r3, [sp, #24]
 800c2bc:	930e      	str	r3, [sp, #56]	; 0x38
 800c2be:	9b07      	ldr	r3, [sp, #28]
 800c2c0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c2c4:	930f      	str	r3, [sp, #60]	; 0x3c
 800c2c6:	232d      	movs	r3, #45	; 0x2d
 800c2c8:	930b      	str	r3, [sp, #44]	; 0x2c
 800c2ca:	9b02      	ldr	r3, [sp, #8]
 800c2cc:	f023 0720 	bic.w	r7, r3, #32
 800c2d0:	2f46      	cmp	r7, #70	; 0x46
 800c2d2:	d00e      	beq.n	800c2f2 <_svfprintf_r+0x40a>
 800c2d4:	2f45      	cmp	r7, #69	; 0x45
 800c2d6:	d146      	bne.n	800c366 <_svfprintf_r+0x47e>
 800c2d8:	f109 0601 	add.w	r6, r9, #1
 800c2dc:	2102      	movs	r1, #2
 800c2de:	e00a      	b.n	800c2f6 <_svfprintf_r+0x40e>
 800c2e0:	f04f 0906 	mov.w	r9, #6
 800c2e4:	e7e3      	b.n	800c2ae <_svfprintf_r+0x3c6>
 800c2e6:	ed9d 7b06 	vldr	d7, [sp, #24]
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 800c2f0:	e7ea      	b.n	800c2c8 <_svfprintf_r+0x3e0>
 800c2f2:	464e      	mov	r6, r9
 800c2f4:	2103      	movs	r1, #3
 800c2f6:	ab1d      	add	r3, sp, #116	; 0x74
 800c2f8:	9301      	str	r3, [sp, #4]
 800c2fa:	ab1a      	add	r3, sp, #104	; 0x68
 800c2fc:	9300      	str	r3, [sp, #0]
 800c2fe:	4632      	mov	r2, r6
 800c300:	ab19      	add	r3, sp, #100	; 0x64
 800c302:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 800c306:	4658      	mov	r0, fp
 800c308:	f000 ff06 	bl	800d118 <_dtoa_r>
 800c30c:	2f47      	cmp	r7, #71	; 0x47
 800c30e:	4680      	mov	r8, r0
 800c310:	d102      	bne.n	800c318 <_svfprintf_r+0x430>
 800c312:	07e8      	lsls	r0, r5, #31
 800c314:	f140 857e 	bpl.w	800ce14 <_svfprintf_r+0xf2c>
 800c318:	eb08 0306 	add.w	r3, r8, r6
 800c31c:	2f46      	cmp	r7, #70	; 0x46
 800c31e:	9303      	str	r3, [sp, #12]
 800c320:	d111      	bne.n	800c346 <_svfprintf_r+0x45e>
 800c322:	f898 3000 	ldrb.w	r3, [r8]
 800c326:	2b30      	cmp	r3, #48	; 0x30
 800c328:	d109      	bne.n	800c33e <_svfprintf_r+0x456>
 800c32a:	2200      	movs	r2, #0
 800c32c:	2300      	movs	r3, #0
 800c32e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800c332:	f7f4 fbc5 	bl	8000ac0 <__aeabi_dcmpeq>
 800c336:	b910      	cbnz	r0, 800c33e <_svfprintf_r+0x456>
 800c338:	f1c6 0601 	rsb	r6, r6, #1
 800c33c:	9619      	str	r6, [sp, #100]	; 0x64
 800c33e:	9a03      	ldr	r2, [sp, #12]
 800c340:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c342:	441a      	add	r2, r3
 800c344:	9203      	str	r2, [sp, #12]
 800c346:	2200      	movs	r2, #0
 800c348:	2300      	movs	r3, #0
 800c34a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800c34e:	f7f4 fbb7 	bl	8000ac0 <__aeabi_dcmpeq>
 800c352:	b988      	cbnz	r0, 800c378 <_svfprintf_r+0x490>
 800c354:	2230      	movs	r2, #48	; 0x30
 800c356:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c358:	9903      	ldr	r1, [sp, #12]
 800c35a:	4299      	cmp	r1, r3
 800c35c:	d90e      	bls.n	800c37c <_svfprintf_r+0x494>
 800c35e:	1c59      	adds	r1, r3, #1
 800c360:	911d      	str	r1, [sp, #116]	; 0x74
 800c362:	701a      	strb	r2, [r3, #0]
 800c364:	e7f7      	b.n	800c356 <_svfprintf_r+0x46e>
 800c366:	464e      	mov	r6, r9
 800c368:	e7b8      	b.n	800c2dc <_svfprintf_r+0x3f4>
 800c36a:	bf00      	nop
 800c36c:	7fefffff 	.word	0x7fefffff
 800c370:	0800e8da 	.word	0x0800e8da
 800c374:	0800e8de 	.word	0x0800e8de
 800c378:	9b03      	ldr	r3, [sp, #12]
 800c37a:	931d      	str	r3, [sp, #116]	; 0x74
 800c37c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c37e:	2f47      	cmp	r7, #71	; 0x47
 800c380:	eba3 0308 	sub.w	r3, r3, r8
 800c384:	9303      	str	r3, [sp, #12]
 800c386:	f040 80fa 	bne.w	800c57e <_svfprintf_r+0x696>
 800c38a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c38c:	1cd9      	adds	r1, r3, #3
 800c38e:	db02      	blt.n	800c396 <_svfprintf_r+0x4ae>
 800c390:	4599      	cmp	r9, r3
 800c392:	f280 8120 	bge.w	800c5d6 <_svfprintf_r+0x6ee>
 800c396:	9b02      	ldr	r3, [sp, #8]
 800c398:	3b02      	subs	r3, #2
 800c39a:	9302      	str	r3, [sp, #8]
 800c39c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c39e:	f89d 1008 	ldrb.w	r1, [sp, #8]
 800c3a2:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 800c3a6:	1e53      	subs	r3, r2, #1
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	9319      	str	r3, [sp, #100]	; 0x64
 800c3ac:	bfb6      	itet	lt
 800c3ae:	f1c2 0301 	rsblt	r3, r2, #1
 800c3b2:	222b      	movge	r2, #43	; 0x2b
 800c3b4:	222d      	movlt	r2, #45	; 0x2d
 800c3b6:	2b09      	cmp	r3, #9
 800c3b8:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 800c3bc:	f340 80fb 	ble.w	800c5b6 <_svfprintf_r+0x6ce>
 800c3c0:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 800c3c4:	260a      	movs	r6, #10
 800c3c6:	fb93 f0f6 	sdiv	r0, r3, r6
 800c3ca:	fb06 3310 	mls	r3, r6, r0, r3
 800c3ce:	3330      	adds	r3, #48	; 0x30
 800c3d0:	2809      	cmp	r0, #9
 800c3d2:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c3d6:	f102 31ff 	add.w	r1, r2, #4294967295
 800c3da:	4603      	mov	r3, r0
 800c3dc:	f300 80e4 	bgt.w	800c5a8 <_svfprintf_r+0x6c0>
 800c3e0:	3330      	adds	r3, #48	; 0x30
 800c3e2:	f801 3c01 	strb.w	r3, [r1, #-1]
 800c3e6:	3a02      	subs	r2, #2
 800c3e8:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 800c3ec:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 800c3f0:	4282      	cmp	r2, r0
 800c3f2:	4619      	mov	r1, r3
 800c3f4:	f0c0 80da 	bcc.w	800c5ac <_svfprintf_r+0x6c4>
 800c3f8:	9a03      	ldr	r2, [sp, #12]
 800c3fa:	ab1b      	add	r3, sp, #108	; 0x6c
 800c3fc:	1acb      	subs	r3, r1, r3
 800c3fe:	2a01      	cmp	r2, #1
 800c400:	9310      	str	r3, [sp, #64]	; 0x40
 800c402:	eb03 0902 	add.w	r9, r3, r2
 800c406:	dc02      	bgt.n	800c40e <_svfprintf_r+0x526>
 800c408:	f015 0701 	ands.w	r7, r5, #1
 800c40c:	d002      	beq.n	800c414 <_svfprintf_r+0x52c>
 800c40e:	9b08      	ldr	r3, [sp, #32]
 800c410:	2700      	movs	r7, #0
 800c412:	4499      	add	r9, r3
 800c414:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c416:	b113      	cbz	r3, 800c41e <_svfprintf_r+0x536>
 800c418:	232d      	movs	r3, #45	; 0x2d
 800c41a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800c41e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c420:	2600      	movs	r6, #0
 800c422:	454e      	cmp	r6, r9
 800c424:	4633      	mov	r3, r6
 800c426:	bfb8      	it	lt
 800c428:	464b      	movlt	r3, r9
 800c42a:	930b      	str	r3, [sp, #44]	; 0x2c
 800c42c:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800c430:	b113      	cbz	r3, 800c438 <_svfprintf_r+0x550>
 800c432:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c434:	3301      	adds	r3, #1
 800c436:	930b      	str	r3, [sp, #44]	; 0x2c
 800c438:	f015 0302 	ands.w	r3, r5, #2
 800c43c:	9314      	str	r3, [sp, #80]	; 0x50
 800c43e:	bf1e      	ittt	ne
 800c440:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 800c442:	3302      	addne	r3, #2
 800c444:	930b      	strne	r3, [sp, #44]	; 0x2c
 800c446:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 800c44a:	9315      	str	r3, [sp, #84]	; 0x54
 800c44c:	d118      	bne.n	800c480 <_svfprintf_r+0x598>
 800c44e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c450:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c452:	1a9b      	subs	r3, r3, r2
 800c454:	2b00      	cmp	r3, #0
 800c456:	930c      	str	r3, [sp, #48]	; 0x30
 800c458:	dd12      	ble.n	800c480 <_svfprintf_r+0x598>
 800c45a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c45c:	2b10      	cmp	r3, #16
 800c45e:	4ba9      	ldr	r3, [pc, #676]	; (800c704 <_svfprintf_r+0x81c>)
 800c460:	6023      	str	r3, [r4, #0]
 800c462:	f300 81d5 	bgt.w	800c810 <_svfprintf_r+0x928>
 800c466:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c468:	6063      	str	r3, [r4, #4]
 800c46a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c46c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c46e:	4413      	add	r3, r2
 800c470:	9321      	str	r3, [sp, #132]	; 0x84
 800c472:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c474:	3301      	adds	r3, #1
 800c476:	2b07      	cmp	r3, #7
 800c478:	9320      	str	r3, [sp, #128]	; 0x80
 800c47a:	f300 81e2 	bgt.w	800c842 <_svfprintf_r+0x95a>
 800c47e:	3408      	adds	r4, #8
 800c480:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800c484:	b173      	cbz	r3, 800c4a4 <_svfprintf_r+0x5bc>
 800c486:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 800c48a:	6023      	str	r3, [r4, #0]
 800c48c:	2301      	movs	r3, #1
 800c48e:	6063      	str	r3, [r4, #4]
 800c490:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c492:	3301      	adds	r3, #1
 800c494:	9321      	str	r3, [sp, #132]	; 0x84
 800c496:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c498:	3301      	adds	r3, #1
 800c49a:	2b07      	cmp	r3, #7
 800c49c:	9320      	str	r3, [sp, #128]	; 0x80
 800c49e:	f300 81da 	bgt.w	800c856 <_svfprintf_r+0x96e>
 800c4a2:	3408      	adds	r4, #8
 800c4a4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c4a6:	b16b      	cbz	r3, 800c4c4 <_svfprintf_r+0x5dc>
 800c4a8:	ab18      	add	r3, sp, #96	; 0x60
 800c4aa:	6023      	str	r3, [r4, #0]
 800c4ac:	2302      	movs	r3, #2
 800c4ae:	6063      	str	r3, [r4, #4]
 800c4b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c4b2:	3302      	adds	r3, #2
 800c4b4:	9321      	str	r3, [sp, #132]	; 0x84
 800c4b6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c4b8:	3301      	adds	r3, #1
 800c4ba:	2b07      	cmp	r3, #7
 800c4bc:	9320      	str	r3, [sp, #128]	; 0x80
 800c4be:	f300 81d4 	bgt.w	800c86a <_svfprintf_r+0x982>
 800c4c2:	3408      	adds	r4, #8
 800c4c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c4c6:	2b80      	cmp	r3, #128	; 0x80
 800c4c8:	d114      	bne.n	800c4f4 <_svfprintf_r+0x60c>
 800c4ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c4ce:	1a9b      	subs	r3, r3, r2
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	dd0f      	ble.n	800c4f4 <_svfprintf_r+0x60c>
 800c4d4:	4a8c      	ldr	r2, [pc, #560]	; (800c708 <_svfprintf_r+0x820>)
 800c4d6:	6022      	str	r2, [r4, #0]
 800c4d8:	2b10      	cmp	r3, #16
 800c4da:	f300 81d0 	bgt.w	800c87e <_svfprintf_r+0x996>
 800c4de:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c4e0:	6063      	str	r3, [r4, #4]
 800c4e2:	4413      	add	r3, r2
 800c4e4:	9321      	str	r3, [sp, #132]	; 0x84
 800c4e6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c4e8:	3301      	adds	r3, #1
 800c4ea:	2b07      	cmp	r3, #7
 800c4ec:	9320      	str	r3, [sp, #128]	; 0x80
 800c4ee:	f300 81df 	bgt.w	800c8b0 <_svfprintf_r+0x9c8>
 800c4f2:	3408      	adds	r4, #8
 800c4f4:	eba6 0609 	sub.w	r6, r6, r9
 800c4f8:	2e00      	cmp	r6, #0
 800c4fa:	dd0f      	ble.n	800c51c <_svfprintf_r+0x634>
 800c4fc:	4b82      	ldr	r3, [pc, #520]	; (800c708 <_svfprintf_r+0x820>)
 800c4fe:	6023      	str	r3, [r4, #0]
 800c500:	2e10      	cmp	r6, #16
 800c502:	f300 81df 	bgt.w	800c8c4 <_svfprintf_r+0x9dc>
 800c506:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c508:	9821      	ldr	r0, [sp, #132]	; 0x84
 800c50a:	6066      	str	r6, [r4, #4]
 800c50c:	3301      	adds	r3, #1
 800c50e:	4406      	add	r6, r0
 800c510:	2b07      	cmp	r3, #7
 800c512:	9621      	str	r6, [sp, #132]	; 0x84
 800c514:	9320      	str	r3, [sp, #128]	; 0x80
 800c516:	f300 81ec 	bgt.w	800c8f2 <_svfprintf_r+0xa0a>
 800c51a:	3408      	adds	r4, #8
 800c51c:	05eb      	lsls	r3, r5, #23
 800c51e:	f100 81f2 	bmi.w	800c906 <_svfprintf_r+0xa1e>
 800c522:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c524:	e884 0300 	stmia.w	r4, {r8, r9}
 800c528:	444b      	add	r3, r9
 800c52a:	9321      	str	r3, [sp, #132]	; 0x84
 800c52c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c52e:	3301      	adds	r3, #1
 800c530:	2b07      	cmp	r3, #7
 800c532:	9320      	str	r3, [sp, #128]	; 0x80
 800c534:	f340 8419 	ble.w	800cd6a <_svfprintf_r+0xe82>
 800c538:	aa1f      	add	r2, sp, #124	; 0x7c
 800c53a:	4651      	mov	r1, sl
 800c53c:	4658      	mov	r0, fp
 800c53e:	f001 ff49 	bl	800e3d4 <__ssprint_r>
 800c542:	2800      	cmp	r0, #0
 800c544:	f040 8431 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800c548:	ac2c      	add	r4, sp, #176	; 0xb0
 800c54a:	076b      	lsls	r3, r5, #29
 800c54c:	f100 8410 	bmi.w	800cd70 <_svfprintf_r+0xe88>
 800c550:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c552:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c554:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c556:	428a      	cmp	r2, r1
 800c558:	bfac      	ite	ge
 800c55a:	189b      	addge	r3, r3, r2
 800c55c:	185b      	addlt	r3, r3, r1
 800c55e:	9309      	str	r3, [sp, #36]	; 0x24
 800c560:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c562:	b13b      	cbz	r3, 800c574 <_svfprintf_r+0x68c>
 800c564:	aa1f      	add	r2, sp, #124	; 0x7c
 800c566:	4651      	mov	r1, sl
 800c568:	4658      	mov	r0, fp
 800c56a:	f001 ff33 	bl	800e3d4 <__ssprint_r>
 800c56e:	2800      	cmp	r0, #0
 800c570:	f040 841b 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800c574:	2300      	movs	r3, #0
 800c576:	9320      	str	r3, [sp, #128]	; 0x80
 800c578:	9f04      	ldr	r7, [sp, #16]
 800c57a:	ac2c      	add	r4, sp, #176	; 0xb0
 800c57c:	e4ee      	b.n	800bf5c <_svfprintf_r+0x74>
 800c57e:	9b02      	ldr	r3, [sp, #8]
 800c580:	2b65      	cmp	r3, #101	; 0x65
 800c582:	f77f af0b 	ble.w	800c39c <_svfprintf_r+0x4b4>
 800c586:	9b02      	ldr	r3, [sp, #8]
 800c588:	2b66      	cmp	r3, #102	; 0x66
 800c58a:	d124      	bne.n	800c5d6 <_svfprintf_r+0x6ee>
 800c58c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c58e:	2b00      	cmp	r3, #0
 800c590:	dd19      	ble.n	800c5c6 <_svfprintf_r+0x6de>
 800c592:	f1b9 0f00 	cmp.w	r9, #0
 800c596:	d101      	bne.n	800c59c <_svfprintf_r+0x6b4>
 800c598:	07ea      	lsls	r2, r5, #31
 800c59a:	d502      	bpl.n	800c5a2 <_svfprintf_r+0x6ba>
 800c59c:	9a08      	ldr	r2, [sp, #32]
 800c59e:	4413      	add	r3, r2
 800c5a0:	444b      	add	r3, r9
 800c5a2:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800c5a4:	4699      	mov	r9, r3
 800c5a6:	e735      	b.n	800c414 <_svfprintf_r+0x52c>
 800c5a8:	460a      	mov	r2, r1
 800c5aa:	e70c      	b.n	800c3c6 <_svfprintf_r+0x4de>
 800c5ac:	f812 1b01 	ldrb.w	r1, [r2], #1
 800c5b0:	f803 1b01 	strb.w	r1, [r3], #1
 800c5b4:	e71c      	b.n	800c3f0 <_svfprintf_r+0x508>
 800c5b6:	2230      	movs	r2, #48	; 0x30
 800c5b8:	4413      	add	r3, r2
 800c5ba:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 800c5be:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800c5c2:	a91c      	add	r1, sp, #112	; 0x70
 800c5c4:	e718      	b.n	800c3f8 <_svfprintf_r+0x510>
 800c5c6:	f1b9 0f00 	cmp.w	r9, #0
 800c5ca:	d101      	bne.n	800c5d0 <_svfprintf_r+0x6e8>
 800c5cc:	07eb      	lsls	r3, r5, #31
 800c5ce:	d515      	bpl.n	800c5fc <_svfprintf_r+0x714>
 800c5d0:	9b08      	ldr	r3, [sp, #32]
 800c5d2:	3301      	adds	r3, #1
 800c5d4:	e7e4      	b.n	800c5a0 <_svfprintf_r+0x6b8>
 800c5d6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c5d8:	9b03      	ldr	r3, [sp, #12]
 800c5da:	429a      	cmp	r2, r3
 800c5dc:	db06      	blt.n	800c5ec <_svfprintf_r+0x704>
 800c5de:	07ef      	lsls	r7, r5, #31
 800c5e0:	d50e      	bpl.n	800c600 <_svfprintf_r+0x718>
 800c5e2:	9b08      	ldr	r3, [sp, #32]
 800c5e4:	4413      	add	r3, r2
 800c5e6:	2267      	movs	r2, #103	; 0x67
 800c5e8:	9202      	str	r2, [sp, #8]
 800c5ea:	e7da      	b.n	800c5a2 <_svfprintf_r+0x6ba>
 800c5ec:	9b03      	ldr	r3, [sp, #12]
 800c5ee:	9908      	ldr	r1, [sp, #32]
 800c5f0:	2a00      	cmp	r2, #0
 800c5f2:	440b      	add	r3, r1
 800c5f4:	dcf7      	bgt.n	800c5e6 <_svfprintf_r+0x6fe>
 800c5f6:	f1c2 0201 	rsb	r2, r2, #1
 800c5fa:	e7f3      	b.n	800c5e4 <_svfprintf_r+0x6fc>
 800c5fc:	2301      	movs	r3, #1
 800c5fe:	e7d0      	b.n	800c5a2 <_svfprintf_r+0x6ba>
 800c600:	4613      	mov	r3, r2
 800c602:	e7f0      	b.n	800c5e6 <_svfprintf_r+0x6fe>
 800c604:	b10b      	cbz	r3, 800c60a <_svfprintf_r+0x722>
 800c606:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800c60a:	f015 0f20 	tst.w	r5, #32
 800c60e:	f107 0304 	add.w	r3, r7, #4
 800c612:	d008      	beq.n	800c626 <_svfprintf_r+0x73e>
 800c614:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c616:	683a      	ldr	r2, [r7, #0]
 800c618:	17ce      	asrs	r6, r1, #31
 800c61a:	4608      	mov	r0, r1
 800c61c:	4631      	mov	r1, r6
 800c61e:	e9c2 0100 	strd	r0, r1, [r2]
 800c622:	461f      	mov	r7, r3
 800c624:	e49a      	b.n	800bf5c <_svfprintf_r+0x74>
 800c626:	06ee      	lsls	r6, r5, #27
 800c628:	d503      	bpl.n	800c632 <_svfprintf_r+0x74a>
 800c62a:	683a      	ldr	r2, [r7, #0]
 800c62c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c62e:	6011      	str	r1, [r2, #0]
 800c630:	e7f7      	b.n	800c622 <_svfprintf_r+0x73a>
 800c632:	0668      	lsls	r0, r5, #25
 800c634:	d5f9      	bpl.n	800c62a <_svfprintf_r+0x742>
 800c636:	683a      	ldr	r2, [r7, #0]
 800c638:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 800c63c:	8011      	strh	r1, [r2, #0]
 800c63e:	e7f0      	b.n	800c622 <_svfprintf_r+0x73a>
 800c640:	f045 0510 	orr.w	r5, r5, #16
 800c644:	f015 0320 	ands.w	r3, r5, #32
 800c648:	d022      	beq.n	800c690 <_svfprintf_r+0x7a8>
 800c64a:	3707      	adds	r7, #7
 800c64c:	f027 0707 	bic.w	r7, r7, #7
 800c650:	f107 0308 	add.w	r3, r7, #8
 800c654:	e9d7 6700 	ldrd	r6, r7, [r7]
 800c658:	9304      	str	r3, [sp, #16]
 800c65a:	2300      	movs	r3, #0
 800c65c:	2200      	movs	r2, #0
 800c65e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800c662:	f1b9 3fff 	cmp.w	r9, #4294967295
 800c666:	f000 83db 	beq.w	800ce20 <_svfprintf_r+0xf38>
 800c66a:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 800c66e:	920b      	str	r2, [sp, #44]	; 0x2c
 800c670:	ea56 0207 	orrs.w	r2, r6, r7
 800c674:	f040 83d9 	bne.w	800ce2a <_svfprintf_r+0xf42>
 800c678:	f1b9 0f00 	cmp.w	r9, #0
 800c67c:	f000 80aa 	beq.w	800c7d4 <_svfprintf_r+0x8ec>
 800c680:	2b01      	cmp	r3, #1
 800c682:	d076      	beq.n	800c772 <_svfprintf_r+0x88a>
 800c684:	2b02      	cmp	r3, #2
 800c686:	f000 8091 	beq.w	800c7ac <_svfprintf_r+0x8c4>
 800c68a:	2600      	movs	r6, #0
 800c68c:	2700      	movs	r7, #0
 800c68e:	e3d2      	b.n	800ce36 <_svfprintf_r+0xf4e>
 800c690:	1d3a      	adds	r2, r7, #4
 800c692:	f015 0110 	ands.w	r1, r5, #16
 800c696:	9204      	str	r2, [sp, #16]
 800c698:	d002      	beq.n	800c6a0 <_svfprintf_r+0x7b8>
 800c69a:	683e      	ldr	r6, [r7, #0]
 800c69c:	2700      	movs	r7, #0
 800c69e:	e7dd      	b.n	800c65c <_svfprintf_r+0x774>
 800c6a0:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 800c6a4:	d0f9      	beq.n	800c69a <_svfprintf_r+0x7b2>
 800c6a6:	883e      	ldrh	r6, [r7, #0]
 800c6a8:	2700      	movs	r7, #0
 800c6aa:	e7d6      	b.n	800c65a <_svfprintf_r+0x772>
 800c6ac:	1d3b      	adds	r3, r7, #4
 800c6ae:	9304      	str	r3, [sp, #16]
 800c6b0:	2330      	movs	r3, #48	; 0x30
 800c6b2:	2278      	movs	r2, #120	; 0x78
 800c6b4:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800c6b8:	4b14      	ldr	r3, [pc, #80]	; (800c70c <_svfprintf_r+0x824>)
 800c6ba:	683e      	ldr	r6, [r7, #0]
 800c6bc:	9311      	str	r3, [sp, #68]	; 0x44
 800c6be:	2700      	movs	r7, #0
 800c6c0:	f045 0502 	orr.w	r5, r5, #2
 800c6c4:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 800c6c8:	2302      	movs	r3, #2
 800c6ca:	9202      	str	r2, [sp, #8]
 800c6cc:	e7c6      	b.n	800c65c <_svfprintf_r+0x774>
 800c6ce:	1d3b      	adds	r3, r7, #4
 800c6d0:	2600      	movs	r6, #0
 800c6d2:	f1b9 3fff 	cmp.w	r9, #4294967295
 800c6d6:	9304      	str	r3, [sp, #16]
 800c6d8:	f8d7 8000 	ldr.w	r8, [r7]
 800c6dc:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800c6e0:	d00a      	beq.n	800c6f8 <_svfprintf_r+0x810>
 800c6e2:	464a      	mov	r2, r9
 800c6e4:	4631      	mov	r1, r6
 800c6e6:	4640      	mov	r0, r8
 800c6e8:	f7f3 fd72 	bl	80001d0 <memchr>
 800c6ec:	2800      	cmp	r0, #0
 800c6ee:	f000 808d 	beq.w	800c80c <_svfprintf_r+0x924>
 800c6f2:	eba0 0908 	sub.w	r9, r0, r8
 800c6f6:	e5cb      	b.n	800c290 <_svfprintf_r+0x3a8>
 800c6f8:	4640      	mov	r0, r8
 800c6fa:	f7f3 fdb9 	bl	8000270 <strlen>
 800c6fe:	4681      	mov	r9, r0
 800c700:	e5c6      	b.n	800c290 <_svfprintf_r+0x3a8>
 800c702:	bf00      	nop
 800c704:	0800e8ec 	.word	0x0800e8ec
 800c708:	0800e8fc 	.word	0x0800e8fc
 800c70c:	0800e83d 	.word	0x0800e83d
 800c710:	f045 0510 	orr.w	r5, r5, #16
 800c714:	06a9      	lsls	r1, r5, #26
 800c716:	d509      	bpl.n	800c72c <_svfprintf_r+0x844>
 800c718:	3707      	adds	r7, #7
 800c71a:	f027 0707 	bic.w	r7, r7, #7
 800c71e:	f107 0308 	add.w	r3, r7, #8
 800c722:	e9d7 6700 	ldrd	r6, r7, [r7]
 800c726:	9304      	str	r3, [sp, #16]
 800c728:	2301      	movs	r3, #1
 800c72a:	e797      	b.n	800c65c <_svfprintf_r+0x774>
 800c72c:	1d3b      	adds	r3, r7, #4
 800c72e:	f015 0f10 	tst.w	r5, #16
 800c732:	9304      	str	r3, [sp, #16]
 800c734:	d001      	beq.n	800c73a <_svfprintf_r+0x852>
 800c736:	683e      	ldr	r6, [r7, #0]
 800c738:	e002      	b.n	800c740 <_svfprintf_r+0x858>
 800c73a:	066a      	lsls	r2, r5, #25
 800c73c:	d5fb      	bpl.n	800c736 <_svfprintf_r+0x84e>
 800c73e:	883e      	ldrh	r6, [r7, #0]
 800c740:	2700      	movs	r7, #0
 800c742:	e7f1      	b.n	800c728 <_svfprintf_r+0x840>
 800c744:	b10b      	cbz	r3, 800c74a <_svfprintf_r+0x862>
 800c746:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800c74a:	4ba3      	ldr	r3, [pc, #652]	; (800c9d8 <_svfprintf_r+0xaf0>)
 800c74c:	e4c2      	b.n	800c0d4 <_svfprintf_r+0x1ec>
 800c74e:	1d3b      	adds	r3, r7, #4
 800c750:	f015 0f10 	tst.w	r5, #16
 800c754:	9304      	str	r3, [sp, #16]
 800c756:	d001      	beq.n	800c75c <_svfprintf_r+0x874>
 800c758:	683e      	ldr	r6, [r7, #0]
 800c75a:	e002      	b.n	800c762 <_svfprintf_r+0x87a>
 800c75c:	066e      	lsls	r6, r5, #25
 800c75e:	d5fb      	bpl.n	800c758 <_svfprintf_r+0x870>
 800c760:	883e      	ldrh	r6, [r7, #0]
 800c762:	2700      	movs	r7, #0
 800c764:	e4c2      	b.n	800c0ec <_svfprintf_r+0x204>
 800c766:	4643      	mov	r3, r8
 800c768:	e366      	b.n	800ce38 <_svfprintf_r+0xf50>
 800c76a:	2f00      	cmp	r7, #0
 800c76c:	bf08      	it	eq
 800c76e:	2e0a      	cmpeq	r6, #10
 800c770:	d205      	bcs.n	800c77e <_svfprintf_r+0x896>
 800c772:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 800c776:	3630      	adds	r6, #48	; 0x30
 800c778:	f808 6d41 	strb.w	r6, [r8, #-65]!
 800c77c:	e377      	b.n	800ce6e <_svfprintf_r+0xf86>
 800c77e:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800c782:	4630      	mov	r0, r6
 800c784:	4639      	mov	r1, r7
 800c786:	220a      	movs	r2, #10
 800c788:	2300      	movs	r3, #0
 800c78a:	f7f4 fa59 	bl	8000c40 <__aeabi_uldivmod>
 800c78e:	3230      	adds	r2, #48	; 0x30
 800c790:	f808 2d01 	strb.w	r2, [r8, #-1]!
 800c794:	2300      	movs	r3, #0
 800c796:	4630      	mov	r0, r6
 800c798:	4639      	mov	r1, r7
 800c79a:	220a      	movs	r2, #10
 800c79c:	f7f4 fa50 	bl	8000c40 <__aeabi_uldivmod>
 800c7a0:	4606      	mov	r6, r0
 800c7a2:	460f      	mov	r7, r1
 800c7a4:	ea56 0307 	orrs.w	r3, r6, r7
 800c7a8:	d1eb      	bne.n	800c782 <_svfprintf_r+0x89a>
 800c7aa:	e360      	b.n	800ce6e <_svfprintf_r+0xf86>
 800c7ac:	2600      	movs	r6, #0
 800c7ae:	2700      	movs	r7, #0
 800c7b0:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800c7b4:	f006 030f 	and.w	r3, r6, #15
 800c7b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800c7ba:	5cd3      	ldrb	r3, [r2, r3]
 800c7bc:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800c7c0:	0933      	lsrs	r3, r6, #4
 800c7c2:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800c7c6:	093a      	lsrs	r2, r7, #4
 800c7c8:	461e      	mov	r6, r3
 800c7ca:	4617      	mov	r7, r2
 800c7cc:	ea56 0307 	orrs.w	r3, r6, r7
 800c7d0:	d1f0      	bne.n	800c7b4 <_svfprintf_r+0x8cc>
 800c7d2:	e34c      	b.n	800ce6e <_svfprintf_r+0xf86>
 800c7d4:	b93b      	cbnz	r3, 800c7e6 <_svfprintf_r+0x8fe>
 800c7d6:	07ea      	lsls	r2, r5, #31
 800c7d8:	d505      	bpl.n	800c7e6 <_svfprintf_r+0x8fe>
 800c7da:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 800c7de:	2330      	movs	r3, #48	; 0x30
 800c7e0:	f808 3d41 	strb.w	r3, [r8, #-65]!
 800c7e4:	e343      	b.n	800ce6e <_svfprintf_r+0xf86>
 800c7e6:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800c7ea:	e340      	b.n	800ce6e <_svfprintf_r+0xf86>
 800c7ec:	b10b      	cbz	r3, 800c7f2 <_svfprintf_r+0x90a>
 800c7ee:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800c7f2:	9b02      	ldr	r3, [sp, #8]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	f000 82f7 	beq.w	800cde8 <_svfprintf_r+0xf00>
 800c7fa:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800c7fe:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800c802:	2600      	movs	r6, #0
 800c804:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800c808:	9704      	str	r7, [sp, #16]
 800c80a:	e4e8      	b.n	800c1de <_svfprintf_r+0x2f6>
 800c80c:	4606      	mov	r6, r0
 800c80e:	e53f      	b.n	800c290 <_svfprintf_r+0x3a8>
 800c810:	2310      	movs	r3, #16
 800c812:	6063      	str	r3, [r4, #4]
 800c814:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c816:	3310      	adds	r3, #16
 800c818:	9321      	str	r3, [sp, #132]	; 0x84
 800c81a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c81c:	3301      	adds	r3, #1
 800c81e:	2b07      	cmp	r3, #7
 800c820:	9320      	str	r3, [sp, #128]	; 0x80
 800c822:	dc04      	bgt.n	800c82e <_svfprintf_r+0x946>
 800c824:	3408      	adds	r4, #8
 800c826:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c828:	3b10      	subs	r3, #16
 800c82a:	930c      	str	r3, [sp, #48]	; 0x30
 800c82c:	e615      	b.n	800c45a <_svfprintf_r+0x572>
 800c82e:	aa1f      	add	r2, sp, #124	; 0x7c
 800c830:	4651      	mov	r1, sl
 800c832:	4658      	mov	r0, fp
 800c834:	f001 fdce 	bl	800e3d4 <__ssprint_r>
 800c838:	2800      	cmp	r0, #0
 800c83a:	f040 82b6 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800c83e:	ac2c      	add	r4, sp, #176	; 0xb0
 800c840:	e7f1      	b.n	800c826 <_svfprintf_r+0x93e>
 800c842:	aa1f      	add	r2, sp, #124	; 0x7c
 800c844:	4651      	mov	r1, sl
 800c846:	4658      	mov	r0, fp
 800c848:	f001 fdc4 	bl	800e3d4 <__ssprint_r>
 800c84c:	2800      	cmp	r0, #0
 800c84e:	f040 82ac 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800c852:	ac2c      	add	r4, sp, #176	; 0xb0
 800c854:	e614      	b.n	800c480 <_svfprintf_r+0x598>
 800c856:	aa1f      	add	r2, sp, #124	; 0x7c
 800c858:	4651      	mov	r1, sl
 800c85a:	4658      	mov	r0, fp
 800c85c:	f001 fdba 	bl	800e3d4 <__ssprint_r>
 800c860:	2800      	cmp	r0, #0
 800c862:	f040 82a2 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800c866:	ac2c      	add	r4, sp, #176	; 0xb0
 800c868:	e61c      	b.n	800c4a4 <_svfprintf_r+0x5bc>
 800c86a:	aa1f      	add	r2, sp, #124	; 0x7c
 800c86c:	4651      	mov	r1, sl
 800c86e:	4658      	mov	r0, fp
 800c870:	f001 fdb0 	bl	800e3d4 <__ssprint_r>
 800c874:	2800      	cmp	r0, #0
 800c876:	f040 8298 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800c87a:	ac2c      	add	r4, sp, #176	; 0xb0
 800c87c:	e622      	b.n	800c4c4 <_svfprintf_r+0x5dc>
 800c87e:	2210      	movs	r2, #16
 800c880:	6062      	str	r2, [r4, #4]
 800c882:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c884:	3210      	adds	r2, #16
 800c886:	9221      	str	r2, [sp, #132]	; 0x84
 800c888:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c88a:	3201      	adds	r2, #1
 800c88c:	2a07      	cmp	r2, #7
 800c88e:	9220      	str	r2, [sp, #128]	; 0x80
 800c890:	dc02      	bgt.n	800c898 <_svfprintf_r+0x9b0>
 800c892:	3408      	adds	r4, #8
 800c894:	3b10      	subs	r3, #16
 800c896:	e61d      	b.n	800c4d4 <_svfprintf_r+0x5ec>
 800c898:	aa1f      	add	r2, sp, #124	; 0x7c
 800c89a:	4651      	mov	r1, sl
 800c89c:	4658      	mov	r0, fp
 800c89e:	930c      	str	r3, [sp, #48]	; 0x30
 800c8a0:	f001 fd98 	bl	800e3d4 <__ssprint_r>
 800c8a4:	2800      	cmp	r0, #0
 800c8a6:	f040 8280 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800c8aa:	ac2c      	add	r4, sp, #176	; 0xb0
 800c8ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c8ae:	e7f1      	b.n	800c894 <_svfprintf_r+0x9ac>
 800c8b0:	aa1f      	add	r2, sp, #124	; 0x7c
 800c8b2:	4651      	mov	r1, sl
 800c8b4:	4658      	mov	r0, fp
 800c8b6:	f001 fd8d 	bl	800e3d4 <__ssprint_r>
 800c8ba:	2800      	cmp	r0, #0
 800c8bc:	f040 8275 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800c8c0:	ac2c      	add	r4, sp, #176	; 0xb0
 800c8c2:	e617      	b.n	800c4f4 <_svfprintf_r+0x60c>
 800c8c4:	2310      	movs	r3, #16
 800c8c6:	6063      	str	r3, [r4, #4]
 800c8c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c8ca:	3310      	adds	r3, #16
 800c8cc:	9321      	str	r3, [sp, #132]	; 0x84
 800c8ce:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c8d0:	3301      	adds	r3, #1
 800c8d2:	2b07      	cmp	r3, #7
 800c8d4:	9320      	str	r3, [sp, #128]	; 0x80
 800c8d6:	dc02      	bgt.n	800c8de <_svfprintf_r+0x9f6>
 800c8d8:	3408      	adds	r4, #8
 800c8da:	3e10      	subs	r6, #16
 800c8dc:	e60e      	b.n	800c4fc <_svfprintf_r+0x614>
 800c8de:	aa1f      	add	r2, sp, #124	; 0x7c
 800c8e0:	4651      	mov	r1, sl
 800c8e2:	4658      	mov	r0, fp
 800c8e4:	f001 fd76 	bl	800e3d4 <__ssprint_r>
 800c8e8:	2800      	cmp	r0, #0
 800c8ea:	f040 825e 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800c8ee:	ac2c      	add	r4, sp, #176	; 0xb0
 800c8f0:	e7f3      	b.n	800c8da <_svfprintf_r+0x9f2>
 800c8f2:	aa1f      	add	r2, sp, #124	; 0x7c
 800c8f4:	4651      	mov	r1, sl
 800c8f6:	4658      	mov	r0, fp
 800c8f8:	f001 fd6c 	bl	800e3d4 <__ssprint_r>
 800c8fc:	2800      	cmp	r0, #0
 800c8fe:	f040 8254 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800c902:	ac2c      	add	r4, sp, #176	; 0xb0
 800c904:	e60a      	b.n	800c51c <_svfprintf_r+0x634>
 800c906:	9b02      	ldr	r3, [sp, #8]
 800c908:	2b65      	cmp	r3, #101	; 0x65
 800c90a:	f340 81a9 	ble.w	800cc60 <_svfprintf_r+0xd78>
 800c90e:	2200      	movs	r2, #0
 800c910:	2300      	movs	r3, #0
 800c912:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c916:	f7f4 f8d3 	bl	8000ac0 <__aeabi_dcmpeq>
 800c91a:	2800      	cmp	r0, #0
 800c91c:	d062      	beq.n	800c9e4 <_svfprintf_r+0xafc>
 800c91e:	4b2f      	ldr	r3, [pc, #188]	; (800c9dc <_svfprintf_r+0xaf4>)
 800c920:	6023      	str	r3, [r4, #0]
 800c922:	2301      	movs	r3, #1
 800c924:	6063      	str	r3, [r4, #4]
 800c926:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c928:	3301      	adds	r3, #1
 800c92a:	9321      	str	r3, [sp, #132]	; 0x84
 800c92c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c92e:	3301      	adds	r3, #1
 800c930:	2b07      	cmp	r3, #7
 800c932:	9320      	str	r3, [sp, #128]	; 0x80
 800c934:	dc25      	bgt.n	800c982 <_svfprintf_r+0xa9a>
 800c936:	3408      	adds	r4, #8
 800c938:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c93a:	9a03      	ldr	r2, [sp, #12]
 800c93c:	4293      	cmp	r3, r2
 800c93e:	db02      	blt.n	800c946 <_svfprintf_r+0xa5e>
 800c940:	07ee      	lsls	r6, r5, #31
 800c942:	f57f ae02 	bpl.w	800c54a <_svfprintf_r+0x662>
 800c946:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c948:	6023      	str	r3, [r4, #0]
 800c94a:	9b08      	ldr	r3, [sp, #32]
 800c94c:	6063      	str	r3, [r4, #4]
 800c94e:	9a08      	ldr	r2, [sp, #32]
 800c950:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c952:	4413      	add	r3, r2
 800c954:	9321      	str	r3, [sp, #132]	; 0x84
 800c956:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c958:	3301      	adds	r3, #1
 800c95a:	2b07      	cmp	r3, #7
 800c95c:	9320      	str	r3, [sp, #128]	; 0x80
 800c95e:	dc1a      	bgt.n	800c996 <_svfprintf_r+0xaae>
 800c960:	3408      	adds	r4, #8
 800c962:	9b03      	ldr	r3, [sp, #12]
 800c964:	1e5e      	subs	r6, r3, #1
 800c966:	2e00      	cmp	r6, #0
 800c968:	f77f adef 	ble.w	800c54a <_svfprintf_r+0x662>
 800c96c:	4f1c      	ldr	r7, [pc, #112]	; (800c9e0 <_svfprintf_r+0xaf8>)
 800c96e:	f04f 0810 	mov.w	r8, #16
 800c972:	2e10      	cmp	r6, #16
 800c974:	6027      	str	r7, [r4, #0]
 800c976:	dc18      	bgt.n	800c9aa <_svfprintf_r+0xac2>
 800c978:	6066      	str	r6, [r4, #4]
 800c97a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c97c:	441e      	add	r6, r3
 800c97e:	9621      	str	r6, [sp, #132]	; 0x84
 800c980:	e5d4      	b.n	800c52c <_svfprintf_r+0x644>
 800c982:	aa1f      	add	r2, sp, #124	; 0x7c
 800c984:	4651      	mov	r1, sl
 800c986:	4658      	mov	r0, fp
 800c988:	f001 fd24 	bl	800e3d4 <__ssprint_r>
 800c98c:	2800      	cmp	r0, #0
 800c98e:	f040 820c 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800c992:	ac2c      	add	r4, sp, #176	; 0xb0
 800c994:	e7d0      	b.n	800c938 <_svfprintf_r+0xa50>
 800c996:	aa1f      	add	r2, sp, #124	; 0x7c
 800c998:	4651      	mov	r1, sl
 800c99a:	4658      	mov	r0, fp
 800c99c:	f001 fd1a 	bl	800e3d4 <__ssprint_r>
 800c9a0:	2800      	cmp	r0, #0
 800c9a2:	f040 8202 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800c9a6:	ac2c      	add	r4, sp, #176	; 0xb0
 800c9a8:	e7db      	b.n	800c962 <_svfprintf_r+0xa7a>
 800c9aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c9ac:	f8c4 8004 	str.w	r8, [r4, #4]
 800c9b0:	3310      	adds	r3, #16
 800c9b2:	9321      	str	r3, [sp, #132]	; 0x84
 800c9b4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c9b6:	3301      	adds	r3, #1
 800c9b8:	2b07      	cmp	r3, #7
 800c9ba:	9320      	str	r3, [sp, #128]	; 0x80
 800c9bc:	dc02      	bgt.n	800c9c4 <_svfprintf_r+0xadc>
 800c9be:	3408      	adds	r4, #8
 800c9c0:	3e10      	subs	r6, #16
 800c9c2:	e7d6      	b.n	800c972 <_svfprintf_r+0xa8a>
 800c9c4:	aa1f      	add	r2, sp, #124	; 0x7c
 800c9c6:	4651      	mov	r1, sl
 800c9c8:	4658      	mov	r0, fp
 800c9ca:	f001 fd03 	bl	800e3d4 <__ssprint_r>
 800c9ce:	2800      	cmp	r0, #0
 800c9d0:	f040 81eb 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800c9d4:	ac2c      	add	r4, sp, #176	; 0xb0
 800c9d6:	e7f3      	b.n	800c9c0 <_svfprintf_r+0xad8>
 800c9d8:	0800e83d 	.word	0x0800e83d
 800c9dc:	0800e8ea 	.word	0x0800e8ea
 800c9e0:	0800e8fc 	.word	0x0800e8fc
 800c9e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	dc7a      	bgt.n	800cae0 <_svfprintf_r+0xbf8>
 800c9ea:	4b9b      	ldr	r3, [pc, #620]	; (800cc58 <_svfprintf_r+0xd70>)
 800c9ec:	6023      	str	r3, [r4, #0]
 800c9ee:	2301      	movs	r3, #1
 800c9f0:	6063      	str	r3, [r4, #4]
 800c9f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c9f4:	3301      	adds	r3, #1
 800c9f6:	9321      	str	r3, [sp, #132]	; 0x84
 800c9f8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c9fa:	3301      	adds	r3, #1
 800c9fc:	2b07      	cmp	r3, #7
 800c9fe:	9320      	str	r3, [sp, #128]	; 0x80
 800ca00:	dc44      	bgt.n	800ca8c <_svfprintf_r+0xba4>
 800ca02:	3408      	adds	r4, #8
 800ca04:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ca06:	b923      	cbnz	r3, 800ca12 <_svfprintf_r+0xb2a>
 800ca08:	9b03      	ldr	r3, [sp, #12]
 800ca0a:	b913      	cbnz	r3, 800ca12 <_svfprintf_r+0xb2a>
 800ca0c:	07e8      	lsls	r0, r5, #31
 800ca0e:	f57f ad9c 	bpl.w	800c54a <_svfprintf_r+0x662>
 800ca12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ca14:	6023      	str	r3, [r4, #0]
 800ca16:	9b08      	ldr	r3, [sp, #32]
 800ca18:	6063      	str	r3, [r4, #4]
 800ca1a:	9a08      	ldr	r2, [sp, #32]
 800ca1c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ca1e:	4413      	add	r3, r2
 800ca20:	9321      	str	r3, [sp, #132]	; 0x84
 800ca22:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ca24:	3301      	adds	r3, #1
 800ca26:	2b07      	cmp	r3, #7
 800ca28:	9320      	str	r3, [sp, #128]	; 0x80
 800ca2a:	dc39      	bgt.n	800caa0 <_svfprintf_r+0xbb8>
 800ca2c:	f104 0308 	add.w	r3, r4, #8
 800ca30:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800ca32:	2e00      	cmp	r6, #0
 800ca34:	da19      	bge.n	800ca6a <_svfprintf_r+0xb82>
 800ca36:	4f89      	ldr	r7, [pc, #548]	; (800cc5c <_svfprintf_r+0xd74>)
 800ca38:	4276      	negs	r6, r6
 800ca3a:	2410      	movs	r4, #16
 800ca3c:	2e10      	cmp	r6, #16
 800ca3e:	601f      	str	r7, [r3, #0]
 800ca40:	dc38      	bgt.n	800cab4 <_svfprintf_r+0xbcc>
 800ca42:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ca44:	605e      	str	r6, [r3, #4]
 800ca46:	4416      	add	r6, r2
 800ca48:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ca4a:	9621      	str	r6, [sp, #132]	; 0x84
 800ca4c:	3201      	adds	r2, #1
 800ca4e:	2a07      	cmp	r2, #7
 800ca50:	f103 0308 	add.w	r3, r3, #8
 800ca54:	9220      	str	r2, [sp, #128]	; 0x80
 800ca56:	dd08      	ble.n	800ca6a <_svfprintf_r+0xb82>
 800ca58:	aa1f      	add	r2, sp, #124	; 0x7c
 800ca5a:	4651      	mov	r1, sl
 800ca5c:	4658      	mov	r0, fp
 800ca5e:	f001 fcb9 	bl	800e3d4 <__ssprint_r>
 800ca62:	2800      	cmp	r0, #0
 800ca64:	f040 81a1 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800ca68:	ab2c      	add	r3, sp, #176	; 0xb0
 800ca6a:	9a03      	ldr	r2, [sp, #12]
 800ca6c:	605a      	str	r2, [r3, #4]
 800ca6e:	9903      	ldr	r1, [sp, #12]
 800ca70:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ca72:	f8c3 8000 	str.w	r8, [r3]
 800ca76:	440a      	add	r2, r1
 800ca78:	9221      	str	r2, [sp, #132]	; 0x84
 800ca7a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ca7c:	3201      	adds	r2, #1
 800ca7e:	2a07      	cmp	r2, #7
 800ca80:	9220      	str	r2, [sp, #128]	; 0x80
 800ca82:	f73f ad59 	bgt.w	800c538 <_svfprintf_r+0x650>
 800ca86:	f103 0408 	add.w	r4, r3, #8
 800ca8a:	e55e      	b.n	800c54a <_svfprintf_r+0x662>
 800ca8c:	aa1f      	add	r2, sp, #124	; 0x7c
 800ca8e:	4651      	mov	r1, sl
 800ca90:	4658      	mov	r0, fp
 800ca92:	f001 fc9f 	bl	800e3d4 <__ssprint_r>
 800ca96:	2800      	cmp	r0, #0
 800ca98:	f040 8187 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800ca9c:	ac2c      	add	r4, sp, #176	; 0xb0
 800ca9e:	e7b1      	b.n	800ca04 <_svfprintf_r+0xb1c>
 800caa0:	aa1f      	add	r2, sp, #124	; 0x7c
 800caa2:	4651      	mov	r1, sl
 800caa4:	4658      	mov	r0, fp
 800caa6:	f001 fc95 	bl	800e3d4 <__ssprint_r>
 800caaa:	2800      	cmp	r0, #0
 800caac:	f040 817d 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800cab0:	ab2c      	add	r3, sp, #176	; 0xb0
 800cab2:	e7bd      	b.n	800ca30 <_svfprintf_r+0xb48>
 800cab4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cab6:	605c      	str	r4, [r3, #4]
 800cab8:	3210      	adds	r2, #16
 800caba:	9221      	str	r2, [sp, #132]	; 0x84
 800cabc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800cabe:	3201      	adds	r2, #1
 800cac0:	2a07      	cmp	r2, #7
 800cac2:	9220      	str	r2, [sp, #128]	; 0x80
 800cac4:	dc02      	bgt.n	800cacc <_svfprintf_r+0xbe4>
 800cac6:	3308      	adds	r3, #8
 800cac8:	3e10      	subs	r6, #16
 800caca:	e7b7      	b.n	800ca3c <_svfprintf_r+0xb54>
 800cacc:	aa1f      	add	r2, sp, #124	; 0x7c
 800cace:	4651      	mov	r1, sl
 800cad0:	4658      	mov	r0, fp
 800cad2:	f001 fc7f 	bl	800e3d4 <__ssprint_r>
 800cad6:	2800      	cmp	r0, #0
 800cad8:	f040 8167 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800cadc:	ab2c      	add	r3, sp, #176	; 0xb0
 800cade:	e7f3      	b.n	800cac8 <_svfprintf_r+0xbe0>
 800cae0:	9b03      	ldr	r3, [sp, #12]
 800cae2:	42bb      	cmp	r3, r7
 800cae4:	bfa8      	it	ge
 800cae6:	463b      	movge	r3, r7
 800cae8:	2b00      	cmp	r3, #0
 800caea:	461e      	mov	r6, r3
 800caec:	dd0b      	ble.n	800cb06 <_svfprintf_r+0xc1e>
 800caee:	6063      	str	r3, [r4, #4]
 800caf0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800caf2:	f8c4 8000 	str.w	r8, [r4]
 800caf6:	4433      	add	r3, r6
 800caf8:	9321      	str	r3, [sp, #132]	; 0x84
 800cafa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800cafc:	3301      	adds	r3, #1
 800cafe:	2b07      	cmp	r3, #7
 800cb00:	9320      	str	r3, [sp, #128]	; 0x80
 800cb02:	dc5f      	bgt.n	800cbc4 <_svfprintf_r+0xcdc>
 800cb04:	3408      	adds	r4, #8
 800cb06:	2e00      	cmp	r6, #0
 800cb08:	bfac      	ite	ge
 800cb0a:	1bbe      	subge	r6, r7, r6
 800cb0c:	463e      	movlt	r6, r7
 800cb0e:	2e00      	cmp	r6, #0
 800cb10:	dd0f      	ble.n	800cb32 <_svfprintf_r+0xc4a>
 800cb12:	f8df 9148 	ldr.w	r9, [pc, #328]	; 800cc5c <_svfprintf_r+0xd74>
 800cb16:	f8c4 9000 	str.w	r9, [r4]
 800cb1a:	2e10      	cmp	r6, #16
 800cb1c:	dc5c      	bgt.n	800cbd8 <_svfprintf_r+0xcf0>
 800cb1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cb20:	6066      	str	r6, [r4, #4]
 800cb22:	441e      	add	r6, r3
 800cb24:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800cb26:	9621      	str	r6, [sp, #132]	; 0x84
 800cb28:	3301      	adds	r3, #1
 800cb2a:	2b07      	cmp	r3, #7
 800cb2c:	9320      	str	r3, [sp, #128]	; 0x80
 800cb2e:	dc6a      	bgt.n	800cc06 <_svfprintf_r+0xd1e>
 800cb30:	3408      	adds	r4, #8
 800cb32:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cb34:	9a03      	ldr	r2, [sp, #12]
 800cb36:	4293      	cmp	r3, r2
 800cb38:	db01      	blt.n	800cb3e <_svfprintf_r+0xc56>
 800cb3a:	07e9      	lsls	r1, r5, #31
 800cb3c:	d50d      	bpl.n	800cb5a <_svfprintf_r+0xc72>
 800cb3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cb40:	6023      	str	r3, [r4, #0]
 800cb42:	9b08      	ldr	r3, [sp, #32]
 800cb44:	6063      	str	r3, [r4, #4]
 800cb46:	9a08      	ldr	r2, [sp, #32]
 800cb48:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cb4a:	4413      	add	r3, r2
 800cb4c:	9321      	str	r3, [sp, #132]	; 0x84
 800cb4e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800cb50:	3301      	adds	r3, #1
 800cb52:	2b07      	cmp	r3, #7
 800cb54:	9320      	str	r3, [sp, #128]	; 0x80
 800cb56:	dc60      	bgt.n	800cc1a <_svfprintf_r+0xd32>
 800cb58:	3408      	adds	r4, #8
 800cb5a:	9b03      	ldr	r3, [sp, #12]
 800cb5c:	9a03      	ldr	r2, [sp, #12]
 800cb5e:	1bde      	subs	r6, r3, r7
 800cb60:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cb62:	1ad3      	subs	r3, r2, r3
 800cb64:	429e      	cmp	r6, r3
 800cb66:	bfa8      	it	ge
 800cb68:	461e      	movge	r6, r3
 800cb6a:	2e00      	cmp	r6, #0
 800cb6c:	dd0b      	ble.n	800cb86 <_svfprintf_r+0xc9e>
 800cb6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cb70:	6066      	str	r6, [r4, #4]
 800cb72:	4433      	add	r3, r6
 800cb74:	9321      	str	r3, [sp, #132]	; 0x84
 800cb76:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800cb78:	3301      	adds	r3, #1
 800cb7a:	4447      	add	r7, r8
 800cb7c:	2b07      	cmp	r3, #7
 800cb7e:	6027      	str	r7, [r4, #0]
 800cb80:	9320      	str	r3, [sp, #128]	; 0x80
 800cb82:	dc54      	bgt.n	800cc2e <_svfprintf_r+0xd46>
 800cb84:	3408      	adds	r4, #8
 800cb86:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cb88:	9a03      	ldr	r2, [sp, #12]
 800cb8a:	2e00      	cmp	r6, #0
 800cb8c:	eba2 0303 	sub.w	r3, r2, r3
 800cb90:	bfac      	ite	ge
 800cb92:	1b9e      	subge	r6, r3, r6
 800cb94:	461e      	movlt	r6, r3
 800cb96:	2e00      	cmp	r6, #0
 800cb98:	f77f acd7 	ble.w	800c54a <_svfprintf_r+0x662>
 800cb9c:	4f2f      	ldr	r7, [pc, #188]	; (800cc5c <_svfprintf_r+0xd74>)
 800cb9e:	f04f 0810 	mov.w	r8, #16
 800cba2:	2e10      	cmp	r6, #16
 800cba4:	6027      	str	r7, [r4, #0]
 800cba6:	f77f aee7 	ble.w	800c978 <_svfprintf_r+0xa90>
 800cbaa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cbac:	f8c4 8004 	str.w	r8, [r4, #4]
 800cbb0:	3310      	adds	r3, #16
 800cbb2:	9321      	str	r3, [sp, #132]	; 0x84
 800cbb4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800cbb6:	3301      	adds	r3, #1
 800cbb8:	2b07      	cmp	r3, #7
 800cbba:	9320      	str	r3, [sp, #128]	; 0x80
 800cbbc:	dc41      	bgt.n	800cc42 <_svfprintf_r+0xd5a>
 800cbbe:	3408      	adds	r4, #8
 800cbc0:	3e10      	subs	r6, #16
 800cbc2:	e7ee      	b.n	800cba2 <_svfprintf_r+0xcba>
 800cbc4:	aa1f      	add	r2, sp, #124	; 0x7c
 800cbc6:	4651      	mov	r1, sl
 800cbc8:	4658      	mov	r0, fp
 800cbca:	f001 fc03 	bl	800e3d4 <__ssprint_r>
 800cbce:	2800      	cmp	r0, #0
 800cbd0:	f040 80eb 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800cbd4:	ac2c      	add	r4, sp, #176	; 0xb0
 800cbd6:	e796      	b.n	800cb06 <_svfprintf_r+0xc1e>
 800cbd8:	2310      	movs	r3, #16
 800cbda:	6063      	str	r3, [r4, #4]
 800cbdc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cbde:	3310      	adds	r3, #16
 800cbe0:	9321      	str	r3, [sp, #132]	; 0x84
 800cbe2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800cbe4:	3301      	adds	r3, #1
 800cbe6:	2b07      	cmp	r3, #7
 800cbe8:	9320      	str	r3, [sp, #128]	; 0x80
 800cbea:	dc02      	bgt.n	800cbf2 <_svfprintf_r+0xd0a>
 800cbec:	3408      	adds	r4, #8
 800cbee:	3e10      	subs	r6, #16
 800cbf0:	e791      	b.n	800cb16 <_svfprintf_r+0xc2e>
 800cbf2:	aa1f      	add	r2, sp, #124	; 0x7c
 800cbf4:	4651      	mov	r1, sl
 800cbf6:	4658      	mov	r0, fp
 800cbf8:	f001 fbec 	bl	800e3d4 <__ssprint_r>
 800cbfc:	2800      	cmp	r0, #0
 800cbfe:	f040 80d4 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800cc02:	ac2c      	add	r4, sp, #176	; 0xb0
 800cc04:	e7f3      	b.n	800cbee <_svfprintf_r+0xd06>
 800cc06:	aa1f      	add	r2, sp, #124	; 0x7c
 800cc08:	4651      	mov	r1, sl
 800cc0a:	4658      	mov	r0, fp
 800cc0c:	f001 fbe2 	bl	800e3d4 <__ssprint_r>
 800cc10:	2800      	cmp	r0, #0
 800cc12:	f040 80ca 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800cc16:	ac2c      	add	r4, sp, #176	; 0xb0
 800cc18:	e78b      	b.n	800cb32 <_svfprintf_r+0xc4a>
 800cc1a:	aa1f      	add	r2, sp, #124	; 0x7c
 800cc1c:	4651      	mov	r1, sl
 800cc1e:	4658      	mov	r0, fp
 800cc20:	f001 fbd8 	bl	800e3d4 <__ssprint_r>
 800cc24:	2800      	cmp	r0, #0
 800cc26:	f040 80c0 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800cc2a:	ac2c      	add	r4, sp, #176	; 0xb0
 800cc2c:	e795      	b.n	800cb5a <_svfprintf_r+0xc72>
 800cc2e:	aa1f      	add	r2, sp, #124	; 0x7c
 800cc30:	4651      	mov	r1, sl
 800cc32:	4658      	mov	r0, fp
 800cc34:	f001 fbce 	bl	800e3d4 <__ssprint_r>
 800cc38:	2800      	cmp	r0, #0
 800cc3a:	f040 80b6 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800cc3e:	ac2c      	add	r4, sp, #176	; 0xb0
 800cc40:	e7a1      	b.n	800cb86 <_svfprintf_r+0xc9e>
 800cc42:	aa1f      	add	r2, sp, #124	; 0x7c
 800cc44:	4651      	mov	r1, sl
 800cc46:	4658      	mov	r0, fp
 800cc48:	f001 fbc4 	bl	800e3d4 <__ssprint_r>
 800cc4c:	2800      	cmp	r0, #0
 800cc4e:	f040 80ac 	bne.w	800cdaa <_svfprintf_r+0xec2>
 800cc52:	ac2c      	add	r4, sp, #176	; 0xb0
 800cc54:	e7b4      	b.n	800cbc0 <_svfprintf_r+0xcd8>
 800cc56:	bf00      	nop
 800cc58:	0800e8ea 	.word	0x0800e8ea
 800cc5c:	0800e8fc 	.word	0x0800e8fc
 800cc60:	9b03      	ldr	r3, [sp, #12]
 800cc62:	2b01      	cmp	r3, #1
 800cc64:	dc01      	bgt.n	800cc6a <_svfprintf_r+0xd82>
 800cc66:	07ea      	lsls	r2, r5, #31
 800cc68:	d576      	bpl.n	800cd58 <_svfprintf_r+0xe70>
 800cc6a:	2301      	movs	r3, #1
 800cc6c:	6063      	str	r3, [r4, #4]
 800cc6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cc70:	f8c4 8000 	str.w	r8, [r4]
 800cc74:	3301      	adds	r3, #1
 800cc76:	9321      	str	r3, [sp, #132]	; 0x84
 800cc78:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800cc7a:	3301      	adds	r3, #1
 800cc7c:	2b07      	cmp	r3, #7
 800cc7e:	9320      	str	r3, [sp, #128]	; 0x80
 800cc80:	dc36      	bgt.n	800ccf0 <_svfprintf_r+0xe08>
 800cc82:	3408      	adds	r4, #8
 800cc84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cc86:	6023      	str	r3, [r4, #0]
 800cc88:	9b08      	ldr	r3, [sp, #32]
 800cc8a:	6063      	str	r3, [r4, #4]
 800cc8c:	9a08      	ldr	r2, [sp, #32]
 800cc8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cc90:	4413      	add	r3, r2
 800cc92:	9321      	str	r3, [sp, #132]	; 0x84
 800cc94:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800cc96:	3301      	adds	r3, #1
 800cc98:	2b07      	cmp	r3, #7
 800cc9a:	9320      	str	r3, [sp, #128]	; 0x80
 800cc9c:	dc31      	bgt.n	800cd02 <_svfprintf_r+0xe1a>
 800cc9e:	3408      	adds	r4, #8
 800cca0:	2300      	movs	r3, #0
 800cca2:	2200      	movs	r2, #0
 800cca4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cca8:	f7f3 ff0a 	bl	8000ac0 <__aeabi_dcmpeq>
 800ccac:	9b03      	ldr	r3, [sp, #12]
 800ccae:	1e5e      	subs	r6, r3, #1
 800ccb0:	2800      	cmp	r0, #0
 800ccb2:	d12f      	bne.n	800cd14 <_svfprintf_r+0xe2c>
 800ccb4:	f108 0301 	add.w	r3, r8, #1
 800ccb8:	e884 0048 	stmia.w	r4, {r3, r6}
 800ccbc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ccbe:	9a03      	ldr	r2, [sp, #12]
 800ccc0:	3b01      	subs	r3, #1
 800ccc2:	4413      	add	r3, r2
 800ccc4:	9321      	str	r3, [sp, #132]	; 0x84
 800ccc6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ccc8:	3301      	adds	r3, #1
 800ccca:	2b07      	cmp	r3, #7
 800cccc:	9320      	str	r3, [sp, #128]	; 0x80
 800ccce:	dd4a      	ble.n	800cd66 <_svfprintf_r+0xe7e>
 800ccd0:	aa1f      	add	r2, sp, #124	; 0x7c
 800ccd2:	4651      	mov	r1, sl
 800ccd4:	4658      	mov	r0, fp
 800ccd6:	f001 fb7d 	bl	800e3d4 <__ssprint_r>
 800ccda:	2800      	cmp	r0, #0
 800ccdc:	d165      	bne.n	800cdaa <_svfprintf_r+0xec2>
 800ccde:	ac2c      	add	r4, sp, #176	; 0xb0
 800cce0:	ab1b      	add	r3, sp, #108	; 0x6c
 800cce2:	6023      	str	r3, [r4, #0]
 800cce4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cce6:	6063      	str	r3, [r4, #4]
 800cce8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ccea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ccec:	4413      	add	r3, r2
 800ccee:	e41c      	b.n	800c52a <_svfprintf_r+0x642>
 800ccf0:	aa1f      	add	r2, sp, #124	; 0x7c
 800ccf2:	4651      	mov	r1, sl
 800ccf4:	4658      	mov	r0, fp
 800ccf6:	f001 fb6d 	bl	800e3d4 <__ssprint_r>
 800ccfa:	2800      	cmp	r0, #0
 800ccfc:	d155      	bne.n	800cdaa <_svfprintf_r+0xec2>
 800ccfe:	ac2c      	add	r4, sp, #176	; 0xb0
 800cd00:	e7c0      	b.n	800cc84 <_svfprintf_r+0xd9c>
 800cd02:	aa1f      	add	r2, sp, #124	; 0x7c
 800cd04:	4651      	mov	r1, sl
 800cd06:	4658      	mov	r0, fp
 800cd08:	f001 fb64 	bl	800e3d4 <__ssprint_r>
 800cd0c:	2800      	cmp	r0, #0
 800cd0e:	d14c      	bne.n	800cdaa <_svfprintf_r+0xec2>
 800cd10:	ac2c      	add	r4, sp, #176	; 0xb0
 800cd12:	e7c5      	b.n	800cca0 <_svfprintf_r+0xdb8>
 800cd14:	2e00      	cmp	r6, #0
 800cd16:	dde3      	ble.n	800cce0 <_svfprintf_r+0xdf8>
 800cd18:	4f59      	ldr	r7, [pc, #356]	; (800ce80 <_svfprintf_r+0xf98>)
 800cd1a:	f04f 0810 	mov.w	r8, #16
 800cd1e:	2e10      	cmp	r6, #16
 800cd20:	6027      	str	r7, [r4, #0]
 800cd22:	dc04      	bgt.n	800cd2e <_svfprintf_r+0xe46>
 800cd24:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cd26:	6066      	str	r6, [r4, #4]
 800cd28:	441e      	add	r6, r3
 800cd2a:	9621      	str	r6, [sp, #132]	; 0x84
 800cd2c:	e7cb      	b.n	800ccc6 <_svfprintf_r+0xdde>
 800cd2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cd30:	f8c4 8004 	str.w	r8, [r4, #4]
 800cd34:	3310      	adds	r3, #16
 800cd36:	9321      	str	r3, [sp, #132]	; 0x84
 800cd38:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800cd3a:	3301      	adds	r3, #1
 800cd3c:	2b07      	cmp	r3, #7
 800cd3e:	9320      	str	r3, [sp, #128]	; 0x80
 800cd40:	dc02      	bgt.n	800cd48 <_svfprintf_r+0xe60>
 800cd42:	3408      	adds	r4, #8
 800cd44:	3e10      	subs	r6, #16
 800cd46:	e7ea      	b.n	800cd1e <_svfprintf_r+0xe36>
 800cd48:	aa1f      	add	r2, sp, #124	; 0x7c
 800cd4a:	4651      	mov	r1, sl
 800cd4c:	4658      	mov	r0, fp
 800cd4e:	f001 fb41 	bl	800e3d4 <__ssprint_r>
 800cd52:	bb50      	cbnz	r0, 800cdaa <_svfprintf_r+0xec2>
 800cd54:	ac2c      	add	r4, sp, #176	; 0xb0
 800cd56:	e7f5      	b.n	800cd44 <_svfprintf_r+0xe5c>
 800cd58:	2301      	movs	r3, #1
 800cd5a:	6063      	str	r3, [r4, #4]
 800cd5c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cd5e:	f8c4 8000 	str.w	r8, [r4]
 800cd62:	3301      	adds	r3, #1
 800cd64:	e7ae      	b.n	800ccc4 <_svfprintf_r+0xddc>
 800cd66:	3408      	adds	r4, #8
 800cd68:	e7ba      	b.n	800cce0 <_svfprintf_r+0xdf8>
 800cd6a:	3408      	adds	r4, #8
 800cd6c:	f7ff bbed 	b.w	800c54a <_svfprintf_r+0x662>
 800cd70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cd72:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cd74:	1a9d      	subs	r5, r3, r2
 800cd76:	2d00      	cmp	r5, #0
 800cd78:	f77f abea 	ble.w	800c550 <_svfprintf_r+0x668>
 800cd7c:	2610      	movs	r6, #16
 800cd7e:	4b41      	ldr	r3, [pc, #260]	; (800ce84 <_svfprintf_r+0xf9c>)
 800cd80:	6023      	str	r3, [r4, #0]
 800cd82:	2d10      	cmp	r5, #16
 800cd84:	dc1b      	bgt.n	800cdbe <_svfprintf_r+0xed6>
 800cd86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cd88:	6065      	str	r5, [r4, #4]
 800cd8a:	441d      	add	r5, r3
 800cd8c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800cd8e:	9521      	str	r5, [sp, #132]	; 0x84
 800cd90:	3301      	adds	r3, #1
 800cd92:	2b07      	cmp	r3, #7
 800cd94:	9320      	str	r3, [sp, #128]	; 0x80
 800cd96:	f77f abdb 	ble.w	800c550 <_svfprintf_r+0x668>
 800cd9a:	aa1f      	add	r2, sp, #124	; 0x7c
 800cd9c:	4651      	mov	r1, sl
 800cd9e:	4658      	mov	r0, fp
 800cda0:	f001 fb18 	bl	800e3d4 <__ssprint_r>
 800cda4:	2800      	cmp	r0, #0
 800cda6:	f43f abd3 	beq.w	800c550 <_svfprintf_r+0x668>
 800cdaa:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800cdae:	f013 0f40 	tst.w	r3, #64	; 0x40
 800cdb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cdb4:	bf18      	it	ne
 800cdb6:	f04f 33ff 	movne.w	r3, #4294967295
 800cdba:	f7ff b8b9 	b.w	800bf30 <_svfprintf_r+0x48>
 800cdbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cdc0:	6066      	str	r6, [r4, #4]
 800cdc2:	3310      	adds	r3, #16
 800cdc4:	9321      	str	r3, [sp, #132]	; 0x84
 800cdc6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800cdc8:	3301      	adds	r3, #1
 800cdca:	2b07      	cmp	r3, #7
 800cdcc:	9320      	str	r3, [sp, #128]	; 0x80
 800cdce:	dc02      	bgt.n	800cdd6 <_svfprintf_r+0xeee>
 800cdd0:	3408      	adds	r4, #8
 800cdd2:	3d10      	subs	r5, #16
 800cdd4:	e7d3      	b.n	800cd7e <_svfprintf_r+0xe96>
 800cdd6:	aa1f      	add	r2, sp, #124	; 0x7c
 800cdd8:	4651      	mov	r1, sl
 800cdda:	4658      	mov	r0, fp
 800cddc:	f001 fafa 	bl	800e3d4 <__ssprint_r>
 800cde0:	2800      	cmp	r0, #0
 800cde2:	d1e2      	bne.n	800cdaa <_svfprintf_r+0xec2>
 800cde4:	ac2c      	add	r4, sp, #176	; 0xb0
 800cde6:	e7f4      	b.n	800cdd2 <_svfprintf_r+0xeea>
 800cde8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d0dd      	beq.n	800cdaa <_svfprintf_r+0xec2>
 800cdee:	aa1f      	add	r2, sp, #124	; 0x7c
 800cdf0:	4651      	mov	r1, sl
 800cdf2:	4658      	mov	r0, fp
 800cdf4:	f001 faee 	bl	800e3d4 <__ssprint_r>
 800cdf8:	e7d7      	b.n	800cdaa <_svfprintf_r+0xec2>
 800cdfa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cdfe:	4610      	mov	r0, r2
 800ce00:	4619      	mov	r1, r3
 800ce02:	f7f3 fe8f 	bl	8000b24 <__aeabi_dcmpun>
 800ce06:	2800      	cmp	r0, #0
 800ce08:	f43f aa44 	beq.w	800c294 <_svfprintf_r+0x3ac>
 800ce0c:	4b1e      	ldr	r3, [pc, #120]	; (800ce88 <_svfprintf_r+0xfa0>)
 800ce0e:	4a1f      	ldr	r2, [pc, #124]	; (800ce8c <_svfprintf_r+0xfa4>)
 800ce10:	f7ff ba34 	b.w	800c27c <_svfprintf_r+0x394>
 800ce14:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ce16:	eba3 0308 	sub.w	r3, r3, r8
 800ce1a:	9303      	str	r3, [sp, #12]
 800ce1c:	f7ff bab5 	b.w	800c38a <_svfprintf_r+0x4a2>
 800ce20:	ea56 0207 	orrs.w	r2, r6, r7
 800ce24:	950b      	str	r5, [sp, #44]	; 0x2c
 800ce26:	f43f ac2b 	beq.w	800c680 <_svfprintf_r+0x798>
 800ce2a:	2b01      	cmp	r3, #1
 800ce2c:	f43f ac9d 	beq.w	800c76a <_svfprintf_r+0x882>
 800ce30:	2b02      	cmp	r3, #2
 800ce32:	f43f acbd 	beq.w	800c7b0 <_svfprintf_r+0x8c8>
 800ce36:	ab2c      	add	r3, sp, #176	; 0xb0
 800ce38:	08f1      	lsrs	r1, r6, #3
 800ce3a:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800ce3e:	08f8      	lsrs	r0, r7, #3
 800ce40:	f006 0207 	and.w	r2, r6, #7
 800ce44:	4607      	mov	r7, r0
 800ce46:	460e      	mov	r6, r1
 800ce48:	3230      	adds	r2, #48	; 0x30
 800ce4a:	ea56 0107 	orrs.w	r1, r6, r7
 800ce4e:	f103 38ff 	add.w	r8, r3, #4294967295
 800ce52:	f803 2c01 	strb.w	r2, [r3, #-1]
 800ce56:	f47f ac86 	bne.w	800c766 <_svfprintf_r+0x87e>
 800ce5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ce5c:	07c9      	lsls	r1, r1, #31
 800ce5e:	d506      	bpl.n	800ce6e <_svfprintf_r+0xf86>
 800ce60:	2a30      	cmp	r2, #48	; 0x30
 800ce62:	d004      	beq.n	800ce6e <_svfprintf_r+0xf86>
 800ce64:	2230      	movs	r2, #48	; 0x30
 800ce66:	f808 2c01 	strb.w	r2, [r8, #-1]
 800ce6a:	f1a3 0802 	sub.w	r8, r3, #2
 800ce6e:	464e      	mov	r6, r9
 800ce70:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800ce74:	eba9 0908 	sub.w	r9, r9, r8
 800ce78:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800ce7a:	2700      	movs	r7, #0
 800ce7c:	f7ff bad1 	b.w	800c422 <_svfprintf_r+0x53a>
 800ce80:	0800e8fc 	.word	0x0800e8fc
 800ce84:	0800e8ec 	.word	0x0800e8ec
 800ce88:	0800e8e2 	.word	0x0800e8e2
 800ce8c:	0800e8e6 	.word	0x0800e8e6

0800ce90 <__swbuf_r>:
 800ce90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce92:	460e      	mov	r6, r1
 800ce94:	4614      	mov	r4, r2
 800ce96:	4605      	mov	r5, r0
 800ce98:	b118      	cbz	r0, 800cea2 <__swbuf_r+0x12>
 800ce9a:	6983      	ldr	r3, [r0, #24]
 800ce9c:	b90b      	cbnz	r3, 800cea2 <__swbuf_r+0x12>
 800ce9e:	f7fe f9f9 	bl	800b294 <__sinit>
 800cea2:	4b27      	ldr	r3, [pc, #156]	; (800cf40 <__swbuf_r+0xb0>)
 800cea4:	429c      	cmp	r4, r3
 800cea6:	d12f      	bne.n	800cf08 <__swbuf_r+0x78>
 800cea8:	686c      	ldr	r4, [r5, #4]
 800ceaa:	69a3      	ldr	r3, [r4, #24]
 800ceac:	60a3      	str	r3, [r4, #8]
 800ceae:	89a3      	ldrh	r3, [r4, #12]
 800ceb0:	0719      	lsls	r1, r3, #28
 800ceb2:	d533      	bpl.n	800cf1c <__swbuf_r+0x8c>
 800ceb4:	6923      	ldr	r3, [r4, #16]
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	d030      	beq.n	800cf1c <__swbuf_r+0x8c>
 800ceba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cebe:	b2f6      	uxtb	r6, r6
 800cec0:	049a      	lsls	r2, r3, #18
 800cec2:	4637      	mov	r7, r6
 800cec4:	d534      	bpl.n	800cf30 <__swbuf_r+0xa0>
 800cec6:	6923      	ldr	r3, [r4, #16]
 800cec8:	6820      	ldr	r0, [r4, #0]
 800ceca:	1ac0      	subs	r0, r0, r3
 800cecc:	6963      	ldr	r3, [r4, #20]
 800cece:	4298      	cmp	r0, r3
 800ced0:	db04      	blt.n	800cedc <__swbuf_r+0x4c>
 800ced2:	4621      	mov	r1, r4
 800ced4:	4628      	mov	r0, r5
 800ced6:	f7fe f949 	bl	800b16c <_fflush_r>
 800ceda:	bb28      	cbnz	r0, 800cf28 <__swbuf_r+0x98>
 800cedc:	68a3      	ldr	r3, [r4, #8]
 800cede:	3b01      	subs	r3, #1
 800cee0:	60a3      	str	r3, [r4, #8]
 800cee2:	6823      	ldr	r3, [r4, #0]
 800cee4:	1c5a      	adds	r2, r3, #1
 800cee6:	6022      	str	r2, [r4, #0]
 800cee8:	701e      	strb	r6, [r3, #0]
 800ceea:	6963      	ldr	r3, [r4, #20]
 800ceec:	3001      	adds	r0, #1
 800ceee:	4298      	cmp	r0, r3
 800cef0:	d004      	beq.n	800cefc <__swbuf_r+0x6c>
 800cef2:	89a3      	ldrh	r3, [r4, #12]
 800cef4:	07db      	lsls	r3, r3, #31
 800cef6:	d519      	bpl.n	800cf2c <__swbuf_r+0x9c>
 800cef8:	2e0a      	cmp	r6, #10
 800cefa:	d117      	bne.n	800cf2c <__swbuf_r+0x9c>
 800cefc:	4621      	mov	r1, r4
 800cefe:	4628      	mov	r0, r5
 800cf00:	f7fe f934 	bl	800b16c <_fflush_r>
 800cf04:	b190      	cbz	r0, 800cf2c <__swbuf_r+0x9c>
 800cf06:	e00f      	b.n	800cf28 <__swbuf_r+0x98>
 800cf08:	4b0e      	ldr	r3, [pc, #56]	; (800cf44 <__swbuf_r+0xb4>)
 800cf0a:	429c      	cmp	r4, r3
 800cf0c:	d101      	bne.n	800cf12 <__swbuf_r+0x82>
 800cf0e:	68ac      	ldr	r4, [r5, #8]
 800cf10:	e7cb      	b.n	800ceaa <__swbuf_r+0x1a>
 800cf12:	4b0d      	ldr	r3, [pc, #52]	; (800cf48 <__swbuf_r+0xb8>)
 800cf14:	429c      	cmp	r4, r3
 800cf16:	bf08      	it	eq
 800cf18:	68ec      	ldreq	r4, [r5, #12]
 800cf1a:	e7c6      	b.n	800ceaa <__swbuf_r+0x1a>
 800cf1c:	4621      	mov	r1, r4
 800cf1e:	4628      	mov	r0, r5
 800cf20:	f7fe f81c 	bl	800af5c <__swsetup_r>
 800cf24:	2800      	cmp	r0, #0
 800cf26:	d0c8      	beq.n	800ceba <__swbuf_r+0x2a>
 800cf28:	f04f 37ff 	mov.w	r7, #4294967295
 800cf2c:	4638      	mov	r0, r7
 800cf2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf30:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800cf34:	81a3      	strh	r3, [r4, #12]
 800cf36:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cf38:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cf3c:	6663      	str	r3, [r4, #100]	; 0x64
 800cf3e:	e7c2      	b.n	800cec6 <__swbuf_r+0x36>
 800cf40:	0800e890 	.word	0x0800e890
 800cf44:	0800e8b0 	.word	0x0800e8b0
 800cf48:	0800e870 	.word	0x0800e870

0800cf4c <_wcrtomb_r>:
 800cf4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf4e:	4605      	mov	r5, r0
 800cf50:	b085      	sub	sp, #20
 800cf52:	461e      	mov	r6, r3
 800cf54:	460f      	mov	r7, r1
 800cf56:	4c0f      	ldr	r4, [pc, #60]	; (800cf94 <_wcrtomb_r+0x48>)
 800cf58:	b991      	cbnz	r1, 800cf80 <_wcrtomb_r+0x34>
 800cf5a:	6822      	ldr	r2, [r4, #0]
 800cf5c:	490e      	ldr	r1, [pc, #56]	; (800cf98 <_wcrtomb_r+0x4c>)
 800cf5e:	6a12      	ldr	r2, [r2, #32]
 800cf60:	2a00      	cmp	r2, #0
 800cf62:	bf08      	it	eq
 800cf64:	460a      	moveq	r2, r1
 800cf66:	a901      	add	r1, sp, #4
 800cf68:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 800cf6c:	463a      	mov	r2, r7
 800cf6e:	47a0      	blx	r4
 800cf70:	1c43      	adds	r3, r0, #1
 800cf72:	bf01      	itttt	eq
 800cf74:	2300      	moveq	r3, #0
 800cf76:	6033      	streq	r3, [r6, #0]
 800cf78:	238a      	moveq	r3, #138	; 0x8a
 800cf7a:	602b      	streq	r3, [r5, #0]
 800cf7c:	b005      	add	sp, #20
 800cf7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf80:	6824      	ldr	r4, [r4, #0]
 800cf82:	4f05      	ldr	r7, [pc, #20]	; (800cf98 <_wcrtomb_r+0x4c>)
 800cf84:	6a24      	ldr	r4, [r4, #32]
 800cf86:	2c00      	cmp	r4, #0
 800cf88:	bf08      	it	eq
 800cf8a:	463c      	moveq	r4, r7
 800cf8c:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 800cf90:	e7ed      	b.n	800cf6e <_wcrtomb_r+0x22>
 800cf92:	bf00      	nop
 800cf94:	20000014 	.word	0x20000014
 800cf98:	20000518 	.word	0x20000518

0800cf9c <__ascii_wctomb>:
 800cf9c:	b149      	cbz	r1, 800cfb2 <__ascii_wctomb+0x16>
 800cf9e:	2aff      	cmp	r2, #255	; 0xff
 800cfa0:	bf85      	ittet	hi
 800cfa2:	238a      	movhi	r3, #138	; 0x8a
 800cfa4:	6003      	strhi	r3, [r0, #0]
 800cfa6:	700a      	strbls	r2, [r1, #0]
 800cfa8:	f04f 30ff 	movhi.w	r0, #4294967295
 800cfac:	bf98      	it	ls
 800cfae:	2001      	movls	r0, #1
 800cfb0:	4770      	bx	lr
 800cfb2:	4608      	mov	r0, r1
 800cfb4:	4770      	bx	lr
	...

0800cfb8 <_write_r>:
 800cfb8:	b538      	push	{r3, r4, r5, lr}
 800cfba:	4c07      	ldr	r4, [pc, #28]	; (800cfd8 <_write_r+0x20>)
 800cfbc:	4605      	mov	r5, r0
 800cfbe:	4608      	mov	r0, r1
 800cfc0:	4611      	mov	r1, r2
 800cfc2:	2200      	movs	r2, #0
 800cfc4:	6022      	str	r2, [r4, #0]
 800cfc6:	461a      	mov	r2, r3
 800cfc8:	f7fc ff7f 	bl	8009eca <_write>
 800cfcc:	1c43      	adds	r3, r0, #1
 800cfce:	d102      	bne.n	800cfd6 <_write_r+0x1e>
 800cfd0:	6823      	ldr	r3, [r4, #0]
 800cfd2:	b103      	cbz	r3, 800cfd6 <_write_r+0x1e>
 800cfd4:	602b      	str	r3, [r5, #0]
 800cfd6:	bd38      	pop	{r3, r4, r5, pc}
 800cfd8:	200018a4 	.word	0x200018a4

0800cfdc <_close_r>:
 800cfdc:	b538      	push	{r3, r4, r5, lr}
 800cfde:	4c06      	ldr	r4, [pc, #24]	; (800cff8 <_close_r+0x1c>)
 800cfe0:	2300      	movs	r3, #0
 800cfe2:	4605      	mov	r5, r0
 800cfe4:	4608      	mov	r0, r1
 800cfe6:	6023      	str	r3, [r4, #0]
 800cfe8:	f7fc ff8b 	bl	8009f02 <_close>
 800cfec:	1c43      	adds	r3, r0, #1
 800cfee:	d102      	bne.n	800cff6 <_close_r+0x1a>
 800cff0:	6823      	ldr	r3, [r4, #0]
 800cff2:	b103      	cbz	r3, 800cff6 <_close_r+0x1a>
 800cff4:	602b      	str	r3, [r5, #0]
 800cff6:	bd38      	pop	{r3, r4, r5, pc}
 800cff8:	200018a4 	.word	0x200018a4

0800cffc <quorem>:
 800cffc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d000:	6903      	ldr	r3, [r0, #16]
 800d002:	690c      	ldr	r4, [r1, #16]
 800d004:	429c      	cmp	r4, r3
 800d006:	4680      	mov	r8, r0
 800d008:	f300 8082 	bgt.w	800d110 <quorem+0x114>
 800d00c:	3c01      	subs	r4, #1
 800d00e:	f101 0714 	add.w	r7, r1, #20
 800d012:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800d016:	f100 0614 	add.w	r6, r0, #20
 800d01a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800d01e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800d022:	eb06 030e 	add.w	r3, r6, lr
 800d026:	3501      	adds	r5, #1
 800d028:	eb07 090e 	add.w	r9, r7, lr
 800d02c:	9301      	str	r3, [sp, #4]
 800d02e:	fbb0 f5f5 	udiv	r5, r0, r5
 800d032:	b395      	cbz	r5, 800d09a <quorem+0x9e>
 800d034:	f04f 0a00 	mov.w	sl, #0
 800d038:	4638      	mov	r0, r7
 800d03a:	46b4      	mov	ip, r6
 800d03c:	46d3      	mov	fp, sl
 800d03e:	f850 2b04 	ldr.w	r2, [r0], #4
 800d042:	b293      	uxth	r3, r2
 800d044:	fb05 a303 	mla	r3, r5, r3, sl
 800d048:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d04c:	b29b      	uxth	r3, r3
 800d04e:	ebab 0303 	sub.w	r3, fp, r3
 800d052:	0c12      	lsrs	r2, r2, #16
 800d054:	f8bc b000 	ldrh.w	fp, [ip]
 800d058:	fb05 a202 	mla	r2, r5, r2, sl
 800d05c:	fa13 f38b 	uxtah	r3, r3, fp
 800d060:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800d064:	fa1f fb82 	uxth.w	fp, r2
 800d068:	f8dc 2000 	ldr.w	r2, [ip]
 800d06c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800d070:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d074:	b29b      	uxth	r3, r3
 800d076:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d07a:	4581      	cmp	r9, r0
 800d07c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800d080:	f84c 3b04 	str.w	r3, [ip], #4
 800d084:	d2db      	bcs.n	800d03e <quorem+0x42>
 800d086:	f856 300e 	ldr.w	r3, [r6, lr]
 800d08a:	b933      	cbnz	r3, 800d09a <quorem+0x9e>
 800d08c:	9b01      	ldr	r3, [sp, #4]
 800d08e:	3b04      	subs	r3, #4
 800d090:	429e      	cmp	r6, r3
 800d092:	461a      	mov	r2, r3
 800d094:	d330      	bcc.n	800d0f8 <quorem+0xfc>
 800d096:	f8c8 4010 	str.w	r4, [r8, #16]
 800d09a:	4640      	mov	r0, r8
 800d09c:	f001 f8c1 	bl	800e222 <__mcmp>
 800d0a0:	2800      	cmp	r0, #0
 800d0a2:	db25      	blt.n	800d0f0 <quorem+0xf4>
 800d0a4:	3501      	adds	r5, #1
 800d0a6:	4630      	mov	r0, r6
 800d0a8:	f04f 0e00 	mov.w	lr, #0
 800d0ac:	f857 2b04 	ldr.w	r2, [r7], #4
 800d0b0:	f8d0 c000 	ldr.w	ip, [r0]
 800d0b4:	b293      	uxth	r3, r2
 800d0b6:	ebae 0303 	sub.w	r3, lr, r3
 800d0ba:	0c12      	lsrs	r2, r2, #16
 800d0bc:	fa13 f38c 	uxtah	r3, r3, ip
 800d0c0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800d0c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d0c8:	b29b      	uxth	r3, r3
 800d0ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d0ce:	45b9      	cmp	r9, r7
 800d0d0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800d0d4:	f840 3b04 	str.w	r3, [r0], #4
 800d0d8:	d2e8      	bcs.n	800d0ac <quorem+0xb0>
 800d0da:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800d0de:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800d0e2:	b92a      	cbnz	r2, 800d0f0 <quorem+0xf4>
 800d0e4:	3b04      	subs	r3, #4
 800d0e6:	429e      	cmp	r6, r3
 800d0e8:	461a      	mov	r2, r3
 800d0ea:	d30b      	bcc.n	800d104 <quorem+0x108>
 800d0ec:	f8c8 4010 	str.w	r4, [r8, #16]
 800d0f0:	4628      	mov	r0, r5
 800d0f2:	b003      	add	sp, #12
 800d0f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0f8:	6812      	ldr	r2, [r2, #0]
 800d0fa:	3b04      	subs	r3, #4
 800d0fc:	2a00      	cmp	r2, #0
 800d0fe:	d1ca      	bne.n	800d096 <quorem+0x9a>
 800d100:	3c01      	subs	r4, #1
 800d102:	e7c5      	b.n	800d090 <quorem+0x94>
 800d104:	6812      	ldr	r2, [r2, #0]
 800d106:	3b04      	subs	r3, #4
 800d108:	2a00      	cmp	r2, #0
 800d10a:	d1ef      	bne.n	800d0ec <quorem+0xf0>
 800d10c:	3c01      	subs	r4, #1
 800d10e:	e7ea      	b.n	800d0e6 <quorem+0xea>
 800d110:	2000      	movs	r0, #0
 800d112:	e7ee      	b.n	800d0f2 <quorem+0xf6>
 800d114:	0000      	movs	r0, r0
	...

0800d118 <_dtoa_r>:
 800d118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d11c:	ec57 6b10 	vmov	r6, r7, d0
 800d120:	b097      	sub	sp, #92	; 0x5c
 800d122:	e9cd 6700 	strd	r6, r7, [sp]
 800d126:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d128:	9107      	str	r1, [sp, #28]
 800d12a:	4604      	mov	r4, r0
 800d12c:	920a      	str	r2, [sp, #40]	; 0x28
 800d12e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d130:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800d132:	b93e      	cbnz	r6, 800d144 <_dtoa_r+0x2c>
 800d134:	2010      	movs	r0, #16
 800d136:	f7fc ffaf 	bl	800a098 <malloc>
 800d13a:	6260      	str	r0, [r4, #36]	; 0x24
 800d13c:	6046      	str	r6, [r0, #4]
 800d13e:	6086      	str	r6, [r0, #8]
 800d140:	6006      	str	r6, [r0, #0]
 800d142:	60c6      	str	r6, [r0, #12]
 800d144:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d146:	6819      	ldr	r1, [r3, #0]
 800d148:	b151      	cbz	r1, 800d160 <_dtoa_r+0x48>
 800d14a:	685a      	ldr	r2, [r3, #4]
 800d14c:	604a      	str	r2, [r1, #4]
 800d14e:	2301      	movs	r3, #1
 800d150:	4093      	lsls	r3, r2
 800d152:	608b      	str	r3, [r1, #8]
 800d154:	4620      	mov	r0, r4
 800d156:	f000 fe8f 	bl	800de78 <_Bfree>
 800d15a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d15c:	2200      	movs	r2, #0
 800d15e:	601a      	str	r2, [r3, #0]
 800d160:	9b01      	ldr	r3, [sp, #4]
 800d162:	2b00      	cmp	r3, #0
 800d164:	bfbf      	itttt	lt
 800d166:	2301      	movlt	r3, #1
 800d168:	602b      	strlt	r3, [r5, #0]
 800d16a:	9b01      	ldrlt	r3, [sp, #4]
 800d16c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d170:	bfb2      	itee	lt
 800d172:	9301      	strlt	r3, [sp, #4]
 800d174:	2300      	movge	r3, #0
 800d176:	602b      	strge	r3, [r5, #0]
 800d178:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800d17c:	4ba8      	ldr	r3, [pc, #672]	; (800d420 <_dtoa_r+0x308>)
 800d17e:	ea33 0308 	bics.w	r3, r3, r8
 800d182:	d11b      	bne.n	800d1bc <_dtoa_r+0xa4>
 800d184:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d186:	f242 730f 	movw	r3, #9999	; 0x270f
 800d18a:	6013      	str	r3, [r2, #0]
 800d18c:	9b00      	ldr	r3, [sp, #0]
 800d18e:	b923      	cbnz	r3, 800d19a <_dtoa_r+0x82>
 800d190:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800d194:	2800      	cmp	r0, #0
 800d196:	f000 8578 	beq.w	800dc8a <_dtoa_r+0xb72>
 800d19a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d19c:	b953      	cbnz	r3, 800d1b4 <_dtoa_r+0x9c>
 800d19e:	4ba1      	ldr	r3, [pc, #644]	; (800d424 <_dtoa_r+0x30c>)
 800d1a0:	e021      	b.n	800d1e6 <_dtoa_r+0xce>
 800d1a2:	4ba1      	ldr	r3, [pc, #644]	; (800d428 <_dtoa_r+0x310>)
 800d1a4:	9302      	str	r3, [sp, #8]
 800d1a6:	3308      	adds	r3, #8
 800d1a8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d1aa:	6013      	str	r3, [r2, #0]
 800d1ac:	9802      	ldr	r0, [sp, #8]
 800d1ae:	b017      	add	sp, #92	; 0x5c
 800d1b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1b4:	4b9b      	ldr	r3, [pc, #620]	; (800d424 <_dtoa_r+0x30c>)
 800d1b6:	9302      	str	r3, [sp, #8]
 800d1b8:	3303      	adds	r3, #3
 800d1ba:	e7f5      	b.n	800d1a8 <_dtoa_r+0x90>
 800d1bc:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d1c0:	2200      	movs	r2, #0
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	4630      	mov	r0, r6
 800d1c6:	4639      	mov	r1, r7
 800d1c8:	f7f3 fc7a 	bl	8000ac0 <__aeabi_dcmpeq>
 800d1cc:	4681      	mov	r9, r0
 800d1ce:	b160      	cbz	r0, 800d1ea <_dtoa_r+0xd2>
 800d1d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d1d2:	2301      	movs	r3, #1
 800d1d4:	6013      	str	r3, [r2, #0]
 800d1d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	f000 8553 	beq.w	800dc84 <_dtoa_r+0xb6c>
 800d1de:	4b93      	ldr	r3, [pc, #588]	; (800d42c <_dtoa_r+0x314>)
 800d1e0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d1e2:	6013      	str	r3, [r2, #0]
 800d1e4:	3b01      	subs	r3, #1
 800d1e6:	9302      	str	r3, [sp, #8]
 800d1e8:	e7e0      	b.n	800d1ac <_dtoa_r+0x94>
 800d1ea:	aa14      	add	r2, sp, #80	; 0x50
 800d1ec:	a915      	add	r1, sp, #84	; 0x54
 800d1ee:	ec47 6b10 	vmov	d0, r6, r7
 800d1f2:	4620      	mov	r0, r4
 800d1f4:	f001 f88d 	bl	800e312 <__d2b>
 800d1f8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800d1fc:	4682      	mov	sl, r0
 800d1fe:	2d00      	cmp	r5, #0
 800d200:	d07e      	beq.n	800d300 <_dtoa_r+0x1e8>
 800d202:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d206:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800d20a:	4630      	mov	r0, r6
 800d20c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800d210:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d214:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 800d218:	2200      	movs	r2, #0
 800d21a:	4b85      	ldr	r3, [pc, #532]	; (800d430 <_dtoa_r+0x318>)
 800d21c:	f7f3 f834 	bl	8000288 <__aeabi_dsub>
 800d220:	a379      	add	r3, pc, #484	; (adr r3, 800d408 <_dtoa_r+0x2f0>)
 800d222:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d226:	f7f3 f9e3 	bl	80005f0 <__aeabi_dmul>
 800d22a:	a379      	add	r3, pc, #484	; (adr r3, 800d410 <_dtoa_r+0x2f8>)
 800d22c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d230:	f7f3 f82c 	bl	800028c <__adddf3>
 800d234:	4606      	mov	r6, r0
 800d236:	4628      	mov	r0, r5
 800d238:	460f      	mov	r7, r1
 800d23a:	f7f3 f973 	bl	8000524 <__aeabi_i2d>
 800d23e:	a376      	add	r3, pc, #472	; (adr r3, 800d418 <_dtoa_r+0x300>)
 800d240:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d244:	f7f3 f9d4 	bl	80005f0 <__aeabi_dmul>
 800d248:	4602      	mov	r2, r0
 800d24a:	460b      	mov	r3, r1
 800d24c:	4630      	mov	r0, r6
 800d24e:	4639      	mov	r1, r7
 800d250:	f7f3 f81c 	bl	800028c <__adddf3>
 800d254:	4606      	mov	r6, r0
 800d256:	460f      	mov	r7, r1
 800d258:	f7f3 fc7a 	bl	8000b50 <__aeabi_d2iz>
 800d25c:	2200      	movs	r2, #0
 800d25e:	4683      	mov	fp, r0
 800d260:	2300      	movs	r3, #0
 800d262:	4630      	mov	r0, r6
 800d264:	4639      	mov	r1, r7
 800d266:	f7f3 fc35 	bl	8000ad4 <__aeabi_dcmplt>
 800d26a:	b158      	cbz	r0, 800d284 <_dtoa_r+0x16c>
 800d26c:	4658      	mov	r0, fp
 800d26e:	f7f3 f959 	bl	8000524 <__aeabi_i2d>
 800d272:	4602      	mov	r2, r0
 800d274:	460b      	mov	r3, r1
 800d276:	4630      	mov	r0, r6
 800d278:	4639      	mov	r1, r7
 800d27a:	f7f3 fc21 	bl	8000ac0 <__aeabi_dcmpeq>
 800d27e:	b908      	cbnz	r0, 800d284 <_dtoa_r+0x16c>
 800d280:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d284:	f1bb 0f16 	cmp.w	fp, #22
 800d288:	d859      	bhi.n	800d33e <_dtoa_r+0x226>
 800d28a:	496a      	ldr	r1, [pc, #424]	; (800d434 <_dtoa_r+0x31c>)
 800d28c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800d290:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d294:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d298:	f7f3 fc3a 	bl	8000b10 <__aeabi_dcmpgt>
 800d29c:	2800      	cmp	r0, #0
 800d29e:	d050      	beq.n	800d342 <_dtoa_r+0x22a>
 800d2a0:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	930e      	str	r3, [sp, #56]	; 0x38
 800d2a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d2aa:	1b5d      	subs	r5, r3, r5
 800d2ac:	1e6b      	subs	r3, r5, #1
 800d2ae:	9306      	str	r3, [sp, #24]
 800d2b0:	bf45      	ittet	mi
 800d2b2:	f1c5 0301 	rsbmi	r3, r5, #1
 800d2b6:	9305      	strmi	r3, [sp, #20]
 800d2b8:	2300      	movpl	r3, #0
 800d2ba:	2300      	movmi	r3, #0
 800d2bc:	bf4c      	ite	mi
 800d2be:	9306      	strmi	r3, [sp, #24]
 800d2c0:	9305      	strpl	r3, [sp, #20]
 800d2c2:	f1bb 0f00 	cmp.w	fp, #0
 800d2c6:	db3e      	blt.n	800d346 <_dtoa_r+0x22e>
 800d2c8:	9b06      	ldr	r3, [sp, #24]
 800d2ca:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800d2ce:	445b      	add	r3, fp
 800d2d0:	9306      	str	r3, [sp, #24]
 800d2d2:	2300      	movs	r3, #0
 800d2d4:	9308      	str	r3, [sp, #32]
 800d2d6:	9b07      	ldr	r3, [sp, #28]
 800d2d8:	2b09      	cmp	r3, #9
 800d2da:	f200 80af 	bhi.w	800d43c <_dtoa_r+0x324>
 800d2de:	2b05      	cmp	r3, #5
 800d2e0:	bfc4      	itt	gt
 800d2e2:	3b04      	subgt	r3, #4
 800d2e4:	9307      	strgt	r3, [sp, #28]
 800d2e6:	9b07      	ldr	r3, [sp, #28]
 800d2e8:	f1a3 0302 	sub.w	r3, r3, #2
 800d2ec:	bfcc      	ite	gt
 800d2ee:	2600      	movgt	r6, #0
 800d2f0:	2601      	movle	r6, #1
 800d2f2:	2b03      	cmp	r3, #3
 800d2f4:	f200 80ae 	bhi.w	800d454 <_dtoa_r+0x33c>
 800d2f8:	e8df f003 	tbb	[pc, r3]
 800d2fc:	772f8482 	.word	0x772f8482
 800d300:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d302:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800d304:	441d      	add	r5, r3
 800d306:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d30a:	2b20      	cmp	r3, #32
 800d30c:	dd11      	ble.n	800d332 <_dtoa_r+0x21a>
 800d30e:	9a00      	ldr	r2, [sp, #0]
 800d310:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800d314:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800d318:	fa22 f000 	lsr.w	r0, r2, r0
 800d31c:	fa08 f303 	lsl.w	r3, r8, r3
 800d320:	4318      	orrs	r0, r3
 800d322:	f7f3 f8ef 	bl	8000504 <__aeabi_ui2d>
 800d326:	2301      	movs	r3, #1
 800d328:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800d32c:	3d01      	subs	r5, #1
 800d32e:	9312      	str	r3, [sp, #72]	; 0x48
 800d330:	e772      	b.n	800d218 <_dtoa_r+0x100>
 800d332:	f1c3 0020 	rsb	r0, r3, #32
 800d336:	9b00      	ldr	r3, [sp, #0]
 800d338:	fa03 f000 	lsl.w	r0, r3, r0
 800d33c:	e7f1      	b.n	800d322 <_dtoa_r+0x20a>
 800d33e:	2301      	movs	r3, #1
 800d340:	e7b1      	b.n	800d2a6 <_dtoa_r+0x18e>
 800d342:	900e      	str	r0, [sp, #56]	; 0x38
 800d344:	e7b0      	b.n	800d2a8 <_dtoa_r+0x190>
 800d346:	9b05      	ldr	r3, [sp, #20]
 800d348:	eba3 030b 	sub.w	r3, r3, fp
 800d34c:	9305      	str	r3, [sp, #20]
 800d34e:	f1cb 0300 	rsb	r3, fp, #0
 800d352:	9308      	str	r3, [sp, #32]
 800d354:	2300      	movs	r3, #0
 800d356:	930b      	str	r3, [sp, #44]	; 0x2c
 800d358:	e7bd      	b.n	800d2d6 <_dtoa_r+0x1be>
 800d35a:	2301      	movs	r3, #1
 800d35c:	9309      	str	r3, [sp, #36]	; 0x24
 800d35e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d360:	2b00      	cmp	r3, #0
 800d362:	dd7a      	ble.n	800d45a <_dtoa_r+0x342>
 800d364:	9304      	str	r3, [sp, #16]
 800d366:	9303      	str	r3, [sp, #12]
 800d368:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d36a:	2200      	movs	r2, #0
 800d36c:	606a      	str	r2, [r5, #4]
 800d36e:	2104      	movs	r1, #4
 800d370:	f101 0214 	add.w	r2, r1, #20
 800d374:	429a      	cmp	r2, r3
 800d376:	d975      	bls.n	800d464 <_dtoa_r+0x34c>
 800d378:	6869      	ldr	r1, [r5, #4]
 800d37a:	4620      	mov	r0, r4
 800d37c:	f000 fd48 	bl	800de10 <_Balloc>
 800d380:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d382:	6028      	str	r0, [r5, #0]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	9302      	str	r3, [sp, #8]
 800d388:	9b03      	ldr	r3, [sp, #12]
 800d38a:	2b0e      	cmp	r3, #14
 800d38c:	f200 80e5 	bhi.w	800d55a <_dtoa_r+0x442>
 800d390:	2e00      	cmp	r6, #0
 800d392:	f000 80e2 	beq.w	800d55a <_dtoa_r+0x442>
 800d396:	ed9d 7b00 	vldr	d7, [sp]
 800d39a:	f1bb 0f00 	cmp.w	fp, #0
 800d39e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800d3a2:	dd74      	ble.n	800d48e <_dtoa_r+0x376>
 800d3a4:	4a23      	ldr	r2, [pc, #140]	; (800d434 <_dtoa_r+0x31c>)
 800d3a6:	f00b 030f 	and.w	r3, fp, #15
 800d3aa:	ea4f 162b 	mov.w	r6, fp, asr #4
 800d3ae:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d3b2:	06f0      	lsls	r0, r6, #27
 800d3b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d3b8:	d559      	bpl.n	800d46e <_dtoa_r+0x356>
 800d3ba:	4b1f      	ldr	r3, [pc, #124]	; (800d438 <_dtoa_r+0x320>)
 800d3bc:	ec51 0b17 	vmov	r0, r1, d7
 800d3c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d3c4:	f7f3 fa3e 	bl	8000844 <__aeabi_ddiv>
 800d3c8:	e9cd 0100 	strd	r0, r1, [sp]
 800d3cc:	f006 060f 	and.w	r6, r6, #15
 800d3d0:	2503      	movs	r5, #3
 800d3d2:	4f19      	ldr	r7, [pc, #100]	; (800d438 <_dtoa_r+0x320>)
 800d3d4:	2e00      	cmp	r6, #0
 800d3d6:	d14c      	bne.n	800d472 <_dtoa_r+0x35a>
 800d3d8:	4642      	mov	r2, r8
 800d3da:	464b      	mov	r3, r9
 800d3dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d3e0:	f7f3 fa30 	bl	8000844 <__aeabi_ddiv>
 800d3e4:	e9cd 0100 	strd	r0, r1, [sp]
 800d3e8:	e06a      	b.n	800d4c0 <_dtoa_r+0x3a8>
 800d3ea:	2301      	movs	r3, #1
 800d3ec:	9309      	str	r3, [sp, #36]	; 0x24
 800d3ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d3f0:	445b      	add	r3, fp
 800d3f2:	9304      	str	r3, [sp, #16]
 800d3f4:	3301      	adds	r3, #1
 800d3f6:	2b01      	cmp	r3, #1
 800d3f8:	9303      	str	r3, [sp, #12]
 800d3fa:	bfb8      	it	lt
 800d3fc:	2301      	movlt	r3, #1
 800d3fe:	e7b3      	b.n	800d368 <_dtoa_r+0x250>
 800d400:	2300      	movs	r3, #0
 800d402:	e7ab      	b.n	800d35c <_dtoa_r+0x244>
 800d404:	2300      	movs	r3, #0
 800d406:	e7f1      	b.n	800d3ec <_dtoa_r+0x2d4>
 800d408:	636f4361 	.word	0x636f4361
 800d40c:	3fd287a7 	.word	0x3fd287a7
 800d410:	8b60c8b3 	.word	0x8b60c8b3
 800d414:	3fc68a28 	.word	0x3fc68a28
 800d418:	509f79fb 	.word	0x509f79fb
 800d41c:	3fd34413 	.word	0x3fd34413
 800d420:	7ff00000 	.word	0x7ff00000
 800d424:	0800ea16 	.word	0x0800ea16
 800d428:	0800ea0d 	.word	0x0800ea0d
 800d42c:	0800e8eb 	.word	0x0800e8eb
 800d430:	3ff80000 	.word	0x3ff80000
 800d434:	0800ea48 	.word	0x0800ea48
 800d438:	0800ea20 	.word	0x0800ea20
 800d43c:	2601      	movs	r6, #1
 800d43e:	2300      	movs	r3, #0
 800d440:	9307      	str	r3, [sp, #28]
 800d442:	9609      	str	r6, [sp, #36]	; 0x24
 800d444:	f04f 33ff 	mov.w	r3, #4294967295
 800d448:	9304      	str	r3, [sp, #16]
 800d44a:	9303      	str	r3, [sp, #12]
 800d44c:	2200      	movs	r2, #0
 800d44e:	2312      	movs	r3, #18
 800d450:	920a      	str	r2, [sp, #40]	; 0x28
 800d452:	e789      	b.n	800d368 <_dtoa_r+0x250>
 800d454:	2301      	movs	r3, #1
 800d456:	9309      	str	r3, [sp, #36]	; 0x24
 800d458:	e7f4      	b.n	800d444 <_dtoa_r+0x32c>
 800d45a:	2301      	movs	r3, #1
 800d45c:	9304      	str	r3, [sp, #16]
 800d45e:	9303      	str	r3, [sp, #12]
 800d460:	461a      	mov	r2, r3
 800d462:	e7f5      	b.n	800d450 <_dtoa_r+0x338>
 800d464:	686a      	ldr	r2, [r5, #4]
 800d466:	3201      	adds	r2, #1
 800d468:	606a      	str	r2, [r5, #4]
 800d46a:	0049      	lsls	r1, r1, #1
 800d46c:	e780      	b.n	800d370 <_dtoa_r+0x258>
 800d46e:	2502      	movs	r5, #2
 800d470:	e7af      	b.n	800d3d2 <_dtoa_r+0x2ba>
 800d472:	07f1      	lsls	r1, r6, #31
 800d474:	d508      	bpl.n	800d488 <_dtoa_r+0x370>
 800d476:	4640      	mov	r0, r8
 800d478:	4649      	mov	r1, r9
 800d47a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d47e:	f7f3 f8b7 	bl	80005f0 <__aeabi_dmul>
 800d482:	3501      	adds	r5, #1
 800d484:	4680      	mov	r8, r0
 800d486:	4689      	mov	r9, r1
 800d488:	1076      	asrs	r6, r6, #1
 800d48a:	3708      	adds	r7, #8
 800d48c:	e7a2      	b.n	800d3d4 <_dtoa_r+0x2bc>
 800d48e:	f000 809d 	beq.w	800d5cc <_dtoa_r+0x4b4>
 800d492:	f1cb 0600 	rsb	r6, fp, #0
 800d496:	4b9f      	ldr	r3, [pc, #636]	; (800d714 <_dtoa_r+0x5fc>)
 800d498:	4f9f      	ldr	r7, [pc, #636]	; (800d718 <_dtoa_r+0x600>)
 800d49a:	f006 020f 	and.w	r2, r6, #15
 800d49e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d4a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d4aa:	f7f3 f8a1 	bl	80005f0 <__aeabi_dmul>
 800d4ae:	e9cd 0100 	strd	r0, r1, [sp]
 800d4b2:	1136      	asrs	r6, r6, #4
 800d4b4:	2300      	movs	r3, #0
 800d4b6:	2502      	movs	r5, #2
 800d4b8:	2e00      	cmp	r6, #0
 800d4ba:	d17c      	bne.n	800d5b6 <_dtoa_r+0x49e>
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d191      	bne.n	800d3e4 <_dtoa_r+0x2cc>
 800d4c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	f000 8084 	beq.w	800d5d0 <_dtoa_r+0x4b8>
 800d4c8:	e9dd 8900 	ldrd	r8, r9, [sp]
 800d4cc:	2200      	movs	r2, #0
 800d4ce:	4b93      	ldr	r3, [pc, #588]	; (800d71c <_dtoa_r+0x604>)
 800d4d0:	4640      	mov	r0, r8
 800d4d2:	4649      	mov	r1, r9
 800d4d4:	f7f3 fafe 	bl	8000ad4 <__aeabi_dcmplt>
 800d4d8:	2800      	cmp	r0, #0
 800d4da:	d079      	beq.n	800d5d0 <_dtoa_r+0x4b8>
 800d4dc:	9b03      	ldr	r3, [sp, #12]
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d076      	beq.n	800d5d0 <_dtoa_r+0x4b8>
 800d4e2:	9b04      	ldr	r3, [sp, #16]
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	dd34      	ble.n	800d552 <_dtoa_r+0x43a>
 800d4e8:	2200      	movs	r2, #0
 800d4ea:	4b8d      	ldr	r3, [pc, #564]	; (800d720 <_dtoa_r+0x608>)
 800d4ec:	4640      	mov	r0, r8
 800d4ee:	4649      	mov	r1, r9
 800d4f0:	f7f3 f87e 	bl	80005f0 <__aeabi_dmul>
 800d4f4:	e9cd 0100 	strd	r0, r1, [sp]
 800d4f8:	9e04      	ldr	r6, [sp, #16]
 800d4fa:	f10b 37ff 	add.w	r7, fp, #4294967295
 800d4fe:	3501      	adds	r5, #1
 800d500:	4628      	mov	r0, r5
 800d502:	f7f3 f80f 	bl	8000524 <__aeabi_i2d>
 800d506:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d50a:	f7f3 f871 	bl	80005f0 <__aeabi_dmul>
 800d50e:	2200      	movs	r2, #0
 800d510:	4b84      	ldr	r3, [pc, #528]	; (800d724 <_dtoa_r+0x60c>)
 800d512:	f7f2 febb 	bl	800028c <__adddf3>
 800d516:	4680      	mov	r8, r0
 800d518:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800d51c:	2e00      	cmp	r6, #0
 800d51e:	d15a      	bne.n	800d5d6 <_dtoa_r+0x4be>
 800d520:	2200      	movs	r2, #0
 800d522:	4b81      	ldr	r3, [pc, #516]	; (800d728 <_dtoa_r+0x610>)
 800d524:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d528:	f7f2 feae 	bl	8000288 <__aeabi_dsub>
 800d52c:	4642      	mov	r2, r8
 800d52e:	464b      	mov	r3, r9
 800d530:	e9cd 0100 	strd	r0, r1, [sp]
 800d534:	f7f3 faec 	bl	8000b10 <__aeabi_dcmpgt>
 800d538:	2800      	cmp	r0, #0
 800d53a:	f040 829b 	bne.w	800da74 <_dtoa_r+0x95c>
 800d53e:	4642      	mov	r2, r8
 800d540:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d544:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d548:	f7f3 fac4 	bl	8000ad4 <__aeabi_dcmplt>
 800d54c:	2800      	cmp	r0, #0
 800d54e:	f040 828f 	bne.w	800da70 <_dtoa_r+0x958>
 800d552:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d556:	e9cd 2300 	strd	r2, r3, [sp]
 800d55a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	f2c0 8150 	blt.w	800d802 <_dtoa_r+0x6ea>
 800d562:	f1bb 0f0e 	cmp.w	fp, #14
 800d566:	f300 814c 	bgt.w	800d802 <_dtoa_r+0x6ea>
 800d56a:	4b6a      	ldr	r3, [pc, #424]	; (800d714 <_dtoa_r+0x5fc>)
 800d56c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d570:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d574:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d576:	2b00      	cmp	r3, #0
 800d578:	f280 80da 	bge.w	800d730 <_dtoa_r+0x618>
 800d57c:	9b03      	ldr	r3, [sp, #12]
 800d57e:	2b00      	cmp	r3, #0
 800d580:	f300 80d6 	bgt.w	800d730 <_dtoa_r+0x618>
 800d584:	f040 8273 	bne.w	800da6e <_dtoa_r+0x956>
 800d588:	2200      	movs	r2, #0
 800d58a:	4b67      	ldr	r3, [pc, #412]	; (800d728 <_dtoa_r+0x610>)
 800d58c:	4640      	mov	r0, r8
 800d58e:	4649      	mov	r1, r9
 800d590:	f7f3 f82e 	bl	80005f0 <__aeabi_dmul>
 800d594:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d598:	f7f3 fab0 	bl	8000afc <__aeabi_dcmpge>
 800d59c:	9e03      	ldr	r6, [sp, #12]
 800d59e:	4637      	mov	r7, r6
 800d5a0:	2800      	cmp	r0, #0
 800d5a2:	f040 824a 	bne.w	800da3a <_dtoa_r+0x922>
 800d5a6:	9b02      	ldr	r3, [sp, #8]
 800d5a8:	9a02      	ldr	r2, [sp, #8]
 800d5aa:	1c5d      	adds	r5, r3, #1
 800d5ac:	2331      	movs	r3, #49	; 0x31
 800d5ae:	7013      	strb	r3, [r2, #0]
 800d5b0:	f10b 0b01 	add.w	fp, fp, #1
 800d5b4:	e245      	b.n	800da42 <_dtoa_r+0x92a>
 800d5b6:	07f2      	lsls	r2, r6, #31
 800d5b8:	d505      	bpl.n	800d5c6 <_dtoa_r+0x4ae>
 800d5ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d5be:	f7f3 f817 	bl	80005f0 <__aeabi_dmul>
 800d5c2:	3501      	adds	r5, #1
 800d5c4:	2301      	movs	r3, #1
 800d5c6:	1076      	asrs	r6, r6, #1
 800d5c8:	3708      	adds	r7, #8
 800d5ca:	e775      	b.n	800d4b8 <_dtoa_r+0x3a0>
 800d5cc:	2502      	movs	r5, #2
 800d5ce:	e777      	b.n	800d4c0 <_dtoa_r+0x3a8>
 800d5d0:	465f      	mov	r7, fp
 800d5d2:	9e03      	ldr	r6, [sp, #12]
 800d5d4:	e794      	b.n	800d500 <_dtoa_r+0x3e8>
 800d5d6:	9a02      	ldr	r2, [sp, #8]
 800d5d8:	4b4e      	ldr	r3, [pc, #312]	; (800d714 <_dtoa_r+0x5fc>)
 800d5da:	4432      	add	r2, r6
 800d5dc:	9213      	str	r2, [sp, #76]	; 0x4c
 800d5de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d5e0:	1e71      	subs	r1, r6, #1
 800d5e2:	2a00      	cmp	r2, #0
 800d5e4:	d048      	beq.n	800d678 <_dtoa_r+0x560>
 800d5e6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800d5ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5ee:	2000      	movs	r0, #0
 800d5f0:	494e      	ldr	r1, [pc, #312]	; (800d72c <_dtoa_r+0x614>)
 800d5f2:	f7f3 f927 	bl	8000844 <__aeabi_ddiv>
 800d5f6:	4642      	mov	r2, r8
 800d5f8:	464b      	mov	r3, r9
 800d5fa:	f7f2 fe45 	bl	8000288 <__aeabi_dsub>
 800d5fe:	9d02      	ldr	r5, [sp, #8]
 800d600:	4680      	mov	r8, r0
 800d602:	4689      	mov	r9, r1
 800d604:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d608:	f7f3 faa2 	bl	8000b50 <__aeabi_d2iz>
 800d60c:	4606      	mov	r6, r0
 800d60e:	f7f2 ff89 	bl	8000524 <__aeabi_i2d>
 800d612:	4602      	mov	r2, r0
 800d614:	460b      	mov	r3, r1
 800d616:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d61a:	f7f2 fe35 	bl	8000288 <__aeabi_dsub>
 800d61e:	3630      	adds	r6, #48	; 0x30
 800d620:	f805 6b01 	strb.w	r6, [r5], #1
 800d624:	4642      	mov	r2, r8
 800d626:	464b      	mov	r3, r9
 800d628:	e9cd 0100 	strd	r0, r1, [sp]
 800d62c:	f7f3 fa52 	bl	8000ad4 <__aeabi_dcmplt>
 800d630:	2800      	cmp	r0, #0
 800d632:	d165      	bne.n	800d700 <_dtoa_r+0x5e8>
 800d634:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d638:	2000      	movs	r0, #0
 800d63a:	4938      	ldr	r1, [pc, #224]	; (800d71c <_dtoa_r+0x604>)
 800d63c:	f7f2 fe24 	bl	8000288 <__aeabi_dsub>
 800d640:	4642      	mov	r2, r8
 800d642:	464b      	mov	r3, r9
 800d644:	f7f3 fa46 	bl	8000ad4 <__aeabi_dcmplt>
 800d648:	2800      	cmp	r0, #0
 800d64a:	f040 80ba 	bne.w	800d7c2 <_dtoa_r+0x6aa>
 800d64e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d650:	429d      	cmp	r5, r3
 800d652:	f43f af7e 	beq.w	800d552 <_dtoa_r+0x43a>
 800d656:	2200      	movs	r2, #0
 800d658:	4b31      	ldr	r3, [pc, #196]	; (800d720 <_dtoa_r+0x608>)
 800d65a:	4640      	mov	r0, r8
 800d65c:	4649      	mov	r1, r9
 800d65e:	f7f2 ffc7 	bl	80005f0 <__aeabi_dmul>
 800d662:	2200      	movs	r2, #0
 800d664:	4680      	mov	r8, r0
 800d666:	4689      	mov	r9, r1
 800d668:	4b2d      	ldr	r3, [pc, #180]	; (800d720 <_dtoa_r+0x608>)
 800d66a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d66e:	f7f2 ffbf 	bl	80005f0 <__aeabi_dmul>
 800d672:	e9cd 0100 	strd	r0, r1, [sp]
 800d676:	e7c5      	b.n	800d604 <_dtoa_r+0x4ec>
 800d678:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800d67c:	4642      	mov	r2, r8
 800d67e:	464b      	mov	r3, r9
 800d680:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d684:	f7f2 ffb4 	bl	80005f0 <__aeabi_dmul>
 800d688:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800d68c:	9d02      	ldr	r5, [sp, #8]
 800d68e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d692:	f7f3 fa5d 	bl	8000b50 <__aeabi_d2iz>
 800d696:	4606      	mov	r6, r0
 800d698:	f7f2 ff44 	bl	8000524 <__aeabi_i2d>
 800d69c:	3630      	adds	r6, #48	; 0x30
 800d69e:	4602      	mov	r2, r0
 800d6a0:	460b      	mov	r3, r1
 800d6a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d6a6:	f7f2 fdef 	bl	8000288 <__aeabi_dsub>
 800d6aa:	f805 6b01 	strb.w	r6, [r5], #1
 800d6ae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d6b0:	42ab      	cmp	r3, r5
 800d6b2:	4680      	mov	r8, r0
 800d6b4:	4689      	mov	r9, r1
 800d6b6:	f04f 0200 	mov.w	r2, #0
 800d6ba:	d125      	bne.n	800d708 <_dtoa_r+0x5f0>
 800d6bc:	4b1b      	ldr	r3, [pc, #108]	; (800d72c <_dtoa_r+0x614>)
 800d6be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d6c2:	f7f2 fde3 	bl	800028c <__adddf3>
 800d6c6:	4602      	mov	r2, r0
 800d6c8:	460b      	mov	r3, r1
 800d6ca:	4640      	mov	r0, r8
 800d6cc:	4649      	mov	r1, r9
 800d6ce:	f7f3 fa1f 	bl	8000b10 <__aeabi_dcmpgt>
 800d6d2:	2800      	cmp	r0, #0
 800d6d4:	d175      	bne.n	800d7c2 <_dtoa_r+0x6aa>
 800d6d6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d6da:	2000      	movs	r0, #0
 800d6dc:	4913      	ldr	r1, [pc, #76]	; (800d72c <_dtoa_r+0x614>)
 800d6de:	f7f2 fdd3 	bl	8000288 <__aeabi_dsub>
 800d6e2:	4602      	mov	r2, r0
 800d6e4:	460b      	mov	r3, r1
 800d6e6:	4640      	mov	r0, r8
 800d6e8:	4649      	mov	r1, r9
 800d6ea:	f7f3 f9f3 	bl	8000ad4 <__aeabi_dcmplt>
 800d6ee:	2800      	cmp	r0, #0
 800d6f0:	f43f af2f 	beq.w	800d552 <_dtoa_r+0x43a>
 800d6f4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d6f8:	2b30      	cmp	r3, #48	; 0x30
 800d6fa:	f105 32ff 	add.w	r2, r5, #4294967295
 800d6fe:	d001      	beq.n	800d704 <_dtoa_r+0x5ec>
 800d700:	46bb      	mov	fp, r7
 800d702:	e04d      	b.n	800d7a0 <_dtoa_r+0x688>
 800d704:	4615      	mov	r5, r2
 800d706:	e7f5      	b.n	800d6f4 <_dtoa_r+0x5dc>
 800d708:	4b05      	ldr	r3, [pc, #20]	; (800d720 <_dtoa_r+0x608>)
 800d70a:	f7f2 ff71 	bl	80005f0 <__aeabi_dmul>
 800d70e:	e9cd 0100 	strd	r0, r1, [sp]
 800d712:	e7bc      	b.n	800d68e <_dtoa_r+0x576>
 800d714:	0800ea48 	.word	0x0800ea48
 800d718:	0800ea20 	.word	0x0800ea20
 800d71c:	3ff00000 	.word	0x3ff00000
 800d720:	40240000 	.word	0x40240000
 800d724:	401c0000 	.word	0x401c0000
 800d728:	40140000 	.word	0x40140000
 800d72c:	3fe00000 	.word	0x3fe00000
 800d730:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d734:	9d02      	ldr	r5, [sp, #8]
 800d736:	4642      	mov	r2, r8
 800d738:	464b      	mov	r3, r9
 800d73a:	4630      	mov	r0, r6
 800d73c:	4639      	mov	r1, r7
 800d73e:	f7f3 f881 	bl	8000844 <__aeabi_ddiv>
 800d742:	f7f3 fa05 	bl	8000b50 <__aeabi_d2iz>
 800d746:	9000      	str	r0, [sp, #0]
 800d748:	f7f2 feec 	bl	8000524 <__aeabi_i2d>
 800d74c:	4642      	mov	r2, r8
 800d74e:	464b      	mov	r3, r9
 800d750:	f7f2 ff4e 	bl	80005f0 <__aeabi_dmul>
 800d754:	4602      	mov	r2, r0
 800d756:	460b      	mov	r3, r1
 800d758:	4630      	mov	r0, r6
 800d75a:	4639      	mov	r1, r7
 800d75c:	f7f2 fd94 	bl	8000288 <__aeabi_dsub>
 800d760:	9e00      	ldr	r6, [sp, #0]
 800d762:	9f03      	ldr	r7, [sp, #12]
 800d764:	3630      	adds	r6, #48	; 0x30
 800d766:	f805 6b01 	strb.w	r6, [r5], #1
 800d76a:	9e02      	ldr	r6, [sp, #8]
 800d76c:	1bae      	subs	r6, r5, r6
 800d76e:	42b7      	cmp	r7, r6
 800d770:	4602      	mov	r2, r0
 800d772:	460b      	mov	r3, r1
 800d774:	d138      	bne.n	800d7e8 <_dtoa_r+0x6d0>
 800d776:	f7f2 fd89 	bl	800028c <__adddf3>
 800d77a:	4606      	mov	r6, r0
 800d77c:	460f      	mov	r7, r1
 800d77e:	4602      	mov	r2, r0
 800d780:	460b      	mov	r3, r1
 800d782:	4640      	mov	r0, r8
 800d784:	4649      	mov	r1, r9
 800d786:	f7f3 f9a5 	bl	8000ad4 <__aeabi_dcmplt>
 800d78a:	b9c8      	cbnz	r0, 800d7c0 <_dtoa_r+0x6a8>
 800d78c:	4632      	mov	r2, r6
 800d78e:	463b      	mov	r3, r7
 800d790:	4640      	mov	r0, r8
 800d792:	4649      	mov	r1, r9
 800d794:	f7f3 f994 	bl	8000ac0 <__aeabi_dcmpeq>
 800d798:	b110      	cbz	r0, 800d7a0 <_dtoa_r+0x688>
 800d79a:	9b00      	ldr	r3, [sp, #0]
 800d79c:	07db      	lsls	r3, r3, #31
 800d79e:	d40f      	bmi.n	800d7c0 <_dtoa_r+0x6a8>
 800d7a0:	4651      	mov	r1, sl
 800d7a2:	4620      	mov	r0, r4
 800d7a4:	f000 fb68 	bl	800de78 <_Bfree>
 800d7a8:	2300      	movs	r3, #0
 800d7aa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d7ac:	702b      	strb	r3, [r5, #0]
 800d7ae:	f10b 0301 	add.w	r3, fp, #1
 800d7b2:	6013      	str	r3, [r2, #0]
 800d7b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	f43f acf8 	beq.w	800d1ac <_dtoa_r+0x94>
 800d7bc:	601d      	str	r5, [r3, #0]
 800d7be:	e4f5      	b.n	800d1ac <_dtoa_r+0x94>
 800d7c0:	465f      	mov	r7, fp
 800d7c2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d7c6:	2a39      	cmp	r2, #57	; 0x39
 800d7c8:	f105 33ff 	add.w	r3, r5, #4294967295
 800d7cc:	d106      	bne.n	800d7dc <_dtoa_r+0x6c4>
 800d7ce:	9a02      	ldr	r2, [sp, #8]
 800d7d0:	429a      	cmp	r2, r3
 800d7d2:	d107      	bne.n	800d7e4 <_dtoa_r+0x6cc>
 800d7d4:	2330      	movs	r3, #48	; 0x30
 800d7d6:	7013      	strb	r3, [r2, #0]
 800d7d8:	3701      	adds	r7, #1
 800d7da:	4613      	mov	r3, r2
 800d7dc:	781a      	ldrb	r2, [r3, #0]
 800d7de:	3201      	adds	r2, #1
 800d7e0:	701a      	strb	r2, [r3, #0]
 800d7e2:	e78d      	b.n	800d700 <_dtoa_r+0x5e8>
 800d7e4:	461d      	mov	r5, r3
 800d7e6:	e7ec      	b.n	800d7c2 <_dtoa_r+0x6aa>
 800d7e8:	2200      	movs	r2, #0
 800d7ea:	4ba4      	ldr	r3, [pc, #656]	; (800da7c <_dtoa_r+0x964>)
 800d7ec:	f7f2 ff00 	bl	80005f0 <__aeabi_dmul>
 800d7f0:	2200      	movs	r2, #0
 800d7f2:	2300      	movs	r3, #0
 800d7f4:	4606      	mov	r6, r0
 800d7f6:	460f      	mov	r7, r1
 800d7f8:	f7f3 f962 	bl	8000ac0 <__aeabi_dcmpeq>
 800d7fc:	2800      	cmp	r0, #0
 800d7fe:	d09a      	beq.n	800d736 <_dtoa_r+0x61e>
 800d800:	e7ce      	b.n	800d7a0 <_dtoa_r+0x688>
 800d802:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d804:	2a00      	cmp	r2, #0
 800d806:	f000 80cd 	beq.w	800d9a4 <_dtoa_r+0x88c>
 800d80a:	9a07      	ldr	r2, [sp, #28]
 800d80c:	2a01      	cmp	r2, #1
 800d80e:	f300 80af 	bgt.w	800d970 <_dtoa_r+0x858>
 800d812:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d814:	2a00      	cmp	r2, #0
 800d816:	f000 80a7 	beq.w	800d968 <_dtoa_r+0x850>
 800d81a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d81e:	9e08      	ldr	r6, [sp, #32]
 800d820:	9d05      	ldr	r5, [sp, #20]
 800d822:	9a05      	ldr	r2, [sp, #20]
 800d824:	441a      	add	r2, r3
 800d826:	9205      	str	r2, [sp, #20]
 800d828:	9a06      	ldr	r2, [sp, #24]
 800d82a:	2101      	movs	r1, #1
 800d82c:	441a      	add	r2, r3
 800d82e:	4620      	mov	r0, r4
 800d830:	9206      	str	r2, [sp, #24]
 800d832:	f000 fbc1 	bl	800dfb8 <__i2b>
 800d836:	4607      	mov	r7, r0
 800d838:	2d00      	cmp	r5, #0
 800d83a:	dd0c      	ble.n	800d856 <_dtoa_r+0x73e>
 800d83c:	9b06      	ldr	r3, [sp, #24]
 800d83e:	2b00      	cmp	r3, #0
 800d840:	dd09      	ble.n	800d856 <_dtoa_r+0x73e>
 800d842:	42ab      	cmp	r3, r5
 800d844:	9a05      	ldr	r2, [sp, #20]
 800d846:	bfa8      	it	ge
 800d848:	462b      	movge	r3, r5
 800d84a:	1ad2      	subs	r2, r2, r3
 800d84c:	9205      	str	r2, [sp, #20]
 800d84e:	9a06      	ldr	r2, [sp, #24]
 800d850:	1aed      	subs	r5, r5, r3
 800d852:	1ad3      	subs	r3, r2, r3
 800d854:	9306      	str	r3, [sp, #24]
 800d856:	9b08      	ldr	r3, [sp, #32]
 800d858:	b1f3      	cbz	r3, 800d898 <_dtoa_r+0x780>
 800d85a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	f000 80a5 	beq.w	800d9ac <_dtoa_r+0x894>
 800d862:	2e00      	cmp	r6, #0
 800d864:	dd10      	ble.n	800d888 <_dtoa_r+0x770>
 800d866:	4639      	mov	r1, r7
 800d868:	4632      	mov	r2, r6
 800d86a:	4620      	mov	r0, r4
 800d86c:	f000 fc3a 	bl	800e0e4 <__pow5mult>
 800d870:	4652      	mov	r2, sl
 800d872:	4601      	mov	r1, r0
 800d874:	4607      	mov	r7, r0
 800d876:	4620      	mov	r0, r4
 800d878:	f000 fba7 	bl	800dfca <__multiply>
 800d87c:	4651      	mov	r1, sl
 800d87e:	4680      	mov	r8, r0
 800d880:	4620      	mov	r0, r4
 800d882:	f000 faf9 	bl	800de78 <_Bfree>
 800d886:	46c2      	mov	sl, r8
 800d888:	9b08      	ldr	r3, [sp, #32]
 800d88a:	1b9a      	subs	r2, r3, r6
 800d88c:	d004      	beq.n	800d898 <_dtoa_r+0x780>
 800d88e:	4651      	mov	r1, sl
 800d890:	4620      	mov	r0, r4
 800d892:	f000 fc27 	bl	800e0e4 <__pow5mult>
 800d896:	4682      	mov	sl, r0
 800d898:	2101      	movs	r1, #1
 800d89a:	4620      	mov	r0, r4
 800d89c:	f000 fb8c 	bl	800dfb8 <__i2b>
 800d8a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	4606      	mov	r6, r0
 800d8a6:	f340 8083 	ble.w	800d9b0 <_dtoa_r+0x898>
 800d8aa:	461a      	mov	r2, r3
 800d8ac:	4601      	mov	r1, r0
 800d8ae:	4620      	mov	r0, r4
 800d8b0:	f000 fc18 	bl	800e0e4 <__pow5mult>
 800d8b4:	9b07      	ldr	r3, [sp, #28]
 800d8b6:	2b01      	cmp	r3, #1
 800d8b8:	4606      	mov	r6, r0
 800d8ba:	dd7c      	ble.n	800d9b6 <_dtoa_r+0x89e>
 800d8bc:	f04f 0800 	mov.w	r8, #0
 800d8c0:	6933      	ldr	r3, [r6, #16]
 800d8c2:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d8c6:	6918      	ldr	r0, [r3, #16]
 800d8c8:	f000 fb28 	bl	800df1c <__hi0bits>
 800d8cc:	f1c0 0020 	rsb	r0, r0, #32
 800d8d0:	9b06      	ldr	r3, [sp, #24]
 800d8d2:	4418      	add	r0, r3
 800d8d4:	f010 001f 	ands.w	r0, r0, #31
 800d8d8:	f000 8096 	beq.w	800da08 <_dtoa_r+0x8f0>
 800d8dc:	f1c0 0320 	rsb	r3, r0, #32
 800d8e0:	2b04      	cmp	r3, #4
 800d8e2:	f340 8087 	ble.w	800d9f4 <_dtoa_r+0x8dc>
 800d8e6:	9b05      	ldr	r3, [sp, #20]
 800d8e8:	f1c0 001c 	rsb	r0, r0, #28
 800d8ec:	4403      	add	r3, r0
 800d8ee:	9305      	str	r3, [sp, #20]
 800d8f0:	9b06      	ldr	r3, [sp, #24]
 800d8f2:	4405      	add	r5, r0
 800d8f4:	4403      	add	r3, r0
 800d8f6:	9306      	str	r3, [sp, #24]
 800d8f8:	9b05      	ldr	r3, [sp, #20]
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	dd05      	ble.n	800d90a <_dtoa_r+0x7f2>
 800d8fe:	4651      	mov	r1, sl
 800d900:	461a      	mov	r2, r3
 800d902:	4620      	mov	r0, r4
 800d904:	f000 fc3c 	bl	800e180 <__lshift>
 800d908:	4682      	mov	sl, r0
 800d90a:	9b06      	ldr	r3, [sp, #24]
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	dd05      	ble.n	800d91c <_dtoa_r+0x804>
 800d910:	4631      	mov	r1, r6
 800d912:	461a      	mov	r2, r3
 800d914:	4620      	mov	r0, r4
 800d916:	f000 fc33 	bl	800e180 <__lshift>
 800d91a:	4606      	mov	r6, r0
 800d91c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d074      	beq.n	800da0c <_dtoa_r+0x8f4>
 800d922:	4631      	mov	r1, r6
 800d924:	4650      	mov	r0, sl
 800d926:	f000 fc7c 	bl	800e222 <__mcmp>
 800d92a:	2800      	cmp	r0, #0
 800d92c:	da6e      	bge.n	800da0c <_dtoa_r+0x8f4>
 800d92e:	2300      	movs	r3, #0
 800d930:	4651      	mov	r1, sl
 800d932:	220a      	movs	r2, #10
 800d934:	4620      	mov	r0, r4
 800d936:	f000 fab6 	bl	800dea6 <__multadd>
 800d93a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d93c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d940:	4682      	mov	sl, r0
 800d942:	2b00      	cmp	r3, #0
 800d944:	f000 81a8 	beq.w	800dc98 <_dtoa_r+0xb80>
 800d948:	2300      	movs	r3, #0
 800d94a:	4639      	mov	r1, r7
 800d94c:	220a      	movs	r2, #10
 800d94e:	4620      	mov	r0, r4
 800d950:	f000 faa9 	bl	800dea6 <__multadd>
 800d954:	9b04      	ldr	r3, [sp, #16]
 800d956:	2b00      	cmp	r3, #0
 800d958:	4607      	mov	r7, r0
 800d95a:	f300 80c8 	bgt.w	800daee <_dtoa_r+0x9d6>
 800d95e:	9b07      	ldr	r3, [sp, #28]
 800d960:	2b02      	cmp	r3, #2
 800d962:	f340 80c4 	ble.w	800daee <_dtoa_r+0x9d6>
 800d966:	e059      	b.n	800da1c <_dtoa_r+0x904>
 800d968:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d96a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d96e:	e756      	b.n	800d81e <_dtoa_r+0x706>
 800d970:	9b03      	ldr	r3, [sp, #12]
 800d972:	1e5e      	subs	r6, r3, #1
 800d974:	9b08      	ldr	r3, [sp, #32]
 800d976:	42b3      	cmp	r3, r6
 800d978:	bfbf      	itttt	lt
 800d97a:	9b08      	ldrlt	r3, [sp, #32]
 800d97c:	9608      	strlt	r6, [sp, #32]
 800d97e:	1af2      	sublt	r2, r6, r3
 800d980:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800d982:	bfb6      	itet	lt
 800d984:	189b      	addlt	r3, r3, r2
 800d986:	1b9e      	subge	r6, r3, r6
 800d988:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800d98a:	9b03      	ldr	r3, [sp, #12]
 800d98c:	bfb8      	it	lt
 800d98e:	2600      	movlt	r6, #0
 800d990:	2b00      	cmp	r3, #0
 800d992:	bfb9      	ittee	lt
 800d994:	9b05      	ldrlt	r3, [sp, #20]
 800d996:	9a03      	ldrlt	r2, [sp, #12]
 800d998:	9d05      	ldrge	r5, [sp, #20]
 800d99a:	9b03      	ldrge	r3, [sp, #12]
 800d99c:	bfbc      	itt	lt
 800d99e:	1a9d      	sublt	r5, r3, r2
 800d9a0:	2300      	movlt	r3, #0
 800d9a2:	e73e      	b.n	800d822 <_dtoa_r+0x70a>
 800d9a4:	9e08      	ldr	r6, [sp, #32]
 800d9a6:	9d05      	ldr	r5, [sp, #20]
 800d9a8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800d9aa:	e745      	b.n	800d838 <_dtoa_r+0x720>
 800d9ac:	9a08      	ldr	r2, [sp, #32]
 800d9ae:	e76e      	b.n	800d88e <_dtoa_r+0x776>
 800d9b0:	9b07      	ldr	r3, [sp, #28]
 800d9b2:	2b01      	cmp	r3, #1
 800d9b4:	dc19      	bgt.n	800d9ea <_dtoa_r+0x8d2>
 800d9b6:	9b00      	ldr	r3, [sp, #0]
 800d9b8:	b9bb      	cbnz	r3, 800d9ea <_dtoa_r+0x8d2>
 800d9ba:	9b01      	ldr	r3, [sp, #4]
 800d9bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d9c0:	b99b      	cbnz	r3, 800d9ea <_dtoa_r+0x8d2>
 800d9c2:	9b01      	ldr	r3, [sp, #4]
 800d9c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d9c8:	0d1b      	lsrs	r3, r3, #20
 800d9ca:	051b      	lsls	r3, r3, #20
 800d9cc:	b183      	cbz	r3, 800d9f0 <_dtoa_r+0x8d8>
 800d9ce:	9b05      	ldr	r3, [sp, #20]
 800d9d0:	3301      	adds	r3, #1
 800d9d2:	9305      	str	r3, [sp, #20]
 800d9d4:	9b06      	ldr	r3, [sp, #24]
 800d9d6:	3301      	adds	r3, #1
 800d9d8:	9306      	str	r3, [sp, #24]
 800d9da:	f04f 0801 	mov.w	r8, #1
 800d9de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	f47f af6d 	bne.w	800d8c0 <_dtoa_r+0x7a8>
 800d9e6:	2001      	movs	r0, #1
 800d9e8:	e772      	b.n	800d8d0 <_dtoa_r+0x7b8>
 800d9ea:	f04f 0800 	mov.w	r8, #0
 800d9ee:	e7f6      	b.n	800d9de <_dtoa_r+0x8c6>
 800d9f0:	4698      	mov	r8, r3
 800d9f2:	e7f4      	b.n	800d9de <_dtoa_r+0x8c6>
 800d9f4:	d080      	beq.n	800d8f8 <_dtoa_r+0x7e0>
 800d9f6:	9a05      	ldr	r2, [sp, #20]
 800d9f8:	331c      	adds	r3, #28
 800d9fa:	441a      	add	r2, r3
 800d9fc:	9205      	str	r2, [sp, #20]
 800d9fe:	9a06      	ldr	r2, [sp, #24]
 800da00:	441a      	add	r2, r3
 800da02:	441d      	add	r5, r3
 800da04:	4613      	mov	r3, r2
 800da06:	e776      	b.n	800d8f6 <_dtoa_r+0x7de>
 800da08:	4603      	mov	r3, r0
 800da0a:	e7f4      	b.n	800d9f6 <_dtoa_r+0x8de>
 800da0c:	9b03      	ldr	r3, [sp, #12]
 800da0e:	2b00      	cmp	r3, #0
 800da10:	dc36      	bgt.n	800da80 <_dtoa_r+0x968>
 800da12:	9b07      	ldr	r3, [sp, #28]
 800da14:	2b02      	cmp	r3, #2
 800da16:	dd33      	ble.n	800da80 <_dtoa_r+0x968>
 800da18:	9b03      	ldr	r3, [sp, #12]
 800da1a:	9304      	str	r3, [sp, #16]
 800da1c:	9b04      	ldr	r3, [sp, #16]
 800da1e:	b963      	cbnz	r3, 800da3a <_dtoa_r+0x922>
 800da20:	4631      	mov	r1, r6
 800da22:	2205      	movs	r2, #5
 800da24:	4620      	mov	r0, r4
 800da26:	f000 fa3e 	bl	800dea6 <__multadd>
 800da2a:	4601      	mov	r1, r0
 800da2c:	4606      	mov	r6, r0
 800da2e:	4650      	mov	r0, sl
 800da30:	f000 fbf7 	bl	800e222 <__mcmp>
 800da34:	2800      	cmp	r0, #0
 800da36:	f73f adb6 	bgt.w	800d5a6 <_dtoa_r+0x48e>
 800da3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da3c:	9d02      	ldr	r5, [sp, #8]
 800da3e:	ea6f 0b03 	mvn.w	fp, r3
 800da42:	2300      	movs	r3, #0
 800da44:	9303      	str	r3, [sp, #12]
 800da46:	4631      	mov	r1, r6
 800da48:	4620      	mov	r0, r4
 800da4a:	f000 fa15 	bl	800de78 <_Bfree>
 800da4e:	2f00      	cmp	r7, #0
 800da50:	f43f aea6 	beq.w	800d7a0 <_dtoa_r+0x688>
 800da54:	9b03      	ldr	r3, [sp, #12]
 800da56:	b12b      	cbz	r3, 800da64 <_dtoa_r+0x94c>
 800da58:	42bb      	cmp	r3, r7
 800da5a:	d003      	beq.n	800da64 <_dtoa_r+0x94c>
 800da5c:	4619      	mov	r1, r3
 800da5e:	4620      	mov	r0, r4
 800da60:	f000 fa0a 	bl	800de78 <_Bfree>
 800da64:	4639      	mov	r1, r7
 800da66:	4620      	mov	r0, r4
 800da68:	f000 fa06 	bl	800de78 <_Bfree>
 800da6c:	e698      	b.n	800d7a0 <_dtoa_r+0x688>
 800da6e:	2600      	movs	r6, #0
 800da70:	4637      	mov	r7, r6
 800da72:	e7e2      	b.n	800da3a <_dtoa_r+0x922>
 800da74:	46bb      	mov	fp, r7
 800da76:	4637      	mov	r7, r6
 800da78:	e595      	b.n	800d5a6 <_dtoa_r+0x48e>
 800da7a:	bf00      	nop
 800da7c:	40240000 	.word	0x40240000
 800da80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da82:	bb93      	cbnz	r3, 800daea <_dtoa_r+0x9d2>
 800da84:	9b03      	ldr	r3, [sp, #12]
 800da86:	9304      	str	r3, [sp, #16]
 800da88:	9d02      	ldr	r5, [sp, #8]
 800da8a:	4631      	mov	r1, r6
 800da8c:	4650      	mov	r0, sl
 800da8e:	f7ff fab5 	bl	800cffc <quorem>
 800da92:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800da96:	f805 9b01 	strb.w	r9, [r5], #1
 800da9a:	9b02      	ldr	r3, [sp, #8]
 800da9c:	9a04      	ldr	r2, [sp, #16]
 800da9e:	1aeb      	subs	r3, r5, r3
 800daa0:	429a      	cmp	r2, r3
 800daa2:	f300 80dc 	bgt.w	800dc5e <_dtoa_r+0xb46>
 800daa6:	9b02      	ldr	r3, [sp, #8]
 800daa8:	2a01      	cmp	r2, #1
 800daaa:	bfac      	ite	ge
 800daac:	189b      	addge	r3, r3, r2
 800daae:	3301      	addlt	r3, #1
 800dab0:	4698      	mov	r8, r3
 800dab2:	2300      	movs	r3, #0
 800dab4:	9303      	str	r3, [sp, #12]
 800dab6:	4651      	mov	r1, sl
 800dab8:	2201      	movs	r2, #1
 800daba:	4620      	mov	r0, r4
 800dabc:	f000 fb60 	bl	800e180 <__lshift>
 800dac0:	4631      	mov	r1, r6
 800dac2:	4682      	mov	sl, r0
 800dac4:	f000 fbad 	bl	800e222 <__mcmp>
 800dac8:	2800      	cmp	r0, #0
 800daca:	f300 808d 	bgt.w	800dbe8 <_dtoa_r+0xad0>
 800dace:	d103      	bne.n	800dad8 <_dtoa_r+0x9c0>
 800dad0:	f019 0f01 	tst.w	r9, #1
 800dad4:	f040 8088 	bne.w	800dbe8 <_dtoa_r+0xad0>
 800dad8:	4645      	mov	r5, r8
 800dada:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800dade:	2b30      	cmp	r3, #48	; 0x30
 800dae0:	f105 32ff 	add.w	r2, r5, #4294967295
 800dae4:	d1af      	bne.n	800da46 <_dtoa_r+0x92e>
 800dae6:	4615      	mov	r5, r2
 800dae8:	e7f7      	b.n	800dada <_dtoa_r+0x9c2>
 800daea:	9b03      	ldr	r3, [sp, #12]
 800daec:	9304      	str	r3, [sp, #16]
 800daee:	2d00      	cmp	r5, #0
 800daf0:	dd05      	ble.n	800dafe <_dtoa_r+0x9e6>
 800daf2:	4639      	mov	r1, r7
 800daf4:	462a      	mov	r2, r5
 800daf6:	4620      	mov	r0, r4
 800daf8:	f000 fb42 	bl	800e180 <__lshift>
 800dafc:	4607      	mov	r7, r0
 800dafe:	f1b8 0f00 	cmp.w	r8, #0
 800db02:	d04c      	beq.n	800db9e <_dtoa_r+0xa86>
 800db04:	6879      	ldr	r1, [r7, #4]
 800db06:	4620      	mov	r0, r4
 800db08:	f000 f982 	bl	800de10 <_Balloc>
 800db0c:	693a      	ldr	r2, [r7, #16]
 800db0e:	3202      	adds	r2, #2
 800db10:	4605      	mov	r5, r0
 800db12:	0092      	lsls	r2, r2, #2
 800db14:	f107 010c 	add.w	r1, r7, #12
 800db18:	300c      	adds	r0, #12
 800db1a:	f7fc fcdb 	bl	800a4d4 <memcpy>
 800db1e:	2201      	movs	r2, #1
 800db20:	4629      	mov	r1, r5
 800db22:	4620      	mov	r0, r4
 800db24:	f000 fb2c 	bl	800e180 <__lshift>
 800db28:	9b00      	ldr	r3, [sp, #0]
 800db2a:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800db2e:	9703      	str	r7, [sp, #12]
 800db30:	f003 0301 	and.w	r3, r3, #1
 800db34:	4607      	mov	r7, r0
 800db36:	9305      	str	r3, [sp, #20]
 800db38:	4631      	mov	r1, r6
 800db3a:	4650      	mov	r0, sl
 800db3c:	f7ff fa5e 	bl	800cffc <quorem>
 800db40:	9903      	ldr	r1, [sp, #12]
 800db42:	4605      	mov	r5, r0
 800db44:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800db48:	4650      	mov	r0, sl
 800db4a:	f000 fb6a 	bl	800e222 <__mcmp>
 800db4e:	463a      	mov	r2, r7
 800db50:	9000      	str	r0, [sp, #0]
 800db52:	4631      	mov	r1, r6
 800db54:	4620      	mov	r0, r4
 800db56:	f000 fb7e 	bl	800e256 <__mdiff>
 800db5a:	68c3      	ldr	r3, [r0, #12]
 800db5c:	4602      	mov	r2, r0
 800db5e:	bb03      	cbnz	r3, 800dba2 <_dtoa_r+0xa8a>
 800db60:	4601      	mov	r1, r0
 800db62:	9006      	str	r0, [sp, #24]
 800db64:	4650      	mov	r0, sl
 800db66:	f000 fb5c 	bl	800e222 <__mcmp>
 800db6a:	9a06      	ldr	r2, [sp, #24]
 800db6c:	4603      	mov	r3, r0
 800db6e:	4611      	mov	r1, r2
 800db70:	4620      	mov	r0, r4
 800db72:	9306      	str	r3, [sp, #24]
 800db74:	f000 f980 	bl	800de78 <_Bfree>
 800db78:	9b06      	ldr	r3, [sp, #24]
 800db7a:	b9a3      	cbnz	r3, 800dba6 <_dtoa_r+0xa8e>
 800db7c:	9a07      	ldr	r2, [sp, #28]
 800db7e:	b992      	cbnz	r2, 800dba6 <_dtoa_r+0xa8e>
 800db80:	9a05      	ldr	r2, [sp, #20]
 800db82:	b982      	cbnz	r2, 800dba6 <_dtoa_r+0xa8e>
 800db84:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800db88:	d029      	beq.n	800dbde <_dtoa_r+0xac6>
 800db8a:	9b00      	ldr	r3, [sp, #0]
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	dd01      	ble.n	800db94 <_dtoa_r+0xa7c>
 800db90:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800db94:	f108 0501 	add.w	r5, r8, #1
 800db98:	f888 9000 	strb.w	r9, [r8]
 800db9c:	e753      	b.n	800da46 <_dtoa_r+0x92e>
 800db9e:	4638      	mov	r0, r7
 800dba0:	e7c2      	b.n	800db28 <_dtoa_r+0xa10>
 800dba2:	2301      	movs	r3, #1
 800dba4:	e7e3      	b.n	800db6e <_dtoa_r+0xa56>
 800dba6:	9a00      	ldr	r2, [sp, #0]
 800dba8:	2a00      	cmp	r2, #0
 800dbaa:	db04      	blt.n	800dbb6 <_dtoa_r+0xa9e>
 800dbac:	d125      	bne.n	800dbfa <_dtoa_r+0xae2>
 800dbae:	9a07      	ldr	r2, [sp, #28]
 800dbb0:	bb1a      	cbnz	r2, 800dbfa <_dtoa_r+0xae2>
 800dbb2:	9a05      	ldr	r2, [sp, #20]
 800dbb4:	bb0a      	cbnz	r2, 800dbfa <_dtoa_r+0xae2>
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	ddec      	ble.n	800db94 <_dtoa_r+0xa7c>
 800dbba:	4651      	mov	r1, sl
 800dbbc:	2201      	movs	r2, #1
 800dbbe:	4620      	mov	r0, r4
 800dbc0:	f000 fade 	bl	800e180 <__lshift>
 800dbc4:	4631      	mov	r1, r6
 800dbc6:	4682      	mov	sl, r0
 800dbc8:	f000 fb2b 	bl	800e222 <__mcmp>
 800dbcc:	2800      	cmp	r0, #0
 800dbce:	dc03      	bgt.n	800dbd8 <_dtoa_r+0xac0>
 800dbd0:	d1e0      	bne.n	800db94 <_dtoa_r+0xa7c>
 800dbd2:	f019 0f01 	tst.w	r9, #1
 800dbd6:	d0dd      	beq.n	800db94 <_dtoa_r+0xa7c>
 800dbd8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800dbdc:	d1d8      	bne.n	800db90 <_dtoa_r+0xa78>
 800dbde:	2339      	movs	r3, #57	; 0x39
 800dbe0:	f888 3000 	strb.w	r3, [r8]
 800dbe4:	f108 0801 	add.w	r8, r8, #1
 800dbe8:	4645      	mov	r5, r8
 800dbea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800dbee:	2b39      	cmp	r3, #57	; 0x39
 800dbf0:	f105 32ff 	add.w	r2, r5, #4294967295
 800dbf4:	d03b      	beq.n	800dc6e <_dtoa_r+0xb56>
 800dbf6:	3301      	adds	r3, #1
 800dbf8:	e040      	b.n	800dc7c <_dtoa_r+0xb64>
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	f108 0501 	add.w	r5, r8, #1
 800dc00:	dd05      	ble.n	800dc0e <_dtoa_r+0xaf6>
 800dc02:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800dc06:	d0ea      	beq.n	800dbde <_dtoa_r+0xac6>
 800dc08:	f109 0901 	add.w	r9, r9, #1
 800dc0c:	e7c4      	b.n	800db98 <_dtoa_r+0xa80>
 800dc0e:	9b02      	ldr	r3, [sp, #8]
 800dc10:	9a04      	ldr	r2, [sp, #16]
 800dc12:	f805 9c01 	strb.w	r9, [r5, #-1]
 800dc16:	1aeb      	subs	r3, r5, r3
 800dc18:	4293      	cmp	r3, r2
 800dc1a:	46a8      	mov	r8, r5
 800dc1c:	f43f af4b 	beq.w	800dab6 <_dtoa_r+0x99e>
 800dc20:	4651      	mov	r1, sl
 800dc22:	2300      	movs	r3, #0
 800dc24:	220a      	movs	r2, #10
 800dc26:	4620      	mov	r0, r4
 800dc28:	f000 f93d 	bl	800dea6 <__multadd>
 800dc2c:	9b03      	ldr	r3, [sp, #12]
 800dc2e:	9903      	ldr	r1, [sp, #12]
 800dc30:	42bb      	cmp	r3, r7
 800dc32:	4682      	mov	sl, r0
 800dc34:	f04f 0300 	mov.w	r3, #0
 800dc38:	f04f 020a 	mov.w	r2, #10
 800dc3c:	4620      	mov	r0, r4
 800dc3e:	d104      	bne.n	800dc4a <_dtoa_r+0xb32>
 800dc40:	f000 f931 	bl	800dea6 <__multadd>
 800dc44:	9003      	str	r0, [sp, #12]
 800dc46:	4607      	mov	r7, r0
 800dc48:	e776      	b.n	800db38 <_dtoa_r+0xa20>
 800dc4a:	f000 f92c 	bl	800dea6 <__multadd>
 800dc4e:	2300      	movs	r3, #0
 800dc50:	9003      	str	r0, [sp, #12]
 800dc52:	220a      	movs	r2, #10
 800dc54:	4639      	mov	r1, r7
 800dc56:	4620      	mov	r0, r4
 800dc58:	f000 f925 	bl	800dea6 <__multadd>
 800dc5c:	e7f3      	b.n	800dc46 <_dtoa_r+0xb2e>
 800dc5e:	4651      	mov	r1, sl
 800dc60:	2300      	movs	r3, #0
 800dc62:	220a      	movs	r2, #10
 800dc64:	4620      	mov	r0, r4
 800dc66:	f000 f91e 	bl	800dea6 <__multadd>
 800dc6a:	4682      	mov	sl, r0
 800dc6c:	e70d      	b.n	800da8a <_dtoa_r+0x972>
 800dc6e:	9b02      	ldr	r3, [sp, #8]
 800dc70:	4293      	cmp	r3, r2
 800dc72:	d105      	bne.n	800dc80 <_dtoa_r+0xb68>
 800dc74:	9a02      	ldr	r2, [sp, #8]
 800dc76:	f10b 0b01 	add.w	fp, fp, #1
 800dc7a:	2331      	movs	r3, #49	; 0x31
 800dc7c:	7013      	strb	r3, [r2, #0]
 800dc7e:	e6e2      	b.n	800da46 <_dtoa_r+0x92e>
 800dc80:	4615      	mov	r5, r2
 800dc82:	e7b2      	b.n	800dbea <_dtoa_r+0xad2>
 800dc84:	4b09      	ldr	r3, [pc, #36]	; (800dcac <_dtoa_r+0xb94>)
 800dc86:	f7ff baae 	b.w	800d1e6 <_dtoa_r+0xce>
 800dc8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	f47f aa88 	bne.w	800d1a2 <_dtoa_r+0x8a>
 800dc92:	4b07      	ldr	r3, [pc, #28]	; (800dcb0 <_dtoa_r+0xb98>)
 800dc94:	f7ff baa7 	b.w	800d1e6 <_dtoa_r+0xce>
 800dc98:	9b04      	ldr	r3, [sp, #16]
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	f73f aef4 	bgt.w	800da88 <_dtoa_r+0x970>
 800dca0:	9b07      	ldr	r3, [sp, #28]
 800dca2:	2b02      	cmp	r3, #2
 800dca4:	f77f aef0 	ble.w	800da88 <_dtoa_r+0x970>
 800dca8:	e6b8      	b.n	800da1c <_dtoa_r+0x904>
 800dcaa:	bf00      	nop
 800dcac:	0800e8ea 	.word	0x0800e8ea
 800dcb0:	0800ea0d 	.word	0x0800ea0d

0800dcb4 <_fclose_r>:
 800dcb4:	b570      	push	{r4, r5, r6, lr}
 800dcb6:	4605      	mov	r5, r0
 800dcb8:	460c      	mov	r4, r1
 800dcba:	b911      	cbnz	r1, 800dcc2 <_fclose_r+0xe>
 800dcbc:	2600      	movs	r6, #0
 800dcbe:	4630      	mov	r0, r6
 800dcc0:	bd70      	pop	{r4, r5, r6, pc}
 800dcc2:	b118      	cbz	r0, 800dccc <_fclose_r+0x18>
 800dcc4:	6983      	ldr	r3, [r0, #24]
 800dcc6:	b90b      	cbnz	r3, 800dccc <_fclose_r+0x18>
 800dcc8:	f7fd fae4 	bl	800b294 <__sinit>
 800dccc:	4b2c      	ldr	r3, [pc, #176]	; (800dd80 <_fclose_r+0xcc>)
 800dcce:	429c      	cmp	r4, r3
 800dcd0:	d114      	bne.n	800dcfc <_fclose_r+0x48>
 800dcd2:	686c      	ldr	r4, [r5, #4]
 800dcd4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dcd6:	07d8      	lsls	r0, r3, #31
 800dcd8:	d405      	bmi.n	800dce6 <_fclose_r+0x32>
 800dcda:	89a3      	ldrh	r3, [r4, #12]
 800dcdc:	0599      	lsls	r1, r3, #22
 800dcde:	d402      	bmi.n	800dce6 <_fclose_r+0x32>
 800dce0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dce2:	f7fd fe5d 	bl	800b9a0 <__retarget_lock_acquire_recursive>
 800dce6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dcea:	b98b      	cbnz	r3, 800dd10 <_fclose_r+0x5c>
 800dcec:	6e66      	ldr	r6, [r4, #100]	; 0x64
 800dcee:	f016 0601 	ands.w	r6, r6, #1
 800dcf2:	d1e3      	bne.n	800dcbc <_fclose_r+0x8>
 800dcf4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dcf6:	f7fd fe54 	bl	800b9a2 <__retarget_lock_release_recursive>
 800dcfa:	e7e0      	b.n	800dcbe <_fclose_r+0xa>
 800dcfc:	4b21      	ldr	r3, [pc, #132]	; (800dd84 <_fclose_r+0xd0>)
 800dcfe:	429c      	cmp	r4, r3
 800dd00:	d101      	bne.n	800dd06 <_fclose_r+0x52>
 800dd02:	68ac      	ldr	r4, [r5, #8]
 800dd04:	e7e6      	b.n	800dcd4 <_fclose_r+0x20>
 800dd06:	4b20      	ldr	r3, [pc, #128]	; (800dd88 <_fclose_r+0xd4>)
 800dd08:	429c      	cmp	r4, r3
 800dd0a:	bf08      	it	eq
 800dd0c:	68ec      	ldreq	r4, [r5, #12]
 800dd0e:	e7e1      	b.n	800dcd4 <_fclose_r+0x20>
 800dd10:	4621      	mov	r1, r4
 800dd12:	4628      	mov	r0, r5
 800dd14:	f7fd f998 	bl	800b048 <__sflush_r>
 800dd18:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800dd1a:	4606      	mov	r6, r0
 800dd1c:	b133      	cbz	r3, 800dd2c <_fclose_r+0x78>
 800dd1e:	6a21      	ldr	r1, [r4, #32]
 800dd20:	4628      	mov	r0, r5
 800dd22:	4798      	blx	r3
 800dd24:	2800      	cmp	r0, #0
 800dd26:	bfb8      	it	lt
 800dd28:	f04f 36ff 	movlt.w	r6, #4294967295
 800dd2c:	89a3      	ldrh	r3, [r4, #12]
 800dd2e:	061a      	lsls	r2, r3, #24
 800dd30:	d503      	bpl.n	800dd3a <_fclose_r+0x86>
 800dd32:	6921      	ldr	r1, [r4, #16]
 800dd34:	4628      	mov	r0, r5
 800dd36:	f7fd fbed 	bl	800b514 <_free_r>
 800dd3a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dd3c:	b141      	cbz	r1, 800dd50 <_fclose_r+0x9c>
 800dd3e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dd42:	4299      	cmp	r1, r3
 800dd44:	d002      	beq.n	800dd4c <_fclose_r+0x98>
 800dd46:	4628      	mov	r0, r5
 800dd48:	f7fd fbe4 	bl	800b514 <_free_r>
 800dd4c:	2300      	movs	r3, #0
 800dd4e:	6363      	str	r3, [r4, #52]	; 0x34
 800dd50:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800dd52:	b121      	cbz	r1, 800dd5e <_fclose_r+0xaa>
 800dd54:	4628      	mov	r0, r5
 800dd56:	f7fd fbdd 	bl	800b514 <_free_r>
 800dd5a:	2300      	movs	r3, #0
 800dd5c:	64a3      	str	r3, [r4, #72]	; 0x48
 800dd5e:	f7fd fa81 	bl	800b264 <__sfp_lock_acquire>
 800dd62:	2300      	movs	r3, #0
 800dd64:	81a3      	strh	r3, [r4, #12]
 800dd66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dd68:	07db      	lsls	r3, r3, #31
 800dd6a:	d402      	bmi.n	800dd72 <_fclose_r+0xbe>
 800dd6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dd6e:	f7fd fe18 	bl	800b9a2 <__retarget_lock_release_recursive>
 800dd72:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dd74:	f7fd fe13 	bl	800b99e <__retarget_lock_close_recursive>
 800dd78:	f7fd fa7a 	bl	800b270 <__sfp_lock_release>
 800dd7c:	e79f      	b.n	800dcbe <_fclose_r+0xa>
 800dd7e:	bf00      	nop
 800dd80:	0800e890 	.word	0x0800e890
 800dd84:	0800e8b0 	.word	0x0800e8b0
 800dd88:	0800e870 	.word	0x0800e870

0800dd8c <_fstat_r>:
 800dd8c:	b538      	push	{r3, r4, r5, lr}
 800dd8e:	4c07      	ldr	r4, [pc, #28]	; (800ddac <_fstat_r+0x20>)
 800dd90:	2300      	movs	r3, #0
 800dd92:	4605      	mov	r5, r0
 800dd94:	4608      	mov	r0, r1
 800dd96:	4611      	mov	r1, r2
 800dd98:	6023      	str	r3, [r4, #0]
 800dd9a:	f7fc f8be 	bl	8009f1a <_fstat>
 800dd9e:	1c43      	adds	r3, r0, #1
 800dda0:	d102      	bne.n	800dda8 <_fstat_r+0x1c>
 800dda2:	6823      	ldr	r3, [r4, #0]
 800dda4:	b103      	cbz	r3, 800dda8 <_fstat_r+0x1c>
 800dda6:	602b      	str	r3, [r5, #0]
 800dda8:	bd38      	pop	{r3, r4, r5, pc}
 800ddaa:	bf00      	nop
 800ddac:	200018a4 	.word	0x200018a4

0800ddb0 <_isatty_r>:
 800ddb0:	b538      	push	{r3, r4, r5, lr}
 800ddb2:	4c06      	ldr	r4, [pc, #24]	; (800ddcc <_isatty_r+0x1c>)
 800ddb4:	2300      	movs	r3, #0
 800ddb6:	4605      	mov	r5, r0
 800ddb8:	4608      	mov	r0, r1
 800ddba:	6023      	str	r3, [r4, #0]
 800ddbc:	f7fc f8bd 	bl	8009f3a <_isatty>
 800ddc0:	1c43      	adds	r3, r0, #1
 800ddc2:	d102      	bne.n	800ddca <_isatty_r+0x1a>
 800ddc4:	6823      	ldr	r3, [r4, #0]
 800ddc6:	b103      	cbz	r3, 800ddca <_isatty_r+0x1a>
 800ddc8:	602b      	str	r3, [r5, #0]
 800ddca:	bd38      	pop	{r3, r4, r5, pc}
 800ddcc:	200018a4 	.word	0x200018a4

0800ddd0 <_localeconv_r>:
 800ddd0:	4b04      	ldr	r3, [pc, #16]	; (800dde4 <_localeconv_r+0x14>)
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	6a18      	ldr	r0, [r3, #32]
 800ddd6:	4b04      	ldr	r3, [pc, #16]	; (800dde8 <_localeconv_r+0x18>)
 800ddd8:	2800      	cmp	r0, #0
 800ddda:	bf08      	it	eq
 800dddc:	4618      	moveq	r0, r3
 800ddde:	30f0      	adds	r0, #240	; 0xf0
 800dde0:	4770      	bx	lr
 800dde2:	bf00      	nop
 800dde4:	20000014 	.word	0x20000014
 800dde8:	20000518 	.word	0x20000518

0800ddec <_lseek_r>:
 800ddec:	b538      	push	{r3, r4, r5, lr}
 800ddee:	4c07      	ldr	r4, [pc, #28]	; (800de0c <_lseek_r+0x20>)
 800ddf0:	4605      	mov	r5, r0
 800ddf2:	4608      	mov	r0, r1
 800ddf4:	4611      	mov	r1, r2
 800ddf6:	2200      	movs	r2, #0
 800ddf8:	6022      	str	r2, [r4, #0]
 800ddfa:	461a      	mov	r2, r3
 800ddfc:	f7fc f8a8 	bl	8009f50 <_lseek>
 800de00:	1c43      	adds	r3, r0, #1
 800de02:	d102      	bne.n	800de0a <_lseek_r+0x1e>
 800de04:	6823      	ldr	r3, [r4, #0]
 800de06:	b103      	cbz	r3, 800de0a <_lseek_r+0x1e>
 800de08:	602b      	str	r3, [r5, #0]
 800de0a:	bd38      	pop	{r3, r4, r5, pc}
 800de0c:	200018a4 	.word	0x200018a4

0800de10 <_Balloc>:
 800de10:	b570      	push	{r4, r5, r6, lr}
 800de12:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800de14:	4604      	mov	r4, r0
 800de16:	460e      	mov	r6, r1
 800de18:	b93d      	cbnz	r5, 800de2a <_Balloc+0x1a>
 800de1a:	2010      	movs	r0, #16
 800de1c:	f7fc f93c 	bl	800a098 <malloc>
 800de20:	6260      	str	r0, [r4, #36]	; 0x24
 800de22:	6045      	str	r5, [r0, #4]
 800de24:	6085      	str	r5, [r0, #8]
 800de26:	6005      	str	r5, [r0, #0]
 800de28:	60c5      	str	r5, [r0, #12]
 800de2a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800de2c:	68eb      	ldr	r3, [r5, #12]
 800de2e:	b183      	cbz	r3, 800de52 <_Balloc+0x42>
 800de30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800de32:	68db      	ldr	r3, [r3, #12]
 800de34:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800de38:	b9b8      	cbnz	r0, 800de6a <_Balloc+0x5a>
 800de3a:	2101      	movs	r1, #1
 800de3c:	fa01 f506 	lsl.w	r5, r1, r6
 800de40:	1d6a      	adds	r2, r5, #5
 800de42:	0092      	lsls	r2, r2, #2
 800de44:	4620      	mov	r0, r4
 800de46:	f000 fb3f 	bl	800e4c8 <_calloc_r>
 800de4a:	b160      	cbz	r0, 800de66 <_Balloc+0x56>
 800de4c:	6046      	str	r6, [r0, #4]
 800de4e:	6085      	str	r5, [r0, #8]
 800de50:	e00e      	b.n	800de70 <_Balloc+0x60>
 800de52:	2221      	movs	r2, #33	; 0x21
 800de54:	2104      	movs	r1, #4
 800de56:	4620      	mov	r0, r4
 800de58:	f000 fb36 	bl	800e4c8 <_calloc_r>
 800de5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800de5e:	60e8      	str	r0, [r5, #12]
 800de60:	68db      	ldr	r3, [r3, #12]
 800de62:	2b00      	cmp	r3, #0
 800de64:	d1e4      	bne.n	800de30 <_Balloc+0x20>
 800de66:	2000      	movs	r0, #0
 800de68:	bd70      	pop	{r4, r5, r6, pc}
 800de6a:	6802      	ldr	r2, [r0, #0]
 800de6c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800de70:	2300      	movs	r3, #0
 800de72:	6103      	str	r3, [r0, #16]
 800de74:	60c3      	str	r3, [r0, #12]
 800de76:	bd70      	pop	{r4, r5, r6, pc}

0800de78 <_Bfree>:
 800de78:	b570      	push	{r4, r5, r6, lr}
 800de7a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800de7c:	4606      	mov	r6, r0
 800de7e:	460d      	mov	r5, r1
 800de80:	b93c      	cbnz	r4, 800de92 <_Bfree+0x1a>
 800de82:	2010      	movs	r0, #16
 800de84:	f7fc f908 	bl	800a098 <malloc>
 800de88:	6270      	str	r0, [r6, #36]	; 0x24
 800de8a:	6044      	str	r4, [r0, #4]
 800de8c:	6084      	str	r4, [r0, #8]
 800de8e:	6004      	str	r4, [r0, #0]
 800de90:	60c4      	str	r4, [r0, #12]
 800de92:	b13d      	cbz	r5, 800dea4 <_Bfree+0x2c>
 800de94:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800de96:	686a      	ldr	r2, [r5, #4]
 800de98:	68db      	ldr	r3, [r3, #12]
 800de9a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800de9e:	6029      	str	r1, [r5, #0]
 800dea0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800dea4:	bd70      	pop	{r4, r5, r6, pc}

0800dea6 <__multadd>:
 800dea6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800deaa:	690d      	ldr	r5, [r1, #16]
 800deac:	461f      	mov	r7, r3
 800deae:	4606      	mov	r6, r0
 800deb0:	460c      	mov	r4, r1
 800deb2:	f101 0e14 	add.w	lr, r1, #20
 800deb6:	2300      	movs	r3, #0
 800deb8:	f8de 0000 	ldr.w	r0, [lr]
 800debc:	b281      	uxth	r1, r0
 800debe:	fb02 7101 	mla	r1, r2, r1, r7
 800dec2:	0c0f      	lsrs	r7, r1, #16
 800dec4:	0c00      	lsrs	r0, r0, #16
 800dec6:	fb02 7000 	mla	r0, r2, r0, r7
 800deca:	b289      	uxth	r1, r1
 800decc:	3301      	adds	r3, #1
 800dece:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800ded2:	429d      	cmp	r5, r3
 800ded4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800ded8:	f84e 1b04 	str.w	r1, [lr], #4
 800dedc:	dcec      	bgt.n	800deb8 <__multadd+0x12>
 800dede:	b1d7      	cbz	r7, 800df16 <__multadd+0x70>
 800dee0:	68a3      	ldr	r3, [r4, #8]
 800dee2:	429d      	cmp	r5, r3
 800dee4:	db12      	blt.n	800df0c <__multadd+0x66>
 800dee6:	6861      	ldr	r1, [r4, #4]
 800dee8:	4630      	mov	r0, r6
 800deea:	3101      	adds	r1, #1
 800deec:	f7ff ff90 	bl	800de10 <_Balloc>
 800def0:	6922      	ldr	r2, [r4, #16]
 800def2:	3202      	adds	r2, #2
 800def4:	f104 010c 	add.w	r1, r4, #12
 800def8:	4680      	mov	r8, r0
 800defa:	0092      	lsls	r2, r2, #2
 800defc:	300c      	adds	r0, #12
 800defe:	f7fc fae9 	bl	800a4d4 <memcpy>
 800df02:	4621      	mov	r1, r4
 800df04:	4630      	mov	r0, r6
 800df06:	f7ff ffb7 	bl	800de78 <_Bfree>
 800df0a:	4644      	mov	r4, r8
 800df0c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800df10:	3501      	adds	r5, #1
 800df12:	615f      	str	r7, [r3, #20]
 800df14:	6125      	str	r5, [r4, #16]
 800df16:	4620      	mov	r0, r4
 800df18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800df1c <__hi0bits>:
 800df1c:	0c02      	lsrs	r2, r0, #16
 800df1e:	0412      	lsls	r2, r2, #16
 800df20:	4603      	mov	r3, r0
 800df22:	b9b2      	cbnz	r2, 800df52 <__hi0bits+0x36>
 800df24:	0403      	lsls	r3, r0, #16
 800df26:	2010      	movs	r0, #16
 800df28:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800df2c:	bf04      	itt	eq
 800df2e:	021b      	lsleq	r3, r3, #8
 800df30:	3008      	addeq	r0, #8
 800df32:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800df36:	bf04      	itt	eq
 800df38:	011b      	lsleq	r3, r3, #4
 800df3a:	3004      	addeq	r0, #4
 800df3c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800df40:	bf04      	itt	eq
 800df42:	009b      	lsleq	r3, r3, #2
 800df44:	3002      	addeq	r0, #2
 800df46:	2b00      	cmp	r3, #0
 800df48:	db06      	blt.n	800df58 <__hi0bits+0x3c>
 800df4a:	005b      	lsls	r3, r3, #1
 800df4c:	d503      	bpl.n	800df56 <__hi0bits+0x3a>
 800df4e:	3001      	adds	r0, #1
 800df50:	4770      	bx	lr
 800df52:	2000      	movs	r0, #0
 800df54:	e7e8      	b.n	800df28 <__hi0bits+0xc>
 800df56:	2020      	movs	r0, #32
 800df58:	4770      	bx	lr

0800df5a <__lo0bits>:
 800df5a:	6803      	ldr	r3, [r0, #0]
 800df5c:	f013 0207 	ands.w	r2, r3, #7
 800df60:	4601      	mov	r1, r0
 800df62:	d00b      	beq.n	800df7c <__lo0bits+0x22>
 800df64:	07da      	lsls	r2, r3, #31
 800df66:	d423      	bmi.n	800dfb0 <__lo0bits+0x56>
 800df68:	0798      	lsls	r0, r3, #30
 800df6a:	bf49      	itett	mi
 800df6c:	085b      	lsrmi	r3, r3, #1
 800df6e:	089b      	lsrpl	r3, r3, #2
 800df70:	2001      	movmi	r0, #1
 800df72:	600b      	strmi	r3, [r1, #0]
 800df74:	bf5c      	itt	pl
 800df76:	600b      	strpl	r3, [r1, #0]
 800df78:	2002      	movpl	r0, #2
 800df7a:	4770      	bx	lr
 800df7c:	b298      	uxth	r0, r3
 800df7e:	b9a8      	cbnz	r0, 800dfac <__lo0bits+0x52>
 800df80:	0c1b      	lsrs	r3, r3, #16
 800df82:	2010      	movs	r0, #16
 800df84:	f013 0fff 	tst.w	r3, #255	; 0xff
 800df88:	bf04      	itt	eq
 800df8a:	0a1b      	lsreq	r3, r3, #8
 800df8c:	3008      	addeq	r0, #8
 800df8e:	071a      	lsls	r2, r3, #28
 800df90:	bf04      	itt	eq
 800df92:	091b      	lsreq	r3, r3, #4
 800df94:	3004      	addeq	r0, #4
 800df96:	079a      	lsls	r2, r3, #30
 800df98:	bf04      	itt	eq
 800df9a:	089b      	lsreq	r3, r3, #2
 800df9c:	3002      	addeq	r0, #2
 800df9e:	07da      	lsls	r2, r3, #31
 800dfa0:	d402      	bmi.n	800dfa8 <__lo0bits+0x4e>
 800dfa2:	085b      	lsrs	r3, r3, #1
 800dfa4:	d006      	beq.n	800dfb4 <__lo0bits+0x5a>
 800dfa6:	3001      	adds	r0, #1
 800dfa8:	600b      	str	r3, [r1, #0]
 800dfaa:	4770      	bx	lr
 800dfac:	4610      	mov	r0, r2
 800dfae:	e7e9      	b.n	800df84 <__lo0bits+0x2a>
 800dfb0:	2000      	movs	r0, #0
 800dfb2:	4770      	bx	lr
 800dfb4:	2020      	movs	r0, #32
 800dfb6:	4770      	bx	lr

0800dfb8 <__i2b>:
 800dfb8:	b510      	push	{r4, lr}
 800dfba:	460c      	mov	r4, r1
 800dfbc:	2101      	movs	r1, #1
 800dfbe:	f7ff ff27 	bl	800de10 <_Balloc>
 800dfc2:	2201      	movs	r2, #1
 800dfc4:	6144      	str	r4, [r0, #20]
 800dfc6:	6102      	str	r2, [r0, #16]
 800dfc8:	bd10      	pop	{r4, pc}

0800dfca <__multiply>:
 800dfca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfce:	4614      	mov	r4, r2
 800dfd0:	690a      	ldr	r2, [r1, #16]
 800dfd2:	6923      	ldr	r3, [r4, #16]
 800dfd4:	429a      	cmp	r2, r3
 800dfd6:	bfb8      	it	lt
 800dfd8:	460b      	movlt	r3, r1
 800dfda:	4689      	mov	r9, r1
 800dfdc:	bfbc      	itt	lt
 800dfde:	46a1      	movlt	r9, r4
 800dfe0:	461c      	movlt	r4, r3
 800dfe2:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800dfe6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800dfea:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800dfee:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800dff2:	eb07 060a 	add.w	r6, r7, sl
 800dff6:	429e      	cmp	r6, r3
 800dff8:	bfc8      	it	gt
 800dffa:	3101      	addgt	r1, #1
 800dffc:	f7ff ff08 	bl	800de10 <_Balloc>
 800e000:	f100 0514 	add.w	r5, r0, #20
 800e004:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e008:	462b      	mov	r3, r5
 800e00a:	2200      	movs	r2, #0
 800e00c:	4543      	cmp	r3, r8
 800e00e:	d316      	bcc.n	800e03e <__multiply+0x74>
 800e010:	f104 0214 	add.w	r2, r4, #20
 800e014:	f109 0114 	add.w	r1, r9, #20
 800e018:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800e01c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800e020:	9301      	str	r3, [sp, #4]
 800e022:	9c01      	ldr	r4, [sp, #4]
 800e024:	4294      	cmp	r4, r2
 800e026:	4613      	mov	r3, r2
 800e028:	d80c      	bhi.n	800e044 <__multiply+0x7a>
 800e02a:	2e00      	cmp	r6, #0
 800e02c:	dd03      	ble.n	800e036 <__multiply+0x6c>
 800e02e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e032:	2b00      	cmp	r3, #0
 800e034:	d054      	beq.n	800e0e0 <__multiply+0x116>
 800e036:	6106      	str	r6, [r0, #16]
 800e038:	b003      	add	sp, #12
 800e03a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e03e:	f843 2b04 	str.w	r2, [r3], #4
 800e042:	e7e3      	b.n	800e00c <__multiply+0x42>
 800e044:	f8b3 a000 	ldrh.w	sl, [r3]
 800e048:	3204      	adds	r2, #4
 800e04a:	f1ba 0f00 	cmp.w	sl, #0
 800e04e:	d020      	beq.n	800e092 <__multiply+0xc8>
 800e050:	46ae      	mov	lr, r5
 800e052:	4689      	mov	r9, r1
 800e054:	f04f 0c00 	mov.w	ip, #0
 800e058:	f859 4b04 	ldr.w	r4, [r9], #4
 800e05c:	f8be b000 	ldrh.w	fp, [lr]
 800e060:	b2a3      	uxth	r3, r4
 800e062:	fb0a b303 	mla	r3, sl, r3, fp
 800e066:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800e06a:	f8de 4000 	ldr.w	r4, [lr]
 800e06e:	4463      	add	r3, ip
 800e070:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800e074:	fb0a c40b 	mla	r4, sl, fp, ip
 800e078:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800e07c:	b29b      	uxth	r3, r3
 800e07e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e082:	454f      	cmp	r7, r9
 800e084:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800e088:	f84e 3b04 	str.w	r3, [lr], #4
 800e08c:	d8e4      	bhi.n	800e058 <__multiply+0x8e>
 800e08e:	f8ce c000 	str.w	ip, [lr]
 800e092:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800e096:	f1b9 0f00 	cmp.w	r9, #0
 800e09a:	d01f      	beq.n	800e0dc <__multiply+0x112>
 800e09c:	682b      	ldr	r3, [r5, #0]
 800e09e:	46ae      	mov	lr, r5
 800e0a0:	468c      	mov	ip, r1
 800e0a2:	f04f 0a00 	mov.w	sl, #0
 800e0a6:	f8bc 4000 	ldrh.w	r4, [ip]
 800e0aa:	f8be b002 	ldrh.w	fp, [lr, #2]
 800e0ae:	fb09 b404 	mla	r4, r9, r4, fp
 800e0b2:	44a2      	add	sl, r4
 800e0b4:	b29b      	uxth	r3, r3
 800e0b6:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800e0ba:	f84e 3b04 	str.w	r3, [lr], #4
 800e0be:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e0c2:	f8be 4000 	ldrh.w	r4, [lr]
 800e0c6:	0c1b      	lsrs	r3, r3, #16
 800e0c8:	fb09 4303 	mla	r3, r9, r3, r4
 800e0cc:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800e0d0:	4567      	cmp	r7, ip
 800e0d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e0d6:	d8e6      	bhi.n	800e0a6 <__multiply+0xdc>
 800e0d8:	f8ce 3000 	str.w	r3, [lr]
 800e0dc:	3504      	adds	r5, #4
 800e0de:	e7a0      	b.n	800e022 <__multiply+0x58>
 800e0e0:	3e01      	subs	r6, #1
 800e0e2:	e7a2      	b.n	800e02a <__multiply+0x60>

0800e0e4 <__pow5mult>:
 800e0e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e0e8:	4615      	mov	r5, r2
 800e0ea:	f012 0203 	ands.w	r2, r2, #3
 800e0ee:	4606      	mov	r6, r0
 800e0f0:	460f      	mov	r7, r1
 800e0f2:	d007      	beq.n	800e104 <__pow5mult+0x20>
 800e0f4:	3a01      	subs	r2, #1
 800e0f6:	4c21      	ldr	r4, [pc, #132]	; (800e17c <__pow5mult+0x98>)
 800e0f8:	2300      	movs	r3, #0
 800e0fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e0fe:	f7ff fed2 	bl	800dea6 <__multadd>
 800e102:	4607      	mov	r7, r0
 800e104:	10ad      	asrs	r5, r5, #2
 800e106:	d035      	beq.n	800e174 <__pow5mult+0x90>
 800e108:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e10a:	b93c      	cbnz	r4, 800e11c <__pow5mult+0x38>
 800e10c:	2010      	movs	r0, #16
 800e10e:	f7fb ffc3 	bl	800a098 <malloc>
 800e112:	6270      	str	r0, [r6, #36]	; 0x24
 800e114:	6044      	str	r4, [r0, #4]
 800e116:	6084      	str	r4, [r0, #8]
 800e118:	6004      	str	r4, [r0, #0]
 800e11a:	60c4      	str	r4, [r0, #12]
 800e11c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e120:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e124:	b94c      	cbnz	r4, 800e13a <__pow5mult+0x56>
 800e126:	f240 2171 	movw	r1, #625	; 0x271
 800e12a:	4630      	mov	r0, r6
 800e12c:	f7ff ff44 	bl	800dfb8 <__i2b>
 800e130:	2300      	movs	r3, #0
 800e132:	f8c8 0008 	str.w	r0, [r8, #8]
 800e136:	4604      	mov	r4, r0
 800e138:	6003      	str	r3, [r0, #0]
 800e13a:	f04f 0800 	mov.w	r8, #0
 800e13e:	07eb      	lsls	r3, r5, #31
 800e140:	d50a      	bpl.n	800e158 <__pow5mult+0x74>
 800e142:	4639      	mov	r1, r7
 800e144:	4622      	mov	r2, r4
 800e146:	4630      	mov	r0, r6
 800e148:	f7ff ff3f 	bl	800dfca <__multiply>
 800e14c:	4639      	mov	r1, r7
 800e14e:	4681      	mov	r9, r0
 800e150:	4630      	mov	r0, r6
 800e152:	f7ff fe91 	bl	800de78 <_Bfree>
 800e156:	464f      	mov	r7, r9
 800e158:	106d      	asrs	r5, r5, #1
 800e15a:	d00b      	beq.n	800e174 <__pow5mult+0x90>
 800e15c:	6820      	ldr	r0, [r4, #0]
 800e15e:	b938      	cbnz	r0, 800e170 <__pow5mult+0x8c>
 800e160:	4622      	mov	r2, r4
 800e162:	4621      	mov	r1, r4
 800e164:	4630      	mov	r0, r6
 800e166:	f7ff ff30 	bl	800dfca <__multiply>
 800e16a:	6020      	str	r0, [r4, #0]
 800e16c:	f8c0 8000 	str.w	r8, [r0]
 800e170:	4604      	mov	r4, r0
 800e172:	e7e4      	b.n	800e13e <__pow5mult+0x5a>
 800e174:	4638      	mov	r0, r7
 800e176:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e17a:	bf00      	nop
 800e17c:	0800eb10 	.word	0x0800eb10

0800e180 <__lshift>:
 800e180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e184:	460c      	mov	r4, r1
 800e186:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e18a:	6923      	ldr	r3, [r4, #16]
 800e18c:	6849      	ldr	r1, [r1, #4]
 800e18e:	eb0a 0903 	add.w	r9, sl, r3
 800e192:	68a3      	ldr	r3, [r4, #8]
 800e194:	4607      	mov	r7, r0
 800e196:	4616      	mov	r6, r2
 800e198:	f109 0501 	add.w	r5, r9, #1
 800e19c:	42ab      	cmp	r3, r5
 800e19e:	db31      	blt.n	800e204 <__lshift+0x84>
 800e1a0:	4638      	mov	r0, r7
 800e1a2:	f7ff fe35 	bl	800de10 <_Balloc>
 800e1a6:	2200      	movs	r2, #0
 800e1a8:	4680      	mov	r8, r0
 800e1aa:	f100 0314 	add.w	r3, r0, #20
 800e1ae:	4611      	mov	r1, r2
 800e1b0:	4552      	cmp	r2, sl
 800e1b2:	db2a      	blt.n	800e20a <__lshift+0x8a>
 800e1b4:	6920      	ldr	r0, [r4, #16]
 800e1b6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e1ba:	f104 0114 	add.w	r1, r4, #20
 800e1be:	f016 021f 	ands.w	r2, r6, #31
 800e1c2:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800e1c6:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800e1ca:	d022      	beq.n	800e212 <__lshift+0x92>
 800e1cc:	f1c2 0c20 	rsb	ip, r2, #32
 800e1d0:	2000      	movs	r0, #0
 800e1d2:	680e      	ldr	r6, [r1, #0]
 800e1d4:	4096      	lsls	r6, r2
 800e1d6:	4330      	orrs	r0, r6
 800e1d8:	f843 0b04 	str.w	r0, [r3], #4
 800e1dc:	f851 0b04 	ldr.w	r0, [r1], #4
 800e1e0:	458e      	cmp	lr, r1
 800e1e2:	fa20 f00c 	lsr.w	r0, r0, ip
 800e1e6:	d8f4      	bhi.n	800e1d2 <__lshift+0x52>
 800e1e8:	6018      	str	r0, [r3, #0]
 800e1ea:	b108      	cbz	r0, 800e1f0 <__lshift+0x70>
 800e1ec:	f109 0502 	add.w	r5, r9, #2
 800e1f0:	3d01      	subs	r5, #1
 800e1f2:	4638      	mov	r0, r7
 800e1f4:	f8c8 5010 	str.w	r5, [r8, #16]
 800e1f8:	4621      	mov	r1, r4
 800e1fa:	f7ff fe3d 	bl	800de78 <_Bfree>
 800e1fe:	4640      	mov	r0, r8
 800e200:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e204:	3101      	adds	r1, #1
 800e206:	005b      	lsls	r3, r3, #1
 800e208:	e7c8      	b.n	800e19c <__lshift+0x1c>
 800e20a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800e20e:	3201      	adds	r2, #1
 800e210:	e7ce      	b.n	800e1b0 <__lshift+0x30>
 800e212:	3b04      	subs	r3, #4
 800e214:	f851 2b04 	ldr.w	r2, [r1], #4
 800e218:	f843 2f04 	str.w	r2, [r3, #4]!
 800e21c:	458e      	cmp	lr, r1
 800e21e:	d8f9      	bhi.n	800e214 <__lshift+0x94>
 800e220:	e7e6      	b.n	800e1f0 <__lshift+0x70>

0800e222 <__mcmp>:
 800e222:	6903      	ldr	r3, [r0, #16]
 800e224:	690a      	ldr	r2, [r1, #16]
 800e226:	1a9b      	subs	r3, r3, r2
 800e228:	b530      	push	{r4, r5, lr}
 800e22a:	d10c      	bne.n	800e246 <__mcmp+0x24>
 800e22c:	0092      	lsls	r2, r2, #2
 800e22e:	3014      	adds	r0, #20
 800e230:	3114      	adds	r1, #20
 800e232:	1884      	adds	r4, r0, r2
 800e234:	4411      	add	r1, r2
 800e236:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e23a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e23e:	4295      	cmp	r5, r2
 800e240:	d003      	beq.n	800e24a <__mcmp+0x28>
 800e242:	d305      	bcc.n	800e250 <__mcmp+0x2e>
 800e244:	2301      	movs	r3, #1
 800e246:	4618      	mov	r0, r3
 800e248:	bd30      	pop	{r4, r5, pc}
 800e24a:	42a0      	cmp	r0, r4
 800e24c:	d3f3      	bcc.n	800e236 <__mcmp+0x14>
 800e24e:	e7fa      	b.n	800e246 <__mcmp+0x24>
 800e250:	f04f 33ff 	mov.w	r3, #4294967295
 800e254:	e7f7      	b.n	800e246 <__mcmp+0x24>

0800e256 <__mdiff>:
 800e256:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e25a:	460d      	mov	r5, r1
 800e25c:	4607      	mov	r7, r0
 800e25e:	4611      	mov	r1, r2
 800e260:	4628      	mov	r0, r5
 800e262:	4614      	mov	r4, r2
 800e264:	f7ff ffdd 	bl	800e222 <__mcmp>
 800e268:	1e06      	subs	r6, r0, #0
 800e26a:	d108      	bne.n	800e27e <__mdiff+0x28>
 800e26c:	4631      	mov	r1, r6
 800e26e:	4638      	mov	r0, r7
 800e270:	f7ff fdce 	bl	800de10 <_Balloc>
 800e274:	2301      	movs	r3, #1
 800e276:	6103      	str	r3, [r0, #16]
 800e278:	6146      	str	r6, [r0, #20]
 800e27a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e27e:	bfa4      	itt	ge
 800e280:	4623      	movge	r3, r4
 800e282:	462c      	movge	r4, r5
 800e284:	4638      	mov	r0, r7
 800e286:	6861      	ldr	r1, [r4, #4]
 800e288:	bfa6      	itte	ge
 800e28a:	461d      	movge	r5, r3
 800e28c:	2600      	movge	r6, #0
 800e28e:	2601      	movlt	r6, #1
 800e290:	f7ff fdbe 	bl	800de10 <_Balloc>
 800e294:	692b      	ldr	r3, [r5, #16]
 800e296:	60c6      	str	r6, [r0, #12]
 800e298:	6926      	ldr	r6, [r4, #16]
 800e29a:	f105 0914 	add.w	r9, r5, #20
 800e29e:	f104 0214 	add.w	r2, r4, #20
 800e2a2:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800e2a6:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800e2aa:	f100 0514 	add.w	r5, r0, #20
 800e2ae:	f04f 0c00 	mov.w	ip, #0
 800e2b2:	f852 ab04 	ldr.w	sl, [r2], #4
 800e2b6:	f859 4b04 	ldr.w	r4, [r9], #4
 800e2ba:	fa1c f18a 	uxtah	r1, ip, sl
 800e2be:	b2a3      	uxth	r3, r4
 800e2c0:	1ac9      	subs	r1, r1, r3
 800e2c2:	0c23      	lsrs	r3, r4, #16
 800e2c4:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800e2c8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800e2cc:	b289      	uxth	r1, r1
 800e2ce:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800e2d2:	45c8      	cmp	r8, r9
 800e2d4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800e2d8:	4696      	mov	lr, r2
 800e2da:	f845 3b04 	str.w	r3, [r5], #4
 800e2de:	d8e8      	bhi.n	800e2b2 <__mdiff+0x5c>
 800e2e0:	45be      	cmp	lr, r7
 800e2e2:	d305      	bcc.n	800e2f0 <__mdiff+0x9a>
 800e2e4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800e2e8:	b18b      	cbz	r3, 800e30e <__mdiff+0xb8>
 800e2ea:	6106      	str	r6, [r0, #16]
 800e2ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e2f0:	f85e 1b04 	ldr.w	r1, [lr], #4
 800e2f4:	fa1c f381 	uxtah	r3, ip, r1
 800e2f8:	141a      	asrs	r2, r3, #16
 800e2fa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e2fe:	b29b      	uxth	r3, r3
 800e300:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e304:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e308:	f845 3b04 	str.w	r3, [r5], #4
 800e30c:	e7e8      	b.n	800e2e0 <__mdiff+0x8a>
 800e30e:	3e01      	subs	r6, #1
 800e310:	e7e8      	b.n	800e2e4 <__mdiff+0x8e>

0800e312 <__d2b>:
 800e312:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e316:	460e      	mov	r6, r1
 800e318:	2101      	movs	r1, #1
 800e31a:	ec59 8b10 	vmov	r8, r9, d0
 800e31e:	4615      	mov	r5, r2
 800e320:	f7ff fd76 	bl	800de10 <_Balloc>
 800e324:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800e328:	4607      	mov	r7, r0
 800e32a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e32e:	bb34      	cbnz	r4, 800e37e <__d2b+0x6c>
 800e330:	9301      	str	r3, [sp, #4]
 800e332:	f1b8 0f00 	cmp.w	r8, #0
 800e336:	d027      	beq.n	800e388 <__d2b+0x76>
 800e338:	a802      	add	r0, sp, #8
 800e33a:	f840 8d08 	str.w	r8, [r0, #-8]!
 800e33e:	f7ff fe0c 	bl	800df5a <__lo0bits>
 800e342:	9900      	ldr	r1, [sp, #0]
 800e344:	b1f0      	cbz	r0, 800e384 <__d2b+0x72>
 800e346:	9a01      	ldr	r2, [sp, #4]
 800e348:	f1c0 0320 	rsb	r3, r0, #32
 800e34c:	fa02 f303 	lsl.w	r3, r2, r3
 800e350:	430b      	orrs	r3, r1
 800e352:	40c2      	lsrs	r2, r0
 800e354:	617b      	str	r3, [r7, #20]
 800e356:	9201      	str	r2, [sp, #4]
 800e358:	9b01      	ldr	r3, [sp, #4]
 800e35a:	61bb      	str	r3, [r7, #24]
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	bf14      	ite	ne
 800e360:	2102      	movne	r1, #2
 800e362:	2101      	moveq	r1, #1
 800e364:	6139      	str	r1, [r7, #16]
 800e366:	b1c4      	cbz	r4, 800e39a <__d2b+0x88>
 800e368:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800e36c:	4404      	add	r4, r0
 800e36e:	6034      	str	r4, [r6, #0]
 800e370:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e374:	6028      	str	r0, [r5, #0]
 800e376:	4638      	mov	r0, r7
 800e378:	b003      	add	sp, #12
 800e37a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e37e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e382:	e7d5      	b.n	800e330 <__d2b+0x1e>
 800e384:	6179      	str	r1, [r7, #20]
 800e386:	e7e7      	b.n	800e358 <__d2b+0x46>
 800e388:	a801      	add	r0, sp, #4
 800e38a:	f7ff fde6 	bl	800df5a <__lo0bits>
 800e38e:	9b01      	ldr	r3, [sp, #4]
 800e390:	617b      	str	r3, [r7, #20]
 800e392:	2101      	movs	r1, #1
 800e394:	6139      	str	r1, [r7, #16]
 800e396:	3020      	adds	r0, #32
 800e398:	e7e5      	b.n	800e366 <__d2b+0x54>
 800e39a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800e39e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e3a2:	6030      	str	r0, [r6, #0]
 800e3a4:	6918      	ldr	r0, [r3, #16]
 800e3a6:	f7ff fdb9 	bl	800df1c <__hi0bits>
 800e3aa:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800e3ae:	e7e1      	b.n	800e374 <__d2b+0x62>

0800e3b0 <_read_r>:
 800e3b0:	b538      	push	{r3, r4, r5, lr}
 800e3b2:	4c07      	ldr	r4, [pc, #28]	; (800e3d0 <_read_r+0x20>)
 800e3b4:	4605      	mov	r5, r0
 800e3b6:	4608      	mov	r0, r1
 800e3b8:	4611      	mov	r1, r2
 800e3ba:	2200      	movs	r2, #0
 800e3bc:	6022      	str	r2, [r4, #0]
 800e3be:	461a      	mov	r2, r3
 800e3c0:	f7fb fd66 	bl	8009e90 <_read>
 800e3c4:	1c43      	adds	r3, r0, #1
 800e3c6:	d102      	bne.n	800e3ce <_read_r+0x1e>
 800e3c8:	6823      	ldr	r3, [r4, #0]
 800e3ca:	b103      	cbz	r3, 800e3ce <_read_r+0x1e>
 800e3cc:	602b      	str	r3, [r5, #0]
 800e3ce:	bd38      	pop	{r3, r4, r5, pc}
 800e3d0:	200018a4 	.word	0x200018a4

0800e3d4 <__ssprint_r>:
 800e3d4:	6893      	ldr	r3, [r2, #8]
 800e3d6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3da:	4681      	mov	r9, r0
 800e3dc:	460c      	mov	r4, r1
 800e3de:	4617      	mov	r7, r2
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d060      	beq.n	800e4a6 <__ssprint_r+0xd2>
 800e3e4:	f04f 0b00 	mov.w	fp, #0
 800e3e8:	f8d2 a000 	ldr.w	sl, [r2]
 800e3ec:	465e      	mov	r6, fp
 800e3ee:	b356      	cbz	r6, 800e446 <__ssprint_r+0x72>
 800e3f0:	68a3      	ldr	r3, [r4, #8]
 800e3f2:	429e      	cmp	r6, r3
 800e3f4:	d344      	bcc.n	800e480 <__ssprint_r+0xac>
 800e3f6:	89a2      	ldrh	r2, [r4, #12]
 800e3f8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e3fc:	d03e      	beq.n	800e47c <__ssprint_r+0xa8>
 800e3fe:	6825      	ldr	r5, [r4, #0]
 800e400:	6921      	ldr	r1, [r4, #16]
 800e402:	eba5 0801 	sub.w	r8, r5, r1
 800e406:	6965      	ldr	r5, [r4, #20]
 800e408:	2302      	movs	r3, #2
 800e40a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e40e:	fb95 f5f3 	sdiv	r5, r5, r3
 800e412:	f108 0301 	add.w	r3, r8, #1
 800e416:	4433      	add	r3, r6
 800e418:	429d      	cmp	r5, r3
 800e41a:	bf38      	it	cc
 800e41c:	461d      	movcc	r5, r3
 800e41e:	0553      	lsls	r3, r2, #21
 800e420:	d546      	bpl.n	800e4b0 <__ssprint_r+0xdc>
 800e422:	4629      	mov	r1, r5
 800e424:	4648      	mov	r0, r9
 800e426:	f7fb fe47 	bl	800a0b8 <_malloc_r>
 800e42a:	b998      	cbnz	r0, 800e454 <__ssprint_r+0x80>
 800e42c:	230c      	movs	r3, #12
 800e42e:	f8c9 3000 	str.w	r3, [r9]
 800e432:	89a3      	ldrh	r3, [r4, #12]
 800e434:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e438:	81a3      	strh	r3, [r4, #12]
 800e43a:	2300      	movs	r3, #0
 800e43c:	60bb      	str	r3, [r7, #8]
 800e43e:	607b      	str	r3, [r7, #4]
 800e440:	f04f 30ff 	mov.w	r0, #4294967295
 800e444:	e031      	b.n	800e4aa <__ssprint_r+0xd6>
 800e446:	f8da b000 	ldr.w	fp, [sl]
 800e44a:	f8da 6004 	ldr.w	r6, [sl, #4]
 800e44e:	f10a 0a08 	add.w	sl, sl, #8
 800e452:	e7cc      	b.n	800e3ee <__ssprint_r+0x1a>
 800e454:	4642      	mov	r2, r8
 800e456:	6921      	ldr	r1, [r4, #16]
 800e458:	9001      	str	r0, [sp, #4]
 800e45a:	f7fc f83b 	bl	800a4d4 <memcpy>
 800e45e:	89a2      	ldrh	r2, [r4, #12]
 800e460:	9b01      	ldr	r3, [sp, #4]
 800e462:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800e466:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800e46a:	81a2      	strh	r2, [r4, #12]
 800e46c:	6123      	str	r3, [r4, #16]
 800e46e:	6165      	str	r5, [r4, #20]
 800e470:	4443      	add	r3, r8
 800e472:	eba5 0508 	sub.w	r5, r5, r8
 800e476:	6023      	str	r3, [r4, #0]
 800e478:	60a5      	str	r5, [r4, #8]
 800e47a:	4633      	mov	r3, r6
 800e47c:	429e      	cmp	r6, r3
 800e47e:	d200      	bcs.n	800e482 <__ssprint_r+0xae>
 800e480:	4633      	mov	r3, r6
 800e482:	461a      	mov	r2, r3
 800e484:	4659      	mov	r1, fp
 800e486:	6820      	ldr	r0, [r4, #0]
 800e488:	9301      	str	r3, [sp, #4]
 800e48a:	f7fd fb09 	bl	800baa0 <memmove>
 800e48e:	68a2      	ldr	r2, [r4, #8]
 800e490:	9b01      	ldr	r3, [sp, #4]
 800e492:	1ad2      	subs	r2, r2, r3
 800e494:	60a2      	str	r2, [r4, #8]
 800e496:	6822      	ldr	r2, [r4, #0]
 800e498:	4413      	add	r3, r2
 800e49a:	6023      	str	r3, [r4, #0]
 800e49c:	68bb      	ldr	r3, [r7, #8]
 800e49e:	1b9e      	subs	r6, r3, r6
 800e4a0:	60be      	str	r6, [r7, #8]
 800e4a2:	2e00      	cmp	r6, #0
 800e4a4:	d1cf      	bne.n	800e446 <__ssprint_r+0x72>
 800e4a6:	2000      	movs	r0, #0
 800e4a8:	6078      	str	r0, [r7, #4]
 800e4aa:	b003      	add	sp, #12
 800e4ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4b0:	462a      	mov	r2, r5
 800e4b2:	4648      	mov	r0, r9
 800e4b4:	f7fd fb0e 	bl	800bad4 <_realloc_r>
 800e4b8:	4603      	mov	r3, r0
 800e4ba:	2800      	cmp	r0, #0
 800e4bc:	d1d6      	bne.n	800e46c <__ssprint_r+0x98>
 800e4be:	6921      	ldr	r1, [r4, #16]
 800e4c0:	4648      	mov	r0, r9
 800e4c2:	f7fd f827 	bl	800b514 <_free_r>
 800e4c6:	e7b1      	b.n	800e42c <__ssprint_r+0x58>

0800e4c8 <_calloc_r>:
 800e4c8:	b510      	push	{r4, lr}
 800e4ca:	4351      	muls	r1, r2
 800e4cc:	f7fb fdf4 	bl	800a0b8 <_malloc_r>
 800e4d0:	4604      	mov	r4, r0
 800e4d2:	b198      	cbz	r0, 800e4fc <_calloc_r+0x34>
 800e4d4:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800e4d8:	f022 0203 	bic.w	r2, r2, #3
 800e4dc:	3a04      	subs	r2, #4
 800e4de:	2a24      	cmp	r2, #36	; 0x24
 800e4e0:	d81b      	bhi.n	800e51a <_calloc_r+0x52>
 800e4e2:	2a13      	cmp	r2, #19
 800e4e4:	d917      	bls.n	800e516 <_calloc_r+0x4e>
 800e4e6:	2100      	movs	r1, #0
 800e4e8:	2a1b      	cmp	r2, #27
 800e4ea:	6001      	str	r1, [r0, #0]
 800e4ec:	6041      	str	r1, [r0, #4]
 800e4ee:	d807      	bhi.n	800e500 <_calloc_r+0x38>
 800e4f0:	f100 0308 	add.w	r3, r0, #8
 800e4f4:	2200      	movs	r2, #0
 800e4f6:	601a      	str	r2, [r3, #0]
 800e4f8:	605a      	str	r2, [r3, #4]
 800e4fa:	609a      	str	r2, [r3, #8]
 800e4fc:	4620      	mov	r0, r4
 800e4fe:	bd10      	pop	{r4, pc}
 800e500:	2a24      	cmp	r2, #36	; 0x24
 800e502:	6081      	str	r1, [r0, #8]
 800e504:	60c1      	str	r1, [r0, #12]
 800e506:	bf11      	iteee	ne
 800e508:	f100 0310 	addne.w	r3, r0, #16
 800e50c:	6101      	streq	r1, [r0, #16]
 800e50e:	f100 0318 	addeq.w	r3, r0, #24
 800e512:	6141      	streq	r1, [r0, #20]
 800e514:	e7ee      	b.n	800e4f4 <_calloc_r+0x2c>
 800e516:	4603      	mov	r3, r0
 800e518:	e7ec      	b.n	800e4f4 <_calloc_r+0x2c>
 800e51a:	2100      	movs	r1, #0
 800e51c:	f7fb ffe5 	bl	800a4ea <memset>
 800e520:	e7ec      	b.n	800e4fc <_calloc_r+0x34>
	...

0800e524 <_init>:
 800e524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e526:	bf00      	nop
 800e528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e52a:	bc08      	pop	{r3}
 800e52c:	469e      	mov	lr, r3
 800e52e:	4770      	bx	lr

0800e530 <_fini>:
 800e530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e532:	bf00      	nop
 800e534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e536:	bc08      	pop	{r3}
 800e538:	469e      	mov	lr, r3
 800e53a:	4770      	bx	lr
