\doxysection{npu\+\_\+set\+\_\+dma0\+\_\+dst\+\_\+t Struct Reference}
\hypertarget{structnpu__set__dma0__dst__t}{}\label{structnpu__set__dma0__dst__t}\index{npu\_set\_dma0\_dst\_t@{npu\_set\_dma0\_dst\_t}}


{\ttfamily \#include $<$ethosu55\+\_\+interface.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__dst__t_aacbffa584c9958049fe6107cb01001c1}{opcode}}\+: 10
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__dst__t_af7f700bc98d4479dbfccc9ed57054e3a}{reserved0}}\+: 4
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__dst__t_a806245366b06d041e511e72f54862176}{control}}\+: 2
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__dst__t_ad1b925a5146dbca30eb93024cd79ee79}{reserved1}}\+: 16
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__dst__t_a738ae40a6817af7585ca62edd9e3e645}{addr}}\+: 32
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__dst__t_aa2162314a6a365edcb2b79bc6162ec36}{addr\+\_\+hi}}\+: 8
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__dst__t_a4aaba1117b54f8ab89222e52b9d481f2}{addr\+\_\+lo}}\+: 32
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\Hypertarget{structnpu__set__dma0__dst__t_a738ae40a6817af7585ca62edd9e3e645}\index{npu\_set\_dma0\_dst\_t@{npu\_set\_dma0\_dst\_t}!addr@{addr}}
\index{addr@{addr}!npu\_set\_dma0\_dst\_t@{npu\_set\_dma0\_dst\_t}}
\doxysubsubsection{\texorpdfstring{addr}{addr}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__dst__t_a738ae40a6817af7585ca62edd9e3e645} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+dst\+\_\+t\+::addr}

\Hypertarget{structnpu__set__dma0__dst__t_aa2162314a6a365edcb2b79bc6162ec36}\index{npu\_set\_dma0\_dst\_t@{npu\_set\_dma0\_dst\_t}!addr\_hi@{addr\_hi}}
\index{addr\_hi@{addr\_hi}!npu\_set\_dma0\_dst\_t@{npu\_set\_dma0\_dst\_t}}
\doxysubsubsection{\texorpdfstring{addr\_hi}{addr\_hi}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__dst__t_aa2162314a6a365edcb2b79bc6162ec36} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+dst\+\_\+t\+::addr\+\_\+hi}

\Hypertarget{structnpu__set__dma0__dst__t_a4aaba1117b54f8ab89222e52b9d481f2}\index{npu\_set\_dma0\_dst\_t@{npu\_set\_dma0\_dst\_t}!addr\_lo@{addr\_lo}}
\index{addr\_lo@{addr\_lo}!npu\_set\_dma0\_dst\_t@{npu\_set\_dma0\_dst\_t}}
\doxysubsubsection{\texorpdfstring{addr\_lo}{addr\_lo}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__dst__t_a4aaba1117b54f8ab89222e52b9d481f2} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+dst\+\_\+t\+::addr\+\_\+lo}

\Hypertarget{structnpu__set__dma0__dst__t_a806245366b06d041e511e72f54862176}\index{npu\_set\_dma0\_dst\_t@{npu\_set\_dma0\_dst\_t}!control@{control}}
\index{control@{control}!npu\_set\_dma0\_dst\_t@{npu\_set\_dma0\_dst\_t}}
\doxysubsubsection{\texorpdfstring{control}{control}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__dst__t_a806245366b06d041e511e72f54862176} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+dst\+\_\+t\+::control}

\Hypertarget{structnpu__set__dma0__dst__t_aacbffa584c9958049fe6107cb01001c1}\index{npu\_set\_dma0\_dst\_t@{npu\_set\_dma0\_dst\_t}!opcode@{opcode}}
\index{opcode@{opcode}!npu\_set\_dma0\_dst\_t@{npu\_set\_dma0\_dst\_t}}
\doxysubsubsection{\texorpdfstring{opcode}{opcode}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__dst__t_aacbffa584c9958049fe6107cb01001c1} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+dst\+\_\+t\+::opcode}

\Hypertarget{structnpu__set__dma0__dst__t_af7f700bc98d4479dbfccc9ed57054e3a}\index{npu\_set\_dma0\_dst\_t@{npu\_set\_dma0\_dst\_t}!reserved0@{reserved0}}
\index{reserved0@{reserved0}!npu\_set\_dma0\_dst\_t@{npu\_set\_dma0\_dst\_t}}
\doxysubsubsection{\texorpdfstring{reserved0}{reserved0}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__dst__t_af7f700bc98d4479dbfccc9ed57054e3a} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+dst\+\_\+t\+::reserved0}

\Hypertarget{structnpu__set__dma0__dst__t_ad1b925a5146dbca30eb93024cd79ee79}\index{npu\_set\_dma0\_dst\_t@{npu\_set\_dma0\_dst\_t}!reserved1@{reserved1}}
\index{reserved1@{reserved1}!npu\_set\_dma0\_dst\_t@{npu\_set\_dma0\_dst\_t}}
\doxysubsubsection{\texorpdfstring{reserved1}{reserved1}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__dst__t_ad1b925a5146dbca30eb93024cd79ee79} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+dst\+\_\+t\+::reserved1}



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Face\+\_\+\+Access\+\_\+inferencing/src/edge-\/impulse-\/sdk/porting/ethos-\/core-\/driver/src/\mbox{\hyperlink{ethosu55__interface_8h}{ethosu55\+\_\+interface.\+h}}\item 
Face\+\_\+\+Access\+\_\+inferencing/src/edge-\/impulse-\/sdk/porting/ethos-\/core-\/driver/src/\mbox{\hyperlink{ethosu65__interface_8h}{ethosu65\+\_\+interface.\+h}}\end{DoxyCompactItemize}
