module data_memory(input logic clk,WE,
						 input logic [31:0] A,WD,
						 output logic [31:0] RD);
	


endmodule
