`include "define.v"
module id(
    input wire              rst,
    input wire[`InstAddrBus]pc_i,
    input wire[`InstBus]    inst_i,//è¾“å…¥åˆ°idé˜¶æ®µçš„instruction

    input wire[`RegBus]     reg1_data_i,//regfileè¯»ç«¯ï¿??1çš„è¾“å‡ºï¿½??
    input wire[`RegBus]     reg2_data_i,//regfileè¯»ç«¯ï¿??2

    output reg              reg1_read_o,//æ˜¯å¦ï¿??è¦è¯»regfileç«¯å£1
    output reg              reg2_read_o,//æ˜¯å¦ï¿??è¦è¯»2
    output reg[`RegAddrBus] reg1_addr_o,//è¯»rs1åœ°å€
    output reg[`RegAddrBus] reg2_addr_o,//è¯»rs2åœ°å€

    output reg[`AluOpBus]   aluop_o,//è¿ç®—å­ç±»ï¿??
    output reg[`AluSelBus]  alusel_o,//è¿ç®—ç±»å‹
    output reg[`RegBus]     reg1_o,//æºæ“ä½œæ•°1
    output reg[`RegBus]     reg2_o,//æºæ“ä½œæ•°2
    output reg[`RegAddrBus] wd_o,//ï¿??è¦å†™çš„å¯„å­˜å™¨åœ°å€
    output reg              wreg_o//è¿™ä¸ªæŒ‡ä»¤æ˜¯å¦ï¿??è¦å†™å¯„å­˜ï¿??
);

wire[5:0] op  = inst_i[31:26];//oriçš„opcode
wire[4:0] op2 = inst_i[10:6];
wire[5:0] op3 = inst_i[5:0];
wire[4:0] op4 = inst_i[20:16];//å¯¹åº”rtçš„åºï¿??

reg[`RegBus] imm;

reg instvalid;

//è¯‘ç 
always @ (*) begin
    aluop_o     <= `EXE_NOP_OP;
    alusel_o    <= `EXE_RES_NOP;
    wreg_o      <= `WriteDisable;
    reg1_read_o <= 1'b0;
    reg2_read_o <= 1'b0;
    imm         <= `ZeroWord;
    instvalid   <= `InstInvalid;

    if(rst == `RstEnable)
    begin 
        wd_o        <= `NOPRegAddr;       
        reg1_addr_o <= `NOPRegAddr;
        reg2_addr_o <= `NOPRegAddr;
    end
    else
    begin     
        wd_o        <= inst_i[15:11];
        reg1_addr_o <= inst_i[25:21];
        reg2_addr_o <= inst_i[20:16];

    case (op)
        `EXE_ORI:
        begin
            wreg_o  <= `WriteEnable;
            aluop_o <= `EXE_OR_OP;
            alusel_o <= `EXE_RES_LOGIC;
            reg1_read_o <= 1'b1;
            reg2_read_o <= 1'b0;
            imm     <= {16'h0, inst_i[15:0]};
            wd_o    <= inst_i[20:16];
            instvalid <= `InstValid;
        end
        default:
        begin
        end
    endcase//end case op
    end//end else
end//end always

//ç¡®å®šæºæ“ä½œæ•°1
always @ (*) 
begin
    if(rst == `RstEnable)
    begin
        reg1_o <= `ZeroWord;
    end
    else if(reg1_read_o == 1'b1)
    begin
        reg1_o <= reg1_data_i;//regfileè¯»ç«¯ï¿??1çš„è¾“å‡ºï¿½??
    end
    else if(reg1_read_o == 1'b0)
    begin
        reg1_o <= imm;//ç«‹å³ï¿??
    end
    else 
    begin
        reg1_o <= `ZeroWord;
    end
end//end always

//ç¡®å®šæºæ“ä½œæ•°2
always @ (*) 
begin
    if(rst == `RstEnable)
    begin
        reg2_o <= `ZeroWord;
    end
    else if(reg2_read_o == 1'b1)
    begin
        reg2_o <= reg2_data_i;//regfileè¯»ç«¯ï¿??2çš„è¾“å‡ºï¿½??
    end
    else if(reg2_read_o == 1'b0)
    begin
        reg2_o <= imm;//ç«‹å³ï¿??
    end
    else 
    begin
        reg1_o <= `ZeroWord;
    end
end//end always

endmodule