// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "09/26/2025 20:42:20"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Coprocessador (
	CLOCK_50,
	KEY,
	SW,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_R,
	VGA_G,
	VGA_B,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[3:0] SW;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \vga_logic_inst|Mult0~36 ;
wire \vga_logic_inst|Mult0~37 ;
wire \vga_logic_inst|Mult0~38 ;
wire \vga_logic_inst|Mult0~39 ;
wire \vga_logic_inst|Mult0~40 ;
wire \vga_logic_inst|Mult0~41 ;
wire \vga_logic_inst|Mult0~42 ;
wire \vga_logic_inst|Mult0~43 ;
wire \vga_logic_inst|Mult0~44 ;
wire \vga_logic_inst|Mult0~45 ;
wire \vga_logic_inst|Mult0~46 ;
wire \vga_logic_inst|Mult0~47 ;
wire \vga_logic_inst|Mult0~48 ;
wire \vga_logic_inst|Mult0~49 ;
wire \vga_logic_inst|Mult0~50 ;
wire \vga_logic_inst|Mult0~51 ;
wire \vga_logic_inst|Mult0~52 ;
wire \vga_logic_inst|Mult0~53 ;
wire \vga_logic_inst|Mult0~54 ;
wire \vga_logic_inst|Mult0~55 ;
wire \vga_logic_inst|Mult0~56 ;
wire \vga_logic_inst|Mult0~57 ;
wire \vga_logic_inst|Mult0~58 ;
wire \vga_logic_inst|Mult0~59 ;
wire \vga_logic_inst|Mult0~60 ;
wire \vga_logic_inst|Mult0~61 ;
wire \vga_logic_inst|Mult0~62 ;
wire \vga_logic_inst|Mult0~63 ;
wire \vga_logic_inst|Mult0~64 ;
wire \vga_logic_inst|Mult0~65 ;
wire \vga_logic_inst|Mult0~66 ;
wire \vga_logic_inst|Mult0~67 ;
wire \vga_logic_inst|Mult0~68 ;
wire \vga_logic_inst|Mult0~69 ;
wire \vga_logic_inst|Mult0~70 ;
wire \vga_logic_inst|Mult0~71 ;
wire \vga_logic_inst|Mult0~657 ;
wire \vga_logic_inst|Mult0~658 ;
wire \vga_logic_inst|Mult0~659 ;
wire \vga_logic_inst|Mult0~660 ;
wire \vga_logic_inst|Mult0~661 ;
wire \vga_logic_inst|Mult0~662 ;
wire \vga_logic_inst|Mult0~663 ;
wire \vga_logic_inst|Mult0~664 ;
wire \vga_logic_inst|Mult0~665 ;
wire \vga_logic_inst|Mult0~666 ;
wire \vga_logic_inst|Mult0~667 ;
wire \vga_logic_inst|Mult0~668 ;
wire \vga_logic_inst|Mult0~669 ;
wire \vga_logic_inst|Mult0~670 ;
wire \vga_logic_inst|Mult0~671 ;
wire \vga_logic_inst|Mult0~672 ;
wire \vga_logic_inst|Mult0~673 ;
wire \vga_logic_inst|Mult0~674 ;
wire \vga_logic_inst|Mult0~675 ;
wire \vga_logic_inst|Mult0~676 ;
wire \vga_logic_inst|Mult0~677 ;
wire \vga_logic_inst|Mult0~678 ;
wire \vga_logic_inst|Mult0~679 ;
wire \vga_logic_inst|Mult0~680 ;
wire \vga_logic_inst|Mult0~349 ;
wire \vga_logic_inst|Mult0~350 ;
wire \vga_logic_inst|Mult0~351 ;
wire \vga_logic_inst|Mult0~352 ;
wire \vga_logic_inst|Mult0~353 ;
wire \vga_logic_inst|Mult0~354 ;
wire \vga_logic_inst|Mult0~355 ;
wire \vga_logic_inst|Mult0~356 ;
wire \vga_logic_inst|Mult0~357 ;
wire \vga_logic_inst|Mult0~358 ;
wire \vga_logic_inst|Mult0~359 ;
wire \vga_logic_inst|Mult0~360 ;
wire \vga_logic_inst|Mult0~361 ;
wire \vga_logic_inst|Mult0~362 ;
wire \vga_logic_inst|Mult0~363 ;
wire \vga_logic_inst|Mult0~364 ;
wire \vga_logic_inst|Mult0~365 ;
wire \vga_logic_inst|Mult0~366 ;
wire \vga_logic_inst|Mult0~367 ;
wire \vga_logic_inst|Mult0~368 ;
wire \vga_logic_inst|Mult0~369 ;
wire \vga_logic_inst|Mult0~370 ;
wire \vga_logic_inst|Mult0~371 ;
wire \vga_logic_inst|Mult0~372 ;
wire \vga_logic_inst|Mult0~373 ;
wire \vga_logic_inst|Mult0~374 ;
wire \vga_logic_inst|Mult0~375 ;
wire \vga_logic_inst|Mult0~376 ;
wire \vga_logic_inst|Mult0~377 ;
wire \vga_logic_inst|Mult0~378 ;
wire \vga_logic_inst|Mult0~379 ;
wire \vga_logic_inst|Mult0~380 ;
wire \vga_logic_inst|Mult0~381 ;
wire \vga_logic_inst|Mult0~382 ;
wire \vga_logic_inst|Mult0~383 ;
wire \vga_logic_inst|Mult0~384 ;
wire \vga_logic_inst|Mult0~385 ;
wire \vga_logic_inst|Mult0~386 ;
wire \vga_logic_inst|Mult0~387 ;
wire \processor|Mult0~8 ;
wire \processor|Mult0~9 ;
wire \processor|Mult0~10 ;
wire \processor|Mult0~11 ;
wire \processor|Mult0~12 ;
wire \processor|Mult0~13 ;
wire \processor|Mult0~14 ;
wire \processor|Mult0~15 ;
wire \processor|Mult0~16 ;
wire \processor|Mult0~17 ;
wire \processor|Mult0~18 ;
wire \processor|Mult0~19 ;
wire \processor|Mult0~20 ;
wire \processor|Mult0~21 ;
wire \processor|Mult0~22 ;
wire \processor|Mult0~23 ;
wire \processor|Mult0~24 ;
wire \processor|Mult0~25 ;
wire \processor|Mult0~26 ;
wire \processor|Mult0~27 ;
wire \processor|Mult0~28 ;
wire \processor|Mult0~29 ;
wire \processor|Mult0~30 ;
wire \processor|Mult0~31 ;
wire \processor|Mult0~32 ;
wire \processor|Mult0~33 ;
wire \processor|Mult0~34 ;
wire \processor|Mult0~35 ;
wire \processor|Mult0~36 ;
wire \processor|Mult0~37 ;
wire \processor|Mult0~38 ;
wire \processor|Mult0~39 ;
wire \processor|Mult0~40 ;
wire \processor|Mult0~41 ;
wire \processor|Mult0~42 ;
wire \processor|Mult0~43 ;
wire \processor|Mult0~44 ;
wire \processor|Mult0~45 ;
wire \processor|Mult0~46 ;
wire \processor|Mult0~47 ;
wire \processor|Mult0~48 ;
wire \processor|Mult0~49 ;
wire \processor|Mult0~50 ;
wire \processor|Mult0~51 ;
wire \processor|Mult0~52 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \clk_div_reg~0_combout ;
wire \clk_div_reg~q ;
wire \the_vga_driver|Add0~33_sumout ;
wire \the_vga_driver|Add0~10 ;
wire \the_vga_driver|Add0~5_sumout ;
wire \the_vga_driver|Add0~6 ;
wire \the_vga_driver|Add0~29_sumout ;
wire \the_vga_driver|Add0~30 ;
wire \the_vga_driver|Add0~25_sumout ;
wire \the_vga_driver|Add0~26 ;
wire \the_vga_driver|Add0~1_sumout ;
wire \the_vga_driver|Equal1~0_combout ;
wire \the_vga_driver|Equal0~0_combout ;
wire \the_vga_driver|Equal1~1_combout ;
wire \KEY[0]~input_o ;
wire \the_vga_driver|Equal0~1_combout ;
wire \the_vga_driver|Equal0~2_combout ;
wire \the_vga_driver|h_state~20_combout ;
wire \the_vga_driver|h_state.H_ACTIVE_STATE~q ;
wire \the_vga_driver|h_state~21_combout ;
wire \the_vga_driver|h_state.H_FRONT_STATE~q ;
wire \the_vga_driver|Equal2~0_combout ;
wire \the_vga_driver|h_state~19_combout ;
wire \the_vga_driver|h_state.H_PULSE_STATE~q ;
wire \the_vga_driver|h_state~17_combout ;
wire \the_vga_driver|h_counter[7]~3_combout ;
wire \the_vga_driver|h_counter[7]~1_combout ;
wire \the_vga_driver|h_counter[7]~2_combout ;
wire \the_vga_driver|Add0~34 ;
wire \the_vga_driver|Add0~37_sumout ;
wire \the_vga_driver|Add0~38 ;
wire \the_vga_driver|Add0~21_sumout ;
wire \the_vga_driver|Add0~22 ;
wire \the_vga_driver|Add0~17_sumout ;
wire \the_vga_driver|Add0~18 ;
wire \the_vga_driver|Add0~13_sumout ;
wire \the_vga_driver|Add0~14 ;
wire \the_vga_driver|Add0~9_sumout ;
wire \the_vga_driver|Equal3~0_combout ;
wire \the_vga_driver|h_state~18_combout ;
wire \the_vga_driver|h_state.H_BACK_STATE~q ;
wire \the_vga_driver|hysnc_reg~0_combout ;
wire \the_vga_driver|hysnc_reg~q ;
wire \the_vga_driver|line_done~0_combout ;
wire \the_vga_driver|line_done~q ;
wire \the_vga_driver|Add1~29_sumout ;
wire \the_vga_driver|Add1~18 ;
wire \the_vga_driver|Add1~13_sumout ;
wire \the_vga_driver|v_counter[5]~4_combout ;
wire \the_vga_driver|Add1~14 ;
wire \the_vga_driver|Add1~9_sumout ;
wire \the_vga_driver|Add1~10 ;
wire \the_vga_driver|Add1~5_sumout ;
wire \the_vga_driver|Add1~6 ;
wire \the_vga_driver|Add1~1_sumout ;
wire \the_vga_driver|Add1~2 ;
wire \the_vga_driver|Add1~37_sumout ;
wire \the_vga_driver|Add1~38 ;
wire \the_vga_driver|Add1~33_sumout ;
wire \the_vga_driver|Equal5~0_combout ;
wire \the_vga_driver|Equal6~1_combout ;
wire \the_vga_driver|Equal5~1_combout ;
wire \the_vga_driver|Equal6~0_combout ;
wire \the_vga_driver|Equal6~2_combout ;
wire \the_vga_driver|v_state~20_combout ;
wire \the_vga_driver|v_state.V_FRONT_STATE~q ;
wire \the_vga_driver|v_counter[5]~2_combout ;
wire \the_vga_driver|Equal7~0_combout ;
wire \the_vga_driver|v_state~18_combout ;
wire \the_vga_driver|v_state.V_PULSE_STATE~q ;
wire \the_vga_driver|Equal8~0_combout ;
wire \the_vga_driver|Equal8~1_combout ;
wire \the_vga_driver|v_state~17_combout ;
wire \the_vga_driver|v_state.V_BACK_STATE~q ;
wire \the_vga_driver|v_counter[5]~3_combout ;
wire \the_vga_driver|Add1~30 ;
wire \the_vga_driver|Add1~25_sumout ;
wire \the_vga_driver|Add1~26 ;
wire \the_vga_driver|Add1~21_sumout ;
wire \the_vga_driver|Add1~22 ;
wire \the_vga_driver|Add1~17_sumout ;
wire \the_vga_driver|v_counter[5]~1_combout ;
wire \the_vga_driver|v_state~19_combout ;
wire \the_vga_driver|v_state.V_ACTIVE_STATE~q ;
wire \the_vga_driver|vsync_reg~0_combout ;
wire \the_vga_driver|vsync_reg~q ;
wire \the_vga_driver|blank~combout ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[3]~input_o ;
wire \sw_sync_r1[3]~feeder_combout ;
wire \SW[2]~input_o ;
wire \SW[0]~input_o ;
wire \algorithm_select[1]~0_combout ;
wire \KEY[1]~input_o ;
wire \prev_return~0_combout ;
wire \prev_return~q ;
wire \return_pulse~combout ;
wire \prev_zoom_out~0_combout ;
wire \prev_zoom_out~q ;
wire \main_fsm|start_condition~2_combout ;
wire \main_fsm|prev_zoom_level~0_combout ;
wire \KEY[2]~input_o ;
wire \prev_zoom_in~0_combout ;
wire \prev_zoom_in~q ;
wire \main_fsm|Add0~0_combout ;
wire \main_fsm|zoom_level[2]~2_combout ;
wire \main_fsm|start_condition~3_combout ;
wire \main_fsm|prev_zoom_level[0]~1_combout ;
wire \main_fsm|prev_zoom_level[0]~2_combout ;
wire \main_fsm|start_condition~0_combout ;
wire \main_fsm|zoom_level[0]~1_combout ;
wire \main_fsm|zoom_level~0_combout ;
wire \processor|pixel_out_to_ram[7]~1_combout ;
wire \main_fsm|start_condition~1_combout ;
wire \scrolling_display|text_data[19][5]~0_combout ;
wire \processor|done~DUPLICATE_q ;
wire \main_fsm|current_state~0_combout ;
wire \main_fsm|current_state~q ;
wire \processor|Decoder0~2_combout ;
wire \processor|Add2~25_sumout ;
wire \processor|IMG_HEIGHT_OUT[1]~0_combout ;
wire \processor|IMG_HEIGHT_OUT[3]~1_combout ;
wire \processor|IMG_HEIGHT_OUT[5]~2_combout ;
wire \processor|IMG_HEIGHT_OUT[6]~3_combout ;
wire \processor|IMG_HEIGHT_OUT[7]~4_combout ;
wire \processor|IMG_HEIGHT_OUT[9]~5_combout ;
wire \processor|IMG_WIDTH_OUT[4]~0_combout ;
wire \processor|IMG_WIDTH_OUT[3]~1_combout ;
wire \processor|IMG_WIDTH_OUT[6]~2_combout ;
wire \processor|IMG_WIDTH_OUT[7]~3_combout ;
wire \processor|IMG_WIDTH_OUT[8]~4_combout ;
wire \processor|IMG_WIDTH_OUT[9]~5_combout ;
wire \processor|Add1~26 ;
wire \processor|Add1~22 ;
wire \processor|Add1~18 ;
wire \processor|Add1~34 ;
wire \processor|Add1~30 ;
wire \processor|Add1~46 ;
wire \processor|Add1~42 ;
wire \processor|Add1~38 ;
wire \processor|Add1~14 ;
wire \processor|Add1~10 ;
wire \processor|Add1~6 ;
wire \processor|Add1~2 ;
wire \processor|Add1~58 ;
wire \processor|Add1~53_sumout ;
wire \processor|Add1~57_sumout ;
wire \processor|Add1~54 ;
wire \processor|Add1~49_sumout ;
wire \processor|LessThan0~8_combout ;
wire \processor|Add2~22 ;
wire \processor|Add2~13_sumout ;
wire \processor|Add0~0_combout ;
wire \processor|Decoder0~0_combout ;
wire \processor|write_ptr[3]~1_combout ;
wire \processor|Add1~50 ;
wire \processor|Add1~74 ;
wire \processor|Add1~70 ;
wire \processor|Add1~65_sumout ;
wire \processor|Add1~66 ;
wire \processor|Add1~62 ;
wire \processor|Add1~77_sumout ;
wire \processor|Add1~69_sumout ;
wire \processor|LessThan0~20_combout ;
wire \processor|Add1~61_sumout ;
wire \processor|LessThan0~21_combout ;
wire \processor|Add1~73_sumout ;
wire \processor|LessThan0~14_combout ;
wire \processor|LessThan0~10_combout ;
wire \processor|LessThan0~19_combout ;
wire \processor|Add1~5_sumout ;
wire \processor|Add1~9_sumout ;
wire \processor|Add1~1_sumout ;
wire \processor|LessThan0~0_combout ;
wire \processor|Add1~13_sumout ;
wire \processor|LessThan0~6_combout ;
wire \processor|Add1~29_sumout ;
wire \processor|Add1~33_sumout ;
wire \processor|LessThan0~2_combout ;
wire \processor|LessThan0~3_combout ;
wire \processor|Add1~17_sumout ;
wire \processor|Add1~25_sumout ;
wire \processor|Add1~21_sumout ;
wire \processor|LessThan0~1_combout ;
wire \processor|Add1~37_sumout ;
wire \processor|Add1~41_sumout ;
wire \processor|Add1~45_sumout ;
wire \processor|LessThan0~4_combout ;
wire \processor|LessThan0~5_combout ;
wire \processor|LessThan0~17_combout ;
wire \processor|LessThan0~7_combout ;
wire \processor|LessThan0~18_combout ;
wire \processor|write_ptr[3]~0_combout ;
wire \processor|write_ptr[0]~DUPLICATE_q ;
wire \processor|Add2~26 ;
wire \processor|Add2~29_sumout ;
wire \processor|Add2~30 ;
wire \processor|Add2~33_sumout ;
wire \processor|Add2~34 ;
wire \processor|Add2~37_sumout ;
wire \processor|Add2~38 ;
wire \processor|Add2~41_sumout ;
wire \processor|Add2~42 ;
wire \processor|Add2~45_sumout ;
wire \processor|Add2~46 ;
wire \processor|Add2~49_sumout ;
wire \processor|Add2~50 ;
wire \processor|Add2~53_sumout ;
wire \processor|Add2~54 ;
wire \processor|Add2~57_sumout ;
wire \processor|Add2~58 ;
wire \processor|Add2~61_sumout ;
wire \processor|Add2~62 ;
wire \processor|Add2~65_sumout ;
wire \processor|Add2~66 ;
wire \processor|Add2~69_sumout ;
wire \processor|Add2~70 ;
wire \processor|Add2~73_sumout ;
wire \processor|Add2~74 ;
wire \processor|Add2~9_sumout ;
wire \processor|Add2~10 ;
wire \processor|Add2~1_sumout ;
wire \processor|Add2~2 ;
wire \processor|Add2~5_sumout ;
wire \processor|Add2~6 ;
wire \processor|Add2~17_sumout ;
wire \processor|Add2~18 ;
wire \processor|Add2~21_sumout ;
wire \processor|LessThan0~11_combout ;
wire \processor|LessThan0~12_combout ;
wire \processor|LessThan0~15_combout ;
wire \processor|LessThan0~13_combout ;
wire \processor|LessThan0~16_combout ;
wire \processor|LessThan0~22_combout ;
wire \processor|LessThan0~23_combout ;
wire \processor|LessThan0~9_combout ;
wire \processor|done~0_combout ;
wire \processor|done~q ;
wire \main_fsm|processing_has_run_once~0_combout ;
wire \main_fsm|processing_has_run_once~q ;
wire \vga_logic_inst|Equal1~0_combout ;
wire \vga_logic_inst|Equal0~0_combout ;
wire \vga_logic_inst|Equal2~0_combout ;
wire \vga_logic_inst|Add1~4_combout ;
wire \vga_logic_inst|Add1~3_combout ;
wire \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ;
wire \vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout ;
wire \vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ;
wire \vga_logic_inst|IMG_HEIGHT_OUT[5]~3_combout ;
wire \vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ;
wire \vga_logic_inst|Add3~38_cout ;
wire \vga_logic_inst|Add3~34_cout ;
wire \vga_logic_inst|Add3~30_cout ;
wire \vga_logic_inst|Add3~26_cout ;
wire \vga_logic_inst|Add3~22_cout ;
wire \vga_logic_inst|Add3~10 ;
wire \vga_logic_inst|Add3~5_sumout ;
wire \vga_logic_inst|Add1~0_combout ;
wire \vga_logic_inst|Add3~6 ;
wire \vga_logic_inst|Add3~1_sumout ;
wire \vga_logic_inst|LessThan3~8_combout ;
wire \vga_logic_inst|Add3~2 ;
wire \vga_logic_inst|Add3~18 ;
wire \vga_logic_inst|Add3~13_sumout ;
wire \vga_logic_inst|Add3~17_sumout ;
wire \vga_logic_inst|LessThan3~10_combout ;
wire \vga_logic_inst|LessThan3~0_combout ;
wire \the_vga_driver|next_y[2]~5_combout ;
wire \the_vga_driver|next_y[3]~4_combout ;
wire \the_vga_driver|next_y[4]~3_combout ;
wire \vga_logic_inst|LessThan3~6_combout ;
wire \vga_logic_inst|Add3~9_sumout ;
wire \the_vga_driver|next_y[5]~1_combout ;
wire \vga_logic_inst|LessThan3~1_combout ;
wire \vga_logic_inst|LessThan3~3_combout ;
wire \the_vga_driver|next_y[1]~2_combout ;
wire \vga_logic_inst|LessThan3~2_combout ;
wire \vga_logic_inst|LessThan3~4_combout ;
wire \vga_logic_inst|LessThan3~5_combout ;
wire \the_vga_driver|next_y[6]~0_combout ;
wire \vga_logic_inst|LessThan3~7_combout ;
wire \vga_logic_inst|LessThan3~9_combout ;
wire \vga_logic_inst|LessThan3~11_combout ;
wire \vga_logic_inst|Add1~1_combout ;
wire \vga_logic_inst|LessThan2~5_combout ;
wire \the_vga_driver|next_y[7]~6_combout ;
wire \vga_logic_inst|Add0~22 ;
wire \vga_logic_inst|Add0~18 ;
wire \vga_logic_inst|Add0~14 ;
wire \vga_logic_inst|Add0~10 ;
wire \vga_logic_inst|Add0~6 ;
wire \vga_logic_inst|Add0~30 ;
wire \vga_logic_inst|Add0~26 ;
wire \vga_logic_inst|Add0~1_sumout ;
wire \vga_logic_inst|LessThan0~1_combout ;
wire \vga_logic_inst|LessThan2~6_combout ;
wire \vga_logic_inst|Add1~2_combout ;
wire \vga_logic_inst|LessThan2~0_combout ;
wire \vga_display_zoom_level[2]~2_combout ;
wire \vga_display_zoom_level[1]~0_combout ;
wire \vga_display_zoom_level[0]~1_combout ;
wire \vga_logic_inst|LessThan2~2_combout ;
wire \vga_logic_inst|LessThan2~1_combout ;
wire \vga_logic_inst|LessThan2~3_combout ;
wire \vga_logic_inst|LessThan2~4_combout ;
wire \vga_logic_inst|is_image_area~6_combout ;
wire \vga_logic_inst|Add0~25_sumout ;
wire \vga_logic_inst|Add0~29_sumout ;
wire \vga_logic_inst|Add0~5_sumout ;
wire \vga_logic_inst|Add0~9_sumout ;
wire \vga_logic_inst|Add0~13_sumout ;
wire \vga_logic_inst|Add0~17_sumout ;
wire \vga_logic_inst|Add0~21_sumout ;
wire \vga_logic_inst|Add5~46_cout ;
wire \vga_logic_inst|Add5~42_cout ;
wire \vga_logic_inst|Add5~38_cout ;
wire \vga_logic_inst|Add5~6 ;
wire \vga_logic_inst|Add5~10 ;
wire \vga_logic_inst|Add5~14 ;
wire \vga_logic_inst|Add5~18 ;
wire \vga_logic_inst|Add5~22 ;
wire \vga_logic_inst|Add5~26 ;
wire \vga_logic_inst|Add5~30 ;
wire \vga_logic_inst|Add5~34 ;
wire \vga_logic_inst|Add5~1_sumout ;
wire \vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout ;
wire \vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout ;
wire \vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout ;
wire \vga_logic_inst|Equal0~1_combout ;
wire \the_vga_driver|next_y[0]~7_combout ;
wire \vga_logic_inst|Add4~46_cout ;
wire \vga_logic_inst|Add4~1_sumout ;
wire \vga_logic_inst|Add4~2 ;
wire \vga_logic_inst|Add4~5_sumout ;
wire \vga_logic_inst|Add4~6 ;
wire \vga_logic_inst|Add4~9_sumout ;
wire \vga_logic_inst|Add4~10 ;
wire \vga_logic_inst|Add4~13_sumout ;
wire \vga_logic_inst|Add4~14 ;
wire \vga_logic_inst|Add4~17_sumout ;
wire \vga_logic_inst|Add4~18 ;
wire \vga_logic_inst|Add4~21_sumout ;
wire \vga_logic_inst|Add4~22 ;
wire \vga_logic_inst|Add4~25_sumout ;
wire \vga_logic_inst|Add4~26 ;
wire \vga_logic_inst|Add4~29_sumout ;
wire \vga_logic_inst|Add4~30 ;
wire \vga_logic_inst|Add4~33_sumout ;
wire \vga_logic_inst|Add4~34 ;
wire \vga_logic_inst|Add4~37_sumout ;
wire \vga_logic_inst|Add4~38 ;
wire \vga_logic_inst|Add4~41_sumout ;
wire \vga_logic_inst|Mult0~22 ;
wire \vga_logic_inst|Mult0~21 ;
wire \vga_logic_inst|Mult0~20 ;
wire \vga_logic_inst|Mult0~19 ;
wire \vga_logic_inst|Mult0~18 ;
wire \vga_logic_inst|Add5~33_sumout ;
wire \vga_logic_inst|Mult0~17 ;
wire \vga_logic_inst|Add5~29_sumout ;
wire \vga_logic_inst|Mult0~16 ;
wire \vga_logic_inst|Add5~25_sumout ;
wire \vga_logic_inst|Mult0~15 ;
wire \vga_logic_inst|Add5~21_sumout ;
wire \vga_logic_inst|Mult0~14 ;
wire \vga_logic_inst|Add5~17_sumout ;
wire \vga_logic_inst|Mult0~13 ;
wire \vga_logic_inst|Add5~13_sumout ;
wire \vga_logic_inst|Mult0~12 ;
wire \vga_logic_inst|Add5~9_sumout ;
wire \vga_logic_inst|Mult0~11 ;
wire \vga_logic_inst|Add5~5_sumout ;
wire \vga_logic_inst|Mult0~10 ;
wire \vga_logic_inst|Mult0~9 ;
wire \vga_logic_inst|Mult0~8_resulta ;
wire \vga_logic_inst|Add6~10 ;
wire \vga_logic_inst|Add6~14 ;
wire \vga_logic_inst|Add6~18 ;
wire \vga_logic_inst|Add6~22 ;
wire \vga_logic_inst|Add6~26 ;
wire \vga_logic_inst|Add6~30 ;
wire \vga_logic_inst|Add6~34 ;
wire \vga_logic_inst|Add6~38 ;
wire \vga_logic_inst|Add6~42 ;
wire \vga_logic_inst|Add6~46 ;
wire \vga_logic_inst|Add6~50 ;
wire \vga_logic_inst|Add6~54 ;
wire \vga_logic_inst|Add6~58 ;
wire \vga_logic_inst|Add6~2 ;
wire \vga_logic_inst|Add6~5_sumout ;
wire \vga_logic_inst|is_image_area~4_combout ;
wire \vga_logic_inst|is_image_area~3_combout ;
wire \vga_logic_inst|LessThan0~0_combout ;
wire \vga_logic_inst|is_image_area~0_combout ;
wire \vga_logic_inst|is_image_area~11_combout ;
wire \vga_logic_inst|is_image_area~2_combout ;
wire \vga_logic_inst|is_image_area~12_combout ;
wire \vga_logic_inst|is_image_area~1_combout ;
wire \vga_logic_inst|is_image_area~5_combout ;
wire \the_vga_driver|next_x[8]~1_combout ;
wire \the_vga_driver|next_x[9]~0_combout ;
wire \vga_logic_inst|Add2~26_cout ;
wire \vga_logic_inst|Add2~22_cout ;
wire \vga_logic_inst|Add2~18_cout ;
wire \vga_logic_inst|Add2~14_cout ;
wire \vga_logic_inst|Add2~10 ;
wire \vga_logic_inst|Add2~5_sumout ;
wire \vga_logic_inst|Add2~6 ;
wire \vga_logic_inst|Add2~1_sumout ;
wire \vga_logic_inst|LessThan1~0_combout ;
wire \vga_logic_inst|LessThan1~11_combout ;
wire \vga_logic_inst|LessThan1~2_combout ;
wire \vga_logic_inst|Add2~9_sumout ;
wire \vga_logic_inst|LessThan1~12_combout ;
wire \vga_logic_inst|LessThan1~1_combout ;
wire \vga_logic_inst|LessThan1~3_combout ;
wire \vga_logic_inst|LessThan1~4_combout ;
wire \vga_logic_inst|read_addr[14]~17_combout ;
wire \vga_logic_inst|Add6~1_sumout ;
wire \vga_logic_inst|read_addr[13]~13_combout ;
wire \the_vga_driver|red_reg~0_combout ;
wire \the_vga_driver|red_reg~1_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w[2]~0_combout ;
wire \vga_logic_inst|Add6~9_sumout ;
wire \vga_logic_inst|read_addr[0]~0_combout ;
wire \vga_logic_inst|Add6~13_sumout ;
wire \vga_logic_inst|read_addr[1]~1_combout ;
wire \vga_logic_inst|Add6~17_sumout ;
wire \vga_logic_inst|read_addr[2]~2_combout ;
wire \vga_logic_inst|Add6~21_sumout ;
wire \vga_logic_inst|read_addr[3]~3_combout ;
wire \vga_logic_inst|Add6~25_sumout ;
wire \vga_logic_inst|read_addr[4]~4_combout ;
wire \vga_logic_inst|Add6~29_sumout ;
wire \vga_logic_inst|read_addr[5]~5_combout ;
wire \vga_logic_inst|Add6~33_sumout ;
wire \vga_logic_inst|read_addr[6]~6_combout ;
wire \vga_logic_inst|Add6~37_sumout ;
wire \vga_logic_inst|read_addr[7]~7_combout ;
wire \vga_logic_inst|Add6~41_sumout ;
wire \vga_logic_inst|read_addr[8]~8_combout ;
wire \vga_logic_inst|Add6~45_sumout ;
wire \vga_logic_inst|read_addr[9]~9_combout ;
wire \vga_logic_inst|Add6~49_sumout ;
wire \vga_logic_inst|read_addr[10]~10_combout ;
wire \vga_logic_inst|Add6~53_sumout ;
wire \vga_logic_inst|read_addr[11]~11_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \vga_logic_inst|Add6~57_sumout ;
wire \vga_logic_inst|read_addr[12]~12_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \vga_logic_inst|is_image_area~9_combout ;
wire \vga_logic_inst|LessThan1~10_combout ;
wire \the_vga_driver|next_x[7]~2_combout ;
wire \vga_logic_inst|LessThan1~9_combout ;
wire \vga_logic_inst|is_image_area~10_combout ;
wire \vga_logic_inst|Mult0~26 ;
wire \vga_logic_inst|Mult0~27 ;
wire \vga_logic_inst|Mult0~28 ;
wire \vga_logic_inst|Mult0~29 ;
wire \vga_logic_inst|Mult0~30 ;
wire \vga_logic_inst|Mult0~31 ;
wire \vga_logic_inst|Mult0~32 ;
wire \vga_logic_inst|Mult0~33 ;
wire \vga_logic_inst|Mult0~34 ;
wire \vga_logic_inst|Mult0~35 ;
wire \vga_logic_inst|Mult0~mult_hlmac_resulta ;
wire \vga_logic_inst|Mult0~25 ;
wire \vga_logic_inst|Mult0~24 ;
wire \vga_logic_inst|Mult0~23 ;
wire \vga_logic_inst|Add6~6 ;
wire \vga_logic_inst|Add6~74 ;
wire \vga_logic_inst|Add6~66 ;
wire \vga_logic_inst|Add6~70 ;
wire \vga_logic_inst|Add6~61_sumout ;
wire \vga_logic_inst|read_addr[18]~16_combout ;
wire \vga_logic_inst|Add6~69_sumout ;
wire \vga_logic_inst|read_addr[17]~14_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout ;
wire \vga_logic_inst|Add6~65_sumout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout ;
wire \vga_logic_inst|is_image_area~8_combout ;
wire \vga_logic_inst|Add6~73_sumout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ;
wire \processor|Add4~29_sumout ;
wire \processor|Add3~30 ;
wire \processor|Add3~34 ;
wire \processor|Add3~14 ;
wire \processor|Add3~2 ;
wire \processor|Add3~6 ;
wire \processor|Add3~10 ;
wire \processor|Add3~17_sumout ;
wire \processor|Add5~5_sumout ;
wire \processor|Add3~18 ;
wire \processor|Add3~22 ;
wire \processor|Add3~25_sumout ;
wire \processor|Add3~13_sumout ;
wire \processor|Equal1~1_combout ;
wire \processor|Add5~38 ;
wire \processor|Add5~33_sumout ;
wire \processor|Add3~29_sumout ;
wire \processor|Add3~33_sumout ;
wire \processor|x_out_count[0]~DUPLICATE_q ;
wire \processor|Equal1~3_combout ;
wire \processor|Equal1~2_combout ;
wire \processor|Add3~21_sumout ;
wire \processor|Equal1~4_combout ;
wire \processor|x_out_count[7]~DUPLICATE_q ;
wire \processor|Add3~1_sumout ;
wire \processor|Add3~9_sumout ;
wire \processor|Add3~5_sumout ;
wire \processor|Equal1~0_combout ;
wire \processor|x_out_count[2]~0_combout ;
wire \processor|Add5~6 ;
wire \processor|Add5~13_sumout ;
wire \processor|Add5~14 ;
wire \processor|Add5~1_sumout ;
wire \processor|Add5~2 ;
wire \processor|Add5~9_sumout ;
wire \processor|Add5~10 ;
wire \processor|Add5~17_sumout ;
wire \processor|Add5~18 ;
wire \processor|Add5~21_sumout ;
wire \processor|Add5~22 ;
wire \processor|Add5~25_sumout ;
wire \processor|Add5~26 ;
wire \processor|Add5~29_sumout ;
wire \processor|Add5~30 ;
wire \processor|Add5~37_sumout ;
wire \processor|Equal1~5_combout ;
wire \processor|Equal1~6_combout ;
wire \processor|y_out_count[8]~0_combout ;
wire \processor|Add4~30 ;
wire \processor|Add4~37_sumout ;
wire \processor|y_out_count[1]~DUPLICATE_q ;
wire \processor|Add4~38 ;
wire \processor|Add4~33_sumout ;
wire \processor|Add4~34 ;
wire \processor|Add4~25_sumout ;
wire \processor|Add4~26 ;
wire \processor|Add4~5_sumout ;
wire \processor|Add4~6 ;
wire \processor|Add4~13_sumout ;
wire \processor|Add4~14 ;
wire \processor|Add4~1_sumout ;
wire \processor|Add4~2 ;
wire \processor|Add4~9_sumout ;
wire \processor|Add4~10 ;
wire \processor|Add4~17_sumout ;
wire \processor|Add4~18 ;
wire \processor|Add4~21_sumout ;
wire \processor|u_nn|ShiftRight1~0_combout ;
wire \processor|u_nn|ShiftRight1~1_combout ;
wire \processor|u_nn|ShiftRight1~2_combout ;
wire \processor|y_out_count[5]~DUPLICATE_q ;
wire \processor|u_nn|ShiftRight1~8_combout ;
wire \processor|u_nn|ShiftRight1~7_combout ;
wire \processor|u_nn|ShiftRight1~6_combout ;
wire \processor|y_out_count[3]~DUPLICATE_q ;
wire \processor|y_out_count[2]~DUPLICATE_q ;
wire \processor|u_nn|ShiftRight1~5_combout ;
wire \processor|u_nn|ShiftRight0~3_combout ;
wire \processor|u_nn|ShiftRight1~4_combout ;
wire \processor|u_nn|ShiftRight1~3_combout ;
wire \processor|u_nn|ShiftRight0~2_combout ;
wire \processor|u_nn|ShiftRight0~1_combout ;
wire \processor|u_nn|ShiftRight0~0_combout ;
wire \processor|u_pr|Add2~10 ;
wire \processor|u_pr|Add2~11 ;
wire \processor|u_pr|Add2~14 ;
wire \processor|u_pr|Add2~15 ;
wire \processor|u_pr|Add2~18 ;
wire \processor|u_pr|Add2~19 ;
wire \processor|u_pr|Add2~22 ;
wire \processor|u_pr|Add2~23 ;
wire \processor|u_pr|Add2~26 ;
wire \processor|u_pr|Add2~27 ;
wire \processor|u_pr|Add2~30 ;
wire \processor|u_pr|Add2~31 ;
wire \processor|u_pr|Add2~34 ;
wire \processor|u_pr|Add2~35 ;
wire \processor|u_pr|Add2~38 ;
wire \processor|u_pr|Add2~39 ;
wire \processor|u_pr|Add2~6 ;
wire \processor|u_pr|Add2~7 ;
wire \processor|u_pr|Add2~1_sumout ;
wire \algorithm_select[0]~1_combout ;
wire \processor|u_ba|ShiftLeft1~0_combout ;
wire \processor|u_ba|ShiftLeft1~1_combout ;
wire \processor|y_out_count[6]~DUPLICATE_q ;
wire \processor|u_ba|ShiftLeft1~2_combout ;
wire \processor|u_ba|ShiftLeft1~8_combout ;
wire \processor|u_ba|ShiftLeft1~7_combout ;
wire \processor|u_ba|ShiftLeft1~6_combout ;
wire \processor|u_ba|ShiftLeft1~4_combout ;
wire \processor|u_ba|ShiftLeft0~8_combout ;
wire \processor|u_ba|ShiftLeft1~3_combout ;
wire \processor|u_ba|ShiftLeft0~7_combout ;
wire \processor|u_ba|ShiftLeft1~5_combout ;
wire \processor|x_out_count[3]~DUPLICATE_q ;
wire \processor|u_ba|ShiftLeft0~6_combout ;
wire \processor|x_out_count[2]~DUPLICATE_q ;
wire \processor|u_ba|ShiftLeft0~5_combout ;
wire \processor|u_dec|Add2~10 ;
wire \processor|u_dec|Add2~11 ;
wire \processor|u_dec|Add2~14 ;
wire \processor|u_dec|Add2~15 ;
wire \processor|u_dec|Add2~18 ;
wire \processor|u_dec|Add2~19 ;
wire \processor|u_dec|Add2~22 ;
wire \processor|u_dec|Add2~23 ;
wire \processor|u_dec|Add2~26 ;
wire \processor|u_dec|Add2~27 ;
wire \processor|u_dec|Add2~30 ;
wire \processor|u_dec|Add2~31 ;
wire \processor|u_dec|Add2~34 ;
wire \processor|u_dec|Add2~35 ;
wire \processor|u_dec|Add2~38 ;
wire \processor|u_dec|Add2~39 ;
wire \processor|u_dec|Add2~6 ;
wire \processor|u_dec|Add2~7 ;
wire \processor|u_dec|Add2~1_sumout ;
wire \processor|u_nn|Add2~10 ;
wire \processor|u_nn|Add2~11 ;
wire \processor|u_nn|Add2~14 ;
wire \processor|u_nn|Add2~15 ;
wire \processor|u_nn|Add2~18 ;
wire \processor|u_nn|Add2~19 ;
wire \processor|u_nn|Add2~22 ;
wire \processor|u_nn|Add2~23 ;
wire \processor|u_nn|Add2~26 ;
wire \processor|u_nn|Add2~27 ;
wire \processor|u_nn|Add2~30 ;
wire \processor|u_nn|Add2~31 ;
wire \processor|u_nn|Add2~34 ;
wire \processor|u_nn|Add2~35 ;
wire \processor|u_nn|Add2~38 ;
wire \processor|u_nn|Add2~39 ;
wire \processor|u_nn|Add2~6 ;
wire \processor|u_nn|Add2~7 ;
wire \processor|u_nn|Add2~1_sumout ;
wire \processor|u_ba|Add5~10 ;
wire \processor|u_ba|Add5~11 ;
wire \processor|u_ba|Add5~14 ;
wire \processor|u_ba|Add5~15 ;
wire \processor|u_ba|Add5~18 ;
wire \processor|u_ba|Add5~19 ;
wire \processor|u_ba|Add5~22 ;
wire \processor|u_ba|Add5~23 ;
wire \processor|u_ba|Add5~26 ;
wire \processor|u_ba|Add5~27 ;
wire \processor|u_ba|Add5~30 ;
wire \processor|u_ba|Add5~31 ;
wire \processor|u_ba|Add5~34 ;
wire \processor|u_ba|Add5~35 ;
wire \processor|u_ba|Add5~38 ;
wire \processor|u_ba|Add5~39 ;
wire \processor|u_ba|Add5~6 ;
wire \processor|u_ba|Add5~7 ;
wire \processor|u_ba|Add5~1_sumout ;
wire \processor|u_ba|Add5~5_sumout ;
wire \processor|u_ba|Add5~37_sumout ;
wire \processor|u_ba|Add5~33_sumout ;
wire \processor|u_ba|Add5~29_sumout ;
wire \processor|u_ba|Add5~25_sumout ;
wire \processor|u_ba|Add5~21_sumout ;
wire \processor|u_ba|Add5~17_sumout ;
wire \processor|u_ba|Add5~13_sumout ;
wire \processor|u_ba|Add5~9_sumout ;
wire \processor|u_ba|ShiftLeft0~4_combout ;
wire \processor|u_ba|ShiftLeft0~3_combout ;
wire \processor|u_ba|ShiftLeft0~2_combout ;
wire \processor|Add6~10 ;
wire \processor|Add6~14 ;
wire \processor|Add6~18 ;
wire \processor|Add6~22 ;
wire \processor|Add6~26 ;
wire \processor|Add6~30 ;
wire \processor|Add6~34 ;
wire \processor|Add6~38 ;
wire \processor|Add6~42 ;
wire \processor|Add6~46 ;
wire \processor|Add6~50 ;
wire \processor|Add6~54 ;
wire \processor|Add6~58 ;
wire \processor|Add6~6 ;
wire \processor|Add6~1_sumout ;
wire \processor|Add7~10 ;
wire \processor|Add7~14 ;
wire \processor|Add7~18 ;
wire \processor|Add7~22 ;
wire \processor|Add7~26 ;
wire \processor|Add7~30 ;
wire \processor|Add7~34 ;
wire \processor|Add7~38 ;
wire \processor|Add7~6 ;
wire \processor|Add7~1_sumout ;
wire \processor|Add7~5_sumout ;
wire \processor|Add7~37_sumout ;
wire \processor|Add7~33_sumout ;
wire \processor|Add7~29_sumout ;
wire \processor|Add7~25_sumout ;
wire \processor|Add7~21_sumout ;
wire \processor|Add7~17_sumout ;
wire \processor|Add7~13_sumout ;
wire \processor|Add7~9_sumout ;
wire \processor|Add8~10 ;
wire \processor|Add8~14 ;
wire \processor|Add8~18 ;
wire \processor|Add8~22 ;
wire \processor|Add8~26 ;
wire \processor|Add8~30 ;
wire \processor|Add8~34 ;
wire \processor|Add8~38 ;
wire \processor|Add8~42 ;
wire \processor|Add8~46 ;
wire \processor|Add8~50 ;
wire \processor|Add8~54 ;
wire \processor|Add8~58 ;
wire \processor|Add8~6 ;
wire \processor|Add8~1_sumout ;
wire \processor|Mux15~0_combout ;
wire \processor|Mux15~1_combout ;
wire \processor|u_pr|Add2~5_sumout ;
wire \processor|u_dec|Add2~5_sumout ;
wire \processor|u_nn|Add2~5_sumout ;
wire \processor|Add6~5_sumout ;
wire \processor|Add8~5_sumout ;
wire \processor|Mux16~0_combout ;
wire \processor|Mux16~1_combout ;
wire \processor|Add6~9_sumout ;
wire \processor|u_ba|ShiftLeft0~0_combout ;
wire \processor|Mux29~0_combout ;
wire \processor|Add8~9_sumout ;
wire \scrolling_display|Decoder0~1_combout ;
wire \processor|Mux29~2_combout ;
wire \processor|Mux29~1_combout ;
wire \processor|Mux29~3_combout ;
wire \processor|Add8~13_sumout ;
wire \processor|Mux28~0_combout ;
wire \processor|u_ba|ShiftLeft0~1_combout ;
wire \processor|Add6~13_sumout ;
wire \processor|Mux28~1_combout ;
wire \processor|Add6~17_sumout ;
wire \processor|Mux27~0_combout ;
wire \processor|Add8~17_sumout ;
wire \processor|Mux27~1_combout ;
wire \processor|Add8~21_sumout ;
wire \processor|Add6~21_sumout ;
wire \processor|Mux26~0_combout ;
wire \processor|Mux26~1_combout ;
wire \processor|Add8~25_sumout ;
wire \processor|Mux25~0_combout ;
wire \processor|Add6~25_sumout ;
wire \processor|Mux25~1_combout ;
wire \processor|u_nn|Add2~9_sumout ;
wire \processor|u_dec|Add2~9_sumout ;
wire \processor|u_pr|Add2~9_sumout ;
wire \processor|Add6~29_sumout ;
wire \processor|Add8~29_sumout ;
wire \processor|Mux24~0_combout ;
wire \processor|Mux24~1_combout ;
wire \processor|u_dec|Add2~13_sumout ;
wire \processor|u_pr|Add2~13_sumout ;
wire \processor|u_nn|Add2~13_sumout ;
wire \processor|Add6~33_sumout ;
wire \processor|Add8~33_sumout ;
wire \processor|Mux23~0_combout ;
wire \processor|Mux23~1_combout ;
wire \processor|u_pr|Add2~17_sumout ;
wire \processor|u_nn|Add2~17_sumout ;
wire \processor|u_dec|Add2~17_sumout ;
wire \processor|Add8~37_sumout ;
wire \processor|Add6~37_sumout ;
wire \processor|Mux22~0_combout ;
wire \processor|Mux22~1_combout ;
wire \processor|u_dec|Add2~21_sumout ;
wire \processor|u_pr|Add2~21_sumout ;
wire \processor|u_nn|Add2~21_sumout ;
wire \processor|Add8~41_sumout ;
wire \processor|Add6~41_sumout ;
wire \processor|Mux21~0_combout ;
wire \processor|Mux21~1_combout ;
wire \processor|u_dec|Add2~25_sumout ;
wire \processor|u_pr|Add2~25_sumout ;
wire \processor|u_nn|Add2~25_sumout ;
wire \processor|Add6~45_sumout ;
wire \processor|Add8~45_sumout ;
wire \processor|Mux20~0_combout ;
wire \processor|Mux20~1_combout ;
wire \processor|u_nn|Add2~29_sumout ;
wire \processor|u_dec|Add2~29_sumout ;
wire \processor|u_pr|Add2~29_sumout ;
wire \processor|Add6~49_sumout ;
wire \processor|Add8~49_sumout ;
wire \processor|Mux19~0_combout ;
wire \processor|Mux19~1_combout ;
wire \processor|u_pr|Add2~33_sumout ;
wire \processor|u_dec|Add2~33_sumout ;
wire \processor|u_nn|Add2~33_sumout ;
wire \processor|Add8~53_sumout ;
wire \processor|Add6~53_sumout ;
wire \processor|Mux18~0_combout ;
wire \processor|Mux18~1_combout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \processor|u_nn|Add2~37_sumout ;
wire \processor|u_pr|Add2~37_sumout ;
wire \processor|u_dec|Add2~37_sumout ;
wire \processor|Add6~57_sumout ;
wire \processor|Add8~57_sumout ;
wire \processor|Mux17~0_combout ;
wire \processor|Mux17~1_combout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ;
wire \processor|Decoder0~1_combout ;
wire \processor|Decoder0~5_combout ;
wire \processor|Decoder0~4_combout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a17 ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ;
wire \processor|p2[1]~feeder_combout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \processor|p2[0]~feeder_combout ;
wire \processor|u_ba|Add2~78 ;
wire \processor|u_ba|Add2~79 ;
wire \processor|u_ba|Add2~70 ;
wire \processor|u_ba|Add2~71 ;
wire \processor|u_ba|Add2~33_sumout ;
wire \processor|Decoder0~3_combout ;
wire \processor|u_ba|Add2~69_sumout ;
wire \processor|u_ba|Add2~77_sumout ;
wire \processor|u_ba|Add2~74_cout ;
wire \processor|u_ba|Add2~38_cout ;
wire \processor|u_ba|Add2~1_sumout ;
wire \processor|pixel_out_to_ram[7]~2_combout ;
wire \processor|pixel_out_to_ram[0]~3_combout ;
wire \processor|write_ptr[5]~DUPLICATE_q ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a144~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0_combout ;
wire \vga_logic_inst|read_addr[16]~15_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a208~portbdataout ;
wire \vga_logic_inst|read_addr[15]~18_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a176~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a240~portbdataout ;
wire \the_vga_driver|red_reg~11_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a136~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a232~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a168~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a200~portbdataout ;
wire \the_vga_driver|red_reg~10_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a216~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a184~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a152~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a248~portbdataout ;
wire \the_vga_driver|red_reg~12_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a192~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a224~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a128~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a160~portbdataout ;
wire \the_vga_driver|red_reg~9_combout ;
wire \the_vga_driver|red_reg~13_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ;
wire \vga_logic_inst|LessThan3~15_combout ;
wire \vga_logic_inst|LessThan3~17_combout ;
wire \vga_logic_inst|LessThan3~16_combout ;
wire \vga_logic_inst|LessThan3~14_combout ;
wire \vga_logic_inst|LessThan3~18_combout ;
wire \vga_logic_inst|LessThan3~12_combout ;
wire \vga_logic_inst|LessThan3~13_combout ;
wire \vga_logic_inst|LessThan3~19_combout ;
wire \vga_logic_inst|LessThan1~8_combout ;
wire \vga_logic_inst|LessThan1~5_combout ;
wire \vga_logic_inst|LessThan1~6_combout ;
wire \vga_logic_inst|LessThan1~7_combout ;
wire \vga_logic_inst|is_image_area~7_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a19 ;
wire \processing_rom|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ;
wire \processor|u_ba|Add2~34 ;
wire \processor|u_ba|Add2~35 ;
wire \processor|u_ba|Add2~41_sumout ;
wire \processor|u_ba|Add2~2 ;
wire \processor|u_ba|Add2~5_sumout ;
wire \processor|pixel_out_to_ram[1]~4_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a296~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a272~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a264~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a256~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a280~portbdataout ;
wire \the_vga_driver|red_reg~2_combout ;
wire \the_vga_driver|red_reg~3_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a288~portbdataout ;
wire \the_vga_driver|red_reg~130_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a88~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a120~portbdataout ;
wire \the_vga_driver|red_reg~7_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a96~portbdataout ;
wire \the_vga_driver|red_reg~4_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a72~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a104~portbdataout ;
wire \the_vga_driver|red_reg~5_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a80~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a112~portbdataout ;
wire \the_vga_driver|red_reg~6_combout ;
wire \the_vga_driver|red_reg~8_combout ;
wire \the_vga_driver|red_reg~14_combout ;
wire \the_vga_driver|red_reg~15_combout ;
wire \the_vga_driver|red_reg~16_combout ;
wire \the_vga_driver|red_reg~17_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a17 ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a297 ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a289~portbdataout ;
wire \the_vga_driver|red_reg~18_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a265~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a257~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a281~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a273~portbdataout ;
wire \the_vga_driver|red_reg~19_combout ;
wire \the_vga_driver|red_reg~20_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a121~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a89~portbdataout ;
wire \the_vga_driver|red_reg~24_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a97~portbdataout ;
wire \the_vga_driver|red_reg~21_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a105~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a73~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \the_vga_driver|red_reg~22_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a113~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a81~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \the_vga_driver|red_reg~23_combout ;
wire \the_vga_driver|red_reg~25_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a201~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a169~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a137~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a233~portbdataout ;
wire \the_vga_driver|red_reg~27_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a241~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a209~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a177~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a145~portbdataout ;
wire \the_vga_driver|red_reg~28_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a225~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a161~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a193~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a129~portbdataout ;
wire \the_vga_driver|red_reg~26_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a153~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a185~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a217~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a249~portbdataout ;
wire \the_vga_driver|red_reg~29_combout ;
wire \the_vga_driver|red_reg~30_combout ;
wire \the_vga_driver|red_reg~31_combout ;
wire \the_vga_driver|red_reg~32_combout ;
wire \the_vga_driver|red_reg~33_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ;
wire \processor|u_ba|Add2~42 ;
wire \processor|u_ba|Add2~43 ;
wire \processor|u_ba|Add2~45_sumout ;
wire \processor|u_ba|Add2~6 ;
wire \processor|u_ba|Add2~9_sumout ;
wire \processor|pixel_out_to_ram[2]~5_combout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a21 ;
wire \processing_rom|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ;
wire \processor|u_ba|Add2~46 ;
wire \processor|u_ba|Add2~47 ;
wire \processor|u_ba|Add2~49_sumout ;
wire \processor|u_ba|Add2~10 ;
wire \processor|u_ba|Add2~13_sumout ;
wire \processor|pixel_out_to_ram[3]~6_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a298~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a290~portbdataout ;
wire \the_vga_driver|red_reg~34_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a282~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a266~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a258~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a274~portbdataout ;
wire \the_vga_driver|red_reg~35_combout ;
wire \the_vga_driver|red_reg~36_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a202~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a138~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a170~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a234~portbdataout ;
wire \the_vga_driver|red_reg~43_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a242~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a178~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a146~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a210~portbdataout ;
wire \the_vga_driver|red_reg~44_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a250~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a154~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a186~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a218~portbdataout ;
wire \the_vga_driver|red_reg~45_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a226~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a194~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a162~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a130~portbdataout ;
wire \the_vga_driver|red_reg~42_combout ;
wire \the_vga_driver|red_reg~46_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \the_vga_driver|red_reg~37_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \the_vga_driver|red_reg~38_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a122~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a114~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a106~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a98~portbdataout ;
wire \the_vga_driver|red_reg~40_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a82~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a90~portbdataout ;
wire \the_vga_driver|red_reg~39_combout ;
wire \the_vga_driver|red_reg~41_combout ;
wire \the_vga_driver|red_reg~47_combout ;
wire \the_vga_driver|red_reg~48_combout ;
wire \the_vga_driver|red_reg~49_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a83~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a91~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a75~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \the_vga_driver|red_reg~55_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \the_vga_driver|red_reg~53_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \the_vga_driver|red_reg~54_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a115~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a123~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a99~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a107~portbdataout ;
wire \the_vga_driver|red_reg~56_combout ;
wire \the_vga_driver|red_reg~57_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a299 ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a291~portbdataout ;
wire \the_vga_driver|red_reg~50_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a283~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a275~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a267~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a259~portbdataout ;
wire \the_vga_driver|red_reg~51_combout ;
wire \the_vga_driver|red_reg~52_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a163~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a131~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a227~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a195~portbdataout ;
wire \the_vga_driver|red_reg~58_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a219~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a251~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a187~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a155~portbdataout ;
wire \the_vga_driver|red_reg~61_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a211~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a243~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a179~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a147~portbdataout ;
wire \the_vga_driver|red_reg~60_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a203~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a171~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a235~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a139~portbdataout ;
wire \the_vga_driver|red_reg~59_combout ;
wire \the_vga_driver|red_reg~62_combout ;
wire \the_vga_driver|red_reg~63_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a19 ;
wire \the_vga_driver|red_reg~64_combout ;
wire \the_vga_driver|red_reg~65_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ;
wire \processor|p2[6]~feeder_combout ;
wire \processor|u_ba|Add2~50 ;
wire \processor|u_ba|Add2~51 ;
wire \processor|u_ba|Add2~53_sumout ;
wire \processor|u_ba|Add2~14 ;
wire \processor|u_ba|Add2~17_sumout ;
wire \processor|pixel_out_to_ram[4]~7_combout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \processing_rom|altsyncram_component|auto_generated|ram_block1a23 ;
wire \processing_rom|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ;
wire \processor|u_ba|Add2~54 ;
wire \processor|u_ba|Add2~55 ;
wire \processor|u_ba|Add2~57_sumout ;
wire \processor|u_ba|Add2~18 ;
wire \processor|u_ba|Add2~21_sumout ;
wire \processor|pixel_out_to_ram[5]~8_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a300~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a292~portbdataout ;
wire \the_vga_driver|red_reg~66_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a268~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a276~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a260~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a284~portbdataout ;
wire \the_vga_driver|red_reg~67_combout ;
wire \the_vga_driver|red_reg~68_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a84~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a92~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \the_vga_driver|red_reg~71_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \the_vga_driver|red_reg~70_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \the_vga_driver|red_reg~69_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a116~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a100~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a108~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a124~portbdataout ;
wire \the_vga_driver|red_reg~72_combout ;
wire \the_vga_driver|red_reg~73_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a156~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a188~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a252~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a220~portbdataout ;
wire \the_vga_driver|red_reg~77_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a236~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a204~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a140~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a172~portbdataout ;
wire \the_vga_driver|red_reg~75_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a244~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a180~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a212~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a148~portbdataout ;
wire \the_vga_driver|red_reg~76_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a228~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a164~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a132~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a196~portbdataout ;
wire \the_vga_driver|red_reg~74_combout ;
wire \the_vga_driver|red_reg~78_combout ;
wire \the_vga_driver|red_reg~79_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \the_vga_driver|red_reg~80_combout ;
wire \the_vga_driver|red_reg~81_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a21 ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a277~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a261~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a269~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a285~portbdataout ;
wire \the_vga_driver|red_reg~83_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a301 ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a293~portbdataout ;
wire \the_vga_driver|red_reg~82_combout ;
wire \the_vga_driver|red_reg~84_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a205~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a141~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a173~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a237~portbdataout ;
wire \the_vga_driver|red_reg~91_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a165~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a197~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a133~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a229~portbdataout ;
wire \the_vga_driver|red_reg~90_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a149~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a213~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a181~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a245~portbdataout ;
wire \the_vga_driver|red_reg~92_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a189~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a157~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a221~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a253~portbdataout ;
wire \the_vga_driver|red_reg~93_combout ;
wire \the_vga_driver|red_reg~94_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \the_vga_driver|red_reg~85_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a77~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a85~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a93~portbdataout ;
wire \the_vga_driver|red_reg~87_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \the_vga_driver|red_reg~86_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a125~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a117~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a109~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a101~portbdataout ;
wire \the_vga_driver|red_reg~88_combout ;
wire \the_vga_driver|red_reg~89_combout ;
wire \the_vga_driver|red_reg~95_combout ;
wire \the_vga_driver|red_reg~96_combout ;
wire \the_vga_driver|red_reg~97_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \processor|u_ba|Add2~58 ;
wire \processor|u_ba|Add2~59 ;
wire \processor|u_ba|Add2~61_sumout ;
wire \processor|u_ba|Add2~22 ;
wire \processor|u_ba|Add2~25_sumout ;
wire \processor|pixel_out_to_ram[6]~9_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a278~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a270~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a286~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a262~portbdataout ;
wire \the_vga_driver|red_reg~99_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a294~portbdataout ;
wire \processor|u_ba|Add2~62 ;
wire \processor|u_ba|Add2~63 ;
wire \processor|u_ba|Add2~65_sumout ;
wire \processor|u_ba|Add2~26 ;
wire \processor|u_ba|Add2~29_sumout ;
wire \processor|pixel_out_to_ram[7]~10_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a302~portbdataout ;
wire \the_vga_driver|red_reg~98_combout ;
wire \the_vga_driver|red_reg~100_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a190~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a222~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a158~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a254~portbdataout ;
wire \the_vga_driver|red_reg~109_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a182~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a214~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a246~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a150~portbdataout ;
wire \the_vga_driver|red_reg~108_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a134~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a230~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a198~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a166~portbdataout ;
wire \the_vga_driver|red_reg~106_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a238~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a174~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a142~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a206~portbdataout ;
wire \the_vga_driver|red_reg~107_combout ;
wire \the_vga_driver|red_reg~110_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a110~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a118~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a102~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a126~portbdataout ;
wire \the_vga_driver|red_reg~104_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \the_vga_driver|red_reg~101_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a94~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a86~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \the_vga_driver|red_reg~103_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \the_vga_driver|red_reg~102_combout ;
wire \the_vga_driver|red_reg~105_combout ;
wire \the_vga_driver|red_reg~111_combout ;
wire \the_vga_driver|red_reg~112_combout ;
wire \the_vga_driver|red_reg~113_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a23 ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \the_vga_driver|red_reg~117_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a79~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a87~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a95~portbdataout ;
wire \the_vga_driver|red_reg~119_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \the_vga_driver|red_reg~118_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a111~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a103~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a127~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a119~portbdataout ;
wire \the_vga_driver|red_reg~120_combout ;
wire \the_vga_driver|red_reg~121_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a303 ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a295~portbdataout ;
wire \the_vga_driver|red_reg~114_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a287~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a271~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a263~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a279~portbdataout ;
wire \the_vga_driver|red_reg~115_combout ;
wire \the_vga_driver|red_reg~116_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a151~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a247~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a215~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a183~portbdataout ;
wire \the_vga_driver|red_reg~124_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a135~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a167~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a231~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a199~portbdataout ;
wire \the_vga_driver|red_reg~122_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a255~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a191~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a159~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a223~portbdataout ;
wire \the_vga_driver|red_reg~125_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a143~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a207~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a175~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a239~portbdataout ;
wire \the_vga_driver|red_reg~123_combout ;
wire \the_vga_driver|red_reg~126_combout ;
wire \the_vga_driver|red_reg~127_combout ;
wire \the_vga_driver|red_reg~128_combout ;
wire \the_vga_driver|red_reg~129_combout ;
wire \scrolling_display|always2~0_combout ;
wire \main_fsm|invalid_zoom_error~0_combout ;
wire \scrolling_display|last_invalid_zoom_error~q ;
wire \scrolling_display|error_state_changed~0_combout ;
wire \scrolling_display|Mux41~0_combout ;
wire \Equal0~0_combout ;
wire \scrolling_display|last_no_switch_selected_error~0_combout ;
wire \scrolling_display|last_no_switch_selected_error~q ;
wire \LessThan0~0_combout ;
wire \scrolling_display|last_multiple_switches_error~q ;
wire \scrolling_display|always2~1_combout ;
wire \scrolling_display|text_pointer~6_combout ;
wire \scrolling_display|Add0~25_sumout ;
wire \scrolling_display|Add0~26 ;
wire \scrolling_display|Add0~21_sumout ;
wire \scrolling_display|Add0~22 ;
wire \scrolling_display|Add0~17_sumout ;
wire \scrolling_display|Add0~18 ;
wire \scrolling_display|Add0~29_sumout ;
wire \scrolling_display|Add0~30 ;
wire \scrolling_display|Add0~13_sumout ;
wire \scrolling_display|Add0~14 ;
wire \scrolling_display|Add0~9_sumout ;
wire \scrolling_display|Equal0~0_combout ;
wire \scrolling_display|Add0~10 ;
wire \scrolling_display|Add0~53_sumout ;
wire \scrolling_display|Add0~54 ;
wire \scrolling_display|Add0~49_sumout ;
wire \scrolling_display|Add0~50 ;
wire \scrolling_display|Add0~33_sumout ;
wire \scrolling_display|Add0~34 ;
wire \scrolling_display|Add0~1_sumout ;
wire \scrolling_display|Add0~2 ;
wire \scrolling_display|Add0~93_sumout ;
wire \scrolling_display|Add0~94 ;
wire \scrolling_display|Add0~41_sumout ;
wire \scrolling_display|Add0~42 ;
wire \scrolling_display|Add0~81_sumout ;
wire \scrolling_display|Add0~82 ;
wire \scrolling_display|Add0~57_sumout ;
wire \scrolling_display|scroll_counter[13]~DUPLICATE_q ;
wire \scrolling_display|Add0~58 ;
wire \scrolling_display|Add0~69_sumout ;
wire \scrolling_display|Add0~70 ;
wire \scrolling_display|Add0~77_sumout ;
wire \scrolling_display|Add0~78 ;
wire \scrolling_display|Add0~85_sumout ;
wire \scrolling_display|Add0~86 ;
wire \scrolling_display|Add0~97_sumout ;
wire \scrolling_display|Add0~98 ;
wire \scrolling_display|Add0~5_sumout ;
wire \scrolling_display|Add0~6 ;
wire \scrolling_display|Add0~45_sumout ;
wire \scrolling_display|Add0~46 ;
wire \scrolling_display|Add0~37_sumout ;
wire \scrolling_display|Add0~38 ;
wire \scrolling_display|Add0~89_sumout ;
wire \scrolling_display|Add0~90 ;
wire \scrolling_display|Add0~73_sumout ;
wire \scrolling_display|scroll_counter[23]~DUPLICATE_q ;
wire \scrolling_display|Add0~74 ;
wire \scrolling_display|Add0~65_sumout ;
wire \scrolling_display|Add0~66 ;
wire \scrolling_display|Add0~61_sumout ;
wire \scrolling_display|Equal0~2_combout ;
wire \scrolling_display|Equal0~3_combout ;
wire \scrolling_display|scroll_counter[11]~DUPLICATE_q ;
wire \scrolling_display|Equal0~1_combout ;
wire \scrolling_display|Equal0~4_combout ;
wire \scrolling_display|text_pointer[1]~2_combout ;
wire \scrolling_display|Mux1~8_combout ;
wire \scrolling_display|text_pointer~1_combout ;
wire \scrolling_display|Add1~2_combout ;
wire \scrolling_display|text_pointer~5_combout ;
wire \scrolling_display|Add1~1_combout ;
wire \scrolling_display|text_pointer~4_combout ;
wire \scrolling_display|Mux36~2_combout ;
wire \scrolling_display|text_pointer[1]~0_combout ;
wire \scrolling_display|Add1~0_combout ;
wire \scrolling_display|text_pointer~3_combout ;
wire \scrolling_display|Mux38~0_combout ;
wire \scrolling_display|text_data~18_combout ;
wire \scrolling_display|text_data~14_combout ;
wire \scrolling_display|text_data~1_combout ;
wire \scrolling_display|text_data~19_combout ;
wire \scrolling_display|Mux41~11_combout ;
wire \scrolling_display|Mux41~12_combout ;
wire \scrolling_display|text_data~8_combout ;
wire \scrolling_display|text_data~12_combout ;
wire \scrolling_display|text_data~13_combout ;
wire \scrolling_display|Mux41~8_combout ;
wire \scrolling_display|text_data[9][3]~9_combout ;
wire \scrolling_display|text_data[15][0]~10_combout ;
wire \scrolling_display|text_data[15][0]~11_combout ;
wire \scrolling_display|Mux41~7_combout ;
wire \scrolling_display|Mux41~5_combout ;
wire \scrolling_display|Decoder0~0_combout ;
wire \scrolling_display|text_data~4_combout ;
wire \scrolling_display|Mux41~3_combout ;
wire \scrolling_display|Mux41~2_combout ;
wire \scrolling_display|Mux41~4_combout ;
wire \scrolling_display|Mux41~6_combout ;
wire \scrolling_display|Mux41~9_combout ;
wire \scrolling_display|Mux38~1_combout ;
wire \scrolling_display|text_data[10][0]~3_combout ;
wire \scrolling_display|text_data[11][1]~2_combout ;
wire \scrolling_display|text_data[11][0]~15_combout ;
wire \scrolling_display|text_data~16_combout ;
wire \scrolling_display|text_data[12][0]~17_combout ;
wire \scrolling_display|Mux41~10_combout ;
wire \scrolling_display|Mux41~13_combout ;
wire \scrolling_display|text_data~22_combout ;
wire \scrolling_display|Mux38~3_combout ;
wire \scrolling_display|text_data[19][2]~29_combout ;
wire \scrolling_display|Mux38~2_combout ;
wire \scrolling_display|text_data[13][3]~30_combout ;
wire \scrolling_display|Mux41~19_combout ;
wire \scrolling_display|Mux1~0_combout ;
wire \scrolling_display|Mux38~4_combout ;
wire \scrolling_display|Mux38~5_combout ;
wire \scrolling_display|text_data[10][3]~6_combout ;
wire \scrolling_display|text_data[7][1]~21_combout ;
wire \scrolling_display|Mux41~18_combout ;
wire \scrolling_display|text_data[9][1]~25_combout ;
wire \scrolling_display|text_data~23_combout ;
wire \scrolling_display|text_data[21][1]~32_combout ;
wire \scrolling_display|text_data[17][3]~31_combout ;
wire \scrolling_display|text_data[10][1]~26_combout ;
wire \scrolling_display|Mux41~20_combout ;
wire \scrolling_display|Mux38~6_combout ;
wire \scrolling_display|text_data~36_combout ;
wire \scrolling_display|Mux41~25_combout ;
wire \scrolling_display|Mux41~24_combout ;
wire \scrolling_display|Mux41~22_combout ;
wire \scrolling_display|Mux41~23_combout ;
wire \scrolling_display|text_data[12][1]~7_combout ;
wire \scrolling_display|Mux39~0_combout ;
wire \scrolling_display|text_data[16][2]~35_combout ;
wire \scrolling_display|text_data[13][2]~33_combout ;
wire \scrolling_display|text_data[10][2]~34_combout ;
wire \scrolling_display|Mux41~21_combout ;
wire \scrolling_display|Mux39~1_combout ;
wire \scrolling_display|Mux39~2_combout ;
wire \scrolling_display|Mux37~1_combout ;
wire \scrolling_display|Mux37~5_combout ;
wire \scrolling_display|text_data[9][2]~5_combout ;
wire \scrolling_display|Mux37~2_combout ;
wire \scrolling_display|Mux37~0_combout ;
wire \scrolling_display|Mux37~3_combout ;
wire \scrolling_display|Mux37~4_combout ;
wire \scrolling_display|Mux37~6_combout ;
wire \scrolling_display|Mux41~1_combout ;
wire \scrolling_display|Mux37~7_combout ;
wire \scrolling_display|Mux37~8_combout ;
wire \scrolling_display|text_data[6][1]~24_combout ;
wire \scrolling_display|text_data[8][1]~20_combout ;
wire \scrolling_display|Mux40~0_combout ;
wire \scrolling_display|Mux41~14_combout ;
wire \scrolling_display|Mux41~15_combout ;
wire \scrolling_display|Mux40~2_combout ;
wire \scrolling_display|Mux41~16_combout ;
wire \scrolling_display|text_data~27_combout ;
wire \scrolling_display|text_data[17][1]~28_combout ;
wire \scrolling_display|Mux41~17_combout ;
wire \scrolling_display|Mux40~1_combout ;
wire \scrolling_display|Mux36~1_combout ;
wire \scrolling_display|text_data~38_combout ;
wire \scrolling_display|text_data~37_combout ;
wire \scrolling_display|Mux41~26_combout ;
wire \scrolling_display|Mux36~0_combout ;
wire \scrolling_display|Mux36~4_combout ;
wire \scrolling_display|Mux36~3_combout ;
wire \scrolling_display|Mux35~0_combout ;
wire \scrolling_display|Mux36~5_combout ;
wire \scrolling_display|text_data[19][5]~39_combout ;
wire \scrolling_display|Mux1~1_combout ;
wire \scrolling_display|Mux36~6_combout ;
wire \scrolling_display|Mux41~27_combout ;
wire \scrolling_display|Mux41~28_combout ;
wire \scrolling_display|Mux35~2_combout ;
wire \scrolling_display|Mux35~1_combout ;
wire \scrolling_display|WideOr36~1_combout ;
wire \scrolling_display|WideOr41~0_combout ;
wire \scrolling_display|WideOr40~0_combout ;
wire \scrolling_display|WideOr39~0_combout ;
wire \scrolling_display|WideOr38~0_combout ;
wire \scrolling_display|WideOr37~0_combout ;
wire \scrolling_display|WideOr36~0_combout ;
wire \scrolling_display|WideOr35~0_combout ;
wire \scrolling_display|Mux31~0_combout ;
wire \scrolling_display|Mux30~0_combout ;
wire \scrolling_display|Mux5~0_combout ;
wire \scrolling_display|Mux5~2_combout ;
wire \scrolling_display|Mux5~3_combout ;
wire \scrolling_display|Mux41~29_combout ;
wire \scrolling_display|Mux33~0_combout ;
wire \scrolling_display|Mux5~1_combout ;
wire \scrolling_display|Mux33~1_combout ;
wire \scrolling_display|text_data[8][2]~43_combout ;
wire \scrolling_display|Mux41~43_combout ;
wire \scrolling_display|Mux41~42_combout ;
wire \scrolling_display|Mux41~44_combout ;
wire \scrolling_display|Mux32~0_combout ;
wire \scrolling_display|Mux4~0_combout ;
wire \scrolling_display|Mux31~1_combout ;
wire \scrolling_display|Mux41~41_combout ;
wire \scrolling_display|Mux41~40_combout ;
wire \scrolling_display|Mux32~1_combout ;
wire \scrolling_display|Mux1~3_combout ;
wire \scrolling_display|Mux41~54_combout ;
wire \scrolling_display|Mux1~2_combout ;
wire \scrolling_display|Mux28~0_combout ;
wire \scrolling_display|Mux41~52_combout ;
wire \scrolling_display|Mux41~53_combout ;
wire \scrolling_display|Mux28~1_combout ;
wire \scrolling_display|Mux29~0_combout ;
wire \scrolling_display|Mux1~4_combout ;
wire \scrolling_display|WideOr29~2_combout ;
wire \scrolling_display|WideOr29~0_combout ;
wire \scrolling_display|Mux30~1_combout ;
wire \scrolling_display|Mux41~38_combout ;
wire \scrolling_display|Mux41~39_combout ;
wire \scrolling_display|Mux30~2_combout ;
wire \scrolling_display|Mux41~36_combout ;
wire \scrolling_display|Mux41~37_combout ;
wire \scrolling_display|Mux30~3_combout ;
wire \processor|pixel_out_to_ram[7]~0_combout ;
wire \algorithm_select[1]~2_combout ;
wire \scrolling_display|Mux41~45_combout ;
wire \scrolling_display|Mux41~46_combout ;
wire \scrolling_display|Mux41~47_combout ;
wire \scrolling_display|Mux41~48_combout ;
wire \scrolling_display|Mux41~51_combout ;
wire \scrolling_display|Mux41~49_combout ;
wire \scrolling_display|Mux41~50_combout ;
wire \scrolling_display|Mux31~2_combout ;
wire \scrolling_display|Mux31~3_combout ;
wire \scrolling_display|Mux41~30_combout ;
wire \scrolling_display|Mux41~31_combout ;
wire \scrolling_display|Mux41~32_combout ;
wire \scrolling_display|text_data[8][0]~42_combout ;
wire \scrolling_display|Mux41~35_combout ;
wire \scrolling_display|text_data[14][0]~41_combout ;
wire \scrolling_display|text_data[13][0]~40_combout ;
wire \scrolling_display|Mux41~34_combout ;
wire \scrolling_display|Mux41~33_combout ;
wire \scrolling_display|Mux34~0_combout ;
wire \scrolling_display|Mux34~1_combout ;
wire \scrolling_display|WideOr34~0_combout ;
wire \scrolling_display|WideOr33~0_combout ;
wire \scrolling_display|WideOr32~0_combout ;
wire \scrolling_display|WideOr31~0_combout ;
wire \scrolling_display|WideOr30~0_combout ;
wire \scrolling_display|WideOr29~1_combout ;
wire \scrolling_display|WideOr28~0_combout ;
wire \scrolling_display|Mux41~56_combout ;
wire \scrolling_display|Mux24~2_combout ;
wire \scrolling_display|text_data~44_combout ;
wire \scrolling_display|Mux24~6_combout ;
wire \scrolling_display|Mux41~55_combout ;
wire \scrolling_display|Mux24~0_combout ;
wire \scrolling_display|Mux24~1_combout ;
wire \scrolling_display|Mux21~2_combout ;
wire \scrolling_display|Mux21~0_combout ;
wire \scrolling_display|Mux21~1_combout ;
wire \scrolling_display|Mux21~3_combout ;
wire \scrolling_display|Mux22~1_combout ;
wire \scrolling_display|Mux22~0_combout ;
wire \scrolling_display|Mux22~2_combout ;
wire \scrolling_display|Mux22~3_combout ;
wire \scrolling_display|Mux22~4_combout ;
wire \scrolling_display|Mux21~4_combout ;
wire \scrolling_display|WideOr26~1_combout ;
wire \scrolling_display|Mux41~59_combout ;
wire \scrolling_display|Mux41~61_combout ;
wire \scrolling_display|Mux41~60_combout ;
wire \scrolling_display|Mux41~58_combout ;
wire \scrolling_display|Mux26~0_combout ;
wire \scrolling_display|Mux26~1_combout ;
wire \scrolling_display|Mux26~2_combout ;
wire \scrolling_display|Mux41~75_combout ;
wire \scrolling_display|Mux41~91_combout ;
wire \scrolling_display|Mux25~2_combout ;
wire \scrolling_display|Mux25~1_combout ;
wire \scrolling_display|Mux25~3_combout ;
wire \scrolling_display|Mux25~0_combout ;
wire \scrolling_display|Mux25~4_combout ;
wire \scrolling_display|Mux27~3_combout ;
wire \scrolling_display|Mux27~4_combout ;
wire \scrolling_display|Mux27~2_combout ;
wire \scrolling_display|Mux41~57_combout ;
wire \scrolling_display|Mux27~0_combout ;
wire \scrolling_display|Mux27~1_combout ;
wire \scrolling_display|Mux27~5_combout ;
wire \scrolling_display|Mux37~9_combout ;
wire \scrolling_display|Mux37~10_combout ;
wire \scrolling_display|Mux23~0_combout ;
wire \scrolling_display|WideOr27~0_combout ;
wire \scrolling_display|WideOr26~0_combout ;
wire \scrolling_display|WideOr25~0_combout ;
wire \scrolling_display|WideOr24~0_combout ;
wire \scrolling_display|WideOr23~0_combout ;
wire \scrolling_display|WideOr22~0_combout ;
wire \scrolling_display|WideOr21~0_combout ;
wire \scrolling_display|Mux41~69_combout ;
wire \scrolling_display|Mux18~6_combout ;
wire \scrolling_display|Add2~2_combout ;
wire \scrolling_display|Mux41~83_combout ;
wire \scrolling_display|Mux41~70_combout ;
wire \scrolling_display|Add2~0_combout ;
wire \scrolling_display|Mux18~0_combout ;
wire \scrolling_display|Mux18~5_combout ;
wire \scrolling_display|Add2~1_combout ;
wire \scrolling_display|Mux18~2_combout ;
wire \scrolling_display|Mux20~0_combout ;
wire \scrolling_display|Mux16~1_combout ;
wire \scrolling_display|Mux16~0_combout ;
wire \scrolling_display|Mux16~2_combout ;
wire \scrolling_display|Mux16~6_combout ;
wire \scrolling_display|Mux16~4_combout ;
wire \scrolling_display|Mux16~3_combout ;
wire \scrolling_display|Mux16~5_combout ;
wire \scrolling_display|Mux16~7_combout ;
wire \scrolling_display|Mux18~3_combout ;
wire \scrolling_display|Mux41~67_combout ;
wire \scrolling_display|Mux18~4_combout ;
wire \scrolling_display|Mux41~68_combout ;
wire \scrolling_display|Mux41~87_combout ;
wire \scrolling_display|Mux18~12_combout ;
wire \scrolling_display|Mux41~62_combout ;
wire \scrolling_display|Mux18~1_combout ;
wire \scrolling_display|Mux41~79_combout ;
wire \scrolling_display|Mux41~63_combout ;
wire \scrolling_display|Mux17~0_combout ;
wire \scrolling_display|Mux1~5_combout ;
wire \scrolling_display|Mux41~74_combout ;
wire \scrolling_display|Mux18~7_combout ;
wire \scrolling_display|Mux18~8_combout ;
wire \scrolling_display|Mux14~0_combout ;
wire \scrolling_display|Mux15~1_combout ;
wire \scrolling_display|Mux15~2_combout ;
wire \scrolling_display|Mux15~3_combout ;
wire \scrolling_display|WideOr15~0_combout ;
wire \scrolling_display|Mux15~0_combout ;
wire \scrolling_display|WideOr15~2_combout ;
wire \scrolling_display|Mux19~0_combout ;
wire \scrolling_display|Mux5~6_combout ;
wire \scrolling_display|Mux5~5_combout ;
wire \scrolling_display|Mux19~1_combout ;
wire \scrolling_display|Mux5~4_combout ;
wire \scrolling_display|Mux19~2_combout ;
wire \scrolling_display|WideOr20~0_combout ;
wire \scrolling_display|WideOr19~0_combout ;
wire \scrolling_display|WideOr18~0_combout ;
wire \scrolling_display|WideOr17~0_combout ;
wire \scrolling_display|WideOr16~0_combout ;
wire \scrolling_display|WideOr15~1_combout ;
wire \scrolling_display|WideOr14~0_combout ;
wire \scrolling_display|Mux13~0_combout ;
wire \scrolling_display|Mux8~0_combout ;
wire \scrolling_display|Mux12~0_combout ;
wire \scrolling_display|Mux11~0_combout ;
wire \scrolling_display|Mux7~0_combout ;
wire \scrolling_display|WideOr12~0_combout ;
wire \scrolling_display|WideOr12~1_combout ;
wire \scrolling_display|Mux10~0_combout ;
wire \scrolling_display|Mux37~11_combout ;
wire \scrolling_display|Mux37~12_combout ;
wire \scrolling_display|Mux9~0_combout ;
wire \scrolling_display|Mux13~1_combout ;
wire \scrolling_display|WideOr13~0_combout ;
wire \scrolling_display|WideOr12~2_combout ;
wire \scrolling_display|WideOr11~0_combout ;
wire \scrolling_display|WideOr10~0_combout ;
wire \scrolling_display|WideOr9~0_combout ;
wire \scrolling_display|WideOr8~0_combout ;
wire \scrolling_display|WideOr7~0_combout ;
wire \scrolling_display|Mux0~1_combout ;
wire \scrolling_display|Mux0~0_combout ;
wire \scrolling_display|Mux4~1_combout ;
wire \scrolling_display|Mux0~2_combout ;
wire \scrolling_display|Mux1~7_combout ;
wire \scrolling_display|Mux1~6_combout ;
wire \scrolling_display|WideOr1~1_combout ;
wire \scrolling_display|Mux3~0_combout ;
wire \scrolling_display|Mux3~1_combout ;
wire \scrolling_display|Mux2~0_combout ;
wire \scrolling_display|Mux5~7_combout ;
wire \scrolling_display|Mux5~8_combout ;
wire \scrolling_display|Mux2~1_combout ;
wire \scrolling_display|Mux2~2_combout ;
wire \scrolling_display|Mux4~2_combout ;
wire \scrolling_display|Mux4~3_combout ;
wire \scrolling_display|Mux6~0_combout ;
wire \scrolling_display|Mux6~1_combout ;
wire \scrolling_display|WideOr6~0_combout ;
wire \scrolling_display|WideOr5~0_combout ;
wire \scrolling_display|WideOr4~0_combout ;
wire \scrolling_display|WideOr3~0_combout ;
wire \scrolling_display|WideOr2~0_combout ;
wire \scrolling_display|WideOr1~0_combout ;
wire \scrolling_display|WideOr0~0_combout ;
wire [9:0] \the_vga_driver|h_counter ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w ;
wire [18:0] \processor|IMG_SIZE_OUT ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w ;
wire [18:0] \processor|write_ptr ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w ;
wire [24:0] \scrolling_display|scroll_counter ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w ;
wire [9:0] \the_vga_driver|v_counter ;
wire [1:0] \vga_rom_reader|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w ;
wire [9:0] \processor|y_out_count ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w ;
wire [1:0] \processor|fetch_state ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w ;
wire [9:0] \processor|x_out_count ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w ;
wire [7:0] \the_vga_driver|red_reg ;
wire [7:0] \the_vga_driver|green_reg ;
wire [7:0] \the_vga_driver|blue_reg ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w ;
wire [4:0] \scrolling_display|text_pointer ;
wire [3:0] sw_sync_r2;
wire [1:0] \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w ;
wire [5:0] \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w ;
wire [2:0] \main_fsm|zoom_level ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w ;
wire [1:0] \scrolling_display|last_algorithm_select ;
wire [3:0] sw_sync_r1;
wire [2:0] \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode123w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w ;
wire [5:0] \frame_buffer|altsyncram_component|auto_generated|address_reg_b ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w ;
wire [7:0] \processor|p0 ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w ;
wire [2:0] \main_fsm|prev_zoom_level ;
wire [1:0] \processing_rom|altsyncram_component|auto_generated|out_address_reg_a ;
wire [7:0] \processor|p3 ;
wire [2:0] \processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode132w ;
wire [1:0] \processing_rom|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode123w ;
wire [2:0] \processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode109w ;
wire [7:0] \processor|p1 ;
wire [7:0] \processor|p2 ;

wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a296_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a288_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a272_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a280_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a256_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a264_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a200_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a232_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a208_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a240_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a216_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a248_PORTBDATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a289_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a273_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a281_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a257_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a265_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a201_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a233_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a209_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a241_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a217_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a298_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a290_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a274_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a282_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a258_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a266_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a202_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a234_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a210_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a242_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a218_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a250_PORTBDATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a291_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a275_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a283_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a259_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a267_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a203_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a235_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a211_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a243_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a219_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a251_PORTBDATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a300_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a292_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a276_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a284_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a260_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a268_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a204_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a236_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a212_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a244_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a220_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a252_PORTBDATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a293_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a277_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a285_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a261_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a269_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a205_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a237_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a213_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a245_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a221_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a253_PORTBDATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a302_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a294_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a278_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a286_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a262_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a270_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a206_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a238_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a214_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a246_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a222_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a254_PORTBDATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a295_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a279_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a287_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a263_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a271_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a207_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a239_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a215_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a247_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a223_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a255_PORTBDATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [63:0] \vga_logic_inst|Mult0~8_RESULTA_bus ;
wire [63:0] \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus ;
wire [1:0] \processing_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \processing_rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \processing_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \processing_rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \processing_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \processing_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \processing_rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \processing_rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \processing_rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \processing_rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \processing_rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \processing_rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \processing_rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \processing_rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \processing_rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \processing_rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \processing_rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \processing_rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \processing_rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \processing_rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [63:0] \processor|Mult0~mac_RESULTA_bus ;

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a17  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a296~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a296_PORTBDATAOUT_bus [0];
assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a297  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a296_PORTBDATAOUT_bus [1];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a288~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a288_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a272~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a272_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a280~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a280_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a256~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a256_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a264~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a264_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a96~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a72~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a104~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a80~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a112~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a88~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a120~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a128~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a160~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a192~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a224~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a136~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a168~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a200~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a200_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a232~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a232_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a144~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a176~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a208~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a208_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a240~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a240_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a152~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a184~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a216~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a216_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a248~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a248_PORTBDATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a289~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a289_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a273~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a273_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a281~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a281_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a257~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a257_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a265~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a265_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a97~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a73~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a105~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a81~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a113~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a89~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a121~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a129~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a161~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a193~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a225~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a137~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a169~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a201~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a201_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a233~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a233_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a145~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a177~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a209~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a209_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a241~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a241_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a153~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a185~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a217~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a217_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a249~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a19  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a298~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a298_PORTBDATAOUT_bus [0];
assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a299  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a298_PORTBDATAOUT_bus [1];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a290~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a290_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a274~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a274_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a282~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a282_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a258~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a258_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a266~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a266_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a82~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a90~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a98~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a106~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a114~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a122~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a130~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a162~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a194~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a226~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a138~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a170~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a202~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a202_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a234~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a234_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a146~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a178~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a210~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a210_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a242~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a242_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a154~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a186~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a218~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a218_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a250~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a250_PORTBDATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a291~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a291_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a275~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a275_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a283~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a283_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a259~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a259_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a267~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a267_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a75~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a83~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a91~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a99~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a107~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a115~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a123~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a131~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a163~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a195~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a227~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a139~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a171~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a203~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a203_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a235~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a235_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a147~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a179~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a211~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a211_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a243~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a243_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a155~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a187~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a219~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a219_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a251~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a251_PORTBDATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a21  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a300~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a300_PORTBDATAOUT_bus [0];
assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a301  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a300_PORTBDATAOUT_bus [1];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a292~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a292_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a276~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a276_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a284~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a284_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a260~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a260_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a268~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a268_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a84~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a92~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a100~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a108~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a116~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a124~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a132~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a164~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a196~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a228~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a140~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a172~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a204~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a204_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a236~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a236_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a148~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a180~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a212~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a212_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a244~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a244_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a156~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a188~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a220~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a220_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a252~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a252_PORTBDATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a293~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a293_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a277~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a277_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a285~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a285_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a261~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a261_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a269~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a269_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a77~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a85~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a93~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a101~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a109~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a117~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a125~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a133~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a165~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a197~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a229~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a141~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a173~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a205~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a205_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a237~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a237_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a149~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a181~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a213~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a213_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a245~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a245_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a157~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a189~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a221~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a221_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a253~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a253_PORTBDATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a23  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a302~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a302_PORTBDATAOUT_bus [0];
assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a303  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a302_PORTBDATAOUT_bus [1];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a294~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a294_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a278~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a278_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a286~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a286_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a262~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a262_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a270~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a270_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a86~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a94~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a102~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a110~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a118~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a126~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a134~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a166~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a198~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a230~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a142~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a174~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a206~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a206_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a238~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a238_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a150~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a182~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a214~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a214_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a246~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a246_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a158~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a190~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a222~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a222_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a254~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a254_PORTBDATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a295~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a295_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a279~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a279_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a287~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a287_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a263~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a263_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a271~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a271_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a79~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a87~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a95~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a103~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a111~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a119~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a127~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a135~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a167~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a199~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a231~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a143~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a175~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a207~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a207_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a239~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a239_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a151~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a183~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a215~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a215_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a247~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a247_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a159~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a191~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a223~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a223_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a255~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a255_PORTBDATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \vga_logic_inst|Mult0~8_resulta  = \vga_logic_inst|Mult0~8_RESULTA_bus [0];
assign \vga_logic_inst|Mult0~9  = \vga_logic_inst|Mult0~8_RESULTA_bus [1];
assign \vga_logic_inst|Mult0~10  = \vga_logic_inst|Mult0~8_RESULTA_bus [2];
assign \vga_logic_inst|Mult0~11  = \vga_logic_inst|Mult0~8_RESULTA_bus [3];
assign \vga_logic_inst|Mult0~12  = \vga_logic_inst|Mult0~8_RESULTA_bus [4];
assign \vga_logic_inst|Mult0~13  = \vga_logic_inst|Mult0~8_RESULTA_bus [5];
assign \vga_logic_inst|Mult0~14  = \vga_logic_inst|Mult0~8_RESULTA_bus [6];
assign \vga_logic_inst|Mult0~15  = \vga_logic_inst|Mult0~8_RESULTA_bus [7];
assign \vga_logic_inst|Mult0~16  = \vga_logic_inst|Mult0~8_RESULTA_bus [8];
assign \vga_logic_inst|Mult0~17  = \vga_logic_inst|Mult0~8_RESULTA_bus [9];
assign \vga_logic_inst|Mult0~18  = \vga_logic_inst|Mult0~8_RESULTA_bus [10];
assign \vga_logic_inst|Mult0~19  = \vga_logic_inst|Mult0~8_RESULTA_bus [11];
assign \vga_logic_inst|Mult0~20  = \vga_logic_inst|Mult0~8_RESULTA_bus [12];
assign \vga_logic_inst|Mult0~21  = \vga_logic_inst|Mult0~8_RESULTA_bus [13];
assign \vga_logic_inst|Mult0~22  = \vga_logic_inst|Mult0~8_RESULTA_bus [14];
assign \vga_logic_inst|Mult0~23  = \vga_logic_inst|Mult0~8_RESULTA_bus [15];
assign \vga_logic_inst|Mult0~24  = \vga_logic_inst|Mult0~8_RESULTA_bus [16];
assign \vga_logic_inst|Mult0~25  = \vga_logic_inst|Mult0~8_RESULTA_bus [17];
assign \vga_logic_inst|Mult0~26  = \vga_logic_inst|Mult0~8_RESULTA_bus [18];
assign \vga_logic_inst|Mult0~27  = \vga_logic_inst|Mult0~8_RESULTA_bus [19];
assign \vga_logic_inst|Mult0~28  = \vga_logic_inst|Mult0~8_RESULTA_bus [20];
assign \vga_logic_inst|Mult0~29  = \vga_logic_inst|Mult0~8_RESULTA_bus [21];
assign \vga_logic_inst|Mult0~30  = \vga_logic_inst|Mult0~8_RESULTA_bus [22];
assign \vga_logic_inst|Mult0~31  = \vga_logic_inst|Mult0~8_RESULTA_bus [23];
assign \vga_logic_inst|Mult0~32  = \vga_logic_inst|Mult0~8_RESULTA_bus [24];
assign \vga_logic_inst|Mult0~33  = \vga_logic_inst|Mult0~8_RESULTA_bus [25];
assign \vga_logic_inst|Mult0~34  = \vga_logic_inst|Mult0~8_RESULTA_bus [26];
assign \vga_logic_inst|Mult0~35  = \vga_logic_inst|Mult0~8_RESULTA_bus [27];
assign \vga_logic_inst|Mult0~36  = \vga_logic_inst|Mult0~8_RESULTA_bus [28];
assign \vga_logic_inst|Mult0~37  = \vga_logic_inst|Mult0~8_RESULTA_bus [29];
assign \vga_logic_inst|Mult0~38  = \vga_logic_inst|Mult0~8_RESULTA_bus [30];
assign \vga_logic_inst|Mult0~39  = \vga_logic_inst|Mult0~8_RESULTA_bus [31];
assign \vga_logic_inst|Mult0~40  = \vga_logic_inst|Mult0~8_RESULTA_bus [32];
assign \vga_logic_inst|Mult0~41  = \vga_logic_inst|Mult0~8_RESULTA_bus [33];
assign \vga_logic_inst|Mult0~42  = \vga_logic_inst|Mult0~8_RESULTA_bus [34];
assign \vga_logic_inst|Mult0~43  = \vga_logic_inst|Mult0~8_RESULTA_bus [35];
assign \vga_logic_inst|Mult0~44  = \vga_logic_inst|Mult0~8_RESULTA_bus [36];
assign \vga_logic_inst|Mult0~45  = \vga_logic_inst|Mult0~8_RESULTA_bus [37];
assign \vga_logic_inst|Mult0~46  = \vga_logic_inst|Mult0~8_RESULTA_bus [38];
assign \vga_logic_inst|Mult0~47  = \vga_logic_inst|Mult0~8_RESULTA_bus [39];
assign \vga_logic_inst|Mult0~48  = \vga_logic_inst|Mult0~8_RESULTA_bus [40];
assign \vga_logic_inst|Mult0~49  = \vga_logic_inst|Mult0~8_RESULTA_bus [41];
assign \vga_logic_inst|Mult0~50  = \vga_logic_inst|Mult0~8_RESULTA_bus [42];
assign \vga_logic_inst|Mult0~51  = \vga_logic_inst|Mult0~8_RESULTA_bus [43];
assign \vga_logic_inst|Mult0~52  = \vga_logic_inst|Mult0~8_RESULTA_bus [44];
assign \vga_logic_inst|Mult0~53  = \vga_logic_inst|Mult0~8_RESULTA_bus [45];
assign \vga_logic_inst|Mult0~54  = \vga_logic_inst|Mult0~8_RESULTA_bus [46];
assign \vga_logic_inst|Mult0~55  = \vga_logic_inst|Mult0~8_RESULTA_bus [47];
assign \vga_logic_inst|Mult0~56  = \vga_logic_inst|Mult0~8_RESULTA_bus [48];
assign \vga_logic_inst|Mult0~57  = \vga_logic_inst|Mult0~8_RESULTA_bus [49];
assign \vga_logic_inst|Mult0~58  = \vga_logic_inst|Mult0~8_RESULTA_bus [50];
assign \vga_logic_inst|Mult0~59  = \vga_logic_inst|Mult0~8_RESULTA_bus [51];
assign \vga_logic_inst|Mult0~60  = \vga_logic_inst|Mult0~8_RESULTA_bus [52];
assign \vga_logic_inst|Mult0~61  = \vga_logic_inst|Mult0~8_RESULTA_bus [53];
assign \vga_logic_inst|Mult0~62  = \vga_logic_inst|Mult0~8_RESULTA_bus [54];
assign \vga_logic_inst|Mult0~63  = \vga_logic_inst|Mult0~8_RESULTA_bus [55];
assign \vga_logic_inst|Mult0~64  = \vga_logic_inst|Mult0~8_RESULTA_bus [56];
assign \vga_logic_inst|Mult0~65  = \vga_logic_inst|Mult0~8_RESULTA_bus [57];
assign \vga_logic_inst|Mult0~66  = \vga_logic_inst|Mult0~8_RESULTA_bus [58];
assign \vga_logic_inst|Mult0~67  = \vga_logic_inst|Mult0~8_RESULTA_bus [59];
assign \vga_logic_inst|Mult0~68  = \vga_logic_inst|Mult0~8_RESULTA_bus [60];
assign \vga_logic_inst|Mult0~69  = \vga_logic_inst|Mult0~8_RESULTA_bus [61];
assign \vga_logic_inst|Mult0~70  = \vga_logic_inst|Mult0~8_RESULTA_bus [62];
assign \vga_logic_inst|Mult0~71  = \vga_logic_inst|Mult0~8_RESULTA_bus [63];

assign \vga_logic_inst|Mult0~mult_hlmac_resulta  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [0];
assign \vga_logic_inst|Mult0~657  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [1];
assign \vga_logic_inst|Mult0~658  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [2];
assign \vga_logic_inst|Mult0~659  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [3];
assign \vga_logic_inst|Mult0~660  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [4];
assign \vga_logic_inst|Mult0~661  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [5];
assign \vga_logic_inst|Mult0~662  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [6];
assign \vga_logic_inst|Mult0~663  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [7];
assign \vga_logic_inst|Mult0~664  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [8];
assign \vga_logic_inst|Mult0~665  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [9];
assign \vga_logic_inst|Mult0~666  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [10];
assign \vga_logic_inst|Mult0~667  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [11];
assign \vga_logic_inst|Mult0~668  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [12];
assign \vga_logic_inst|Mult0~669  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [13];
assign \vga_logic_inst|Mult0~670  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [14];
assign \vga_logic_inst|Mult0~671  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [15];
assign \vga_logic_inst|Mult0~672  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [16];
assign \vga_logic_inst|Mult0~673  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [17];
assign \vga_logic_inst|Mult0~674  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [18];
assign \vga_logic_inst|Mult0~675  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [19];
assign \vga_logic_inst|Mult0~676  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [20];
assign \vga_logic_inst|Mult0~677  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [21];
assign \vga_logic_inst|Mult0~678  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [22];
assign \vga_logic_inst|Mult0~679  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [23];
assign \vga_logic_inst|Mult0~680  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [24];
assign \vga_logic_inst|Mult0~349  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [25];
assign \vga_logic_inst|Mult0~350  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [26];
assign \vga_logic_inst|Mult0~351  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [27];
assign \vga_logic_inst|Mult0~352  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [28];
assign \vga_logic_inst|Mult0~353  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [29];
assign \vga_logic_inst|Mult0~354  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [30];
assign \vga_logic_inst|Mult0~355  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [31];
assign \vga_logic_inst|Mult0~356  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [32];
assign \vga_logic_inst|Mult0~357  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [33];
assign \vga_logic_inst|Mult0~358  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [34];
assign \vga_logic_inst|Mult0~359  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [35];
assign \vga_logic_inst|Mult0~360  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [36];
assign \vga_logic_inst|Mult0~361  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [37];
assign \vga_logic_inst|Mult0~362  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [38];
assign \vga_logic_inst|Mult0~363  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [39];
assign \vga_logic_inst|Mult0~364  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [40];
assign \vga_logic_inst|Mult0~365  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [41];
assign \vga_logic_inst|Mult0~366  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [42];
assign \vga_logic_inst|Mult0~367  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [43];
assign \vga_logic_inst|Mult0~368  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [44];
assign \vga_logic_inst|Mult0~369  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [45];
assign \vga_logic_inst|Mult0~370  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [46];
assign \vga_logic_inst|Mult0~371  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [47];
assign \vga_logic_inst|Mult0~372  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [48];
assign \vga_logic_inst|Mult0~373  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [49];
assign \vga_logic_inst|Mult0~374  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [50];
assign \vga_logic_inst|Mult0~375  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [51];
assign \vga_logic_inst|Mult0~376  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [52];
assign \vga_logic_inst|Mult0~377  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [53];
assign \vga_logic_inst|Mult0~378  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [54];
assign \vga_logic_inst|Mult0~379  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [55];
assign \vga_logic_inst|Mult0~380  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [56];
assign \vga_logic_inst|Mult0~381  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [57];
assign \vga_logic_inst|Mult0~382  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [58];
assign \vga_logic_inst|Mult0~383  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [59];
assign \vga_logic_inst|Mult0~384  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [60];
assign \vga_logic_inst|Mult0~385  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [61];
assign \vga_logic_inst|Mult0~386  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [62];
assign \vga_logic_inst|Mult0~387  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [63];

assign \processing_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \processing_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \processing_rom|altsyncram_component|auto_generated|ram_block1a17  = \processing_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \processing_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \processing_rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \processing_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \processing_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \processing_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \processing_rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \processing_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \processing_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \processing_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \processing_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \processing_rom|altsyncram_component|auto_generated|ram_block1a19  = \processing_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \processing_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \processing_rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \processing_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \processing_rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \processing_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \processing_rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \processing_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \processing_rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \processing_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \processing_rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \processing_rom|altsyncram_component|auto_generated|ram_block1a21  = \processing_rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \processing_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \processing_rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \processing_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \processing_rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \processing_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \processing_rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \processing_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \processing_rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \processing_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \processing_rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \processing_rom|altsyncram_component|auto_generated|ram_block1a23  = \processing_rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \processing_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \processing_rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \processing_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \processing_rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \processing_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \processing_rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \processing_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \processing_rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \processor|IMG_SIZE_OUT [0] = \processor|Mult0~mac_RESULTA_bus [0];
assign \processor|IMG_SIZE_OUT [1] = \processor|Mult0~mac_RESULTA_bus [1];
assign \processor|IMG_SIZE_OUT [2] = \processor|Mult0~mac_RESULTA_bus [2];
assign \processor|IMG_SIZE_OUT [3] = \processor|Mult0~mac_RESULTA_bus [3];
assign \processor|IMG_SIZE_OUT [4] = \processor|Mult0~mac_RESULTA_bus [4];
assign \processor|IMG_SIZE_OUT [5] = \processor|Mult0~mac_RESULTA_bus [5];
assign \processor|IMG_SIZE_OUT [6] = \processor|Mult0~mac_RESULTA_bus [6];
assign \processor|IMG_SIZE_OUT [7] = \processor|Mult0~mac_RESULTA_bus [7];
assign \processor|IMG_SIZE_OUT [8] = \processor|Mult0~mac_RESULTA_bus [8];
assign \processor|IMG_SIZE_OUT [9] = \processor|Mult0~mac_RESULTA_bus [9];
assign \processor|IMG_SIZE_OUT [10] = \processor|Mult0~mac_RESULTA_bus [10];
assign \processor|IMG_SIZE_OUT [11] = \processor|Mult0~mac_RESULTA_bus [11];
assign \processor|IMG_SIZE_OUT [12] = \processor|Mult0~mac_RESULTA_bus [12];
assign \processor|IMG_SIZE_OUT [13] = \processor|Mult0~mac_RESULTA_bus [13];
assign \processor|IMG_SIZE_OUT [14] = \processor|Mult0~mac_RESULTA_bus [14];
assign \processor|IMG_SIZE_OUT [15] = \processor|Mult0~mac_RESULTA_bus [15];
assign \processor|IMG_SIZE_OUT [16] = \processor|Mult0~mac_RESULTA_bus [16];
assign \processor|IMG_SIZE_OUT [17] = \processor|Mult0~mac_RESULTA_bus [17];
assign \processor|IMG_SIZE_OUT [18] = \processor|Mult0~mac_RESULTA_bus [18];
assign \processor|Mult0~8  = \processor|Mult0~mac_RESULTA_bus [19];
assign \processor|Mult0~9  = \processor|Mult0~mac_RESULTA_bus [20];
assign \processor|Mult0~10  = \processor|Mult0~mac_RESULTA_bus [21];
assign \processor|Mult0~11  = \processor|Mult0~mac_RESULTA_bus [22];
assign \processor|Mult0~12  = \processor|Mult0~mac_RESULTA_bus [23];
assign \processor|Mult0~13  = \processor|Mult0~mac_RESULTA_bus [24];
assign \processor|Mult0~14  = \processor|Mult0~mac_RESULTA_bus [25];
assign \processor|Mult0~15  = \processor|Mult0~mac_RESULTA_bus [26];
assign \processor|Mult0~16  = \processor|Mult0~mac_RESULTA_bus [27];
assign \processor|Mult0~17  = \processor|Mult0~mac_RESULTA_bus [28];
assign \processor|Mult0~18  = \processor|Mult0~mac_RESULTA_bus [29];
assign \processor|Mult0~19  = \processor|Mult0~mac_RESULTA_bus [30];
assign \processor|Mult0~20  = \processor|Mult0~mac_RESULTA_bus [31];
assign \processor|Mult0~21  = \processor|Mult0~mac_RESULTA_bus [32];
assign \processor|Mult0~22  = \processor|Mult0~mac_RESULTA_bus [33];
assign \processor|Mult0~23  = \processor|Mult0~mac_RESULTA_bus [34];
assign \processor|Mult0~24  = \processor|Mult0~mac_RESULTA_bus [35];
assign \processor|Mult0~25  = \processor|Mult0~mac_RESULTA_bus [36];
assign \processor|Mult0~26  = \processor|Mult0~mac_RESULTA_bus [37];
assign \processor|Mult0~27  = \processor|Mult0~mac_RESULTA_bus [38];
assign \processor|Mult0~28  = \processor|Mult0~mac_RESULTA_bus [39];
assign \processor|Mult0~29  = \processor|Mult0~mac_RESULTA_bus [40];
assign \processor|Mult0~30  = \processor|Mult0~mac_RESULTA_bus [41];
assign \processor|Mult0~31  = \processor|Mult0~mac_RESULTA_bus [42];
assign \processor|Mult0~32  = \processor|Mult0~mac_RESULTA_bus [43];
assign \processor|Mult0~33  = \processor|Mult0~mac_RESULTA_bus [44];
assign \processor|Mult0~34  = \processor|Mult0~mac_RESULTA_bus [45];
assign \processor|Mult0~35  = \processor|Mult0~mac_RESULTA_bus [46];
assign \processor|Mult0~36  = \processor|Mult0~mac_RESULTA_bus [47];
assign \processor|Mult0~37  = \processor|Mult0~mac_RESULTA_bus [48];
assign \processor|Mult0~38  = \processor|Mult0~mac_RESULTA_bus [49];
assign \processor|Mult0~39  = \processor|Mult0~mac_RESULTA_bus [50];
assign \processor|Mult0~40  = \processor|Mult0~mac_RESULTA_bus [51];
assign \processor|Mult0~41  = \processor|Mult0~mac_RESULTA_bus [52];
assign \processor|Mult0~42  = \processor|Mult0~mac_RESULTA_bus [53];
assign \processor|Mult0~43  = \processor|Mult0~mac_RESULTA_bus [54];
assign \processor|Mult0~44  = \processor|Mult0~mac_RESULTA_bus [55];
assign \processor|Mult0~45  = \processor|Mult0~mac_RESULTA_bus [56];
assign \processor|Mult0~46  = \processor|Mult0~mac_RESULTA_bus [57];
assign \processor|Mult0~47  = \processor|Mult0~mac_RESULTA_bus [58];
assign \processor|Mult0~48  = \processor|Mult0~mac_RESULTA_bus [59];
assign \processor|Mult0~49  = \processor|Mult0~mac_RESULTA_bus [60];
assign \processor|Mult0~50  = \processor|Mult0~mac_RESULTA_bus [61];
assign \processor|Mult0~51  = \processor|Mult0~mac_RESULTA_bus [62];
assign \processor|Mult0~52  = \processor|Mult0~mac_RESULTA_bus [63];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\clk_div_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\the_vga_driver|hysnc_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\the_vga_driver|vsync_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\the_vga_driver|blank~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\the_vga_driver|red_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\the_vga_driver|red_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\the_vga_driver|red_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\the_vga_driver|red_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\the_vga_driver|red_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\the_vga_driver|red_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\the_vga_driver|red_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\the_vga_driver|red_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\the_vga_driver|green_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\the_vga_driver|green_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\the_vga_driver|green_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\the_vga_driver|green_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\the_vga_driver|green_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\the_vga_driver|green_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\the_vga_driver|green_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\the_vga_driver|green_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\the_vga_driver|blue_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\the_vga_driver|blue_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\the_vga_driver|blue_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\the_vga_driver|blue_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\the_vga_driver|blue_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\the_vga_driver|blue_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\the_vga_driver|blue_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\the_vga_driver|blue_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(!\scrolling_display|WideOr41~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(!\scrolling_display|WideOr40~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(!\scrolling_display|WideOr39~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(!\scrolling_display|WideOr38~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(!\scrolling_display|WideOr37~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(!\scrolling_display|WideOr36~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\scrolling_display|WideOr35~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(!\scrolling_display|WideOr34~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(!\scrolling_display|WideOr33~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(!\scrolling_display|WideOr32~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(!\scrolling_display|WideOr31~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(!\scrolling_display|WideOr30~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(!\scrolling_display|WideOr29~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\scrolling_display|WideOr28~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(!\scrolling_display|WideOr27~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(!\scrolling_display|WideOr26~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(!\scrolling_display|WideOr25~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(!\scrolling_display|WideOr24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(!\scrolling_display|WideOr23~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(!\scrolling_display|WideOr22~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\scrolling_display|WideOr21~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(!\scrolling_display|WideOr20~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(!\scrolling_display|WideOr19~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(!\scrolling_display|WideOr18~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(!\scrolling_display|WideOr17~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(!\scrolling_display|WideOr16~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(!\scrolling_display|WideOr15~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\scrolling_display|WideOr14~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(!\scrolling_display|WideOr13~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(!\scrolling_display|WideOr12~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(!\scrolling_display|WideOr11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(!\scrolling_display|WideOr10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(!\scrolling_display|WideOr9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(!\scrolling_display|WideOr8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\scrolling_display|WideOr7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(!\scrolling_display|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(!\scrolling_display|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(!\scrolling_display|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(!\scrolling_display|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(!\scrolling_display|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(!\scrolling_display|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\scrolling_display|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N51
cyclonev_lcell_comb \clk_div_reg~0 (
// Equation(s):
// \clk_div_reg~0_combout  = ( !\clk_div_reg~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_div_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_div_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_div_reg~0 .extended_lut = "off";
defparam \clk_div_reg~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \clk_div_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N11
dffeas clk_div_reg(
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\clk_div_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam clk_div_reg.is_wysiwyg = "true";
defparam clk_div_reg.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N0
cyclonev_lcell_comb \the_vga_driver|Add0~33 (
// Equation(s):
// \the_vga_driver|Add0~33_sumout  = SUM(( \the_vga_driver|h_counter [0] ) + ( VCC ) + ( !VCC ))
// \the_vga_driver|Add0~34  = CARRY(( \the_vga_driver|h_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~33_sumout ),
	.cout(\the_vga_driver|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~33 .extended_lut = "off";
defparam \the_vga_driver|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \the_vga_driver|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N15
cyclonev_lcell_comb \the_vga_driver|Add0~9 (
// Equation(s):
// \the_vga_driver|Add0~9_sumout  = SUM(( \the_vga_driver|h_counter [5] ) + ( GND ) + ( \the_vga_driver|Add0~14  ))
// \the_vga_driver|Add0~10  = CARRY(( \the_vga_driver|h_counter [5] ) + ( GND ) + ( \the_vga_driver|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|h_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~9_sumout ),
	.cout(\the_vga_driver|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~9 .extended_lut = "off";
defparam \the_vga_driver|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N18
cyclonev_lcell_comb \the_vga_driver|Add0~5 (
// Equation(s):
// \the_vga_driver|Add0~5_sumout  = SUM(( \the_vga_driver|h_counter [6] ) + ( GND ) + ( \the_vga_driver|Add0~10  ))
// \the_vga_driver|Add0~6  = CARRY(( \the_vga_driver|h_counter [6] ) + ( GND ) + ( \the_vga_driver|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|h_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~5_sumout ),
	.cout(\the_vga_driver|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~5 .extended_lut = "off";
defparam \the_vga_driver|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N50
dffeas \the_vga_driver|h_counter[6] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[7]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[6] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N21
cyclonev_lcell_comb \the_vga_driver|Add0~29 (
// Equation(s):
// \the_vga_driver|Add0~29_sumout  = SUM(( \the_vga_driver|h_counter [7] ) + ( GND ) + ( \the_vga_driver|Add0~6  ))
// \the_vga_driver|Add0~30  = CARRY(( \the_vga_driver|h_counter [7] ) + ( GND ) + ( \the_vga_driver|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|h_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~29_sumout ),
	.cout(\the_vga_driver|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~29 .extended_lut = "off";
defparam \the_vga_driver|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N59
dffeas \the_vga_driver|h_counter[7] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[7]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[7] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N24
cyclonev_lcell_comb \the_vga_driver|Add0~25 (
// Equation(s):
// \the_vga_driver|Add0~25_sumout  = SUM(( \the_vga_driver|h_counter [8] ) + ( GND ) + ( \the_vga_driver|Add0~30  ))
// \the_vga_driver|Add0~26  = CARRY(( \the_vga_driver|h_counter [8] ) + ( GND ) + ( \the_vga_driver|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~25_sumout ),
	.cout(\the_vga_driver|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~25 .extended_lut = "off";
defparam \the_vga_driver|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_vga_driver|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N56
dffeas \the_vga_driver|h_counter[8] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[7]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[8] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N27
cyclonev_lcell_comb \the_vga_driver|Add0~1 (
// Equation(s):
// \the_vga_driver|Add0~1_sumout  = SUM(( \the_vga_driver|h_counter [9] ) + ( GND ) + ( \the_vga_driver|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~1 .extended_lut = "off";
defparam \the_vga_driver|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_vga_driver|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N14
dffeas \the_vga_driver|h_counter[9] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[7]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[9] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N0
cyclonev_lcell_comb \the_vga_driver|Equal1~0 (
// Equation(s):
// \the_vga_driver|Equal1~0_combout  = ( !\the_vga_driver|h_counter [6] & ( (!\the_vga_driver|h_counter [9] & !\the_vga_driver|h_counter [4]) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|h_counter [9]),
	.datac(!\the_vga_driver|h_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal1~0 .extended_lut = "off";
defparam \the_vga_driver|Equal1~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \the_vga_driver|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N33
cyclonev_lcell_comb \the_vga_driver|Equal0~0 (
// Equation(s):
// \the_vga_driver|Equal0~0_combout  = ( !\the_vga_driver|h_counter [7] & ( \the_vga_driver|h_counter [1] & ( (\the_vga_driver|h_counter [3] & (!\the_vga_driver|h_counter [8] & \the_vga_driver|h_counter [2])) ) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|h_counter [3]),
	.datac(!\the_vga_driver|h_counter [8]),
	.datad(!\the_vga_driver|h_counter [2]),
	.datae(!\the_vga_driver|h_counter [7]),
	.dataf(!\the_vga_driver|h_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal0~0 .extended_lut = "off";
defparam \the_vga_driver|Equal0~0 .lut_mask = 64'h0000000000300000;
defparam \the_vga_driver|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N27
cyclonev_lcell_comb \the_vga_driver|Equal1~1 (
// Equation(s):
// \the_vga_driver|Equal1~1_combout  = ( \the_vga_driver|Equal1~0_combout  & ( \the_vga_driver|Equal0~0_combout  & ( (!\the_vga_driver|h_counter [5] & \the_vga_driver|h_counter [0]) ) ) )

	.dataa(!\the_vga_driver|h_counter [5]),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [0]),
	.datad(gnd),
	.datae(!\the_vga_driver|Equal1~0_combout ),
	.dataf(!\the_vga_driver|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal1~1 .extended_lut = "off";
defparam \the_vga_driver|Equal1~1 .lut_mask = 64'h0000000000000A0A;
defparam \the_vga_driver|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N6
cyclonev_lcell_comb \the_vga_driver|Equal0~1 (
// Equation(s):
// \the_vga_driver|Equal0~1_combout  = ( \the_vga_driver|h_counter [6] & ( (\the_vga_driver|h_counter [4] & \the_vga_driver|h_counter [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [4]),
	.datad(!\the_vga_driver|h_counter [0]),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal0~1 .extended_lut = "off";
defparam \the_vga_driver|Equal0~1 .lut_mask = 64'h00000000000F000F;
defparam \the_vga_driver|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N30
cyclonev_lcell_comb \the_vga_driver|Equal0~2 (
// Equation(s):
// \the_vga_driver|Equal0~2_combout  = ( \the_vga_driver|Equal0~1_combout  & ( (\the_vga_driver|h_counter [5] & (\the_vga_driver|h_counter [9] & \the_vga_driver|Equal0~0_combout )) ) )

	.dataa(!\the_vga_driver|h_counter [5]),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [9]),
	.datad(!\the_vga_driver|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal0~2 .extended_lut = "off";
defparam \the_vga_driver|Equal0~2 .lut_mask = 64'h0000000000050005;
defparam \the_vga_driver|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N15
cyclonev_lcell_comb \the_vga_driver|h_state~20 (
// Equation(s):
// \the_vga_driver|h_state~20_combout  = ( \the_vga_driver|h_state.H_BACK_STATE~q  & ( \the_vga_driver|Equal0~2_combout  & ( (\KEY[0]~input_o  & !\the_vga_driver|Equal3~0_combout ) ) ) ) # ( !\the_vga_driver|h_state.H_BACK_STATE~q  & ( 
// \the_vga_driver|Equal0~2_combout  & ( \KEY[0]~input_o  ) ) ) # ( \the_vga_driver|h_state.H_BACK_STATE~q  & ( !\the_vga_driver|Equal0~2_combout  & ( (\KEY[0]~input_o  & !\the_vga_driver|Equal3~0_combout ) ) ) ) # ( !\the_vga_driver|h_state.H_BACK_STATE~q  
// & ( !\the_vga_driver|Equal0~2_combout  & ( (\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \KEY[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\the_vga_driver|Equal3~0_combout ),
	.datae(!\the_vga_driver|h_state.H_BACK_STATE~q ),
	.dataf(!\the_vga_driver|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_state~20 .extended_lut = "off";
defparam \the_vga_driver|h_state~20 .lut_mask = 64'h03030F000F0F0F00;
defparam \the_vga_driver|h_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N32
dffeas \the_vga_driver|h_state.H_ACTIVE_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|h_state~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_state.H_ACTIVE_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|h_state.H_ACTIVE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N18
cyclonev_lcell_comb \the_vga_driver|h_state~21 (
// Equation(s):
// \the_vga_driver|h_state~21_combout  = ( \the_vga_driver|Equal0~2_combout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q ) # ((\the_vga_driver|h_state.H_FRONT_STATE~q  & !\the_vga_driver|Equal1~1_combout )) ) ) # ( !\the_vga_driver|Equal0~2_combout  & ( 
// (\the_vga_driver|h_state.H_FRONT_STATE~q  & !\the_vga_driver|Equal1~1_combout ) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_FRONT_STATE~q ),
	.datac(!\the_vga_driver|Equal1~1_combout ),
	.datad(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_state~21 .extended_lut = "off";
defparam \the_vga_driver|h_state~21 .lut_mask = 64'h30303030FF30FF30;
defparam \the_vga_driver|h_state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N8
dffeas \the_vga_driver|h_state.H_FRONT_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|h_state~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_state.H_FRONT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_state.H_FRONT_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|h_state.H_FRONT_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N9
cyclonev_lcell_comb \the_vga_driver|Equal2~0 (
// Equation(s):
// \the_vga_driver|Equal2~0_combout  = ( \the_vga_driver|Equal0~1_combout  & ( (!\the_vga_driver|h_counter [5] & (!\the_vga_driver|h_counter [9] & \the_vga_driver|Equal0~0_combout )) ) )

	.dataa(!\the_vga_driver|h_counter [5]),
	.datab(!\the_vga_driver|h_counter [9]),
	.datac(!\the_vga_driver|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal2~0 .extended_lut = "off";
defparam \the_vga_driver|Equal2~0 .lut_mask = 64'h0000000008080808;
defparam \the_vga_driver|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N33
cyclonev_lcell_comb \the_vga_driver|h_state~19 (
// Equation(s):
// \the_vga_driver|h_state~19_combout  = ( \the_vga_driver|Equal1~1_combout  & ( (!\the_vga_driver|h_state.H_PULSE_STATE~q  & (\the_vga_driver|h_state.H_FRONT_STATE~q )) # (\the_vga_driver|h_state.H_PULSE_STATE~q  & ((!\the_vga_driver|Equal2~0_combout ))) ) 
// ) # ( !\the_vga_driver|Equal1~1_combout  & ( (!\the_vga_driver|Equal2~0_combout  & \the_vga_driver|h_state.H_PULSE_STATE~q ) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_FRONT_STATE~q ),
	.datac(!\the_vga_driver|Equal2~0_combout ),
	.datad(!\the_vga_driver|h_state.H_PULSE_STATE~q ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_state~19 .extended_lut = "off";
defparam \the_vga_driver|h_state~19 .lut_mask = 64'h00F000F033F033F0;
defparam \the_vga_driver|h_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N5
dffeas \the_vga_driver|h_state.H_PULSE_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|h_state~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_state.H_PULSE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_state.H_PULSE_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|h_state.H_PULSE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N42
cyclonev_lcell_comb \the_vga_driver|h_state~17 (
// Equation(s):
// \the_vga_driver|h_state~17_combout  = ( \the_vga_driver|Equal0~0_combout  & ( (!\the_vga_driver|h_counter [5] & (!\the_vga_driver|h_counter [9] & (\the_vga_driver|Equal0~1_combout  & \the_vga_driver|h_state.H_PULSE_STATE~q ))) ) )

	.dataa(!\the_vga_driver|h_counter [5]),
	.datab(!\the_vga_driver|h_counter [9]),
	.datac(!\the_vga_driver|Equal0~1_combout ),
	.datad(!\the_vga_driver|h_state.H_PULSE_STATE~q ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_state~17 .extended_lut = "off";
defparam \the_vga_driver|h_state~17 .lut_mask = 64'h0000000000080008;
defparam \the_vga_driver|h_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N39
cyclonev_lcell_comb \the_vga_driver|h_counter[7]~3 (
// Equation(s):
// \the_vga_driver|h_counter[7]~3_combout  = ( !\the_vga_driver|h_counter [9] & ( \the_vga_driver|h_state.H_FRONT_STATE~q  & ( (!\the_vga_driver|h_counter [5] & (\the_vga_driver|h_counter [0] & (!\the_vga_driver|h_counter [6] & !\the_vga_driver|h_counter 
// [4]))) ) ) ) # ( \the_vga_driver|h_counter [9] & ( !\the_vga_driver|h_state.H_FRONT_STATE~q  & ( (\the_vga_driver|h_counter [5] & (\the_vga_driver|h_counter [0] & (\the_vga_driver|h_counter [6] & \the_vga_driver|h_counter [4]))) ) ) )

	.dataa(!\the_vga_driver|h_counter [5]),
	.datab(!\the_vga_driver|h_counter [0]),
	.datac(!\the_vga_driver|h_counter [6]),
	.datad(!\the_vga_driver|h_counter [4]),
	.datae(!\the_vga_driver|h_counter [9]),
	.dataf(!\the_vga_driver|h_state.H_FRONT_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_counter[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_counter[7]~3 .extended_lut = "off";
defparam \the_vga_driver|h_counter[7]~3 .lut_mask = 64'h0000000120000000;
defparam \the_vga_driver|h_counter[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N54
cyclonev_lcell_comb \the_vga_driver|h_counter[7]~1 (
// Equation(s):
// \the_vga_driver|h_counter[7]~1_combout  = ( \the_vga_driver|h_counter [3] & ( \the_vga_driver|h_counter[7]~3_combout  & ( (\the_vga_driver|h_counter [1] & (!\the_vga_driver|h_counter [7] & (\the_vga_driver|h_counter [2] & !\the_vga_driver|h_counter [8]))) 
// ) ) )

	.dataa(!\the_vga_driver|h_counter [1]),
	.datab(!\the_vga_driver|h_counter [7]),
	.datac(!\the_vga_driver|h_counter [2]),
	.datad(!\the_vga_driver|h_counter [8]),
	.datae(!\the_vga_driver|h_counter [3]),
	.dataf(!\the_vga_driver|h_counter[7]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_counter[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_counter[7]~1 .extended_lut = "off";
defparam \the_vga_driver|h_counter[7]~1 .lut_mask = 64'h0000000000000400;
defparam \the_vga_driver|h_counter[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N36
cyclonev_lcell_comb \the_vga_driver|h_counter[7]~2 (
// Equation(s):
// \the_vga_driver|h_counter[7]~2_combout  = ( \the_vga_driver|h_state.H_BACK_STATE~q  & ( \the_vga_driver|h_counter[7]~1_combout  & ( (!\KEY[0]~input_o ) # (\the_vga_driver|Equal3~0_combout ) ) ) ) # ( !\the_vga_driver|h_state.H_BACK_STATE~q  & ( 
// \the_vga_driver|h_counter[7]~1_combout  & ( (!\the_vga_driver|h_state.H_PULSE_STATE~q ) # ((!\KEY[0]~input_o ) # (\the_vga_driver|h_state~17_combout )) ) ) ) # ( \the_vga_driver|h_state.H_BACK_STATE~q  & ( !\the_vga_driver|h_counter[7]~1_combout  & ( 
// (!\KEY[0]~input_o ) # (\the_vga_driver|Equal3~0_combout ) ) ) ) # ( !\the_vga_driver|h_state.H_BACK_STATE~q  & ( !\the_vga_driver|h_counter[7]~1_combout  & ( (!\KEY[0]~input_o ) # (\the_vga_driver|h_state~17_combout ) ) ) )

	.dataa(!\the_vga_driver|h_state.H_PULSE_STATE~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\the_vga_driver|Equal3~0_combout ),
	.datad(!\the_vga_driver|h_state~17_combout ),
	.datae(!\the_vga_driver|h_state.H_BACK_STATE~q ),
	.dataf(!\the_vga_driver|h_counter[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_counter[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_counter[7]~2 .extended_lut = "off";
defparam \the_vga_driver|h_counter[7]~2 .lut_mask = 64'hCCFFCFCFEEFFCFCF;
defparam \the_vga_driver|h_counter[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N59
dffeas \the_vga_driver|h_counter[0] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[7]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[0] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N3
cyclonev_lcell_comb \the_vga_driver|Add0~37 (
// Equation(s):
// \the_vga_driver|Add0~37_sumout  = SUM(( \the_vga_driver|h_counter [1] ) + ( GND ) + ( \the_vga_driver|Add0~34  ))
// \the_vga_driver|Add0~38  = CARRY(( \the_vga_driver|h_counter [1] ) + ( GND ) + ( \the_vga_driver|Add0~34  ))

	.dataa(!\the_vga_driver|h_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~37_sumout ),
	.cout(\the_vga_driver|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~37 .extended_lut = "off";
defparam \the_vga_driver|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \the_vga_driver|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N32
dffeas \the_vga_driver|h_counter[1] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[7]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[1] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N6
cyclonev_lcell_comb \the_vga_driver|Add0~21 (
// Equation(s):
// \the_vga_driver|Add0~21_sumout  = SUM(( \the_vga_driver|h_counter [2] ) + ( GND ) + ( \the_vga_driver|Add0~38  ))
// \the_vga_driver|Add0~22  = CARRY(( \the_vga_driver|h_counter [2] ) + ( GND ) + ( \the_vga_driver|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~21_sumout ),
	.cout(\the_vga_driver|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~21 .extended_lut = "off";
defparam \the_vga_driver|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_vga_driver|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N23
dffeas \the_vga_driver|h_counter[2] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[7]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[2] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N9
cyclonev_lcell_comb \the_vga_driver|Add0~17 (
// Equation(s):
// \the_vga_driver|Add0~17_sumout  = SUM(( \the_vga_driver|h_counter [3] ) + ( GND ) + ( \the_vga_driver|Add0~22  ))
// \the_vga_driver|Add0~18  = CARRY(( \the_vga_driver|h_counter [3] ) + ( GND ) + ( \the_vga_driver|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|h_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~17_sumout ),
	.cout(\the_vga_driver|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~17 .extended_lut = "off";
defparam \the_vga_driver|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N14
dffeas \the_vga_driver|h_counter[3] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[7]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[3] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N12
cyclonev_lcell_comb \the_vga_driver|Add0~13 (
// Equation(s):
// \the_vga_driver|Add0~13_sumout  = SUM(( \the_vga_driver|h_counter [4] ) + ( GND ) + ( \the_vga_driver|Add0~18  ))
// \the_vga_driver|Add0~14  = CARRY(( \the_vga_driver|h_counter [4] ) + ( GND ) + ( \the_vga_driver|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~13_sumout ),
	.cout(\the_vga_driver|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~13 .extended_lut = "off";
defparam \the_vga_driver|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_vga_driver|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N53
dffeas \the_vga_driver|h_counter[4] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[7]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[4] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N38
dffeas \the_vga_driver|h_counter[5] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[7]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[5] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N21
cyclonev_lcell_comb \the_vga_driver|Equal3~0 (
// Equation(s):
// \the_vga_driver|Equal3~0_combout  = ( \the_vga_driver|Equal0~0_combout  & ( (\the_vga_driver|h_counter [5] & (\the_vga_driver|h_counter [0] & \the_vga_driver|Equal1~0_combout )) ) )

	.dataa(!\the_vga_driver|h_counter [5]),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [0]),
	.datad(!\the_vga_driver|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal3~0 .extended_lut = "off";
defparam \the_vga_driver|Equal3~0 .lut_mask = 64'h0000000000050005;
defparam \the_vga_driver|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N48
cyclonev_lcell_comb \the_vga_driver|h_state~18 (
// Equation(s):
// \the_vga_driver|h_state~18_combout  = ( \the_vga_driver|h_state~17_combout  & ( (!\the_vga_driver|h_state.H_BACK_STATE~q ) # (!\the_vga_driver|Equal3~0_combout ) ) ) # ( !\the_vga_driver|h_state~17_combout  & ( (\the_vga_driver|h_state.H_BACK_STATE~q  & 
// !\the_vga_driver|Equal3~0_combout ) ) )

	.dataa(!\the_vga_driver|h_state.H_BACK_STATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_state~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_state~18 .extended_lut = "off";
defparam \the_vga_driver|h_state~18 .lut_mask = 64'h55005500FFAAFFAA;
defparam \the_vga_driver|h_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N38
dffeas \the_vga_driver|h_state.H_BACK_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|h_state~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_state.H_BACK_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_state.H_BACK_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|h_state.H_BACK_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N51
cyclonev_lcell_comb \the_vga_driver|hysnc_reg~0 (
// Equation(s):
// \the_vga_driver|hysnc_reg~0_combout  = ( \the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( ((!\the_vga_driver|h_state.H_PULSE_STATE~q  & ((\the_vga_driver|hysnc_reg~q ) # (\the_vga_driver|h_state.H_FRONT_STATE~q )))) # (\the_vga_driver|h_state.H_BACK_STATE~q 
// ) ) ) # ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( (!\the_vga_driver|h_state.H_PULSE_STATE~q ) # (\the_vga_driver|h_state.H_BACK_STATE~q ) ) )

	.dataa(!\the_vga_driver|h_state.H_BACK_STATE~q ),
	.datab(!\the_vga_driver|h_state.H_FRONT_STATE~q ),
	.datac(!\the_vga_driver|hysnc_reg~q ),
	.datad(!\the_vga_driver|h_state.H_PULSE_STATE~q ),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|hysnc_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|hysnc_reg~0 .extended_lut = "off";
defparam \the_vga_driver|hysnc_reg~0 .lut_mask = 64'hFF55FF557F557F55;
defparam \the_vga_driver|hysnc_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N14
dffeas \the_vga_driver|hysnc_reg (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|hysnc_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|hysnc_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|hysnc_reg .is_wysiwyg = "true";
defparam \the_vga_driver|hysnc_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N54
cyclonev_lcell_comb \the_vga_driver|line_done~0 (
// Equation(s):
// \the_vga_driver|line_done~0_combout  = ( !\the_vga_driver|h_state.H_BACK_STATE~q  & ( (((\the_vga_driver|line_done~q  & (\the_vga_driver|h_state.H_ACTIVE_STATE~q )))) ) ) # ( \the_vga_driver|h_state.H_BACK_STATE~q  & ( (\the_vga_driver|h_counter [5] & 
// (!\the_vga_driver|h_counter [0] & (\the_vga_driver|Equal1~0_combout  & ((\the_vga_driver|Equal0~0_combout ))))) ) )

	.dataa(!\the_vga_driver|h_counter [5]),
	.datab(!\the_vga_driver|h_counter [0]),
	.datac(!\the_vga_driver|Equal1~0_combout ),
	.datad(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datae(!\the_vga_driver|h_state.H_BACK_STATE~q ),
	.dataf(!\the_vga_driver|Equal0~0_combout ),
	.datag(!\the_vga_driver|line_done~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|line_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|line_done~0 .extended_lut = "on";
defparam \the_vga_driver|line_done~0 .lut_mask = 64'h000F0000000F0404;
defparam \the_vga_driver|line_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N56
dffeas \the_vga_driver|line_done (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|line_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|line_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|line_done .is_wysiwyg = "true";
defparam \the_vga_driver|line_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N0
cyclonev_lcell_comb \the_vga_driver|Add1~29 (
// Equation(s):
// \the_vga_driver|Add1~29_sumout  = SUM(( \the_vga_driver|v_counter [0] ) + ( VCC ) + ( !VCC ))
// \the_vga_driver|Add1~30  = CARRY(( \the_vga_driver|v_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~29_sumout ),
	.cout(\the_vga_driver|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~29 .extended_lut = "off";
defparam \the_vga_driver|Add1~29 .lut_mask = 64'h00000000000000FF;
defparam \the_vga_driver|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N9
cyclonev_lcell_comb \the_vga_driver|Add1~17 (
// Equation(s):
// \the_vga_driver|Add1~17_sumout  = SUM(( \the_vga_driver|v_counter [3] ) + ( GND ) + ( \the_vga_driver|Add1~22  ))
// \the_vga_driver|Add1~18  = CARRY(( \the_vga_driver|v_counter [3] ) + ( GND ) + ( \the_vga_driver|Add1~22  ))

	.dataa(!\the_vga_driver|v_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~17_sumout ),
	.cout(\the_vga_driver|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~17 .extended_lut = "off";
defparam \the_vga_driver|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \the_vga_driver|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N12
cyclonev_lcell_comb \the_vga_driver|Add1~13 (
// Equation(s):
// \the_vga_driver|Add1~13_sumout  = SUM(( \the_vga_driver|v_counter [4] ) + ( GND ) + ( \the_vga_driver|Add1~18  ))
// \the_vga_driver|Add1~14  = CARRY(( \the_vga_driver|v_counter [4] ) + ( GND ) + ( \the_vga_driver|Add1~18  ))

	.dataa(gnd),
	.datab(!\the_vga_driver|v_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~13_sumout ),
	.cout(\the_vga_driver|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~13 .extended_lut = "off";
defparam \the_vga_driver|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \the_vga_driver|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N3
cyclonev_lcell_comb \the_vga_driver|v_counter[5]~4 (
// Equation(s):
// \the_vga_driver|v_counter[5]~4_combout  = ( \the_vga_driver|line_done~q  & ( \KEY[0]~input_o  ) ) # ( \the_vga_driver|line_done~q  & ( !\KEY[0]~input_o  ) ) # ( !\the_vga_driver|line_done~q  & ( !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\the_vga_driver|line_done~q ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_counter[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_counter[5]~4 .extended_lut = "off";
defparam \the_vga_driver|v_counter[5]~4 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \the_vga_driver|v_counter[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N59
dffeas \the_vga_driver|v_counter[4] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[5]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[4] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N15
cyclonev_lcell_comb \the_vga_driver|Add1~9 (
// Equation(s):
// \the_vga_driver|Add1~9_sumout  = SUM(( \the_vga_driver|v_counter [5] ) + ( GND ) + ( \the_vga_driver|Add1~14  ))
// \the_vga_driver|Add1~10  = CARRY(( \the_vga_driver|v_counter [5] ) + ( GND ) + ( \the_vga_driver|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~9_sumout ),
	.cout(\the_vga_driver|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~9 .extended_lut = "off";
defparam \the_vga_driver|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N26
dffeas \the_vga_driver|v_counter[5] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[5]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[5] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N18
cyclonev_lcell_comb \the_vga_driver|Add1~5 (
// Equation(s):
// \the_vga_driver|Add1~5_sumout  = SUM(( \the_vga_driver|v_counter [6] ) + ( GND ) + ( \the_vga_driver|Add1~10  ))
// \the_vga_driver|Add1~6  = CARRY(( \the_vga_driver|v_counter [6] ) + ( GND ) + ( \the_vga_driver|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~5_sumout ),
	.cout(\the_vga_driver|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~5 .extended_lut = "off";
defparam \the_vga_driver|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y20_N50
dffeas \the_vga_driver|v_counter[6] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[5]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[6] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N21
cyclonev_lcell_comb \the_vga_driver|Add1~1 (
// Equation(s):
// \the_vga_driver|Add1~1_sumout  = SUM(( \the_vga_driver|v_counter [7] ) + ( GND ) + ( \the_vga_driver|Add1~6  ))
// \the_vga_driver|Add1~2  = CARRY(( \the_vga_driver|v_counter [7] ) + ( GND ) + ( \the_vga_driver|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~1_sumout ),
	.cout(\the_vga_driver|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~1 .extended_lut = "off";
defparam \the_vga_driver|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y20_N53
dffeas \the_vga_driver|v_counter[7] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[5]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[7] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N24
cyclonev_lcell_comb \the_vga_driver|Add1~37 (
// Equation(s):
// \the_vga_driver|Add1~37_sumout  = SUM(( \the_vga_driver|v_counter [8] ) + ( GND ) + ( \the_vga_driver|Add1~2  ))
// \the_vga_driver|Add1~38  = CARRY(( \the_vga_driver|v_counter [8] ) + ( GND ) + ( \the_vga_driver|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~37_sumout ),
	.cout(\the_vga_driver|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~37 .extended_lut = "off";
defparam \the_vga_driver|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_vga_driver|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y20_N56
dffeas \the_vga_driver|v_counter[8] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[5]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[8] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N27
cyclonev_lcell_comb \the_vga_driver|Add1~33 (
// Equation(s):
// \the_vga_driver|Add1~33_sumout  = SUM(( \the_vga_driver|v_counter [9] ) + ( GND ) + ( \the_vga_driver|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~33 .extended_lut = "off";
defparam \the_vga_driver|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_vga_driver|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y20_N41
dffeas \the_vga_driver|v_counter[9] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[5]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[9] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N54
cyclonev_lcell_comb \the_vga_driver|Equal5~0 (
// Equation(s):
// \the_vga_driver|Equal5~0_combout  = ( \the_vga_driver|v_counter [2] & ( (\the_vga_driver|v_counter [4] & (\the_vga_driver|v_counter [1] & (\the_vga_driver|v_counter [8] & \the_vga_driver|v_counter [7]))) ) )

	.dataa(!\the_vga_driver|v_counter [4]),
	.datab(!\the_vga_driver|v_counter [1]),
	.datac(!\the_vga_driver|v_counter [8]),
	.datad(!\the_vga_driver|v_counter [7]),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal5~0 .extended_lut = "off";
defparam \the_vga_driver|Equal5~0 .lut_mask = 64'h0000000000010001;
defparam \the_vga_driver|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N6
cyclonev_lcell_comb \the_vga_driver|Equal6~1 (
// Equation(s):
// \the_vga_driver|Equal6~1_combout  = ( !\the_vga_driver|v_counter [5] & ( (\the_vga_driver|v_counter [3] & \the_vga_driver|v_counter [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [3]),
	.datad(!\the_vga_driver|v_counter [0]),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal6~1 .extended_lut = "off";
defparam \the_vga_driver|Equal6~1 .lut_mask = 64'h000F000F00000000;
defparam \the_vga_driver|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N21
cyclonev_lcell_comb \the_vga_driver|Equal5~1 (
// Equation(s):
// \the_vga_driver|Equal5~1_combout  = ( \the_vga_driver|Equal6~1_combout  & ( (\the_vga_driver|v_counter [6] & (!\the_vga_driver|v_counter [9] & \the_vga_driver|Equal5~0_combout )) ) )

	.dataa(!\the_vga_driver|v_counter [6]),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [9]),
	.datad(!\the_vga_driver|Equal5~0_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal5~1 .extended_lut = "off";
defparam \the_vga_driver|Equal5~1 .lut_mask = 64'h0000000000500050;
defparam \the_vga_driver|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N9
cyclonev_lcell_comb \the_vga_driver|Equal6~0 (
// Equation(s):
// \the_vga_driver|Equal6~0_combout  = ( !\the_vga_driver|v_counter [2] & ( (!\the_vga_driver|v_counter [4] & (!\the_vga_driver|v_counter [1] & (!\the_vga_driver|v_counter [7] & !\the_vga_driver|v_counter [8]))) ) )

	.dataa(!\the_vga_driver|v_counter [4]),
	.datab(!\the_vga_driver|v_counter [1]),
	.datac(!\the_vga_driver|v_counter [7]),
	.datad(!\the_vga_driver|v_counter [8]),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal6~0 .extended_lut = "off";
defparam \the_vga_driver|Equal6~0 .lut_mask = 64'h8000800000000000;
defparam \the_vga_driver|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N18
cyclonev_lcell_comb \the_vga_driver|Equal6~2 (
// Equation(s):
// \the_vga_driver|Equal6~2_combout  = ( \the_vga_driver|Equal6~0_combout  & ( (\the_vga_driver|Equal6~1_combout  & (!\the_vga_driver|v_counter [6] & !\the_vga_driver|v_counter [9])) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|Equal6~1_combout ),
	.datac(!\the_vga_driver|v_counter [6]),
	.datad(!\the_vga_driver|v_counter [9]),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal6~2 .extended_lut = "off";
defparam \the_vga_driver|Equal6~2 .lut_mask = 64'h0000000030003000;
defparam \the_vga_driver|Equal6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N39
cyclonev_lcell_comb \the_vga_driver|v_state~20 (
// Equation(s):
// \the_vga_driver|v_state~20_combout  = ( \the_vga_driver|Equal6~2_combout  & ( (!\the_vga_driver|line_done~q  & (((\the_vga_driver|v_state.V_FRONT_STATE~q )))) # (\the_vga_driver|line_done~q  & (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & 
// ((\the_vga_driver|Equal5~1_combout )))) ) ) # ( !\the_vga_driver|Equal6~2_combout  & ( ((!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (\the_vga_driver|line_done~q  & \the_vga_driver|Equal5~1_combout ))) # (\the_vga_driver|v_state.V_FRONT_STATE~q ) ) )

	.dataa(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datab(!\the_vga_driver|v_state.V_FRONT_STATE~q ),
	.datac(!\the_vga_driver|line_done~q ),
	.datad(!\the_vga_driver|Equal5~1_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_state~20 .extended_lut = "off";
defparam \the_vga_driver|v_state~20 .lut_mask = 64'h333B333B303A303A;
defparam \the_vga_driver|v_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N41
dffeas \the_vga_driver|v_state.V_FRONT_STATE (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|v_state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_state.V_FRONT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_state.V_FRONT_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|v_state.V_FRONT_STATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N42
cyclonev_lcell_comb \the_vga_driver|v_counter[5]~2 (
// Equation(s):
// \the_vga_driver|v_counter[5]~2_combout  = ( \the_vga_driver|Equal5~0_combout  & ( \the_vga_driver|Equal6~1_combout  & ( (!\the_vga_driver|v_counter [9] & ((!\the_vga_driver|v_state.V_FRONT_STATE~q  & (\the_vga_driver|v_counter [6])) # 
// (\the_vga_driver|v_state.V_FRONT_STATE~q  & (!\the_vga_driver|v_counter [6] & \the_vga_driver|Equal6~0_combout )))) ) ) ) # ( !\the_vga_driver|Equal5~0_combout  & ( \the_vga_driver|Equal6~1_combout  & ( (!\the_vga_driver|v_counter [9] & 
// (\the_vga_driver|v_state.V_FRONT_STATE~q  & (!\the_vga_driver|v_counter [6] & \the_vga_driver|Equal6~0_combout ))) ) ) )

	.dataa(!\the_vga_driver|v_counter [9]),
	.datab(!\the_vga_driver|v_state.V_FRONT_STATE~q ),
	.datac(!\the_vga_driver|v_counter [6]),
	.datad(!\the_vga_driver|Equal6~0_combout ),
	.datae(!\the_vga_driver|Equal5~0_combout ),
	.dataf(!\the_vga_driver|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_counter[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_counter[5]~2 .extended_lut = "off";
defparam \the_vga_driver|v_counter[5]~2 .lut_mask = 64'h0000000000200828;
defparam \the_vga_driver|v_counter[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N24
cyclonev_lcell_comb \the_vga_driver|Equal7~0 (
// Equation(s):
// \the_vga_driver|Equal7~0_combout  = ( !\the_vga_driver|v_counter [9] & ( \the_vga_driver|Equal6~0_combout  & ( (!\the_vga_driver|v_counter [6] & (\the_vga_driver|v_counter [0] & (!\the_vga_driver|v_counter [3] & !\the_vga_driver|v_counter [5]))) ) ) )

	.dataa(!\the_vga_driver|v_counter [6]),
	.datab(!\the_vga_driver|v_counter [0]),
	.datac(!\the_vga_driver|v_counter [3]),
	.datad(!\the_vga_driver|v_counter [5]),
	.datae(!\the_vga_driver|v_counter [9]),
	.dataf(!\the_vga_driver|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal7~0 .extended_lut = "off";
defparam \the_vga_driver|Equal7~0 .lut_mask = 64'h0000000020000000;
defparam \the_vga_driver|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N51
cyclonev_lcell_comb \the_vga_driver|v_state~18 (
// Equation(s):
// \the_vga_driver|v_state~18_combout  = ( \the_vga_driver|v_state.V_FRONT_STATE~q  & ( (!\the_vga_driver|v_state.V_PULSE_STATE~q  & (((\the_vga_driver|Equal6~2_combout  & \the_vga_driver|line_done~q )))) # (\the_vga_driver|v_state.V_PULSE_STATE~q  & 
// ((!\the_vga_driver|Equal7~0_combout ) # ((!\the_vga_driver|line_done~q )))) ) ) # ( !\the_vga_driver|v_state.V_FRONT_STATE~q  & ( (\the_vga_driver|v_state.V_PULSE_STATE~q  & ((!\the_vga_driver|Equal7~0_combout ) # (!\the_vga_driver|line_done~q ))) ) )

	.dataa(!\the_vga_driver|Equal7~0_combout ),
	.datab(!\the_vga_driver|v_state.V_PULSE_STATE~q ),
	.datac(!\the_vga_driver|Equal6~2_combout ),
	.datad(!\the_vga_driver|line_done~q ),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_FRONT_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_state~18 .extended_lut = "off";
defparam \the_vga_driver|v_state~18 .lut_mask = 64'h33223322332E332E;
defparam \the_vga_driver|v_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N32
dffeas \the_vga_driver|v_state.V_PULSE_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|v_state~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_state.V_PULSE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_state.V_PULSE_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|v_state.V_PULSE_STATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N57
cyclonev_lcell_comb \the_vga_driver|Equal8~0 (
// Equation(s):
// \the_vga_driver|Equal8~0_combout  = ( \the_vga_driver|v_counter [5] & ( !\the_vga_driver|v_counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal8~0 .extended_lut = "off";
defparam \the_vga_driver|Equal8~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \the_vga_driver|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N51
cyclonev_lcell_comb \the_vga_driver|Equal8~1 (
// Equation(s):
// \the_vga_driver|Equal8~1_combout  = ( \the_vga_driver|Equal6~0_combout  & ( \the_vga_driver|Equal8~0_combout  & ( (!\the_vga_driver|v_counter [6] & (!\the_vga_driver|v_counter [3] & !\the_vga_driver|v_counter [9])) ) ) )

	.dataa(!\the_vga_driver|v_counter [6]),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [3]),
	.datad(!\the_vga_driver|v_counter [9]),
	.datae(!\the_vga_driver|Equal6~0_combout ),
	.dataf(!\the_vga_driver|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal8~1 .extended_lut = "off";
defparam \the_vga_driver|Equal8~1 .lut_mask = 64'h000000000000A000;
defparam \the_vga_driver|Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N48
cyclonev_lcell_comb \the_vga_driver|v_state~17 (
// Equation(s):
// \the_vga_driver|v_state~17_combout  = ( \the_vga_driver|Equal8~1_combout  & ( (!\the_vga_driver|v_state.V_BACK_STATE~q  & (\the_vga_driver|Equal7~0_combout  & (\the_vga_driver|v_state.V_PULSE_STATE~q  & \the_vga_driver|line_done~q ))) # 
// (\the_vga_driver|v_state.V_BACK_STATE~q  & (((!\the_vga_driver|line_done~q )))) ) ) # ( !\the_vga_driver|Equal8~1_combout  & ( ((\the_vga_driver|Equal7~0_combout  & (\the_vga_driver|v_state.V_PULSE_STATE~q  & \the_vga_driver|line_done~q ))) # 
// (\the_vga_driver|v_state.V_BACK_STATE~q ) ) )

	.dataa(!\the_vga_driver|Equal7~0_combout ),
	.datab(!\the_vga_driver|v_state.V_PULSE_STATE~q ),
	.datac(!\the_vga_driver|v_state.V_BACK_STATE~q ),
	.datad(!\the_vga_driver|line_done~q ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_state~17 .extended_lut = "off";
defparam \the_vga_driver|v_state~17 .lut_mask = 64'h0F1F0F1F0F100F10;
defparam \the_vga_driver|v_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N14
dffeas \the_vga_driver|v_state.V_BACK_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|v_state~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_state.V_BACK_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_state.V_BACK_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|v_state.V_BACK_STATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N30
cyclonev_lcell_comb \the_vga_driver|v_counter[5]~3 (
// Equation(s):
// \the_vga_driver|v_counter[5]~3_combout  = ( \the_vga_driver|v_state.V_PULSE_STATE~q  & ( \the_vga_driver|Equal7~0_combout  & ( (!\KEY[0]~input_o ) # ((!\the_vga_driver|v_state.V_BACK_STATE~q ) # (\the_vga_driver|v_counter[5]~1_combout )) ) ) ) # ( 
// !\the_vga_driver|v_state.V_PULSE_STATE~q  & ( \the_vga_driver|Equal7~0_combout  & ( (!\KEY[0]~input_o ) # (((\the_vga_driver|v_counter[5]~2_combout  & !\the_vga_driver|v_state.V_BACK_STATE~q )) # (\the_vga_driver|v_counter[5]~1_combout )) ) ) ) # ( 
// \the_vga_driver|v_state.V_PULSE_STATE~q  & ( !\the_vga_driver|Equal7~0_combout  & ( (!\KEY[0]~input_o ) # (\the_vga_driver|v_counter[5]~1_combout ) ) ) ) # ( !\the_vga_driver|v_state.V_PULSE_STATE~q  & ( !\the_vga_driver|Equal7~0_combout  & ( 
// (!\KEY[0]~input_o ) # (((\the_vga_driver|v_counter[5]~2_combout  & !\the_vga_driver|v_state.V_BACK_STATE~q )) # (\the_vga_driver|v_counter[5]~1_combout )) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\the_vga_driver|v_counter[5]~2_combout ),
	.datac(!\the_vga_driver|v_state.V_BACK_STATE~q ),
	.datad(!\the_vga_driver|v_counter[5]~1_combout ),
	.datae(!\the_vga_driver|v_state.V_PULSE_STATE~q ),
	.dataf(!\the_vga_driver|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_counter[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_counter[5]~3 .extended_lut = "off";
defparam \the_vga_driver|v_counter[5]~3 .lut_mask = 64'hBAFFAAFFBAFFFAFF;
defparam \the_vga_driver|v_counter[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N32
dffeas \the_vga_driver|v_counter[0] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[5]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[0] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N3
cyclonev_lcell_comb \the_vga_driver|Add1~25 (
// Equation(s):
// \the_vga_driver|Add1~25_sumout  = SUM(( \the_vga_driver|v_counter [1] ) + ( GND ) + ( \the_vga_driver|Add1~30  ))
// \the_vga_driver|Add1~26  = CARRY(( \the_vga_driver|v_counter [1] ) + ( GND ) + ( \the_vga_driver|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~25_sumout ),
	.cout(\the_vga_driver|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~25 .extended_lut = "off";
defparam \the_vga_driver|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_vga_driver|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N50
dffeas \the_vga_driver|v_counter[1] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[5]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[1] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N6
cyclonev_lcell_comb \the_vga_driver|Add1~21 (
// Equation(s):
// \the_vga_driver|Add1~21_sumout  = SUM(( \the_vga_driver|v_counter [2] ) + ( GND ) + ( \the_vga_driver|Add1~26  ))
// \the_vga_driver|Add1~22  = CARRY(( \the_vga_driver|v_counter [2] ) + ( GND ) + ( \the_vga_driver|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~21_sumout ),
	.cout(\the_vga_driver|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~21 .extended_lut = "off";
defparam \the_vga_driver|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N20
dffeas \the_vga_driver|v_counter[2] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[5]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[2] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N41
dffeas \the_vga_driver|v_counter[3] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[5]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[3] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N12
cyclonev_lcell_comb \the_vga_driver|v_counter[5]~1 (
// Equation(s):
// \the_vga_driver|v_counter[5]~1_combout  = ( \the_vga_driver|v_state.V_BACK_STATE~q  & ( \the_vga_driver|Equal6~0_combout  & ( (!\the_vga_driver|v_counter [3] & (!\the_vga_driver|v_counter [9] & (!\the_vga_driver|v_counter [6] & 
// \the_vga_driver|Equal8~0_combout ))) ) ) )

	.dataa(!\the_vga_driver|v_counter [3]),
	.datab(!\the_vga_driver|v_counter [9]),
	.datac(!\the_vga_driver|v_counter [6]),
	.datad(!\the_vga_driver|Equal8~0_combout ),
	.datae(!\the_vga_driver|v_state.V_BACK_STATE~q ),
	.dataf(!\the_vga_driver|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_counter[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_counter[5]~1 .extended_lut = "off";
defparam \the_vga_driver|v_counter[5]~1 .lut_mask = 64'h0000000000000080;
defparam \the_vga_driver|v_counter[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N0
cyclonev_lcell_comb \the_vga_driver|v_state~19 (
// Equation(s):
// \the_vga_driver|v_state~19_combout  = ( \the_vga_driver|Equal5~1_combout  & ( \the_vga_driver|v_state.V_BACK_STATE~q  & ( (\KEY[0]~input_o  & ((!\the_vga_driver|line_done~q ) # (!\the_vga_driver|v_counter[5]~1_combout ))) ) ) ) # ( 
// !\the_vga_driver|Equal5~1_combout  & ( \the_vga_driver|v_state.V_BACK_STATE~q  & ( (\KEY[0]~input_o  & ((!\the_vga_driver|line_done~q ) # (!\the_vga_driver|v_counter[5]~1_combout ))) ) ) ) # ( \the_vga_driver|Equal5~1_combout  & ( 
// !\the_vga_driver|v_state.V_BACK_STATE~q  & ( (\KEY[0]~input_o  & ((!\the_vga_driver|line_done~q  & (\the_vga_driver|v_state.V_ACTIVE_STATE~q )) # (\the_vga_driver|line_done~q  & ((!\the_vga_driver|v_counter[5]~1_combout ))))) ) ) ) # ( 
// !\the_vga_driver|Equal5~1_combout  & ( !\the_vga_driver|v_state.V_BACK_STATE~q  & ( (\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (\KEY[0]~input_o  & ((!\the_vga_driver|line_done~q ) # (!\the_vga_driver|v_counter[5]~1_combout )))) ) ) )

	.dataa(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datab(!\the_vga_driver|line_done~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\the_vga_driver|v_counter[5]~1_combout ),
	.datae(!\the_vga_driver|Equal5~1_combout ),
	.dataf(!\the_vga_driver|v_state.V_BACK_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_state~19 .extended_lut = "off";
defparam \the_vga_driver|v_state~19 .lut_mask = 64'h050407040F0C0F0C;
defparam \the_vga_driver|v_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y20_N29
dffeas \the_vga_driver|v_state.V_ACTIVE_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|v_state~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_state.V_ACTIVE_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|v_state.V_ACTIVE_STATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N36
cyclonev_lcell_comb \the_vga_driver|vsync_reg~0 (
// Equation(s):
// \the_vga_driver|vsync_reg~0_combout  = ( \the_vga_driver|v_state.V_BACK_STATE~q  ) # ( !\the_vga_driver|v_state.V_BACK_STATE~q  & ( (!\the_vga_driver|v_state.V_PULSE_STATE~q  & ((!\the_vga_driver|v_state.V_ACTIVE_STATE~q ) # ((\the_vga_driver|vsync_reg~q 
// ) # (\the_vga_driver|v_state.V_FRONT_STATE~q )))) ) )

	.dataa(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datab(!\the_vga_driver|v_state.V_FRONT_STATE~q ),
	.datac(!\the_vga_driver|vsync_reg~q ),
	.datad(!\the_vga_driver|v_state.V_PULSE_STATE~q ),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_BACK_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|vsync_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|vsync_reg~0 .extended_lut = "off";
defparam \the_vga_driver|vsync_reg~0 .lut_mask = 64'hBF00BF00FFFFFFFF;
defparam \the_vga_driver|vsync_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N8
dffeas \the_vga_driver|vsync_reg (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|vsync_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|vsync_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|vsync_reg .is_wysiwyg = "true";
defparam \the_vga_driver|vsync_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N45
cyclonev_lcell_comb \the_vga_driver|blank (
// Equation(s):
// \the_vga_driver|blank~combout  = ( \the_vga_driver|vsync_reg~q  & ( \the_vga_driver|hysnc_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|hysnc_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|vsync_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|blank~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|blank .extended_lut = "off";
defparam \the_vga_driver|blank .lut_mask = 64'h000000000F0F0F0F;
defparam \the_vga_driver|blank .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y10_N10
dffeas \sw_sync_r1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_sync_r1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_sync_r1[1] .is_wysiwyg = "true";
defparam \sw_sync_r1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N50
dffeas \sw_sync_r2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(sw_sync_r1[1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_sync_r2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_sync_r2[1] .is_wysiwyg = "true";
defparam \sw_sync_r2[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N36
cyclonev_lcell_comb \sw_sync_r1[3]~feeder (
// Equation(s):
// \sw_sync_r1[3]~feeder_combout  = ( \SW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sw_sync_r1[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw_sync_r1[3]~feeder .extended_lut = "off";
defparam \sw_sync_r1[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sw_sync_r1[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N37
dffeas \sw_sync_r1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sw_sync_r1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_sync_r1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_sync_r1[3] .is_wysiwyg = "true";
defparam \sw_sync_r1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N29
dffeas \sw_sync_r2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(sw_sync_r1[3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_sync_r2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_sync_r2[3] .is_wysiwyg = "true";
defparam \sw_sync_r2[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y7_N46
dffeas \sw_sync_r1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_sync_r1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_sync_r1[2] .is_wysiwyg = "true";
defparam \sw_sync_r1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N56
dffeas \sw_sync_r2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(sw_sync_r1[2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_sync_r2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_sync_r2[2] .is_wysiwyg = "true";
defparam \sw_sync_r2[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y10_N22
dffeas \sw_sync_r1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_sync_r1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_sync_r1[0] .is_wysiwyg = "true";
defparam \sw_sync_r1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N35
dffeas \sw_sync_r2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(sw_sync_r1[0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_sync_r2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_sync_r2[0] .is_wysiwyg = "true";
defparam \sw_sync_r2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N42
cyclonev_lcell_comb \algorithm_select[1]~0 (
// Equation(s):
// \algorithm_select[1]~0_combout  = ( sw_sync_r2[2] & ( !sw_sync_r2[0] & ( !sw_sync_r2[1] ) ) ) # ( !sw_sync_r2[2] & ( !sw_sync_r2[0] & ( (!sw_sync_r2[1] & sw_sync_r2[3]) ) ) )

	.dataa(!sw_sync_r2[1]),
	.datab(gnd),
	.datac(!sw_sync_r2[3]),
	.datad(gnd),
	.datae(!sw_sync_r2[2]),
	.dataf(!sw_sync_r2[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algorithm_select[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algorithm_select[1]~0 .extended_lut = "off";
defparam \algorithm_select[1]~0 .lut_mask = 64'h0A0AAAAA00000000;
defparam \algorithm_select[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N12
cyclonev_lcell_comb \prev_return~0 (
// Equation(s):
// \prev_return~0_combout  = ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prev_return~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prev_return~0 .extended_lut = "off";
defparam \prev_return~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \prev_return~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N14
dffeas prev_return(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\prev_return~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_return~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_return.is_wysiwyg = "true";
defparam prev_return.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N6
cyclonev_lcell_comb return_pulse(
// Equation(s):
// \return_pulse~combout  = ( !\prev_return~q  & ( !\KEY[1]~input_o  ) )

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\prev_return~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\return_pulse~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam return_pulse.extended_lut = "off";
defparam return_pulse.lut_mask = 64'hCCCCCCCC00000000;
defparam return_pulse.shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N2
dffeas \main_fsm|prev_zoom_level[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\main_fsm|zoom_level [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_fsm|prev_zoom_level[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|prev_zoom_level [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|prev_zoom_level[2] .is_wysiwyg = "true";
defparam \main_fsm|prev_zoom_level[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N42
cyclonev_lcell_comb \prev_zoom_out~0 (
// Equation(s):
// \prev_zoom_out~0_combout  = !\KEY[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prev_zoom_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prev_zoom_out~0 .extended_lut = "off";
defparam \prev_zoom_out~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \prev_zoom_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N44
dffeas prev_zoom_out(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\prev_zoom_out~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_zoom_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_zoom_out.is_wysiwyg = "true";
defparam prev_zoom_out.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N51
cyclonev_lcell_comb \main_fsm|start_condition~2 (
// Equation(s):
// \main_fsm|start_condition~2_combout  = ( !\prev_zoom_out~q  & ( !\KEY[3]~input_o  ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\prev_zoom_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|start_condition~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|start_condition~2 .extended_lut = "off";
defparam \main_fsm|start_condition~2 .lut_mask = 64'hAAAAAAAA00000000;
defparam \main_fsm|start_condition~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N15
cyclonev_lcell_comb \main_fsm|prev_zoom_level~0 (
// Equation(s):
// \main_fsm|prev_zoom_level~0_combout  = ( \main_fsm|start_condition~2_combout  & ( (!\algorithm_select[1]~0_combout  & (\main_fsm|start_condition~3_combout )) # (\algorithm_select[1]~0_combout  & (((!\processor|pixel_out_to_ram[7]~1_combout ) # 
// (\main_fsm|zoom_level [0])))) ) ) # ( !\main_fsm|start_condition~2_combout  & ( (\main_fsm|start_condition~3_combout  & !\algorithm_select[1]~0_combout ) ) )

	.dataa(!\main_fsm|start_condition~3_combout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\processor|pixel_out_to_ram[7]~1_combout ),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(gnd),
	.dataf(!\main_fsm|start_condition~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|prev_zoom_level~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|prev_zoom_level~0 .extended_lut = "off";
defparam \main_fsm|prev_zoom_level~0 .lut_mask = 64'h4444444474777477;
defparam \main_fsm|prev_zoom_level~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N24
cyclonev_lcell_comb \prev_zoom_in~0 (
// Equation(s):
// \prev_zoom_in~0_combout  = ( !\KEY[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prev_zoom_in~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prev_zoom_in~0 .extended_lut = "off";
defparam \prev_zoom_in~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \prev_zoom_in~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N26
dffeas prev_zoom_in(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\prev_zoom_in~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_zoom_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_zoom_in.is_wysiwyg = "true";
defparam prev_zoom_in.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N18
cyclonev_lcell_comb \main_fsm|Add0~0 (
// Equation(s):
// \main_fsm|Add0~0_combout  = ( \main_fsm|zoom_level [2] & ( \KEY[2]~input_o  & ( (!\main_fsm|zoom_level [0] & \main_fsm|zoom_level [1]) ) ) ) # ( !\main_fsm|zoom_level [2] & ( \KEY[2]~input_o  & ( (!\main_fsm|zoom_level [1]) # (\main_fsm|zoom_level [0]) ) 
// ) ) # ( \main_fsm|zoom_level [2] & ( !\KEY[2]~input_o  & ( (!\main_fsm|zoom_level [0] & \main_fsm|zoom_level [1]) ) ) ) # ( !\main_fsm|zoom_level [2] & ( !\KEY[2]~input_o  & ( (!\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1]) # ((!\prev_zoom_in~q  
// & !\algorithm_select[1]~0_combout )))) # (\main_fsm|zoom_level [0] & (((\algorithm_select[1]~0_combout ) # (\main_fsm|zoom_level [1])) # (\prev_zoom_in~q ))) ) ) )

	.dataa(!\prev_zoom_in~q ),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\algorithm_select[1]~0_combout ),
	.datae(!\main_fsm|zoom_level [2]),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|Add0~0 .extended_lut = "off";
defparam \main_fsm|Add0~0 .lut_mask = 64'hDBF30C0CF3F30C0C;
defparam \main_fsm|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N0
cyclonev_lcell_comb \main_fsm|zoom_level[2]~2 (
// Equation(s):
// \main_fsm|zoom_level[2]~2_combout  = ( \main_fsm|zoom_level [2] & ( \main_fsm|Add0~0_combout  & ( ((!\return_pulse~combout  & ((!\main_fsm|prev_zoom_level~0_combout ))) # (\return_pulse~combout  & (\main_fsm|prev_zoom_level [2]))) # 
// (\main_fsm|current_state~q ) ) ) ) # ( !\main_fsm|zoom_level [2] & ( \main_fsm|Add0~0_combout  & ( (\main_fsm|prev_zoom_level [2] & (\return_pulse~combout  & !\main_fsm|current_state~q )) ) ) ) # ( \main_fsm|zoom_level [2] & ( !\main_fsm|Add0~0_combout  & 
// ( ((!\return_pulse~combout ) # (\main_fsm|current_state~q )) # (\main_fsm|prev_zoom_level [2]) ) ) ) # ( !\main_fsm|zoom_level [2] & ( !\main_fsm|Add0~0_combout  & ( (!\main_fsm|current_state~q  & ((!\return_pulse~combout  & 
// ((\main_fsm|prev_zoom_level~0_combout ))) # (\return_pulse~combout  & (\main_fsm|prev_zoom_level [2])))) ) ) )

	.dataa(!\main_fsm|prev_zoom_level [2]),
	.datab(!\return_pulse~combout ),
	.datac(!\main_fsm|current_state~q ),
	.datad(!\main_fsm|prev_zoom_level~0_combout ),
	.datae(!\main_fsm|zoom_level [2]),
	.dataf(!\main_fsm|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|zoom_level[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|zoom_level[2]~2 .extended_lut = "off";
defparam \main_fsm|zoom_level[2]~2 .lut_mask = 64'h10D0DFDF1010DF1F;
defparam \main_fsm|zoom_level[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y20_N47
dffeas \main_fsm|zoom_level[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\main_fsm|zoom_level[2]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|zoom_level [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|zoom_level[2] .is_wysiwyg = "true";
defparam \main_fsm|zoom_level[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N48
cyclonev_lcell_comb \main_fsm|start_condition~3 (
// Equation(s):
// \main_fsm|start_condition~3_combout  = ( !\prev_zoom_in~q  & ( (!\main_fsm|zoom_level [2] & !\KEY[2]~input_o ) ) )

	.dataa(gnd),
	.datab(!\main_fsm|zoom_level [2]),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\prev_zoom_in~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|start_condition~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|start_condition~3 .extended_lut = "off";
defparam \main_fsm|start_condition~3 .lut_mask = 64'hC0C0C0C000000000;
defparam \main_fsm|start_condition~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N0
cyclonev_lcell_comb \main_fsm|prev_zoom_level[0]~1 (
// Equation(s):
// \main_fsm|prev_zoom_level[0]~1_combout  = ( !\main_fsm|current_state~q  & ( \prev_return~q  ) ) # ( !\main_fsm|current_state~q  & ( !\prev_return~q  & ( \KEY[1]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\main_fsm|current_state~q ),
	.dataf(!\prev_return~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|prev_zoom_level[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|prev_zoom_level[0]~1 .extended_lut = "off";
defparam \main_fsm|prev_zoom_level[0]~1 .lut_mask = 64'h33330000FFFF0000;
defparam \main_fsm|prev_zoom_level[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N42
cyclonev_lcell_comb \main_fsm|prev_zoom_level[0]~2 (
// Equation(s):
// \main_fsm|prev_zoom_level[0]~2_combout  = ( \processor|pixel_out_to_ram[7]~1_combout  & ( \main_fsm|prev_zoom_level[0]~1_combout  & ( (!\algorithm_select[1]~0_combout  & (\main_fsm|start_condition~3_combout )) # (\algorithm_select[1]~0_combout  & 
// (((\main_fsm|zoom_level [0] & \main_fsm|start_condition~2_combout )))) ) ) ) # ( !\processor|pixel_out_to_ram[7]~1_combout  & ( \main_fsm|prev_zoom_level[0]~1_combout  & ( (!\algorithm_select[1]~0_combout  & (\main_fsm|start_condition~3_combout )) # 
// (\algorithm_select[1]~0_combout  & ((\main_fsm|start_condition~2_combout ))) ) ) )

	.dataa(!\main_fsm|start_condition~3_combout ),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\main_fsm|start_condition~2_combout ),
	.datad(!\algorithm_select[1]~0_combout ),
	.datae(!\processor|pixel_out_to_ram[7]~1_combout ),
	.dataf(!\main_fsm|prev_zoom_level[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|prev_zoom_level[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|prev_zoom_level[0]~2 .extended_lut = "off";
defparam \main_fsm|prev_zoom_level[0]~2 .lut_mask = 64'h00000000550F5503;
defparam \main_fsm|prev_zoom_level[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N47
dffeas \main_fsm|prev_zoom_level[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\main_fsm|zoom_level [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_fsm|prev_zoom_level[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|prev_zoom_level [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|prev_zoom_level[0] .is_wysiwyg = "true";
defparam \main_fsm|prev_zoom_level[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N30
cyclonev_lcell_comb \main_fsm|start_condition~0 (
// Equation(s):
// \main_fsm|start_condition~0_combout  = ( !\KEY[2]~input_o  & ( (!\algorithm_select[1]~0_combout  & (!\prev_zoom_in~q  & !\main_fsm|zoom_level [2])) ) )

	.dataa(gnd),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\prev_zoom_in~q ),
	.datad(!\main_fsm|zoom_level [2]),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|start_condition~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|start_condition~0 .extended_lut = "off";
defparam \main_fsm|start_condition~0 .lut_mask = 64'hC000C00000000000;
defparam \main_fsm|start_condition~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N24
cyclonev_lcell_comb \main_fsm|zoom_level[0]~1 (
// Equation(s):
// \main_fsm|zoom_level[0]~1_combout  = ( \main_fsm|zoom_level [0] & ( \main_fsm|start_condition~0_combout  & ( ((\return_pulse~combout  & \main_fsm|prev_zoom_level [0])) # (\main_fsm|current_state~q ) ) ) ) # ( !\main_fsm|zoom_level [0] & ( 
// \main_fsm|start_condition~0_combout  & ( (!\main_fsm|current_state~q  & ((!\return_pulse~combout ) # (\main_fsm|prev_zoom_level [0]))) ) ) ) # ( \main_fsm|zoom_level [0] & ( !\main_fsm|start_condition~0_combout  & ( ((!\return_pulse~combout  & 
// (!\main_fsm|start_condition~1_combout )) # (\return_pulse~combout  & ((\main_fsm|prev_zoom_level [0])))) # (\main_fsm|current_state~q ) ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\main_fsm|start_condition~0_combout  & ( (!\main_fsm|current_state~q  & 
// ((!\return_pulse~combout  & (\main_fsm|start_condition~1_combout )) # (\return_pulse~combout  & ((\main_fsm|prev_zoom_level [0]))))) ) ) )

	.dataa(!\main_fsm|current_state~q ),
	.datab(!\main_fsm|start_condition~1_combout ),
	.datac(!\return_pulse~combout ),
	.datad(!\main_fsm|prev_zoom_level [0]),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\main_fsm|start_condition~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|zoom_level[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|zoom_level[0]~1 .extended_lut = "off";
defparam \main_fsm|zoom_level[0]~1 .lut_mask = 64'h202AD5DFA0AA555F;
defparam \main_fsm|zoom_level[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N26
dffeas \main_fsm|zoom_level[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\main_fsm|zoom_level[0]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|zoom_level [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|zoom_level[0] .is_wysiwyg = "true";
defparam \main_fsm|zoom_level[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N35
dffeas \main_fsm|prev_zoom_level[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\main_fsm|zoom_level [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_fsm|prev_zoom_level[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|prev_zoom_level [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|prev_zoom_level[1] .is_wysiwyg = "true";
defparam \main_fsm|prev_zoom_level[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N36
cyclonev_lcell_comb \main_fsm|zoom_level~0 (
// Equation(s):
// \main_fsm|zoom_level~0_combout  = ( \main_fsm|zoom_level [1] & ( \main_fsm|start_condition~0_combout  & ( (!\return_pulse~combout  & (!\main_fsm|zoom_level [0])) # (\return_pulse~combout  & ((\main_fsm|prev_zoom_level [1]))) ) ) ) # ( 
// !\main_fsm|zoom_level [1] & ( \main_fsm|start_condition~0_combout  & ( (!\return_pulse~combout  & (\main_fsm|zoom_level [0])) # (\return_pulse~combout  & ((\main_fsm|prev_zoom_level [1]))) ) ) ) # ( \main_fsm|zoom_level [1] & ( 
// !\main_fsm|start_condition~0_combout  & ( (!\return_pulse~combout  & (((!\main_fsm|start_condition~1_combout )) # (\main_fsm|zoom_level [0]))) # (\return_pulse~combout  & (((\main_fsm|prev_zoom_level [1])))) ) ) ) # ( !\main_fsm|zoom_level [1] & ( 
// !\main_fsm|start_condition~0_combout  & ( (!\return_pulse~combout  & (!\main_fsm|zoom_level [0] & (\main_fsm|start_condition~1_combout ))) # (\return_pulse~combout  & (((\main_fsm|prev_zoom_level [1])))) ) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|start_condition~1_combout ),
	.datac(!\main_fsm|prev_zoom_level [1]),
	.datad(!\return_pulse~combout ),
	.datae(!\main_fsm|zoom_level [1]),
	.dataf(!\main_fsm|start_condition~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|zoom_level~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|zoom_level~0 .extended_lut = "off";
defparam \main_fsm|zoom_level~0 .lut_mask = 64'h220FDD0F550FAA0F;
defparam \main_fsm|zoom_level~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N38
dffeas \main_fsm|zoom_level[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\main_fsm|zoom_level~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\main_fsm|current_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|zoom_level [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|zoom_level[1] .is_wysiwyg = "true";
defparam \main_fsm|zoom_level[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N39
cyclonev_lcell_comb \processor|pixel_out_to_ram[7]~1 (
// Equation(s):
// \processor|pixel_out_to_ram[7]~1_combout  = ( !\main_fsm|zoom_level [2] & ( \main_fsm|zoom_level [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|pixel_out_to_ram[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pixel_out_to_ram[7]~1 .extended_lut = "off";
defparam \processor|pixel_out_to_ram[7]~1 .lut_mask = 64'h00FF00FF00000000;
defparam \processor|pixel_out_to_ram[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N33
cyclonev_lcell_comb \main_fsm|start_condition~1 (
// Equation(s):
// \main_fsm|start_condition~1_combout  = ( !\prev_zoom_out~q  & ( (!\KEY[3]~input_o  & (\algorithm_select[1]~0_combout  & ((!\processor|pixel_out_to_ram[7]~1_combout ) # (\main_fsm|zoom_level [0])))) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\processor|pixel_out_to_ram[7]~1_combout ),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(gnd),
	.dataf(!\prev_zoom_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|start_condition~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|start_condition~1 .extended_lut = "off";
defparam \main_fsm|start_condition~1 .lut_mask = 64'h2022202200000000;
defparam \main_fsm|start_condition~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N39
cyclonev_lcell_comb \scrolling_display|text_data[19][5]~0 (
// Equation(s):
// \scrolling_display|text_data[19][5]~0_combout  = ( sw_sync_r2[0] & ( (!sw_sync_r2[1] & (!sw_sync_r2[3] & !sw_sync_r2[2])) ) ) # ( !sw_sync_r2[0] & ( (!sw_sync_r2[1] & (!sw_sync_r2[3] $ (!sw_sync_r2[2]))) # (sw_sync_r2[1] & (!sw_sync_r2[3] & 
// !sw_sync_r2[2])) ) )

	.dataa(!sw_sync_r2[1]),
	.datab(gnd),
	.datac(!sw_sync_r2[3]),
	.datad(!sw_sync_r2[2]),
	.datae(gnd),
	.dataf(!sw_sync_r2[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[19][5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[19][5]~0 .extended_lut = "off";
defparam \scrolling_display|text_data[19][5]~0 .lut_mask = 64'h5AA05AA0A000A000;
defparam \scrolling_display|text_data[19][5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N38
dffeas \processor|done~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|done~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|done~DUPLICATE .is_wysiwyg = "true";
defparam \processor|done~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N54
cyclonev_lcell_comb \main_fsm|current_state~0 (
// Equation(s):
// \main_fsm|current_state~0_combout  = ( \main_fsm|current_state~q  & ( \return_pulse~combout  & ( !\processor|done~DUPLICATE_q  ) ) ) # ( !\main_fsm|current_state~q  & ( \return_pulse~combout  & ( \scrolling_display|text_data[19][5]~0_combout  ) ) ) # ( 
// \main_fsm|current_state~q  & ( !\return_pulse~combout  & ( !\processor|done~DUPLICATE_q  ) ) ) # ( !\main_fsm|current_state~q  & ( !\return_pulse~combout  & ( (\scrolling_display|text_data[19][5]~0_combout  & ((\main_fsm|start_condition~0_combout ) # 
// (\main_fsm|start_condition~1_combout ))) ) ) )

	.dataa(!\main_fsm|start_condition~1_combout ),
	.datab(!\scrolling_display|text_data[19][5]~0_combout ),
	.datac(!\processor|done~DUPLICATE_q ),
	.datad(!\main_fsm|start_condition~0_combout ),
	.datae(!\main_fsm|current_state~q ),
	.dataf(!\return_pulse~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|current_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|current_state~0 .extended_lut = "off";
defparam \main_fsm|current_state~0 .lut_mask = 64'h1133F0F03333F0F0;
defparam \main_fsm|current_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N56
dffeas \main_fsm|current_state (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\main_fsm|current_state~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|current_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|current_state .is_wysiwyg = "true";
defparam \main_fsm|current_state .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N48
cyclonev_lcell_comb \processor|Decoder0~2 (
// Equation(s):
// \processor|Decoder0~2_combout  = ( !\processor|fetch_state [0] & ( \main_fsm|current_state~q  ) )

	.dataa(gnd),
	.datab(!\main_fsm|current_state~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|fetch_state [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Decoder0~2 .extended_lut = "off";
defparam \processor|Decoder0~2 .lut_mask = 64'h3333000033330000;
defparam \processor|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y14_N49
dffeas \processor|fetch_state[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|fetch_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|fetch_state[0] .is_wysiwyg = "true";
defparam \processor|fetch_state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N0
cyclonev_lcell_comb \processor|Add2~25 (
// Equation(s):
// \processor|Add2~25_sumout  = SUM(( \processor|write_ptr[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \processor|Add2~26  = CARRY(( \processor|write_ptr[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~25_sumout ),
	.cout(\processor|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~25 .extended_lut = "off";
defparam \processor|Add2~25 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N0
cyclonev_lcell_comb \processor|IMG_HEIGHT_OUT[1]~0 (
// Equation(s):
// \processor|IMG_HEIGHT_OUT[1]~0_combout  = ( \main_fsm|zoom_level [1] & ( !\main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(gnd),
	.datae(!\main_fsm|zoom_level [1]),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_HEIGHT_OUT[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_HEIGHT_OUT[1]~0 .extended_lut = "off";
defparam \processor|IMG_HEIGHT_OUT[1]~0 .lut_mask = 64'h0000F0F000000000;
defparam \processor|IMG_HEIGHT_OUT[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N33
cyclonev_lcell_comb \processor|IMG_HEIGHT_OUT[3]~1 (
// Equation(s):
// \processor|IMG_HEIGHT_OUT[3]~1_combout  = ( \main_fsm|zoom_level [0] & ( (!\main_fsm|zoom_level [2] & \main_fsm|zoom_level [1]) ) ) # ( !\main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [2] ) )

	.dataa(!\main_fsm|zoom_level [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_HEIGHT_OUT[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_HEIGHT_OUT[3]~1 .extended_lut = "off";
defparam \processor|IMG_HEIGHT_OUT[3]~1 .lut_mask = 64'hAAAAAAAA00AA00AA;
defparam \processor|IMG_HEIGHT_OUT[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N36
cyclonev_lcell_comb \processor|IMG_HEIGHT_OUT[5]~2 (
// Equation(s):
// \processor|IMG_HEIGHT_OUT[5]~2_combout  = ( \main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [2] ) ) # ( !\main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [2] $ (\main_fsm|zoom_level [1]) ) )

	.dataa(!\main_fsm|zoom_level [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_HEIGHT_OUT[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_HEIGHT_OUT[5]~2 .extended_lut = "off";
defparam \processor|IMG_HEIGHT_OUT[5]~2 .lut_mask = 64'hAA55AA55AAAAAAAA;
defparam \processor|IMG_HEIGHT_OUT[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N24
cyclonev_lcell_comb \processor|IMG_HEIGHT_OUT[6]~3 (
// Equation(s):
// \processor|IMG_HEIGHT_OUT[6]~3_combout  = ( \main_fsm|zoom_level [1] & ( \main_fsm|zoom_level [2] ) ) # ( !\main_fsm|zoom_level [1] & ( !\main_fsm|zoom_level [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\main_fsm|zoom_level [1]),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_HEIGHT_OUT[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_HEIGHT_OUT[6]~3 .extended_lut = "off";
defparam \processor|IMG_HEIGHT_OUT[6]~3 .lut_mask = 64'hFFFF00000000FFFF;
defparam \processor|IMG_HEIGHT_OUT[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N45
cyclonev_lcell_comb \processor|IMG_HEIGHT_OUT[7]~4 (
// Equation(s):
// \processor|IMG_HEIGHT_OUT[7]~4_combout  = ( \main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [2] $ (\main_fsm|zoom_level [1]) ) ) # ( !\main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [2] ) )

	.dataa(!\main_fsm|zoom_level [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_HEIGHT_OUT[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_HEIGHT_OUT[7]~4 .extended_lut = "off";
defparam \processor|IMG_HEIGHT_OUT[7]~4 .lut_mask = 64'h55555555AA55AA55;
defparam \processor|IMG_HEIGHT_OUT[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N48
cyclonev_lcell_comb \processor|IMG_HEIGHT_OUT[9]~5 (
// Equation(s):
// \processor|IMG_HEIGHT_OUT[9]~5_combout  = ( \main_fsm|zoom_level [1] & ( \main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [2] ) ) ) # ( !\main_fsm|zoom_level [1] & ( \main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [2] ) ) ) # ( !\main_fsm|zoom_level 
// [1] & ( !\main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(gnd),
	.datae(!\main_fsm|zoom_level [1]),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_HEIGHT_OUT[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_HEIGHT_OUT[9]~5 .extended_lut = "off";
defparam \processor|IMG_HEIGHT_OUT[9]~5 .lut_mask = 64'h0F0F00000F0F0F0F;
defparam \processor|IMG_HEIGHT_OUT[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N54
cyclonev_lcell_comb \processor|IMG_WIDTH_OUT[4]~0 (
// Equation(s):
// \processor|IMG_WIDTH_OUT[4]~0_combout  = ( \main_fsm|zoom_level [1] & ( \main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(gnd),
	.datae(!\main_fsm|zoom_level [1]),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_WIDTH_OUT[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_WIDTH_OUT[4]~0 .extended_lut = "off";
defparam \processor|IMG_WIDTH_OUT[4]~0 .lut_mask = 64'h000000000000F0F0;
defparam \processor|IMG_WIDTH_OUT[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N15
cyclonev_lcell_comb \processor|IMG_WIDTH_OUT[3]~1 (
// Equation(s):
// \processor|IMG_WIDTH_OUT[3]~1_combout  = ( !\main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\main_fsm|zoom_level [2]),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_WIDTH_OUT[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_WIDTH_OUT[3]~1 .extended_lut = "off";
defparam \processor|IMG_WIDTH_OUT[3]~1 .lut_mask = 64'hFF00FF0000000000;
defparam \processor|IMG_WIDTH_OUT[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N42
cyclonev_lcell_comb \processor|IMG_WIDTH_OUT[6]~2 (
// Equation(s):
// \processor|IMG_WIDTH_OUT[6]~2_combout  = ( \main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_WIDTH_OUT[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_WIDTH_OUT[6]~2 .extended_lut = "off";
defparam \processor|IMG_WIDTH_OUT[6]~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processor|IMG_WIDTH_OUT[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N18
cyclonev_lcell_comb \processor|IMG_WIDTH_OUT[7]~3 (
// Equation(s):
// \processor|IMG_WIDTH_OUT[7]~3_combout  = ( \main_fsm|zoom_level [1] & ( !\main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [2] ) ) ) # ( !\main_fsm|zoom_level [1] & ( !\main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(gnd),
	.datae(!\main_fsm|zoom_level [1]),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_WIDTH_OUT[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_WIDTH_OUT[7]~3 .extended_lut = "off";
defparam \processor|IMG_WIDTH_OUT[7]~3 .lut_mask = 64'hF0F00F0F00000000;
defparam \processor|IMG_WIDTH_OUT[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N30
cyclonev_lcell_comb \processor|IMG_WIDTH_OUT[8]~4 (
// Equation(s):
// \processor|IMG_WIDTH_OUT[8]~4_combout  = ( \main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [2] $ (\main_fsm|zoom_level [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_WIDTH_OUT[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_WIDTH_OUT[8]~4 .extended_lut = "off";
defparam \processor|IMG_WIDTH_OUT[8]~4 .lut_mask = 64'h00000000F00FF00F;
defparam \processor|IMG_WIDTH_OUT[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N39
cyclonev_lcell_comb \processor|IMG_WIDTH_OUT[9]~5 (
// Equation(s):
// \processor|IMG_WIDTH_OUT[9]~5_combout  = ( !\main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_WIDTH_OUT[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_WIDTH_OUT[9]~5 .extended_lut = "off";
defparam \processor|IMG_WIDTH_OUT[9]~5 .lut_mask = 64'h00000000FFFF0000;
defparam \processor|IMG_WIDTH_OUT[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y16_N0
cyclonev_mac \processor|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\processor|IMG_HEIGHT_OUT[9]~5_combout ,\main_fsm|zoom_level [2],\processor|IMG_HEIGHT_OUT[7]~4_combout ,\processor|IMG_HEIGHT_OUT[6]~3_combout ,\processor|IMG_HEIGHT_OUT[5]~2_combout ,!\main_fsm|zoom_level [2],\processor|IMG_HEIGHT_OUT[3]~1_combout ,
\processor|pixel_out_to_ram[7]~1_combout ,\processor|IMG_HEIGHT_OUT[1]~0_combout ,gnd}),
	.ay({\processor|IMG_WIDTH_OUT[9]~5_combout ,\processor|IMG_WIDTH_OUT[8]~4_combout ,\processor|IMG_WIDTH_OUT[7]~3_combout ,\processor|IMG_WIDTH_OUT[6]~2_combout ,\processor|IMG_WIDTH_OUT[3]~1_combout ,\processor|IMG_WIDTH_OUT[4]~0_combout ,
\processor|IMG_HEIGHT_OUT[1]~0_combout ,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\processor|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \processor|Mult0~mac .accumulate_clock = "none";
defparam \processor|Mult0~mac .ax_clock = "none";
defparam \processor|Mult0~mac .ax_width = 10;
defparam \processor|Mult0~mac .ay_scan_in_clock = "none";
defparam \processor|Mult0~mac .ay_scan_in_width = 10;
defparam \processor|Mult0~mac .ay_use_scan_in = "false";
defparam \processor|Mult0~mac .az_clock = "none";
defparam \processor|Mult0~mac .bx_clock = "none";
defparam \processor|Mult0~mac .by_clock = "none";
defparam \processor|Mult0~mac .by_use_scan_in = "false";
defparam \processor|Mult0~mac .bz_clock = "none";
defparam \processor|Mult0~mac .coef_a_0 = 0;
defparam \processor|Mult0~mac .coef_a_1 = 0;
defparam \processor|Mult0~mac .coef_a_2 = 0;
defparam \processor|Mult0~mac .coef_a_3 = 0;
defparam \processor|Mult0~mac .coef_a_4 = 0;
defparam \processor|Mult0~mac .coef_a_5 = 0;
defparam \processor|Mult0~mac .coef_a_6 = 0;
defparam \processor|Mult0~mac .coef_a_7 = 0;
defparam \processor|Mult0~mac .coef_b_0 = 0;
defparam \processor|Mult0~mac .coef_b_1 = 0;
defparam \processor|Mult0~mac .coef_b_2 = 0;
defparam \processor|Mult0~mac .coef_b_3 = 0;
defparam \processor|Mult0~mac .coef_b_4 = 0;
defparam \processor|Mult0~mac .coef_b_5 = 0;
defparam \processor|Mult0~mac .coef_b_6 = 0;
defparam \processor|Mult0~mac .coef_b_7 = 0;
defparam \processor|Mult0~mac .coef_sel_a_clock = "none";
defparam \processor|Mult0~mac .coef_sel_b_clock = "none";
defparam \processor|Mult0~mac .delay_scan_out_ay = "false";
defparam \processor|Mult0~mac .delay_scan_out_by = "false";
defparam \processor|Mult0~mac .enable_double_accum = "false";
defparam \processor|Mult0~mac .load_const_clock = "none";
defparam \processor|Mult0~mac .load_const_value = 0;
defparam \processor|Mult0~mac .mode_sub_location = 0;
defparam \processor|Mult0~mac .negate_clock = "none";
defparam \processor|Mult0~mac .operand_source_max = "input";
defparam \processor|Mult0~mac .operand_source_may = "input";
defparam \processor|Mult0~mac .operand_source_mbx = "input";
defparam \processor|Mult0~mac .operand_source_mby = "input";
defparam \processor|Mult0~mac .operation_mode = "m18x18_full";
defparam \processor|Mult0~mac .output_clock = "none";
defparam \processor|Mult0~mac .preadder_subtract_a = "false";
defparam \processor|Mult0~mac .preadder_subtract_b = "false";
defparam \processor|Mult0~mac .result_a_width = 64;
defparam \processor|Mult0~mac .signed_max = "false";
defparam \processor|Mult0~mac .signed_may = "false";
defparam \processor|Mult0~mac .signed_mbx = "false";
defparam \processor|Mult0~mac .signed_mby = "false";
defparam \processor|Mult0~mac .sub_clock = "none";
defparam \processor|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N0
cyclonev_lcell_comb \processor|Add1~25 (
// Equation(s):
// \processor|Add1~25_sumout  = SUM(( \processor|IMG_SIZE_OUT [0] ) + ( VCC ) + ( !VCC ))
// \processor|Add1~26  = CARRY(( \processor|IMG_SIZE_OUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|IMG_SIZE_OUT [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~25_sumout ),
	.cout(\processor|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~25 .extended_lut = "off";
defparam \processor|Add1~25 .lut_mask = 64'h00000000000000FF;
defparam \processor|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N3
cyclonev_lcell_comb \processor|Add1~21 (
// Equation(s):
// \processor|Add1~21_sumout  = SUM(( \processor|IMG_SIZE_OUT [1] ) + ( VCC ) + ( \processor|Add1~26  ))
// \processor|Add1~22  = CARRY(( \processor|IMG_SIZE_OUT [1] ) + ( VCC ) + ( \processor|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|IMG_SIZE_OUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~21_sumout ),
	.cout(\processor|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~21 .extended_lut = "off";
defparam \processor|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \processor|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N6
cyclonev_lcell_comb \processor|Add1~17 (
// Equation(s):
// \processor|Add1~17_sumout  = SUM(( \processor|IMG_SIZE_OUT [2] ) + ( VCC ) + ( \processor|Add1~22  ))
// \processor|Add1~18  = CARRY(( \processor|IMG_SIZE_OUT [2] ) + ( VCC ) + ( \processor|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|IMG_SIZE_OUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~17_sumout ),
	.cout(\processor|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~17 .extended_lut = "off";
defparam \processor|Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \processor|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N9
cyclonev_lcell_comb \processor|Add1~33 (
// Equation(s):
// \processor|Add1~33_sumout  = SUM(( \processor|IMG_SIZE_OUT [3] ) + ( VCC ) + ( \processor|Add1~18  ))
// \processor|Add1~34  = CARRY(( \processor|IMG_SIZE_OUT [3] ) + ( VCC ) + ( \processor|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|IMG_SIZE_OUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~33_sumout ),
	.cout(\processor|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~33 .extended_lut = "off";
defparam \processor|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \processor|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N12
cyclonev_lcell_comb \processor|Add1~29 (
// Equation(s):
// \processor|Add1~29_sumout  = SUM(( \processor|IMG_SIZE_OUT [4] ) + ( VCC ) + ( \processor|Add1~34  ))
// \processor|Add1~30  = CARRY(( \processor|IMG_SIZE_OUT [4] ) + ( VCC ) + ( \processor|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|IMG_SIZE_OUT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~29_sumout ),
	.cout(\processor|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~29 .extended_lut = "off";
defparam \processor|Add1~29 .lut_mask = 64'h00000000000000FF;
defparam \processor|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N15
cyclonev_lcell_comb \processor|Add1~45 (
// Equation(s):
// \processor|Add1~45_sumout  = SUM(( \processor|IMG_SIZE_OUT [5] ) + ( VCC ) + ( \processor|Add1~30  ))
// \processor|Add1~46  = CARRY(( \processor|IMG_SIZE_OUT [5] ) + ( VCC ) + ( \processor|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|IMG_SIZE_OUT [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~45_sumout ),
	.cout(\processor|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~45 .extended_lut = "off";
defparam \processor|Add1~45 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N18
cyclonev_lcell_comb \processor|Add1~41 (
// Equation(s):
// \processor|Add1~41_sumout  = SUM(( \processor|IMG_SIZE_OUT [6] ) + ( VCC ) + ( \processor|Add1~46  ))
// \processor|Add1~42  = CARRY(( \processor|IMG_SIZE_OUT [6] ) + ( VCC ) + ( \processor|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|IMG_SIZE_OUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~41_sumout ),
	.cout(\processor|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~41 .extended_lut = "off";
defparam \processor|Add1~41 .lut_mask = 64'h00000000000000FF;
defparam \processor|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N21
cyclonev_lcell_comb \processor|Add1~37 (
// Equation(s):
// \processor|Add1~37_sumout  = SUM(( \processor|IMG_SIZE_OUT [7] ) + ( VCC ) + ( \processor|Add1~42  ))
// \processor|Add1~38  = CARRY(( \processor|IMG_SIZE_OUT [7] ) + ( VCC ) + ( \processor|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|IMG_SIZE_OUT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~37_sumout ),
	.cout(\processor|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~37 .extended_lut = "off";
defparam \processor|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N24
cyclonev_lcell_comb \processor|Add1~13 (
// Equation(s):
// \processor|Add1~13_sumout  = SUM(( \processor|IMG_SIZE_OUT [8] ) + ( VCC ) + ( \processor|Add1~38  ))
// \processor|Add1~14  = CARRY(( \processor|IMG_SIZE_OUT [8] ) + ( VCC ) + ( \processor|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|IMG_SIZE_OUT [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~13_sumout ),
	.cout(\processor|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~13 .extended_lut = "off";
defparam \processor|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N27
cyclonev_lcell_comb \processor|Add1~9 (
// Equation(s):
// \processor|Add1~9_sumout  = SUM(( \processor|IMG_SIZE_OUT [9] ) + ( VCC ) + ( \processor|Add1~14  ))
// \processor|Add1~10  = CARRY(( \processor|IMG_SIZE_OUT [9] ) + ( VCC ) + ( \processor|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|IMG_SIZE_OUT [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~9_sumout ),
	.cout(\processor|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~9 .extended_lut = "off";
defparam \processor|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \processor|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N30
cyclonev_lcell_comb \processor|Add1~5 (
// Equation(s):
// \processor|Add1~5_sumout  = SUM(( \processor|IMG_SIZE_OUT [10] ) + ( VCC ) + ( \processor|Add1~10  ))
// \processor|Add1~6  = CARRY(( \processor|IMG_SIZE_OUT [10] ) + ( VCC ) + ( \processor|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|IMG_SIZE_OUT [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~5_sumout ),
	.cout(\processor|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~5 .extended_lut = "off";
defparam \processor|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \processor|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N33
cyclonev_lcell_comb \processor|Add1~1 (
// Equation(s):
// \processor|Add1~1_sumout  = SUM(( \processor|IMG_SIZE_OUT [11] ) + ( VCC ) + ( \processor|Add1~6  ))
// \processor|Add1~2  = CARRY(( \processor|IMG_SIZE_OUT [11] ) + ( VCC ) + ( \processor|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|IMG_SIZE_OUT [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~1_sumout ),
	.cout(\processor|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~1 .extended_lut = "off";
defparam \processor|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N36
cyclonev_lcell_comb \processor|Add1~57 (
// Equation(s):
// \processor|Add1~57_sumout  = SUM(( \processor|IMG_SIZE_OUT [12] ) + ( VCC ) + ( \processor|Add1~2  ))
// \processor|Add1~58  = CARRY(( \processor|IMG_SIZE_OUT [12] ) + ( VCC ) + ( \processor|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|IMG_SIZE_OUT [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~57_sumout ),
	.cout(\processor|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~57 .extended_lut = "off";
defparam \processor|Add1~57 .lut_mask = 64'h00000000000000FF;
defparam \processor|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N39
cyclonev_lcell_comb \processor|Add1~53 (
// Equation(s):
// \processor|Add1~53_sumout  = SUM(( \processor|IMG_SIZE_OUT [13] ) + ( VCC ) + ( \processor|Add1~58  ))
// \processor|Add1~54  = CARRY(( \processor|IMG_SIZE_OUT [13] ) + ( VCC ) + ( \processor|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|IMG_SIZE_OUT [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~53_sumout ),
	.cout(\processor|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~53 .extended_lut = "off";
defparam \processor|Add1~53 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N42
cyclonev_lcell_comb \processor|Add1~49 (
// Equation(s):
// \processor|Add1~49_sumout  = SUM(( \processor|IMG_SIZE_OUT [14] ) + ( VCC ) + ( \processor|Add1~54  ))
// \processor|Add1~50  = CARRY(( \processor|IMG_SIZE_OUT [14] ) + ( VCC ) + ( \processor|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|IMG_SIZE_OUT [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~49_sumout ),
	.cout(\processor|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~49 .extended_lut = "off";
defparam \processor|Add1~49 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N18
cyclonev_lcell_comb \processor|LessThan0~8 (
// Equation(s):
// \processor|LessThan0~8_combout  = ( \processor|Add1~57_sumout  & ( \processor|Add1~49_sumout  & ( (!\processor|write_ptr [14]) # ((!\processor|write_ptr [13] & ((!\processor|write_ptr [12]) # (\processor|Add1~53_sumout ))) # (\processor|write_ptr [13] & 
// (!\processor|write_ptr [12] & \processor|Add1~53_sumout ))) ) ) ) # ( !\processor|Add1~57_sumout  & ( \processor|Add1~49_sumout  & ( (!\processor|write_ptr [14]) # ((!\processor|write_ptr [13] & \processor|Add1~53_sumout )) ) ) ) # ( 
// \processor|Add1~57_sumout  & ( !\processor|Add1~49_sumout  & ( (!\processor|write_ptr [14] & ((!\processor|write_ptr [13] & ((!\processor|write_ptr [12]) # (\processor|Add1~53_sumout ))) # (\processor|write_ptr [13] & (!\processor|write_ptr [12] & 
// \processor|Add1~53_sumout )))) ) ) ) # ( !\processor|Add1~57_sumout  & ( !\processor|Add1~49_sumout  & ( (!\processor|write_ptr [13] & (\processor|Add1~53_sumout  & !\processor|write_ptr [14])) ) ) )

	.dataa(!\processor|write_ptr [13]),
	.datab(!\processor|write_ptr [12]),
	.datac(!\processor|Add1~53_sumout ),
	.datad(!\processor|write_ptr [14]),
	.datae(!\processor|Add1~57_sumout ),
	.dataf(!\processor|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~8 .extended_lut = "off";
defparam \processor|LessThan0~8 .lut_mask = 64'h0A008E00FF0AFF8E;
defparam \processor|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N51
cyclonev_lcell_comb \processor|Add2~21 (
// Equation(s):
// \processor|Add2~21_sumout  = SUM(( \processor|write_ptr [17] ) + ( GND ) + ( \processor|Add2~18  ))
// \processor|Add2~22  = CARRY(( \processor|write_ptr [17] ) + ( GND ) + ( \processor|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~21_sumout ),
	.cout(\processor|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~21 .extended_lut = "off";
defparam \processor|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N54
cyclonev_lcell_comb \processor|Add2~13 (
// Equation(s):
// \processor|Add2~13_sumout  = SUM(( \processor|write_ptr [18] ) + ( GND ) + ( \processor|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~13 .extended_lut = "off";
defparam \processor|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N9
cyclonev_lcell_comb \processor|Add0~0 (
// Equation(s):
// \processor|Add0~0_combout  = !\processor|fetch_state [0] $ (!\processor|fetch_state [1])

	.dataa(!\processor|fetch_state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|fetch_state [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Add0~0 .extended_lut = "off";
defparam \processor|Add0~0 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \processor|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N10
dffeas \processor|fetch_state[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|fetch_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|fetch_state[1] .is_wysiwyg = "true";
defparam \processor|fetch_state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N42
cyclonev_lcell_comb \processor|Decoder0~0 (
// Equation(s):
// \processor|Decoder0~0_combout  = ( \processor|fetch_state [0] & ( \processor|fetch_state [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|fetch_state [0]),
	.dataf(!\processor|fetch_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Decoder0~0 .extended_lut = "off";
defparam \processor|Decoder0~0 .lut_mask = 64'h000000000000FFFF;
defparam \processor|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N39
cyclonev_lcell_comb \processor|write_ptr[3]~1 (
// Equation(s):
// \processor|write_ptr[3]~1_combout  = ( \main_fsm|current_state~q  & ( \processor|Decoder0~0_combout  ) ) # ( !\main_fsm|current_state~q  & ( \processor|Decoder0~0_combout  ) ) # ( !\main_fsm|current_state~q  & ( !\processor|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\main_fsm|current_state~q ),
	.dataf(!\processor|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|write_ptr[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|write_ptr[3]~1 .extended_lut = "off";
defparam \processor|write_ptr[3]~1 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \processor|write_ptr[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N55
dffeas \processor|write_ptr[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[18] .is_wysiwyg = "true";
defparam \processor|write_ptr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N45
cyclonev_lcell_comb \processor|Add1~73 (
// Equation(s):
// \processor|Add1~73_sumout  = SUM(( \processor|IMG_SIZE_OUT [15] ) + ( VCC ) + ( \processor|Add1~50  ))
// \processor|Add1~74  = CARRY(( \processor|IMG_SIZE_OUT [15] ) + ( VCC ) + ( \processor|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|IMG_SIZE_OUT [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~73_sumout ),
	.cout(\processor|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~73 .extended_lut = "off";
defparam \processor|Add1~73 .lut_mask = 64'h00000000000000FF;
defparam \processor|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N48
cyclonev_lcell_comb \processor|Add1~69 (
// Equation(s):
// \processor|Add1~69_sumout  = SUM(( \processor|IMG_SIZE_OUT [16] ) + ( VCC ) + ( \processor|Add1~74  ))
// \processor|Add1~70  = CARRY(( \processor|IMG_SIZE_OUT [16] ) + ( VCC ) + ( \processor|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|IMG_SIZE_OUT [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~69_sumout ),
	.cout(\processor|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~69 .extended_lut = "off";
defparam \processor|Add1~69 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N51
cyclonev_lcell_comb \processor|Add1~65 (
// Equation(s):
// \processor|Add1~65_sumout  = SUM(( \processor|IMG_SIZE_OUT [17] ) + ( VCC ) + ( \processor|Add1~70  ))
// \processor|Add1~66  = CARRY(( \processor|IMG_SIZE_OUT [17] ) + ( VCC ) + ( \processor|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|IMG_SIZE_OUT [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~65_sumout ),
	.cout(\processor|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~65 .extended_lut = "off";
defparam \processor|Add1~65 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N54
cyclonev_lcell_comb \processor|Add1~61 (
// Equation(s):
// \processor|Add1~61_sumout  = SUM(( \processor|IMG_SIZE_OUT [18] ) + ( VCC ) + ( \processor|Add1~66  ))
// \processor|Add1~62  = CARRY(( \processor|IMG_SIZE_OUT [18] ) + ( VCC ) + ( \processor|Add1~66  ))

	.dataa(gnd),
	.datab(!\processor|IMG_SIZE_OUT [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~61_sumout ),
	.cout(\processor|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~61 .extended_lut = "off";
defparam \processor|Add1~61 .lut_mask = 64'h0000000000003333;
defparam \processor|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N57
cyclonev_lcell_comb \processor|Add1~77 (
// Equation(s):
// \processor|Add1~77_sumout  = SUM(( VCC ) + ( GND ) + ( \processor|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~77 .extended_lut = "off";
defparam \processor|Add1~77 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \processor|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N3
cyclonev_lcell_comb \processor|LessThan0~20 (
// Equation(s):
// \processor|LessThan0~20_combout  = (!\processor|write_ptr [16] & \processor|Add1~69_sumout )

	.dataa(gnd),
	.datab(!\processor|write_ptr [16]),
	.datac(gnd),
	.datad(!\processor|Add1~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~20 .extended_lut = "off";
defparam \processor|LessThan0~20 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \processor|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N30
cyclonev_lcell_comb \processor|LessThan0~21 (
// Equation(s):
// \processor|LessThan0~21_combout  = ( \processor|LessThan0~20_combout  & ( \processor|Add1~61_sumout  & ( (\processor|write_ptr [17] & (\processor|write_ptr [18] & (!\processor|Add1~65_sumout  & !\processor|Add1~77_sumout ))) ) ) ) # ( 
// !\processor|LessThan0~20_combout  & ( \processor|Add1~61_sumout  & ( (\processor|write_ptr [18] & (!\processor|Add1~77_sumout  & ((!\processor|Add1~65_sumout ) # (\processor|write_ptr [17])))) ) ) ) # ( \processor|LessThan0~20_combout  & ( 
// !\processor|Add1~61_sumout  & ( (!\processor|Add1~77_sumout  & (((\processor|write_ptr [17] & !\processor|Add1~65_sumout )) # (\processor|write_ptr [18]))) ) ) ) # ( !\processor|LessThan0~20_combout  & ( !\processor|Add1~61_sumout  & ( 
// (!\processor|Add1~77_sumout  & (((!\processor|Add1~65_sumout ) # (\processor|write_ptr [18])) # (\processor|write_ptr [17]))) ) ) )

	.dataa(!\processor|write_ptr [17]),
	.datab(!\processor|write_ptr [18]),
	.datac(!\processor|Add1~65_sumout ),
	.datad(!\processor|Add1~77_sumout ),
	.datae(!\processor|LessThan0~20_combout ),
	.dataf(!\processor|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~21 .extended_lut = "off";
defparam \processor|LessThan0~21 .lut_mask = 64'hF700730031001000;
defparam \processor|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N15
cyclonev_lcell_comb \processor|LessThan0~14 (
// Equation(s):
// \processor|LessThan0~14_combout  = ( \processor|Add1~73_sumout  & ( !\processor|write_ptr [15] ) )

	.dataa(!\processor|write_ptr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~14 .extended_lut = "off";
defparam \processor|LessThan0~14 .lut_mask = 64'h00000000AAAAAAAA;
defparam \processor|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N36
cyclonev_lcell_comb \processor|LessThan0~10 (
// Equation(s):
// \processor|LessThan0~10_combout  = !\processor|write_ptr [16] $ (!\processor|Add1~69_sumout )

	.dataa(gnd),
	.datab(!\processor|write_ptr [16]),
	.datac(gnd),
	.datad(!\processor|Add1~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~10 .extended_lut = "off";
defparam \processor|LessThan0~10 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \processor|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N48
cyclonev_lcell_comb \processor|LessThan0~19 (
// Equation(s):
// \processor|LessThan0~19_combout  = ( !\processor|LessThan0~10_combout  & ( \processor|Add1~65_sumout  & ( (\processor|write_ptr [17] & (\processor|LessThan0~14_combout  & (!\processor|write_ptr [18] $ (\processor|Add1~61_sumout )))) ) ) ) # ( 
// !\processor|LessThan0~10_combout  & ( !\processor|Add1~65_sumout  & ( (!\processor|write_ptr [17] & (\processor|LessThan0~14_combout  & (!\processor|write_ptr [18] $ (\processor|Add1~61_sumout )))) ) ) )

	.dataa(!\processor|write_ptr [17]),
	.datab(!\processor|write_ptr [18]),
	.datac(!\processor|Add1~61_sumout ),
	.datad(!\processor|LessThan0~14_combout ),
	.datae(!\processor|LessThan0~10_combout ),
	.dataf(!\processor|Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~19 .extended_lut = "off";
defparam \processor|LessThan0~19 .lut_mask = 64'h0082000000410000;
defparam \processor|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N48
cyclonev_lcell_comb \processor|LessThan0~0 (
// Equation(s):
// \processor|LessThan0~0_combout  = ( \processor|Add1~9_sumout  & ( \processor|Add1~1_sumout  & ( (\processor|write_ptr [9] & (\processor|write_ptr [11] & (!\processor|Add1~5_sumout  $ (\processor|write_ptr [10])))) ) ) ) # ( !\processor|Add1~9_sumout  & ( 
// \processor|Add1~1_sumout  & ( (!\processor|write_ptr [9] & (\processor|write_ptr [11] & (!\processor|Add1~5_sumout  $ (\processor|write_ptr [10])))) ) ) ) # ( \processor|Add1~9_sumout  & ( !\processor|Add1~1_sumout  & ( (\processor|write_ptr [9] & 
// (!\processor|write_ptr [11] & (!\processor|Add1~5_sumout  $ (\processor|write_ptr [10])))) ) ) ) # ( !\processor|Add1~9_sumout  & ( !\processor|Add1~1_sumout  & ( (!\processor|write_ptr [9] & (!\processor|write_ptr [11] & (!\processor|Add1~5_sumout  $ 
// (\processor|write_ptr [10])))) ) ) )

	.dataa(!\processor|write_ptr [9]),
	.datab(!\processor|Add1~5_sumout ),
	.datac(!\processor|write_ptr [10]),
	.datad(!\processor|write_ptr [11]),
	.datae(!\processor|Add1~9_sumout ),
	.dataf(!\processor|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~0 .extended_lut = "off";
defparam \processor|LessThan0~0 .lut_mask = 64'h8200410000820041;
defparam \processor|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N24
cyclonev_lcell_comb \processor|LessThan0~6 (
// Equation(s):
// \processor|LessThan0~6_combout  = ( \processor|Add1~9_sumout  & ( \processor|Add1~1_sumout  & ( (!\processor|write_ptr [11]) # ((!\processor|write_ptr [9] & ((!\processor|write_ptr [10]) # (\processor|Add1~5_sumout ))) # (\processor|write_ptr [9] & 
// (\processor|Add1~5_sumout  & !\processor|write_ptr [10]))) ) ) ) # ( !\processor|Add1~9_sumout  & ( \processor|Add1~1_sumout  & ( (!\processor|write_ptr [11]) # ((\processor|Add1~5_sumout  & !\processor|write_ptr [10])) ) ) ) # ( \processor|Add1~9_sumout  
// & ( !\processor|Add1~1_sumout  & ( (!\processor|write_ptr [11] & ((!\processor|write_ptr [9] & ((!\processor|write_ptr [10]) # (\processor|Add1~5_sumout ))) # (\processor|write_ptr [9] & (\processor|Add1~5_sumout  & !\processor|write_ptr [10])))) ) ) ) # 
// ( !\processor|Add1~9_sumout  & ( !\processor|Add1~1_sumout  & ( (\processor|Add1~5_sumout  & (!\processor|write_ptr [10] & !\processor|write_ptr [11])) ) ) )

	.dataa(!\processor|write_ptr [9]),
	.datab(!\processor|Add1~5_sumout ),
	.datac(!\processor|write_ptr [10]),
	.datad(!\processor|write_ptr [11]),
	.datae(!\processor|Add1~9_sumout ),
	.dataf(!\processor|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~6 .extended_lut = "off";
defparam \processor|LessThan0~6 .lut_mask = 64'h3000B200FF30FFB2;
defparam \processor|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N33
cyclonev_lcell_comb \processor|LessThan0~2 (
// Equation(s):
// \processor|LessThan0~2_combout  = ( \processor|Add1~33_sumout  & ( (\processor|write_ptr [3] & (!\processor|Add1~29_sumout  $ (\processor|write_ptr [4]))) ) ) # ( !\processor|Add1~33_sumout  & ( (!\processor|write_ptr [3] & (!\processor|Add1~29_sumout  $ 
// (\processor|write_ptr [4]))) ) )

	.dataa(!\processor|write_ptr [3]),
	.datab(gnd),
	.datac(!\processor|Add1~29_sumout ),
	.datad(!\processor|write_ptr [4]),
	.datae(gnd),
	.dataf(!\processor|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~2 .extended_lut = "off";
defparam \processor|LessThan0~2 .lut_mask = 64'hA00AA00A50055005;
defparam \processor|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N30
cyclonev_lcell_comb \processor|LessThan0~3 (
// Equation(s):
// \processor|LessThan0~3_combout  = ( \processor|Add1~29_sumout  & ( (!\processor|write_ptr [4]) # ((!\processor|write_ptr [3] & \processor|Add1~33_sumout )) ) ) # ( !\processor|Add1~29_sumout  & ( (!\processor|write_ptr [3] & (\processor|Add1~33_sumout  & 
// !\processor|write_ptr [4])) ) )

	.dataa(!\processor|write_ptr [3]),
	.datab(!\processor|Add1~33_sumout ),
	.datac(!\processor|write_ptr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~3 .extended_lut = "off";
defparam \processor|LessThan0~3 .lut_mask = 64'h20202020F2F2F2F2;
defparam \processor|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N6
cyclonev_lcell_comb \processor|LessThan0~1 (
// Equation(s):
// \processor|LessThan0~1_combout  = ( \processor|Add1~25_sumout  & ( \processor|Add1~21_sumout  & ( (!\processor|write_ptr [2] & ((!\processor|write_ptr[0]~DUPLICATE_q ) # ((!\processor|write_ptr [1]) # (\processor|Add1~17_sumout )))) # 
// (\processor|write_ptr [2] & (\processor|Add1~17_sumout  & ((!\processor|write_ptr[0]~DUPLICATE_q ) # (!\processor|write_ptr [1])))) ) ) ) # ( !\processor|Add1~25_sumout  & ( \processor|Add1~21_sumout  & ( (!\processor|write_ptr [2] & 
// ((!\processor|write_ptr [1]) # (\processor|Add1~17_sumout ))) # (\processor|write_ptr [2] & (!\processor|write_ptr [1] & \processor|Add1~17_sumout )) ) ) ) # ( \processor|Add1~25_sumout  & ( !\processor|Add1~21_sumout  & ( (!\processor|write_ptr [2] & 
// (((!\processor|write_ptr[0]~DUPLICATE_q  & !\processor|write_ptr [1])) # (\processor|Add1~17_sumout ))) # (\processor|write_ptr [2] & (!\processor|write_ptr[0]~DUPLICATE_q  & (!\processor|write_ptr [1] & \processor|Add1~17_sumout ))) ) ) ) # ( 
// !\processor|Add1~25_sumout  & ( !\processor|Add1~21_sumout  & ( (!\processor|write_ptr [2] & \processor|Add1~17_sumout ) ) ) )

	.dataa(!\processor|write_ptr[0]~DUPLICATE_q ),
	.datab(!\processor|write_ptr [2]),
	.datac(!\processor|write_ptr [1]),
	.datad(!\processor|Add1~17_sumout ),
	.datae(!\processor|Add1~25_sumout ),
	.dataf(!\processor|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~1 .extended_lut = "off";
defparam \processor|LessThan0~1 .lut_mask = 64'h00CC80ECC0FCC8FE;
defparam \processor|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N0
cyclonev_lcell_comb \processor|LessThan0~4 (
// Equation(s):
// \processor|LessThan0~4_combout  = ( \processor|Add1~41_sumout  & ( \processor|Add1~45_sumout  & ( (\processor|write_ptr [5] & (\processor|write_ptr [6] & (!\processor|write_ptr [7] $ (\processor|Add1~37_sumout )))) ) ) ) # ( !\processor|Add1~41_sumout  & 
// ( \processor|Add1~45_sumout  & ( (\processor|write_ptr [5] & (!\processor|write_ptr [6] & (!\processor|write_ptr [7] $ (\processor|Add1~37_sumout )))) ) ) ) # ( \processor|Add1~41_sumout  & ( !\processor|Add1~45_sumout  & ( (!\processor|write_ptr [5] & 
// (\processor|write_ptr [6] & (!\processor|write_ptr [7] $ (\processor|Add1~37_sumout )))) ) ) ) # ( !\processor|Add1~41_sumout  & ( !\processor|Add1~45_sumout  & ( (!\processor|write_ptr [5] & (!\processor|write_ptr [6] & (!\processor|write_ptr [7] $ 
// (\processor|Add1~37_sumout )))) ) ) )

	.dataa(!\processor|write_ptr [5]),
	.datab(!\processor|write_ptr [7]),
	.datac(!\processor|write_ptr [6]),
	.datad(!\processor|Add1~37_sumout ),
	.datae(!\processor|Add1~41_sumout ),
	.dataf(!\processor|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~4 .extended_lut = "off";
defparam \processor|LessThan0~4 .lut_mask = 64'h8020080240100401;
defparam \processor|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N6
cyclonev_lcell_comb \processor|LessThan0~5 (
// Equation(s):
// \processor|LessThan0~5_combout  = ( \processor|Add1~41_sumout  & ( \processor|Add1~45_sumout  & ( (!\processor|write_ptr [7] & ((!\processor|write_ptr [5]) # ((!\processor|write_ptr [6]) # (\processor|Add1~37_sumout )))) # (\processor|write_ptr [7] & 
// (\processor|Add1~37_sumout  & ((!\processor|write_ptr [5]) # (!\processor|write_ptr [6])))) ) ) ) # ( !\processor|Add1~41_sumout  & ( \processor|Add1~45_sumout  & ( (!\processor|write_ptr [7] & (((!\processor|write_ptr [5] & !\processor|write_ptr [6])) # 
// (\processor|Add1~37_sumout ))) # (\processor|write_ptr [7] & (!\processor|write_ptr [5] & (!\processor|write_ptr [6] & \processor|Add1~37_sumout ))) ) ) ) # ( \processor|Add1~41_sumout  & ( !\processor|Add1~45_sumout  & ( (!\processor|write_ptr [7] & 
// ((!\processor|write_ptr [6]) # (\processor|Add1~37_sumout ))) # (\processor|write_ptr [7] & (!\processor|write_ptr [6] & \processor|Add1~37_sumout )) ) ) ) # ( !\processor|Add1~41_sumout  & ( !\processor|Add1~45_sumout  & ( (!\processor|write_ptr [7] & 
// \processor|Add1~37_sumout ) ) ) )

	.dataa(!\processor|write_ptr [5]),
	.datab(!\processor|write_ptr [7]),
	.datac(!\processor|write_ptr [6]),
	.datad(!\processor|Add1~37_sumout ),
	.datae(!\processor|Add1~41_sumout ),
	.dataf(!\processor|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~5 .extended_lut = "off";
defparam \processor|LessThan0~5 .lut_mask = 64'h00CCC0FC80ECC8FE;
defparam \processor|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N36
cyclonev_lcell_comb \processor|LessThan0~17 (
// Equation(s):
// \processor|LessThan0~17_combout  = ( !\processor|LessThan0~5_combout  & ( (!\processor|LessThan0~4_combout ) # ((!\processor|LessThan0~3_combout  & ((!\processor|LessThan0~2_combout ) # (!\processor|LessThan0~1_combout )))) ) )

	.dataa(!\processor|LessThan0~2_combout ),
	.datab(!\processor|LessThan0~3_combout ),
	.datac(!\processor|LessThan0~1_combout ),
	.datad(!\processor|LessThan0~4_combout ),
	.datae(gnd),
	.dataf(!\processor|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~17 .extended_lut = "off";
defparam \processor|LessThan0~17 .lut_mask = 64'hFFC8FFC800000000;
defparam \processor|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N12
cyclonev_lcell_comb \processor|LessThan0~7 (
// Equation(s):
// \processor|LessThan0~7_combout  = ( \processor|Add1~57_sumout  & ( \processor|Add1~49_sumout  & ( (\processor|write_ptr [12] & (\processor|write_ptr [14] & (!\processor|write_ptr [13] $ (\processor|Add1~53_sumout )))) ) ) ) # ( !\processor|Add1~57_sumout  
// & ( \processor|Add1~49_sumout  & ( (!\processor|write_ptr [12] & (\processor|write_ptr [14] & (!\processor|write_ptr [13] $ (\processor|Add1~53_sumout )))) ) ) ) # ( \processor|Add1~57_sumout  & ( !\processor|Add1~49_sumout  & ( (\processor|write_ptr [12] 
// & (!\processor|write_ptr [14] & (!\processor|write_ptr [13] $ (\processor|Add1~53_sumout )))) ) ) ) # ( !\processor|Add1~57_sumout  & ( !\processor|Add1~49_sumout  & ( (!\processor|write_ptr [12] & (!\processor|write_ptr [14] & (!\processor|write_ptr [13] 
// $ (\processor|Add1~53_sumout )))) ) ) )

	.dataa(!\processor|write_ptr [13]),
	.datab(!\processor|write_ptr [12]),
	.datac(!\processor|Add1~53_sumout ),
	.datad(!\processor|write_ptr [14]),
	.datae(!\processor|Add1~57_sumout ),
	.dataf(!\processor|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~7 .extended_lut = "off";
defparam \processor|LessThan0~7 .lut_mask = 64'h8400210000840021;
defparam \processor|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N42
cyclonev_lcell_comb \processor|LessThan0~18 (
// Equation(s):
// \processor|LessThan0~18_combout  = ( \processor|LessThan0~17_combout  & ( \processor|LessThan0~7_combout  & ( ((\processor|LessThan0~0_combout  & (\processor|Add1~13_sumout  & !\processor|write_ptr [8]))) # (\processor|LessThan0~6_combout ) ) ) ) # ( 
// !\processor|LessThan0~17_combout  & ( \processor|LessThan0~7_combout  & ( ((\processor|LessThan0~0_combout  & ((!\processor|write_ptr [8]) # (\processor|Add1~13_sumout )))) # (\processor|LessThan0~6_combout ) ) ) )

	.dataa(!\processor|LessThan0~0_combout ),
	.datab(!\processor|Add1~13_sumout ),
	.datac(!\processor|LessThan0~6_combout ),
	.datad(!\processor|write_ptr [8]),
	.datae(!\processor|LessThan0~17_combout ),
	.dataf(!\processor|LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~18 .extended_lut = "off";
defparam \processor|LessThan0~18 .lut_mask = 64'h000000005F1F1F0F;
defparam \processor|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N12
cyclonev_lcell_comb \processor|write_ptr[3]~0 (
// Equation(s):
// \processor|write_ptr[3]~0_combout  = ( \processor|LessThan0~19_combout  & ( \processor|LessThan0~18_combout  & ( !\main_fsm|current_state~q  ) ) ) # ( !\processor|LessThan0~19_combout  & ( \processor|LessThan0~18_combout  & ( (!\main_fsm|current_state~q ) 
// # ((\processor|LessThan0~21_combout  & !\processor|LessThan0~12_combout )) ) ) ) # ( \processor|LessThan0~19_combout  & ( !\processor|LessThan0~18_combout  & ( !\main_fsm|current_state~q  ) ) ) # ( !\processor|LessThan0~19_combout  & ( 
// !\processor|LessThan0~18_combout  & ( (!\main_fsm|current_state~q ) # ((\processor|LessThan0~21_combout  & ((!\processor|LessThan0~8_combout ) # (!\processor|LessThan0~12_combout )))) ) ) )

	.dataa(!\main_fsm|current_state~q ),
	.datab(!\processor|LessThan0~8_combout ),
	.datac(!\processor|LessThan0~21_combout ),
	.datad(!\processor|LessThan0~12_combout ),
	.datae(!\processor|LessThan0~19_combout ),
	.dataf(!\processor|LessThan0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|write_ptr[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|write_ptr[3]~0 .extended_lut = "off";
defparam \processor|write_ptr[3]~0 .lut_mask = 64'hAFAEAAAAAFAAAAAA;
defparam \processor|write_ptr[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N2
dffeas \processor|write_ptr[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[0]~DUPLICATE .is_wysiwyg = "true";
defparam \processor|write_ptr[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N3
cyclonev_lcell_comb \processor|Add2~29 (
// Equation(s):
// \processor|Add2~29_sumout  = SUM(( \processor|write_ptr [1] ) + ( GND ) + ( \processor|Add2~26  ))
// \processor|Add2~30  = CARRY(( \processor|write_ptr [1] ) + ( GND ) + ( \processor|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~29_sumout ),
	.cout(\processor|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~29 .extended_lut = "off";
defparam \processor|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N4
dffeas \processor|write_ptr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[1] .is_wysiwyg = "true";
defparam \processor|write_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N6
cyclonev_lcell_comb \processor|Add2~33 (
// Equation(s):
// \processor|Add2~33_sumout  = SUM(( \processor|write_ptr [2] ) + ( GND ) + ( \processor|Add2~30  ))
// \processor|Add2~34  = CARRY(( \processor|write_ptr [2] ) + ( GND ) + ( \processor|Add2~30  ))

	.dataa(gnd),
	.datab(!\processor|write_ptr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~33_sumout ),
	.cout(\processor|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~33 .extended_lut = "off";
defparam \processor|Add2~33 .lut_mask = 64'h0000FFFF00003333;
defparam \processor|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N8
dffeas \processor|write_ptr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[2] .is_wysiwyg = "true";
defparam \processor|write_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N9
cyclonev_lcell_comb \processor|Add2~37 (
// Equation(s):
// \processor|Add2~37_sumout  = SUM(( \processor|write_ptr [3] ) + ( GND ) + ( \processor|Add2~34  ))
// \processor|Add2~38  = CARRY(( \processor|write_ptr [3] ) + ( GND ) + ( \processor|Add2~34  ))

	.dataa(!\processor|write_ptr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~37_sumout ),
	.cout(\processor|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~37 .extended_lut = "off";
defparam \processor|Add2~37 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N10
dffeas \processor|write_ptr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[3] .is_wysiwyg = "true";
defparam \processor|write_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N12
cyclonev_lcell_comb \processor|Add2~41 (
// Equation(s):
// \processor|Add2~41_sumout  = SUM(( \processor|write_ptr [4] ) + ( GND ) + ( \processor|Add2~38  ))
// \processor|Add2~42  = CARRY(( \processor|write_ptr [4] ) + ( GND ) + ( \processor|Add2~38  ))

	.dataa(gnd),
	.datab(!\processor|write_ptr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~41_sumout ),
	.cout(\processor|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~41 .extended_lut = "off";
defparam \processor|Add2~41 .lut_mask = 64'h0000FFFF00003333;
defparam \processor|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N13
dffeas \processor|write_ptr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[4] .is_wysiwyg = "true";
defparam \processor|write_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N15
cyclonev_lcell_comb \processor|Add2~45 (
// Equation(s):
// \processor|Add2~45_sumout  = SUM(( \processor|write_ptr [5] ) + ( GND ) + ( \processor|Add2~42  ))
// \processor|Add2~46  = CARRY(( \processor|write_ptr [5] ) + ( GND ) + ( \processor|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~45_sumout ),
	.cout(\processor|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~45 .extended_lut = "off";
defparam \processor|Add2~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N17
dffeas \processor|write_ptr[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[5] .is_wysiwyg = "true";
defparam \processor|write_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N18
cyclonev_lcell_comb \processor|Add2~49 (
// Equation(s):
// \processor|Add2~49_sumout  = SUM(( \processor|write_ptr [6] ) + ( GND ) + ( \processor|Add2~46  ))
// \processor|Add2~50  = CARRY(( \processor|write_ptr [6] ) + ( GND ) + ( \processor|Add2~46  ))

	.dataa(gnd),
	.datab(!\processor|write_ptr [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~49_sumout ),
	.cout(\processor|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~49 .extended_lut = "off";
defparam \processor|Add2~49 .lut_mask = 64'h0000FFFF00003333;
defparam \processor|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N19
dffeas \processor|write_ptr[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[6] .is_wysiwyg = "true";
defparam \processor|write_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N21
cyclonev_lcell_comb \processor|Add2~53 (
// Equation(s):
// \processor|Add2~53_sumout  = SUM(( \processor|write_ptr [7] ) + ( GND ) + ( \processor|Add2~50  ))
// \processor|Add2~54  = CARRY(( \processor|write_ptr [7] ) + ( GND ) + ( \processor|Add2~50  ))

	.dataa(!\processor|write_ptr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~53_sumout ),
	.cout(\processor|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~53 .extended_lut = "off";
defparam \processor|Add2~53 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N22
dffeas \processor|write_ptr[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[7] .is_wysiwyg = "true";
defparam \processor|write_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N24
cyclonev_lcell_comb \processor|Add2~57 (
// Equation(s):
// \processor|Add2~57_sumout  = SUM(( \processor|write_ptr [8] ) + ( GND ) + ( \processor|Add2~54  ))
// \processor|Add2~58  = CARRY(( \processor|write_ptr [8] ) + ( GND ) + ( \processor|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~57_sumout ),
	.cout(\processor|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~57 .extended_lut = "off";
defparam \processor|Add2~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N25
dffeas \processor|write_ptr[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[8] .is_wysiwyg = "true";
defparam \processor|write_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N27
cyclonev_lcell_comb \processor|Add2~61 (
// Equation(s):
// \processor|Add2~61_sumout  = SUM(( \processor|write_ptr [9] ) + ( GND ) + ( \processor|Add2~58  ))
// \processor|Add2~62  = CARRY(( \processor|write_ptr [9] ) + ( GND ) + ( \processor|Add2~58  ))

	.dataa(!\processor|write_ptr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~61_sumout ),
	.cout(\processor|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~61 .extended_lut = "off";
defparam \processor|Add2~61 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N29
dffeas \processor|write_ptr[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[9] .is_wysiwyg = "true";
defparam \processor|write_ptr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N30
cyclonev_lcell_comb \processor|Add2~65 (
// Equation(s):
// \processor|Add2~65_sumout  = SUM(( \processor|write_ptr [10] ) + ( GND ) + ( \processor|Add2~62  ))
// \processor|Add2~66  = CARRY(( \processor|write_ptr [10] ) + ( GND ) + ( \processor|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~65_sumout ),
	.cout(\processor|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~65 .extended_lut = "off";
defparam \processor|Add2~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N31
dffeas \processor|write_ptr[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[10] .is_wysiwyg = "true";
defparam \processor|write_ptr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N33
cyclonev_lcell_comb \processor|Add2~69 (
// Equation(s):
// \processor|Add2~69_sumout  = SUM(( \processor|write_ptr [11] ) + ( GND ) + ( \processor|Add2~66  ))
// \processor|Add2~70  = CARRY(( \processor|write_ptr [11] ) + ( GND ) + ( \processor|Add2~66  ))

	.dataa(!\processor|write_ptr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~69_sumout ),
	.cout(\processor|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~69 .extended_lut = "off";
defparam \processor|Add2~69 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N34
dffeas \processor|write_ptr[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[11] .is_wysiwyg = "true";
defparam \processor|write_ptr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N36
cyclonev_lcell_comb \processor|Add2~73 (
// Equation(s):
// \processor|Add2~73_sumout  = SUM(( \processor|write_ptr [12] ) + ( GND ) + ( \processor|Add2~70  ))
// \processor|Add2~74  = CARRY(( \processor|write_ptr [12] ) + ( GND ) + ( \processor|Add2~70  ))

	.dataa(gnd),
	.datab(!\processor|write_ptr [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~73_sumout ),
	.cout(\processor|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~73 .extended_lut = "off";
defparam \processor|Add2~73 .lut_mask = 64'h0000FFFF00003333;
defparam \processor|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N37
dffeas \processor|write_ptr[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[12] .is_wysiwyg = "true";
defparam \processor|write_ptr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N39
cyclonev_lcell_comb \processor|Add2~9 (
// Equation(s):
// \processor|Add2~9_sumout  = SUM(( \processor|write_ptr [13] ) + ( GND ) + ( \processor|Add2~74  ))
// \processor|Add2~10  = CARRY(( \processor|write_ptr [13] ) + ( GND ) + ( \processor|Add2~74  ))

	.dataa(!\processor|write_ptr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~9_sumout ),
	.cout(\processor|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~9 .extended_lut = "off";
defparam \processor|Add2~9 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N40
dffeas \processor|write_ptr[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[13] .is_wysiwyg = "true";
defparam \processor|write_ptr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N42
cyclonev_lcell_comb \processor|Add2~1 (
// Equation(s):
// \processor|Add2~1_sumout  = SUM(( \processor|write_ptr [14] ) + ( GND ) + ( \processor|Add2~10  ))
// \processor|Add2~2  = CARRY(( \processor|write_ptr [14] ) + ( GND ) + ( \processor|Add2~10  ))

	.dataa(gnd),
	.datab(!\processor|write_ptr [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~1_sumout ),
	.cout(\processor|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~1 .extended_lut = "off";
defparam \processor|Add2~1 .lut_mask = 64'h0000FFFF00003333;
defparam \processor|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N43
dffeas \processor|write_ptr[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[14] .is_wysiwyg = "true";
defparam \processor|write_ptr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N45
cyclonev_lcell_comb \processor|Add2~5 (
// Equation(s):
// \processor|Add2~5_sumout  = SUM(( \processor|write_ptr [15] ) + ( GND ) + ( \processor|Add2~2  ))
// \processor|Add2~6  = CARRY(( \processor|write_ptr [15] ) + ( GND ) + ( \processor|Add2~2  ))

	.dataa(!\processor|write_ptr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~5_sumout ),
	.cout(\processor|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~5 .extended_lut = "off";
defparam \processor|Add2~5 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N46
dffeas \processor|write_ptr[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[15] .is_wysiwyg = "true";
defparam \processor|write_ptr[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N48
cyclonev_lcell_comb \processor|Add2~17 (
// Equation(s):
// \processor|Add2~17_sumout  = SUM(( \processor|write_ptr [16] ) + ( GND ) + ( \processor|Add2~6  ))
// \processor|Add2~18  = CARRY(( \processor|write_ptr [16] ) + ( GND ) + ( \processor|Add2~6  ))

	.dataa(gnd),
	.datab(!\processor|write_ptr [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~17_sumout ),
	.cout(\processor|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~17 .extended_lut = "off";
defparam \processor|Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \processor|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N49
dffeas \processor|write_ptr[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[16] .is_wysiwyg = "true";
defparam \processor|write_ptr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N52
dffeas \processor|write_ptr[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[17] .is_wysiwyg = "true";
defparam \processor|write_ptr[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N54
cyclonev_lcell_comb \processor|LessThan0~11 (
// Equation(s):
// \processor|LessThan0~11_combout  = ( \processor|Add1~73_sumout  & ( !\processor|write_ptr [15] ) ) # ( !\processor|Add1~73_sumout  & ( \processor|write_ptr [15] ) )

	.dataa(!\processor|write_ptr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~11 .extended_lut = "off";
defparam \processor|LessThan0~11 .lut_mask = 64'h55555555AAAAAAAA;
defparam \processor|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N24
cyclonev_lcell_comb \processor|LessThan0~12 (
// Equation(s):
// \processor|LessThan0~12_combout  = ( !\processor|LessThan0~10_combout  & ( \processor|Add1~61_sumout  & ( (\processor|write_ptr [18] & (!\processor|LessThan0~11_combout  & (!\processor|write_ptr [17] $ (\processor|Add1~65_sumout )))) ) ) ) # ( 
// !\processor|LessThan0~10_combout  & ( !\processor|Add1~61_sumout  & ( (!\processor|write_ptr [18] & (!\processor|LessThan0~11_combout  & (!\processor|write_ptr [17] $ (\processor|Add1~65_sumout )))) ) ) )

	.dataa(!\processor|write_ptr [17]),
	.datab(!\processor|write_ptr [18]),
	.datac(!\processor|Add1~65_sumout ),
	.datad(!\processor|LessThan0~11_combout ),
	.datae(!\processor|LessThan0~10_combout ),
	.dataf(!\processor|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~12 .extended_lut = "off";
defparam \processor|LessThan0~12 .lut_mask = 64'h8400000021000000;
defparam \processor|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N6
cyclonev_lcell_comb \processor|LessThan0~15 (
// Equation(s):
// \processor|LessThan0~15_combout  = ( \processor|Add1~61_sumout  & ( (!\processor|write_ptr [18]) # ((!\processor|write_ptr [17] & \processor|Add1~65_sumout )) ) ) # ( !\processor|Add1~61_sumout  & ( (!\processor|write_ptr [17] & (!\processor|write_ptr 
// [18] & \processor|Add1~65_sumout )) ) )

	.dataa(!\processor|write_ptr [17]),
	.datab(!\processor|write_ptr [18]),
	.datac(!\processor|Add1~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~15 .extended_lut = "off";
defparam \processor|LessThan0~15 .lut_mask = 64'h08080808CECECECE;
defparam \processor|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N45
cyclonev_lcell_comb \processor|LessThan0~13 (
// Equation(s):
// \processor|LessThan0~13_combout  = ( \processor|Add1~61_sumout  & ( (\processor|write_ptr [18] & (!\processor|write_ptr [17] $ (\processor|Add1~65_sumout ))) ) ) # ( !\processor|Add1~61_sumout  & ( (!\processor|write_ptr [18] & (!\processor|write_ptr [17] 
// $ (\processor|Add1~65_sumout ))) ) )

	.dataa(!\processor|write_ptr [17]),
	.datab(!\processor|write_ptr [18]),
	.datac(gnd),
	.datad(!\processor|Add1~65_sumout ),
	.datae(gnd),
	.dataf(!\processor|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~13 .extended_lut = "off";
defparam \processor|LessThan0~13 .lut_mask = 64'h8844884422112211;
defparam \processor|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N18
cyclonev_lcell_comb \processor|LessThan0~16 (
// Equation(s):
// \processor|LessThan0~16_combout  = ( \processor|LessThan0~13_combout  & ( \processor|LessThan0~14_combout  & ( (\processor|write_ptr [16] & (!\processor|Add1~77_sumout  & (!\processor|LessThan0~15_combout  & !\processor|Add1~69_sumout ))) ) ) ) # ( 
// !\processor|LessThan0~13_combout  & ( \processor|LessThan0~14_combout  & ( (!\processor|Add1~77_sumout  & !\processor|LessThan0~15_combout ) ) ) ) # ( \processor|LessThan0~13_combout  & ( !\processor|LessThan0~14_combout  & ( (!\processor|Add1~77_sumout  
// & (!\processor|LessThan0~15_combout  & ((!\processor|Add1~69_sumout ) # (\processor|write_ptr [16])))) ) ) ) # ( !\processor|LessThan0~13_combout  & ( !\processor|LessThan0~14_combout  & ( (!\processor|Add1~77_sumout  & !\processor|LessThan0~15_combout ) 
// ) ) )

	.dataa(!\processor|write_ptr [16]),
	.datab(!\processor|Add1~77_sumout ),
	.datac(!\processor|LessThan0~15_combout ),
	.datad(!\processor|Add1~69_sumout ),
	.datae(!\processor|LessThan0~13_combout ),
	.dataf(!\processor|LessThan0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~16 .extended_lut = "off";
defparam \processor|LessThan0~16 .lut_mask = 64'hC0C0C040C0C04000;
defparam \processor|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N54
cyclonev_lcell_comb \processor|LessThan0~22 (
// Equation(s):
// \processor|LessThan0~22_combout  = ( \processor|LessThan0~1_combout  & ( \processor|LessThan0~2_combout  & ( (!\processor|write_ptr [8] & ((\processor|Add1~13_sumout ) # (\processor|LessThan0~4_combout ))) # (\processor|write_ptr [8] & 
// (\processor|LessThan0~4_combout  & \processor|Add1~13_sumout )) ) ) ) # ( !\processor|LessThan0~1_combout  & ( \processor|LessThan0~2_combout  & ( (!\processor|write_ptr [8] & (((\processor|LessThan0~3_combout  & \processor|LessThan0~4_combout )) # 
// (\processor|Add1~13_sumout ))) # (\processor|write_ptr [8] & (\processor|LessThan0~3_combout  & (\processor|LessThan0~4_combout  & \processor|Add1~13_sumout ))) ) ) ) # ( \processor|LessThan0~1_combout  & ( !\processor|LessThan0~2_combout  & ( 
// (!\processor|write_ptr [8] & (((\processor|LessThan0~3_combout  & \processor|LessThan0~4_combout )) # (\processor|Add1~13_sumout ))) # (\processor|write_ptr [8] & (\processor|LessThan0~3_combout  & (\processor|LessThan0~4_combout  & 
// \processor|Add1~13_sumout ))) ) ) ) # ( !\processor|LessThan0~1_combout  & ( !\processor|LessThan0~2_combout  & ( (!\processor|write_ptr [8] & (((\processor|LessThan0~3_combout  & \processor|LessThan0~4_combout )) # (\processor|Add1~13_sumout ))) # 
// (\processor|write_ptr [8] & (\processor|LessThan0~3_combout  & (\processor|LessThan0~4_combout  & \processor|Add1~13_sumout ))) ) ) )

	.dataa(!\processor|write_ptr [8]),
	.datab(!\processor|LessThan0~3_combout ),
	.datac(!\processor|LessThan0~4_combout ),
	.datad(!\processor|Add1~13_sumout ),
	.datae(!\processor|LessThan0~1_combout ),
	.dataf(!\processor|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~22 .extended_lut = "off";
defparam \processor|LessThan0~22 .lut_mask = 64'h02AB02AB02AB0AAF;
defparam \processor|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N39
cyclonev_lcell_comb \processor|LessThan0~23 (
// Equation(s):
// \processor|LessThan0~23_combout  = ( \processor|LessThan0~0_combout  & ( (!\processor|write_ptr [8]) # (\processor|Add1~13_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [8]),
	.datad(!\processor|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\processor|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~23 .extended_lut = "off";
defparam \processor|LessThan0~23 .lut_mask = 64'h00000000F0FFF0FF;
defparam \processor|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N18
cyclonev_lcell_comb \processor|LessThan0~9 (
// Equation(s):
// \processor|LessThan0~9_combout  = ( \processor|LessThan0~23_combout  & ( \processor|LessThan0~7_combout  & ( (!\processor|LessThan0~22_combout  & (!\processor|LessThan0~5_combout  & (!\processor|LessThan0~6_combout  & !\processor|LessThan0~8_combout ))) ) 
// ) ) # ( !\processor|LessThan0~23_combout  & ( \processor|LessThan0~7_combout  & ( (!\processor|LessThan0~6_combout  & !\processor|LessThan0~8_combout ) ) ) ) # ( \processor|LessThan0~23_combout  & ( !\processor|LessThan0~7_combout  & ( 
// !\processor|LessThan0~8_combout  ) ) ) # ( !\processor|LessThan0~23_combout  & ( !\processor|LessThan0~7_combout  & ( !\processor|LessThan0~8_combout  ) ) )

	.dataa(!\processor|LessThan0~22_combout ),
	.datab(!\processor|LessThan0~5_combout ),
	.datac(!\processor|LessThan0~6_combout ),
	.datad(!\processor|LessThan0~8_combout ),
	.datae(!\processor|LessThan0~23_combout ),
	.dataf(!\processor|LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~9 .extended_lut = "off";
defparam \processor|LessThan0~9 .lut_mask = 64'hFF00FF00F0008000;
defparam \processor|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N36
cyclonev_lcell_comb \processor|done~0 (
// Equation(s):
// \processor|done~0_combout  = ( \processor|done~q  & ( \processor|fetch_state [1] & ( (!\processor|fetch_state [0]) # ((\processor|LessThan0~16_combout  & ((!\processor|LessThan0~12_combout ) # (\processor|LessThan0~9_combout )))) ) ) ) # ( 
// !\processor|done~q  & ( \processor|fetch_state [1] & ( (\processor|fetch_state [0] & (\processor|LessThan0~16_combout  & ((!\processor|LessThan0~12_combout ) # (\processor|LessThan0~9_combout )))) ) ) ) # ( \processor|done~q  & ( !\processor|fetch_state 
// [1] ) )

	.dataa(!\processor|fetch_state [0]),
	.datab(!\processor|LessThan0~12_combout ),
	.datac(!\processor|LessThan0~16_combout ),
	.datad(!\processor|LessThan0~9_combout ),
	.datae(!\processor|done~q ),
	.dataf(!\processor|fetch_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|done~0 .extended_lut = "off";
defparam \processor|done~0 .lut_mask = 64'h0000FFFF0405AEAF;
defparam \processor|done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N37
dffeas \processor|done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|done .is_wysiwyg = "true";
defparam \processor|done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N54
cyclonev_lcell_comb \main_fsm|processing_has_run_once~0 (
// Equation(s):
// \main_fsm|processing_has_run_once~0_combout  = ( \main_fsm|current_state~q  & ( (\processor|done~q ) # (\main_fsm|processing_has_run_once~q ) ) ) # ( !\main_fsm|current_state~q  & ( \main_fsm|processing_has_run_once~q  ) )

	.dataa(gnd),
	.datab(!\main_fsm|processing_has_run_once~q ),
	.datac(!\processor|done~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|current_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|processing_has_run_once~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|processing_has_run_once~0 .extended_lut = "off";
defparam \main_fsm|processing_has_run_once~0 .lut_mask = 64'h333333333F3F3F3F;
defparam \main_fsm|processing_has_run_once~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y20_N44
dffeas \main_fsm|processing_has_run_once (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\main_fsm|processing_has_run_once~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|processing_has_run_once~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|processing_has_run_once .is_wysiwyg = "true";
defparam \main_fsm|processing_has_run_once .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N51
cyclonev_lcell_comb \vga_logic_inst|Equal1~0 (
// Equation(s):
// \vga_logic_inst|Equal1~0_combout  = ( \main_fsm|processing_has_run_once~q  & ( !\main_fsm|zoom_level [2] & ( (\main_fsm|zoom_level [0] & !\main_fsm|zoom_level [1]) ) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\main_fsm|processing_has_run_once~q ),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Equal1~0 .extended_lut = "off";
defparam \vga_logic_inst|Equal1~0 .lut_mask = 64'h0000550000000000;
defparam \vga_logic_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N57
cyclonev_lcell_comb \vga_logic_inst|Equal0~0 (
// Equation(s):
// \vga_logic_inst|Equal0~0_combout  = (\main_fsm|zoom_level [2] & (\main_fsm|processing_has_run_once~q  & (!\main_fsm|zoom_level [0] & \main_fsm|zoom_level [1])))

	.dataa(!\main_fsm|zoom_level [2]),
	.datab(!\main_fsm|processing_has_run_once~q ),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Equal0~0 .extended_lut = "off";
defparam \vga_logic_inst|Equal0~0 .lut_mask = 64'h0010001000100010;
defparam \vga_logic_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N51
cyclonev_lcell_comb \vga_logic_inst|Equal2~0 (
// Equation(s):
// \vga_logic_inst|Equal2~0_combout  = ( \main_fsm|zoom_level [1] & ( !\main_fsm|processing_has_run_once~q  ) ) # ( !\main_fsm|zoom_level [1] & ( (!\main_fsm|processing_has_run_once~q ) # ((!\main_fsm|zoom_level [2] & !\main_fsm|zoom_level [0])) ) )

	.dataa(!\main_fsm|zoom_level [2]),
	.datab(!\main_fsm|processing_has_run_once~q ),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Equal2~0 .extended_lut = "off";
defparam \vga_logic_inst|Equal2~0 .lut_mask = 64'hECECECECCCCCCCCC;
defparam \vga_logic_inst|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N36
cyclonev_lcell_comb \vga_logic_inst|Add1~4 (
// Equation(s):
// \vga_logic_inst|Add1~4_combout  = (\main_fsm|processing_has_run_once~q  & ((\main_fsm|zoom_level [1]) # (\main_fsm|zoom_level [2])))

	.dataa(gnd),
	.datab(!\main_fsm|processing_has_run_once~q ),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Add1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add1~4 .extended_lut = "off";
defparam \vga_logic_inst|Add1~4 .lut_mask = 64'h0333033303330333;
defparam \vga_logic_inst|Add1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N48
cyclonev_lcell_comb \vga_logic_inst|Add1~3 (
// Equation(s):
// \vga_logic_inst|Add1~3_combout  = ( \main_fsm|zoom_level [0] & ( (\main_fsm|zoom_level [2] & \main_fsm|processing_has_run_once~q ) ) ) # ( !\main_fsm|zoom_level [0] & ( (\main_fsm|processing_has_run_once~q  & ((\main_fsm|zoom_level [1]) # 
// (\main_fsm|zoom_level [2]))) ) )

	.dataa(!\main_fsm|zoom_level [2]),
	.datab(!\main_fsm|processing_has_run_once~q ),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Add1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add1~3 .extended_lut = "off";
defparam \vga_logic_inst|Add1~3 .lut_mask = 64'h1313131311111111;
defparam \vga_logic_inst|Add1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N45
cyclonev_lcell_comb \vga_logic_inst|IMG_HEIGHT_OUT[1]~1 (
// Equation(s):
// \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  = ( \main_fsm|processing_has_run_once~q  & ( \main_fsm|zoom_level [2] & ( (!\main_fsm|zoom_level [0] & \main_fsm|zoom_level [1]) ) ) ) # ( !\main_fsm|processing_has_run_once~q  & ( \main_fsm|zoom_level [2] ) ) 
// # ( \main_fsm|processing_has_run_once~q  & ( !\main_fsm|zoom_level [2] & ( (!\main_fsm|zoom_level [1]) # (\main_fsm|zoom_level [0]) ) ) ) # ( !\main_fsm|processing_has_run_once~q  & ( !\main_fsm|zoom_level [2] ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\main_fsm|processing_has_run_once~q ),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_HEIGHT_OUT[1]~1 .extended_lut = "off";
defparam \vga_logic_inst|IMG_HEIGHT_OUT[1]~1 .lut_mask = 64'hFFFFFF55FFFF00AA;
defparam \vga_logic_inst|IMG_HEIGHT_OUT[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N45
cyclonev_lcell_comb \vga_logic_inst|IMG_HEIGHT_OUT[2]~2 (
// Equation(s):
// \vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  = ( \main_fsm|processing_has_run_once~q  & ( (!\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [1] & \main_fsm|zoom_level [2])) # (\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [1] & !\main_fsm|zoom_level 
// [2])) ) )

	.dataa(gnd),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\main_fsm|zoom_level [2]),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_HEIGHT_OUT[2]~2 .extended_lut = "off";
defparam \vga_logic_inst|IMG_HEIGHT_OUT[2]~2 .lut_mask = 64'h00000000300C300C;
defparam \vga_logic_inst|IMG_HEIGHT_OUT[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N39
cyclonev_lcell_comb \vga_logic_inst|IMG_WIDTH_OUT[4]~3 (
// Equation(s):
// \vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout  = ( \main_fsm|zoom_level [0] & ( (\main_fsm|processing_has_run_once~q  & (!\main_fsm|zoom_level [2] & \main_fsm|zoom_level [1])) ) )

	.dataa(gnd),
	.datab(!\main_fsm|processing_has_run_once~q ),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_WIDTH_OUT[4]~3 .extended_lut = "off";
defparam \vga_logic_inst|IMG_WIDTH_OUT[4]~3 .lut_mask = 64'h0000000000300030;
defparam \vga_logic_inst|IMG_WIDTH_OUT[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N54
cyclonev_lcell_comb \vga_logic_inst|IMG_HEIGHT_OUT[5]~3 (
// Equation(s):
// \vga_logic_inst|IMG_HEIGHT_OUT[5]~3_combout  = ( \main_fsm|zoom_level [0] & ( (\main_fsm|processing_has_run_once~q  & ((\main_fsm|zoom_level [1]) # (\main_fsm|zoom_level [2]))) ) ) # ( !\main_fsm|zoom_level [0] & ( (\main_fsm|processing_has_run_once~q  & 
// (!\main_fsm|zoom_level [2] $ (!\main_fsm|zoom_level [1]))) ) )

	.dataa(gnd),
	.datab(!\main_fsm|processing_has_run_once~q ),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_HEIGHT_OUT[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_HEIGHT_OUT[5]~3 .extended_lut = "off";
defparam \vga_logic_inst|IMG_HEIGHT_OUT[5]~3 .lut_mask = 64'h0330033003330333;
defparam \vga_logic_inst|IMG_HEIGHT_OUT[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N12
cyclonev_lcell_comb \vga_logic_inst|IMG_HEIGHT_OUT[2]~0 (
// Equation(s):
// \vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  = ( \main_fsm|processing_has_run_once~q  & ( \main_fsm|zoom_level [2] & ( (!\main_fsm|zoom_level [0] & \main_fsm|zoom_level [1]) ) ) ) # ( !\main_fsm|processing_has_run_once~q  & ( \main_fsm|zoom_level [2] ) ) 
// # ( \main_fsm|processing_has_run_once~q  & ( !\main_fsm|zoom_level [2] & ( !\main_fsm|zoom_level [1] ) ) ) # ( !\main_fsm|processing_has_run_once~q  & ( !\main_fsm|zoom_level [2] ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(gnd),
	.datae(!\main_fsm|processing_has_run_once~q ),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_HEIGHT_OUT[2]~0 .extended_lut = "off";
defparam \vga_logic_inst|IMG_HEIGHT_OUT[2]~0 .lut_mask = 64'hFFFFF0F0FFFF0A0A;
defparam \vga_logic_inst|IMG_HEIGHT_OUT[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N6
cyclonev_lcell_comb \vga_logic_inst|Add3~38 (
// Equation(s):
// \vga_logic_inst|Add3~38_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add3~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~38 .extended_lut = "off";
defparam \vga_logic_inst|Add3~38 .lut_mask = 64'h0000FFFF00000000;
defparam \vga_logic_inst|Add3~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N9
cyclonev_lcell_comb \vga_logic_inst|Add3~34 (
// Equation(s):
// \vga_logic_inst|Add3~34_cout  = CARRY(( !\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  $ (((!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout  & \vga_logic_inst|IMG_HEIGHT_OUT[5]~3_combout ))) ) + ( (!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout  & 
// \vga_logic_inst|IMG_HEIGHT_OUT[5]~3_combout ) ) + ( \vga_logic_inst|Add3~38_cout  ))

	.dataa(!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ),
	.datab(gnd),
	.datac(!\vga_logic_inst|IMG_HEIGHT_OUT[5]~3_combout ),
	.datad(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add3~34_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~34 .extended_lut = "off";
defparam \vga_logic_inst|Add3~34 .lut_mask = 64'h0000F5F50000F50A;
defparam \vga_logic_inst|Add3~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N12
cyclonev_lcell_comb \vga_logic_inst|Add3~30 (
// Equation(s):
// \vga_logic_inst|Add3~30_cout  = CARRY(( (!\vga_logic_inst|Equal0~0_combout  & ((!\vga_logic_inst|Equal1~0_combout  & (\vga_logic_inst|Equal2~0_combout  & \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )) # (\vga_logic_inst|Equal1~0_combout  & 
// ((!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ))))) # (\vga_logic_inst|Equal0~0_combout  & (((!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )))) ) + ( (!\vga_logic_inst|Equal0~0_combout  & (!\vga_logic_inst|Equal1~0_combout  & 
// !\vga_logic_inst|Equal2~0_combout )) ) + ( \vga_logic_inst|Add3~34_cout  ))

	.dataa(!\vga_logic_inst|Equal0~0_combout ),
	.datab(!\vga_logic_inst|Equal1~0_combout ),
	.datac(!\vga_logic_inst|Equal2~0_combout ),
	.datad(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add3~30_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~30 .extended_lut = "off";
defparam \vga_logic_inst|Add3~30 .lut_mask = 64'h00007F7F00007708;
defparam \vga_logic_inst|Add3~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N15
cyclonev_lcell_comb \vga_logic_inst|Add3~26 (
// Equation(s):
// \vga_logic_inst|Add3~26_cout  = CARRY(( (!\vga_logic_inst|Equal0~0_combout  & (\vga_logic_inst|Equal1~0_combout  & \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )) # (\vga_logic_inst|Equal0~0_combout  & ((!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ))) ) + 
// ( (!\vga_logic_inst|Equal1~0_combout  & !\vga_logic_inst|Equal0~0_combout ) ) + ( \vga_logic_inst|Add3~30_cout  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Equal1~0_combout ),
	.datac(!\vga_logic_inst|Equal0~0_combout ),
	.datad(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add3~26_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~26 .extended_lut = "off";
defparam \vga_logic_inst|Add3~26 .lut_mask = 64'h00003F3F00000F30;
defparam \vga_logic_inst|Add3~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N18
cyclonev_lcell_comb \vga_logic_inst|Add3~22 (
// Equation(s):
// \vga_logic_inst|Add3~22_cout  = CARRY(( (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ((!\vga_logic_inst|Equal0~0_combout ) # (!\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout ))) ) + ( !\vga_logic_inst|Equal0~0_combout  ) + ( \vga_logic_inst|Add3~26_cout  
// ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout ),
	.datad(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add3~22_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~22 .extended_lut = "off";
defparam \vga_logic_inst|Add3~22 .lut_mask = 64'h00003333000000FC;
defparam \vga_logic_inst|Add3~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N21
cyclonev_lcell_comb \vga_logic_inst|Add3~9 (
// Equation(s):
// \vga_logic_inst|Add3~9_sumout  = SUM(( !\vga_logic_inst|Add1~3_combout  $ (((!\vga_logic_inst|Equal2~0_combout  & (!\vga_logic_inst|Equal0~0_combout  & !\vga_logic_inst|Equal1~0_combout )))) ) + ( \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  ) + ( 
// \vga_logic_inst|Add3~22_cout  ))
// \vga_logic_inst|Add3~10  = CARRY(( !\vga_logic_inst|Add1~3_combout  $ (((!\vga_logic_inst|Equal2~0_combout  & (!\vga_logic_inst|Equal0~0_combout  & !\vga_logic_inst|Equal1~0_combout )))) ) + ( \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  ) + ( 
// \vga_logic_inst|Add3~22_cout  ))

	.dataa(!\vga_logic_inst|Equal2~0_combout ),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(!\vga_logic_inst|Equal1~0_combout ),
	.datad(!\vga_logic_inst|Add1~3_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add3~9_sumout ),
	.cout(\vga_logic_inst|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~9 .extended_lut = "off";
defparam \vga_logic_inst|Add3~9 .lut_mask = 64'h0000FF0000007F80;
defparam \vga_logic_inst|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N24
cyclonev_lcell_comb \vga_logic_inst|Add3~5 (
// Equation(s):
// \vga_logic_inst|Add3~5_sumout  = SUM(( !\vga_logic_inst|Add1~4_combout  $ (((!\vga_logic_inst|Equal1~0_combout  & !\vga_logic_inst|Equal0~0_combout ))) ) + ( ((\vga_logic_inst|Equal2~0_combout ) # (\vga_logic_inst|Equal0~0_combout )) # 
// (\vga_logic_inst|Equal1~0_combout ) ) + ( \vga_logic_inst|Add3~10  ))
// \vga_logic_inst|Add3~6  = CARRY(( !\vga_logic_inst|Add1~4_combout  $ (((!\vga_logic_inst|Equal1~0_combout  & !\vga_logic_inst|Equal0~0_combout ))) ) + ( ((\vga_logic_inst|Equal2~0_combout ) # (\vga_logic_inst|Equal0~0_combout )) # 
// (\vga_logic_inst|Equal1~0_combout ) ) + ( \vga_logic_inst|Add3~10  ))

	.dataa(!\vga_logic_inst|Equal1~0_combout ),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(!\vga_logic_inst|Equal2~0_combout ),
	.datad(!\vga_logic_inst|Add1~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add3~5_sumout ),
	.cout(\vga_logic_inst|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~5 .extended_lut = "off";
defparam \vga_logic_inst|Add3~5 .lut_mask = 64'h0000808000007788;
defparam \vga_logic_inst|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N42
cyclonev_lcell_comb \vga_logic_inst|Add1~0 (
// Equation(s):
// \vga_logic_inst|Add1~0_combout  = ( \main_fsm|zoom_level [1] ) # ( !\main_fsm|zoom_level [1] & ( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|processing_has_run_once~q ) # (\main_fsm|zoom_level [2])) ) )

	.dataa(gnd),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(!\main_fsm|processing_has_run_once~q ),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add1~0 .extended_lut = "off";
defparam \vga_logic_inst|Add1~0 .lut_mask = 64'hFFCFFFCFFFFFFFFF;
defparam \vga_logic_inst|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N27
cyclonev_lcell_comb \vga_logic_inst|Add3~1 (
// Equation(s):
// \vga_logic_inst|Add3~1_sumout  = SUM(( (\vga_logic_inst|Equal0~0_combout ) # (\vga_logic_inst|Equal1~0_combout ) ) + ( !\vga_logic_inst|Equal0~0_combout  $ (!\vga_logic_inst|Add1~0_combout ) ) + ( \vga_logic_inst|Add3~6  ))
// \vga_logic_inst|Add3~2  = CARRY(( (\vga_logic_inst|Equal0~0_combout ) # (\vga_logic_inst|Equal1~0_combout ) ) + ( !\vga_logic_inst|Equal0~0_combout  $ (!\vga_logic_inst|Add1~0_combout ) ) + ( \vga_logic_inst|Add3~6  ))

	.dataa(!\vga_logic_inst|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\vga_logic_inst|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add1~0_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add3~1_sumout ),
	.cout(\vga_logic_inst|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~1 .extended_lut = "off";
defparam \vga_logic_inst|Add3~1 .lut_mask = 64'h0000F00F00005F5F;
defparam \vga_logic_inst|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N33
cyclonev_lcell_comb \vga_logic_inst|LessThan3~8 (
// Equation(s):
// \vga_logic_inst|LessThan3~8_combout  = ( \the_vga_driver|v_counter [6] & ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (((!\vga_logic_inst|Add3~1_sumout )) # (\the_vga_driver|v_counter [7]))) # (\the_vga_driver|v_state.V_ACTIVE_STATE~q  & 
// (((!\vga_logic_inst|Add3~5_sumout  & !\vga_logic_inst|Add3~1_sumout )))) ) ) # ( !\the_vga_driver|v_counter [6] & ( (!\vga_logic_inst|Add3~5_sumout  & ((!\vga_logic_inst|Add3~1_sumout ) # ((\the_vga_driver|v_counter [7] & 
// !\the_vga_driver|v_state.V_ACTIVE_STATE~q )))) # (\vga_logic_inst|Add3~5_sumout  & (\the_vga_driver|v_counter [7] & (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & !\vga_logic_inst|Add3~1_sumout ))) ) )

	.dataa(!\the_vga_driver|v_counter [7]),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\vga_logic_inst|Add3~5_sumout ),
	.datad(!\vga_logic_inst|Add3~1_sumout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~8 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~8 .lut_mask = 64'hF440F440FC44FC44;
defparam \vga_logic_inst|LessThan3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N30
cyclonev_lcell_comb \vga_logic_inst|Add3~17 (
// Equation(s):
// \vga_logic_inst|Add3~17_sumout  = SUM(( GND ) + ( \vga_logic_inst|Equal0~0_combout  ) + ( \vga_logic_inst|Add3~2  ))
// \vga_logic_inst|Add3~18  = CARRY(( GND ) + ( \vga_logic_inst|Equal0~0_combout  ) + ( \vga_logic_inst|Add3~2  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add3~17_sumout ),
	.cout(\vga_logic_inst|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~17 .extended_lut = "off";
defparam \vga_logic_inst|Add3~17 .lut_mask = 64'h0000CCCC00000000;
defparam \vga_logic_inst|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N33
cyclonev_lcell_comb \vga_logic_inst|Add3~13 (
// Equation(s):
// \vga_logic_inst|Add3~13_sumout  = SUM(( GND ) + ( GND ) + ( \vga_logic_inst|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add3~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~13 .extended_lut = "off";
defparam \vga_logic_inst|Add3~13 .lut_mask = 64'h0000FFFF00000000;
defparam \vga_logic_inst|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N45
cyclonev_lcell_comb \vga_logic_inst|LessThan3~10 (
// Equation(s):
// \vga_logic_inst|LessThan3~10_combout  = ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\vga_logic_inst|Add3~13_sumout  & !\vga_logic_inst|Add3~17_sumout ) ) ) # ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\vga_logic_inst|Add3~13_sumout  & 
// (((!\vga_logic_inst|Add3~17_sumout ) # (\the_vga_driver|v_counter [9])) # (\the_vga_driver|v_counter [8]))) # (\vga_logic_inst|Add3~13_sumout  & (\the_vga_driver|v_counter [9] & ((!\vga_logic_inst|Add3~17_sumout ) # (\the_vga_driver|v_counter [8])))) ) )

	.dataa(!\vga_logic_inst|Add3~13_sumout ),
	.datab(!\the_vga_driver|v_counter [8]),
	.datac(!\the_vga_driver|v_counter [9]),
	.datad(!\vga_logic_inst|Add3~17_sumout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~10 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~10 .lut_mask = 64'hAF2BAF2BAA00AA00;
defparam \vga_logic_inst|LessThan3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N30
cyclonev_lcell_comb \vga_logic_inst|LessThan3~0 (
// Equation(s):
// \vga_logic_inst|LessThan3~0_combout  = !\vga_logic_inst|Add3~1_sumout  $ (((!\the_vga_driver|v_counter [7]) # (\the_vga_driver|v_state.V_ACTIVE_STATE~q )))

	.dataa(gnd),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|v_counter [7]),
	.datad(!\vga_logic_inst|Add3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~0 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~0 .lut_mask = 64'h0CF30CF30CF30CF3;
defparam \vga_logic_inst|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N42
cyclonev_lcell_comb \the_vga_driver|next_y[2]~5 (
// Equation(s):
// \the_vga_driver|next_y[2]~5_combout  = ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[2]~5 .extended_lut = "off";
defparam \the_vga_driver|next_y[2]~5 .lut_mask = 64'h0F0F0F0F00000000;
defparam \the_vga_driver|next_y[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N27
cyclonev_lcell_comb \the_vga_driver|next_y[3]~4 (
// Equation(s):
// \the_vga_driver|next_y[3]~4_combout  = ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[3]~4 .extended_lut = "off";
defparam \the_vga_driver|next_y[3]~4 .lut_mask = 64'h0F0F0F0F00000000;
defparam \the_vga_driver|next_y[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N9
cyclonev_lcell_comb \the_vga_driver|next_y[4]~3 (
// Equation(s):
// \the_vga_driver|next_y[4]~3_combout  = ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[4]~3 .extended_lut = "off";
defparam \the_vga_driver|next_y[4]~3 .lut_mask = 64'h0F0F0F0F00000000;
defparam \the_vga_driver|next_y[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N54
cyclonev_lcell_comb \vga_logic_inst|LessThan3~6 (
// Equation(s):
// \vga_logic_inst|LessThan3~6_combout  = ( \the_vga_driver|next_y[3]~4_combout  & ( \the_vga_driver|next_y[4]~3_combout  & ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & (!\vga_logic_inst|Equal0~0_combout  & (!\vga_logic_inst|Equal1~0_combout  & 
// !\the_vga_driver|next_y[2]~5_combout ))) ) ) ) # ( !\the_vga_driver|next_y[3]~4_combout  & ( \the_vga_driver|next_y[4]~3_combout  & ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & !\vga_logic_inst|Equal0~0_combout ) ) ) ) # ( 
// \the_vga_driver|next_y[3]~4_combout  & ( !\the_vga_driver|next_y[4]~3_combout  & ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ) # ((!\vga_logic_inst|Equal0~0_combout  & (!\vga_logic_inst|Equal1~0_combout  & !\the_vga_driver|next_y[2]~5_combout ))) ) ) 
// ) # ( !\the_vga_driver|next_y[3]~4_combout  & ( !\the_vga_driver|next_y[4]~3_combout  & ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ) # (!\vga_logic_inst|Equal0~0_combout ) ) ) )

	.dataa(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(!\vga_logic_inst|Equal1~0_combout ),
	.datad(!\the_vga_driver|next_y[2]~5_combout ),
	.datae(!\the_vga_driver|next_y[3]~4_combout ),
	.dataf(!\the_vga_driver|next_y[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~6 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~6 .lut_mask = 64'hEEEEEAAA88888000;
defparam \vga_logic_inst|LessThan3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N21
cyclonev_lcell_comb \the_vga_driver|next_y[5]~1 (
// Equation(s):
// \the_vga_driver|next_y[5]~1_combout  = ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [5] ) )

	.dataa(!\the_vga_driver|v_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[5]~1 .extended_lut = "off";
defparam \the_vga_driver|next_y[5]~1 .lut_mask = 64'h5555555500000000;
defparam \the_vga_driver|next_y[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N51
cyclonev_lcell_comb \vga_logic_inst|LessThan3~1 (
// Equation(s):
// \vga_logic_inst|LessThan3~1_combout  = ( \main_fsm|zoom_level [1] & ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\main_fsm|processing_has_run_once~q  & (!\main_fsm|zoom_level [2] $ (\main_fsm|zoom_level [0]))) ) ) ) # ( !\main_fsm|zoom_level [1] & ( 
// \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\main_fsm|processing_has_run_once~q  & \main_fsm|zoom_level [2]) ) ) ) # ( \main_fsm|zoom_level [1] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\the_vga_driver|v_counter [4] $ 
// (((!\main_fsm|processing_has_run_once~q ) # (!\main_fsm|zoom_level [2] $ (!\main_fsm|zoom_level [0])))) ) ) ) # ( !\main_fsm|zoom_level [1] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\the_vga_driver|v_counter [4] $ 
// (((!\main_fsm|processing_has_run_once~q ) # (!\main_fsm|zoom_level [2]))) ) ) )

	.dataa(!\main_fsm|processing_has_run_once~q ),
	.datab(!\main_fsm|zoom_level [2]),
	.datac(!\the_vga_driver|v_counter [4]),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(!\main_fsm|zoom_level [1]),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~1 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~1 .lut_mask = 64'h1E1E4B1E11114411;
defparam \vga_logic_inst|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N36
cyclonev_lcell_comb \vga_logic_inst|LessThan3~3 (
// Equation(s):
// \vga_logic_inst|LessThan3~3_combout  = ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [2] & ( (\main_fsm|processing_has_run_once~q  & ((!\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [2] & \main_fsm|zoom_level [1])) # 
// (\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [2] & !\main_fsm|zoom_level [1])))) ) ) ) # ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [2] & ( (!\main_fsm|processing_has_run_once~q ) # ((!\main_fsm|zoom_level [0] & 
// ((!\main_fsm|zoom_level [2]) # (!\main_fsm|zoom_level [1]))) # (\main_fsm|zoom_level [0] & ((\main_fsm|zoom_level [1]) # (\main_fsm|zoom_level [2])))) ) ) ) # ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\the_vga_driver|v_counter [2] & ( 
// (\main_fsm|processing_has_run_once~q  & ((!\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [2] & \main_fsm|zoom_level [1])) # (\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [2] & !\main_fsm|zoom_level [1])))) ) ) ) # ( 
// !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\the_vga_driver|v_counter [2] & ( (\main_fsm|processing_has_run_once~q  & ((!\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [2] & \main_fsm|zoom_level [1])) # (\main_fsm|zoom_level [0] & 
// (!\main_fsm|zoom_level [2] & !\main_fsm|zoom_level [1])))) ) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|zoom_level [2]),
	.datac(!\main_fsm|processing_has_run_once~q ),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.dataf(!\the_vga_driver|v_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~3 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~3 .lut_mask = 64'h04020402FBFD0402;
defparam \vga_logic_inst|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N42
cyclonev_lcell_comb \the_vga_driver|next_y[1]~2 (
// Equation(s):
// \the_vga_driver|next_y[1]~2_combout  = ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[1]~2 .extended_lut = "off";
defparam \the_vga_driver|next_y[1]~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \the_vga_driver|next_y[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N3
cyclonev_lcell_comb \vga_logic_inst|LessThan3~2 (
// Equation(s):
// \vga_logic_inst|LessThan3~2_combout  = ( \main_fsm|zoom_level [2] & ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [1] & \main_fsm|processing_has_run_once~q )) ) ) ) # ( \main_fsm|zoom_level [2] & ( 
// !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\the_vga_driver|v_counter [3] $ ((((!\main_fsm|zoom_level [1]) # (!\main_fsm|processing_has_run_once~q )) # (\main_fsm|zoom_level [0]))) ) ) ) # ( !\main_fsm|zoom_level [2] & ( 
// !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [3] ) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\the_vga_driver|v_counter [3]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\main_fsm|processing_has_run_once~q ),
	.datae(!\main_fsm|zoom_level [2]),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~2 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~2 .lut_mask = 64'h333333390000000A;
defparam \vga_logic_inst|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N18
cyclonev_lcell_comb \vga_logic_inst|LessThan3~4 (
// Equation(s):
// \vga_logic_inst|LessThan3~4_combout  = ( \main_fsm|zoom_level [1] & ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\main_fsm|processing_has_run_once~q  & (!\main_fsm|zoom_level [0] $ (\main_fsm|zoom_level [2]))) ) ) ) # ( !\main_fsm|zoom_level [1] & ( 
// \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\main_fsm|processing_has_run_once~q  & \main_fsm|zoom_level [2]) ) ) ) # ( \main_fsm|zoom_level [1] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\the_vga_driver|v_counter [0] & 
// (\main_fsm|processing_has_run_once~q  & (!\main_fsm|zoom_level [0] $ (\main_fsm|zoom_level [2])))) ) ) ) # ( !\main_fsm|zoom_level [1] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\the_vga_driver|v_counter [0] & 
// (\main_fsm|processing_has_run_once~q  & \main_fsm|zoom_level [2])) ) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\the_vga_driver|v_counter [0]),
	.datac(!\main_fsm|processing_has_run_once~q ),
	.datad(!\main_fsm|zoom_level [2]),
	.datae(!\main_fsm|zoom_level [1]),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~4 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~4 .lut_mask = 64'h000C0804000F0A05;
defparam \vga_logic_inst|LessThan3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N12
cyclonev_lcell_comb \vga_logic_inst|LessThan3~5 (
// Equation(s):
// \vga_logic_inst|LessThan3~5_combout  = ( \vga_logic_inst|LessThan3~2_combout  & ( \vga_logic_inst|LessThan3~4_combout  & ( (!\vga_logic_inst|LessThan3~1_combout  & (\vga_logic_inst|LessThan3~3_combout  & ((!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ) # 
// (!\the_vga_driver|next_y[1]~2_combout )))) ) ) ) # ( \vga_logic_inst|LessThan3~2_combout  & ( !\vga_logic_inst|LessThan3~4_combout  & ( (!\vga_logic_inst|LessThan3~1_combout  & (!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  & 
// (\vga_logic_inst|LessThan3~3_combout  & !\the_vga_driver|next_y[1]~2_combout ))) ) ) )

	.dataa(!\vga_logic_inst|LessThan3~1_combout ),
	.datab(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ),
	.datac(!\vga_logic_inst|LessThan3~3_combout ),
	.datad(!\the_vga_driver|next_y[1]~2_combout ),
	.datae(!\vga_logic_inst|LessThan3~2_combout ),
	.dataf(!\vga_logic_inst|LessThan3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~5 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~5 .lut_mask = 64'h0000080000000A08;
defparam \vga_logic_inst|LessThan3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N6
cyclonev_lcell_comb \the_vga_driver|next_y[6]~0 (
// Equation(s):
// \the_vga_driver|next_y[6]~0_combout  = ( \the_vga_driver|v_counter [6] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[6]~0 .extended_lut = "off";
defparam \the_vga_driver|next_y[6]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \the_vga_driver|next_y[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N0
cyclonev_lcell_comb \vga_logic_inst|LessThan3~7 (
// Equation(s):
// \vga_logic_inst|LessThan3~7_combout  = ( \vga_logic_inst|LessThan3~5_combout  & ( \the_vga_driver|next_y[6]~0_combout  & ( (\vga_logic_inst|Add3~5_sumout  & ((!\the_vga_driver|next_y[5]~1_combout ) # (\vga_logic_inst|Add3~9_sumout ))) ) ) ) # ( 
// !\vga_logic_inst|LessThan3~5_combout  & ( \the_vga_driver|next_y[6]~0_combout  & ( (\vga_logic_inst|Add3~5_sumout  & ((!\vga_logic_inst|LessThan3~6_combout  & (\vga_logic_inst|Add3~9_sumout  & !\the_vga_driver|next_y[5]~1_combout )) # 
// (\vga_logic_inst|LessThan3~6_combout  & ((!\the_vga_driver|next_y[5]~1_combout ) # (\vga_logic_inst|Add3~9_sumout ))))) ) ) ) # ( \vga_logic_inst|LessThan3~5_combout  & ( !\the_vga_driver|next_y[6]~0_combout  & ( (!\vga_logic_inst|Add3~5_sumout  & 
// ((!\the_vga_driver|next_y[5]~1_combout ) # (\vga_logic_inst|Add3~9_sumout ))) ) ) ) # ( !\vga_logic_inst|LessThan3~5_combout  & ( !\the_vga_driver|next_y[6]~0_combout  & ( (!\vga_logic_inst|Add3~5_sumout  & ((!\vga_logic_inst|LessThan3~6_combout  & 
// (\vga_logic_inst|Add3~9_sumout  & !\the_vga_driver|next_y[5]~1_combout )) # (\vga_logic_inst|LessThan3~6_combout  & ((!\the_vga_driver|next_y[5]~1_combout ) # (\vga_logic_inst|Add3~9_sumout ))))) ) ) )

	.dataa(!\vga_logic_inst|LessThan3~6_combout ),
	.datab(!\vga_logic_inst|Add3~9_sumout ),
	.datac(!\the_vga_driver|next_y[5]~1_combout ),
	.datad(!\vga_logic_inst|Add3~5_sumout ),
	.datae(!\vga_logic_inst|LessThan3~5_combout ),
	.dataf(!\the_vga_driver|next_y[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~7 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~7 .lut_mask = 64'h7100F300007100F3;
defparam \vga_logic_inst|LessThan3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N9
cyclonev_lcell_comb \vga_logic_inst|LessThan3~9 (
// Equation(s):
// \vga_logic_inst|LessThan3~9_combout  = ( \vga_logic_inst|Add3~13_sumout  & ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (\the_vga_driver|v_counter [9] & (!\vga_logic_inst|Add3~17_sumout  $ (\the_vga_driver|v_counter [8])))) ) ) # ( 
// !\vga_logic_inst|Add3~13_sumout  & ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (!\the_vga_driver|v_counter [9] & (!\vga_logic_inst|Add3~17_sumout  $ (\the_vga_driver|v_counter [8])))) # (\the_vga_driver|v_state.V_ACTIVE_STATE~q  & 
// (!\vga_logic_inst|Add3~17_sumout )) ) )

	.dataa(!\vga_logic_inst|Add3~17_sumout ),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|v_counter [8]),
	.datad(!\the_vga_driver|v_counter [9]),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~9 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~9 .lut_mask = 64'hA622A62200840084;
defparam \vga_logic_inst|LessThan3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N12
cyclonev_lcell_comb \vga_logic_inst|LessThan3~11 (
// Equation(s):
// \vga_logic_inst|LessThan3~11_combout  = ( \vga_logic_inst|LessThan3~9_combout  & ( (\vga_logic_inst|LessThan3~8_combout  & (\vga_logic_inst|LessThan3~10_combout  & ((!\vga_logic_inst|LessThan3~7_combout ) # (\vga_logic_inst|LessThan3~0_combout )))) ) ) # 
// ( !\vga_logic_inst|LessThan3~9_combout  & ( \vga_logic_inst|LessThan3~10_combout  ) )

	.dataa(!\vga_logic_inst|LessThan3~8_combout ),
	.datab(!\vga_logic_inst|LessThan3~10_combout ),
	.datac(!\vga_logic_inst|LessThan3~0_combout ),
	.datad(!\vga_logic_inst|LessThan3~7_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|LessThan3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~11 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~11 .lut_mask = 64'h3333333311011101;
defparam \vga_logic_inst|LessThan3~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N45
cyclonev_lcell_comb \vga_logic_inst|Add1~1 (
// Equation(s):
// \vga_logic_inst|Add1~1_combout  = ( !\vga_logic_inst|Add1~0_combout  & ( \vga_logic_inst|Equal0~0_combout  ) ) # ( \vga_logic_inst|Add1~0_combout  & ( !\vga_logic_inst|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_logic_inst|Add1~0_combout ),
	.dataf(!\vga_logic_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add1~1 .extended_lut = "off";
defparam \vga_logic_inst|Add1~1 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \vga_logic_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N27
cyclonev_lcell_comb \vga_logic_inst|LessThan2~5 (
// Equation(s):
// \vga_logic_inst|LessThan2~5_combout  = ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [6] & ( (\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  & \vga_logic_inst|Add1~3_combout ) ) ) ) # ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  
// & ( \the_vga_driver|v_counter [6] & ( ((!\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  & ((!\vga_logic_inst|Add1~3_combout ) # (\vga_logic_inst|Equal2~0_combout ))) # (\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  & (\vga_logic_inst|Add1~3_combout ))) # 
// (\the_vga_driver|v_counter [5]) ) ) ) # ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\the_vga_driver|v_counter [6] & ( (\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  & \vga_logic_inst|Add1~3_combout ) ) ) ) # ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q 
//  & ( !\the_vga_driver|v_counter [6] & ( (!\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  & (\the_vga_driver|v_counter [5] & (!\vga_logic_inst|Add1~3_combout  & \vga_logic_inst|Equal2~0_combout ))) # (\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  & 
// (((\vga_logic_inst|Add1~3_combout )))) ) ) )

	.dataa(!\the_vga_driver|v_counter [5]),
	.datab(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout ),
	.datac(!\vga_logic_inst|Add1~3_combout ),
	.datad(!\vga_logic_inst|Equal2~0_combout ),
	.datae(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.dataf(!\the_vga_driver|v_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~5 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~5 .lut_mask = 64'h03430303D7DF0303;
defparam \vga_logic_inst|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N54
cyclonev_lcell_comb \the_vga_driver|next_y[7]~6 (
// Equation(s):
// \the_vga_driver|next_y[7]~6_combout  = ( \the_vga_driver|v_counter [7] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[7]~6 .extended_lut = "off";
defparam \the_vga_driver|next_y[7]~6 .lut_mask = 64'h00000000FF00FF00;
defparam \the_vga_driver|next_y[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N0
cyclonev_lcell_comb \vga_logic_inst|Add0~21 (
// Equation(s):
// \vga_logic_inst|Add0~21_sumout  = SUM(( \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  ) + ( VCC ) + ( !VCC ))
// \vga_logic_inst|Add0~22  = CARRY(( \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~21_sumout ),
	.cout(\vga_logic_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~21 .extended_lut = "off";
defparam \vga_logic_inst|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \vga_logic_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N3
cyclonev_lcell_comb \vga_logic_inst|Add0~17 (
// Equation(s):
// \vga_logic_inst|Add0~17_sumout  = SUM(( GND ) + ( (!\main_fsm|zoom_level [0]) # (((!\main_fsm|zoom_level [1]) # (!\main_fsm|processing_has_run_once~q )) # (\main_fsm|zoom_level [2])) ) + ( \vga_logic_inst|Add0~22  ))
// \vga_logic_inst|Add0~18  = CARRY(( GND ) + ( (!\main_fsm|zoom_level [0]) # (((!\main_fsm|zoom_level [1]) # (!\main_fsm|processing_has_run_once~q )) # (\main_fsm|zoom_level [2])) ) + ( \vga_logic_inst|Add0~22  ))

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|zoom_level [2]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~q ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~17_sumout ),
	.cout(\vga_logic_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~17 .extended_lut = "off";
defparam \vga_logic_inst|Add0~17 .lut_mask = 64'h0000000400000000;
defparam \vga_logic_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N6
cyclonev_lcell_comb \vga_logic_inst|Add0~13 (
// Equation(s):
// \vga_logic_inst|Add0~13_sumout  = SUM(( GND ) + ( (\main_fsm|processing_has_run_once~q  & ((!\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [2] & \main_fsm|zoom_level [1])) # (\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [2])))) ) + ( 
// \vga_logic_inst|Add0~18  ))
// \vga_logic_inst|Add0~14  = CARRY(( GND ) + ( (\main_fsm|processing_has_run_once~q  & ((!\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [2] & \main_fsm|zoom_level [1])) # (\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [2])))) ) + ( 
// \vga_logic_inst|Add0~18  ))

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|zoom_level [2]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~q ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~13_sumout ),
	.cout(\vga_logic_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~13 .extended_lut = "off";
defparam \vga_logic_inst|Add0~13 .lut_mask = 64'h0000FFB900000000;
defparam \vga_logic_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N9
cyclonev_lcell_comb \vga_logic_inst|Add0~9 (
// Equation(s):
// \vga_logic_inst|Add0~9_sumout  = SUM(( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|processing_has_run_once~q ) # (\main_fsm|zoom_level [2])) ) + ( GND ) + ( \vga_logic_inst|Add0~14  ))
// \vga_logic_inst|Add0~10  = CARRY(( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|processing_has_run_once~q ) # (\main_fsm|zoom_level [2])) ) + ( GND ) + ( \vga_logic_inst|Add0~14  ))

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|zoom_level [2]),
	.datac(!\main_fsm|processing_has_run_once~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~9_sumout ),
	.cout(\vga_logic_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~9 .extended_lut = "off";
defparam \vga_logic_inst|Add0~9 .lut_mask = 64'h0000FFFF0000FBFB;
defparam \vga_logic_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N12
cyclonev_lcell_comb \vga_logic_inst|Add0~5 (
// Equation(s):
// \vga_logic_inst|Add0~5_sumout  = SUM(( (!\vga_logic_inst|Equal0~0_combout  & !\vga_logic_inst|Equal2~0_combout ) ) + ( VCC ) + ( \vga_logic_inst|Add0~10  ))
// \vga_logic_inst|Add0~6  = CARRY(( (!\vga_logic_inst|Equal0~0_combout  & !\vga_logic_inst|Equal2~0_combout ) ) + ( VCC ) + ( \vga_logic_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\vga_logic_inst|Equal2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~5_sumout ),
	.cout(\vga_logic_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~5 .extended_lut = "off";
defparam \vga_logic_inst|Add0~5 .lut_mask = 64'h000000000000CC00;
defparam \vga_logic_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N15
cyclonev_lcell_comb \vga_logic_inst|Add0~29 (
// Equation(s):
// \vga_logic_inst|Add0~29_sumout  = SUM(( !\vga_logic_inst|Equal1~0_combout  ) + ( GND ) + ( \vga_logic_inst|Add0~6  ))
// \vga_logic_inst|Add0~30  = CARRY(( !\vga_logic_inst|Equal1~0_combout  ) + ( GND ) + ( \vga_logic_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_logic_inst|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~29_sumout ),
	.cout(\vga_logic_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~29 .extended_lut = "off";
defparam \vga_logic_inst|Add0~29 .lut_mask = 64'h0000FFFF0000FF00;
defparam \vga_logic_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N18
cyclonev_lcell_comb \vga_logic_inst|Add0~25 (
// Equation(s):
// \vga_logic_inst|Add0~25_sumout  = SUM(( !\vga_logic_inst|Equal0~0_combout  ) + ( VCC ) + ( \vga_logic_inst|Add0~30  ))
// \vga_logic_inst|Add0~26  = CARRY(( !\vga_logic_inst|Equal0~0_combout  ) + ( VCC ) + ( \vga_logic_inst|Add0~30  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~25_sumout ),
	.cout(\vga_logic_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~25 .extended_lut = "off";
defparam \vga_logic_inst|Add0~25 .lut_mask = 64'h000000000000CCCC;
defparam \vga_logic_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N21
cyclonev_lcell_comb \vga_logic_inst|Add0~1 (
// Equation(s):
// \vga_logic_inst|Add0~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_logic_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~1 .extended_lut = "off";
defparam \vga_logic_inst|Add0~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_logic_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N3
cyclonev_lcell_comb \vga_logic_inst|LessThan0~1 (
// Equation(s):
// \vga_logic_inst|LessThan0~1_combout  = ( \the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( \vga_logic_inst|Add0~1_sumout  ) ) # ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( (!\the_vga_driver|h_counter [9] & \vga_logic_inst|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [9]),
	.datad(!\vga_logic_inst|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan0~1 .extended_lut = "off";
defparam \vga_logic_inst|LessThan0~1 .lut_mask = 64'h00F000F000FF00FF;
defparam \vga_logic_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N0
cyclonev_lcell_comb \vga_logic_inst|LessThan2~6 (
// Equation(s):
// \vga_logic_inst|LessThan2~6_combout  = ( \the_vga_driver|v_counter [9] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  ) ) # ( !\the_vga_driver|v_counter [9] & ( (\the_vga_driver|v_counter [8] & !\the_vga_driver|v_state.V_ACTIVE_STATE~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [8]),
	.datad(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~6 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~6 .lut_mask = 64'h0F000F00FF00FF00;
defparam \vga_logic_inst|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N48
cyclonev_lcell_comb \vga_logic_inst|Add1~2 (
// Equation(s):
// \vga_logic_inst|Add1~2_combout  = ( \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ( \vga_logic_inst|Equal2~0_combout  & ( !\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  ) ) ) # ( !\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ( 
// \vga_logic_inst|Equal2~0_combout  & ( \vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  ) ) ) # ( !\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ( !\vga_logic_inst|Equal2~0_combout  & ( \vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  ) ) )

	.dataa(gnd),
	.datab(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.dataf(!\vga_logic_inst|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add1~2 .extended_lut = "off";
defparam \vga_logic_inst|Add1~2 .lut_mask = 64'h333300003333CCCC;
defparam \vga_logic_inst|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N24
cyclonev_lcell_comb \vga_logic_inst|LessThan2~0 (
// Equation(s):
// \vga_logic_inst|LessThan2~0_combout  = ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & \vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ) ) ) # ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( 
// (!\the_vga_driver|v_counter [0] & ((!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  & ((\the_vga_driver|v_counter [1]))) # (\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  & (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )))) # (\the_vga_driver|v_counter [0] & 
// ((!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  $ (\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout )) # (\the_vga_driver|v_counter [1]))) ) )

	.dataa(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datab(!\the_vga_driver|v_counter [0]),
	.datac(!\the_vga_driver|v_counter [1]),
	.datad(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~0 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~0 .lut_mask = 64'h2F572F5700550055;
defparam \vga_logic_inst|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N18
cyclonev_lcell_comb \vga_display_zoom_level[2]~2 (
// Equation(s):
// \vga_display_zoom_level[2]~2_combout  = ( \main_fsm|processing_has_run_once~q  & ( \main_fsm|zoom_level [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\main_fsm|processing_has_run_once~q ),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_display_zoom_level[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_display_zoom_level[2]~2 .extended_lut = "off";
defparam \vga_display_zoom_level[2]~2 .lut_mask = 64'h000000000000FFFF;
defparam \vga_display_zoom_level[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N0
cyclonev_lcell_comb \vga_display_zoom_level[1]~0 (
// Equation(s):
// \vga_display_zoom_level[1]~0_combout  = ( \main_fsm|processing_has_run_once~q  & ( !\main_fsm|zoom_level [1] ) ) # ( !\main_fsm|processing_has_run_once~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_display_zoom_level[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_display_zoom_level[1]~0 .extended_lut = "off";
defparam \vga_display_zoom_level[1]~0 .lut_mask = 64'hFFFFFFFFFF00FF00;
defparam \vga_display_zoom_level[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N3
cyclonev_lcell_comb \vga_display_zoom_level[0]~1 (
// Equation(s):
// \vga_display_zoom_level[0]~1_combout  = ( \main_fsm|processing_has_run_once~q  & ( \main_fsm|zoom_level [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_display_zoom_level[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_display_zoom_level[0]~1 .extended_lut = "off";
defparam \vga_display_zoom_level[0]~1 .lut_mask = 64'h0000000000FF00FF;
defparam \vga_display_zoom_level[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N54
cyclonev_lcell_comb \vga_logic_inst|LessThan2~2 (
// Equation(s):
// \vga_logic_inst|LessThan2~2_combout  = ( \the_vga_driver|v_counter [4] & ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\vga_display_zoom_level[2]~2_combout  & ((\vga_display_zoom_level[0]~1_combout ) # (\vga_display_zoom_level[1]~0_combout ))) ) ) ) # 
// ( !\the_vga_driver|v_counter [4] & ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\vga_display_zoom_level[2]~2_combout  & ((\vga_display_zoom_level[0]~1_combout ) # (\vga_display_zoom_level[1]~0_combout ))) ) ) ) # ( \the_vga_driver|v_counter [4] & ( 
// !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\vga_display_zoom_level[2]~2_combout  & (\vga_display_zoom_level[1]~0_combout  & (\vga_display_zoom_level[0]~1_combout  & !\the_vga_driver|v_counter [3]))) ) ) ) # ( !\the_vga_driver|v_counter [4] & ( 
// !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\vga_display_zoom_level[2]~2_combout  & ((\vga_display_zoom_level[0]~1_combout ) # (\vga_display_zoom_level[1]~0_combout ))) ) ) )

	.dataa(!\vga_display_zoom_level[2]~2_combout ),
	.datab(!\vga_display_zoom_level[1]~0_combout ),
	.datac(!\vga_display_zoom_level[0]~1_combout ),
	.datad(!\the_vga_driver|v_counter [3]),
	.datae(!\the_vga_driver|v_counter [4]),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~2 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~2 .lut_mask = 64'h2A2A02002A2A2A2A;
defparam \vga_logic_inst|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N33
cyclonev_lcell_comb \vga_logic_inst|LessThan2~1 (
// Equation(s):
// \vga_logic_inst|LessThan2~1_combout  = ( \vga_display_zoom_level[1]~0_combout  & ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \vga_display_zoom_level[2]~2_combout  ) ) ) # ( !\vga_display_zoom_level[1]~0_combout  & ( 
// \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\vga_display_zoom_level[0]~1_combout ) # (\vga_display_zoom_level[2]~2_combout ) ) ) ) # ( \vga_display_zoom_level[1]~0_combout  & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\the_vga_driver|v_counter 
// [4] & (((!\the_vga_driver|v_counter [3] & \vga_display_zoom_level[2]~2_combout )))) # (\the_vga_driver|v_counter [4] & (!\vga_display_zoom_level[2]~2_combout  & (!\vga_display_zoom_level[0]~1_combout  $ (\the_vga_driver|v_counter [3])))) ) ) ) # ( 
// !\vga_display_zoom_level[1]~0_combout  & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\the_vga_driver|v_counter [3] & (!\the_vga_driver|v_counter [4] $ (((\vga_display_zoom_level[0]~1_combout  & !\vga_display_zoom_level[2]~2_combout ))))) ) ) )

	.dataa(!\vga_display_zoom_level[0]~1_combout ),
	.datab(!\the_vga_driver|v_counter [4]),
	.datac(!\the_vga_driver|v_counter [3]),
	.datad(!\vga_display_zoom_level[2]~2_combout ),
	.datae(!\vga_display_zoom_level[1]~0_combout ),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~1 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~1 .lut_mask = 64'h90C021C0AAFF00FF;
defparam \vga_logic_inst|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N48
cyclonev_lcell_comb \vga_logic_inst|LessThan2~3 (
// Equation(s):
// \vga_logic_inst|LessThan2~3_combout  = ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [6] & ( (\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  & \vga_logic_inst|Add1~3_combout ) ) ) ) # ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  
// & ( \the_vga_driver|v_counter [6] & ( (!\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  & ((!\vga_logic_inst|Equal2~0_combout  & (!\the_vga_driver|v_counter [5] $ (\vga_logic_inst|Add1~3_combout ))) # (\vga_logic_inst|Equal2~0_combout  & 
// (!\the_vga_driver|v_counter [5] & \vga_logic_inst|Add1~3_combout )))) # (\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  & (((\the_vga_driver|v_counter [5] & !\vga_logic_inst|Add1~3_combout )))) ) ) ) # ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( 
// !\the_vga_driver|v_counter [6] & ( (\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  & \vga_logic_inst|Add1~3_combout ) ) ) ) # ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\the_vga_driver|v_counter [6] & ( (!\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  
// & (\vga_logic_inst|Equal2~0_combout  & (\the_vga_driver|v_counter [5] & !\vga_logic_inst|Add1~3_combout ))) # (\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  & (((!\the_vga_driver|v_counter [5] & \vga_logic_inst|Add1~3_combout )))) ) ) )

	.dataa(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout ),
	.datab(!\vga_logic_inst|Equal2~0_combout ),
	.datac(!\the_vga_driver|v_counter [5]),
	.datad(!\vga_logic_inst|Add1~3_combout ),
	.datae(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.dataf(!\the_vga_driver|v_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~3 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~3 .lut_mask = 64'h0250005585280055;
defparam \vga_logic_inst|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N24
cyclonev_lcell_comb \vga_logic_inst|LessThan2~4 (
// Equation(s):
// \vga_logic_inst|LessThan2~4_combout  = ( \vga_logic_inst|LessThan2~1_combout  & ( \vga_logic_inst|LessThan2~3_combout  & ( ((!\vga_logic_inst|Add1~2_combout  & (!\vga_logic_inst|LessThan2~0_combout  & !\the_vga_driver|next_y[2]~5_combout )) # 
// (\vga_logic_inst|Add1~2_combout  & ((!\vga_logic_inst|LessThan2~0_combout ) # (!\the_vga_driver|next_y[2]~5_combout )))) # (\vga_logic_inst|LessThan2~2_combout ) ) ) ) # ( !\vga_logic_inst|LessThan2~1_combout  & ( \vga_logic_inst|LessThan2~3_combout  & ( 
// \vga_logic_inst|LessThan2~2_combout  ) ) )

	.dataa(!\vga_logic_inst|Add1~2_combout ),
	.datab(!\vga_logic_inst|LessThan2~0_combout ),
	.datac(!\the_vga_driver|next_y[2]~5_combout ),
	.datad(!\vga_logic_inst|LessThan2~2_combout ),
	.datae(!\vga_logic_inst|LessThan2~1_combout ),
	.dataf(!\vga_logic_inst|LessThan2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~4 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~4 .lut_mask = 64'h0000000000FFD4FF;
defparam \vga_logic_inst|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N12
cyclonev_lcell_comb \vga_logic_inst|is_image_area~6 (
// Equation(s):
// \vga_logic_inst|is_image_area~6_combout  = ( \vga_logic_inst|LessThan2~6_combout  & ( \vga_logic_inst|LessThan2~4_combout  & ( !\vga_logic_inst|LessThan0~1_combout  ) ) ) # ( !\vga_logic_inst|LessThan2~6_combout  & ( \vga_logic_inst|LessThan2~4_combout  & 
// ( (!\vga_logic_inst|Add1~1_combout  & (\the_vga_driver|next_y[7]~6_combout  & !\vga_logic_inst|LessThan0~1_combout )) ) ) ) # ( \vga_logic_inst|LessThan2~6_combout  & ( !\vga_logic_inst|LessThan2~4_combout  & ( !\vga_logic_inst|LessThan0~1_combout  ) ) ) 
// # ( !\vga_logic_inst|LessThan2~6_combout  & ( !\vga_logic_inst|LessThan2~4_combout  & ( (!\vga_logic_inst|LessThan0~1_combout  & ((!\vga_logic_inst|Add1~1_combout  & ((\the_vga_driver|next_y[7]~6_combout ) # (\vga_logic_inst|LessThan2~5_combout ))) # 
// (\vga_logic_inst|Add1~1_combout  & (\vga_logic_inst|LessThan2~5_combout  & \the_vga_driver|next_y[7]~6_combout )))) ) ) )

	.dataa(!\vga_logic_inst|Add1~1_combout ),
	.datab(!\vga_logic_inst|LessThan2~5_combout ),
	.datac(!\the_vga_driver|next_y[7]~6_combout ),
	.datad(!\vga_logic_inst|LessThan0~1_combout ),
	.datae(!\vga_logic_inst|LessThan2~6_combout ),
	.dataf(!\vga_logic_inst|LessThan2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~6 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~6 .lut_mask = 64'h2B00FF000A00FF00;
defparam \vga_logic_inst|is_image_area~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N24
cyclonev_lcell_comb \vga_logic_inst|Add5~46 (
// Equation(s):
// \vga_logic_inst|Add5~46_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add5~46_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~46 .extended_lut = "off";
defparam \vga_logic_inst|Add5~46 .lut_mask = 64'h000000000000FFFF;
defparam \vga_logic_inst|Add5~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N27
cyclonev_lcell_comb \vga_logic_inst|Add5~42 (
// Equation(s):
// \vga_logic_inst|Add5~42_cout  = CARRY(( (\the_vga_driver|h_counter [0] & !\the_vga_driver|h_state.H_ACTIVE_STATE~q ) ) + ( VCC ) + ( \vga_logic_inst|Add5~46_cout  ))

	.dataa(!\the_vga_driver|h_counter [0]),
	.datab(gnd),
	.datac(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add5~42_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~42 .extended_lut = "off";
defparam \vga_logic_inst|Add5~42 .lut_mask = 64'h0000000000005050;
defparam \vga_logic_inst|Add5~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N30
cyclonev_lcell_comb \vga_logic_inst|Add5~38 (
// Equation(s):
// \vga_logic_inst|Add5~38_cout  = CARRY(( VCC ) + ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [1]) ) + ( \vga_logic_inst|Add5~42_cout  ))

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_counter [1]),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add5~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~38 .extended_lut = "off";
defparam \vga_logic_inst|Add5~38 .lut_mask = 64'h0000FF330000FFFF;
defparam \vga_logic_inst|Add5~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N33
cyclonev_lcell_comb \vga_logic_inst|Add5~5 (
// Equation(s):
// \vga_logic_inst|Add5~5_sumout  = SUM(( !\vga_logic_inst|Add0~21_sumout  ) + ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [2]) ) + ( \vga_logic_inst|Add5~38_cout  ))
// \vga_logic_inst|Add5~6  = CARRY(( !\vga_logic_inst|Add0~21_sumout  ) + ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [2]) ) + ( \vga_logic_inst|Add5~38_cout  ))

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|h_counter [2]),
	.datad(!\vga_logic_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~5_sumout ),
	.cout(\vga_logic_inst|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~5 .extended_lut = "off";
defparam \vga_logic_inst|Add5~5 .lut_mask = 64'h0000F3F30000FF00;
defparam \vga_logic_inst|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N36
cyclonev_lcell_comb \vga_logic_inst|Add5~9 (
// Equation(s):
// \vga_logic_inst|Add5~9_sumout  = SUM(( !\vga_logic_inst|Add0~17_sumout  ) + ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [3]) ) + ( \vga_logic_inst|Add5~6  ))
// \vga_logic_inst|Add5~10  = CARRY(( !\vga_logic_inst|Add0~17_sumout  ) + ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [3]) ) + ( \vga_logic_inst|Add5~6  ))

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|h_counter [3]),
	.datad(!\vga_logic_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~9_sumout ),
	.cout(\vga_logic_inst|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~9 .extended_lut = "off";
defparam \vga_logic_inst|Add5~9 .lut_mask = 64'h0000F3F30000FF00;
defparam \vga_logic_inst|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N39
cyclonev_lcell_comb \vga_logic_inst|Add5~13 (
// Equation(s):
// \vga_logic_inst|Add5~13_sumout  = SUM(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [4]) ) + ( !\vga_logic_inst|Add0~13_sumout  ) + ( \vga_logic_inst|Add5~10  ))
// \vga_logic_inst|Add5~14  = CARRY(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [4]) ) + ( !\vga_logic_inst|Add0~13_sumout  ) + ( \vga_logic_inst|Add5~10  ))

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_logic_inst|Add0~13_sumout ),
	.datad(!\the_vga_driver|h_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~13_sumout ),
	.cout(\vga_logic_inst|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~13 .extended_lut = "off";
defparam \vga_logic_inst|Add5~13 .lut_mask = 64'h00000F0F000000CC;
defparam \vga_logic_inst|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N42
cyclonev_lcell_comb \vga_logic_inst|Add5~17 (
// Equation(s):
// \vga_logic_inst|Add5~17_sumout  = SUM(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [5]) ) + ( !\vga_logic_inst|Add0~9_sumout  ) + ( \vga_logic_inst|Add5~14  ))
// \vga_logic_inst|Add5~18  = CARRY(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [5]) ) + ( !\vga_logic_inst|Add0~9_sumout  ) + ( \vga_logic_inst|Add5~14  ))

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|h_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~17_sumout ),
	.cout(\vga_logic_inst|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~17 .extended_lut = "off";
defparam \vga_logic_inst|Add5~17 .lut_mask = 64'h000000FF00000C0C;
defparam \vga_logic_inst|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N45
cyclonev_lcell_comb \vga_logic_inst|Add5~21 (
// Equation(s):
// \vga_logic_inst|Add5~21_sumout  = SUM(( (\the_vga_driver|h_counter [6] & !\the_vga_driver|h_state.H_ACTIVE_STATE~q ) ) + ( !\vga_logic_inst|Add0~5_sumout  ) + ( \vga_logic_inst|Add5~18  ))
// \vga_logic_inst|Add5~22  = CARRY(( (\the_vga_driver|h_counter [6] & !\the_vga_driver|h_state.H_ACTIVE_STATE~q ) ) + ( !\vga_logic_inst|Add0~5_sumout  ) + ( \vga_logic_inst|Add5~18  ))

	.dataa(!\the_vga_driver|h_counter [6]),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_logic_inst|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~21_sumout ),
	.cout(\vga_logic_inst|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~21 .extended_lut = "off";
defparam \vga_logic_inst|Add5~21 .lut_mask = 64'h00000F0F00004444;
defparam \vga_logic_inst|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N48
cyclonev_lcell_comb \vga_logic_inst|Add5~25 (
// Equation(s):
// \vga_logic_inst|Add5~25_sumout  = SUM(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [7]) ) + ( !\vga_logic_inst|Add0~29_sumout  ) + ( \vga_logic_inst|Add5~22  ))
// \vga_logic_inst|Add5~26  = CARRY(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [7]) ) + ( !\vga_logic_inst|Add0~29_sumout  ) + ( \vga_logic_inst|Add5~22  ))

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|h_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add0~29_sumout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~25_sumout ),
	.cout(\vga_logic_inst|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~25 .extended_lut = "off";
defparam \vga_logic_inst|Add5~25 .lut_mask = 64'h000000FF00000C0C;
defparam \vga_logic_inst|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N51
cyclonev_lcell_comb \vga_logic_inst|Add5~29 (
// Equation(s):
// \vga_logic_inst|Add5~29_sumout  = SUM(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [8]) ) + ( !\vga_logic_inst|Add0~25_sumout  ) + ( \vga_logic_inst|Add5~26  ))
// \vga_logic_inst|Add5~30  = CARRY(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [8]) ) + ( !\vga_logic_inst|Add0~25_sumout  ) + ( \vga_logic_inst|Add5~26  ))

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|h_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~29_sumout ),
	.cout(\vga_logic_inst|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~29 .extended_lut = "off";
defparam \vga_logic_inst|Add5~29 .lut_mask = 64'h000000FF00000C0C;
defparam \vga_logic_inst|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N54
cyclonev_lcell_comb \vga_logic_inst|Add5~33 (
// Equation(s):
// \vga_logic_inst|Add5~33_sumout  = SUM(( !\vga_logic_inst|Add0~1_sumout  ) + ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [9]) ) + ( \vga_logic_inst|Add5~30  ))
// \vga_logic_inst|Add5~34  = CARRY(( !\vga_logic_inst|Add0~1_sumout  ) + ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [9]) ) + ( \vga_logic_inst|Add5~30  ))

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|h_counter [9]),
	.datad(!\vga_logic_inst|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~33_sumout ),
	.cout(\vga_logic_inst|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~33 .extended_lut = "off";
defparam \vga_logic_inst|Add5~33 .lut_mask = 64'h0000F3F30000FF00;
defparam \vga_logic_inst|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N57
cyclonev_lcell_comb \vga_logic_inst|Add5~1 (
// Equation(s):
// \vga_logic_inst|Add5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_logic_inst|Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~1 .extended_lut = "off";
defparam \vga_logic_inst|Add5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_logic_inst|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N6
cyclonev_lcell_comb \vga_logic_inst|IMG_WIDTH_OUT[5]~0 (
// Equation(s):
// \vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout  = ( \main_fsm|processing_has_run_once~q  & ( (!\main_fsm|zoom_level [2] & (!\main_fsm|zoom_level [0])) # (\main_fsm|zoom_level [2] & ((!\main_fsm|zoom_level [1]) # (\main_fsm|zoom_level [0]))) ) ) # ( 
// !\main_fsm|processing_has_run_once~q  )

	.dataa(gnd),
	.datab(!\main_fsm|zoom_level [2]),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_WIDTH_OUT[5]~0 .extended_lut = "off";
defparam \vga_logic_inst|IMG_WIDTH_OUT[5]~0 .lut_mask = 64'hFFFFFFFFF3C3F3C3;
defparam \vga_logic_inst|IMG_WIDTH_OUT[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N39
cyclonev_lcell_comb \vga_logic_inst|IMG_WIDTH_OUT[6]~1 (
// Equation(s):
// \vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout  = ( \main_fsm|processing_has_run_once~q  & ( \main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(gnd),
	.datae(!\main_fsm|processing_has_run_once~q ),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_WIDTH_OUT[6]~1 .extended_lut = "off";
defparam \vga_logic_inst|IMG_WIDTH_OUT[6]~1 .lut_mask = 64'h000000000000F0F0;
defparam \vga_logic_inst|IMG_WIDTH_OUT[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N30
cyclonev_lcell_comb \vga_logic_inst|IMG_WIDTH_OUT[7]~2 (
// Equation(s):
// \vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout  = ( \main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [1] & ( !\main_fsm|processing_has_run_once~q  ) ) ) # ( !\main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [1] & ( (!\main_fsm|processing_has_run_once~q ) # 
// (\main_fsm|zoom_level [2]) ) ) ) # ( \main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [1] & ( !\main_fsm|processing_has_run_once~q  ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [1] & ( (!\main_fsm|zoom_level [2]) # 
// (!\main_fsm|processing_has_run_once~q ) ) ) )

	.dataa(!\main_fsm|zoom_level [2]),
	.datab(gnd),
	.datac(!\main_fsm|processing_has_run_once~q ),
	.datad(gnd),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_WIDTH_OUT[7]~2 .extended_lut = "off";
defparam \vga_logic_inst|IMG_WIDTH_OUT[7]~2 .lut_mask = 64'hFAFAF0F0F5F5F0F0;
defparam \vga_logic_inst|IMG_WIDTH_OUT[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N57
cyclonev_lcell_comb \vga_logic_inst|Equal0~1 (
// Equation(s):
// \vga_logic_inst|Equal0~1_combout  = ( \main_fsm|zoom_level [2] & ( (!\main_fsm|zoom_level [0] & \main_fsm|processing_has_run_once~q ) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\main_fsm|processing_has_run_once~q ),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Equal0~1 .extended_lut = "off";
defparam \vga_logic_inst|Equal0~1 .lut_mask = 64'h0000000000AA00AA;
defparam \vga_logic_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N6
cyclonev_lcell_comb \the_vga_driver|next_y[0]~7 (
// Equation(s):
// \the_vga_driver|next_y[0]~7_combout  = ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[0]~7 .extended_lut = "off";
defparam \the_vga_driver|next_y[0]~7 .lut_mask = 64'h0F0F0F0F00000000;
defparam \the_vga_driver|next_y[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N0
cyclonev_lcell_comb \vga_logic_inst|Add4~46 (
// Equation(s):
// \vga_logic_inst|Add4~46_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add4~46_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~46 .extended_lut = "off";
defparam \vga_logic_inst|Add4~46 .lut_mask = 64'h000000000000FFFF;
defparam \vga_logic_inst|Add4~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N3
cyclonev_lcell_comb \vga_logic_inst|Add4~1 (
// Equation(s):
// \vga_logic_inst|Add4~1_sumout  = SUM(( \the_vga_driver|next_y[0]~7_combout  ) + ( ((!\vga_display_zoom_level[1]~0_combout  & ((\vga_logic_inst|Equal0~1_combout ))) # (\vga_display_zoom_level[1]~0_combout  & (!\vga_display_zoom_level[2]~2_combout ))) # 
// (\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ) ) + ( \vga_logic_inst|Add4~46_cout  ))
// \vga_logic_inst|Add4~2  = CARRY(( \the_vga_driver|next_y[0]~7_combout  ) + ( ((!\vga_display_zoom_level[1]~0_combout  & ((\vga_logic_inst|Equal0~1_combout ))) # (\vga_display_zoom_level[1]~0_combout  & (!\vga_display_zoom_level[2]~2_combout ))) # 
// (\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ) ) + ( \vga_logic_inst|Add4~46_cout  ))

	.dataa(!\vga_display_zoom_level[1]~0_combout ),
	.datab(!\vga_display_zoom_level[2]~2_combout ),
	.datac(!\vga_logic_inst|Equal0~1_combout ),
	.datad(!\the_vga_driver|next_y[0]~7_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~1_sumout ),
	.cout(\vga_logic_inst|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~1 .extended_lut = "off";
defparam \vga_logic_inst|Add4~1 .lut_mask = 64'h0000B100000000FF;
defparam \vga_logic_inst|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N6
cyclonev_lcell_comb \vga_logic_inst|Add4~5 (
// Equation(s):
// \vga_logic_inst|Add4~5_sumout  = SUM(( \the_vga_driver|next_y[1]~2_combout  ) + ( (!\vga_logic_inst|Equal2~0_combout  & (!\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  $ (((!\vga_logic_inst|IMG_HEIGHT_OUT[5]~3_combout ) # 
// (\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ))))) # (\vga_logic_inst|Equal2~0_combout  & (((!\vga_logic_inst|IMG_HEIGHT_OUT[5]~3_combout )) # (\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ))) ) + ( \vga_logic_inst|Add4~2  ))
// \vga_logic_inst|Add4~6  = CARRY(( \the_vga_driver|next_y[1]~2_combout  ) + ( (!\vga_logic_inst|Equal2~0_combout  & (!\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  $ (((!\vga_logic_inst|IMG_HEIGHT_OUT[5]~3_combout ) # 
// (\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ))))) # (\vga_logic_inst|Equal2~0_combout  & (((!\vga_logic_inst|IMG_HEIGHT_OUT[5]~3_combout )) # (\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ))) ) + ( \vga_logic_inst|Add4~2  ))

	.dataa(!\vga_logic_inst|Equal2~0_combout ),
	.datab(!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ),
	.datac(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout ),
	.datad(!\the_vga_driver|next_y[1]~2_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|IMG_HEIGHT_OUT[5]~3_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~5_sumout ),
	.cout(\vga_logic_inst|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~5 .extended_lut = "off";
defparam \vga_logic_inst|Add4~5 .lut_mask = 64'h0000A06C000000FF;
defparam \vga_logic_inst|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N9
cyclonev_lcell_comb \vga_logic_inst|Add4~9 (
// Equation(s):
// \vga_logic_inst|Add4~9_sumout  = SUM(( (!\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  & ((!\vga_logic_inst|Equal2~0_combout ) # ((!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout  & \vga_logic_inst|IMG_HEIGHT_OUT[5]~3_combout )))) # 
// (\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  & (((!\vga_logic_inst|IMG_HEIGHT_OUT[5]~3_combout ) # (\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout )))) ) + ( \the_vga_driver|next_y[2]~5_combout  ) + ( \vga_logic_inst|Add4~6  ))
// \vga_logic_inst|Add4~10  = CARRY(( (!\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  & ((!\vga_logic_inst|Equal2~0_combout ) # ((!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout  & \vga_logic_inst|IMG_HEIGHT_OUT[5]~3_combout )))) # 
// (\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  & (((!\vga_logic_inst|IMG_HEIGHT_OUT[5]~3_combout ) # (\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout )))) ) + ( \the_vga_driver|next_y[2]~5_combout  ) + ( \vga_logic_inst|Add4~6  ))

	.dataa(!\vga_logic_inst|Equal2~0_combout ),
	.datab(!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ),
	.datac(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout ),
	.datad(!\vga_logic_inst|IMG_HEIGHT_OUT[5]~3_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|next_y[2]~5_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~9_sumout ),
	.cout(\vga_logic_inst|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~9 .extended_lut = "off";
defparam \vga_logic_inst|Add4~9 .lut_mask = 64'h0000FF000000AFE3;
defparam \vga_logic_inst|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N12
cyclonev_lcell_comb \vga_logic_inst|Add4~13 (
// Equation(s):
// \vga_logic_inst|Add4~13_sumout  = SUM(( \the_vga_driver|next_y[3]~4_combout  ) + ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & (!\vga_logic_inst|Equal0~0_combout )) # (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ((!\vga_logic_inst|Equal1~0_combout 
// ) # (\vga_logic_inst|Equal0~0_combout ))) ) + ( \vga_logic_inst|Add4~10  ))
// \vga_logic_inst|Add4~14  = CARRY(( \the_vga_driver|next_y[3]~4_combout  ) + ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & (!\vga_logic_inst|Equal0~0_combout )) # (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ((!\vga_logic_inst|Equal1~0_combout ) # 
// (\vga_logic_inst|Equal0~0_combout ))) ) + ( \vga_logic_inst|Add4~10  ))

	.dataa(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(!\vga_logic_inst|Equal1~0_combout ),
	.datad(!\the_vga_driver|next_y[3]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~13_sumout ),
	.cout(\vga_logic_inst|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~13 .extended_lut = "off";
defparam \vga_logic_inst|Add4~13 .lut_mask = 64'h00002626000000FF;
defparam \vga_logic_inst|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N15
cyclonev_lcell_comb \vga_logic_inst|Add4~17 (
// Equation(s):
// \vga_logic_inst|Add4~17_sumout  = SUM(( \the_vga_driver|next_y[4]~3_combout  ) + ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ) # ((\vga_logic_inst|Equal0~0_combout  & \vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout )) ) + ( \vga_logic_inst|Add4~14  ))
// \vga_logic_inst|Add4~18  = CARRY(( \the_vga_driver|next_y[4]~3_combout  ) + ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ) # ((\vga_logic_inst|Equal0~0_combout  & \vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout )) ) + ( \vga_logic_inst|Add4~14  ))

	.dataa(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ),
	.datad(!\the_vga_driver|next_y[4]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~17_sumout ),
	.cout(\vga_logic_inst|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~17 .extended_lut = "off";
defparam \vga_logic_inst|Add4~17 .lut_mask = 64'h00005454000000FF;
defparam \vga_logic_inst|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N18
cyclonev_lcell_comb \vga_logic_inst|Add4~21 (
// Equation(s):
// \vga_logic_inst|Add4~21_sumout  = SUM(( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [5]) ) + ( !\vga_logic_inst|Add1~3_combout  $ (((\vga_logic_inst|Equal2~0_combout ) # (\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout ))) ) + ( 
// \vga_logic_inst|Add4~18  ))
// \vga_logic_inst|Add4~22  = CARRY(( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [5]) ) + ( !\vga_logic_inst|Add1~3_combout  $ (((\vga_logic_inst|Equal2~0_combout ) # (\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout ))) ) + ( 
// \vga_logic_inst|Add4~18  ))

	.dataa(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datab(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout ),
	.datac(!\vga_logic_inst|Equal2~0_combout ),
	.datad(!\the_vga_driver|v_counter [5]),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add1~3_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~21_sumout ),
	.cout(\vga_logic_inst|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~21 .extended_lut = "off";
defparam \vga_logic_inst|Add4~21 .lut_mask = 64'h00003FC0000000AA;
defparam \vga_logic_inst|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N21
cyclonev_lcell_comb \vga_logic_inst|Add4~25 (
// Equation(s):
// \vga_logic_inst|Add4~25_sumout  = SUM(( !\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  $ (\vga_logic_inst|Add1~4_combout ) ) + ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [6]) ) + ( \vga_logic_inst|Add4~22  ))
// \vga_logic_inst|Add4~26  = CARRY(( !\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  $ (\vga_logic_inst|Add1~4_combout ) ) + ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [6]) ) + ( \vga_logic_inst|Add4~22  ))

	.dataa(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datab(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout ),
	.datac(!\the_vga_driver|v_counter [6]),
	.datad(!\vga_logic_inst|Add1~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~25_sumout ),
	.cout(\vga_logic_inst|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~25 .extended_lut = "off";
defparam \vga_logic_inst|Add4~25 .lut_mask = 64'h0000F5F50000CC33;
defparam \vga_logic_inst|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N24
cyclonev_lcell_comb \vga_logic_inst|Add4~29 (
// Equation(s):
// \vga_logic_inst|Add4~29_sumout  = SUM(( !\vga_logic_inst|Equal0~0_combout  $ (\vga_logic_inst|Add1~0_combout ) ) + ( (\the_vga_driver|v_counter [7] & !\the_vga_driver|v_state.V_ACTIVE_STATE~q ) ) + ( \vga_logic_inst|Add4~26  ))
// \vga_logic_inst|Add4~30  = CARRY(( !\vga_logic_inst|Equal0~0_combout  $ (\vga_logic_inst|Add1~0_combout ) ) + ( (\the_vga_driver|v_counter [7] & !\the_vga_driver|v_state.V_ACTIVE_STATE~q ) ) + ( \vga_logic_inst|Add4~26  ))

	.dataa(!\the_vga_driver|v_counter [7]),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\vga_logic_inst|Equal0~0_combout ),
	.datad(!\vga_logic_inst|Add1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~29_sumout ),
	.cout(\vga_logic_inst|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~29 .extended_lut = "off";
defparam \vga_logic_inst|Add4~29 .lut_mask = 64'h0000BBBB0000F00F;
defparam \vga_logic_inst|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N27
cyclonev_lcell_comb \vga_logic_inst|Add4~33 (
// Equation(s):
// \vga_logic_inst|Add4~33_sumout  = SUM(( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [8]) ) + ( VCC ) + ( \vga_logic_inst|Add4~30  ))
// \vga_logic_inst|Add4~34  = CARRY(( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [8]) ) + ( VCC ) + ( \vga_logic_inst|Add4~30  ))

	.dataa(gnd),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~33_sumout ),
	.cout(\vga_logic_inst|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~33 .extended_lut = "off";
defparam \vga_logic_inst|Add4~33 .lut_mask = 64'h00000000000000CC;
defparam \vga_logic_inst|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N30
cyclonev_lcell_comb \vga_logic_inst|Add4~37 (
// Equation(s):
// \vga_logic_inst|Add4~37_sumout  = SUM(( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [9]) ) + ( VCC ) + ( \vga_logic_inst|Add4~34  ))
// \vga_logic_inst|Add4~38  = CARRY(( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [9]) ) + ( VCC ) + ( \vga_logic_inst|Add4~34  ))

	.dataa(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~37_sumout ),
	.cout(\vga_logic_inst|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~37 .extended_lut = "off";
defparam \vga_logic_inst|Add4~37 .lut_mask = 64'h0000000000000A0A;
defparam \vga_logic_inst|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N33
cyclonev_lcell_comb \vga_logic_inst|Add4~41 (
// Equation(s):
// \vga_logic_inst|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_logic_inst|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~41 .extended_lut = "off";
defparam \vga_logic_inst|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_logic_inst|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y20_N0
cyclonev_mac \vga_logic_inst|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\vga_logic_inst|Equal0~0_combout ,\vga_logic_inst|Equal1~0_combout ,\vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout ,\vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout ,\vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout ,\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ,!
\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ,gnd,gnd,gnd}),
	.ay({\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,
\vga_logic_inst|Add4~37_sumout ,\vga_logic_inst|Add4~33_sumout ,\vga_logic_inst|Add4~29_sumout ,\vga_logic_inst|Add4~25_sumout ,\vga_logic_inst|Add4~21_sumout ,\vga_logic_inst|Add4~17_sumout ,\vga_logic_inst|Add4~13_sumout ,\vga_logic_inst|Add4~9_sumout ,
\vga_logic_inst|Add4~5_sumout ,\vga_logic_inst|Add4~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\vga_logic_inst|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \vga_logic_inst|Mult0~8 .accumulate_clock = "none";
defparam \vga_logic_inst|Mult0~8 .ax_clock = "none";
defparam \vga_logic_inst|Mult0~8 .ax_width = 10;
defparam \vga_logic_inst|Mult0~8 .ay_scan_in_clock = "none";
defparam \vga_logic_inst|Mult0~8 .ay_scan_in_width = 18;
defparam \vga_logic_inst|Mult0~8 .ay_use_scan_in = "false";
defparam \vga_logic_inst|Mult0~8 .az_clock = "none";
defparam \vga_logic_inst|Mult0~8 .bx_clock = "none";
defparam \vga_logic_inst|Mult0~8 .by_clock = "none";
defparam \vga_logic_inst|Mult0~8 .by_use_scan_in = "false";
defparam \vga_logic_inst|Mult0~8 .bz_clock = "none";
defparam \vga_logic_inst|Mult0~8 .coef_a_0 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_a_1 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_a_2 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_a_3 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_a_4 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_a_5 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_a_6 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_a_7 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_b_0 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_b_1 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_b_2 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_b_3 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_b_4 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_b_5 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_b_6 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_b_7 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_sel_a_clock = "none";
defparam \vga_logic_inst|Mult0~8 .coef_sel_b_clock = "none";
defparam \vga_logic_inst|Mult0~8 .delay_scan_out_ay = "false";
defparam \vga_logic_inst|Mult0~8 .delay_scan_out_by = "false";
defparam \vga_logic_inst|Mult0~8 .enable_double_accum = "false";
defparam \vga_logic_inst|Mult0~8 .load_const_clock = "none";
defparam \vga_logic_inst|Mult0~8 .load_const_value = 0;
defparam \vga_logic_inst|Mult0~8 .mode_sub_location = 0;
defparam \vga_logic_inst|Mult0~8 .negate_clock = "none";
defparam \vga_logic_inst|Mult0~8 .operand_source_max = "input";
defparam \vga_logic_inst|Mult0~8 .operand_source_may = "input";
defparam \vga_logic_inst|Mult0~8 .operand_source_mbx = "input";
defparam \vga_logic_inst|Mult0~8 .operand_source_mby = "input";
defparam \vga_logic_inst|Mult0~8 .operation_mode = "m18x18_full";
defparam \vga_logic_inst|Mult0~8 .output_clock = "none";
defparam \vga_logic_inst|Mult0~8 .preadder_subtract_a = "false";
defparam \vga_logic_inst|Mult0~8 .preadder_subtract_b = "false";
defparam \vga_logic_inst|Mult0~8 .result_a_width = 64;
defparam \vga_logic_inst|Mult0~8 .signed_max = "false";
defparam \vga_logic_inst|Mult0~8 .signed_may = "false";
defparam \vga_logic_inst|Mult0~8 .signed_mbx = "false";
defparam \vga_logic_inst|Mult0~8 .signed_mby = "false";
defparam \vga_logic_inst|Mult0~8 .sub_clock = "none";
defparam \vga_logic_inst|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N0
cyclonev_lcell_comb \vga_logic_inst|Add6~9 (
// Equation(s):
// \vga_logic_inst|Add6~9_sumout  = SUM(( \vga_logic_inst|Mult0~8_resulta  ) + ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [0]) ) + ( !VCC ))
// \vga_logic_inst|Add6~10  = CARRY(( \vga_logic_inst|Mult0~8_resulta  ) + ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [0]) ) + ( !VCC ))

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [0]),
	.datad(!\vga_logic_inst|Mult0~8_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~9_sumout ),
	.cout(\vga_logic_inst|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~9 .extended_lut = "off";
defparam \vga_logic_inst|Add6~9 .lut_mask = 64'h0000F5F5000000FF;
defparam \vga_logic_inst|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N3
cyclonev_lcell_comb \vga_logic_inst|Add6~13 (
// Equation(s):
// \vga_logic_inst|Add6~13_sumout  = SUM(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [1]) ) + ( \vga_logic_inst|Mult0~9  ) + ( \vga_logic_inst|Add6~10  ))
// \vga_logic_inst|Add6~14  = CARRY(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [1]) ) + ( \vga_logic_inst|Mult0~9  ) + ( \vga_logic_inst|Add6~10  ))

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_logic_inst|Mult0~9 ),
	.datad(!\the_vga_driver|h_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~13_sumout ),
	.cout(\vga_logic_inst|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~13 .extended_lut = "off";
defparam \vga_logic_inst|Add6~13 .lut_mask = 64'h0000F0F0000000AA;
defparam \vga_logic_inst|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N6
cyclonev_lcell_comb \vga_logic_inst|Add6~17 (
// Equation(s):
// \vga_logic_inst|Add6~17_sumout  = SUM(( \vga_logic_inst|Mult0~10  ) + ( \vga_logic_inst|Add5~5_sumout  ) + ( \vga_logic_inst|Add6~14  ))
// \vga_logic_inst|Add6~18  = CARRY(( \vga_logic_inst|Mult0~10  ) + ( \vga_logic_inst|Add5~5_sumout  ) + ( \vga_logic_inst|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add5~5_sumout ),
	.datad(!\vga_logic_inst|Mult0~10 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~17_sumout ),
	.cout(\vga_logic_inst|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~17 .extended_lut = "off";
defparam \vga_logic_inst|Add6~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N9
cyclonev_lcell_comb \vga_logic_inst|Add6~21 (
// Equation(s):
// \vga_logic_inst|Add6~21_sumout  = SUM(( \vga_logic_inst|Add5~9_sumout  ) + ( \vga_logic_inst|Mult0~11  ) + ( \vga_logic_inst|Add6~18  ))
// \vga_logic_inst|Add6~22  = CARRY(( \vga_logic_inst|Add5~9_sumout  ) + ( \vga_logic_inst|Mult0~11  ) + ( \vga_logic_inst|Add6~18  ))

	.dataa(!\vga_logic_inst|Add5~9_sumout ),
	.datab(gnd),
	.datac(!\vga_logic_inst|Mult0~11 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~21_sumout ),
	.cout(\vga_logic_inst|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~21 .extended_lut = "off";
defparam \vga_logic_inst|Add6~21 .lut_mask = 64'h0000F0F000005555;
defparam \vga_logic_inst|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N12
cyclonev_lcell_comb \vga_logic_inst|Add6~25 (
// Equation(s):
// \vga_logic_inst|Add6~25_sumout  = SUM(( \vga_logic_inst|Add5~13_sumout  ) + ( \vga_logic_inst|Mult0~12  ) + ( \vga_logic_inst|Add6~22  ))
// \vga_logic_inst|Add6~26  = CARRY(( \vga_logic_inst|Add5~13_sumout  ) + ( \vga_logic_inst|Mult0~12  ) + ( \vga_logic_inst|Add6~22  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add5~13_sumout ),
	.datac(!\vga_logic_inst|Mult0~12 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~25_sumout ),
	.cout(\vga_logic_inst|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~25 .extended_lut = "off";
defparam \vga_logic_inst|Add6~25 .lut_mask = 64'h0000F0F000003333;
defparam \vga_logic_inst|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N15
cyclonev_lcell_comb \vga_logic_inst|Add6~29 (
// Equation(s):
// \vga_logic_inst|Add6~29_sumout  = SUM(( \vga_logic_inst|Mult0~13  ) + ( \vga_logic_inst|Add5~17_sumout  ) + ( \vga_logic_inst|Add6~26  ))
// \vga_logic_inst|Add6~30  = CARRY(( \vga_logic_inst|Mult0~13  ) + ( \vga_logic_inst|Add5~17_sumout  ) + ( \vga_logic_inst|Add6~26  ))

	.dataa(!\vga_logic_inst|Add5~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_logic_inst|Mult0~13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~29_sumout ),
	.cout(\vga_logic_inst|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~29 .extended_lut = "off";
defparam \vga_logic_inst|Add6~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \vga_logic_inst|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N18
cyclonev_lcell_comb \vga_logic_inst|Add6~33 (
// Equation(s):
// \vga_logic_inst|Add6~33_sumout  = SUM(( \vga_logic_inst|Mult0~14  ) + ( \vga_logic_inst|Add5~21_sumout  ) + ( \vga_logic_inst|Add6~30  ))
// \vga_logic_inst|Add6~34  = CARRY(( \vga_logic_inst|Mult0~14  ) + ( \vga_logic_inst|Add5~21_sumout  ) + ( \vga_logic_inst|Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add5~21_sumout ),
	.datad(!\vga_logic_inst|Mult0~14 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~33_sumout ),
	.cout(\vga_logic_inst|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~33 .extended_lut = "off";
defparam \vga_logic_inst|Add6~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N21
cyclonev_lcell_comb \vga_logic_inst|Add6~37 (
// Equation(s):
// \vga_logic_inst|Add6~37_sumout  = SUM(( \vga_logic_inst|Add5~25_sumout  ) + ( \vga_logic_inst|Mult0~15  ) + ( \vga_logic_inst|Add6~34  ))
// \vga_logic_inst|Add6~38  = CARRY(( \vga_logic_inst|Add5~25_sumout  ) + ( \vga_logic_inst|Mult0~15  ) + ( \vga_logic_inst|Add6~34  ))

	.dataa(!\vga_logic_inst|Add5~25_sumout ),
	.datab(gnd),
	.datac(!\vga_logic_inst|Mult0~15 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~37_sumout ),
	.cout(\vga_logic_inst|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~37 .extended_lut = "off";
defparam \vga_logic_inst|Add6~37 .lut_mask = 64'h0000F0F000005555;
defparam \vga_logic_inst|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N24
cyclonev_lcell_comb \vga_logic_inst|Add6~41 (
// Equation(s):
// \vga_logic_inst|Add6~41_sumout  = SUM(( \vga_logic_inst|Add5~29_sumout  ) + ( \vga_logic_inst|Mult0~16  ) + ( \vga_logic_inst|Add6~38  ))
// \vga_logic_inst|Add6~42  = CARRY(( \vga_logic_inst|Add5~29_sumout  ) + ( \vga_logic_inst|Mult0~16  ) + ( \vga_logic_inst|Add6~38  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add5~29_sumout ),
	.datac(!\vga_logic_inst|Mult0~16 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~41_sumout ),
	.cout(\vga_logic_inst|Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~41 .extended_lut = "off";
defparam \vga_logic_inst|Add6~41 .lut_mask = 64'h0000F0F000003333;
defparam \vga_logic_inst|Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N27
cyclonev_lcell_comb \vga_logic_inst|Add6~45 (
// Equation(s):
// \vga_logic_inst|Add6~45_sumout  = SUM(( \vga_logic_inst|Mult0~17  ) + ( \vga_logic_inst|Add5~33_sumout  ) + ( \vga_logic_inst|Add6~42  ))
// \vga_logic_inst|Add6~46  = CARRY(( \vga_logic_inst|Mult0~17  ) + ( \vga_logic_inst|Add5~33_sumout  ) + ( \vga_logic_inst|Add6~42  ))

	.dataa(!\vga_logic_inst|Add5~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_logic_inst|Mult0~17 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~45_sumout ),
	.cout(\vga_logic_inst|Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~45 .extended_lut = "off";
defparam \vga_logic_inst|Add6~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \vga_logic_inst|Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N30
cyclonev_lcell_comb \vga_logic_inst|Add6~49 (
// Equation(s):
// \vga_logic_inst|Add6~49_sumout  = SUM(( \vga_logic_inst|Mult0~18  ) + ( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Add6~46  ))
// \vga_logic_inst|Add6~50  = CARRY(( \vga_logic_inst|Mult0~18  ) + ( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Add6~46  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add5~1_sumout ),
	.datac(gnd),
	.datad(!\vga_logic_inst|Mult0~18 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~49_sumout ),
	.cout(\vga_logic_inst|Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~49 .extended_lut = "off";
defparam \vga_logic_inst|Add6~49 .lut_mask = 64'h0000CCCC000000FF;
defparam \vga_logic_inst|Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N33
cyclonev_lcell_comb \vga_logic_inst|Add6~53 (
// Equation(s):
// \vga_logic_inst|Add6~53_sumout  = SUM(( \vga_logic_inst|Mult0~19  ) + ( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Add6~50  ))
// \vga_logic_inst|Add6~54  = CARRY(( \vga_logic_inst|Mult0~19  ) + ( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Add6~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add5~1_sumout ),
	.datad(!\vga_logic_inst|Mult0~19 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~53_sumout ),
	.cout(\vga_logic_inst|Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~53 .extended_lut = "off";
defparam \vga_logic_inst|Add6~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N36
cyclonev_lcell_comb \vga_logic_inst|Add6~57 (
// Equation(s):
// \vga_logic_inst|Add6~57_sumout  = SUM(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~20  ) + ( \vga_logic_inst|Add6~54  ))
// \vga_logic_inst|Add6~58  = CARRY(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~20  ) + ( \vga_logic_inst|Add6~54  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add5~1_sumout ),
	.datac(!\vga_logic_inst|Mult0~20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~57_sumout ),
	.cout(\vga_logic_inst|Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~57 .extended_lut = "off";
defparam \vga_logic_inst|Add6~57 .lut_mask = 64'h0000F0F000003333;
defparam \vga_logic_inst|Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N39
cyclonev_lcell_comb \vga_logic_inst|Add6~1 (
// Equation(s):
// \vga_logic_inst|Add6~1_sumout  = SUM(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~21  ) + ( \vga_logic_inst|Add6~58  ))
// \vga_logic_inst|Add6~2  = CARRY(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~21  ) + ( \vga_logic_inst|Add6~58  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add5~1_sumout ),
	.datac(!\vga_logic_inst|Mult0~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~1_sumout ),
	.cout(\vga_logic_inst|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~1 .extended_lut = "off";
defparam \vga_logic_inst|Add6~1 .lut_mask = 64'h0000F0F000003333;
defparam \vga_logic_inst|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N42
cyclonev_lcell_comb \vga_logic_inst|Add6~5 (
// Equation(s):
// \vga_logic_inst|Add6~5_sumout  = SUM(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~22  ) + ( \vga_logic_inst|Add6~2  ))
// \vga_logic_inst|Add6~6  = CARRY(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~22  ) + ( \vga_logic_inst|Add6~2  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add5~1_sumout ),
	.datac(!\vga_logic_inst|Mult0~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~5_sumout ),
	.cout(\vga_logic_inst|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~5 .extended_lut = "off";
defparam \vga_logic_inst|Add6~5 .lut_mask = 64'h0000F0F000003333;
defparam \vga_logic_inst|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N24
cyclonev_lcell_comb \vga_logic_inst|is_image_area~4 (
// Equation(s):
// \vga_logic_inst|is_image_area~4_combout  = ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( \vga_logic_inst|Add0~25_sumout  & ( (\the_vga_driver|h_counter [8] & ((!\vga_logic_inst|Add0~29_sumout ) # (\the_vga_driver|h_counter [7]))) ) ) ) # ( 
// \the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( !\vga_logic_inst|Add0~25_sumout  & ( !\vga_logic_inst|Add0~29_sumout  ) ) ) # ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( !\vga_logic_inst|Add0~25_sumout  & ( ((!\vga_logic_inst|Add0~29_sumout ) # 
// (\the_vga_driver|h_counter [8])) # (\the_vga_driver|h_counter [7]) ) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|h_counter [7]),
	.datac(!\vga_logic_inst|Add0~29_sumout ),
	.datad(!\the_vga_driver|h_counter [8]),
	.datae(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.dataf(!\vga_logic_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~4 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~4 .lut_mask = 64'hF3FFF0F000F30000;
defparam \vga_logic_inst|is_image_area~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N15
cyclonev_lcell_comb \vga_logic_inst|is_image_area~3 (
// Equation(s):
// \vga_logic_inst|is_image_area~3_combout  = ( \vga_logic_inst|Add0~25_sumout  & ( (\the_vga_driver|h_counter [8] & (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (!\vga_logic_inst|Add0~29_sumout  $ (\the_vga_driver|h_counter [7])))) ) ) # ( 
// !\vga_logic_inst|Add0~25_sumout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (!\the_vga_driver|h_counter [8] & (!\vga_logic_inst|Add0~29_sumout  $ (\the_vga_driver|h_counter [7])))) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q  & 
// (!\vga_logic_inst|Add0~29_sumout )) ) )

	.dataa(!\vga_logic_inst|Add0~29_sumout ),
	.datab(!\the_vga_driver|h_counter [8]),
	.datac(!\the_vga_driver|h_counter [7]),
	.datad(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~3 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~3 .lut_mask = 64'h84AA84AA21002100;
defparam \vga_logic_inst|is_image_area~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N21
cyclonev_lcell_comb \vga_logic_inst|LessThan0~0 (
// Equation(s):
// \vga_logic_inst|LessThan0~0_combout  = ( \vga_logic_inst|Add0~1_sumout  & ( (!\the_vga_driver|h_counter [9]) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q ) ) ) # ( !\vga_logic_inst|Add0~1_sumout  & ( (\the_vga_driver|h_counter [9] & 
// !\the_vga_driver|h_state.H_ACTIVE_STATE~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [9]),
	.datad(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan0~0 .extended_lut = "off";
defparam \vga_logic_inst|LessThan0~0 .lut_mask = 64'h0F000F00F0FFF0FF;
defparam \vga_logic_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N57
cyclonev_lcell_comb \vga_logic_inst|is_image_area~0 (
// Equation(s):
// \vga_logic_inst|is_image_area~0_combout  = ( \the_vga_driver|h_counter [6] & ( (!\vga_logic_inst|Add0~5_sumout  & (!\vga_logic_inst|Add0~9_sumout  & (\the_vga_driver|h_state.H_ACTIVE_STATE~q ))) # (\vga_logic_inst|Add0~5_sumout  & 
// (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (!\vga_logic_inst|Add0~9_sumout  $ (\the_vga_driver|h_counter [5])))) ) ) # ( !\the_vga_driver|h_counter [6] & ( (!\vga_logic_inst|Add0~5_sumout  & (!\vga_logic_inst|Add0~9_sumout  $ 
// (((!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [5]))))) ) )

	.dataa(!\vga_logic_inst|Add0~5_sumout ),
	.datab(!\vga_logic_inst|Add0~9_sumout ),
	.datac(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datad(!\the_vga_driver|h_counter [5]),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~0 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~0 .lut_mask = 64'h8828882848184818;
defparam \vga_logic_inst|is_image_area~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N42
cyclonev_lcell_comb \vga_logic_inst|is_image_area~11 (
// Equation(s):
// \vga_logic_inst|is_image_area~11_combout  = ( \vga_logic_inst|Add0~5_sumout  & ( \the_vga_driver|h_counter [5] & ( (!\the_vga_driver|h_counter [6]) # ((\vga_logic_inst|Add0~13_sumout  & (\vga_logic_inst|Add0~9_sumout  & !\the_vga_driver|h_counter [4]))) ) 
// ) ) # ( !\vga_logic_inst|Add0~5_sumout  & ( \the_vga_driver|h_counter [5] & ( (\vga_logic_inst|Add0~13_sumout  & (\vga_logic_inst|Add0~9_sumout  & (!\the_vga_driver|h_counter [6] & !\the_vga_driver|h_counter [4]))) ) ) ) # ( \vga_logic_inst|Add0~5_sumout  
// & ( !\the_vga_driver|h_counter [5] & ( ((!\the_vga_driver|h_counter [6]) # ((\vga_logic_inst|Add0~13_sumout  & !\the_vga_driver|h_counter [4]))) # (\vga_logic_inst|Add0~9_sumout ) ) ) ) # ( !\vga_logic_inst|Add0~5_sumout  & ( !\the_vga_driver|h_counter 
// [5] & ( (!\the_vga_driver|h_counter [6] & (((\vga_logic_inst|Add0~13_sumout  & !\the_vga_driver|h_counter [4])) # (\vga_logic_inst|Add0~9_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|Add0~13_sumout ),
	.datab(!\vga_logic_inst|Add0~9_sumout ),
	.datac(!\the_vga_driver|h_counter [6]),
	.datad(!\the_vga_driver|h_counter [4]),
	.datae(!\vga_logic_inst|Add0~5_sumout ),
	.dataf(!\the_vga_driver|h_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~11 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~11 .lut_mask = 64'h7030F7F31000F1F0;
defparam \vga_logic_inst|is_image_area~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N54
cyclonev_lcell_comb \vga_logic_inst|is_image_area~2 (
// Equation(s):
// \vga_logic_inst|is_image_area~2_combout  = ( \vga_logic_inst|is_image_area~11_combout  & ( (!\vga_logic_inst|Add0~5_sumout  & (!\vga_logic_inst|Add0~9_sumout  & !\vga_logic_inst|Add0~13_sumout )) ) ) # ( !\vga_logic_inst|is_image_area~11_combout  & ( 
// (!\the_vga_driver|h_state.H_ACTIVE_STATE~q ) # ((!\vga_logic_inst|Add0~5_sumout  & (!\vga_logic_inst|Add0~9_sumout  & !\vga_logic_inst|Add0~13_sumout ))) ) )

	.dataa(!\vga_logic_inst|Add0~5_sumout ),
	.datab(!\vga_logic_inst|Add0~9_sumout ),
	.datac(!\vga_logic_inst|Add0~13_sumout ),
	.datad(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|is_image_area~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~2 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~2 .lut_mask = 64'hFF80FF8080808080;
defparam \vga_logic_inst|is_image_area~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N27
cyclonev_lcell_comb \vga_logic_inst|is_image_area~12 (
// Equation(s):
// \vga_logic_inst|is_image_area~12_combout  = ( \the_vga_driver|h_counter [3] & ( (\vga_logic_inst|Add0~17_sumout  & (\vga_logic_inst|Add0~21_sumout  & !\the_vga_driver|h_counter [2])) ) ) # ( !\the_vga_driver|h_counter [3] & ( 
// ((\vga_logic_inst|Add0~21_sumout  & !\the_vga_driver|h_counter [2])) # (\vga_logic_inst|Add0~17_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add0~17_sumout ),
	.datac(!\vga_logic_inst|Add0~21_sumout ),
	.datad(!\the_vga_driver|h_counter [2]),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~12 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~12 .lut_mask = 64'h3F333F3303000300;
defparam \vga_logic_inst|is_image_area~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N30
cyclonev_lcell_comb \vga_logic_inst|is_image_area~1 (
// Equation(s):
// \vga_logic_inst|is_image_area~1_combout  = ( \vga_logic_inst|Add0~17_sumout  & ( \vga_logic_inst|is_image_area~12_combout  & ( !\vga_logic_inst|Add0~13_sumout  $ (((\the_vga_driver|h_counter [4] & !\the_vga_driver|h_state.H_ACTIVE_STATE~q ))) ) ) ) # ( 
// !\vga_logic_inst|Add0~17_sumout  & ( \vga_logic_inst|is_image_area~12_combout  & ( (!\vga_logic_inst|Add0~13_sumout  & (\vga_logic_inst|Add0~21_sumout  & ((!\the_vga_driver|h_counter [4]) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q )))) # 
// (\vga_logic_inst|Add0~13_sumout  & (((\the_vga_driver|h_counter [4] & !\the_vga_driver|h_state.H_ACTIVE_STATE~q )))) ) ) ) # ( \vga_logic_inst|Add0~17_sumout  & ( !\vga_logic_inst|is_image_area~12_combout  & ( (!\vga_logic_inst|Add0~13_sumout  & 
// \the_vga_driver|h_state.H_ACTIVE_STATE~q ) ) ) ) # ( !\vga_logic_inst|Add0~17_sumout  & ( !\vga_logic_inst|is_image_area~12_combout  & ( (\vga_logic_inst|Add0~21_sumout  & (!\vga_logic_inst|Add0~13_sumout  & \the_vga_driver|h_state.H_ACTIVE_STATE~q )) ) ) 
// )

	.dataa(!\vga_logic_inst|Add0~21_sumout ),
	.datab(!\the_vga_driver|h_counter [4]),
	.datac(!\vga_logic_inst|Add0~13_sumout ),
	.datad(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datae(!\vga_logic_inst|Add0~17_sumout ),
	.dataf(!\vga_logic_inst|is_image_area~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~1 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~1 .lut_mask = 64'h005000F04350C3F0;
defparam \vga_logic_inst|is_image_area~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N36
cyclonev_lcell_comb \vga_logic_inst|is_image_area~5 (
// Equation(s):
// \vga_logic_inst|is_image_area~5_combout  = ( \vga_logic_inst|is_image_area~2_combout  & ( \vga_logic_inst|is_image_area~1_combout  & ( (!\vga_logic_inst|LessThan0~0_combout  & ((!\vga_logic_inst|is_image_area~4_combout ) # 
// ((\vga_logic_inst|is_image_area~3_combout  & \vga_logic_inst|is_image_area~0_combout )))) ) ) ) # ( !\vga_logic_inst|is_image_area~2_combout  & ( \vga_logic_inst|is_image_area~1_combout  & ( (!\vga_logic_inst|LessThan0~0_combout  & 
// ((!\vga_logic_inst|is_image_area~4_combout ) # (\vga_logic_inst|is_image_area~3_combout ))) ) ) ) # ( \vga_logic_inst|is_image_area~2_combout  & ( !\vga_logic_inst|is_image_area~1_combout  & ( (!\vga_logic_inst|is_image_area~4_combout  & 
// !\vga_logic_inst|LessThan0~0_combout ) ) ) ) # ( !\vga_logic_inst|is_image_area~2_combout  & ( !\vga_logic_inst|is_image_area~1_combout  & ( (!\vga_logic_inst|LessThan0~0_combout  & ((!\vga_logic_inst|is_image_area~4_combout ) # 
// (\vga_logic_inst|is_image_area~3_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~4_combout ),
	.datab(!\vga_logic_inst|is_image_area~3_combout ),
	.datac(!\vga_logic_inst|LessThan0~0_combout ),
	.datad(!\vga_logic_inst|is_image_area~0_combout ),
	.datae(!\vga_logic_inst|is_image_area~2_combout ),
	.dataf(!\vga_logic_inst|is_image_area~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~5 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~5 .lut_mask = 64'hB0B0A0A0B0B0A0B0;
defparam \vga_logic_inst|is_image_area~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N3
cyclonev_lcell_comb \the_vga_driver|next_x[8]~1 (
// Equation(s):
// \the_vga_driver|next_x[8]~1_combout  = ( \the_vga_driver|h_counter [8] & ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_x[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_x[8]~1 .extended_lut = "off";
defparam \the_vga_driver|next_x[8]~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \the_vga_driver|next_x[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N45
cyclonev_lcell_comb \the_vga_driver|next_x[9]~0 (
// Equation(s):
// \the_vga_driver|next_x[9]~0_combout  = (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datad(!\the_vga_driver|h_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_x[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_x[9]~0 .extended_lut = "off";
defparam \the_vga_driver|next_x[9]~0 .lut_mask = 64'h00F000F000F000F0;
defparam \the_vga_driver|next_x[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N30
cyclonev_lcell_comb \vga_logic_inst|Add2~26 (
// Equation(s):
// \vga_logic_inst|Add2~26_cout  = CARRY(( \vga_logic_inst|Add0~17_sumout  ) + ( !\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datad(!\vga_logic_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add2~26_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add2~26 .extended_lut = "off";
defparam \vga_logic_inst|Add2~26 .lut_mask = 64'h00000F0F000000FF;
defparam \vga_logic_inst|Add2~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N33
cyclonev_lcell_comb \vga_logic_inst|Add2~22 (
// Equation(s):
// \vga_logic_inst|Add2~22_cout  = CARRY(( \vga_logic_inst|Add0~13_sumout  ) + ( (\main_fsm|zoom_level [1] & (!\main_fsm|zoom_level [2] & (\main_fsm|zoom_level [0] & \main_fsm|processing_has_run_once~q ))) ) + ( \vga_logic_inst|Add2~26_cout  ))

	.dataa(!\main_fsm|zoom_level [1]),
	.datab(!\main_fsm|zoom_level [2]),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\vga_logic_inst|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~q ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add2~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add2~22_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add2~22 .extended_lut = "off";
defparam \vga_logic_inst|Add2~22 .lut_mask = 64'h0000FFFB000000FF;
defparam \vga_logic_inst|Add2~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N36
cyclonev_lcell_comb \vga_logic_inst|Add2~18 (
// Equation(s):
// \vga_logic_inst|Add2~18_cout  = CARRY(( (!\main_fsm|processing_has_run_once~q ) # ((!\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [2]) # (!\main_fsm|zoom_level [1]))) # (\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [2]))) ) + ( 
// \vga_logic_inst|Add0~9_sumout  ) + ( \vga_logic_inst|Add2~22_cout  ))

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|zoom_level [2]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\main_fsm|processing_has_run_once~q ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add2~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add2~18_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add2~18 .extended_lut = "off";
defparam \vga_logic_inst|Add2~18 .lut_mask = 64'h0000FF000000FFB9;
defparam \vga_logic_inst|Add2~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N39
cyclonev_lcell_comb \vga_logic_inst|Add2~14 (
// Equation(s):
// \vga_logic_inst|Add2~14_cout  = CARRY(( \vga_logic_inst|Add0~5_sumout  ) + ( (\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [2] & \main_fsm|processing_has_run_once~q )) ) + ( \vga_logic_inst|Add2~18_cout  ))

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(!\vga_logic_inst|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~q ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add2~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add2~14_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add2~14 .extended_lut = "off";
defparam \vga_logic_inst|Add2~14 .lut_mask = 64'h0000FFAF000000FF;
defparam \vga_logic_inst|Add2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N42
cyclonev_lcell_comb \vga_logic_inst|Add2~9 (
// Equation(s):
// \vga_logic_inst|Add2~9_sumout  = SUM(( \vga_logic_inst|Add0~29_sumout  ) + ( (\vga_logic_inst|Equal0~0_combout ) # (\vga_logic_inst|Equal2~0_combout ) ) + ( \vga_logic_inst|Add2~14_cout  ))
// \vga_logic_inst|Add2~10  = CARRY(( \vga_logic_inst|Add0~29_sumout  ) + ( (\vga_logic_inst|Equal0~0_combout ) # (\vga_logic_inst|Equal2~0_combout ) ) + ( \vga_logic_inst|Add2~14_cout  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Equal2~0_combout ),
	.datac(!\vga_logic_inst|Equal0~0_combout ),
	.datad(!\vga_logic_inst|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add2~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add2~9_sumout ),
	.cout(\vga_logic_inst|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add2~9 .extended_lut = "off";
defparam \vga_logic_inst|Add2~9 .lut_mask = 64'h0000C0C0000000FF;
defparam \vga_logic_inst|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N45
cyclonev_lcell_comb \vga_logic_inst|Add2~5 (
// Equation(s):
// \vga_logic_inst|Add2~5_sumout  = SUM(( \vga_logic_inst|Equal1~0_combout  ) + ( \vga_logic_inst|Add0~25_sumout  ) + ( \vga_logic_inst|Add2~10  ))
// \vga_logic_inst|Add2~6  = CARRY(( \vga_logic_inst|Equal1~0_combout  ) + ( \vga_logic_inst|Add0~25_sumout  ) + ( \vga_logic_inst|Add2~10  ))

	.dataa(!\vga_logic_inst|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add2~5_sumout ),
	.cout(\vga_logic_inst|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add2~5 .extended_lut = "off";
defparam \vga_logic_inst|Add2~5 .lut_mask = 64'h0000F0F000005555;
defparam \vga_logic_inst|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N48
cyclonev_lcell_comb \vga_logic_inst|Add2~1 (
// Equation(s):
// \vga_logic_inst|Add2~1_sumout  = SUM(( \vga_logic_inst|Add0~1_sumout  ) + ( \vga_logic_inst|Equal0~0_combout  ) + ( \vga_logic_inst|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Equal0~0_combout ),
	.datad(!\vga_logic_inst|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add2~1 .extended_lut = "off";
defparam \vga_logic_inst|Add2~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N42
cyclonev_lcell_comb \vga_logic_inst|LessThan1~0 (
// Equation(s):
// \vga_logic_inst|LessThan1~0_combout  = ( \the_vga_driver|h_counter [6] & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (!\vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout  & (!\vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout  $ (\the_vga_driver|h_counter [5])))) # 
// (\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (!\vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout  & (\vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout ))) ) ) # ( !\the_vga_driver|h_counter [6] & ( (\vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout  & 
// (!\vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout  $ (((!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [5]))))) ) )

	.dataa(!\vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout ),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout ),
	.datad(!\the_vga_driver|h_counter [5]),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~0 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~0 .lut_mask = 64'h0A060A0682428242;
defparam \vga_logic_inst|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N15
cyclonev_lcell_comb \vga_logic_inst|LessThan1~11 (
// Equation(s):
// \vga_logic_inst|LessThan1~11_combout  = ( \vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout  & ( \vga_logic_inst|LessThan1~0_combout  & ( ((!\the_vga_driver|h_counter [4] & ((!\the_vga_driver|h_counter [3]) # (\vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout ))) # 
// (\the_vga_driver|h_counter [4] & (!\the_vga_driver|h_counter [3] & \vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout ))) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q ) ) ) ) # ( !\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout  & ( \vga_logic_inst|LessThan1~0_combout  
// & ( (\vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout  & ((!\the_vga_driver|h_counter [4]) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q ))) ) ) )

	.dataa(!\the_vga_driver|h_counter [4]),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|h_counter [3]),
	.datad(!\vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout ),
	.datae(!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ),
	.dataf(!\vga_logic_inst|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~11 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~11 .lut_mask = 64'h0000000000BBB3FB;
defparam \vga_logic_inst|LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N24
cyclonev_lcell_comb \vga_logic_inst|LessThan1~2 (
// Equation(s):
// \vga_logic_inst|LessThan1~2_combout  = ( \vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout  & ( !\vga_logic_inst|LessThan1~11_combout  & ( (!\vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout ) # ((!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ((\the_vga_driver|h_counter 
// [6]) # (\the_vga_driver|h_counter [5])))) ) ) ) # ( !\vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout  & ( !\vga_logic_inst|LessThan1~11_combout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (\the_vga_driver|h_counter [6] & 
// ((!\vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout ) # (\the_vga_driver|h_counter [5])))) ) ) )

	.dataa(!\the_vga_driver|h_counter [5]),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout ),
	.datad(!\the_vga_driver|h_counter [6]),
	.datae(!\vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout ),
	.dataf(!\vga_logic_inst|LessThan1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~2 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~2 .lut_mask = 64'h00C4F4FC00000000;
defparam \vga_logic_inst|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N48
cyclonev_lcell_comb \vga_logic_inst|LessThan1~12 (
// Equation(s):
// \vga_logic_inst|LessThan1~12_combout  = ( \vga_logic_inst|LessThan1~0_combout  & ( !\vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout  $ (((!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [4]))) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|h_counter [4]),
	.datad(!\vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~12 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~12 .lut_mask = 64'h00000000F30CF30C;
defparam \vga_logic_inst|LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N18
cyclonev_lcell_comb \vga_logic_inst|LessThan1~1 (
// Equation(s):
// \vga_logic_inst|LessThan1~1_combout  = ( \the_vga_driver|h_counter [3] & ( \vga_logic_inst|LessThan1~12_combout  & ( (\vga_logic_inst|Add0~21_sumout  & ((!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (!\the_vga_driver|h_counter [2] & 
// \vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout )) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ((!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ))))) ) ) ) # ( !\the_vga_driver|h_counter [3] & ( \vga_logic_inst|LessThan1~12_combout  & ( 
// (!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout  & (\vga_logic_inst|Add0~21_sumout  & ((!\the_vga_driver|h_counter [2]) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q )))) ) ) )

	.dataa(!\the_vga_driver|h_counter [2]),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ),
	.datad(!\vga_logic_inst|Add0~21_sumout ),
	.datae(!\the_vga_driver|h_counter [3]),
	.dataf(!\vga_logic_inst|LessThan1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~1 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~1 .lut_mask = 64'h0000000000B00038;
defparam \vga_logic_inst|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N6
cyclonev_lcell_comb \vga_logic_inst|LessThan1~3 (
// Equation(s):
// \vga_logic_inst|LessThan1~3_combout  = ( \vga_logic_inst|LessThan1~1_combout  & ( (\the_vga_driver|h_counter [7] & (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & !\vga_logic_inst|Add2~9_sumout )) ) ) # ( !\vga_logic_inst|LessThan1~1_combout  & ( 
// (!\vga_logic_inst|LessThan1~2_combout  & (\the_vga_driver|h_counter [7] & (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & !\vga_logic_inst|Add2~9_sumout ))) # (\vga_logic_inst|LessThan1~2_combout  & ((!\vga_logic_inst|Add2~9_sumout ) # 
// ((\the_vga_driver|h_counter [7] & !\the_vga_driver|h_state.H_ACTIVE_STATE~q )))) ) )

	.dataa(!\the_vga_driver|h_counter [7]),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_logic_inst|LessThan1~2_combout ),
	.datad(!\vga_logic_inst|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~3 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~3 .lut_mask = 64'h4F044F0444004400;
defparam \vga_logic_inst|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N0
cyclonev_lcell_comb \vga_logic_inst|LessThan1~4 (
// Equation(s):
// \vga_logic_inst|LessThan1~4_combout  = ( \vga_logic_inst|LessThan1~3_combout  & ( (!\the_vga_driver|next_x[9]~0_combout  & (((!\the_vga_driver|next_x[8]~1_combout  & \vga_logic_inst|Add2~5_sumout )) # (\vga_logic_inst|Add2~1_sumout ))) # 
// (\the_vga_driver|next_x[9]~0_combout  & (!\the_vga_driver|next_x[8]~1_combout  & (\vga_logic_inst|Add2~5_sumout  & \vga_logic_inst|Add2~1_sumout ))) ) ) # ( !\vga_logic_inst|LessThan1~3_combout  & ( (!\the_vga_driver|next_x[9]~0_combout  & 
// ((!\the_vga_driver|next_x[8]~1_combout ) # ((\vga_logic_inst|Add2~1_sumout ) # (\vga_logic_inst|Add2~5_sumout )))) # (\the_vga_driver|next_x[9]~0_combout  & (\vga_logic_inst|Add2~1_sumout  & ((!\the_vga_driver|next_x[8]~1_combout ) # 
// (\vga_logic_inst|Add2~5_sumout )))) ) )

	.dataa(!\the_vga_driver|next_x[8]~1_combout ),
	.datab(!\the_vga_driver|next_x[9]~0_combout ),
	.datac(!\vga_logic_inst|Add2~5_sumout ),
	.datad(!\vga_logic_inst|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~4 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~4 .lut_mask = 64'h8CEF8CEF08CE08CE;
defparam \vga_logic_inst|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N42
cyclonev_lcell_comb \vga_logic_inst|read_addr[14]~17 (
// Equation(s):
// \vga_logic_inst|read_addr[14]~17_combout  = ( !\vga_logic_inst|is_image_area~5_combout  & ( \vga_logic_inst|LessThan1~4_combout  & ( (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|is_image_area~6_combout  & \vga_logic_inst|Add6~5_sumout )) ) ) 
// )

	.dataa(!\vga_logic_inst|LessThan3~11_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|Add6~5_sumout ),
	.datad(gnd),
	.datae(!\vga_logic_inst|is_image_area~5_combout ),
	.dataf(!\vga_logic_inst|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[14]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[14]~17 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[14]~17 .lut_mask = 64'h0000000002020000;
defparam \vga_logic_inst|read_addr[14]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N44
dffeas \vga_rom_reader|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_logic_inst|read_addr[14]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_rom_reader|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \vga_rom_reader|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N11
dffeas \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_rom_reader|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N3
cyclonev_lcell_comb \vga_logic_inst|read_addr[13]~13 (
// Equation(s):
// \vga_logic_inst|read_addr[13]~13_combout  = ( !\vga_logic_inst|is_image_area~5_combout  & ( (\vga_logic_inst|LessThan1~4_combout  & (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|Add6~1_sumout  & \vga_logic_inst|is_image_area~6_combout ))) ) )

	.dataa(!\vga_logic_inst|LessThan1~4_combout ),
	.datab(!\vga_logic_inst|LessThan3~11_combout ),
	.datac(!\vga_logic_inst|Add6~1_sumout ),
	.datad(!\vga_logic_inst|is_image_area~6_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|is_image_area~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[13]~13 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[13]~13 .lut_mask = 64'h0004000400000000;
defparam \vga_logic_inst|read_addr[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N5
dffeas \vga_rom_reader|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_logic_inst|read_addr[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_rom_reader|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \vga_rom_reader|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N11
dffeas \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_rom_reader|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N48
cyclonev_lcell_comb \the_vga_driver|red_reg~0 (
// Equation(s):
// \the_vga_driver|red_reg~0_combout  = ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\main_fsm|processing_has_run_once~q  ) ) # ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\main_fsm|processing_has_run_once~q  & \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) ) )

	.dataa(!\main_fsm|processing_has_run_once~q ),
	.datab(gnd),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~0 .extended_lut = "off";
defparam \the_vga_driver|red_reg~0 .lut_mask = 64'h0A0A0A0AAAAAAAAA;
defparam \the_vga_driver|red_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N51
cyclonev_lcell_comb \the_vga_driver|red_reg~1 (
// Equation(s):
// \the_vga_driver|red_reg~1_combout  = ( !\main_fsm|processing_has_run_once~q  & ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~1 .extended_lut = "off";
defparam \the_vga_driver|red_reg~1 .lut_mask = 64'hFF00FF0000000000;
defparam \the_vga_driver|red_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N33
cyclonev_lcell_comb \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w[2]~0 (
// Equation(s):
// \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w[2]~0_combout  = ( !\vga_logic_inst|LessThan3~11_combout  & ( !\vga_logic_inst|Add6~1_sumout  & ( (!\vga_logic_inst|is_image_area~5_combout  & 
// (\vga_logic_inst|is_image_area~6_combout  & (\vga_logic_inst|Add6~5_sumout  & \vga_logic_inst|LessThan1~4_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|Add6~5_sumout ),
	.datad(!\vga_logic_inst|LessThan1~4_combout ),
	.datae(!\vga_logic_inst|LessThan3~11_combout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w[2]~0 .extended_lut = "off";
defparam \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w[2]~0 .lut_mask = 64'h0002000000000000;
defparam \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N3
cyclonev_lcell_comb \vga_logic_inst|read_addr[0]~0 (
// Equation(s):
// \vga_logic_inst|read_addr[0]~0_combout  = ( \vga_logic_inst|Add6~9_sumout  & ( !\vga_logic_inst|is_image_area~5_combout  & ( (\vga_logic_inst|is_image_area~6_combout  & (\vga_logic_inst|LessThan1~4_combout  & !\vga_logic_inst|LessThan3~11_combout )) ) ) )

	.dataa(gnd),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|LessThan1~4_combout ),
	.datad(!\vga_logic_inst|LessThan3~11_combout ),
	.datae(!\vga_logic_inst|Add6~9_sumout ),
	.dataf(!\vga_logic_inst|is_image_area~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[0]~0 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[0]~0 .lut_mask = 64'h0000030000000000;
defparam \vga_logic_inst|read_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N30
cyclonev_lcell_comb \vga_logic_inst|read_addr[1]~1 (
// Equation(s):
// \vga_logic_inst|read_addr[1]~1_combout  = ( \vga_logic_inst|LessThan1~4_combout  & ( !\vga_logic_inst|is_image_area~5_combout  & ( (\vga_logic_inst|Add6~13_sumout  & (\vga_logic_inst|is_image_area~6_combout  & !\vga_logic_inst|LessThan3~11_combout )) ) ) 
// )

	.dataa(!\vga_logic_inst|Add6~13_sumout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|LessThan3~11_combout ),
	.datad(gnd),
	.datae(!\vga_logic_inst|LessThan1~4_combout ),
	.dataf(!\vga_logic_inst|is_image_area~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[1]~1 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[1]~1 .lut_mask = 64'h0000101000000000;
defparam \vga_logic_inst|read_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N33
cyclonev_lcell_comb \vga_logic_inst|read_addr[2]~2 (
// Equation(s):
// \vga_logic_inst|read_addr[2]~2_combout  = ( \vga_logic_inst|Add6~17_sumout  & ( (\vga_logic_inst|LessThan1~4_combout  & (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|is_image_area~6_combout  & !\vga_logic_inst|LessThan3~11_combout ))) ) )

	.dataa(!\vga_logic_inst|LessThan1~4_combout ),
	.datab(!\vga_logic_inst|is_image_area~5_combout ),
	.datac(!\vga_logic_inst|is_image_area~6_combout ),
	.datad(!\vga_logic_inst|LessThan3~11_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[2]~2 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[2]~2 .lut_mask = 64'h0000000004000400;
defparam \vga_logic_inst|read_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N6
cyclonev_lcell_comb \vga_logic_inst|read_addr[3]~3 (
// Equation(s):
// \vga_logic_inst|read_addr[3]~3_combout  = ( \vga_logic_inst|is_image_area~6_combout  & ( !\vga_logic_inst|is_image_area~5_combout  & ( (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|LessThan1~4_combout  & \vga_logic_inst|Add6~21_sumout )) ) ) 
// )

	.dataa(!\vga_logic_inst|LessThan3~11_combout ),
	.datab(!\vga_logic_inst|LessThan1~4_combout ),
	.datac(gnd),
	.datad(!\vga_logic_inst|Add6~21_sumout ),
	.datae(!\vga_logic_inst|is_image_area~6_combout ),
	.dataf(!\vga_logic_inst|is_image_area~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[3]~3 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[3]~3 .lut_mask = 64'h0000002200000000;
defparam \vga_logic_inst|read_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N48
cyclonev_lcell_comb \vga_logic_inst|read_addr[4]~4 (
// Equation(s):
// \vga_logic_inst|read_addr[4]~4_combout  = ( \vga_logic_inst|is_image_area~6_combout  & ( !\vga_logic_inst|is_image_area~5_combout  & ( (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|LessThan1~4_combout  & \vga_logic_inst|Add6~25_sumout )) ) ) 
// )

	.dataa(!\vga_logic_inst|LessThan3~11_combout ),
	.datab(!\vga_logic_inst|LessThan1~4_combout ),
	.datac(!\vga_logic_inst|Add6~25_sumout ),
	.datad(gnd),
	.datae(!\vga_logic_inst|is_image_area~6_combout ),
	.dataf(!\vga_logic_inst|is_image_area~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[4]~4 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[4]~4 .lut_mask = 64'h0000020200000000;
defparam \vga_logic_inst|read_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N12
cyclonev_lcell_comb \vga_logic_inst|read_addr[5]~5 (
// Equation(s):
// \vga_logic_inst|read_addr[5]~5_combout  = ( \vga_logic_inst|Add6~29_sumout  & ( (\vga_logic_inst|LessThan1~4_combout  & (\vga_logic_inst|is_image_area~6_combout  & (!\vga_logic_inst|LessThan3~11_combout  & !\vga_logic_inst|is_image_area~5_combout ))) ) )

	.dataa(!\vga_logic_inst|LessThan1~4_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|LessThan3~11_combout ),
	.datad(!\vga_logic_inst|is_image_area~5_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add6~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[5]~5 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[5]~5 .lut_mask = 64'h0000000010001000;
defparam \vga_logic_inst|read_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N6
cyclonev_lcell_comb \vga_logic_inst|read_addr[6]~6 (
// Equation(s):
// \vga_logic_inst|read_addr[6]~6_combout  = ( \vga_logic_inst|Add6~33_sumout  & ( (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|is_image_area~6_combout  & (\vga_logic_inst|LessThan1~4_combout  & !\vga_logic_inst|is_image_area~5_combout ))) ) )

	.dataa(!\vga_logic_inst|LessThan3~11_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|LessThan1~4_combout ),
	.datad(!\vga_logic_inst|is_image_area~5_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add6~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[6]~6 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[6]~6 .lut_mask = 64'h0000000002000200;
defparam \vga_logic_inst|read_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N0
cyclonev_lcell_comb \vga_logic_inst|read_addr[7]~7 (
// Equation(s):
// \vga_logic_inst|read_addr[7]~7_combout  = ( !\vga_logic_inst|is_image_area~5_combout  & ( (\vga_logic_inst|is_image_area~6_combout  & (\vga_logic_inst|LessThan1~4_combout  & (\vga_logic_inst|Add6~37_sumout  & !\vga_logic_inst|LessThan3~11_combout ))) ) )

	.dataa(!\vga_logic_inst|is_image_area~6_combout ),
	.datab(!\vga_logic_inst|LessThan1~4_combout ),
	.datac(!\vga_logic_inst|Add6~37_sumout ),
	.datad(!\vga_logic_inst|LessThan3~11_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|is_image_area~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[7]~7 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[7]~7 .lut_mask = 64'h0100010000000000;
defparam \vga_logic_inst|read_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N15
cyclonev_lcell_comb \vga_logic_inst|read_addr[8]~8 (
// Equation(s):
// \vga_logic_inst|read_addr[8]~8_combout  = ( \vga_logic_inst|is_image_area~6_combout  & ( !\vga_logic_inst|is_image_area~5_combout  & ( (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|LessThan1~4_combout  & \vga_logic_inst|Add6~41_sumout )) ) ) 
// )

	.dataa(!\vga_logic_inst|LessThan3~11_combout ),
	.datab(gnd),
	.datac(!\vga_logic_inst|LessThan1~4_combout ),
	.datad(!\vga_logic_inst|Add6~41_sumout ),
	.datae(!\vga_logic_inst|is_image_area~6_combout ),
	.dataf(!\vga_logic_inst|is_image_area~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[8]~8 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[8]~8 .lut_mask = 64'h0000000A00000000;
defparam \vga_logic_inst|read_addr[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N45
cyclonev_lcell_comb \vga_logic_inst|read_addr[9]~9 (
// Equation(s):
// \vga_logic_inst|read_addr[9]~9_combout  = ( !\vga_logic_inst|is_image_area~5_combout  & ( (\vga_logic_inst|LessThan1~4_combout  & (\vga_logic_inst|is_image_area~6_combout  & (!\vga_logic_inst|LessThan3~11_combout  & \vga_logic_inst|Add6~45_sumout ))) ) )

	.dataa(!\vga_logic_inst|LessThan1~4_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|LessThan3~11_combout ),
	.datad(!\vga_logic_inst|Add6~45_sumout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|is_image_area~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[9]~9 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[9]~9 .lut_mask = 64'h0010001000000000;
defparam \vga_logic_inst|read_addr[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N3
cyclonev_lcell_comb \vga_logic_inst|read_addr[10]~10 (
// Equation(s):
// \vga_logic_inst|read_addr[10]~10_combout  = ( \vga_logic_inst|Add6~49_sumout  & ( (\vga_logic_inst|is_image_area~6_combout  & (\vga_logic_inst|LessThan1~4_combout  & (!\vga_logic_inst|is_image_area~5_combout  & !\vga_logic_inst|LessThan3~11_combout ))) ) 
// )

	.dataa(!\vga_logic_inst|is_image_area~6_combout ),
	.datab(!\vga_logic_inst|LessThan1~4_combout ),
	.datac(!\vga_logic_inst|is_image_area~5_combout ),
	.datad(!\vga_logic_inst|LessThan3~11_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add6~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[10]~10 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[10]~10 .lut_mask = 64'h0000000010001000;
defparam \vga_logic_inst|read_addr[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N15
cyclonev_lcell_comb \vga_logic_inst|read_addr[11]~11 (
// Equation(s):
// \vga_logic_inst|read_addr[11]~11_combout  = ( !\vga_logic_inst|LessThan3~11_combout  & ( (\vga_logic_inst|LessThan1~4_combout  & (\vga_logic_inst|is_image_area~6_combout  & (!\vga_logic_inst|is_image_area~5_combout  & \vga_logic_inst|Add6~53_sumout ))) ) 
// )

	.dataa(!\vga_logic_inst|LessThan1~4_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|is_image_area~5_combout ),
	.datad(!\vga_logic_inst|Add6~53_sumout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|LessThan3~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[11]~11 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[11]~11 .lut_mask = 64'h0010001000000000;
defparam \vga_logic_inst|read_addr[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,\vga_logic_inst|read_addr[6]~6_combout ,
\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC31BFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFD15555555555555555555BFFFFFFFFFFF8FCAFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFDD55555555555555555537FFFFFFFFFFF6FFDBFFFFFFFFFFFFFFFC55555555546FFFFFFFFFFFFFFFC30000000000000000003FFFFFFFFFFFEFFFEBFFFFFFFFFFFFFFFEBFFFFFFFFF7FFFFFFFFFFFFFFFF60000000000000000003FFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFE7FFFFFFFFFFFFFFF4000000000000000002DFFFFFFFFFBEEFFFFE5FFFFFFFFFFFFFF2FFFFFFFFFF97FFFFFFFFFFFFFFFBC00000000000000002BFFFFFFFFFF4BFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE40000000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "0000000003FFFFFFFFFFD2FFFFFFF3FFFFFFFFFFFFCBFFFFFFFFFFD4FFFFFFFFFFFFFFFCC0000000000000000BBFFFFFFFFFD7FFFFFFE0FFFFFFFFFFFFFBFFFFFFFFFFEBFFFFFFFFFFFFFFFC200000000000000006FFFFFFFFFC5FFFFFFFF9FFFFFFFFFFFF53FFFFFFFFFFF8BFFFFFFFFFFFFFFF500000000000000038FFFFFFFFF67FFFFFFFFDFEFFFFFFFFFFCBFFFFFFFFFFF6FFFFFFFFFFFFFFFFC0000000000000002EFFFFFFFFDCFFFFFFFFFF4BFFFFFFFFFF2FFFFFFFFFFFFD7FFFFFFFFFFFFFFF88000000000000001FFFFFFFFFABFFFFFFFFFFC2FFFFFFFFFD6FFFFFFFFFFFFE2FFFFFFFFFFFFFFFE00000000000000017FFFFFFFDAFFFFFFFFFFFF5";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N24
cyclonev_lcell_comb \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] (
// Equation(s):
// \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode123w [2] = ( \vga_logic_inst|Add6~1_sumout  & ( !\vga_logic_inst|is_image_area~5_combout  & ( (\vga_logic_inst|LessThan1~4_combout  & (\vga_logic_inst|is_image_area~6_combout  & 
// (!\vga_logic_inst|Add6~5_sumout  & !\vga_logic_inst|LessThan3~11_combout ))) ) ) )

	.dataa(!\vga_logic_inst|LessThan1~4_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|Add6~5_sumout ),
	.datad(!\vga_logic_inst|LessThan3~11_combout ),
	.datae(!\vga_logic_inst|Add6~1_sumout ),
	.dataf(!\vga_logic_inst|is_image_area~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .extended_lut = "off";
defparam \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .lut_mask = 64'h0000100000000000;
defparam \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N42
cyclonev_lcell_comb \vga_logic_inst|read_addr[12]~12 (
// Equation(s):
// \vga_logic_inst|read_addr[12]~12_combout  = ( \vga_logic_inst|LessThan1~4_combout  & ( !\vga_logic_inst|is_image_area~5_combout  & ( (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|Add6~57_sumout  & \vga_logic_inst|is_image_area~6_combout )) ) 
// ) )

	.dataa(!\vga_logic_inst|LessThan3~11_combout ),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add6~57_sumout ),
	.datad(!\vga_logic_inst|is_image_area~6_combout ),
	.datae(!\vga_logic_inst|LessThan1~4_combout ),
	.dataf(!\vga_logic_inst|is_image_area~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[12]~12 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[12]~12 .lut_mask = 64'h0000000A00000000;
defparam \vga_logic_inst|read_addr[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFE7FFFFFFFE00000001FFFE7FFFFFE3FFFF7FFFFFF3FFFFFFFA00000003FFFBFFFFFFF1FFFFFFFFFFF7FFFFFFFC00000013FFFC7FFFFFF1FFFCFFFFFFFDFFFFFFFE8000000BFFFF7FFFFFC7FFFBFFFFFFFFFFFFFFFF80000007FFFF9FFFFFBFFFF8FFFFFFFAFFFFFFFF8000000FFFFF9FFFFFBFFFF87FFFFFE5FFFFFFFF80000027FFFFE7FFFF7FFFFEDFFFFFD3FFFFFFFE4000002FFFFFEBFFFE7FFFFFFFFFFF2FFFFFFFFF4000004FFFFFE5FFFD7FFFFFCFFFFEDFFFFFFFFF8000003FFFFFF1FFF8FFFFFFE4FFFD7FFFFFFFFEE000007FFFFFFCFFFD7FFFFFF97FF6FFFFFFFFFFE000007FFFFFFCFFF7FFFFFFFF1FFFFFFFFFFFFF9000007FFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFE3FD7FFFFFFFFDF2FFFFFFFFFFFA000007FFFFFFFBFBFFFFFFFFFFE5FFFFFFFFFFFDFFFFE3FFFFFFF8FDFFFFFFFFFEE7FFFFFFFFFFFE000017FFFFFFFEE7FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C01BFFFFFE7FFFFFFDFFFBFFFFFFFE7FFFFFFFF1001FFFFFFE7FFFFFF3FFF7FFFFFFFCFFFFFFFFE800047FFFFF80000003FFFA00000007FFFFFFFFE80001FFFFFF90000003FFFA00000002FFFFFFFE2000008FFFFFE0000003FFFF80000003FFFFFFFC4000000FFFFFF8000003FFFE80000003FFFFFFFB00000005FFFFF2000003FFFFC000000BFFFFFFF800000005FFFFFE800003FFFFA0000037FFFFFFFA0000000DFFFFFEC00003FFFF8000006FFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FFFFA0000000DFFFFFFC00003FFFFA000005FFFFFFFFA0000000DFFFFFFB00003FFFFF80000FFFFFFFFFA0000000DFFFFFFF00003FFFFD00000BFFFFFFFFA0000000DFFFFFFE80003FFFFE800007FFFFFFFFA0000000DFFFFFFFA0003FFFFD500037FFFFFFFFA0000000DFFFFFFFB8003FFFFFD0000FFFFFFFFFA0000000DFFFFFFFFC003FFFFFA0005FFFFFFFFFA0000000DFFFFFFFF0003FFFFFF0001FFFFFFFFFA0000000DFFFFFFFF9003FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFF803FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFFC03FFFFFFC02FFFFFFFFFFA0000000DFFFFFFFFF403FFFFFF802FFFFFFFFFFE00000005FFFFFFFFFD03FFFFFEC";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N0
cyclonev_lcell_comb \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0 (
// Equation(s):
// \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout  = ( \vga_logic_inst|is_image_area~6_combout  & ( \vga_logic_inst|Add6~1_sumout  & ( (!\vga_logic_inst|LessThan1~4_combout ) # ((\vga_logic_inst|LessThan3~11_combout 
// ) # (\vga_logic_inst|is_image_area~5_combout )) ) ) ) # ( !\vga_logic_inst|is_image_area~6_combout  & ( \vga_logic_inst|Add6~1_sumout  ) ) # ( \vga_logic_inst|is_image_area~6_combout  & ( !\vga_logic_inst|Add6~1_sumout  & ( 
// (!\vga_logic_inst|LessThan1~4_combout ) # (((!\vga_logic_inst|Add6~5_sumout ) # (\vga_logic_inst|LessThan3~11_combout )) # (\vga_logic_inst|is_image_area~5_combout )) ) ) ) # ( !\vga_logic_inst|is_image_area~6_combout  & ( !\vga_logic_inst|Add6~1_sumout  
// ) )

	.dataa(!\vga_logic_inst|LessThan1~4_combout ),
	.datab(!\vga_logic_inst|is_image_area~5_combout ),
	.datac(!\vga_logic_inst|Add6~5_sumout ),
	.datad(!\vga_logic_inst|LessThan3~11_combout ),
	.datae(!\vga_logic_inst|is_image_area~6_combout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0 .extended_lut = "off";
defparam \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0 .lut_mask = 64'hFFFFFBFFFFFFBBFF;
defparam \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "04FFFFFFFFFFC8000002FFFFFFFFFFEC3FFFFFFF0BFFFFFFFFFFDC0000077FFFFFFFFFFE3FFFFFFF0FFFFFFFFFFFF800000FFFFFFFFFFFF93FFFFFFF97FFFFFFFFFFFC00002FFFFFFFFFFFFF3FFFFFFF6FFFFFFFFFFFFFA0001FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA804DFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFEC0A7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFE8FFFFFFFEFFFFFFFEFFFFFFFF7FFFFFFFFEFFFE5A77FFFFFCFFFFFFFDFFFFFFFF00000000003FF8A97DFFFFFE00000005FFFFFFFF4000000001FFF77FE2FFFFFFFFFFFFF9FFFFFFFE8000000003FFFFFFFCBFFFFFFFFFFFF9FFFFFFFD8000000003FFF7FFFF3FFFFFFFFFFFF9FFFFFFF90000000007F";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "F9FFFFFFFFFFFFFFFFFF9FFFFFFFB0000000007FF9FFFFFE7FFFFFFFFFFF9FFFFFFF00000000009FFFFFFFFDFFFFFFFFFFFF9FFFFFFE0000000000FFEFFFFFFEBFFFFFFFFFFF9FFFFFFEC0000000003FDFFFFFFEBFFFFFFFFFFF9FFFFFFE80000000027FFFFFFFFF3FFFFFFFFFFF9FFFFFFC0000000003FFCFFFFFFF5FFFFFFFFFFF9FFFFFFF0000000001FF8FFFFFFFFFFFFFFFFFFF9FFFFFFF0000000006FFEFFFFFFF3FFFFFFFFFFF9FFFFFF20000000007FFCFFFFFFF7FFFFFFFFFFF9FFFFFF40000000003FFDFFFFFFFFFFFFFFFFFFF9FFFFFEC0000000013FFEFFFFFFFFFFFFFFFFFFF9FFFFFF80000000007FFFFFFFFFF7FFFFFFFFFFF9FFFFFD00000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000007FFEFFFFFFE3FFFFFFFFFFF9FFFFFD0000000001FFFB7FFFFFEFFFFFFFFFFFF9FFFFFE0000000006FFFEFFFFFFC7FFFFFFFFFFF9FFFFF4000000000DFFFF9FFFFFDFFFFFFFFFFFF9FFFFFA0000000003FFFF8FFFFFCFFFFFFFFFFFF9FFFFF80000000007FFFFD7FFFF7FFFFFFFFFFFF9FFFFE0000000000FFFFFDBFFFCBFFFFFFFFFFFF9FFFFC00000000037FFFFF97FE0FFFFFFFFFFFFF9FFFFC8000000007FFFFFFA685BFFFFFE00000005FFFFC0000000003FFFFFFEB67FFFFFFF00000001FFFF9FFFFFFFFFBFFFFFFFFF7FFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N18
cyclonev_lcell_comb \vga_logic_inst|is_image_area~9 (
// Equation(s):
// \vga_logic_inst|is_image_area~9_combout  = ( \vga_logic_inst|is_image_area~4_combout  & ( (!\vga_logic_inst|is_image_area~3_combout ) # ((\vga_logic_inst|is_image_area~2_combout  & ((!\vga_logic_inst|is_image_area~0_combout ) # 
// (!\vga_logic_inst|is_image_area~1_combout )))) ) )

	.dataa(!\vga_logic_inst|is_image_area~0_combout ),
	.datab(!\vga_logic_inst|is_image_area~3_combout ),
	.datac(!\vga_logic_inst|is_image_area~2_combout ),
	.datad(!\vga_logic_inst|is_image_area~1_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|is_image_area~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~9 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~9 .lut_mask = 64'h00000000CFCECFCE;
defparam \vga_logic_inst|is_image_area~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N9
cyclonev_lcell_comb \vga_logic_inst|LessThan1~10 (
// Equation(s):
// \vga_logic_inst|LessThan1~10_combout  = ( \the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( \vga_logic_inst|Add2~5_sumout  ) ) # ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( (!\the_vga_driver|h_counter [8] & \vga_logic_inst|Add2~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [8]),
	.datad(!\vga_logic_inst|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~10 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~10 .lut_mask = 64'h00F000F000FF00FF;
defparam \vga_logic_inst|LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N6
cyclonev_lcell_comb \the_vga_driver|next_x[7]~2 (
// Equation(s):
// \the_vga_driver|next_x[7]~2_combout  = ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( \the_vga_driver|h_counter [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_x[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_x[7]~2 .extended_lut = "off";
defparam \the_vga_driver|next_x[7]~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \the_vga_driver|next_x[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N15
cyclonev_lcell_comb \vga_logic_inst|LessThan1~9 (
// Equation(s):
// \vga_logic_inst|LessThan1~9_combout  = ( \the_vga_driver|next_x[7]~2_combout  & ( \vga_logic_inst|Add2~9_sumout  & ( (!\vga_logic_inst|LessThan1~2_combout  & (!\the_vga_driver|next_x[8]~1_combout  $ ((\vga_logic_inst|Add2~5_sumout )))) # 
// (\vga_logic_inst|LessThan1~2_combout  & (\vga_logic_inst|LessThan1~1_combout  & (!\the_vga_driver|next_x[8]~1_combout  $ (\vga_logic_inst|Add2~5_sumout )))) ) ) ) # ( !\the_vga_driver|next_x[7]~2_combout  & ( \vga_logic_inst|Add2~9_sumout  & ( 
// !\the_vga_driver|next_x[8]~1_combout  $ (\vga_logic_inst|Add2~5_sumout ) ) ) ) # ( !\the_vga_driver|next_x[7]~2_combout  & ( !\vga_logic_inst|Add2~9_sumout  & ( (!\vga_logic_inst|LessThan1~2_combout  & (!\the_vga_driver|next_x[8]~1_combout  $ 
// ((\vga_logic_inst|Add2~5_sumout )))) # (\vga_logic_inst|LessThan1~2_combout  & (\vga_logic_inst|LessThan1~1_combout  & (!\the_vga_driver|next_x[8]~1_combout  $ (\vga_logic_inst|Add2~5_sumout )))) ) ) )

	.dataa(!\the_vga_driver|next_x[8]~1_combout ),
	.datab(!\vga_logic_inst|Add2~5_sumout ),
	.datac(!\vga_logic_inst|LessThan1~2_combout ),
	.datad(!\vga_logic_inst|LessThan1~1_combout ),
	.datae(!\the_vga_driver|next_x[7]~2_combout ),
	.dataf(!\vga_logic_inst|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~9 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~9 .lut_mask = 64'h9099000099999099;
defparam \vga_logic_inst|LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N51
cyclonev_lcell_comb \vga_logic_inst|is_image_area~10 (
// Equation(s):
// \vga_logic_inst|is_image_area~10_combout  = ( \vga_logic_inst|LessThan1~9_combout  & ( \vga_logic_inst|Add0~1_sumout  & ( (!\the_vga_driver|next_x[9]~0_combout ) # ((\vga_logic_inst|is_image_area~9_combout  & \vga_logic_inst|Add2~1_sumout )) ) ) ) # ( 
// !\vga_logic_inst|LessThan1~9_combout  & ( \vga_logic_inst|Add0~1_sumout  & ( (!\the_vga_driver|next_x[9]~0_combout  & (((\vga_logic_inst|Add2~1_sumout ) # (\vga_logic_inst|LessThan1~10_combout )))) # (\the_vga_driver|next_x[9]~0_combout  & 
// (\vga_logic_inst|is_image_area~9_combout  & (\vga_logic_inst|LessThan1~10_combout  & \vga_logic_inst|Add2~1_sumout ))) ) ) ) # ( \vga_logic_inst|LessThan1~9_combout  & ( !\vga_logic_inst|Add0~1_sumout  & ( (!\the_vga_driver|next_x[9]~0_combout  & 
// (\vga_logic_inst|is_image_area~9_combout )) # (\the_vga_driver|next_x[9]~0_combout  & ((\vga_logic_inst|Add2~1_sumout ))) ) ) ) # ( !\vga_logic_inst|LessThan1~9_combout  & ( !\vga_logic_inst|Add0~1_sumout  & ( (!\the_vga_driver|next_x[9]~0_combout  & 
// (\vga_logic_inst|is_image_area~9_combout  & ((\vga_logic_inst|Add2~1_sumout ) # (\vga_logic_inst|LessThan1~10_combout )))) # (\the_vga_driver|next_x[9]~0_combout  & (((\vga_logic_inst|LessThan1~10_combout  & \vga_logic_inst|Add2~1_sumout )))) ) ) )

	.dataa(!\the_vga_driver|next_x[9]~0_combout ),
	.datab(!\vga_logic_inst|is_image_area~9_combout ),
	.datac(!\vga_logic_inst|LessThan1~10_combout ),
	.datad(!\vga_logic_inst|Add2~1_sumout ),
	.datae(!\vga_logic_inst|LessThan1~9_combout ),
	.dataf(!\vga_logic_inst|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~10 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~10 .lut_mask = 64'h022722770AABAABB;
defparam \vga_logic_inst|is_image_area~10 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y22_N0
cyclonev_mac \vga_logic_inst|Mult0~mult_hlmac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\vga_logic_inst|Equal0~0_combout ,\vga_logic_inst|Equal1~0_combout ,\vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout ,\vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout ,\vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout ,\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ,!
\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ,gnd,gnd,gnd}),
	.ay({\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,
\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\vga_logic_inst|Mult0~35 ,\vga_logic_inst|Mult0~34 ,\vga_logic_inst|Mult0~33 ,\vga_logic_inst|Mult0~32 ,\vga_logic_inst|Mult0~31 ,\vga_logic_inst|Mult0~30 ,\vga_logic_inst|Mult0~29 ,\vga_logic_inst|Mult0~28 ,\vga_logic_inst|Mult0~27 ,
\vga_logic_inst|Mult0~26 }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \vga_logic_inst|Mult0~mult_hlmac .accumulate_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .ax_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .ax_width = 10;
defparam \vga_logic_inst|Mult0~mult_hlmac .ay_scan_in_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .ay_scan_in_width = 14;
defparam \vga_logic_inst|Mult0~mult_hlmac .ay_use_scan_in = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .az_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .bx_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .bx_width = 7;
defparam \vga_logic_inst|Mult0~mult_hlmac .by_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .by_use_scan_in = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .by_width = 18;
defparam \vga_logic_inst|Mult0~mult_hlmac .bz_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_a_0 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_a_1 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_a_2 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_a_3 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_a_4 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_a_5 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_a_6 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_a_7 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_b_0 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_b_1 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_b_2 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_b_3 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_b_4 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_b_5 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_b_6 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_b_7 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_sel_a_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_sel_b_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .delay_scan_out_ay = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .delay_scan_out_by = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .enable_double_accum = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .load_const_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .load_const_value = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .mode_sub_location = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .negate_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .operand_source_max = "input";
defparam \vga_logic_inst|Mult0~mult_hlmac .operand_source_may = "input";
defparam \vga_logic_inst|Mult0~mult_hlmac .operand_source_mbx = "input";
defparam \vga_logic_inst|Mult0~mult_hlmac .operand_source_mby = "input";
defparam \vga_logic_inst|Mult0~mult_hlmac .operation_mode = "m18x18_plus36";
defparam \vga_logic_inst|Mult0~mult_hlmac .output_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .preadder_subtract_a = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .preadder_subtract_b = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .result_a_width = 64;
defparam \vga_logic_inst|Mult0~mult_hlmac .signed_max = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .signed_may = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .signed_mbx = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .signed_mby = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .sub_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N45
cyclonev_lcell_comb \vga_logic_inst|Add6~73 (
// Equation(s):
// \vga_logic_inst|Add6~73_sumout  = SUM(( \vga_logic_inst|Mult0~23  ) + ( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Add6~6  ))
// \vga_logic_inst|Add6~74  = CARRY(( \vga_logic_inst|Mult0~23  ) + ( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add5~1_sumout ),
	.datad(!\vga_logic_inst|Mult0~23 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~73_sumout ),
	.cout(\vga_logic_inst|Add6~74 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~73 .extended_lut = "off";
defparam \vga_logic_inst|Add6~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add6~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N48
cyclonev_lcell_comb \vga_logic_inst|Add6~65 (
// Equation(s):
// \vga_logic_inst|Add6~65_sumout  = SUM(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~24  ) + ( \vga_logic_inst|Add6~74  ))
// \vga_logic_inst|Add6~66  = CARRY(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~24  ) + ( \vga_logic_inst|Add6~74  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add5~1_sumout ),
	.datac(!\vga_logic_inst|Mult0~24 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~65_sumout ),
	.cout(\vga_logic_inst|Add6~66 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~65 .extended_lut = "off";
defparam \vga_logic_inst|Add6~65 .lut_mask = 64'h0000F0F000003333;
defparam \vga_logic_inst|Add6~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N51
cyclonev_lcell_comb \vga_logic_inst|Add6~69 (
// Equation(s):
// \vga_logic_inst|Add6~69_sumout  = SUM(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~25  ) + ( \vga_logic_inst|Add6~66  ))
// \vga_logic_inst|Add6~70  = CARRY(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~25  ) + ( \vga_logic_inst|Add6~66  ))

	.dataa(!\vga_logic_inst|Mult0~25 ),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~69_sumout ),
	.cout(\vga_logic_inst|Add6~70 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~69 .extended_lut = "off";
defparam \vga_logic_inst|Add6~69 .lut_mask = 64'h0000AAAA00000F0F;
defparam \vga_logic_inst|Add6~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N54
cyclonev_lcell_comb \vga_logic_inst|Add6~61 (
// Equation(s):
// \vga_logic_inst|Add6~61_sumout  = SUM(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~mult_hlmac_resulta  ) + ( \vga_logic_inst|Add6~70  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add5~1_sumout ),
	.datac(!\vga_logic_inst|Mult0~mult_hlmac_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~61 .extended_lut = "off";
defparam \vga_logic_inst|Add6~61 .lut_mask = 64'h0000F0F000003333;
defparam \vga_logic_inst|Add6~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N6
cyclonev_lcell_comb \vga_logic_inst|read_addr[18]~16 (
// Equation(s):
// \vga_logic_inst|read_addr[18]~16_combout  = (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|is_image_area~6_combout  & (\vga_logic_inst|is_image_area~10_combout  & \vga_logic_inst|Add6~61_sumout )))

	.dataa(!\vga_logic_inst|LessThan3~11_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|is_image_area~10_combout ),
	.datad(!\vga_logic_inst|Add6~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[18]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[18]~16 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[18]~16 .lut_mask = 64'h0002000200020002;
defparam \vga_logic_inst|read_addr[18]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N34
dffeas \frame_buffer|altsyncram_component|auto_generated|address_reg_b[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_logic_inst|read_addr[18]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[5] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N59
dffeas \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[5] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N0
cyclonev_lcell_comb \vga_logic_inst|read_addr[17]~14 (
// Equation(s):
// \vga_logic_inst|read_addr[17]~14_combout  = ( \vga_logic_inst|Add6~69_sumout  & ( (\vga_logic_inst|LessThan1~4_combout  & (!\vga_logic_inst|LessThan3~11_combout  & (!\vga_logic_inst|is_image_area~5_combout  & \vga_logic_inst|is_image_area~6_combout ))) ) 
// )

	.dataa(!\vga_logic_inst|LessThan1~4_combout ),
	.datab(!\vga_logic_inst|LessThan3~11_combout ),
	.datac(!\vga_logic_inst|is_image_area~5_combout ),
	.datad(!\vga_logic_inst|is_image_area~6_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add6~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[17]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[17]~14 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[17]~14 .lut_mask = 64'h0000000000400040;
defparam \vga_logic_inst|read_addr[17]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N10
dffeas \frame_buffer|altsyncram_component|auto_generated|address_reg_b[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_logic_inst|read_addr[17]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N23
dffeas \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[4] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N39
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout  = ( \main_fsm|current_state~q  & ( (\processor|write_ptr [17] & (!\processor|write_ptr [16] & !\processor|write_ptr [18])) ) )

	.dataa(!\processor|write_ptr [17]),
	.datab(!\processor|write_ptr [16]),
	.datac(!\processor|write_ptr [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|current_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0 .lut_mask = 64'h0000000040404040;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N57
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3] = ( !\processor|write_ptr [15] & ( (!\processor|write_ptr [13] & (\processor|write_ptr [14] & \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout )) 
// ) )

	.dataa(!\processor|write_ptr [13]),
	.datab(!\processor|write_ptr [14]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|write_ptr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w[3] .lut_mask = 64'h0202020200000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N6
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout  = ( !\vga_logic_inst|Add6~65_sumout  & ( \vga_logic_inst|Add6~69_sumout  & ( (\vga_logic_inst|is_image_area~6_combout  & (!\vga_logic_inst|LessThan3~11_combout  & 
// (!\vga_logic_inst|is_image_area~5_combout  & \vga_logic_inst|LessThan1~4_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~6_combout ),
	.datab(!\vga_logic_inst|LessThan3~11_combout ),
	.datac(!\vga_logic_inst|is_image_area~5_combout ),
	.datad(!\vga_logic_inst|LessThan1~4_combout ),
	.datae(!\vga_logic_inst|Add6~65_sumout ),
	.dataf(!\vga_logic_inst|Add6~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0 .lut_mask = 64'h0000000000400000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N48
cyclonev_lcell_comb \vga_logic_inst|is_image_area~8 (
// Equation(s):
// \vga_logic_inst|is_image_area~8_combout  = ( \vga_logic_inst|LessThan3~8_combout  & ( \vga_logic_inst|LessThan3~7_combout  & ( (\vga_logic_inst|is_image_area~6_combout  & ((!\vga_logic_inst|LessThan3~10_combout ) # ((!\vga_logic_inst|LessThan3~0_combout  
// & \vga_logic_inst|LessThan3~9_combout )))) ) ) ) # ( !\vga_logic_inst|LessThan3~8_combout  & ( \vga_logic_inst|LessThan3~7_combout  & ( (\vga_logic_inst|is_image_area~6_combout  & ((!\vga_logic_inst|LessThan3~10_combout ) # 
// (\vga_logic_inst|LessThan3~9_combout ))) ) ) ) # ( \vga_logic_inst|LessThan3~8_combout  & ( !\vga_logic_inst|LessThan3~7_combout  & ( (!\vga_logic_inst|LessThan3~10_combout  & \vga_logic_inst|is_image_area~6_combout ) ) ) ) # ( 
// !\vga_logic_inst|LessThan3~8_combout  & ( !\vga_logic_inst|LessThan3~7_combout  & ( (\vga_logic_inst|is_image_area~6_combout  & ((!\vga_logic_inst|LessThan3~10_combout ) # (\vga_logic_inst|LessThan3~9_combout ))) ) ) )

	.dataa(!\vga_logic_inst|LessThan3~0_combout ),
	.datab(!\vga_logic_inst|LessThan3~10_combout ),
	.datac(!\vga_logic_inst|is_image_area~6_combout ),
	.datad(!\vga_logic_inst|LessThan3~9_combout ),
	.datae(!\vga_logic_inst|LessThan3~8_combout ),
	.dataf(!\vga_logic_inst|LessThan3~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~8 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~8 .lut_mask = 64'h0C0F0C0C0C0F0C0E;
defparam \vga_logic_inst|is_image_area~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N30
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout  = ( !\vga_logic_inst|LessThan3~11_combout  & ( !\vga_logic_inst|Add6~73_sumout  & ( (!\vga_logic_inst|is_image_area~5_combout  & 
// (\vga_logic_inst|is_image_area~6_combout  & (\vga_logic_inst|LessThan1~4_combout  & \vga_logic_inst|Add6~5_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|LessThan1~4_combout ),
	.datad(!\vga_logic_inst|Add6~5_sumout ),
	.datae(!\vga_logic_inst|LessThan3~11_combout ),
	.dataf(!\vga_logic_inst|Add6~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0 .lut_mask = 64'h0002000000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N57
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout  & ( !\vga_logic_inst|read_addr[13]~13_combout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout  & ((!\vga_logic_inst|is_image_area~8_combout ) # ((!\vga_logic_inst|is_image_area~10_combout ) # (!\vga_logic_inst|Add6~61_sumout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout ),
	.datab(!\vga_logic_inst|is_image_area~8_combout ),
	.datac(!\vga_logic_inst|is_image_area~10_combout ),
	.datad(!\vga_logic_inst|Add6~61_sumout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.dataf(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w[3] .lut_mask = 64'h0000555400000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N30
cyclonev_lcell_comb \processor|Add4~29 (
// Equation(s):
// \processor|Add4~29_sumout  = SUM(( \processor|y_out_count [0] ) + ( VCC ) + ( !VCC ))
// \processor|Add4~30  = CARRY(( \processor|y_out_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|y_out_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add4~29_sumout ),
	.cout(\processor|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add4~29 .extended_lut = "off";
defparam \processor|Add4~29 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N30
cyclonev_lcell_comb \processor|Add3~29 (
// Equation(s):
// \processor|Add3~29_sumout  = SUM(( GND ) + ( VCC ) + ( !VCC ))
// \processor|Add3~30  = CARRY(( GND ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add3~29_sumout ),
	.cout(\processor|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add3~29 .extended_lut = "off";
defparam \processor|Add3~29 .lut_mask = 64'h0000000000000000;
defparam \processor|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N33
cyclonev_lcell_comb \processor|Add3~33 (
// Equation(s):
// \processor|Add3~33_sumout  = SUM(( (!\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [2] & \main_fsm|zoom_level [1])) ) + ( VCC ) + ( \processor|Add3~30  ))
// \processor|Add3~34  = CARRY(( (!\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [2] & \main_fsm|zoom_level [1])) ) + ( VCC ) + ( \processor|Add3~30  ))

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|zoom_level [2]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add3~33_sumout ),
	.cout(\processor|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add3~33 .extended_lut = "off";
defparam \processor|Add3~33 .lut_mask = 64'h0000000000000808;
defparam \processor|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N36
cyclonev_lcell_comb \processor|Add3~13 (
// Equation(s):
// \processor|Add3~13_sumout  = SUM(( VCC ) + ( (\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [1] & !\main_fsm|zoom_level [2])) ) + ( \processor|Add3~34  ))
// \processor|Add3~14  = CARRY(( VCC ) + ( (\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [1] & !\main_fsm|zoom_level [2])) ) + ( \processor|Add3~34  ))

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(\processor|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add3~13_sumout ),
	.cout(\processor|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add3~13 .extended_lut = "off";
defparam \processor|Add3~13 .lut_mask = 64'h0000EEFF0000FFFF;
defparam \processor|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N39
cyclonev_lcell_comb \processor|Add3~1 (
// Equation(s):
// \processor|Add3~1_sumout  = SUM(( (!\main_fsm|zoom_level [0] & !\main_fsm|zoom_level [2]) ) + ( VCC ) + ( \processor|Add3~14  ))
// \processor|Add3~2  = CARRY(( (!\main_fsm|zoom_level [0] & !\main_fsm|zoom_level [2]) ) + ( VCC ) + ( \processor|Add3~14  ))

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add3~1_sumout ),
	.cout(\processor|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add3~1 .extended_lut = "off";
defparam \processor|Add3~1 .lut_mask = 64'h000000000000A0A0;
defparam \processor|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N42
cyclonev_lcell_comb \processor|Add3~5 (
// Equation(s):
// \processor|Add3~5_sumout  = SUM(( VCC ) + ( (\main_fsm|zoom_level [0] & !\main_fsm|zoom_level [2]) ) + ( \processor|Add3~2  ))
// \processor|Add3~6  = CARRY(( VCC ) + ( (\main_fsm|zoom_level [0] & !\main_fsm|zoom_level [2]) ) + ( \processor|Add3~2  ))

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(\processor|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add3~5_sumout ),
	.cout(\processor|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add3~5 .extended_lut = "off";
defparam \processor|Add3~5 .lut_mask = 64'h0000AAFF0000FFFF;
defparam \processor|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N45
cyclonev_lcell_comb \processor|Add3~9 (
// Equation(s):
// \processor|Add3~9_sumout  = SUM(( VCC ) + ( (!\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [1] $ (\main_fsm|zoom_level [2]))) ) + ( \processor|Add3~6  ))
// \processor|Add3~10  = CARRY(( VCC ) + ( (!\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [1] $ (\main_fsm|zoom_level [2]))) ) + ( \processor|Add3~6  ))

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(\processor|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add3~9_sumout ),
	.cout(\processor|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add3~9 .extended_lut = "off";
defparam \processor|Add3~9 .lut_mask = 64'h00005FF50000FFFF;
defparam \processor|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N48
cyclonev_lcell_comb \processor|Add3~17 (
// Equation(s):
// \processor|Add3~17_sumout  = SUM(( VCC ) + ( (\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [2] $ (\main_fsm|zoom_level [1]))) ) + ( \processor|Add3~10  ))
// \processor|Add3~18  = CARRY(( VCC ) + ( (\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [2] $ (\main_fsm|zoom_level [1]))) ) + ( \processor|Add3~10  ))

	.dataa(gnd),
	.datab(!\main_fsm|zoom_level [2]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(\processor|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add3~17_sumout ),
	.cout(\processor|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add3~17 .extended_lut = "off";
defparam \processor|Add3~17 .lut_mask = 64'h0000FF3C0000FFFF;
defparam \processor|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N30
cyclonev_lcell_comb \processor|Add5~5 (
// Equation(s):
// \processor|Add5~5_sumout  = SUM(( \processor|x_out_count [0] ) + ( VCC ) + ( !VCC ))
// \processor|Add5~6  = CARRY(( \processor|x_out_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|x_out_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add5~5_sumout ),
	.cout(\processor|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add5~5 .extended_lut = "off";
defparam \processor|Add5~5 .lut_mask = 64'h00000000000000FF;
defparam \processor|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N51
cyclonev_lcell_comb \processor|Add3~21 (
// Equation(s):
// \processor|Add3~21_sumout  = SUM(( VCC ) + ( (\main_fsm|zoom_level [2] & !\main_fsm|zoom_level [0]) ) + ( \processor|Add3~18  ))
// \processor|Add3~22  = CARRY(( VCC ) + ( (\main_fsm|zoom_level [2] & !\main_fsm|zoom_level [0]) ) + ( \processor|Add3~18  ))

	.dataa(gnd),
	.datab(!\main_fsm|zoom_level [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(\processor|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add3~21_sumout ),
	.cout(\processor|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add3~21 .extended_lut = "off";
defparam \processor|Add3~21 .lut_mask = 64'h0000CCFF0000FFFF;
defparam \processor|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N54
cyclonev_lcell_comb \processor|Add3~25 (
// Equation(s):
// \processor|Add3~25_sumout  = SUM(( VCC ) + ( GND ) + ( \processor|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add3~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Add3~25 .extended_lut = "off";
defparam \processor|Add3~25 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \processor|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N15
cyclonev_lcell_comb \processor|Equal1~1 (
// Equation(s):
// \processor|Equal1~1_combout  = !\processor|x_out_count [4] $ (!\processor|Add3~13_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|x_out_count [4]),
	.datad(!\processor|Add3~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Equal1~1 .extended_lut = "off";
defparam \processor|Equal1~1 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \processor|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N54
cyclonev_lcell_comb \processor|Add5~37 (
// Equation(s):
// \processor|Add5~37_sumout  = SUM(( \processor|x_out_count [8] ) + ( GND ) + ( \processor|Add5~30  ))
// \processor|Add5~38  = CARRY(( \processor|x_out_count [8] ) + ( GND ) + ( \processor|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|x_out_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add5~37_sumout ),
	.cout(\processor|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add5~37 .extended_lut = "off";
defparam \processor|Add5~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N57
cyclonev_lcell_comb \processor|Add5~33 (
// Equation(s):
// \processor|Add5~33_sumout  = SUM(( \processor|x_out_count [9] ) + ( GND ) + ( \processor|Add5~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|x_out_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add5~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Add5~33 .extended_lut = "off";
defparam \processor|Add5~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N58
dffeas \processor|x_out_count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add5~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[2]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[9] .is_wysiwyg = "true";
defparam \processor|x_out_count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y14_N31
dffeas \processor|x_out_count[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[2]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \processor|x_out_count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N24
cyclonev_lcell_comb \processor|Equal1~3 (
// Equation(s):
// \processor|Equal1~3_combout  = ( \processor|x_out_count[0]~DUPLICATE_q  & ( \processor|x_out_count [1] & ( (!\processor|x_out_count [3] & (!\processor|Add3~33_sumout  & (!\processor|x_out_count [2] $ (\processor|Add3~29_sumout )))) # 
// (\processor|x_out_count [3] & (\processor|Add3~33_sumout  & (!\processor|x_out_count [2] $ (\processor|Add3~29_sumout )))) ) ) )

	.dataa(!\processor|x_out_count [3]),
	.datab(!\processor|x_out_count [2]),
	.datac(!\processor|Add3~29_sumout ),
	.datad(!\processor|Add3~33_sumout ),
	.datae(!\processor|x_out_count[0]~DUPLICATE_q ),
	.dataf(!\processor|x_out_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Equal1~3 .extended_lut = "off";
defparam \processor|Equal1~3 .lut_mask = 64'h0000000000008241;
defparam \processor|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N21
cyclonev_lcell_comb \processor|Equal1~2 (
// Equation(s):
// \processor|Equal1~2_combout  = ( \processor|Add3~17_sumout  & ( !\processor|x_out_count [8] ) ) # ( !\processor|Add3~17_sumout  & ( \processor|x_out_count [8] ) )

	.dataa(gnd),
	.datab(!\processor|x_out_count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Equal1~2 .extended_lut = "off";
defparam \processor|Equal1~2 .lut_mask = 64'h33333333CCCCCCCC;
defparam \processor|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N24
cyclonev_lcell_comb \processor|Equal1~4 (
// Equation(s):
// \processor|Equal1~4_combout  = ( !\processor|Equal1~2_combout  & ( \processor|Add3~21_sumout  & ( (!\processor|Add3~25_sumout  & (!\processor|Equal1~1_combout  & (\processor|x_out_count [9] & \processor|Equal1~3_combout ))) ) ) ) # ( 
// !\processor|Equal1~2_combout  & ( !\processor|Add3~21_sumout  & ( (!\processor|Add3~25_sumout  & (!\processor|Equal1~1_combout  & (!\processor|x_out_count [9] & \processor|Equal1~3_combout ))) ) ) )

	.dataa(!\processor|Add3~25_sumout ),
	.datab(!\processor|Equal1~1_combout ),
	.datac(!\processor|x_out_count [9]),
	.datad(!\processor|Equal1~3_combout ),
	.datae(!\processor|Equal1~2_combout ),
	.dataf(!\processor|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Equal1~4 .extended_lut = "off";
defparam \processor|Equal1~4 .lut_mask = 64'h0080000000080000;
defparam \processor|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N53
dffeas \processor|x_out_count[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add5~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[2]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \processor|x_out_count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N6
cyclonev_lcell_comb \processor|Equal1~0 (
// Equation(s):
// \processor|Equal1~0_combout  = ( \processor|x_out_count [5] & ( \processor|Add3~5_sumout  & ( (\processor|Add3~1_sumout  & (\processor|x_out_count [6] & (!\processor|x_out_count[7]~DUPLICATE_q  $ (\processor|Add3~9_sumout )))) ) ) ) # ( 
// !\processor|x_out_count [5] & ( \processor|Add3~5_sumout  & ( (!\processor|Add3~1_sumout  & (\processor|x_out_count [6] & (!\processor|x_out_count[7]~DUPLICATE_q  $ (\processor|Add3~9_sumout )))) ) ) ) # ( \processor|x_out_count [5] & ( 
// !\processor|Add3~5_sumout  & ( (\processor|Add3~1_sumout  & (!\processor|x_out_count [6] & (!\processor|x_out_count[7]~DUPLICATE_q  $ (\processor|Add3~9_sumout )))) ) ) ) # ( !\processor|x_out_count [5] & ( !\processor|Add3~5_sumout  & ( 
// (!\processor|Add3~1_sumout  & (!\processor|x_out_count [6] & (!\processor|x_out_count[7]~DUPLICATE_q  $ (\processor|Add3~9_sumout )))) ) ) )

	.dataa(!\processor|x_out_count[7]~DUPLICATE_q ),
	.datab(!\processor|Add3~1_sumout ),
	.datac(!\processor|x_out_count [6]),
	.datad(!\processor|Add3~9_sumout ),
	.datae(!\processor|x_out_count [5]),
	.dataf(!\processor|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Equal1~0 .extended_lut = "off";
defparam \processor|Equal1~0 .lut_mask = 64'h8040201008040201;
defparam \processor|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N24
cyclonev_lcell_comb \processor|x_out_count[2]~0 (
// Equation(s):
// \processor|x_out_count[2]~0_combout  = ( \processor|LessThan0~9_combout  & ( \processor|LessThan0~12_combout  & ( ((!\main_fsm|current_state~q ) # ((\processor|Equal1~4_combout  & \processor|Equal1~0_combout ))) # (\processor|LessThan0~16_combout ) ) ) ) 
// # ( !\processor|LessThan0~9_combout  & ( \processor|LessThan0~12_combout  & ( (!\main_fsm|current_state~q ) # ((\processor|Equal1~4_combout  & \processor|Equal1~0_combout )) ) ) ) # ( \processor|LessThan0~9_combout  & ( !\processor|LessThan0~12_combout  & 
// ( ((!\main_fsm|current_state~q ) # ((\processor|Equal1~4_combout  & \processor|Equal1~0_combout ))) # (\processor|LessThan0~16_combout ) ) ) ) # ( !\processor|LessThan0~9_combout  & ( !\processor|LessThan0~12_combout  & ( ((!\main_fsm|current_state~q ) # 
// ((\processor|Equal1~4_combout  & \processor|Equal1~0_combout ))) # (\processor|LessThan0~16_combout ) ) ) )

	.dataa(!\processor|Equal1~4_combout ),
	.datab(!\processor|Equal1~0_combout ),
	.datac(!\processor|LessThan0~16_combout ),
	.datad(!\main_fsm|current_state~q ),
	.datae(!\processor|LessThan0~9_combout ),
	.dataf(!\processor|LessThan0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|x_out_count[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|x_out_count[2]~0 .extended_lut = "off";
defparam \processor|x_out_count[2]~0 .lut_mask = 64'hFF1FFF1FFF11FF1F;
defparam \processor|x_out_count[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N32
dffeas \processor|x_out_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[2]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[0] .is_wysiwyg = "true";
defparam \processor|x_out_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N33
cyclonev_lcell_comb \processor|Add5~13 (
// Equation(s):
// \processor|Add5~13_sumout  = SUM(( \processor|x_out_count [1] ) + ( GND ) + ( \processor|Add5~6  ))
// \processor|Add5~14  = CARRY(( \processor|x_out_count [1] ) + ( GND ) + ( \processor|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|x_out_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add5~13_sumout ),
	.cout(\processor|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add5~13 .extended_lut = "off";
defparam \processor|Add5~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N35
dffeas \processor|x_out_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[2]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[1] .is_wysiwyg = "true";
defparam \processor|x_out_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N36
cyclonev_lcell_comb \processor|Add5~1 (
// Equation(s):
// \processor|Add5~1_sumout  = SUM(( \processor|x_out_count [2] ) + ( GND ) + ( \processor|Add5~14  ))
// \processor|Add5~2  = CARRY(( \processor|x_out_count [2] ) + ( GND ) + ( \processor|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|x_out_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add5~1_sumout ),
	.cout(\processor|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add5~1 .extended_lut = "off";
defparam \processor|Add5~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N37
dffeas \processor|x_out_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add5~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[2]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[2] .is_wysiwyg = "true";
defparam \processor|x_out_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N39
cyclonev_lcell_comb \processor|Add5~9 (
// Equation(s):
// \processor|Add5~9_sumout  = SUM(( \processor|x_out_count [3] ) + ( GND ) + ( \processor|Add5~2  ))
// \processor|Add5~10  = CARRY(( \processor|x_out_count [3] ) + ( GND ) + ( \processor|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|x_out_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add5~9_sumout ),
	.cout(\processor|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add5~9 .extended_lut = "off";
defparam \processor|Add5~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N40
dffeas \processor|x_out_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[2]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[3] .is_wysiwyg = "true";
defparam \processor|x_out_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N42
cyclonev_lcell_comb \processor|Add5~17 (
// Equation(s):
// \processor|Add5~17_sumout  = SUM(( \processor|x_out_count [4] ) + ( GND ) + ( \processor|Add5~10  ))
// \processor|Add5~18  = CARRY(( \processor|x_out_count [4] ) + ( GND ) + ( \processor|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|x_out_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add5~17_sumout ),
	.cout(\processor|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add5~17 .extended_lut = "off";
defparam \processor|Add5~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N44
dffeas \processor|x_out_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[2]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[4] .is_wysiwyg = "true";
defparam \processor|x_out_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N45
cyclonev_lcell_comb \processor|Add5~21 (
// Equation(s):
// \processor|Add5~21_sumout  = SUM(( \processor|x_out_count [5] ) + ( GND ) + ( \processor|Add5~18  ))
// \processor|Add5~22  = CARRY(( \processor|x_out_count [5] ) + ( GND ) + ( \processor|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|x_out_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add5~21_sumout ),
	.cout(\processor|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add5~21 .extended_lut = "off";
defparam \processor|Add5~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N46
dffeas \processor|x_out_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add5~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[2]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[5] .is_wysiwyg = "true";
defparam \processor|x_out_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N48
cyclonev_lcell_comb \processor|Add5~25 (
// Equation(s):
// \processor|Add5~25_sumout  = SUM(( \processor|x_out_count [6] ) + ( GND ) + ( \processor|Add5~22  ))
// \processor|Add5~26  = CARRY(( \processor|x_out_count [6] ) + ( GND ) + ( \processor|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|x_out_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add5~25_sumout ),
	.cout(\processor|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add5~25 .extended_lut = "off";
defparam \processor|Add5~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N50
dffeas \processor|x_out_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add5~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[2]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[6] .is_wysiwyg = "true";
defparam \processor|x_out_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N51
cyclonev_lcell_comb \processor|Add5~29 (
// Equation(s):
// \processor|Add5~29_sumout  = SUM(( \processor|x_out_count [7] ) + ( GND ) + ( \processor|Add5~26  ))
// \processor|Add5~30  = CARRY(( \processor|x_out_count [7] ) + ( GND ) + ( \processor|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|x_out_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add5~29_sumout ),
	.cout(\processor|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add5~29 .extended_lut = "off";
defparam \processor|Add5~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N52
dffeas \processor|x_out_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add5~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[2]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[7] .is_wysiwyg = "true";
defparam \processor|x_out_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y14_N56
dffeas \processor|x_out_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add5~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[2]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[8] .is_wysiwyg = "true";
defparam \processor|x_out_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N18
cyclonev_lcell_comb \processor|Equal1~5 (
// Equation(s):
// \processor|Equal1~5_combout  = ( \processor|Add3~21_sumout  & ( (\processor|x_out_count [9] & (!\processor|Add3~17_sumout  $ (\processor|x_out_count [8]))) ) ) # ( !\processor|Add3~21_sumout  & ( (!\processor|x_out_count [9] & (!\processor|Add3~17_sumout  
// $ (\processor|x_out_count [8]))) ) )

	.dataa(!\processor|Add3~17_sumout ),
	.datab(!\processor|x_out_count [8]),
	.datac(!\processor|x_out_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Equal1~5 .extended_lut = "off";
defparam \processor|Equal1~5 .lut_mask = 64'h9090909009090909;
defparam \processor|Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N12
cyclonev_lcell_comb \processor|Equal1~6 (
// Equation(s):
// \processor|Equal1~6_combout  = ( \processor|Equal1~3_combout  & ( (\processor|Equal1~5_combout  & (!\processor|Equal1~1_combout  & (!\processor|Add3~25_sumout  & \processor|Equal1~0_combout ))) ) )

	.dataa(!\processor|Equal1~5_combout ),
	.datab(!\processor|Equal1~1_combout ),
	.datac(!\processor|Add3~25_sumout ),
	.datad(!\processor|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\processor|Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Equal1~6 .extended_lut = "off";
defparam \processor|Equal1~6 .lut_mask = 64'h0000000000400040;
defparam \processor|Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N18
cyclonev_lcell_comb \processor|y_out_count[8]~0 (
// Equation(s):
// \processor|y_out_count[8]~0_combout  = ( \processor|LessThan0~12_combout  & ( \processor|LessThan0~9_combout  & ( (!\main_fsm|current_state~q ) # ((\processor|Decoder0~0_combout  & ((\processor|LessThan0~16_combout ) # (\processor|Equal1~6_combout )))) ) 
// ) ) # ( !\processor|LessThan0~12_combout  & ( \processor|LessThan0~9_combout  & ( (!\main_fsm|current_state~q ) # ((\processor|Decoder0~0_combout  & ((\processor|LessThan0~16_combout ) # (\processor|Equal1~6_combout )))) ) ) ) # ( 
// \processor|LessThan0~12_combout  & ( !\processor|LessThan0~9_combout  & ( (!\main_fsm|current_state~q ) # ((\processor|Decoder0~0_combout  & \processor|Equal1~6_combout )) ) ) ) # ( !\processor|LessThan0~12_combout  & ( !\processor|LessThan0~9_combout  & 
// ( (!\main_fsm|current_state~q ) # ((\processor|Decoder0~0_combout  & ((\processor|LessThan0~16_combout ) # (\processor|Equal1~6_combout )))) ) ) )

	.dataa(!\processor|Decoder0~0_combout ),
	.datab(!\processor|Equal1~6_combout ),
	.datac(!\processor|LessThan0~16_combout ),
	.datad(!\main_fsm|current_state~q ),
	.datae(!\processor|LessThan0~12_combout ),
	.dataf(!\processor|LessThan0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|y_out_count[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|y_out_count[8]~0 .extended_lut = "off";
defparam \processor|y_out_count[8]~0 .lut_mask = 64'hFF15FF11FF15FF15;
defparam \processor|y_out_count[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N5
dffeas \processor|y_out_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|Add4~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(vcc),
	.ena(\processor|y_out_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[0] .is_wysiwyg = "true";
defparam \processor|y_out_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N33
cyclonev_lcell_comb \processor|Add4~37 (
// Equation(s):
// \processor|Add4~37_sumout  = SUM(( \processor|y_out_count[1]~DUPLICATE_q  ) + ( GND ) + ( \processor|Add4~30  ))
// \processor|Add4~38  = CARRY(( \processor|y_out_count[1]~DUPLICATE_q  ) + ( GND ) + ( \processor|Add4~30  ))

	.dataa(!\processor|y_out_count[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add4~37_sumout ),
	.cout(\processor|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add4~37 .extended_lut = "off";
defparam \processor|Add4~37 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N23
dffeas \processor|y_out_count[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|Add4~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(vcc),
	.ena(\processor|y_out_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \processor|y_out_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N36
cyclonev_lcell_comb \processor|Add4~33 (
// Equation(s):
// \processor|Add4~33_sumout  = SUM(( \processor|y_out_count [2] ) + ( GND ) + ( \processor|Add4~38  ))
// \processor|Add4~34  = CARRY(( \processor|y_out_count [2] ) + ( GND ) + ( \processor|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|y_out_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add4~33_sumout ),
	.cout(\processor|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add4~33 .extended_lut = "off";
defparam \processor|Add4~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N38
dffeas \processor|y_out_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|y_out_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[2] .is_wysiwyg = "true";
defparam \processor|y_out_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N39
cyclonev_lcell_comb \processor|Add4~25 (
// Equation(s):
// \processor|Add4~25_sumout  = SUM(( \processor|y_out_count [3] ) + ( GND ) + ( \processor|Add4~34  ))
// \processor|Add4~26  = CARRY(( \processor|y_out_count [3] ) + ( GND ) + ( \processor|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|y_out_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add4~25_sumout ),
	.cout(\processor|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add4~25 .extended_lut = "off";
defparam \processor|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N40
dffeas \processor|y_out_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|y_out_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[3] .is_wysiwyg = "true";
defparam \processor|y_out_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N42
cyclonev_lcell_comb \processor|Add4~5 (
// Equation(s):
// \processor|Add4~5_sumout  = SUM(( \processor|y_out_count [4] ) + ( GND ) + ( \processor|Add4~26  ))
// \processor|Add4~6  = CARRY(( \processor|y_out_count [4] ) + ( GND ) + ( \processor|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|y_out_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add4~5_sumout ),
	.cout(\processor|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add4~5 .extended_lut = "off";
defparam \processor|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N43
dffeas \processor|y_out_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|y_out_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[4] .is_wysiwyg = "true";
defparam \processor|y_out_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N45
cyclonev_lcell_comb \processor|Add4~13 (
// Equation(s):
// \processor|Add4~13_sumout  = SUM(( \processor|y_out_count [5] ) + ( GND ) + ( \processor|Add4~6  ))
// \processor|Add4~14  = CARRY(( \processor|y_out_count [5] ) + ( GND ) + ( \processor|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|y_out_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add4~13_sumout ),
	.cout(\processor|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add4~13 .extended_lut = "off";
defparam \processor|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N46
dffeas \processor|y_out_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|y_out_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[5] .is_wysiwyg = "true";
defparam \processor|y_out_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N48
cyclonev_lcell_comb \processor|Add4~1 (
// Equation(s):
// \processor|Add4~1_sumout  = SUM(( \processor|y_out_count [6] ) + ( GND ) + ( \processor|Add4~14  ))
// \processor|Add4~2  = CARRY(( \processor|y_out_count [6] ) + ( GND ) + ( \processor|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|y_out_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add4~1_sumout ),
	.cout(\processor|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add4~1 .extended_lut = "off";
defparam \processor|Add4~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N49
dffeas \processor|y_out_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|y_out_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[6] .is_wysiwyg = "true";
defparam \processor|y_out_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N51
cyclonev_lcell_comb \processor|Add4~9 (
// Equation(s):
// \processor|Add4~9_sumout  = SUM(( \processor|y_out_count [7] ) + ( GND ) + ( \processor|Add4~2  ))
// \processor|Add4~10  = CARRY(( \processor|y_out_count [7] ) + ( GND ) + ( \processor|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|y_out_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add4~9_sumout ),
	.cout(\processor|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add4~9 .extended_lut = "off";
defparam \processor|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N52
dffeas \processor|y_out_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|y_out_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[7] .is_wysiwyg = "true";
defparam \processor|y_out_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N54
cyclonev_lcell_comb \processor|Add4~17 (
// Equation(s):
// \processor|Add4~17_sumout  = SUM(( \processor|y_out_count [8] ) + ( GND ) + ( \processor|Add4~10  ))
// \processor|Add4~18  = CARRY(( \processor|y_out_count [8] ) + ( GND ) + ( \processor|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|y_out_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add4~17_sumout ),
	.cout(\processor|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add4~17 .extended_lut = "off";
defparam \processor|Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N56
dffeas \processor|y_out_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|y_out_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[8] .is_wysiwyg = "true";
defparam \processor|y_out_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N57
cyclonev_lcell_comb \processor|Add4~21 (
// Equation(s):
// \processor|Add4~21_sumout  = SUM(( \processor|y_out_count [9] ) + ( GND ) + ( \processor|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|y_out_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add4~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Add4~21 .extended_lut = "off";
defparam \processor|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N58
dffeas \processor|y_out_count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|y_out_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[9] .is_wysiwyg = "true";
defparam \processor|y_out_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N12
cyclonev_lcell_comb \processor|u_nn|ShiftRight1~0 (
// Equation(s):
// \processor|u_nn|ShiftRight1~0_combout  = ( \processor|y_out_count [7] & ( (!\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0])) # (\processor|y_out_count [8]))) # (\main_fsm|zoom_level [1] & (((\processor|y_out_count [9] & !\main_fsm|zoom_level 
// [0])))) ) ) # ( !\processor|y_out_count [7] & ( (!\main_fsm|zoom_level [1] & (\processor|y_out_count [8] & ((\main_fsm|zoom_level [0])))) # (\main_fsm|zoom_level [1] & (((\processor|y_out_count [9] & !\main_fsm|zoom_level [0])))) ) )

	.dataa(!\main_fsm|zoom_level [1]),
	.datab(!\processor|y_out_count [8]),
	.datac(!\processor|y_out_count [9]),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(gnd),
	.dataf(!\processor|y_out_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight1~0 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight1~0 .lut_mask = 64'h05220522AF22AF22;
defparam \processor|u_nn|ShiftRight1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N30
cyclonev_lcell_comb \processor|u_nn|ShiftRight1~1 (
// Equation(s):
// \processor|u_nn|ShiftRight1~1_combout  = ( \main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [1] & ( \processor|y_out_count [9] ) ) ) # ( !\main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [1] & ( \processor|y_out_count [8] ) ) ) # ( \main_fsm|zoom_level 
// [0] & ( !\main_fsm|zoom_level [1] & ( \processor|y_out_count [7] ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [1] & ( \processor|y_out_count [6] ) ) )

	.dataa(!\processor|y_out_count [9]),
	.datab(!\processor|y_out_count [8]),
	.datac(!\processor|y_out_count [6]),
	.datad(!\processor|y_out_count [7]),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight1~1 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight1~1 .lut_mask = 64'h0F0F00FF33335555;
defparam \processor|u_nn|ShiftRight1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N42
cyclonev_lcell_comb \processor|u_nn|ShiftRight1~2 (
// Equation(s):
// \processor|u_nn|ShiftRight1~2_combout  = ( \processor|y_out_count [8] & ( (!\main_fsm|zoom_level [0]) # (\processor|y_out_count [9]) ) ) # ( !\processor|y_out_count [8] & ( (\main_fsm|zoom_level [0] & \processor|y_out_count [9]) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(gnd),
	.datac(!\processor|y_out_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|y_out_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight1~2 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight1~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \processor|u_nn|ShiftRight1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N47
dffeas \processor|y_out_count[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|y_out_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \processor|y_out_count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N18
cyclonev_lcell_comb \processor|u_nn|ShiftRight1~8 (
// Equation(s):
// \processor|u_nn|ShiftRight1~8_combout  = ( \main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [1] & ( \processor|y_out_count [8] ) ) ) # ( !\main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [1] & ( \processor|y_out_count [7] ) ) ) # ( \main_fsm|zoom_level 
// [0] & ( !\main_fsm|zoom_level [1] & ( \processor|y_out_count [6] ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [1] & ( \processor|y_out_count[5]~DUPLICATE_q  ) ) )

	.dataa(!\processor|y_out_count[5]~DUPLICATE_q ),
	.datab(!\processor|y_out_count [7]),
	.datac(!\processor|y_out_count [6]),
	.datad(!\processor|y_out_count [8]),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight1~8 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight1~8 .lut_mask = 64'h55550F0F333300FF;
defparam \processor|u_nn|ShiftRight1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N36
cyclonev_lcell_comb \processor|u_nn|ShiftRight1~7 (
// Equation(s):
// \processor|u_nn|ShiftRight1~7_combout  = ( \main_fsm|zoom_level [0] & ( \processor|y_out_count [4] & ( (!\main_fsm|zoom_level [1] & (\processor|y_out_count[5]~DUPLICATE_q )) # (\main_fsm|zoom_level [1] & ((\processor|y_out_count [7]))) ) ) ) # ( 
// !\main_fsm|zoom_level [0] & ( \processor|y_out_count [4] & ( (!\main_fsm|zoom_level [1]) # (\processor|y_out_count [6]) ) ) ) # ( \main_fsm|zoom_level [0] & ( !\processor|y_out_count [4] & ( (!\main_fsm|zoom_level [1] & 
// (\processor|y_out_count[5]~DUPLICATE_q )) # (\main_fsm|zoom_level [1] & ((\processor|y_out_count [7]))) ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\processor|y_out_count [4] & ( (\processor|y_out_count [6] & \main_fsm|zoom_level [1]) ) ) )

	.dataa(!\processor|y_out_count [6]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\processor|y_out_count[5]~DUPLICATE_q ),
	.datad(!\processor|y_out_count [7]),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\processor|y_out_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight1~7 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight1~7 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \processor|u_nn|ShiftRight1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N9
cyclonev_lcell_comb \processor|u_nn|ShiftRight1~6 (
// Equation(s):
// \processor|u_nn|ShiftRight1~6_combout  = ( \processor|y_out_count[5]~DUPLICATE_q  & ( \processor|y_out_count [3] & ( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|zoom_level [1] & ((\processor|y_out_count [4]))) # (\main_fsm|zoom_level [1] & 
// (\processor|y_out_count [6]))) ) ) ) # ( !\processor|y_out_count[5]~DUPLICATE_q  & ( \processor|y_out_count [3] & ( (!\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0]) # (\processor|y_out_count [4])))) # (\main_fsm|zoom_level [1] & 
// (\processor|y_out_count [6] & ((\main_fsm|zoom_level [0])))) ) ) ) # ( \processor|y_out_count[5]~DUPLICATE_q  & ( !\processor|y_out_count [3] & ( (!\main_fsm|zoom_level [1] & (((\processor|y_out_count [4] & \main_fsm|zoom_level [0])))) # 
// (\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0])) # (\processor|y_out_count [6]))) ) ) ) # ( !\processor|y_out_count[5]~DUPLICATE_q  & ( !\processor|y_out_count [3] & ( (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & 
// ((\processor|y_out_count [4]))) # (\main_fsm|zoom_level [1] & (\processor|y_out_count [6])))) ) ) )

	.dataa(!\processor|y_out_count [6]),
	.datab(!\processor|y_out_count [4]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(!\processor|y_out_count[5]~DUPLICATE_q ),
	.dataf(!\processor|y_out_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight1~6 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight1~6 .lut_mask = 64'h00350F35F035FF35;
defparam \processor|u_nn|ShiftRight1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N41
dffeas \processor|y_out_count[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|y_out_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \processor|y_out_count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y14_N37
dffeas \processor|y_out_count[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|y_out_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \processor|y_out_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N27
cyclonev_lcell_comb \processor|u_nn|ShiftRight1~5 (
// Equation(s):
// \processor|u_nn|ShiftRight1~5_combout  = ( \processor|y_out_count [4] & ( \processor|y_out_count[2]~DUPLICATE_q  & ( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|zoom_level [1] & (\processor|y_out_count[3]~DUPLICATE_q )) # (\main_fsm|zoom_level [1] & 
// ((\processor|y_out_count[5]~DUPLICATE_q )))) ) ) ) # ( !\processor|y_out_count [4] & ( \processor|y_out_count[2]~DUPLICATE_q  & ( (!\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1])))) # (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & 
// (\processor|y_out_count[3]~DUPLICATE_q )) # (\main_fsm|zoom_level [1] & ((\processor|y_out_count[5]~DUPLICATE_q ))))) ) ) ) # ( \processor|y_out_count [4] & ( !\processor|y_out_count[2]~DUPLICATE_q  & ( (!\main_fsm|zoom_level [0] & (((\main_fsm|zoom_level 
// [1])))) # (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & (\processor|y_out_count[3]~DUPLICATE_q )) # (\main_fsm|zoom_level [1] & ((\processor|y_out_count[5]~DUPLICATE_q ))))) ) ) ) # ( !\processor|y_out_count [4] & ( 
// !\processor|y_out_count[2]~DUPLICATE_q  & ( (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & (\processor|y_out_count[3]~DUPLICATE_q )) # (\main_fsm|zoom_level [1] & ((\processor|y_out_count[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\processor|y_out_count[3]~DUPLICATE_q ),
	.datac(!\processor|y_out_count[5]~DUPLICATE_q ),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\processor|y_out_count [4]),
	.dataf(!\processor|y_out_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight1~5 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight1~5 .lut_mask = 64'h110511AFBB05BBAF;
defparam \processor|u_nn|ShiftRight1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N0
cyclonev_lcell_comb \processor|u_nn|ShiftRight0~3 (
// Equation(s):
// \processor|u_nn|ShiftRight0~3_combout  = ( \processor|x_out_count [8] & ( (!\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0]) # (\processor|x_out_count [9]))) ) ) # ( !\processor|x_out_count [8] & ( (\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level 
// [1] & \processor|x_out_count [9])) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\processor|x_out_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|x_out_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight0~3 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight0~3 .lut_mask = 64'h040404048C8C8C8C;
defparam \processor|u_nn|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N22
dffeas \processor|y_out_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|Add4~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(vcc),
	.ena(\processor|y_out_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[1] .is_wysiwyg = "true";
defparam \processor|y_out_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N15
cyclonev_lcell_comb \processor|u_nn|ShiftRight1~4 (
// Equation(s):
// \processor|u_nn|ShiftRight1~4_combout  = ( \processor|y_out_count [3] & ( \processor|y_out_count [1] & ( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|zoom_level [1] & ((\processor|y_out_count[2]~DUPLICATE_q ))) # (\main_fsm|zoom_level [1] & 
// (\processor|y_out_count [4]))) ) ) ) # ( !\processor|y_out_count [3] & ( \processor|y_out_count [1] & ( (!\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1])))) # (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & 
// ((\processor|y_out_count[2]~DUPLICATE_q ))) # (\main_fsm|zoom_level [1] & (\processor|y_out_count [4])))) ) ) ) # ( \processor|y_out_count [3] & ( !\processor|y_out_count [1] & ( (!\main_fsm|zoom_level [0] & (((\main_fsm|zoom_level [1])))) # 
// (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & ((\processor|y_out_count[2]~DUPLICATE_q ))) # (\main_fsm|zoom_level [1] & (\processor|y_out_count [4])))) ) ) ) # ( !\processor|y_out_count [3] & ( !\processor|y_out_count [1] & ( 
// (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & ((\processor|y_out_count[2]~DUPLICATE_q ))) # (\main_fsm|zoom_level [1] & (\processor|y_out_count [4])))) ) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\processor|y_out_count [4]),
	.datac(!\processor|y_out_count[2]~DUPLICATE_q ),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\processor|y_out_count [3]),
	.dataf(!\processor|y_out_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight1~4 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight1~4 .lut_mask = 64'h051105BBAF11AFBB;
defparam \processor|u_nn|ShiftRight1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N9
cyclonev_lcell_comb \processor|u_nn|ShiftRight1~3 (
// Equation(s):
// \processor|u_nn|ShiftRight1~3_combout  = ( \processor|y_out_count [0] & ( \processor|y_out_count[2]~DUPLICATE_q  & ( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|zoom_level [1] & (\processor|y_out_count[1]~DUPLICATE_q )) # (\main_fsm|zoom_level [1] & 
// ((\processor|y_out_count[3]~DUPLICATE_q )))) ) ) ) # ( !\processor|y_out_count [0] & ( \processor|y_out_count[2]~DUPLICATE_q  & ( (!\main_fsm|zoom_level [0] & (((\main_fsm|zoom_level [1])))) # (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & 
// (\processor|y_out_count[1]~DUPLICATE_q )) # (\main_fsm|zoom_level [1] & ((\processor|y_out_count[3]~DUPLICATE_q ))))) ) ) ) # ( \processor|y_out_count [0] & ( !\processor|y_out_count[2]~DUPLICATE_q  & ( (!\main_fsm|zoom_level [0] & 
// (((!\main_fsm|zoom_level [1])))) # (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & (\processor|y_out_count[1]~DUPLICATE_q )) # (\main_fsm|zoom_level [1] & ((\processor|y_out_count[3]~DUPLICATE_q ))))) ) ) ) # ( !\processor|y_out_count [0] & ( 
// !\processor|y_out_count[2]~DUPLICATE_q  & ( (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & (\processor|y_out_count[1]~DUPLICATE_q )) # (\main_fsm|zoom_level [1] & ((\processor|y_out_count[3]~DUPLICATE_q ))))) ) ) )

	.dataa(!\processor|y_out_count[1]~DUPLICATE_q ),
	.datab(!\processor|y_out_count[3]~DUPLICATE_q ),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\processor|y_out_count [0]),
	.dataf(!\processor|y_out_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight1~3 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight1~3 .lut_mask = 64'h0503F50305F3F5F3;
defparam \processor|u_nn|ShiftRight1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N15
cyclonev_lcell_comb \processor|u_nn|ShiftRight0~2 (
// Equation(s):
// \processor|u_nn|ShiftRight0~2_combout  = ( \processor|x_out_count[7]~DUPLICATE_q  & ( (!\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0])) # (\processor|x_out_count [8]))) # (\main_fsm|zoom_level [1] & (((\processor|x_out_count [9] & 
// !\main_fsm|zoom_level [0])))) ) ) # ( !\processor|x_out_count[7]~DUPLICATE_q  & ( (!\main_fsm|zoom_level [1] & (\processor|x_out_count [8] & ((\main_fsm|zoom_level [0])))) # (\main_fsm|zoom_level [1] & (((\processor|x_out_count [9] & !\main_fsm|zoom_level 
// [0])))) ) )

	.dataa(!\processor|x_out_count [8]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\processor|x_out_count [9]),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(gnd),
	.dataf(!\processor|x_out_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight0~2 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight0~2 .lut_mask = 64'h03440344CF44CF44;
defparam \processor|u_nn|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N6
cyclonev_lcell_comb \processor|u_nn|ShiftRight0~1 (
// Equation(s):
// \processor|u_nn|ShiftRight0~1_combout  = ( \processor|x_out_count [6] & ( \processor|x_out_count[7]~DUPLICATE_q  & ( (!\main_fsm|zoom_level [1]) # ((!\main_fsm|zoom_level [0] & (\processor|x_out_count [8])) # (\main_fsm|zoom_level [0] & 
// ((\processor|x_out_count [9])))) ) ) ) # ( !\processor|x_out_count [6] & ( \processor|x_out_count[7]~DUPLICATE_q  & ( (!\main_fsm|zoom_level [0] & (\processor|x_out_count [8] & ((\main_fsm|zoom_level [1])))) # (\main_fsm|zoom_level [0] & 
// (((!\main_fsm|zoom_level [1]) # (\processor|x_out_count [9])))) ) ) ) # ( \processor|x_out_count [6] & ( !\processor|x_out_count[7]~DUPLICATE_q  & ( (!\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1])) # (\processor|x_out_count [8]))) # 
// (\main_fsm|zoom_level [0] & (((\processor|x_out_count [9] & \main_fsm|zoom_level [1])))) ) ) ) # ( !\processor|x_out_count [6] & ( !\processor|x_out_count[7]~DUPLICATE_q  & ( (\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & 
// (\processor|x_out_count [8])) # (\main_fsm|zoom_level [0] & ((\processor|x_out_count [9]))))) ) ) )

	.dataa(!\processor|x_out_count [8]),
	.datab(!\processor|x_out_count [9]),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\processor|x_out_count [6]),
	.dataf(!\processor|x_out_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight0~1 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight0~1 .lut_mask = 64'h0053F0530F53FF53;
defparam \processor|u_nn|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N18
cyclonev_lcell_comb \processor|u_nn|ShiftRight0~0 (
// Equation(s):
// \processor|u_nn|ShiftRight0~0_combout  = ( \main_fsm|zoom_level [1] & ( \processor|x_out_count [8] & ( (\main_fsm|zoom_level [0]) # (\processor|x_out_count[7]~DUPLICATE_q ) ) ) ) # ( !\main_fsm|zoom_level [1] & ( \processor|x_out_count [8] & ( 
// (!\main_fsm|zoom_level [0] & (\processor|x_out_count [5])) # (\main_fsm|zoom_level [0] & ((\processor|x_out_count [6]))) ) ) ) # ( \main_fsm|zoom_level [1] & ( !\processor|x_out_count [8] & ( (\processor|x_out_count[7]~DUPLICATE_q  & !\main_fsm|zoom_level 
// [0]) ) ) ) # ( !\main_fsm|zoom_level [1] & ( !\processor|x_out_count [8] & ( (!\main_fsm|zoom_level [0] & (\processor|x_out_count [5])) # (\main_fsm|zoom_level [0] & ((\processor|x_out_count [6]))) ) ) )

	.dataa(!\processor|x_out_count [5]),
	.datab(!\processor|x_out_count [6]),
	.datac(!\processor|x_out_count[7]~DUPLICATE_q ),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(!\main_fsm|zoom_level [1]),
	.dataf(!\processor|x_out_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight0~0 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight0~0 .lut_mask = 64'h55330F0055330FFF;
defparam \processor|u_nn|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N0
cyclonev_lcell_comb \processor|u_pr|Add2~9 (
// Equation(s):
// \processor|u_pr|Add2~9_sumout  = SUM(( !\processor|u_nn|ShiftRight0~0_combout  $ (!\processor|u_nn|ShiftRight1~3_combout ) ) + ( !VCC ) + ( !VCC ))
// \processor|u_pr|Add2~10  = CARRY(( !\processor|u_nn|ShiftRight0~0_combout  $ (!\processor|u_nn|ShiftRight1~3_combout ) ) + ( !VCC ) + ( !VCC ))
// \processor|u_pr|Add2~11  = SHARE((\processor|u_nn|ShiftRight0~0_combout  & \processor|u_nn|ShiftRight1~3_combout ))

	.dataa(!\processor|u_nn|ShiftRight0~0_combout ),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_pr|Add2~9_sumout ),
	.cout(\processor|u_pr|Add2~10 ),
	.shareout(\processor|u_pr|Add2~11 ));
// synopsys translate_off
defparam \processor|u_pr|Add2~9 .extended_lut = "off";
defparam \processor|u_pr|Add2~9 .lut_mask = 64'h0000050500005A5A;
defparam \processor|u_pr|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N3
cyclonev_lcell_comb \processor|u_pr|Add2~13 (
// Equation(s):
// \processor|u_pr|Add2~13_sumout  = SUM(( !\processor|u_nn|ShiftRight0~1_combout  $ (!\processor|u_nn|ShiftRight1~4_combout ) ) + ( \processor|u_pr|Add2~11  ) + ( \processor|u_pr|Add2~10  ))
// \processor|u_pr|Add2~14  = CARRY(( !\processor|u_nn|ShiftRight0~1_combout  $ (!\processor|u_nn|ShiftRight1~4_combout ) ) + ( \processor|u_pr|Add2~11  ) + ( \processor|u_pr|Add2~10  ))
// \processor|u_pr|Add2~15  = SHARE((\processor|u_nn|ShiftRight0~1_combout  & \processor|u_nn|ShiftRight1~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight0~1_combout ),
	.datad(!\processor|u_nn|ShiftRight1~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_pr|Add2~10 ),
	.sharein(\processor|u_pr|Add2~11 ),
	.combout(),
	.sumout(\processor|u_pr|Add2~13_sumout ),
	.cout(\processor|u_pr|Add2~14 ),
	.shareout(\processor|u_pr|Add2~15 ));
// synopsys translate_off
defparam \processor|u_pr|Add2~13 .extended_lut = "off";
defparam \processor|u_pr|Add2~13 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_pr|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N6
cyclonev_lcell_comb \processor|u_pr|Add2~17 (
// Equation(s):
// \processor|u_pr|Add2~17_sumout  = SUM(( !\processor|u_nn|ShiftRight1~3_combout  $ (!\processor|u_nn|ShiftRight1~5_combout  $ (\processor|u_nn|ShiftRight0~2_combout )) ) + ( \processor|u_pr|Add2~15  ) + ( \processor|u_pr|Add2~14  ))
// \processor|u_pr|Add2~18  = CARRY(( !\processor|u_nn|ShiftRight1~3_combout  $ (!\processor|u_nn|ShiftRight1~5_combout  $ (\processor|u_nn|ShiftRight0~2_combout )) ) + ( \processor|u_pr|Add2~15  ) + ( \processor|u_pr|Add2~14  ))
// \processor|u_pr|Add2~19  = SHARE((!\processor|u_nn|ShiftRight1~3_combout  & (\processor|u_nn|ShiftRight1~5_combout  & \processor|u_nn|ShiftRight0~2_combout )) # (\processor|u_nn|ShiftRight1~3_combout  & ((\processor|u_nn|ShiftRight0~2_combout ) # 
// (\processor|u_nn|ShiftRight1~5_combout ))))

	.dataa(gnd),
	.datab(!\processor|u_nn|ShiftRight1~3_combout ),
	.datac(!\processor|u_nn|ShiftRight1~5_combout ),
	.datad(!\processor|u_nn|ShiftRight0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_pr|Add2~14 ),
	.sharein(\processor|u_pr|Add2~15 ),
	.combout(),
	.sumout(\processor|u_pr|Add2~17_sumout ),
	.cout(\processor|u_pr|Add2~18 ),
	.shareout(\processor|u_pr|Add2~19 ));
// synopsys translate_off
defparam \processor|u_pr|Add2~17 .extended_lut = "off";
defparam \processor|u_pr|Add2~17 .lut_mask = 64'h0000033F00003CC3;
defparam \processor|u_pr|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N9
cyclonev_lcell_comb \processor|u_pr|Add2~21 (
// Equation(s):
// \processor|u_pr|Add2~21_sumout  = SUM(( !\processor|u_nn|ShiftRight0~3_combout  $ (!\processor|u_nn|ShiftRight1~6_combout  $ (\processor|u_nn|ShiftRight1~4_combout )) ) + ( \processor|u_pr|Add2~19  ) + ( \processor|u_pr|Add2~18  ))
// \processor|u_pr|Add2~22  = CARRY(( !\processor|u_nn|ShiftRight0~3_combout  $ (!\processor|u_nn|ShiftRight1~6_combout  $ (\processor|u_nn|ShiftRight1~4_combout )) ) + ( \processor|u_pr|Add2~19  ) + ( \processor|u_pr|Add2~18  ))
// \processor|u_pr|Add2~23  = SHARE((!\processor|u_nn|ShiftRight0~3_combout  & (\processor|u_nn|ShiftRight1~6_combout  & \processor|u_nn|ShiftRight1~4_combout )) # (\processor|u_nn|ShiftRight0~3_combout  & ((\processor|u_nn|ShiftRight1~4_combout ) # 
// (\processor|u_nn|ShiftRight1~6_combout ))))

	.dataa(!\processor|u_nn|ShiftRight0~3_combout ),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~6_combout ),
	.datad(!\processor|u_nn|ShiftRight1~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_pr|Add2~18 ),
	.sharein(\processor|u_pr|Add2~19 ),
	.combout(),
	.sumout(\processor|u_pr|Add2~21_sumout ),
	.cout(\processor|u_pr|Add2~22 ),
	.shareout(\processor|u_pr|Add2~23 ));
// synopsys translate_off
defparam \processor|u_pr|Add2~21 .extended_lut = "off";
defparam \processor|u_pr|Add2~21 .lut_mask = 64'h0000055F00005AA5;
defparam \processor|u_pr|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N12
cyclonev_lcell_comb \processor|u_pr|Add2~25 (
// Equation(s):
// \processor|u_pr|Add2~25_sumout  = SUM(( !\processor|u_nn|ShiftRight1~7_combout  $ (!\processor|u_nn|ShiftRight1~5_combout ) ) + ( \processor|u_pr|Add2~23  ) + ( \processor|u_pr|Add2~22  ))
// \processor|u_pr|Add2~26  = CARRY(( !\processor|u_nn|ShiftRight1~7_combout  $ (!\processor|u_nn|ShiftRight1~5_combout ) ) + ( \processor|u_pr|Add2~23  ) + ( \processor|u_pr|Add2~22  ))
// \processor|u_pr|Add2~27  = SHARE((\processor|u_nn|ShiftRight1~7_combout  & \processor|u_nn|ShiftRight1~5_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~7_combout ),
	.datad(!\processor|u_nn|ShiftRight1~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_pr|Add2~22 ),
	.sharein(\processor|u_pr|Add2~23 ),
	.combout(),
	.sumout(\processor|u_pr|Add2~25_sumout ),
	.cout(\processor|u_pr|Add2~26 ),
	.shareout(\processor|u_pr|Add2~27 ));
// synopsys translate_off
defparam \processor|u_pr|Add2~25 .extended_lut = "off";
defparam \processor|u_pr|Add2~25 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_pr|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N15
cyclonev_lcell_comb \processor|u_pr|Add2~29 (
// Equation(s):
// \processor|u_pr|Add2~29_sumout  = SUM(( !\processor|u_nn|ShiftRight1~8_combout  $ (!\processor|u_nn|ShiftRight1~6_combout ) ) + ( \processor|u_pr|Add2~27  ) + ( \processor|u_pr|Add2~26  ))
// \processor|u_pr|Add2~30  = CARRY(( !\processor|u_nn|ShiftRight1~8_combout  $ (!\processor|u_nn|ShiftRight1~6_combout ) ) + ( \processor|u_pr|Add2~27  ) + ( \processor|u_pr|Add2~26  ))
// \processor|u_pr|Add2~31  = SHARE((\processor|u_nn|ShiftRight1~8_combout  & \processor|u_nn|ShiftRight1~6_combout ))

	.dataa(gnd),
	.datab(!\processor|u_nn|ShiftRight1~8_combout ),
	.datac(!\processor|u_nn|ShiftRight1~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_pr|Add2~26 ),
	.sharein(\processor|u_pr|Add2~27 ),
	.combout(),
	.sumout(\processor|u_pr|Add2~29_sumout ),
	.cout(\processor|u_pr|Add2~30 ),
	.shareout(\processor|u_pr|Add2~31 ));
// synopsys translate_off
defparam \processor|u_pr|Add2~29 .extended_lut = "off";
defparam \processor|u_pr|Add2~29 .lut_mask = 64'h0000030300003C3C;
defparam \processor|u_pr|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N18
cyclonev_lcell_comb \processor|u_pr|Add2~33 (
// Equation(s):
// \processor|u_pr|Add2~33_sumout  = SUM(( !\processor|u_nn|ShiftRight1~1_combout  $ (!\processor|u_nn|ShiftRight1~7_combout ) ) + ( \processor|u_pr|Add2~31  ) + ( \processor|u_pr|Add2~30  ))
// \processor|u_pr|Add2~34  = CARRY(( !\processor|u_nn|ShiftRight1~1_combout  $ (!\processor|u_nn|ShiftRight1~7_combout ) ) + ( \processor|u_pr|Add2~31  ) + ( \processor|u_pr|Add2~30  ))
// \processor|u_pr|Add2~35  = SHARE((\processor|u_nn|ShiftRight1~1_combout  & \processor|u_nn|ShiftRight1~7_combout ))

	.dataa(!\processor|u_nn|ShiftRight1~1_combout ),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_pr|Add2~30 ),
	.sharein(\processor|u_pr|Add2~31 ),
	.combout(),
	.sumout(\processor|u_pr|Add2~33_sumout ),
	.cout(\processor|u_pr|Add2~34 ),
	.shareout(\processor|u_pr|Add2~35 ));
// synopsys translate_off
defparam \processor|u_pr|Add2~33 .extended_lut = "off";
defparam \processor|u_pr|Add2~33 .lut_mask = 64'h0000050500005A5A;
defparam \processor|u_pr|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N21
cyclonev_lcell_comb \processor|u_pr|Add2~37 (
// Equation(s):
// \processor|u_pr|Add2~37_sumout  = SUM(( !\processor|u_nn|ShiftRight1~8_combout  $ (!\processor|u_nn|ShiftRight1~0_combout ) ) + ( \processor|u_pr|Add2~35  ) + ( \processor|u_pr|Add2~34  ))
// \processor|u_pr|Add2~38  = CARRY(( !\processor|u_nn|ShiftRight1~8_combout  $ (!\processor|u_nn|ShiftRight1~0_combout ) ) + ( \processor|u_pr|Add2~35  ) + ( \processor|u_pr|Add2~34  ))
// \processor|u_pr|Add2~39  = SHARE((\processor|u_nn|ShiftRight1~8_combout  & \processor|u_nn|ShiftRight1~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~8_combout ),
	.datad(!\processor|u_nn|ShiftRight1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_pr|Add2~34 ),
	.sharein(\processor|u_pr|Add2~35 ),
	.combout(),
	.sumout(\processor|u_pr|Add2~37_sumout ),
	.cout(\processor|u_pr|Add2~38 ),
	.shareout(\processor|u_pr|Add2~39 ));
// synopsys translate_off
defparam \processor|u_pr|Add2~37 .extended_lut = "off";
defparam \processor|u_pr|Add2~37 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_pr|Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N24
cyclonev_lcell_comb \processor|u_pr|Add2~5 (
// Equation(s):
// \processor|u_pr|Add2~5_sumout  = SUM(( !\processor|u_nn|ShiftRight1~1_combout  $ (((!\processor|u_nn|ShiftRight1~2_combout ) # (\main_fsm|zoom_level [1]))) ) + ( \processor|u_pr|Add2~39  ) + ( \processor|u_pr|Add2~38  ))
// \processor|u_pr|Add2~6  = CARRY(( !\processor|u_nn|ShiftRight1~1_combout  $ (((!\processor|u_nn|ShiftRight1~2_combout ) # (\main_fsm|zoom_level [1]))) ) + ( \processor|u_pr|Add2~39  ) + ( \processor|u_pr|Add2~38  ))
// \processor|u_pr|Add2~7  = SHARE((!\main_fsm|zoom_level [1] & (\processor|u_nn|ShiftRight1~1_combout  & \processor|u_nn|ShiftRight1~2_combout )))

	.dataa(gnd),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\processor|u_nn|ShiftRight1~1_combout ),
	.datad(!\processor|u_nn|ShiftRight1~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_pr|Add2~38 ),
	.sharein(\processor|u_pr|Add2~39 ),
	.combout(),
	.sumout(\processor|u_pr|Add2~5_sumout ),
	.cout(\processor|u_pr|Add2~6 ),
	.shareout(\processor|u_pr|Add2~7 ));
// synopsys translate_off
defparam \processor|u_pr|Add2~5 .extended_lut = "off";
defparam \processor|u_pr|Add2~5 .lut_mask = 64'h0000000C00000FC3;
defparam \processor|u_pr|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N27
cyclonev_lcell_comb \processor|u_pr|Add2~1 (
// Equation(s):
// \processor|u_pr|Add2~1_sumout  = SUM(( \processor|u_nn|ShiftRight1~0_combout  ) + ( \processor|u_pr|Add2~7  ) + ( \processor|u_pr|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|u_nn|ShiftRight1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_pr|Add2~6 ),
	.sharein(\processor|u_pr|Add2~7 ),
	.combout(),
	.sumout(\processor|u_pr|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_pr|Add2~1 .extended_lut = "off";
defparam \processor|u_pr|Add2~1 .lut_mask = 64'h00000000000000FF;
defparam \processor|u_pr|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N30
cyclonev_lcell_comb \algorithm_select[0]~1 (
// Equation(s):
// \algorithm_select[0]~1_combout  = ( sw_sync_r2[2] & ( sw_sync_r2[1] & ( !sw_sync_r2[0] ) ) ) # ( !sw_sync_r2[2] & ( sw_sync_r2[1] & ( !sw_sync_r2[0] ) ) ) # ( !sw_sync_r2[2] & ( !sw_sync_r2[1] & ( (!sw_sync_r2[0] & sw_sync_r2[3]) ) ) )

	.dataa(!sw_sync_r2[0]),
	.datab(gnd),
	.datac(!sw_sync_r2[3]),
	.datad(gnd),
	.datae(!sw_sync_r2[2]),
	.dataf(!sw_sync_r2[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algorithm_select[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algorithm_select[0]~1 .extended_lut = "off";
defparam \algorithm_select[0]~1 .lut_mask = 64'h0A0A0000AAAAAAAA;
defparam \algorithm_select[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N6
cyclonev_lcell_comb \processor|u_ba|ShiftLeft1~0 (
// Equation(s):
// \processor|u_ba|ShiftLeft1~0_combout  = ( \processor|y_out_count[5]~DUPLICATE_q  & ( \processor|y_out_count [7] & ( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|zoom_level [1] & ((\processor|y_out_count [4]))) # (\main_fsm|zoom_level [1] & 
// (\processor|y_out_count [6]))) ) ) ) # ( !\processor|y_out_count[5]~DUPLICATE_q  & ( \processor|y_out_count [7] & ( (!\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1])))) # (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & 
// ((\processor|y_out_count [4]))) # (\main_fsm|zoom_level [1] & (\processor|y_out_count [6])))) ) ) ) # ( \processor|y_out_count[5]~DUPLICATE_q  & ( !\processor|y_out_count [7] & ( (!\main_fsm|zoom_level [0] & (((\main_fsm|zoom_level [1])))) # 
// (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & ((\processor|y_out_count [4]))) # (\main_fsm|zoom_level [1] & (\processor|y_out_count [6])))) ) ) ) # ( !\processor|y_out_count[5]~DUPLICATE_q  & ( !\processor|y_out_count [7] & ( 
// (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & ((\processor|y_out_count [4]))) # (\main_fsm|zoom_level [1] & (\processor|y_out_count [6])))) ) ) )

	.dataa(!\processor|y_out_count [6]),
	.datab(!\processor|y_out_count [4]),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\processor|y_out_count[5]~DUPLICATE_q ),
	.dataf(!\processor|y_out_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft1~0 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft1~0 .lut_mask = 64'h030503F5F305F3F5;
defparam \processor|u_ba|ShiftLeft1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N39
cyclonev_lcell_comb \processor|u_ba|ShiftLeft1~1 (
// Equation(s):
// \processor|u_ba|ShiftLeft1~1_combout  = ( \main_fsm|zoom_level [0] & ( \processor|y_out_count [8] & ( (!\main_fsm|zoom_level [1] & ((\processor|y_out_count[5]~DUPLICATE_q ))) # (\main_fsm|zoom_level [1] & (\processor|y_out_count [7])) ) ) ) # ( 
// !\main_fsm|zoom_level [0] & ( \processor|y_out_count [8] & ( (!\main_fsm|zoom_level [1]) # (\processor|y_out_count [6]) ) ) ) # ( \main_fsm|zoom_level [0] & ( !\processor|y_out_count [8] & ( (!\main_fsm|zoom_level [1] & 
// ((\processor|y_out_count[5]~DUPLICATE_q ))) # (\main_fsm|zoom_level [1] & (\processor|y_out_count [7])) ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\processor|y_out_count [8] & ( (\processor|y_out_count [6] & \main_fsm|zoom_level [1]) ) ) )

	.dataa(!\processor|y_out_count [6]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\processor|y_out_count [7]),
	.datad(!\processor|y_out_count[5]~DUPLICATE_q ),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\processor|y_out_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft1~1 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft1~1 .lut_mask = 64'h111103CFDDDD03CF;
defparam \processor|u_ba|ShiftLeft1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N50
dffeas \processor|y_out_count[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|y_out_count[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \processor|y_out_count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N24
cyclonev_lcell_comb \processor|u_ba|ShiftLeft1~2 (
// Equation(s):
// \processor|u_ba|ShiftLeft1~2_combout  = ( \processor|y_out_count [4] & ( \processor|y_out_count[6]~DUPLICATE_q  & ( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|zoom_level [1] & (\processor|y_out_count[3]~DUPLICATE_q )) # (\main_fsm|zoom_level [1] & 
// ((\processor|y_out_count[5]~DUPLICATE_q )))) ) ) ) # ( !\processor|y_out_count [4] & ( \processor|y_out_count[6]~DUPLICATE_q  & ( (!\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1])))) # (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & 
// (\processor|y_out_count[3]~DUPLICATE_q )) # (\main_fsm|zoom_level [1] & ((\processor|y_out_count[5]~DUPLICATE_q ))))) ) ) ) # ( \processor|y_out_count [4] & ( !\processor|y_out_count[6]~DUPLICATE_q  & ( (!\main_fsm|zoom_level [0] & (((\main_fsm|zoom_level 
// [1])))) # (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & (\processor|y_out_count[3]~DUPLICATE_q )) # (\main_fsm|zoom_level [1] & ((\processor|y_out_count[5]~DUPLICATE_q ))))) ) ) ) # ( !\processor|y_out_count [4] & ( 
// !\processor|y_out_count[6]~DUPLICATE_q  & ( (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & (\processor|y_out_count[3]~DUPLICATE_q )) # (\main_fsm|zoom_level [1] & ((\processor|y_out_count[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\processor|y_out_count[3]~DUPLICATE_q ),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\processor|y_out_count[5]~DUPLICATE_q ),
	.datae(!\processor|y_out_count [4]),
	.dataf(!\processor|y_out_count[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft1~2 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft1~2 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \processor|u_ba|ShiftLeft1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N12
cyclonev_lcell_comb \processor|u_ba|ShiftLeft1~8 (
// Equation(s):
// \processor|u_ba|ShiftLeft1~8_combout  = ( \processor|y_out_count [3] & ( \processor|y_out_count [5] & ( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|zoom_level [1] & ((\processor|y_out_count[2]~DUPLICATE_q ))) # (\main_fsm|zoom_level [1] & 
// (\processor|y_out_count [4]))) ) ) ) # ( !\processor|y_out_count [3] & ( \processor|y_out_count [5] & ( (!\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1])))) # (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & 
// ((\processor|y_out_count[2]~DUPLICATE_q ))) # (\main_fsm|zoom_level [1] & (\processor|y_out_count [4])))) ) ) ) # ( \processor|y_out_count [3] & ( !\processor|y_out_count [5] & ( (!\main_fsm|zoom_level [0] & (((\main_fsm|zoom_level [1])))) # 
// (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & ((\processor|y_out_count[2]~DUPLICATE_q ))) # (\main_fsm|zoom_level [1] & (\processor|y_out_count [4])))) ) ) ) # ( !\processor|y_out_count [3] & ( !\processor|y_out_count [5] & ( 
// (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & ((\processor|y_out_count[2]~DUPLICATE_q ))) # (\main_fsm|zoom_level [1] & (\processor|y_out_count [4])))) ) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\processor|y_out_count [4]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\processor|y_out_count[2]~DUPLICATE_q ),
	.datae(!\processor|y_out_count [3]),
	.dataf(!\processor|y_out_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft1~8 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft1~8 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \processor|u_ba|ShiftLeft1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N6
cyclonev_lcell_comb \processor|u_ba|ShiftLeft1~7 (
// Equation(s):
// \processor|u_ba|ShiftLeft1~7_combout  = ( \processor|y_out_count [4] & ( \processor|y_out_count[2]~DUPLICATE_q  & ( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|zoom_level [1] & (\processor|y_out_count[1]~DUPLICATE_q )) # (\main_fsm|zoom_level [1] & 
// ((\processor|y_out_count[3]~DUPLICATE_q )))) ) ) ) # ( !\processor|y_out_count [4] & ( \processor|y_out_count[2]~DUPLICATE_q  & ( (!\main_fsm|zoom_level [1] & (\processor|y_out_count[1]~DUPLICATE_q  & ((\main_fsm|zoom_level [0])))) # (\main_fsm|zoom_level 
// [1] & (((!\main_fsm|zoom_level [0]) # (\processor|y_out_count[3]~DUPLICATE_q )))) ) ) ) # ( \processor|y_out_count [4] & ( !\processor|y_out_count[2]~DUPLICATE_q  & ( (!\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0])) # 
// (\processor|y_out_count[1]~DUPLICATE_q ))) # (\main_fsm|zoom_level [1] & (((\processor|y_out_count[3]~DUPLICATE_q  & \main_fsm|zoom_level [0])))) ) ) ) # ( !\processor|y_out_count [4] & ( !\processor|y_out_count[2]~DUPLICATE_q  & ( (\main_fsm|zoom_level 
// [0] & ((!\main_fsm|zoom_level [1] & (\processor|y_out_count[1]~DUPLICATE_q )) # (\main_fsm|zoom_level [1] & ((\processor|y_out_count[3]~DUPLICATE_q ))))) ) ) )

	.dataa(!\processor|y_out_count[1]~DUPLICATE_q ),
	.datab(!\processor|y_out_count[3]~DUPLICATE_q ),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(!\processor|y_out_count [4]),
	.dataf(!\processor|y_out_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft1~7 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft1~7 .lut_mask = 64'h0053F0530F53FF53;
defparam \processor|u_ba|ShiftLeft1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N0
cyclonev_lcell_comb \processor|u_ba|ShiftLeft1~6 (
// Equation(s):
// \processor|u_ba|ShiftLeft1~6_combout  = ( \main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [1] & ( \processor|y_out_count [2] ) ) ) # ( !\main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [1] & ( \processor|y_out_count [1] ) ) ) # ( \main_fsm|zoom_level 
// [0] & ( !\main_fsm|zoom_level [1] & ( \processor|y_out_count [0] ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [1] & ( \processor|y_out_count[3]~DUPLICATE_q  ) ) )

	.dataa(!\processor|y_out_count [2]),
	.datab(!\processor|y_out_count[3]~DUPLICATE_q ),
	.datac(!\processor|y_out_count [0]),
	.datad(!\processor|y_out_count [1]),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft1~6 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft1~6 .lut_mask = 64'h33330F0F00FF5555;
defparam \processor|u_ba|ShiftLeft1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N27
cyclonev_lcell_comb \processor|u_ba|ShiftLeft1~4 (
// Equation(s):
// \processor|u_ba|ShiftLeft1~4_combout  = ( \processor|y_out_count [2] & ( (!\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0])))) # (\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & (\processor|y_out_count [0])) # (\main_fsm|zoom_level [0] & 
// ((\processor|y_out_count [1]))))) ) ) # ( !\processor|y_out_count [2] & ( (\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & (\processor|y_out_count [0])) # (\main_fsm|zoom_level [0] & ((\processor|y_out_count [1]))))) ) )

	.dataa(!\processor|y_out_count [0]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\processor|y_out_count [1]),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(gnd),
	.dataf(!\processor|y_out_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft1~4 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft1~4 .lut_mask = 64'h11031103DD03DD03;
defparam \processor|u_ba|ShiftLeft1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N0
cyclonev_lcell_comb \processor|u_ba|ShiftLeft0~8 (
// Equation(s):
// \processor|u_ba|ShiftLeft0~8_combout  = ( \processor|x_out_count [6] & ( \processor|x_out_count [8] & ( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|zoom_level [1] & (\processor|x_out_count [5])) # (\main_fsm|zoom_level [1] & 
// ((\processor|x_out_count[7]~DUPLICATE_q )))) ) ) ) # ( !\processor|x_out_count [6] & ( \processor|x_out_count [8] & ( (!\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1])))) # (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & 
// (\processor|x_out_count [5])) # (\main_fsm|zoom_level [1] & ((\processor|x_out_count[7]~DUPLICATE_q ))))) ) ) ) # ( \processor|x_out_count [6] & ( !\processor|x_out_count [8] & ( (!\main_fsm|zoom_level [0] & (((\main_fsm|zoom_level [1])))) # 
// (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & (\processor|x_out_count [5])) # (\main_fsm|zoom_level [1] & ((\processor|x_out_count[7]~DUPLICATE_q ))))) ) ) ) # ( !\processor|x_out_count [6] & ( !\processor|x_out_count [8] & ( 
// (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & (\processor|x_out_count [5])) # (\main_fsm|zoom_level [1] & ((\processor|x_out_count[7]~DUPLICATE_q ))))) ) ) )

	.dataa(!\processor|x_out_count [5]),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\processor|x_out_count[7]~DUPLICATE_q ),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\processor|x_out_count [6]),
	.dataf(!\processor|x_out_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft0~8 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft0~8 .lut_mask = 64'h110311CFDD03DDCF;
defparam \processor|u_ba|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N12
cyclonev_lcell_comb \processor|u_ba|ShiftLeft1~3 (
// Equation(s):
// \processor|u_ba|ShiftLeft1~3_combout  = ( \processor|y_out_count [1] & ( (!\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0]))) # (\main_fsm|zoom_level [1] & (\processor|y_out_count [0] & \main_fsm|zoom_level [0])) ) ) # ( !\processor|y_out_count [1] 
// & ( (\main_fsm|zoom_level [1] & (\processor|y_out_count [0] & \main_fsm|zoom_level [0])) ) )

	.dataa(gnd),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\processor|y_out_count [0]),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(gnd),
	.dataf(!\processor|y_out_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft1~3 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft1~3 .lut_mask = 64'h00030003CC03CC03;
defparam \processor|u_ba|ShiftLeft1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N18
cyclonev_lcell_comb \processor|u_ba|ShiftLeft0~7 (
// Equation(s):
// \processor|u_ba|ShiftLeft0~7_combout  = ( \processor|x_out_count [7] & ( \processor|x_out_count [5] & ( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|zoom_level [1] & ((\processor|x_out_count [4]))) # (\main_fsm|zoom_level [1] & (\processor|x_out_count 
// [6]))) ) ) ) # ( !\processor|x_out_count [7] & ( \processor|x_out_count [5] & ( (!\main_fsm|zoom_level [0] & (((\main_fsm|zoom_level [1])))) # (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & ((\processor|x_out_count [4]))) # 
// (\main_fsm|zoom_level [1] & (\processor|x_out_count [6])))) ) ) ) # ( \processor|x_out_count [7] & ( !\processor|x_out_count [5] & ( (!\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1])))) # (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & 
// ((\processor|x_out_count [4]))) # (\main_fsm|zoom_level [1] & (\processor|x_out_count [6])))) ) ) ) # ( !\processor|x_out_count [7] & ( !\processor|x_out_count [5] & ( (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & ((\processor|x_out_count 
// [4]))) # (\main_fsm|zoom_level [1] & (\processor|x_out_count [6])))) ) ) )

	.dataa(!\processor|x_out_count [6]),
	.datab(!\processor|x_out_count [4]),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\processor|x_out_count [7]),
	.dataf(!\processor|x_out_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft0~7 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft0~7 .lut_mask = 64'h0305F30503F5F3F5;
defparam \processor|u_ba|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N24
cyclonev_lcell_comb \processor|u_ba|ShiftLeft1~5 (
// Equation(s):
// \processor|u_ba|ShiftLeft1~5_combout  = ( !\main_fsm|zoom_level [0] & ( (\processor|y_out_count [0] & !\main_fsm|zoom_level [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|y_out_count [0]),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft1~5 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft1~5 .lut_mask = 64'h0F000F0000000000;
defparam \processor|u_ba|ShiftLeft1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N41
dffeas \processor|x_out_count[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[2]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \processor|x_out_count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N0
cyclonev_lcell_comb \processor|u_ba|ShiftLeft0~6 (
// Equation(s):
// \processor|u_ba|ShiftLeft0~6_combout  = ( \processor|x_out_count [6] & ( \processor|x_out_count [4] & ( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|zoom_level [1] & ((\processor|x_out_count[3]~DUPLICATE_q ))) # (\main_fsm|zoom_level [1] & 
// (\processor|x_out_count [5]))) ) ) ) # ( !\processor|x_out_count [6] & ( \processor|x_out_count [4] & ( (!\main_fsm|zoom_level [1] & (((\main_fsm|zoom_level [0] & \processor|x_out_count[3]~DUPLICATE_q )))) # (\main_fsm|zoom_level [1] & 
// (((!\main_fsm|zoom_level [0])) # (\processor|x_out_count [5]))) ) ) ) # ( \processor|x_out_count [6] & ( !\processor|x_out_count [4] & ( (!\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0]) # (\processor|x_out_count[3]~DUPLICATE_q )))) # 
// (\main_fsm|zoom_level [1] & (\processor|x_out_count [5] & (\main_fsm|zoom_level [0]))) ) ) ) # ( !\processor|x_out_count [6] & ( !\processor|x_out_count [4] & ( (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & 
// ((\processor|x_out_count[3]~DUPLICATE_q ))) # (\main_fsm|zoom_level [1] & (\processor|x_out_count [5])))) ) ) )

	.dataa(!\processor|x_out_count [5]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\processor|x_out_count[3]~DUPLICATE_q ),
	.datae(!\processor|x_out_count [6]),
	.dataf(!\processor|x_out_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft0~6 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft0~6 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \processor|u_ba|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N38
dffeas \processor|x_out_count[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add5~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[2]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \processor|x_out_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N6
cyclonev_lcell_comb \processor|u_ba|ShiftLeft0~5 (
// Equation(s):
// \processor|u_ba|ShiftLeft0~5_combout  = ( \processor|x_out_count [3] & ( \processor|x_out_count [5] & ( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|zoom_level [1] & (\processor|x_out_count[2]~DUPLICATE_q )) # (\main_fsm|zoom_level [1] & 
// ((\processor|x_out_count [4])))) ) ) ) # ( !\processor|x_out_count [3] & ( \processor|x_out_count [5] & ( (!\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0])) # (\processor|x_out_count[2]~DUPLICATE_q ))) # (\main_fsm|zoom_level [1] & 
// (((\main_fsm|zoom_level [0] & \processor|x_out_count [4])))) ) ) ) # ( \processor|x_out_count [3] & ( !\processor|x_out_count [5] & ( (!\main_fsm|zoom_level [1] & (\processor|x_out_count[2]~DUPLICATE_q  & (\main_fsm|zoom_level [0]))) # 
// (\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0]) # (\processor|x_out_count [4])))) ) ) ) # ( !\processor|x_out_count [3] & ( !\processor|x_out_count [5] & ( (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & 
// (\processor|x_out_count[2]~DUPLICATE_q )) # (\main_fsm|zoom_level [1] & ((\processor|x_out_count [4]))))) ) ) )

	.dataa(!\processor|x_out_count[2]~DUPLICATE_q ),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\processor|x_out_count [4]),
	.datae(!\processor|x_out_count [3]),
	.dataf(!\processor|x_out_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft0~5 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft0~5 .lut_mask = 64'h04073437C4C7F4F7;
defparam \processor|u_ba|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N30
cyclonev_lcell_comb \processor|u_dec|Add2~9 (
// Equation(s):
// \processor|u_dec|Add2~9_sumout  = SUM(( !\processor|u_ba|ShiftLeft0~5_combout  $ ((((!\processor|y_out_count [0]) # (\main_fsm|zoom_level [1])) # (\main_fsm|zoom_level [0]))) ) + ( !VCC ) + ( !VCC ))
// \processor|u_dec|Add2~10  = CARRY(( !\processor|u_ba|ShiftLeft0~5_combout  $ ((((!\processor|y_out_count [0]) # (\main_fsm|zoom_level [1])) # (\main_fsm|zoom_level [0]))) ) + ( !VCC ) + ( !VCC ))
// \processor|u_dec|Add2~11  = SHARE((!\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [1] & (\processor|y_out_count [0] & \processor|u_ba|ShiftLeft0~5_combout ))))

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\processor|y_out_count [0]),
	.datad(!\processor|u_ba|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_dec|Add2~9_sumout ),
	.cout(\processor|u_dec|Add2~10 ),
	.shareout(\processor|u_dec|Add2~11 ));
// synopsys translate_off
defparam \processor|u_dec|Add2~9 .extended_lut = "off";
defparam \processor|u_dec|Add2~9 .lut_mask = 64'h00000008000008F7;
defparam \processor|u_dec|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N33
cyclonev_lcell_comb \processor|u_dec|Add2~13 (
// Equation(s):
// \processor|u_dec|Add2~13_sumout  = SUM(( !\processor|u_ba|ShiftLeft0~6_combout  $ (!\processor|u_ba|ShiftLeft1~3_combout ) ) + ( \processor|u_dec|Add2~11  ) + ( \processor|u_dec|Add2~10  ))
// \processor|u_dec|Add2~14  = CARRY(( !\processor|u_ba|ShiftLeft0~6_combout  $ (!\processor|u_ba|ShiftLeft1~3_combout ) ) + ( \processor|u_dec|Add2~11  ) + ( \processor|u_dec|Add2~10  ))
// \processor|u_dec|Add2~15  = SHARE((\processor|u_ba|ShiftLeft0~6_combout  & \processor|u_ba|ShiftLeft1~3_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft0~6_combout ),
	.datad(!\processor|u_ba|ShiftLeft1~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_dec|Add2~10 ),
	.sharein(\processor|u_dec|Add2~11 ),
	.combout(),
	.sumout(\processor|u_dec|Add2~13_sumout ),
	.cout(\processor|u_dec|Add2~14 ),
	.shareout(\processor|u_dec|Add2~15 ));
// synopsys translate_off
defparam \processor|u_dec|Add2~13 .extended_lut = "off";
defparam \processor|u_dec|Add2~13 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_dec|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N36
cyclonev_lcell_comb \processor|u_dec|Add2~17 (
// Equation(s):
// \processor|u_dec|Add2~17_sumout  = SUM(( !\processor|u_ba|ShiftLeft0~7_combout  $ (!\processor|u_ba|ShiftLeft1~5_combout  $ (\processor|u_ba|ShiftLeft1~4_combout )) ) + ( \processor|u_dec|Add2~15  ) + ( \processor|u_dec|Add2~14  ))
// \processor|u_dec|Add2~18  = CARRY(( !\processor|u_ba|ShiftLeft0~7_combout  $ (!\processor|u_ba|ShiftLeft1~5_combout  $ (\processor|u_ba|ShiftLeft1~4_combout )) ) + ( \processor|u_dec|Add2~15  ) + ( \processor|u_dec|Add2~14  ))
// \processor|u_dec|Add2~19  = SHARE((!\processor|u_ba|ShiftLeft0~7_combout  & (\processor|u_ba|ShiftLeft1~5_combout  & \processor|u_ba|ShiftLeft1~4_combout )) # (\processor|u_ba|ShiftLeft0~7_combout  & ((\processor|u_ba|ShiftLeft1~4_combout ) # 
// (\processor|u_ba|ShiftLeft1~5_combout ))))

	.dataa(gnd),
	.datab(!\processor|u_ba|ShiftLeft0~7_combout ),
	.datac(!\processor|u_ba|ShiftLeft1~5_combout ),
	.datad(!\processor|u_ba|ShiftLeft1~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_dec|Add2~14 ),
	.sharein(\processor|u_dec|Add2~15 ),
	.combout(),
	.sumout(\processor|u_dec|Add2~17_sumout ),
	.cout(\processor|u_dec|Add2~18 ),
	.shareout(\processor|u_dec|Add2~19 ));
// synopsys translate_off
defparam \processor|u_dec|Add2~17 .extended_lut = "off";
defparam \processor|u_dec|Add2~17 .lut_mask = 64'h0000033F00003CC3;
defparam \processor|u_dec|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N39
cyclonev_lcell_comb \processor|u_dec|Add2~21 (
// Equation(s):
// \processor|u_dec|Add2~21_sumout  = SUM(( !\processor|u_ba|ShiftLeft0~8_combout  $ (!\processor|u_ba|ShiftLeft1~3_combout  $ (\processor|u_ba|ShiftLeft1~6_combout )) ) + ( \processor|u_dec|Add2~19  ) + ( \processor|u_dec|Add2~18  ))
// \processor|u_dec|Add2~22  = CARRY(( !\processor|u_ba|ShiftLeft0~8_combout  $ (!\processor|u_ba|ShiftLeft1~3_combout  $ (\processor|u_ba|ShiftLeft1~6_combout )) ) + ( \processor|u_dec|Add2~19  ) + ( \processor|u_dec|Add2~18  ))
// \processor|u_dec|Add2~23  = SHARE((!\processor|u_ba|ShiftLeft0~8_combout  & (\processor|u_ba|ShiftLeft1~3_combout  & \processor|u_ba|ShiftLeft1~6_combout )) # (\processor|u_ba|ShiftLeft0~8_combout  & ((\processor|u_ba|ShiftLeft1~6_combout ) # 
// (\processor|u_ba|ShiftLeft1~3_combout ))))

	.dataa(!\processor|u_ba|ShiftLeft0~8_combout ),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft1~3_combout ),
	.datad(!\processor|u_ba|ShiftLeft1~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_dec|Add2~18 ),
	.sharein(\processor|u_dec|Add2~19 ),
	.combout(),
	.sumout(\processor|u_dec|Add2~21_sumout ),
	.cout(\processor|u_dec|Add2~22 ),
	.shareout(\processor|u_dec|Add2~23 ));
// synopsys translate_off
defparam \processor|u_dec|Add2~21 .extended_lut = "off";
defparam \processor|u_dec|Add2~21 .lut_mask = 64'h0000055F00005AA5;
defparam \processor|u_dec|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N42
cyclonev_lcell_comb \processor|u_dec|Add2~25 (
// Equation(s):
// \processor|u_dec|Add2~25_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~4_combout  $ (!\processor|u_ba|ShiftLeft1~7_combout ) ) + ( \processor|u_dec|Add2~23  ) + ( \processor|u_dec|Add2~22  ))
// \processor|u_dec|Add2~26  = CARRY(( !\processor|u_ba|ShiftLeft1~4_combout  $ (!\processor|u_ba|ShiftLeft1~7_combout ) ) + ( \processor|u_dec|Add2~23  ) + ( \processor|u_dec|Add2~22  ))
// \processor|u_dec|Add2~27  = SHARE((\processor|u_ba|ShiftLeft1~4_combout  & \processor|u_ba|ShiftLeft1~7_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft1~4_combout ),
	.datad(!\processor|u_ba|ShiftLeft1~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_dec|Add2~22 ),
	.sharein(\processor|u_dec|Add2~23 ),
	.combout(),
	.sumout(\processor|u_dec|Add2~25_sumout ),
	.cout(\processor|u_dec|Add2~26 ),
	.shareout(\processor|u_dec|Add2~27 ));
// synopsys translate_off
defparam \processor|u_dec|Add2~25 .extended_lut = "off";
defparam \processor|u_dec|Add2~25 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_dec|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N45
cyclonev_lcell_comb \processor|u_dec|Add2~29 (
// Equation(s):
// \processor|u_dec|Add2~29_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~8_combout  $ (!\processor|u_ba|ShiftLeft1~6_combout ) ) + ( \processor|u_dec|Add2~27  ) + ( \processor|u_dec|Add2~26  ))
// \processor|u_dec|Add2~30  = CARRY(( !\processor|u_ba|ShiftLeft1~8_combout  $ (!\processor|u_ba|ShiftLeft1~6_combout ) ) + ( \processor|u_dec|Add2~27  ) + ( \processor|u_dec|Add2~26  ))
// \processor|u_dec|Add2~31  = SHARE((\processor|u_ba|ShiftLeft1~8_combout  & \processor|u_ba|ShiftLeft1~6_combout ))

	.dataa(gnd),
	.datab(!\processor|u_ba|ShiftLeft1~8_combout ),
	.datac(gnd),
	.datad(!\processor|u_ba|ShiftLeft1~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_dec|Add2~26 ),
	.sharein(\processor|u_dec|Add2~27 ),
	.combout(),
	.sumout(\processor|u_dec|Add2~29_sumout ),
	.cout(\processor|u_dec|Add2~30 ),
	.shareout(\processor|u_dec|Add2~31 ));
// synopsys translate_off
defparam \processor|u_dec|Add2~29 .extended_lut = "off";
defparam \processor|u_dec|Add2~29 .lut_mask = 64'h00000033000033CC;
defparam \processor|u_dec|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N48
cyclonev_lcell_comb \processor|u_dec|Add2~33 (
// Equation(s):
// \processor|u_dec|Add2~33_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~2_combout  $ (!\processor|u_ba|ShiftLeft1~7_combout ) ) + ( \processor|u_dec|Add2~31  ) + ( \processor|u_dec|Add2~30  ))
// \processor|u_dec|Add2~34  = CARRY(( !\processor|u_ba|ShiftLeft1~2_combout  $ (!\processor|u_ba|ShiftLeft1~7_combout ) ) + ( \processor|u_dec|Add2~31  ) + ( \processor|u_dec|Add2~30  ))
// \processor|u_dec|Add2~35  = SHARE((\processor|u_ba|ShiftLeft1~2_combout  & \processor|u_ba|ShiftLeft1~7_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft1~2_combout ),
	.datad(!\processor|u_ba|ShiftLeft1~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_dec|Add2~30 ),
	.sharein(\processor|u_dec|Add2~31 ),
	.combout(),
	.sumout(\processor|u_dec|Add2~33_sumout ),
	.cout(\processor|u_dec|Add2~34 ),
	.shareout(\processor|u_dec|Add2~35 ));
// synopsys translate_off
defparam \processor|u_dec|Add2~33 .extended_lut = "off";
defparam \processor|u_dec|Add2~33 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_dec|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N51
cyclonev_lcell_comb \processor|u_dec|Add2~37 (
// Equation(s):
// \processor|u_dec|Add2~37_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~0_combout  $ (!\processor|u_ba|ShiftLeft1~8_combout ) ) + ( \processor|u_dec|Add2~35  ) + ( \processor|u_dec|Add2~34  ))
// \processor|u_dec|Add2~38  = CARRY(( !\processor|u_ba|ShiftLeft1~0_combout  $ (!\processor|u_ba|ShiftLeft1~8_combout ) ) + ( \processor|u_dec|Add2~35  ) + ( \processor|u_dec|Add2~34  ))
// \processor|u_dec|Add2~39  = SHARE((\processor|u_ba|ShiftLeft1~0_combout  & \processor|u_ba|ShiftLeft1~8_combout ))

	.dataa(gnd),
	.datab(!\processor|u_ba|ShiftLeft1~0_combout ),
	.datac(!\processor|u_ba|ShiftLeft1~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_dec|Add2~34 ),
	.sharein(\processor|u_dec|Add2~35 ),
	.combout(),
	.sumout(\processor|u_dec|Add2~37_sumout ),
	.cout(\processor|u_dec|Add2~38 ),
	.shareout(\processor|u_dec|Add2~39 ));
// synopsys translate_off
defparam \processor|u_dec|Add2~37 .extended_lut = "off";
defparam \processor|u_dec|Add2~37 .lut_mask = 64'h0000030300003C3C;
defparam \processor|u_dec|Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N54
cyclonev_lcell_comb \processor|u_dec|Add2~5 (
// Equation(s):
// \processor|u_dec|Add2~5_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~1_combout  $ (!\processor|u_ba|ShiftLeft1~2_combout ) ) + ( \processor|u_dec|Add2~39  ) + ( \processor|u_dec|Add2~38  ))
// \processor|u_dec|Add2~6  = CARRY(( !\processor|u_ba|ShiftLeft1~1_combout  $ (!\processor|u_ba|ShiftLeft1~2_combout ) ) + ( \processor|u_dec|Add2~39  ) + ( \processor|u_dec|Add2~38  ))
// \processor|u_dec|Add2~7  = SHARE((\processor|u_ba|ShiftLeft1~1_combout  & \processor|u_ba|ShiftLeft1~2_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft1~1_combout ),
	.datad(!\processor|u_ba|ShiftLeft1~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_dec|Add2~38 ),
	.sharein(\processor|u_dec|Add2~39 ),
	.combout(),
	.sumout(\processor|u_dec|Add2~5_sumout ),
	.cout(\processor|u_dec|Add2~6 ),
	.shareout(\processor|u_dec|Add2~7 ));
// synopsys translate_off
defparam \processor|u_dec|Add2~5 .extended_lut = "off";
defparam \processor|u_dec|Add2~5 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_dec|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N57
cyclonev_lcell_comb \processor|u_dec|Add2~1 (
// Equation(s):
// \processor|u_dec|Add2~1_sumout  = SUM(( \processor|u_ba|ShiftLeft1~0_combout  ) + ( \processor|u_dec|Add2~7  ) + ( \processor|u_dec|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_dec|Add2~6 ),
	.sharein(\processor|u_dec|Add2~7 ),
	.combout(),
	.sumout(\processor|u_dec|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_dec|Add2~1 .extended_lut = "off";
defparam \processor|u_dec|Add2~1 .lut_mask = 64'h0000000000000F0F;
defparam \processor|u_dec|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N30
cyclonev_lcell_comb \processor|u_nn|Add2~9 (
// Equation(s):
// \processor|u_nn|Add2~9_sumout  = SUM(( !\processor|u_nn|ShiftRight0~0_combout  $ (!\processor|u_nn|ShiftRight1~3_combout ) ) + ( !VCC ) + ( !VCC ))
// \processor|u_nn|Add2~10  = CARRY(( !\processor|u_nn|ShiftRight0~0_combout  $ (!\processor|u_nn|ShiftRight1~3_combout ) ) + ( !VCC ) + ( !VCC ))
// \processor|u_nn|Add2~11  = SHARE((\processor|u_nn|ShiftRight0~0_combout  & \processor|u_nn|ShiftRight1~3_combout ))

	.dataa(!\processor|u_nn|ShiftRight0~0_combout ),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_nn|Add2~9_sumout ),
	.cout(\processor|u_nn|Add2~10 ),
	.shareout(\processor|u_nn|Add2~11 ));
// synopsys translate_off
defparam \processor|u_nn|Add2~9 .extended_lut = "off";
defparam \processor|u_nn|Add2~9 .lut_mask = 64'h0000050500005A5A;
defparam \processor|u_nn|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N33
cyclonev_lcell_comb \processor|u_nn|Add2~13 (
// Equation(s):
// \processor|u_nn|Add2~13_sumout  = SUM(( !\processor|u_nn|ShiftRight0~1_combout  $ (!\processor|u_nn|ShiftRight1~4_combout ) ) + ( \processor|u_nn|Add2~11  ) + ( \processor|u_nn|Add2~10  ))
// \processor|u_nn|Add2~14  = CARRY(( !\processor|u_nn|ShiftRight0~1_combout  $ (!\processor|u_nn|ShiftRight1~4_combout ) ) + ( \processor|u_nn|Add2~11  ) + ( \processor|u_nn|Add2~10  ))
// \processor|u_nn|Add2~15  = SHARE((\processor|u_nn|ShiftRight0~1_combout  & \processor|u_nn|ShiftRight1~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight0~1_combout ),
	.datad(!\processor|u_nn|ShiftRight1~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_nn|Add2~10 ),
	.sharein(\processor|u_nn|Add2~11 ),
	.combout(),
	.sumout(\processor|u_nn|Add2~13_sumout ),
	.cout(\processor|u_nn|Add2~14 ),
	.shareout(\processor|u_nn|Add2~15 ));
// synopsys translate_off
defparam \processor|u_nn|Add2~13 .extended_lut = "off";
defparam \processor|u_nn|Add2~13 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_nn|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N36
cyclonev_lcell_comb \processor|u_nn|Add2~17 (
// Equation(s):
// \processor|u_nn|Add2~17_sumout  = SUM(( !\processor|u_nn|ShiftRight1~3_combout  $ (!\processor|u_nn|ShiftRight1~5_combout  $ (\processor|u_nn|ShiftRight0~2_combout )) ) + ( \processor|u_nn|Add2~15  ) + ( \processor|u_nn|Add2~14  ))
// \processor|u_nn|Add2~18  = CARRY(( !\processor|u_nn|ShiftRight1~3_combout  $ (!\processor|u_nn|ShiftRight1~5_combout  $ (\processor|u_nn|ShiftRight0~2_combout )) ) + ( \processor|u_nn|Add2~15  ) + ( \processor|u_nn|Add2~14  ))
// \processor|u_nn|Add2~19  = SHARE((!\processor|u_nn|ShiftRight1~3_combout  & (\processor|u_nn|ShiftRight1~5_combout  & \processor|u_nn|ShiftRight0~2_combout )) # (\processor|u_nn|ShiftRight1~3_combout  & ((\processor|u_nn|ShiftRight0~2_combout ) # 
// (\processor|u_nn|ShiftRight1~5_combout ))))

	.dataa(gnd),
	.datab(!\processor|u_nn|ShiftRight1~3_combout ),
	.datac(!\processor|u_nn|ShiftRight1~5_combout ),
	.datad(!\processor|u_nn|ShiftRight0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_nn|Add2~14 ),
	.sharein(\processor|u_nn|Add2~15 ),
	.combout(),
	.sumout(\processor|u_nn|Add2~17_sumout ),
	.cout(\processor|u_nn|Add2~18 ),
	.shareout(\processor|u_nn|Add2~19 ));
// synopsys translate_off
defparam \processor|u_nn|Add2~17 .extended_lut = "off";
defparam \processor|u_nn|Add2~17 .lut_mask = 64'h0000033F00003CC3;
defparam \processor|u_nn|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N39
cyclonev_lcell_comb \processor|u_nn|Add2~21 (
// Equation(s):
// \processor|u_nn|Add2~21_sumout  = SUM(( !\processor|u_nn|ShiftRight0~3_combout  $ (!\processor|u_nn|ShiftRight1~6_combout  $ (\processor|u_nn|ShiftRight1~4_combout )) ) + ( \processor|u_nn|Add2~19  ) + ( \processor|u_nn|Add2~18  ))
// \processor|u_nn|Add2~22  = CARRY(( !\processor|u_nn|ShiftRight0~3_combout  $ (!\processor|u_nn|ShiftRight1~6_combout  $ (\processor|u_nn|ShiftRight1~4_combout )) ) + ( \processor|u_nn|Add2~19  ) + ( \processor|u_nn|Add2~18  ))
// \processor|u_nn|Add2~23  = SHARE((!\processor|u_nn|ShiftRight0~3_combout  & (\processor|u_nn|ShiftRight1~6_combout  & \processor|u_nn|ShiftRight1~4_combout )) # (\processor|u_nn|ShiftRight0~3_combout  & ((\processor|u_nn|ShiftRight1~4_combout ) # 
// (\processor|u_nn|ShiftRight1~6_combout ))))

	.dataa(!\processor|u_nn|ShiftRight0~3_combout ),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~6_combout ),
	.datad(!\processor|u_nn|ShiftRight1~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_nn|Add2~18 ),
	.sharein(\processor|u_nn|Add2~19 ),
	.combout(),
	.sumout(\processor|u_nn|Add2~21_sumout ),
	.cout(\processor|u_nn|Add2~22 ),
	.shareout(\processor|u_nn|Add2~23 ));
// synopsys translate_off
defparam \processor|u_nn|Add2~21 .extended_lut = "off";
defparam \processor|u_nn|Add2~21 .lut_mask = 64'h0000055F00005AA5;
defparam \processor|u_nn|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N42
cyclonev_lcell_comb \processor|u_nn|Add2~25 (
// Equation(s):
// \processor|u_nn|Add2~25_sumout  = SUM(( !\processor|u_nn|ShiftRight1~7_combout  $ (!\processor|u_nn|ShiftRight1~5_combout ) ) + ( \processor|u_nn|Add2~23  ) + ( \processor|u_nn|Add2~22  ))
// \processor|u_nn|Add2~26  = CARRY(( !\processor|u_nn|ShiftRight1~7_combout  $ (!\processor|u_nn|ShiftRight1~5_combout ) ) + ( \processor|u_nn|Add2~23  ) + ( \processor|u_nn|Add2~22  ))
// \processor|u_nn|Add2~27  = SHARE((\processor|u_nn|ShiftRight1~7_combout  & \processor|u_nn|ShiftRight1~5_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~7_combout ),
	.datad(!\processor|u_nn|ShiftRight1~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_nn|Add2~22 ),
	.sharein(\processor|u_nn|Add2~23 ),
	.combout(),
	.sumout(\processor|u_nn|Add2~25_sumout ),
	.cout(\processor|u_nn|Add2~26 ),
	.shareout(\processor|u_nn|Add2~27 ));
// synopsys translate_off
defparam \processor|u_nn|Add2~25 .extended_lut = "off";
defparam \processor|u_nn|Add2~25 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_nn|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N45
cyclonev_lcell_comb \processor|u_nn|Add2~29 (
// Equation(s):
// \processor|u_nn|Add2~29_sumout  = SUM(( !\processor|u_nn|ShiftRight1~8_combout  $ (!\processor|u_nn|ShiftRight1~6_combout ) ) + ( \processor|u_nn|Add2~27  ) + ( \processor|u_nn|Add2~26  ))
// \processor|u_nn|Add2~30  = CARRY(( !\processor|u_nn|ShiftRight1~8_combout  $ (!\processor|u_nn|ShiftRight1~6_combout ) ) + ( \processor|u_nn|Add2~27  ) + ( \processor|u_nn|Add2~26  ))
// \processor|u_nn|Add2~31  = SHARE((\processor|u_nn|ShiftRight1~8_combout  & \processor|u_nn|ShiftRight1~6_combout ))

	.dataa(gnd),
	.datab(!\processor|u_nn|ShiftRight1~8_combout ),
	.datac(!\processor|u_nn|ShiftRight1~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_nn|Add2~26 ),
	.sharein(\processor|u_nn|Add2~27 ),
	.combout(),
	.sumout(\processor|u_nn|Add2~29_sumout ),
	.cout(\processor|u_nn|Add2~30 ),
	.shareout(\processor|u_nn|Add2~31 ));
// synopsys translate_off
defparam \processor|u_nn|Add2~29 .extended_lut = "off";
defparam \processor|u_nn|Add2~29 .lut_mask = 64'h0000030300003C3C;
defparam \processor|u_nn|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N48
cyclonev_lcell_comb \processor|u_nn|Add2~33 (
// Equation(s):
// \processor|u_nn|Add2~33_sumout  = SUM(( !\processor|u_nn|ShiftRight1~1_combout  $ (!\processor|u_nn|ShiftRight1~7_combout ) ) + ( \processor|u_nn|Add2~31  ) + ( \processor|u_nn|Add2~30  ))
// \processor|u_nn|Add2~34  = CARRY(( !\processor|u_nn|ShiftRight1~1_combout  $ (!\processor|u_nn|ShiftRight1~7_combout ) ) + ( \processor|u_nn|Add2~31  ) + ( \processor|u_nn|Add2~30  ))
// \processor|u_nn|Add2~35  = SHARE((\processor|u_nn|ShiftRight1~1_combout  & \processor|u_nn|ShiftRight1~7_combout ))

	.dataa(!\processor|u_nn|ShiftRight1~1_combout ),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_nn|Add2~30 ),
	.sharein(\processor|u_nn|Add2~31 ),
	.combout(),
	.sumout(\processor|u_nn|Add2~33_sumout ),
	.cout(\processor|u_nn|Add2~34 ),
	.shareout(\processor|u_nn|Add2~35 ));
// synopsys translate_off
defparam \processor|u_nn|Add2~33 .extended_lut = "off";
defparam \processor|u_nn|Add2~33 .lut_mask = 64'h0000050500005A5A;
defparam \processor|u_nn|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N51
cyclonev_lcell_comb \processor|u_nn|Add2~37 (
// Equation(s):
// \processor|u_nn|Add2~37_sumout  = SUM(( !\processor|u_nn|ShiftRight1~8_combout  $ (!\processor|u_nn|ShiftRight1~0_combout ) ) + ( \processor|u_nn|Add2~35  ) + ( \processor|u_nn|Add2~34  ))
// \processor|u_nn|Add2~38  = CARRY(( !\processor|u_nn|ShiftRight1~8_combout  $ (!\processor|u_nn|ShiftRight1~0_combout ) ) + ( \processor|u_nn|Add2~35  ) + ( \processor|u_nn|Add2~34  ))
// \processor|u_nn|Add2~39  = SHARE((\processor|u_nn|ShiftRight1~8_combout  & \processor|u_nn|ShiftRight1~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~8_combout ),
	.datad(!\processor|u_nn|ShiftRight1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_nn|Add2~34 ),
	.sharein(\processor|u_nn|Add2~35 ),
	.combout(),
	.sumout(\processor|u_nn|Add2~37_sumout ),
	.cout(\processor|u_nn|Add2~38 ),
	.shareout(\processor|u_nn|Add2~39 ));
// synopsys translate_off
defparam \processor|u_nn|Add2~37 .extended_lut = "off";
defparam \processor|u_nn|Add2~37 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_nn|Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N54
cyclonev_lcell_comb \processor|u_nn|Add2~5 (
// Equation(s):
// \processor|u_nn|Add2~5_sumout  = SUM(( !\processor|u_nn|ShiftRight1~1_combout  $ (((!\processor|u_nn|ShiftRight1~2_combout ) # (\main_fsm|zoom_level [1]))) ) + ( \processor|u_nn|Add2~39  ) + ( \processor|u_nn|Add2~38  ))
// \processor|u_nn|Add2~6  = CARRY(( !\processor|u_nn|ShiftRight1~1_combout  $ (((!\processor|u_nn|ShiftRight1~2_combout ) # (\main_fsm|zoom_level [1]))) ) + ( \processor|u_nn|Add2~39  ) + ( \processor|u_nn|Add2~38  ))
// \processor|u_nn|Add2~7  = SHARE((!\main_fsm|zoom_level [1] & (\processor|u_nn|ShiftRight1~1_combout  & \processor|u_nn|ShiftRight1~2_combout )))

	.dataa(gnd),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\processor|u_nn|ShiftRight1~1_combout ),
	.datad(!\processor|u_nn|ShiftRight1~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_nn|Add2~38 ),
	.sharein(\processor|u_nn|Add2~39 ),
	.combout(),
	.sumout(\processor|u_nn|Add2~5_sumout ),
	.cout(\processor|u_nn|Add2~6 ),
	.shareout(\processor|u_nn|Add2~7 ));
// synopsys translate_off
defparam \processor|u_nn|Add2~5 .extended_lut = "off";
defparam \processor|u_nn|Add2~5 .lut_mask = 64'h0000000C00000FC3;
defparam \processor|u_nn|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N57
cyclonev_lcell_comb \processor|u_nn|Add2~1 (
// Equation(s):
// \processor|u_nn|Add2~1_sumout  = SUM(( \processor|u_nn|ShiftRight1~0_combout  ) + ( \processor|u_nn|Add2~7  ) + ( \processor|u_nn|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|u_nn|ShiftRight1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_nn|Add2~6 ),
	.sharein(\processor|u_nn|Add2~7 ),
	.combout(),
	.sumout(\processor|u_nn|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|Add2~1 .extended_lut = "off";
defparam \processor|u_nn|Add2~1 .lut_mask = 64'h00000000000000FF;
defparam \processor|u_nn|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N0
cyclonev_lcell_comb \processor|u_ba|Add5~9 (
// Equation(s):
// \processor|u_ba|Add5~9_sumout  = SUM(( !\processor|u_ba|ShiftLeft0~5_combout  $ (((!\processor|y_out_count [0]) # ((\main_fsm|zoom_level [1]) # (\main_fsm|zoom_level [0])))) ) + ( !VCC ) + ( !VCC ))
// \processor|u_ba|Add5~10  = CARRY(( !\processor|u_ba|ShiftLeft0~5_combout  $ (((!\processor|y_out_count [0]) # ((\main_fsm|zoom_level [1]) # (\main_fsm|zoom_level [0])))) ) + ( !VCC ) + ( !VCC ))
// \processor|u_ba|Add5~11  = SHARE((\processor|y_out_count [0] & (!\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [1] & \processor|u_ba|ShiftLeft0~5_combout ))))

	.dataa(!\processor|y_out_count [0]),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\processor|u_ba|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_ba|Add5~9_sumout ),
	.cout(\processor|u_ba|Add5~10 ),
	.shareout(\processor|u_ba|Add5~11 ));
// synopsys translate_off
defparam \processor|u_ba|Add5~9 .extended_lut = "off";
defparam \processor|u_ba|Add5~9 .lut_mask = 64'h00000040000040BF;
defparam \processor|u_ba|Add5~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N3
cyclonev_lcell_comb \processor|u_ba|Add5~13 (
// Equation(s):
// \processor|u_ba|Add5~13_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~3_combout  $ (!\processor|u_ba|ShiftLeft0~6_combout ) ) + ( \processor|u_ba|Add5~11  ) + ( \processor|u_ba|Add5~10  ))
// \processor|u_ba|Add5~14  = CARRY(( !\processor|u_ba|ShiftLeft1~3_combout  $ (!\processor|u_ba|ShiftLeft0~6_combout ) ) + ( \processor|u_ba|Add5~11  ) + ( \processor|u_ba|Add5~10  ))
// \processor|u_ba|Add5~15  = SHARE((\processor|u_ba|ShiftLeft1~3_combout  & \processor|u_ba|ShiftLeft0~6_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft1~3_combout ),
	.datad(!\processor|u_ba|ShiftLeft0~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add5~10 ),
	.sharein(\processor|u_ba|Add5~11 ),
	.combout(),
	.sumout(\processor|u_ba|Add5~13_sumout ),
	.cout(\processor|u_ba|Add5~14 ),
	.shareout(\processor|u_ba|Add5~15 ));
// synopsys translate_off
defparam \processor|u_ba|Add5~13 .extended_lut = "off";
defparam \processor|u_ba|Add5~13 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_ba|Add5~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N6
cyclonev_lcell_comb \processor|u_ba|Add5~17 (
// Equation(s):
// \processor|u_ba|Add5~17_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~5_combout  $ (!\processor|u_ba|ShiftLeft1~4_combout  $ (\processor|u_ba|ShiftLeft0~7_combout )) ) + ( \processor|u_ba|Add5~15  ) + ( \processor|u_ba|Add5~14  ))
// \processor|u_ba|Add5~18  = CARRY(( !\processor|u_ba|ShiftLeft1~5_combout  $ (!\processor|u_ba|ShiftLeft1~4_combout  $ (\processor|u_ba|ShiftLeft0~7_combout )) ) + ( \processor|u_ba|Add5~15  ) + ( \processor|u_ba|Add5~14  ))
// \processor|u_ba|Add5~19  = SHARE((!\processor|u_ba|ShiftLeft1~5_combout  & (\processor|u_ba|ShiftLeft1~4_combout  & \processor|u_ba|ShiftLeft0~7_combout )) # (\processor|u_ba|ShiftLeft1~5_combout  & ((\processor|u_ba|ShiftLeft0~7_combout ) # 
// (\processor|u_ba|ShiftLeft1~4_combout ))))

	.dataa(gnd),
	.datab(!\processor|u_ba|ShiftLeft1~5_combout ),
	.datac(!\processor|u_ba|ShiftLeft1~4_combout ),
	.datad(!\processor|u_ba|ShiftLeft0~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add5~14 ),
	.sharein(\processor|u_ba|Add5~15 ),
	.combout(),
	.sumout(\processor|u_ba|Add5~17_sumout ),
	.cout(\processor|u_ba|Add5~18 ),
	.shareout(\processor|u_ba|Add5~19 ));
// synopsys translate_off
defparam \processor|u_ba|Add5~17 .extended_lut = "off";
defparam \processor|u_ba|Add5~17 .lut_mask = 64'h0000033F00003CC3;
defparam \processor|u_ba|Add5~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N9
cyclonev_lcell_comb \processor|u_ba|Add5~21 (
// Equation(s):
// \processor|u_ba|Add5~21_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~6_combout  $ (!\processor|u_ba|ShiftLeft0~8_combout  $ (\processor|u_ba|ShiftLeft1~3_combout )) ) + ( \processor|u_ba|Add5~19  ) + ( \processor|u_ba|Add5~18  ))
// \processor|u_ba|Add5~22  = CARRY(( !\processor|u_ba|ShiftLeft1~6_combout  $ (!\processor|u_ba|ShiftLeft0~8_combout  $ (\processor|u_ba|ShiftLeft1~3_combout )) ) + ( \processor|u_ba|Add5~19  ) + ( \processor|u_ba|Add5~18  ))
// \processor|u_ba|Add5~23  = SHARE((!\processor|u_ba|ShiftLeft1~6_combout  & (\processor|u_ba|ShiftLeft0~8_combout  & \processor|u_ba|ShiftLeft1~3_combout )) # (\processor|u_ba|ShiftLeft1~6_combout  & ((\processor|u_ba|ShiftLeft1~3_combout ) # 
// (\processor|u_ba|ShiftLeft0~8_combout ))))

	.dataa(!\processor|u_ba|ShiftLeft1~6_combout ),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft0~8_combout ),
	.datad(!\processor|u_ba|ShiftLeft1~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add5~18 ),
	.sharein(\processor|u_ba|Add5~19 ),
	.combout(),
	.sumout(\processor|u_ba|Add5~21_sumout ),
	.cout(\processor|u_ba|Add5~22 ),
	.shareout(\processor|u_ba|Add5~23 ));
// synopsys translate_off
defparam \processor|u_ba|Add5~21 .extended_lut = "off";
defparam \processor|u_ba|Add5~21 .lut_mask = 64'h0000055F00005AA5;
defparam \processor|u_ba|Add5~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N12
cyclonev_lcell_comb \processor|u_ba|Add5~25 (
// Equation(s):
// \processor|u_ba|Add5~25_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~7_combout  $ (!\processor|u_ba|ShiftLeft1~4_combout ) ) + ( \processor|u_ba|Add5~23  ) + ( \processor|u_ba|Add5~22  ))
// \processor|u_ba|Add5~26  = CARRY(( !\processor|u_ba|ShiftLeft1~7_combout  $ (!\processor|u_ba|ShiftLeft1~4_combout ) ) + ( \processor|u_ba|Add5~23  ) + ( \processor|u_ba|Add5~22  ))
// \processor|u_ba|Add5~27  = SHARE((\processor|u_ba|ShiftLeft1~7_combout  & \processor|u_ba|ShiftLeft1~4_combout ))

	.dataa(gnd),
	.datab(!\processor|u_ba|ShiftLeft1~7_combout ),
	.datac(!\processor|u_ba|ShiftLeft1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add5~22 ),
	.sharein(\processor|u_ba|Add5~23 ),
	.combout(),
	.sumout(\processor|u_ba|Add5~25_sumout ),
	.cout(\processor|u_ba|Add5~26 ),
	.shareout(\processor|u_ba|Add5~27 ));
// synopsys translate_off
defparam \processor|u_ba|Add5~25 .extended_lut = "off";
defparam \processor|u_ba|Add5~25 .lut_mask = 64'h0000030300003C3C;
defparam \processor|u_ba|Add5~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N15
cyclonev_lcell_comb \processor|u_ba|Add5~29 (
// Equation(s):
// \processor|u_ba|Add5~29_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~8_combout  $ (!\processor|u_ba|ShiftLeft1~6_combout ) ) + ( \processor|u_ba|Add5~27  ) + ( \processor|u_ba|Add5~26  ))
// \processor|u_ba|Add5~30  = CARRY(( !\processor|u_ba|ShiftLeft1~8_combout  $ (!\processor|u_ba|ShiftLeft1~6_combout ) ) + ( \processor|u_ba|Add5~27  ) + ( \processor|u_ba|Add5~26  ))
// \processor|u_ba|Add5~31  = SHARE((\processor|u_ba|ShiftLeft1~8_combout  & \processor|u_ba|ShiftLeft1~6_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft1~8_combout ),
	.datad(!\processor|u_ba|ShiftLeft1~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add5~26 ),
	.sharein(\processor|u_ba|Add5~27 ),
	.combout(),
	.sumout(\processor|u_ba|Add5~29_sumout ),
	.cout(\processor|u_ba|Add5~30 ),
	.shareout(\processor|u_ba|Add5~31 ));
// synopsys translate_off
defparam \processor|u_ba|Add5~29 .extended_lut = "off";
defparam \processor|u_ba|Add5~29 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_ba|Add5~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N18
cyclonev_lcell_comb \processor|u_ba|Add5~33 (
// Equation(s):
// \processor|u_ba|Add5~33_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~7_combout  $ (!\processor|u_ba|ShiftLeft1~2_combout ) ) + ( \processor|u_ba|Add5~31  ) + ( \processor|u_ba|Add5~30  ))
// \processor|u_ba|Add5~34  = CARRY(( !\processor|u_ba|ShiftLeft1~7_combout  $ (!\processor|u_ba|ShiftLeft1~2_combout ) ) + ( \processor|u_ba|Add5~31  ) + ( \processor|u_ba|Add5~30  ))
// \processor|u_ba|Add5~35  = SHARE((\processor|u_ba|ShiftLeft1~7_combout  & \processor|u_ba|ShiftLeft1~2_combout ))

	.dataa(gnd),
	.datab(!\processor|u_ba|ShiftLeft1~7_combout ),
	.datac(!\processor|u_ba|ShiftLeft1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add5~30 ),
	.sharein(\processor|u_ba|Add5~31 ),
	.combout(),
	.sumout(\processor|u_ba|Add5~33_sumout ),
	.cout(\processor|u_ba|Add5~34 ),
	.shareout(\processor|u_ba|Add5~35 ));
// synopsys translate_off
defparam \processor|u_ba|Add5~33 .extended_lut = "off";
defparam \processor|u_ba|Add5~33 .lut_mask = 64'h0000030300003C3C;
defparam \processor|u_ba|Add5~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N21
cyclonev_lcell_comb \processor|u_ba|Add5~37 (
// Equation(s):
// \processor|u_ba|Add5~37_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~8_combout  $ (!\processor|u_ba|ShiftLeft1~0_combout ) ) + ( \processor|u_ba|Add5~35  ) + ( \processor|u_ba|Add5~34  ))
// \processor|u_ba|Add5~38  = CARRY(( !\processor|u_ba|ShiftLeft1~8_combout  $ (!\processor|u_ba|ShiftLeft1~0_combout ) ) + ( \processor|u_ba|Add5~35  ) + ( \processor|u_ba|Add5~34  ))
// \processor|u_ba|Add5~39  = SHARE((\processor|u_ba|ShiftLeft1~8_combout  & \processor|u_ba|ShiftLeft1~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft1~8_combout ),
	.datad(!\processor|u_ba|ShiftLeft1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add5~34 ),
	.sharein(\processor|u_ba|Add5~35 ),
	.combout(),
	.sumout(\processor|u_ba|Add5~37_sumout ),
	.cout(\processor|u_ba|Add5~38 ),
	.shareout(\processor|u_ba|Add5~39 ));
// synopsys translate_off
defparam \processor|u_ba|Add5~37 .extended_lut = "off";
defparam \processor|u_ba|Add5~37 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_ba|Add5~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N24
cyclonev_lcell_comb \processor|u_ba|Add5~5 (
// Equation(s):
// \processor|u_ba|Add5~5_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~2_combout  $ (!\processor|u_ba|ShiftLeft1~1_combout ) ) + ( \processor|u_ba|Add5~39  ) + ( \processor|u_ba|Add5~38  ))
// \processor|u_ba|Add5~6  = CARRY(( !\processor|u_ba|ShiftLeft1~2_combout  $ (!\processor|u_ba|ShiftLeft1~1_combout ) ) + ( \processor|u_ba|Add5~39  ) + ( \processor|u_ba|Add5~38  ))
// \processor|u_ba|Add5~7  = SHARE((\processor|u_ba|ShiftLeft1~2_combout  & \processor|u_ba|ShiftLeft1~1_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft1~2_combout ),
	.datad(!\processor|u_ba|ShiftLeft1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add5~38 ),
	.sharein(\processor|u_ba|Add5~39 ),
	.combout(),
	.sumout(\processor|u_ba|Add5~5_sumout ),
	.cout(\processor|u_ba|Add5~6 ),
	.shareout(\processor|u_ba|Add5~7 ));
// synopsys translate_off
defparam \processor|u_ba|Add5~5 .extended_lut = "off";
defparam \processor|u_ba|Add5~5 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_ba|Add5~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N27
cyclonev_lcell_comb \processor|u_ba|Add5~1 (
// Equation(s):
// \processor|u_ba|Add5~1_sumout  = SUM(( \processor|u_ba|ShiftLeft1~0_combout  ) + ( \processor|u_ba|Add5~7  ) + ( \processor|u_ba|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|u_ba|ShiftLeft1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add5~6 ),
	.sharein(\processor|u_ba|Add5~7 ),
	.combout(),
	.sumout(\processor|u_ba|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add5~1 .extended_lut = "off";
defparam \processor|u_ba|Add5~1 .lut_mask = 64'h00000000000000FF;
defparam \processor|u_ba|Add5~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N15
cyclonev_lcell_comb \processor|u_ba|ShiftLeft0~4 (
// Equation(s):
// \processor|u_ba|ShiftLeft0~4_combout  = ( \main_fsm|zoom_level [0] & ( \processor|x_out_count [4] & ( (!\main_fsm|zoom_level [1] & ((\processor|x_out_count [1]))) # (\main_fsm|zoom_level [1] & (\processor|x_out_count[3]~DUPLICATE_q )) ) ) ) # ( 
// !\main_fsm|zoom_level [0] & ( \processor|x_out_count [4] & ( (!\main_fsm|zoom_level [1]) # (\processor|x_out_count[2]~DUPLICATE_q ) ) ) ) # ( \main_fsm|zoom_level [0] & ( !\processor|x_out_count [4] & ( (!\main_fsm|zoom_level [1] & 
// ((\processor|x_out_count [1]))) # (\main_fsm|zoom_level [1] & (\processor|x_out_count[3]~DUPLICATE_q )) ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\processor|x_out_count [4] & ( (\processor|x_out_count[2]~DUPLICATE_q  & \main_fsm|zoom_level [1]) ) ) )

	.dataa(!\processor|x_out_count[2]~DUPLICATE_q ),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\processor|x_out_count[3]~DUPLICATE_q ),
	.datad(!\processor|x_out_count [1]),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\processor|x_out_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft0~4 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft0~4 .lut_mask = 64'h111103CFDDDD03CF;
defparam \processor|u_ba|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N48
cyclonev_lcell_comb \processor|u_ba|ShiftLeft0~3 (
// Equation(s):
// \processor|u_ba|ShiftLeft0~3_combout  = ( \processor|x_out_count [2] & ( \main_fsm|zoom_level [1] & ( (\main_fsm|zoom_level [0]) # (\processor|x_out_count [1]) ) ) ) # ( !\processor|x_out_count [2] & ( \main_fsm|zoom_level [1] & ( (\processor|x_out_count 
// [1] & !\main_fsm|zoom_level [0]) ) ) ) # ( \processor|x_out_count [2] & ( !\main_fsm|zoom_level [1] & ( (!\main_fsm|zoom_level [0] & (\processor|x_out_count [3])) # (\main_fsm|zoom_level [0] & ((\processor|x_out_count[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\processor|x_out_count [2] & ( !\main_fsm|zoom_level [1] & ( (!\main_fsm|zoom_level [0] & (\processor|x_out_count [3])) # (\main_fsm|zoom_level [0] & ((\processor|x_out_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\processor|x_out_count [3]),
	.datab(!\processor|x_out_count [1]),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\processor|x_out_count[0]~DUPLICATE_q ),
	.datae(!\processor|x_out_count [2]),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft0~3 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft0~3 .lut_mask = 64'h505F505F30303F3F;
defparam \processor|u_ba|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N45
cyclonev_lcell_comb \processor|u_ba|ShiftLeft0~2 (
// Equation(s):
// \processor|u_ba|ShiftLeft0~2_combout  = ( \main_fsm|zoom_level [1] & ( (!\main_fsm|zoom_level [0] & ((\processor|x_out_count[0]~DUPLICATE_q ))) # (\main_fsm|zoom_level [0] & (\processor|x_out_count [1])) ) ) # ( !\main_fsm|zoom_level [1] & ( 
// (!\main_fsm|zoom_level [0] & \processor|x_out_count [2]) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\processor|x_out_count [1]),
	.datac(!\processor|x_out_count[0]~DUPLICATE_q ),
	.datad(!\processor|x_out_count [2]),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft0~2 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft0~2 .lut_mask = 64'h00AA00AA1B1B1B1B;
defparam \processor|u_ba|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N0
cyclonev_lcell_comb \processor|Add6~9 (
// Equation(s):
// \processor|Add6~9_sumout  = SUM(( (!\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [1] & \processor|x_out_count[0]~DUPLICATE_q )) ) + ( VCC ) + ( !VCC ))
// \processor|Add6~10  = CARRY(( (!\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [1] & \processor|x_out_count[0]~DUPLICATE_q )) ) + ( VCC ) + ( !VCC ))

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\processor|x_out_count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~9_sumout ),
	.cout(\processor|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~9 .extended_lut = "off";
defparam \processor|Add6~9 .lut_mask = 64'h0000000000000808;
defparam \processor|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N3
cyclonev_lcell_comb \processor|Add6~13 (
// Equation(s):
// \processor|Add6~13_sumout  = SUM(( (!\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [1] & (\processor|x_out_count [1]))) # (\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [1] & ((\processor|x_out_count[0]~DUPLICATE_q )))) ) + ( GND ) + ( 
// \processor|Add6~10  ))
// \processor|Add6~14  = CARRY(( (!\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [1] & (\processor|x_out_count [1]))) # (\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [1] & ((\processor|x_out_count[0]~DUPLICATE_q )))) ) + ( GND ) + ( 
// \processor|Add6~10  ))

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\processor|x_out_count [1]),
	.datad(!\processor|x_out_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~13_sumout ),
	.cout(\processor|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~13 .extended_lut = "off";
defparam \processor|Add6~13 .lut_mask = 64'h0000FFFF00000819;
defparam \processor|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N6
cyclonev_lcell_comb \processor|Add6~17 (
// Equation(s):
// \processor|Add6~17_sumout  = SUM(( \processor|u_ba|ShiftLeft0~2_combout  ) + ( GND ) + ( \processor|Add6~14  ))
// \processor|Add6~18  = CARRY(( \processor|u_ba|ShiftLeft0~2_combout  ) + ( GND ) + ( \processor|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~17_sumout ),
	.cout(\processor|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~17 .extended_lut = "off";
defparam \processor|Add6~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N9
cyclonev_lcell_comb \processor|Add6~21 (
// Equation(s):
// \processor|Add6~21_sumout  = SUM(( \processor|u_ba|ShiftLeft0~3_combout  ) + ( GND ) + ( \processor|Add6~18  ))
// \processor|Add6~22  = CARRY(( \processor|u_ba|ShiftLeft0~3_combout  ) + ( GND ) + ( \processor|Add6~18  ))

	.dataa(!\processor|u_ba|ShiftLeft0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~21_sumout ),
	.cout(\processor|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~21 .extended_lut = "off";
defparam \processor|Add6~21 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N12
cyclonev_lcell_comb \processor|Add6~25 (
// Equation(s):
// \processor|Add6~25_sumout  = SUM(( \processor|u_ba|ShiftLeft0~4_combout  ) + ( GND ) + ( \processor|Add6~22  ))
// \processor|Add6~26  = CARRY(( \processor|u_ba|ShiftLeft0~4_combout  ) + ( GND ) + ( \processor|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|u_ba|ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~25_sumout ),
	.cout(\processor|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~25 .extended_lut = "off";
defparam \processor|Add6~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N15
cyclonev_lcell_comb \processor|Add6~29 (
// Equation(s):
// \processor|Add6~29_sumout  = SUM(( \processor|u_ba|Add5~9_sumout  ) + ( GND ) + ( \processor|Add6~26  ))
// \processor|Add6~30  = CARRY(( \processor|u_ba|Add5~9_sumout  ) + ( GND ) + ( \processor|Add6~26  ))

	.dataa(!\processor|u_ba|Add5~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~29_sumout ),
	.cout(\processor|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~29 .extended_lut = "off";
defparam \processor|Add6~29 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N18
cyclonev_lcell_comb \processor|Add6~33 (
// Equation(s):
// \processor|Add6~33_sumout  = SUM(( \processor|u_ba|Add5~13_sumout  ) + ( GND ) + ( \processor|Add6~30  ))
// \processor|Add6~34  = CARRY(( \processor|u_ba|Add5~13_sumout  ) + ( GND ) + ( \processor|Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~33_sumout ),
	.cout(\processor|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~33 .extended_lut = "off";
defparam \processor|Add6~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N21
cyclonev_lcell_comb \processor|Add6~37 (
// Equation(s):
// \processor|Add6~37_sumout  = SUM(( \processor|u_ba|Add5~17_sumout  ) + ( GND ) + ( \processor|Add6~34  ))
// \processor|Add6~38  = CARRY(( \processor|u_ba|Add5~17_sumout  ) + ( GND ) + ( \processor|Add6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|u_ba|Add5~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~37_sumout ),
	.cout(\processor|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~37 .extended_lut = "off";
defparam \processor|Add6~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N24
cyclonev_lcell_comb \processor|Add6~41 (
// Equation(s):
// \processor|Add6~41_sumout  = SUM(( \processor|u_ba|Add5~21_sumout  ) + ( GND ) + ( \processor|Add6~38  ))
// \processor|Add6~42  = CARRY(( \processor|u_ba|Add5~21_sumout  ) + ( GND ) + ( \processor|Add6~38  ))

	.dataa(gnd),
	.datab(!\processor|u_ba|Add5~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~41_sumout ),
	.cout(\processor|Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~41 .extended_lut = "off";
defparam \processor|Add6~41 .lut_mask = 64'h0000FFFF00003333;
defparam \processor|Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N27
cyclonev_lcell_comb \processor|Add6~45 (
// Equation(s):
// \processor|Add6~45_sumout  = SUM(( \processor|u_ba|Add5~25_sumout  ) + ( GND ) + ( \processor|Add6~42  ))
// \processor|Add6~46  = CARRY(( \processor|u_ba|Add5~25_sumout  ) + ( GND ) + ( \processor|Add6~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|u_ba|Add5~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~45_sumout ),
	.cout(\processor|Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~45 .extended_lut = "off";
defparam \processor|Add6~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N30
cyclonev_lcell_comb \processor|Add6~49 (
// Equation(s):
// \processor|Add6~49_sumout  = SUM(( \processor|u_ba|Add5~29_sumout  ) + ( GND ) + ( \processor|Add6~46  ))
// \processor|Add6~50  = CARRY(( \processor|u_ba|Add5~29_sumout  ) + ( GND ) + ( \processor|Add6~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~49_sumout ),
	.cout(\processor|Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~49 .extended_lut = "off";
defparam \processor|Add6~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N33
cyclonev_lcell_comb \processor|Add6~53 (
// Equation(s):
// \processor|Add6~53_sumout  = SUM(( \processor|u_ba|Add5~33_sumout  ) + ( GND ) + ( \processor|Add6~50  ))
// \processor|Add6~54  = CARRY(( \processor|u_ba|Add5~33_sumout  ) + ( GND ) + ( \processor|Add6~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~53_sumout ),
	.cout(\processor|Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~53 .extended_lut = "off";
defparam \processor|Add6~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N36
cyclonev_lcell_comb \processor|Add6~57 (
// Equation(s):
// \processor|Add6~57_sumout  = SUM(( \processor|u_ba|Add5~37_sumout  ) + ( GND ) + ( \processor|Add6~54  ))
// \processor|Add6~58  = CARRY(( \processor|u_ba|Add5~37_sumout  ) + ( GND ) + ( \processor|Add6~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~57_sumout ),
	.cout(\processor|Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~57 .extended_lut = "off";
defparam \processor|Add6~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N39
cyclonev_lcell_comb \processor|Add6~5 (
// Equation(s):
// \processor|Add6~5_sumout  = SUM(( \processor|u_ba|Add5~5_sumout  ) + ( GND ) + ( \processor|Add6~58  ))
// \processor|Add6~6  = CARRY(( \processor|u_ba|Add5~5_sumout  ) + ( GND ) + ( \processor|Add6~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~5_sumout ),
	.cout(\processor|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~5 .extended_lut = "off";
defparam \processor|Add6~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N42
cyclonev_lcell_comb \processor|Add6~1 (
// Equation(s):
// \processor|Add6~1_sumout  = SUM(( \processor|u_ba|Add5~1_sumout  ) + ( GND ) + ( \processor|Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|u_ba|Add5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~1 .extended_lut = "off";
defparam \processor|Add6~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N30
cyclonev_lcell_comb \processor|Add7~9 (
// Equation(s):
// \processor|Add7~9_sumout  = SUM(( \processor|u_ba|Add5~9_sumout  ) + ( VCC ) + ( !VCC ))
// \processor|Add7~10  = CARRY(( \processor|u_ba|Add5~9_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add7~9_sumout ),
	.cout(\processor|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add7~9 .extended_lut = "off";
defparam \processor|Add7~9 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N33
cyclonev_lcell_comb \processor|Add7~13 (
// Equation(s):
// \processor|Add7~13_sumout  = SUM(( \processor|u_ba|Add5~13_sumout  ) + ( GND ) + ( \processor|Add7~10  ))
// \processor|Add7~14  = CARRY(( \processor|u_ba|Add5~13_sumout  ) + ( GND ) + ( \processor|Add7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|u_ba|Add5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add7~13_sumout ),
	.cout(\processor|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add7~13 .extended_lut = "off";
defparam \processor|Add7~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N36
cyclonev_lcell_comb \processor|Add7~17 (
// Equation(s):
// \processor|Add7~17_sumout  = SUM(( \processor|u_ba|Add5~17_sumout  ) + ( VCC ) + ( \processor|Add7~14  ))
// \processor|Add7~18  = CARRY(( \processor|u_ba|Add5~17_sumout  ) + ( VCC ) + ( \processor|Add7~14  ))

	.dataa(gnd),
	.datab(!\processor|u_ba|Add5~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add7~17_sumout ),
	.cout(\processor|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add7~17 .extended_lut = "off";
defparam \processor|Add7~17 .lut_mask = 64'h0000000000003333;
defparam \processor|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N39
cyclonev_lcell_comb \processor|Add7~21 (
// Equation(s):
// \processor|Add7~21_sumout  = SUM(( \processor|u_ba|Add5~21_sumout  ) + ( GND ) + ( \processor|Add7~18  ))
// \processor|Add7~22  = CARRY(( \processor|u_ba|Add5~21_sumout  ) + ( GND ) + ( \processor|Add7~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add7~21_sumout ),
	.cout(\processor|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add7~21 .extended_lut = "off";
defparam \processor|Add7~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N42
cyclonev_lcell_comb \processor|Add7~25 (
// Equation(s):
// \processor|Add7~25_sumout  = SUM(( \processor|u_ba|Add5~25_sumout  ) + ( GND ) + ( \processor|Add7~22  ))
// \processor|Add7~26  = CARRY(( \processor|u_ba|Add5~25_sumout  ) + ( GND ) + ( \processor|Add7~22  ))

	.dataa(gnd),
	.datab(!\processor|u_ba|Add5~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add7~25_sumout ),
	.cout(\processor|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add7~25 .extended_lut = "off";
defparam \processor|Add7~25 .lut_mask = 64'h0000FFFF00003333;
defparam \processor|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N45
cyclonev_lcell_comb \processor|Add7~29 (
// Equation(s):
// \processor|Add7~29_sumout  = SUM(( \processor|u_ba|Add5~29_sumout  ) + ( GND ) + ( \processor|Add7~26  ))
// \processor|Add7~30  = CARRY(( \processor|u_ba|Add5~29_sumout  ) + ( GND ) + ( \processor|Add7~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add7~29_sumout ),
	.cout(\processor|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add7~29 .extended_lut = "off";
defparam \processor|Add7~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N48
cyclonev_lcell_comb \processor|Add7~33 (
// Equation(s):
// \processor|Add7~33_sumout  = SUM(( \processor|u_ba|Add5~33_sumout  ) + ( GND ) + ( \processor|Add7~30  ))
// \processor|Add7~34  = CARRY(( \processor|u_ba|Add5~33_sumout  ) + ( GND ) + ( \processor|Add7~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add7~33_sumout ),
	.cout(\processor|Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add7~33 .extended_lut = "off";
defparam \processor|Add7~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N51
cyclonev_lcell_comb \processor|Add7~37 (
// Equation(s):
// \processor|Add7~37_sumout  = SUM(( \processor|u_ba|Add5~37_sumout  ) + ( GND ) + ( \processor|Add7~34  ))
// \processor|Add7~38  = CARRY(( \processor|u_ba|Add5~37_sumout  ) + ( GND ) + ( \processor|Add7~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|u_ba|Add5~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add7~37_sumout ),
	.cout(\processor|Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add7~37 .extended_lut = "off";
defparam \processor|Add7~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N54
cyclonev_lcell_comb \processor|Add7~5 (
// Equation(s):
// \processor|Add7~5_sumout  = SUM(( \processor|u_ba|Add5~5_sumout  ) + ( GND ) + ( \processor|Add7~38  ))
// \processor|Add7~6  = CARRY(( \processor|u_ba|Add5~5_sumout  ) + ( GND ) + ( \processor|Add7~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add7~5_sumout ),
	.cout(\processor|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add7~5 .extended_lut = "off";
defparam \processor|Add7~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N57
cyclonev_lcell_comb \processor|Add7~1 (
// Equation(s):
// \processor|Add7~1_sumout  = SUM(( \processor|u_ba|Add5~1_sumout  ) + ( GND ) + ( \processor|Add7~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|u_ba|Add5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Add7~1 .extended_lut = "off";
defparam \processor|Add7~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N0
cyclonev_lcell_comb \processor|Add8~9 (
// Equation(s):
// \processor|Add8~9_sumout  = SUM(( (!\main_fsm|zoom_level [1] & (!\main_fsm|zoom_level [0] & \processor|x_out_count[0]~DUPLICATE_q )) ) + ( VCC ) + ( !VCC ))
// \processor|Add8~10  = CARRY(( (!\main_fsm|zoom_level [1] & (!\main_fsm|zoom_level [0] & \processor|x_out_count[0]~DUPLICATE_q )) ) + ( VCC ) + ( !VCC ))

	.dataa(!\main_fsm|zoom_level [1]),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(gnd),
	.datad(!\processor|x_out_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~9_sumout ),
	.cout(\processor|Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~9 .extended_lut = "off";
defparam \processor|Add8~9 .lut_mask = 64'h0000000000000088;
defparam \processor|Add8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N3
cyclonev_lcell_comb \processor|Add8~13 (
// Equation(s):
// \processor|Add8~13_sumout  = SUM(( (!\main_fsm|zoom_level [1] & (!\main_fsm|zoom_level [0] & ((\processor|x_out_count [1])))) # (\main_fsm|zoom_level [1] & (\main_fsm|zoom_level [0] & (\processor|x_out_count[0]~DUPLICATE_q ))) ) + ( GND ) + ( 
// \processor|Add8~10  ))
// \processor|Add8~14  = CARRY(( (!\main_fsm|zoom_level [1] & (!\main_fsm|zoom_level [0] & ((\processor|x_out_count [1])))) # (\main_fsm|zoom_level [1] & (\main_fsm|zoom_level [0] & (\processor|x_out_count[0]~DUPLICATE_q ))) ) + ( GND ) + ( 
// \processor|Add8~10  ))

	.dataa(!\main_fsm|zoom_level [1]),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\processor|x_out_count[0]~DUPLICATE_q ),
	.datad(!\processor|x_out_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~13_sumout ),
	.cout(\processor|Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~13 .extended_lut = "off";
defparam \processor|Add8~13 .lut_mask = 64'h0000FFFF00000189;
defparam \processor|Add8~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N6
cyclonev_lcell_comb \processor|Add8~17 (
// Equation(s):
// \processor|Add8~17_sumout  = SUM(( \processor|u_ba|ShiftLeft0~2_combout  ) + ( GND ) + ( \processor|Add8~14  ))
// \processor|Add8~18  = CARRY(( \processor|u_ba|ShiftLeft0~2_combout  ) + ( GND ) + ( \processor|Add8~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~17_sumout ),
	.cout(\processor|Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~17 .extended_lut = "off";
defparam \processor|Add8~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add8~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N9
cyclonev_lcell_comb \processor|Add8~21 (
// Equation(s):
// \processor|Add8~21_sumout  = SUM(( \processor|u_ba|ShiftLeft0~3_combout  ) + ( GND ) + ( \processor|Add8~18  ))
// \processor|Add8~22  = CARRY(( \processor|u_ba|ShiftLeft0~3_combout  ) + ( GND ) + ( \processor|Add8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|u_ba|ShiftLeft0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~21_sumout ),
	.cout(\processor|Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~21 .extended_lut = "off";
defparam \processor|Add8~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add8~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N12
cyclonev_lcell_comb \processor|Add8~25 (
// Equation(s):
// \processor|Add8~25_sumout  = SUM(( \processor|u_ba|ShiftLeft0~4_combout  ) + ( GND ) + ( \processor|Add8~22  ))
// \processor|Add8~26  = CARRY(( \processor|u_ba|ShiftLeft0~4_combout  ) + ( GND ) + ( \processor|Add8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~25_sumout ),
	.cout(\processor|Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~25 .extended_lut = "off";
defparam \processor|Add8~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add8~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N15
cyclonev_lcell_comb \processor|Add8~29 (
// Equation(s):
// \processor|Add8~29_sumout  = SUM(( \processor|Add7~9_sumout  ) + ( GND ) + ( \processor|Add8~26  ))
// \processor|Add8~30  = CARRY(( \processor|Add7~9_sumout  ) + ( GND ) + ( \processor|Add8~26  ))

	.dataa(!\processor|Add7~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~29_sumout ),
	.cout(\processor|Add8~30 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~29 .extended_lut = "off";
defparam \processor|Add8~29 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add8~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N18
cyclonev_lcell_comb \processor|Add8~33 (
// Equation(s):
// \processor|Add8~33_sumout  = SUM(( \processor|Add7~13_sumout  ) + ( GND ) + ( \processor|Add8~30  ))
// \processor|Add8~34  = CARRY(( \processor|Add7~13_sumout  ) + ( GND ) + ( \processor|Add8~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|Add7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~33_sumout ),
	.cout(\processor|Add8~34 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~33 .extended_lut = "off";
defparam \processor|Add8~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add8~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N21
cyclonev_lcell_comb \processor|Add8~37 (
// Equation(s):
// \processor|Add8~37_sumout  = SUM(( \processor|Add7~17_sumout  ) + ( GND ) + ( \processor|Add8~34  ))
// \processor|Add8~38  = CARRY(( \processor|Add7~17_sumout  ) + ( GND ) + ( \processor|Add8~34  ))

	.dataa(!\processor|Add7~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~37_sumout ),
	.cout(\processor|Add8~38 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~37 .extended_lut = "off";
defparam \processor|Add8~37 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add8~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N24
cyclonev_lcell_comb \processor|Add8~41 (
// Equation(s):
// \processor|Add8~41_sumout  = SUM(( \processor|Add7~21_sumout  ) + ( GND ) + ( \processor|Add8~38  ))
// \processor|Add8~42  = CARRY(( \processor|Add7~21_sumout  ) + ( GND ) + ( \processor|Add8~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|Add7~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~41_sumout ),
	.cout(\processor|Add8~42 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~41 .extended_lut = "off";
defparam \processor|Add8~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add8~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N27
cyclonev_lcell_comb \processor|Add8~45 (
// Equation(s):
// \processor|Add8~45_sumout  = SUM(( \processor|Add7~25_sumout  ) + ( GND ) + ( \processor|Add8~42  ))
// \processor|Add8~46  = CARRY(( \processor|Add7~25_sumout  ) + ( GND ) + ( \processor|Add8~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|Add7~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~45_sumout ),
	.cout(\processor|Add8~46 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~45 .extended_lut = "off";
defparam \processor|Add8~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add8~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N30
cyclonev_lcell_comb \processor|Add8~49 (
// Equation(s):
// \processor|Add8~49_sumout  = SUM(( \processor|Add7~29_sumout  ) + ( GND ) + ( \processor|Add8~46  ))
// \processor|Add8~50  = CARRY(( \processor|Add7~29_sumout  ) + ( GND ) + ( \processor|Add8~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|Add7~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~49_sumout ),
	.cout(\processor|Add8~50 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~49 .extended_lut = "off";
defparam \processor|Add8~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add8~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N33
cyclonev_lcell_comb \processor|Add8~53 (
// Equation(s):
// \processor|Add8~53_sumout  = SUM(( \processor|Add7~33_sumout  ) + ( GND ) + ( \processor|Add8~50  ))
// \processor|Add8~54  = CARRY(( \processor|Add7~33_sumout  ) + ( GND ) + ( \processor|Add8~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|Add7~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~53_sumout ),
	.cout(\processor|Add8~54 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~53 .extended_lut = "off";
defparam \processor|Add8~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add8~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N36
cyclonev_lcell_comb \processor|Add8~57 (
// Equation(s):
// \processor|Add8~57_sumout  = SUM(( \processor|Add7~37_sumout  ) + ( GND ) + ( \processor|Add8~54  ))
// \processor|Add8~58  = CARRY(( \processor|Add7~37_sumout  ) + ( GND ) + ( \processor|Add8~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|Add7~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~57_sumout ),
	.cout(\processor|Add8~58 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~57 .extended_lut = "off";
defparam \processor|Add8~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add8~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N39
cyclonev_lcell_comb \processor|Add8~5 (
// Equation(s):
// \processor|Add8~5_sumout  = SUM(( \processor|Add7~5_sumout  ) + ( GND ) + ( \processor|Add8~58  ))
// \processor|Add8~6  = CARRY(( \processor|Add7~5_sumout  ) + ( GND ) + ( \processor|Add8~58  ))

	.dataa(!\processor|Add7~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~5_sumout ),
	.cout(\processor|Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~5 .extended_lut = "off";
defparam \processor|Add8~5 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N42
cyclonev_lcell_comb \processor|Add8~1 (
// Equation(s):
// \processor|Add8~1_sumout  = SUM(( \processor|Add7~1_sumout  ) + ( GND ) + ( \processor|Add8~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|Add7~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~1 .extended_lut = "off";
defparam \processor|Add8~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N48
cyclonev_lcell_comb \processor|Mux15~0 (
// Equation(s):
// \processor|Mux15~0_combout  = ( \processor|Add7~1_sumout  & ( \processor|Add8~1_sumout  & ( ((!\processor|fetch_state [0] & ((\processor|u_ba|Add5~1_sumout ))) # (\processor|fetch_state [0] & (\processor|Add6~1_sumout ))) # (\processor|fetch_state [1]) ) 
// ) ) # ( !\processor|Add7~1_sumout  & ( \processor|Add8~1_sumout  & ( (!\processor|fetch_state [1] & ((!\processor|fetch_state [0] & ((\processor|u_ba|Add5~1_sumout ))) # (\processor|fetch_state [0] & (\processor|Add6~1_sumout )))) # 
// (\processor|fetch_state [1] & (((\processor|fetch_state [0])))) ) ) ) # ( \processor|Add7~1_sumout  & ( !\processor|Add8~1_sumout  & ( (!\processor|fetch_state [1] & ((!\processor|fetch_state [0] & ((\processor|u_ba|Add5~1_sumout ))) # 
// (\processor|fetch_state [0] & (\processor|Add6~1_sumout )))) # (\processor|fetch_state [1] & (((!\processor|fetch_state [0])))) ) ) ) # ( !\processor|Add7~1_sumout  & ( !\processor|Add8~1_sumout  & ( (!\processor|fetch_state [1] & 
// ((!\processor|fetch_state [0] & ((\processor|u_ba|Add5~1_sumout ))) # (\processor|fetch_state [0] & (\processor|Add6~1_sumout )))) ) ) )

	.dataa(!\processor|Add6~1_sumout ),
	.datab(!\processor|fetch_state [1]),
	.datac(!\processor|u_ba|Add5~1_sumout ),
	.datad(!\processor|fetch_state [0]),
	.datae(!\processor|Add7~1_sumout ),
	.dataf(!\processor|Add8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux15~0 .extended_lut = "off";
defparam \processor|Mux15~0 .lut_mask = 64'h0C443F440C773F77;
defparam \processor|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N54
cyclonev_lcell_comb \processor|Mux15~1 (
// Equation(s):
// \processor|Mux15~1_combout  = ( \processor|u_nn|Add2~1_sumout  & ( \processor|Mux15~0_combout  & ( (!\algorithm_select[1]~0_combout  & (((!\algorithm_select[0]~1_combout )) # (\processor|u_pr|Add2~1_sumout ))) # (\algorithm_select[1]~0_combout  & 
// (((\processor|u_dec|Add2~1_sumout ) # (\algorithm_select[0]~1_combout )))) ) ) ) # ( !\processor|u_nn|Add2~1_sumout  & ( \processor|Mux15~0_combout  & ( (!\algorithm_select[1]~0_combout  & (\processor|u_pr|Add2~1_sumout  & (\algorithm_select[0]~1_combout 
// ))) # (\algorithm_select[1]~0_combout  & (((\processor|u_dec|Add2~1_sumout ) # (\algorithm_select[0]~1_combout )))) ) ) ) # ( \processor|u_nn|Add2~1_sumout  & ( !\processor|Mux15~0_combout  & ( (!\algorithm_select[1]~0_combout  & 
// (((!\algorithm_select[0]~1_combout )) # (\processor|u_pr|Add2~1_sumout ))) # (\algorithm_select[1]~0_combout  & (((!\algorithm_select[0]~1_combout  & \processor|u_dec|Add2~1_sumout )))) ) ) ) # ( !\processor|u_nn|Add2~1_sumout  & ( 
// !\processor|Mux15~0_combout  & ( (!\algorithm_select[1]~0_combout  & (\processor|u_pr|Add2~1_sumout  & (\algorithm_select[0]~1_combout ))) # (\algorithm_select[1]~0_combout  & (((!\algorithm_select[0]~1_combout  & \processor|u_dec|Add2~1_sumout )))) ) ) )

	.dataa(!\processor|u_pr|Add2~1_sumout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\algorithm_select[0]~1_combout ),
	.datad(!\processor|u_dec|Add2~1_sumout ),
	.datae(!\processor|u_nn|Add2~1_sumout ),
	.dataf(!\processor|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux15~1 .extended_lut = "off";
defparam \processor|Mux15~1 .lut_mask = 64'h0434C4F40737C7F7;
defparam \processor|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N48
cyclonev_lcell_comb \processor|Mux16~0 (
// Equation(s):
// \processor|Mux16~0_combout  = ( \processor|Add6~5_sumout  & ( \processor|Add8~5_sumout  & ( ((!\processor|fetch_state [1] & (\processor|u_ba|Add5~5_sumout )) # (\processor|fetch_state [1] & ((\processor|Add7~5_sumout )))) # (\processor|fetch_state [0]) ) 
// ) ) # ( !\processor|Add6~5_sumout  & ( \processor|Add8~5_sumout  & ( (!\processor|fetch_state [0] & ((!\processor|fetch_state [1] & (\processor|u_ba|Add5~5_sumout )) # (\processor|fetch_state [1] & ((\processor|Add7~5_sumout ))))) # 
// (\processor|fetch_state [0] & (\processor|fetch_state [1])) ) ) ) # ( \processor|Add6~5_sumout  & ( !\processor|Add8~5_sumout  & ( (!\processor|fetch_state [0] & ((!\processor|fetch_state [1] & (\processor|u_ba|Add5~5_sumout )) # (\processor|fetch_state 
// [1] & ((\processor|Add7~5_sumout ))))) # (\processor|fetch_state [0] & (!\processor|fetch_state [1])) ) ) ) # ( !\processor|Add6~5_sumout  & ( !\processor|Add8~5_sumout  & ( (!\processor|fetch_state [0] & ((!\processor|fetch_state [1] & 
// (\processor|u_ba|Add5~5_sumout )) # (\processor|fetch_state [1] & ((\processor|Add7~5_sumout ))))) ) ) )

	.dataa(!\processor|fetch_state [0]),
	.datab(!\processor|fetch_state [1]),
	.datac(!\processor|u_ba|Add5~5_sumout ),
	.datad(!\processor|Add7~5_sumout ),
	.datae(!\processor|Add6~5_sumout ),
	.dataf(!\processor|Add8~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux16~0 .extended_lut = "off";
defparam \processor|Mux16~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \processor|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N6
cyclonev_lcell_comb \processor|Mux16~1 (
// Equation(s):
// \processor|Mux16~1_combout  = ( \algorithm_select[1]~0_combout  & ( \processor|Mux16~0_combout  & ( (\algorithm_select[0]~1_combout ) # (\processor|u_dec|Add2~5_sumout ) ) ) ) # ( !\algorithm_select[1]~0_combout  & ( \processor|Mux16~0_combout  & ( 
// (!\algorithm_select[0]~1_combout  & ((\processor|u_nn|Add2~5_sumout ))) # (\algorithm_select[0]~1_combout  & (\processor|u_pr|Add2~5_sumout )) ) ) ) # ( \algorithm_select[1]~0_combout  & ( !\processor|Mux16~0_combout  & ( (\processor|u_dec|Add2~5_sumout  
// & !\algorithm_select[0]~1_combout ) ) ) ) # ( !\algorithm_select[1]~0_combout  & ( !\processor|Mux16~0_combout  & ( (!\algorithm_select[0]~1_combout  & ((\processor|u_nn|Add2~5_sumout ))) # (\algorithm_select[0]~1_combout  & (\processor|u_pr|Add2~5_sumout 
// )) ) ) )

	.dataa(!\processor|u_pr|Add2~5_sumout ),
	.datab(!\processor|u_dec|Add2~5_sumout ),
	.datac(!\algorithm_select[0]~1_combout ),
	.datad(!\processor|u_nn|Add2~5_sumout ),
	.datae(!\algorithm_select[1]~0_combout ),
	.dataf(!\processor|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux16~1 .extended_lut = "off";
defparam \processor|Mux16~1 .lut_mask = 64'h05F5303005F53F3F;
defparam \processor|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N0
cyclonev_lcell_comb \processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] (
// Equation(s):
// \processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode132w [2] = ( \processor|Mux15~1_combout  & ( !\processor|Mux16~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|Mux15~1_combout ),
	.dataf(!\processor|Mux16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .extended_lut = "off";
defparam \processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .lut_mask = 64'h0000FFFF00000000;
defparam \processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N15
cyclonev_lcell_comb \processor|u_ba|ShiftLeft0~0 (
// Equation(s):
// \processor|u_ba|ShiftLeft0~0_combout  = (!\main_fsm|zoom_level [1] & (\processor|x_out_count[0]~DUPLICATE_q  & !\main_fsm|zoom_level [0]))

	.dataa(!\main_fsm|zoom_level [1]),
	.datab(gnd),
	.datac(!\processor|x_out_count[0]~DUPLICATE_q ),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft0~0 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft0~0 .lut_mask = 64'h0A000A000A000A00;
defparam \processor|u_ba|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N12
cyclonev_lcell_comb \processor|Mux29~0 (
// Equation(s):
// \processor|Mux29~0_combout  = ( \main_fsm|zoom_level [0] & ( \processor|x_out_count [0] & ( (!\main_fsm|zoom_level [1] & (\processor|x_out_count [1])) # (\main_fsm|zoom_level [1] & ((\processor|x_out_count[3]~DUPLICATE_q ))) ) ) ) # ( 
// !\main_fsm|zoom_level [0] & ( \processor|x_out_count [0] & ( (!\main_fsm|zoom_level [1]) # (\processor|x_out_count[2]~DUPLICATE_q ) ) ) ) # ( \main_fsm|zoom_level [0] & ( !\processor|x_out_count [0] & ( (!\main_fsm|zoom_level [1] & (\processor|x_out_count 
// [1])) # (\main_fsm|zoom_level [1] & ((\processor|x_out_count[3]~DUPLICATE_q ))) ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\processor|x_out_count [0] & ( (\processor|x_out_count[2]~DUPLICATE_q  & \main_fsm|zoom_level [1]) ) ) )

	.dataa(!\processor|x_out_count[2]~DUPLICATE_q ),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\processor|x_out_count [1]),
	.datad(!\processor|x_out_count[3]~DUPLICATE_q ),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\processor|x_out_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux29~0 .extended_lut = "off";
defparam \processor|Mux29~0 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \processor|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N45
cyclonev_lcell_comb \scrolling_display|Decoder0~1 (
// Equation(s):
// \scrolling_display|Decoder0~1_combout  = ( \algorithm_select[1]~0_combout  & ( \algorithm_select[0]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\algorithm_select[0]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\algorithm_select[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Decoder0~1 .extended_lut = "off";
defparam \scrolling_display|Decoder0~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \scrolling_display|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N33
cyclonev_lcell_comb \processor|Mux29~2 (
// Equation(s):
// \processor|Mux29~2_combout  = ( \processor|fetch_state [0] & ( \scrolling_display|Decoder0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|fetch_state [0]),
	.dataf(!\scrolling_display|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux29~2 .extended_lut = "off";
defparam \processor|Mux29~2 .lut_mask = 64'h000000000000FFFF;
defparam \processor|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N36
cyclonev_lcell_comb \processor|Mux29~1 (
// Equation(s):
// \processor|Mux29~1_combout  = ( \algorithm_select[1]~0_combout  & ( \algorithm_select[0]~1_combout  & ( (!\processor|fetch_state [0]) # (\processor|fetch_state [1]) ) ) ) # ( \algorithm_select[1]~0_combout  & ( !\algorithm_select[0]~1_combout  ) )

	.dataa(gnd),
	.datab(!\processor|fetch_state [1]),
	.datac(!\processor|fetch_state [0]),
	.datad(gnd),
	.datae(!\algorithm_select[1]~0_combout ),
	.dataf(!\algorithm_select[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux29~1 .extended_lut = "off";
defparam \processor|Mux29~1 .lut_mask = 64'h0000FFFF0000F3F3;
defparam \processor|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N54
cyclonev_lcell_comb \processor|Mux29~3 (
// Equation(s):
// \processor|Mux29~3_combout  = ( \processor|Mux29~2_combout  & ( \processor|Mux29~1_combout  & ( \processor|Add8~9_sumout  ) ) ) # ( !\processor|Mux29~2_combout  & ( \processor|Mux29~1_combout  & ( \processor|u_ba|ShiftLeft0~0_combout  ) ) ) # ( 
// \processor|Mux29~2_combout  & ( !\processor|Mux29~1_combout  & ( \processor|Add6~9_sumout  ) ) ) # ( !\processor|Mux29~2_combout  & ( !\processor|Mux29~1_combout  & ( \processor|Mux29~0_combout  ) ) )

	.dataa(!\processor|Add6~9_sumout ),
	.datab(!\processor|u_ba|ShiftLeft0~0_combout ),
	.datac(!\processor|Mux29~0_combout ),
	.datad(!\processor|Add8~9_sumout ),
	.datae(!\processor|Mux29~2_combout ),
	.dataf(!\processor|Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux29~3 .extended_lut = "off";
defparam \processor|Mux29~3 .lut_mask = 64'h0F0F5555333300FF;
defparam \processor|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N9
cyclonev_lcell_comb \processor|Mux28~0 (
// Equation(s):
// \processor|Mux28~0_combout  = ( \processor|x_out_count [3] & ( \processor|x_out_count [1] & ( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|zoom_level [1] & (\processor|x_out_count[2]~DUPLICATE_q )) # (\main_fsm|zoom_level [1] & ((\processor|x_out_count 
// [4])))) ) ) ) # ( !\processor|x_out_count [3] & ( \processor|x_out_count [1] & ( (!\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0])) # (\processor|x_out_count[2]~DUPLICATE_q ))) # (\main_fsm|zoom_level [1] & (((\processor|x_out_count [4] & 
// \main_fsm|zoom_level [0])))) ) ) ) # ( \processor|x_out_count [3] & ( !\processor|x_out_count [1] & ( (!\main_fsm|zoom_level [1] & (\processor|x_out_count[2]~DUPLICATE_q  & ((\main_fsm|zoom_level [0])))) # (\main_fsm|zoom_level [1] & 
// (((!\main_fsm|zoom_level [0]) # (\processor|x_out_count [4])))) ) ) ) # ( !\processor|x_out_count [3] & ( !\processor|x_out_count [1] & ( (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & (\processor|x_out_count[2]~DUPLICATE_q )) # 
// (\main_fsm|zoom_level [1] & ((\processor|x_out_count [4]))))) ) ) )

	.dataa(!\processor|x_out_count[2]~DUPLICATE_q ),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\processor|x_out_count [4]),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(!\processor|x_out_count [3]),
	.dataf(!\processor|x_out_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux28~0 .extended_lut = "off";
defparam \processor|Mux28~0 .lut_mask = 64'h00473347CC47FF47;
defparam \processor|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N3
cyclonev_lcell_comb \processor|u_ba|ShiftLeft0~1 (
// Equation(s):
// \processor|u_ba|ShiftLeft0~1_combout  = (!\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [1] & ((\processor|x_out_count [1])))) # (\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [1] & (\processor|x_out_count[0]~DUPLICATE_q )))

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\processor|x_out_count[0]~DUPLICATE_q ),
	.datad(!\processor|x_out_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft0~1 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft0~1 .lut_mask = 64'h0189018901890189;
defparam \processor|u_ba|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N0
cyclonev_lcell_comb \processor|Mux28~1 (
// Equation(s):
// \processor|Mux28~1_combout  = ( \processor|Add6~13_sumout  & ( \processor|Mux29~1_combout  & ( (!\processor|Mux29~2_combout  & ((\processor|u_ba|ShiftLeft0~1_combout ))) # (\processor|Mux29~2_combout  & (\processor|Add8~13_sumout )) ) ) ) # ( 
// !\processor|Add6~13_sumout  & ( \processor|Mux29~1_combout  & ( (!\processor|Mux29~2_combout  & ((\processor|u_ba|ShiftLeft0~1_combout ))) # (\processor|Mux29~2_combout  & (\processor|Add8~13_sumout )) ) ) ) # ( \processor|Add6~13_sumout  & ( 
// !\processor|Mux29~1_combout  & ( (\processor|Mux28~0_combout ) # (\processor|Mux29~2_combout ) ) ) ) # ( !\processor|Add6~13_sumout  & ( !\processor|Mux29~1_combout  & ( (!\processor|Mux29~2_combout  & \processor|Mux28~0_combout ) ) ) )

	.dataa(!\processor|Add8~13_sumout ),
	.datab(!\processor|Mux29~2_combout ),
	.datac(!\processor|Mux28~0_combout ),
	.datad(!\processor|u_ba|ShiftLeft0~1_combout ),
	.datae(!\processor|Add6~13_sumout ),
	.dataf(!\processor|Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux28~1 .extended_lut = "off";
defparam \processor|Mux28~1 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \processor|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N3
cyclonev_lcell_comb \processor|Mux27~0 (
// Equation(s):
// \processor|Mux27~0_combout  = ( \processor|x_out_count[2]~DUPLICATE_q  & ( \processor|x_out_count [4] & ( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|zoom_level [1] & ((\processor|x_out_count[3]~DUPLICATE_q ))) # (\main_fsm|zoom_level [1] & 
// (\processor|x_out_count [5]))) ) ) ) # ( !\processor|x_out_count[2]~DUPLICATE_q  & ( \processor|x_out_count [4] & ( (!\main_fsm|zoom_level [1] & (((\processor|x_out_count[3]~DUPLICATE_q  & \main_fsm|zoom_level [0])))) # (\main_fsm|zoom_level [1] & 
// (((!\main_fsm|zoom_level [0])) # (\processor|x_out_count [5]))) ) ) ) # ( \processor|x_out_count[2]~DUPLICATE_q  & ( !\processor|x_out_count [4] & ( (!\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0]) # (\processor|x_out_count[3]~DUPLICATE_q )))) # 
// (\main_fsm|zoom_level [1] & (\processor|x_out_count [5] & ((\main_fsm|zoom_level [0])))) ) ) ) # ( !\processor|x_out_count[2]~DUPLICATE_q  & ( !\processor|x_out_count [4] & ( (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & 
// ((\processor|x_out_count[3]~DUPLICATE_q ))) # (\main_fsm|zoom_level [1] & (\processor|x_out_count [5])))) ) ) )

	.dataa(!\processor|x_out_count [5]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\processor|x_out_count[3]~DUPLICATE_q ),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(!\processor|x_out_count[2]~DUPLICATE_q ),
	.dataf(!\processor|x_out_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux27~0 .extended_lut = "off";
defparam \processor|Mux27~0 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \processor|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N48
cyclonev_lcell_comb \processor|Mux27~1 (
// Equation(s):
// \processor|Mux27~1_combout  = ( \processor|Mux29~2_combout  & ( \processor|Add8~17_sumout  & ( (\processor|Add6~17_sumout ) # (\processor|Mux29~1_combout ) ) ) ) # ( !\processor|Mux29~2_combout  & ( \processor|Add8~17_sumout  & ( 
// (!\processor|Mux29~1_combout  & ((\processor|Mux27~0_combout ))) # (\processor|Mux29~1_combout  & (\processor|u_ba|ShiftLeft0~2_combout )) ) ) ) # ( \processor|Mux29~2_combout  & ( !\processor|Add8~17_sumout  & ( (!\processor|Mux29~1_combout  & 
// \processor|Add6~17_sumout ) ) ) ) # ( !\processor|Mux29~2_combout  & ( !\processor|Add8~17_sumout  & ( (!\processor|Mux29~1_combout  & ((\processor|Mux27~0_combout ))) # (\processor|Mux29~1_combout  & (\processor|u_ba|ShiftLeft0~2_combout )) ) ) )

	.dataa(!\processor|Mux29~1_combout ),
	.datab(!\processor|Add6~17_sumout ),
	.datac(!\processor|u_ba|ShiftLeft0~2_combout ),
	.datad(!\processor|Mux27~0_combout ),
	.datae(!\processor|Mux29~2_combout ),
	.dataf(!\processor|Add8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux27~1 .extended_lut = "off";
defparam \processor|Mux27~1 .lut_mask = 64'h05AF222205AF7777;
defparam \processor|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N21
cyclonev_lcell_comb \processor|Mux26~0 (
// Equation(s):
// \processor|Mux26~0_combout  = ( \processor|x_out_count [3] & ( \processor|x_out_count [5] & ( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|zoom_level [1] & ((\processor|x_out_count [4]))) # (\main_fsm|zoom_level [1] & (\processor|x_out_count [6]))) ) ) ) # 
// ( !\processor|x_out_count [3] & ( \processor|x_out_count [5] & ( (!\main_fsm|zoom_level [1] & (((\processor|x_out_count [4] & \main_fsm|zoom_level [0])))) # (\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0])) # (\processor|x_out_count [6]))) ) ) ) 
// # ( \processor|x_out_count [3] & ( !\processor|x_out_count [5] & ( (!\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0]) # (\processor|x_out_count [4])))) # (\main_fsm|zoom_level [1] & (\processor|x_out_count [6] & ((\main_fsm|zoom_level [0])))) ) ) 
// ) # ( !\processor|x_out_count [3] & ( !\processor|x_out_count [5] & ( (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & ((\processor|x_out_count [4]))) # (\main_fsm|zoom_level [1] & (\processor|x_out_count [6])))) ) ) )

	.dataa(!\processor|x_out_count [6]),
	.datab(!\processor|x_out_count [4]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(!\processor|x_out_count [3]),
	.dataf(!\processor|x_out_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux26~0 .extended_lut = "off";
defparam \processor|Mux26~0 .lut_mask = 64'h0035F0350F35FF35;
defparam \processor|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N54
cyclonev_lcell_comb \processor|Mux26~1 (
// Equation(s):
// \processor|Mux26~1_combout  = ( \processor|Mux29~2_combout  & ( \processor|Mux29~1_combout  & ( \processor|Add8~21_sumout  ) ) ) # ( !\processor|Mux29~2_combout  & ( \processor|Mux29~1_combout  & ( \processor|u_ba|ShiftLeft0~3_combout  ) ) ) # ( 
// \processor|Mux29~2_combout  & ( !\processor|Mux29~1_combout  & ( \processor|Add6~21_sumout  ) ) ) # ( !\processor|Mux29~2_combout  & ( !\processor|Mux29~1_combout  & ( \processor|Mux26~0_combout  ) ) )

	.dataa(!\processor|Add8~21_sumout ),
	.datab(!\processor|Add6~21_sumout ),
	.datac(!\processor|u_ba|ShiftLeft0~3_combout ),
	.datad(!\processor|Mux26~0_combout ),
	.datae(!\processor|Mux29~2_combout ),
	.dataf(!\processor|Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux26~1 .extended_lut = "off";
defparam \processor|Mux26~1 .lut_mask = 64'h00FF33330F0F5555;
defparam \processor|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N3
cyclonev_lcell_comb \processor|Mux25~0 (
// Equation(s):
// \processor|Mux25~0_combout  = ( \processor|x_out_count [6] & ( \processor|x_out_count [4] & ( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|zoom_level [1] & (\processor|x_out_count [5])) # (\main_fsm|zoom_level [1] & ((\processor|x_out_count[7]~DUPLICATE_q 
// )))) ) ) ) # ( !\processor|x_out_count [6] & ( \processor|x_out_count [4] & ( (!\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1])))) # (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & (\processor|x_out_count [5])) # (\main_fsm|zoom_level 
// [1] & ((\processor|x_out_count[7]~DUPLICATE_q ))))) ) ) ) # ( \processor|x_out_count [6] & ( !\processor|x_out_count [4] & ( (!\main_fsm|zoom_level [0] & (((\main_fsm|zoom_level [1])))) # (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & 
// (\processor|x_out_count [5])) # (\main_fsm|zoom_level [1] & ((\processor|x_out_count[7]~DUPLICATE_q ))))) ) ) ) # ( !\processor|x_out_count [6] & ( !\processor|x_out_count [4] & ( (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & 
// (\processor|x_out_count [5])) # (\main_fsm|zoom_level [1] & ((\processor|x_out_count[7]~DUPLICATE_q ))))) ) ) )

	.dataa(!\processor|x_out_count [5]),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\processor|x_out_count[7]~DUPLICATE_q ),
	.datae(!\processor|x_out_count [6]),
	.dataf(!\processor|x_out_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux25~0 .extended_lut = "off";
defparam \processor|Mux25~0 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \processor|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N48
cyclonev_lcell_comb \processor|Mux25~1 (
// Equation(s):
// \processor|Mux25~1_combout  = ( \processor|Add6~25_sumout  & ( \processor|Mux29~1_combout  & ( (!\processor|Mux29~2_combout  & ((\processor|u_ba|ShiftLeft0~4_combout ))) # (\processor|Mux29~2_combout  & (\processor|Add8~25_sumout )) ) ) ) # ( 
// !\processor|Add6~25_sumout  & ( \processor|Mux29~1_combout  & ( (!\processor|Mux29~2_combout  & ((\processor|u_ba|ShiftLeft0~4_combout ))) # (\processor|Mux29~2_combout  & (\processor|Add8~25_sumout )) ) ) ) # ( \processor|Add6~25_sumout  & ( 
// !\processor|Mux29~1_combout  & ( (\processor|Mux25~0_combout ) # (\processor|Mux29~2_combout ) ) ) ) # ( !\processor|Add6~25_sumout  & ( !\processor|Mux29~1_combout  & ( (!\processor|Mux29~2_combout  & \processor|Mux25~0_combout ) ) ) )

	.dataa(!\processor|Add8~25_sumout ),
	.datab(!\processor|Mux29~2_combout ),
	.datac(!\processor|Mux25~0_combout ),
	.datad(!\processor|u_ba|ShiftLeft0~4_combout ),
	.datae(!\processor|Add6~25_sumout ),
	.dataf(!\processor|Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux25~1 .extended_lut = "off";
defparam \processor|Mux25~1 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \processor|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N12
cyclonev_lcell_comb \processor|Mux24~0 (
// Equation(s):
// \processor|Mux24~0_combout  = ( \processor|fetch_state [0] & ( \processor|Add8~29_sumout  & ( (\processor|Add6~29_sumout ) # (\processor|fetch_state [1]) ) ) ) # ( !\processor|fetch_state [0] & ( \processor|Add8~29_sumout  & ( (!\processor|fetch_state [1] 
// & ((\processor|u_ba|Add5~9_sumout ))) # (\processor|fetch_state [1] & (\processor|Add7~9_sumout )) ) ) ) # ( \processor|fetch_state [0] & ( !\processor|Add8~29_sumout  & ( (!\processor|fetch_state [1] & \processor|Add6~29_sumout ) ) ) ) # ( 
// !\processor|fetch_state [0] & ( !\processor|Add8~29_sumout  & ( (!\processor|fetch_state [1] & ((\processor|u_ba|Add5~9_sumout ))) # (\processor|fetch_state [1] & (\processor|Add7~9_sumout )) ) ) )

	.dataa(!\processor|Add7~9_sumout ),
	.datab(!\processor|fetch_state [1]),
	.datac(!\processor|u_ba|Add5~9_sumout ),
	.datad(!\processor|Add6~29_sumout ),
	.datae(!\processor|fetch_state [0]),
	.dataf(!\processor|Add8~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux24~0 .extended_lut = "off";
defparam \processor|Mux24~0 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \processor|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N48
cyclonev_lcell_comb \processor|Mux24~1 (
// Equation(s):
// \processor|Mux24~1_combout  = ( \processor|u_pr|Add2~9_sumout  & ( \processor|Mux24~0_combout  & ( ((!\algorithm_select[1]~0_combout  & (\processor|u_nn|Add2~9_sumout )) # (\algorithm_select[1]~0_combout  & ((\processor|u_dec|Add2~9_sumout )))) # 
// (\algorithm_select[0]~1_combout ) ) ) ) # ( !\processor|u_pr|Add2~9_sumout  & ( \processor|Mux24~0_combout  & ( (!\algorithm_select[1]~0_combout  & (!\algorithm_select[0]~1_combout  & (\processor|u_nn|Add2~9_sumout ))) # (\algorithm_select[1]~0_combout  & 
// (((\processor|u_dec|Add2~9_sumout )) # (\algorithm_select[0]~1_combout ))) ) ) ) # ( \processor|u_pr|Add2~9_sumout  & ( !\processor|Mux24~0_combout  & ( (!\algorithm_select[1]~0_combout  & (((\processor|u_nn|Add2~9_sumout )) # 
// (\algorithm_select[0]~1_combout ))) # (\algorithm_select[1]~0_combout  & (!\algorithm_select[0]~1_combout  & ((\processor|u_dec|Add2~9_sumout )))) ) ) ) # ( !\processor|u_pr|Add2~9_sumout  & ( !\processor|Mux24~0_combout  & ( 
// (!\algorithm_select[0]~1_combout  & ((!\algorithm_select[1]~0_combout  & (\processor|u_nn|Add2~9_sumout )) # (\algorithm_select[1]~0_combout  & ((\processor|u_dec|Add2~9_sumout ))))) ) ) )

	.dataa(!\algorithm_select[1]~0_combout ),
	.datab(!\algorithm_select[0]~1_combout ),
	.datac(!\processor|u_nn|Add2~9_sumout ),
	.datad(!\processor|u_dec|Add2~9_sumout ),
	.datae(!\processor|u_pr|Add2~9_sumout ),
	.dataf(!\processor|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux24~1 .extended_lut = "off";
defparam \processor|Mux24~1 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \processor|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N33
cyclonev_lcell_comb \processor|Mux23~0 (
// Equation(s):
// \processor|Mux23~0_combout  = ( \processor|Add7~13_sumout  & ( \processor|Add8~33_sumout  & ( ((!\processor|fetch_state [0] & (\processor|u_ba|Add5~13_sumout )) # (\processor|fetch_state [0] & ((\processor|Add6~33_sumout )))) # (\processor|fetch_state 
// [1]) ) ) ) # ( !\processor|Add7~13_sumout  & ( \processor|Add8~33_sumout  & ( (!\processor|fetch_state [0] & (!\processor|fetch_state [1] & (\processor|u_ba|Add5~13_sumout ))) # (\processor|fetch_state [0] & (((\processor|Add6~33_sumout )) # 
// (\processor|fetch_state [1]))) ) ) ) # ( \processor|Add7~13_sumout  & ( !\processor|Add8~33_sumout  & ( (!\processor|fetch_state [0] & (((\processor|u_ba|Add5~13_sumout )) # (\processor|fetch_state [1]))) # (\processor|fetch_state [0] & 
// (!\processor|fetch_state [1] & ((\processor|Add6~33_sumout )))) ) ) ) # ( !\processor|Add7~13_sumout  & ( !\processor|Add8~33_sumout  & ( (!\processor|fetch_state [1] & ((!\processor|fetch_state [0] & (\processor|u_ba|Add5~13_sumout )) # 
// (\processor|fetch_state [0] & ((\processor|Add6~33_sumout ))))) ) ) )

	.dataa(!\processor|fetch_state [0]),
	.datab(!\processor|fetch_state [1]),
	.datac(!\processor|u_ba|Add5~13_sumout ),
	.datad(!\processor|Add6~33_sumout ),
	.datae(!\processor|Add7~13_sumout ),
	.dataf(!\processor|Add8~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux23~0 .extended_lut = "off";
defparam \processor|Mux23~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \processor|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N48
cyclonev_lcell_comb \processor|Mux23~1 (
// Equation(s):
// \processor|Mux23~1_combout  = ( \processor|u_nn|Add2~13_sumout  & ( \processor|Mux23~0_combout  & ( (!\algorithm_select[1]~0_combout  & (((!\algorithm_select[0]~1_combout ) # (\processor|u_pr|Add2~13_sumout )))) # (\algorithm_select[1]~0_combout  & 
// (((\algorithm_select[0]~1_combout )) # (\processor|u_dec|Add2~13_sumout ))) ) ) ) # ( !\processor|u_nn|Add2~13_sumout  & ( \processor|Mux23~0_combout  & ( (!\algorithm_select[1]~0_combout  & (((\algorithm_select[0]~1_combout  & 
// \processor|u_pr|Add2~13_sumout )))) # (\algorithm_select[1]~0_combout  & (((\algorithm_select[0]~1_combout )) # (\processor|u_dec|Add2~13_sumout ))) ) ) ) # ( \processor|u_nn|Add2~13_sumout  & ( !\processor|Mux23~0_combout  & ( 
// (!\algorithm_select[1]~0_combout  & (((!\algorithm_select[0]~1_combout ) # (\processor|u_pr|Add2~13_sumout )))) # (\algorithm_select[1]~0_combout  & (\processor|u_dec|Add2~13_sumout  & (!\algorithm_select[0]~1_combout ))) ) ) ) # ( 
// !\processor|u_nn|Add2~13_sumout  & ( !\processor|Mux23~0_combout  & ( (!\algorithm_select[1]~0_combout  & (((\algorithm_select[0]~1_combout  & \processor|u_pr|Add2~13_sumout )))) # (\algorithm_select[1]~0_combout  & (\processor|u_dec|Add2~13_sumout  & 
// (!\algorithm_select[0]~1_combout ))) ) ) )

	.dataa(!\processor|u_dec|Add2~13_sumout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\algorithm_select[0]~1_combout ),
	.datad(!\processor|u_pr|Add2~13_sumout ),
	.datae(!\processor|u_nn|Add2~13_sumout ),
	.dataf(!\processor|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux23~1 .extended_lut = "off";
defparam \processor|Mux23~1 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \processor|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N30
cyclonev_lcell_comb \processor|Mux22~0 (
// Equation(s):
// \processor|Mux22~0_combout  = ( \processor|Add8~37_sumout  & ( \processor|Add6~37_sumout  & ( ((!\processor|fetch_state [1] & (\processor|u_ba|Add5~17_sumout )) # (\processor|fetch_state [1] & ((\processor|Add7~17_sumout )))) # (\processor|fetch_state 
// [0]) ) ) ) # ( !\processor|Add8~37_sumout  & ( \processor|Add6~37_sumout  & ( (!\processor|fetch_state [0] & ((!\processor|fetch_state [1] & (\processor|u_ba|Add5~17_sumout )) # (\processor|fetch_state [1] & ((\processor|Add7~17_sumout ))))) # 
// (\processor|fetch_state [0] & (((!\processor|fetch_state [1])))) ) ) ) # ( \processor|Add8~37_sumout  & ( !\processor|Add6~37_sumout  & ( (!\processor|fetch_state [0] & ((!\processor|fetch_state [1] & (\processor|u_ba|Add5~17_sumout )) # 
// (\processor|fetch_state [1] & ((\processor|Add7~17_sumout ))))) # (\processor|fetch_state [0] & (((\processor|fetch_state [1])))) ) ) ) # ( !\processor|Add8~37_sumout  & ( !\processor|Add6~37_sumout  & ( (!\processor|fetch_state [0] & 
// ((!\processor|fetch_state [1] & (\processor|u_ba|Add5~17_sumout )) # (\processor|fetch_state [1] & ((\processor|Add7~17_sumout ))))) ) ) )

	.dataa(!\processor|fetch_state [0]),
	.datab(!\processor|u_ba|Add5~17_sumout ),
	.datac(!\processor|fetch_state [1]),
	.datad(!\processor|Add7~17_sumout ),
	.datae(!\processor|Add8~37_sumout ),
	.dataf(!\processor|Add6~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux22~0 .extended_lut = "off";
defparam \processor|Mux22~0 .lut_mask = 64'h202A252F707A757F;
defparam \processor|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N21
cyclonev_lcell_comb \processor|Mux22~1 (
// Equation(s):
// \processor|Mux22~1_combout  = ( \algorithm_select[0]~1_combout  & ( \processor|Mux22~0_combout  & ( (\algorithm_select[1]~0_combout ) # (\processor|u_pr|Add2~17_sumout ) ) ) ) # ( !\algorithm_select[0]~1_combout  & ( \processor|Mux22~0_combout  & ( 
// (!\algorithm_select[1]~0_combout  & (\processor|u_nn|Add2~17_sumout )) # (\algorithm_select[1]~0_combout  & ((\processor|u_dec|Add2~17_sumout ))) ) ) ) # ( \algorithm_select[0]~1_combout  & ( !\processor|Mux22~0_combout  & ( 
// (\processor|u_pr|Add2~17_sumout  & !\algorithm_select[1]~0_combout ) ) ) ) # ( !\algorithm_select[0]~1_combout  & ( !\processor|Mux22~0_combout  & ( (!\algorithm_select[1]~0_combout  & (\processor|u_nn|Add2~17_sumout )) # (\algorithm_select[1]~0_combout  
// & ((\processor|u_dec|Add2~17_sumout ))) ) ) )

	.dataa(!\processor|u_pr|Add2~17_sumout ),
	.datab(!\processor|u_nn|Add2~17_sumout ),
	.datac(!\processor|u_dec|Add2~17_sumout ),
	.datad(!\algorithm_select[1]~0_combout ),
	.datae(!\algorithm_select[0]~1_combout ),
	.dataf(!\processor|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux22~1 .extended_lut = "off";
defparam \processor|Mux22~1 .lut_mask = 64'h330F5500330F55FF;
defparam \processor|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N12
cyclonev_lcell_comb \processor|Mux21~0 (
// Equation(s):
// \processor|Mux21~0_combout  = ( \processor|fetch_state [0] & ( \processor|Add6~41_sumout  & ( (!\processor|fetch_state [1]) # (\processor|Add8~41_sumout ) ) ) ) # ( !\processor|fetch_state [0] & ( \processor|Add6~41_sumout  & ( (!\processor|fetch_state 
// [1] & (\processor|u_ba|Add5~21_sumout )) # (\processor|fetch_state [1] & ((\processor|Add7~21_sumout ))) ) ) ) # ( \processor|fetch_state [0] & ( !\processor|Add6~41_sumout  & ( (\processor|Add8~41_sumout  & \processor|fetch_state [1]) ) ) ) # ( 
// !\processor|fetch_state [0] & ( !\processor|Add6~41_sumout  & ( (!\processor|fetch_state [1] & (\processor|u_ba|Add5~21_sumout )) # (\processor|fetch_state [1] & ((\processor|Add7~21_sumout ))) ) ) )

	.dataa(!\processor|u_ba|Add5~21_sumout ),
	.datab(!\processor|Add8~41_sumout ),
	.datac(!\processor|fetch_state [1]),
	.datad(!\processor|Add7~21_sumout ),
	.datae(!\processor|fetch_state [0]),
	.dataf(!\processor|Add6~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux21~0 .extended_lut = "off";
defparam \processor|Mux21~0 .lut_mask = 64'h505F0303505FF3F3;
defparam \processor|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N54
cyclonev_lcell_comb \processor|Mux21~1 (
// Equation(s):
// \processor|Mux21~1_combout  = ( \processor|u_nn|Add2~21_sumout  & ( \processor|Mux21~0_combout  & ( (!\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout ) # ((\processor|u_pr|Add2~21_sumout )))) # (\algorithm_select[1]~0_combout  & 
// (((\processor|u_dec|Add2~21_sumout )) # (\algorithm_select[0]~1_combout ))) ) ) ) # ( !\processor|u_nn|Add2~21_sumout  & ( \processor|Mux21~0_combout  & ( (!\algorithm_select[1]~0_combout  & (\algorithm_select[0]~1_combout  & 
// ((\processor|u_pr|Add2~21_sumout )))) # (\algorithm_select[1]~0_combout  & (((\processor|u_dec|Add2~21_sumout )) # (\algorithm_select[0]~1_combout ))) ) ) ) # ( \processor|u_nn|Add2~21_sumout  & ( !\processor|Mux21~0_combout  & ( 
// (!\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout ) # ((\processor|u_pr|Add2~21_sumout )))) # (\algorithm_select[1]~0_combout  & (!\algorithm_select[0]~1_combout  & (\processor|u_dec|Add2~21_sumout ))) ) ) ) # ( 
// !\processor|u_nn|Add2~21_sumout  & ( !\processor|Mux21~0_combout  & ( (!\algorithm_select[1]~0_combout  & (\algorithm_select[0]~1_combout  & ((\processor|u_pr|Add2~21_sumout )))) # (\algorithm_select[1]~0_combout  & (!\algorithm_select[0]~1_combout  & 
// (\processor|u_dec|Add2~21_sumout ))) ) ) )

	.dataa(!\algorithm_select[1]~0_combout ),
	.datab(!\algorithm_select[0]~1_combout ),
	.datac(!\processor|u_dec|Add2~21_sumout ),
	.datad(!\processor|u_pr|Add2~21_sumout ),
	.datae(!\processor|u_nn|Add2~21_sumout ),
	.dataf(!\processor|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux21~1 .extended_lut = "off";
defparam \processor|Mux21~1 .lut_mask = 64'h04268CAE15379DBF;
defparam \processor|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N48
cyclonev_lcell_comb \processor|Mux20~0 (
// Equation(s):
// \processor|Mux20~0_combout  = ( \processor|Add7~25_sumout  & ( \processor|Add8~45_sumout  & ( ((!\processor|fetch_state [0] & (\processor|u_ba|Add5~25_sumout )) # (\processor|fetch_state [0] & ((\processor|Add6~45_sumout )))) # (\processor|fetch_state 
// [1]) ) ) ) # ( !\processor|Add7~25_sumout  & ( \processor|Add8~45_sumout  & ( (!\processor|fetch_state [1] & ((!\processor|fetch_state [0] & (\processor|u_ba|Add5~25_sumout )) # (\processor|fetch_state [0] & ((\processor|Add6~45_sumout ))))) # 
// (\processor|fetch_state [1] & (((\processor|fetch_state [0])))) ) ) ) # ( \processor|Add7~25_sumout  & ( !\processor|Add8~45_sumout  & ( (!\processor|fetch_state [1] & ((!\processor|fetch_state [0] & (\processor|u_ba|Add5~25_sumout )) # 
// (\processor|fetch_state [0] & ((\processor|Add6~45_sumout ))))) # (\processor|fetch_state [1] & (((!\processor|fetch_state [0])))) ) ) ) # ( !\processor|Add7~25_sumout  & ( !\processor|Add8~45_sumout  & ( (!\processor|fetch_state [1] & 
// ((!\processor|fetch_state [0] & (\processor|u_ba|Add5~25_sumout )) # (\processor|fetch_state [0] & ((\processor|Add6~45_sumout ))))) ) ) )

	.dataa(!\processor|fetch_state [1]),
	.datab(!\processor|u_ba|Add5~25_sumout ),
	.datac(!\processor|fetch_state [0]),
	.datad(!\processor|Add6~45_sumout ),
	.datae(!\processor|Add7~25_sumout ),
	.dataf(!\processor|Add8~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux20~0 .extended_lut = "off";
defparam \processor|Mux20~0 .lut_mask = 64'h202A707A252F757F;
defparam \processor|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N42
cyclonev_lcell_comb \processor|Mux20~1 (
// Equation(s):
// \processor|Mux20~1_combout  = ( \processor|u_nn|Add2~25_sumout  & ( \processor|Mux20~0_combout  & ( (!\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout ) # ((\processor|u_pr|Add2~25_sumout )))) # (\algorithm_select[1]~0_combout  & 
// (((\processor|u_dec|Add2~25_sumout )) # (\algorithm_select[0]~1_combout ))) ) ) ) # ( !\processor|u_nn|Add2~25_sumout  & ( \processor|Mux20~0_combout  & ( (!\algorithm_select[1]~0_combout  & (\algorithm_select[0]~1_combout  & 
// ((\processor|u_pr|Add2~25_sumout )))) # (\algorithm_select[1]~0_combout  & (((\processor|u_dec|Add2~25_sumout )) # (\algorithm_select[0]~1_combout ))) ) ) ) # ( \processor|u_nn|Add2~25_sumout  & ( !\processor|Mux20~0_combout  & ( 
// (!\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout ) # ((\processor|u_pr|Add2~25_sumout )))) # (\algorithm_select[1]~0_combout  & (!\algorithm_select[0]~1_combout  & (\processor|u_dec|Add2~25_sumout ))) ) ) ) # ( 
// !\processor|u_nn|Add2~25_sumout  & ( !\processor|Mux20~0_combout  & ( (!\algorithm_select[1]~0_combout  & (\algorithm_select[0]~1_combout  & ((\processor|u_pr|Add2~25_sumout )))) # (\algorithm_select[1]~0_combout  & (!\algorithm_select[0]~1_combout  & 
// (\processor|u_dec|Add2~25_sumout ))) ) ) )

	.dataa(!\algorithm_select[1]~0_combout ),
	.datab(!\algorithm_select[0]~1_combout ),
	.datac(!\processor|u_dec|Add2~25_sumout ),
	.datad(!\processor|u_pr|Add2~25_sumout ),
	.datae(!\processor|u_nn|Add2~25_sumout ),
	.dataf(!\processor|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux20~1 .extended_lut = "off";
defparam \processor|Mux20~1 .lut_mask = 64'h04268CAE15379DBF;
defparam \processor|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N12
cyclonev_lcell_comb \processor|Mux19~0 (
// Equation(s):
// \processor|Mux19~0_combout  = ( \processor|Add6~49_sumout  & ( \processor|Add8~49_sumout  & ( ((!\processor|fetch_state [1] & (\processor|u_ba|Add5~29_sumout )) # (\processor|fetch_state [1] & ((\processor|Add7~29_sumout )))) # (\processor|fetch_state 
// [0]) ) ) ) # ( !\processor|Add6~49_sumout  & ( \processor|Add8~49_sumout  & ( (!\processor|fetch_state [0] & ((!\processor|fetch_state [1] & (\processor|u_ba|Add5~29_sumout )) # (\processor|fetch_state [1] & ((\processor|Add7~29_sumout ))))) # 
// (\processor|fetch_state [0] & (\processor|fetch_state [1])) ) ) ) # ( \processor|Add6~49_sumout  & ( !\processor|Add8~49_sumout  & ( (!\processor|fetch_state [0] & ((!\processor|fetch_state [1] & (\processor|u_ba|Add5~29_sumout )) # 
// (\processor|fetch_state [1] & ((\processor|Add7~29_sumout ))))) # (\processor|fetch_state [0] & (!\processor|fetch_state [1])) ) ) ) # ( !\processor|Add6~49_sumout  & ( !\processor|Add8~49_sumout  & ( (!\processor|fetch_state [0] & 
// ((!\processor|fetch_state [1] & (\processor|u_ba|Add5~29_sumout )) # (\processor|fetch_state [1] & ((\processor|Add7~29_sumout ))))) ) ) )

	.dataa(!\processor|fetch_state [0]),
	.datab(!\processor|fetch_state [1]),
	.datac(!\processor|u_ba|Add5~29_sumout ),
	.datad(!\processor|Add7~29_sumout ),
	.datae(!\processor|Add6~49_sumout ),
	.dataf(!\processor|Add8~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux19~0 .extended_lut = "off";
defparam \processor|Mux19~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \processor|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N54
cyclonev_lcell_comb \processor|Mux19~1 (
// Equation(s):
// \processor|Mux19~1_combout  = ( \algorithm_select[1]~0_combout  & ( \processor|Mux19~0_combout  & ( (\algorithm_select[0]~1_combout ) # (\processor|u_dec|Add2~29_sumout ) ) ) ) # ( !\algorithm_select[1]~0_combout  & ( \processor|Mux19~0_combout  & ( 
// (!\algorithm_select[0]~1_combout  & (\processor|u_nn|Add2~29_sumout )) # (\algorithm_select[0]~1_combout  & ((\processor|u_pr|Add2~29_sumout ))) ) ) ) # ( \algorithm_select[1]~0_combout  & ( !\processor|Mux19~0_combout  & ( 
// (\processor|u_dec|Add2~29_sumout  & !\algorithm_select[0]~1_combout ) ) ) ) # ( !\algorithm_select[1]~0_combout  & ( !\processor|Mux19~0_combout  & ( (!\algorithm_select[0]~1_combout  & (\processor|u_nn|Add2~29_sumout )) # (\algorithm_select[0]~1_combout  
// & ((\processor|u_pr|Add2~29_sumout ))) ) ) )

	.dataa(!\processor|u_nn|Add2~29_sumout ),
	.datab(!\processor|u_dec|Add2~29_sumout ),
	.datac(!\algorithm_select[0]~1_combout ),
	.datad(!\processor|u_pr|Add2~29_sumout ),
	.datae(!\algorithm_select[1]~0_combout ),
	.dataf(!\processor|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux19~1 .extended_lut = "off";
defparam \processor|Mux19~1 .lut_mask = 64'h505F3030505F3F3F;
defparam \processor|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N24
cyclonev_lcell_comb \processor|Mux18~0 (
// Equation(s):
// \processor|Mux18~0_combout  = ( \processor|u_ba|Add5~33_sumout  & ( \processor|Add6~53_sumout  & ( (!\processor|fetch_state [1]) # ((!\processor|fetch_state [0] & ((\processor|Add7~33_sumout ))) # (\processor|fetch_state [0] & (\processor|Add8~53_sumout 
// ))) ) ) ) # ( !\processor|u_ba|Add5~33_sumout  & ( \processor|Add6~53_sumout  & ( (!\processor|fetch_state [1] & (((\processor|fetch_state [0])))) # (\processor|fetch_state [1] & ((!\processor|fetch_state [0] & ((\processor|Add7~33_sumout ))) # 
// (\processor|fetch_state [0] & (\processor|Add8~53_sumout )))) ) ) ) # ( \processor|u_ba|Add5~33_sumout  & ( !\processor|Add6~53_sumout  & ( (!\processor|fetch_state [1] & (((!\processor|fetch_state [0])))) # (\processor|fetch_state [1] & 
// ((!\processor|fetch_state [0] & ((\processor|Add7~33_sumout ))) # (\processor|fetch_state [0] & (\processor|Add8~53_sumout )))) ) ) ) # ( !\processor|u_ba|Add5~33_sumout  & ( !\processor|Add6~53_sumout  & ( (\processor|fetch_state [1] & 
// ((!\processor|fetch_state [0] & ((\processor|Add7~33_sumout ))) # (\processor|fetch_state [0] & (\processor|Add8~53_sumout )))) ) ) )

	.dataa(!\processor|fetch_state [1]),
	.datab(!\processor|Add8~53_sumout ),
	.datac(!\processor|fetch_state [0]),
	.datad(!\processor|Add7~33_sumout ),
	.datae(!\processor|u_ba|Add5~33_sumout ),
	.dataf(!\processor|Add6~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux18~0 .extended_lut = "off";
defparam \processor|Mux18~0 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \processor|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N18
cyclonev_lcell_comb \processor|Mux18~1 (
// Equation(s):
// \processor|Mux18~1_combout  = ( \processor|u_nn|Add2~33_sumout  & ( \processor|Mux18~0_combout  & ( (!\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout ) # ((\processor|u_pr|Add2~33_sumout )))) # (\algorithm_select[1]~0_combout  & 
// (((\processor|u_dec|Add2~33_sumout )) # (\algorithm_select[0]~1_combout ))) ) ) ) # ( !\processor|u_nn|Add2~33_sumout  & ( \processor|Mux18~0_combout  & ( (!\algorithm_select[1]~0_combout  & (\algorithm_select[0]~1_combout  & 
// (\processor|u_pr|Add2~33_sumout ))) # (\algorithm_select[1]~0_combout  & (((\processor|u_dec|Add2~33_sumout )) # (\algorithm_select[0]~1_combout ))) ) ) ) # ( \processor|u_nn|Add2~33_sumout  & ( !\processor|Mux18~0_combout  & ( 
// (!\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout ) # ((\processor|u_pr|Add2~33_sumout )))) # (\algorithm_select[1]~0_combout  & (!\algorithm_select[0]~1_combout  & ((\processor|u_dec|Add2~33_sumout )))) ) ) ) # ( 
// !\processor|u_nn|Add2~33_sumout  & ( !\processor|Mux18~0_combout  & ( (!\algorithm_select[1]~0_combout  & (\algorithm_select[0]~1_combout  & (\processor|u_pr|Add2~33_sumout ))) # (\algorithm_select[1]~0_combout  & (!\algorithm_select[0]~1_combout  & 
// ((\processor|u_dec|Add2~33_sumout )))) ) ) )

	.dataa(!\algorithm_select[1]~0_combout ),
	.datab(!\algorithm_select[0]~1_combout ),
	.datac(!\processor|u_pr|Add2~33_sumout ),
	.datad(!\processor|u_dec|Add2~33_sumout ),
	.datae(!\processor|u_nn|Add2~33_sumout ),
	.dataf(!\processor|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux18~1 .extended_lut = "off";
defparam \processor|Mux18~1 .lut_mask = 64'h02468ACE13579BDF;
defparam \processor|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \processing_rom|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,\processor|Mux26~1_combout ,
\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processing_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./Img/ExemploPBL.mif";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ImgRom:processing_rom|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 19200;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC4FFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB151FFFFFFFFFFFFFFFFEAAAAAAAAAA3FFFFFFFFFFFFFFFC6AAAAAAAAAAAAAAAAAA8FFFFFFFFFFFE05527FFFFFFFFFFFFFFFFC0000000008FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFE1554DFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFC55550BFFFFFFFFFFFFFFF55555555553BFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFE7FFFFFFFFFFC1555547FFFFFFFFFFFFFF055555555555BFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFE7FFFFFFFFFF95555552FFFFFFFFFFFFFEC555555555547FFFFFFFFFFFFFFFCBFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFE7FFFFFFFFFF555555547FFFFFFFFFFFFF5555555555557FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFF9FFFFFFFFFF2555555556FFFFFFFFFFFFD1555555555557FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFF9FFFFFFFFFE9555555555BFFFFFFFFFFF95555555555553FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFEDFFFFFFFFFF55555555554FFFFFFFFFFFE55555555555543FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFE7FFFFFFFFFD555555555563FFFFFFFFFF055555555555547FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFE7FFFFFFFF4155555555555EFFFFFFFFFD155555555555543FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFBFFFFFFFD45555555555557";
// synopsys translate_on

// Location: FF_X65_Y12_N58
dffeas \processing_rom|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processing_rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \processing_rom|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N12
cyclonev_lcell_comb \processing_rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \processing_rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout  = ( \processing_rom|altsyncram_component|auto_generated|address_reg_a [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processing_rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .extended_lut = "off";
defparam \processing_rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processing_rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y9_N13
dffeas \processing_rom|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processing_rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \processing_rom|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N21
cyclonev_lcell_comb \processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] (
// Equation(s):
// \processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode123w [2] = ( \processor|Mux16~1_combout  & ( !\processor|Mux15~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|Mux15~1_combout ),
	.datae(gnd),
	.dataf(!\processor|Mux16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .extended_lut = "off";
defparam \processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .lut_mask = 64'h00000000FF00FF00;
defparam \processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N24
cyclonev_lcell_comb \processor|Mux17~0 (
// Equation(s):
// \processor|Mux17~0_combout  = ( \processor|Add6~57_sumout  & ( \processor|Add8~57_sumout  & ( ((!\processor|fetch_state [1] & ((\processor|u_ba|Add5~37_sumout ))) # (\processor|fetch_state [1] & (\processor|Add7~37_sumout ))) # (\processor|fetch_state 
// [0]) ) ) ) # ( !\processor|Add6~57_sumout  & ( \processor|Add8~57_sumout  & ( (!\processor|fetch_state [1] & (((!\processor|fetch_state [0] & \processor|u_ba|Add5~37_sumout )))) # (\processor|fetch_state [1] & (((\processor|fetch_state [0])) # 
// (\processor|Add7~37_sumout ))) ) ) ) # ( \processor|Add6~57_sumout  & ( !\processor|Add8~57_sumout  & ( (!\processor|fetch_state [1] & (((\processor|u_ba|Add5~37_sumout ) # (\processor|fetch_state [0])))) # (\processor|fetch_state [1] & 
// (\processor|Add7~37_sumout  & (!\processor|fetch_state [0]))) ) ) ) # ( !\processor|Add6~57_sumout  & ( !\processor|Add8~57_sumout  & ( (!\processor|fetch_state [0] & ((!\processor|fetch_state [1] & ((\processor|u_ba|Add5~37_sumout ))) # 
// (\processor|fetch_state [1] & (\processor|Add7~37_sumout )))) ) ) )

	.dataa(!\processor|Add7~37_sumout ),
	.datab(!\processor|fetch_state [1]),
	.datac(!\processor|fetch_state [0]),
	.datad(!\processor|u_ba|Add5~37_sumout ),
	.datae(!\processor|Add6~57_sumout ),
	.dataf(!\processor|Add8~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux17~0 .extended_lut = "off";
defparam \processor|Mux17~0 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \processor|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N42
cyclonev_lcell_comb \processor|Mux17~1 (
// Equation(s):
// \processor|Mux17~1_combout  = ( \algorithm_select[1]~0_combout  & ( \processor|Mux17~0_combout  & ( (\processor|u_dec|Add2~37_sumout ) # (\algorithm_select[0]~1_combout ) ) ) ) # ( !\algorithm_select[1]~0_combout  & ( \processor|Mux17~0_combout  & ( 
// (!\algorithm_select[0]~1_combout  & (\processor|u_nn|Add2~37_sumout )) # (\algorithm_select[0]~1_combout  & ((\processor|u_pr|Add2~37_sumout ))) ) ) ) # ( \algorithm_select[1]~0_combout  & ( !\processor|Mux17~0_combout  & ( 
// (!\algorithm_select[0]~1_combout  & \processor|u_dec|Add2~37_sumout ) ) ) ) # ( !\algorithm_select[1]~0_combout  & ( !\processor|Mux17~0_combout  & ( (!\algorithm_select[0]~1_combout  & (\processor|u_nn|Add2~37_sumout )) # (\algorithm_select[0]~1_combout  
// & ((\processor|u_pr|Add2~37_sumout ))) ) ) )

	.dataa(!\processor|u_nn|Add2~37_sumout ),
	.datab(!\processor|u_pr|Add2~37_sumout ),
	.datac(!\algorithm_select[0]~1_combout ),
	.datad(!\processor|u_dec|Add2~37_sumout ),
	.datae(!\algorithm_select[1]~0_combout ),
	.dataf(!\processor|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux17~1 .extended_lut = "off";
defparam \processor|Mux17~1 .lut_mask = 64'h535300F053530FFF;
defparam \processor|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \processing_rom|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~1_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processing_rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./Img/ExemploPBL.mif";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ImgRom:processing_rom|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 19200;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "7FFFE7FFFFFF7FFFFFFFDFFFFFFF3FFFF7FFFFFFBFFFEFFFFFFFBFFFFFFFEFFFFFFF3FFFCFFFFFFF7FFFDFFFFFFF9FFFFFFFEFFFFFFEFFFFCFFFFFFF3FFFEFFFFFFFFFFFFFFFF7FFFFFE7FFFE7FFFFFFFFFF9FFFFFFFBFFFFFFFF7FFFFFE7FFFF3FFFFFFFFFF9FFFFFFF8FFFFFFFF7FFFFFF7FFFFFFFFFF9FFFFA7FFFFFF3FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE3FFFFFF7FFFFFFFF3FFFFFCFFFFFE7FFFEFFFFFF4FFFFFBFFFFFFFFFBFFFFFBFFFFFFBFFFC7FFFFFF7FFFFBFFFFFFFFFFFFFFF9FFFFFF9FFFBFFFFFFF9FFFDFFFFFFFFFFDFFFFF9FFFFFFEFFF3FFFFFFF9FFF2FFFFFFFFFFDFFFFFFFFFFFFC7FEFFFFFFFFFBFE3FFFFFFFFFFEFFFFF7FFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FFEFFE7FFFFFFFF8FBFFFFFFFFFFFCFFFFF3FFFFFFFDFFFFFFFFFFFF79FFFFFFFFFFFD00000BFFFFFFFBF9FFFFFFFFFEDFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003BFFFFFDFFFFFFF9FFF3FFFFFFFE7FFFFFFFF5000BFFFFFDFFFFFFFBFFF800000001FFFFFFFFFC00047FFFFF00000007FFFDFFFFFFFCFFFFFFFFE000017FFFFFB0000007FFFDFFFFFFFBFFFFFFFE6000009FFFFFD8000007FFFFFFFFFFFDFFFFFFFF8000003BFFFFE4000007FFFE7FFFFFFBFFFFFFFF00000007FFFFFA000007FFFFFFFFFFE7FFFFFFF80000000BFFFFFB000007FFFFFFFFFFF7FFFFFFF80000000BFFFFFF800007FFFFDFFFFFDFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFFF80000000BFFFFFF800007FFFFFFFFFFBFFFFFFFF80000000BFFFFFFF00007FFFFCFFFFFBFFFFFFFF80000000BFFFFFFC80007FFFFF7FFFF3FFFFFFFF80000000BFFFFFFE40007FFFFE7FFFEFFFFFFFFF80000000BFFFFFFFA0007FFFFF3FFFEFFFFFFFFF80000000BFFFFFFF90007FFFFF9FFFCFFFFFFFFF80000000BFFFFFFFE8007FFFFF9FFF9FFFFFFFFF80000000BFFFFFFFF8007FFFFFEFFF9FFFFFFFFF80000000BFFFFFFFFF007FFFFFF7FF3FFFFFFFFF80000000BFFFFFFFFE807FFFFFFFFEFFFFFFFFFF80000000BFFFFFFFFF407FFFFFF3FEFFFFFFFFFF80000000BFFFFFFFFFE07FFFFFFDFDFFFFFFFFFFA0000000BFFFFFFFFF907FFFFFFD";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N12
cyclonev_lcell_comb \processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] (
// Equation(s):
// \processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode109w [2] = ( !\processor|Mux16~1_combout  & ( !\processor|Mux15~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|Mux15~1_combout ),
	.datae(gnd),
	.dataf(!\processor|Mux16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .extended_lut = "off";
defparam \processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .lut_mask = 64'hFF00FF0000000000;
defparam \processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \processing_rom|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~1_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processing_rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./Img/ExemploPBL.mif";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ImgRom:processing_rom|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "F9FFFFFFFFFFB0000001BFFFFFFFFFE87FFFFFFCFFFFFFFFFFFFEC0000027FFFFFFFFFF07FFFFFFE73FFFFFFFFFFFA000009FFFFFFFFFFFF7FFFFFFE6BFFFFFFFFFFF980001FFFFFFFFFFFFEFFFFFFFFB7FFFFFFFFFFFF600017FFFFFFFFFFFFBFFFFFFF2FFFFFFFFFFFFFF0009FFFFFFFFFFFFF9FFFFFFFDFFFFFFFFFFFFFFC04FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFE00000001FFFFFFFF00000000001FFF5ACFFFFFFD00000005FFFFFFFE7FFFFFFFFFFFFE79F5FFFFFF00000003FFFFFFFEC0000000003FFB000FFFFFFF00000007FFFFFFFF0000000003FFE40003BFFFFF00000007FFFFFFFE8000000000FFB00000BFFFFF00000007FFFFFFF80000000006F";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FE000000FFFFF00000007FFFFFFFE0000000003FFC000002FFFFF00000007FFFFFFFE000000000BFEC000001FFFFF00000007FFFFFFF0000000000FFF00000017FFFF00000007FFFFFFE40000000007FF80000003FFFF00000007FFFFFFE0000000003FFD0000000FFFFF00000007FFFFFFF0000000000FFF0000000BFFFF00000007FFFFFFC0000000007FFD0000000BFFFF00000007FFFFFFA0000000001FF900000007FFFF00000007FFFFFFE000000000BFFB00000007FFFF00000007FFFFFF4000000000FFF90000000BFFFF00000007FFFFFF40000000003FFF0000000DFFFF00000007FFFFFE0000000000FFFD0000000FFFFF00000007FFFFFF80000";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00001FFFE80000007FFFF00000007FFFFFA0000000004FFFF80000017FFFF00000007FFFFFA0000000001FFFEC000000FFFFF00000007FFFFF2000000000DFFFF4000002FFFFF00000007FFFFFA0000000003FFFFA000002FFFFF00000007FFFFE40000000017FFFFB000009FFFFF00000007FFFFF00000000017FFFFE40003FFFFFF00000007FFFFE8000000000FFFFFFF000FFFFFFF00000007FFFFBFFFFFFFFF8FFFFFFC78E1FFFFFF00000003FFFFA0000000005FFFFFFFDFCFFFFFFD00000005FFFFBFFFFFFFFFDFFFFFFFEF7FFFFFFDFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X70_Y11_N7
dffeas \processing_rom|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Mux16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processing_rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \processing_rom|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y9_N1
dffeas \processing_rom|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \processing_rom|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N12
cyclonev_lcell_comb \processing_rom|altsyncram_component|auto_generated|mux2|result_node[2]~2 (
// Equation(s):
// \processing_rom|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout  = ( \processing_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\processing_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\processing_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout )) ) ) ) # ( !\processing_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\processing_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\processing_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout )) ) ) ) # ( \processing_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\processing_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ) ) ) ) # ( !\processing_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// !\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\processing_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout  & \processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\processing_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\processing_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(gnd),
	.datae(!\processing_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[2]~2 .extended_lut = "off";
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[2]~2 .lut_mask = 64'h1111DDDD1D1D1D1D;
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N18
cyclonev_lcell_comb \processor|Decoder0~1 (
// Equation(s):
// \processor|Decoder0~1_combout  = (!\processor|fetch_state [0] & (!\processor|fetch_state [1] & \main_fsm|current_state~q ))

	.dataa(!\processor|fetch_state [0]),
	.datab(!\processor|fetch_state [1]),
	.datac(!\main_fsm|current_state~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Decoder0~1 .extended_lut = "off";
defparam \processor|Decoder0~1 .lut_mask = 64'h0808080808080808;
defparam \processor|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N50
dffeas \processor|p0[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p0[2] .is_wysiwyg = "true";
defparam \processor|p0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N3
cyclonev_lcell_comb \processor|Decoder0~5 (
// Equation(s):
// \processor|Decoder0~5_combout  = (!\processor|fetch_state [0] & (\processor|fetch_state [1] & \main_fsm|current_state~q ))

	.dataa(!\processor|fetch_state [0]),
	.datab(!\processor|fetch_state [1]),
	.datac(gnd),
	.datad(!\main_fsm|current_state~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Decoder0~5 .extended_lut = "off";
defparam \processor|Decoder0~5 .lut_mask = 64'h0022002200220022;
defparam \processor|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N26
dffeas \processor|p2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p2[2] .is_wysiwyg = "true";
defparam \processor|p2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N21
cyclonev_lcell_comb \processor|Decoder0~4 (
// Equation(s):
// \processor|Decoder0~4_combout  = (\processor|fetch_state [0] & (!\processor|fetch_state [1] & \main_fsm|current_state~q ))

	.dataa(!\processor|fetch_state [0]),
	.datab(!\processor|fetch_state [1]),
	.datac(gnd),
	.datad(!\main_fsm|current_state~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Decoder0~4 .extended_lut = "off";
defparam \processor|Decoder0~4 .lut_mask = 64'h0044004400440044;
defparam \processor|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N38
dffeas \processor|p1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p1[2] .is_wysiwyg = "true";
defparam \processor|p1[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \processing_rom|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~1_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processing_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./Img/ExemploPBL.mif";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ImgRom:processing_rom|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FCFFFFFFFFFFA7FFFFFE7FFFFFFFFFDBDFFFFFFFF7FFFFFFFFFFF7FFFFF87FFFFFFFFFF9DFFFFFFDF3FFFFFFFFFFFEFFFFF5FFFFFFFFFFFDDFFFFFFE3BFFFFFFFFFFFFFFFFDFFFFFFFFFFFFCDFFFFFFF9FFFFFFFFFFFFFBFFF0FFFFFFFFFFFFF9FFFFFFFCFFFFFFFFFFFFFB7FADFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFEFFCFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFF0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000005FFFE9FFFFFFFFFFFFFFFFFFFFFFFF80000000019FFF2357FFFFFDFFFFFFFDFFFFFFFF40000000003FFA5991FFFFFCFFFFFFFFFFFFFFFE40000000007FFC000BFFFFFCFFFFFFFBFFFFFFFD8000000003FFC000037FFFFCFFFFFFFBFFFFFFFF8000000001FFC000003FFFFCFFFFFFFBFFFFFFFB0000000001F";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FC000007FFFFCFFFFFFFBFFFFFFF80000000003FFC000001FFFFCFFFFFFFBFFFFFFFA0000000001FE4000001FFFFCFFFFFFFBFFFFFFF0000000000BFF80000017FFFCFFFFFFFBFFFFFFF4000000001FFD8000000BFFFCFFFFFFFBFFFFFFD00000000027FD00000003FFFCFFFFFFFBFFFFFFE0000000001FFE00000009FFFCFFFFFFFBFFFFFF90000000004FFA0000000BFFFCFFFFFFFBFFFFFFA0000000001FFB00000001FFFCFFFFFFFBFFFFFF0000000000BFF900000001FFFCFFFFFFFBFFFFFFC000000000FFFC0000000BFFFCFFFFFFFBFFFFFE4000000001FFFE00000007FFFCFFFFFFFBFFFFFE0000000001FFFD00000003FFFCFFFFFFFBFFFFFD80000";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00002FFFC8000000FFFFCFFFFFFFBFFFFF80000000005FFFF00000013FFFCFFFFFFFBFFFFFE0000000002FFFFC000000FFFFCFFFFFFFBFFFFFC000000000BFFFF4000001FFFFCFFFFFFFBFFFFFE000000000BFFFF8000005FFFFCFFFFFFFBFFFFE40000000003FFFFE000005FFFFCFFFFFFFBFFFFE0000000001FFFFFE00003BFFFFCFFFFFFFBFFFFF8000000002FFFFFFA000BFFFFFCFFFFFFFBFFFFA0000000006FFFFFFC98A9FFFFFCFFFFFFFFFFFF9FFFFFFFFFCFFFFFFFB657FFFFFCFFFFFFF9FFFF80000000003FFFFFFFF9FFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \processing_rom|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,\processor|Mux26~1_combout ,
\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processing_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./Img/ExemploPBL.mif";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ImgRom:processing_rom|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 19200;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC31BFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFD15555555555555555555BFFFFFFFFFFF8FCAFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFDD55555555555555555537FFFFFFFFFFF6FFDBFFFFFFFFFFFFFFFC55555555546FFFFFFFFFFFFFFFC30000000000000000003FFFFFFFFFFFEFFFEBFFFFFFFFFFFFFFFEBFFFFFFFFF7FFFFFFFFFFFFFFFF60000000000000000003FFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFE7FFFFFFFFFFFFFFF4000000000000000002DFFFFFFFFFBEEFFFFE5FFFFFFFFFFFFFF2FFFFFFFFFF97FFFFFFFFFFFFFFFBC00000000000000002BFFFFFFFFFF4BFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE40000000";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "0000000003FFFFFFFFFFD2FFFFFFF3FFFFFFFFFFFFCBFFFFFFFFFFD4FFFFFFFFFFFFFFFCC0000000000000000BBFFFFFFFFFD7FFFFFFE0FFFFFFFFFFFFFBFFFFFFFFFFEBFFFFFFFFFFFFFFFC200000000000000006FFFFFFFFFC5FFFFFFFF9FFFFFFFFFFFF53FFFFFFFFFFF8BFFFFFFFFFFFFFFF500000000000000038FFFFFFFFF67FFFFFFFFDFEFFFFFFFFFFCBFFFFFFFFFFF6FFFFFFFFFFFFFFFFC0000000000000002EFFFFFFFFDCFFFFFFFFFF4BFFFFFFFFFF2FFFFFFFFFFFFD7FFFFFFFFFFFFFFF88000000000000001FFFFFFFFFABFFFFFFFFFFC2FFFFFFFFFD6FFFFFFFFFFFFE2FFFFFFFFFFFFFFFE00000000000000017FFFFFFFDAFFFFFFFFFFFF5";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \processing_rom|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~1_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processing_rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./Img/ExemploPBL.mif";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ImgRom:processing_rom|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 19200;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "7FFFE7FFFFFFBFFFFFFFA0000000BFFFEFFFFFFE7FFFF7FFFFFF3FFFFFFFB0000000BFFFCFFFFFFF9FFFE7FFFFFF5FFFFFFFD0000001FFFFE7FFFFFEBFFFDFFFFFFF9FFFFFFFC80000017FFFEBFFFFFFFFFFCFFFFFFFDFFFFFFFE8000001FFFFFBFFFFFDFFFFBFFFFFFFCFFFFFFFF00000007FFFFEFFFFFDFFFFBFFFFFFFAFFFFFFFE0000001FFFFFEFFFFF7FFFFEFFFFFFC3FFFFFFFF0000000FFFFFEFFFFFBFFFFFBFFFFFDFFFFFFFFF8000007FFFFFFFFFFEFFFFFFCBFFFEFFFFFFFFFF0000005FFFFFFBFFFEFFFFFFEBFFFA7FFFFFFFFF6000003FFFFFFBFFFFFFFFFFFD7FFFFFFFFFFFFFC000003FFFFFFFFFF3FFFFFFFEBFDFFFFFFFFFFFF00000BFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FFE3FCFFFFFFFFFDFE7FFFFFFFFFFD00000FFFFFFFFBFAFFFFFFFFFCADFFFFFFFFFFFD00000BFFFFFFF8F5FFFFFFFFFF17FFFFFFFFFFFDFFFFEFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFA7FFFFFEFFFFFFF9FFEC000000007FFFFFFFF3FFE8FFFFFE3FFFFFFDFFFDFFFFFFFCFFFFFFFFE7FFFDFFFFFF5FFFFFFDFFFDFFFFFFFBFFFFFFFFF7FFFE3FFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFE1FFFFF9FFFFFEFFFFFFDFFFE7FFFFFF5FFFFFFFCBFFFFF37FFFFEFFFFFFDFFFF7FFFFFF3FFFFFFFAFFFFFFFBFFFFFDFFFFFDFFFEBFFFFFF7FFFFFFFDFFFFFFFBFFFFFD7FFFFDFFFF5FFFFFC7FFFFFFFDFFFFFFFFFFFFFFBFFFFDFFFFDFFFFFBFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FFFFDFFFFFFFFFFFFFF9FFFFDFFFF8FFFFFBFFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFD7FFFF1FFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFEFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFDFFFFEBFFFF3FFFFFFFFDFFFFFFFFFFFFFFF1FFFDFFFFF7FFFC7FFFFFFFFDFFFFFFFFFFFFFFFE7FFDFFFFF3FFFEFFFFFFFFFDFFFFFFFFFFFFFFFDBFFDFFFFFAFFFEFFFFFFFFFDFFFFFFFFFFFFFFFF9FFDFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFDFFDFFFFFF7FFBFFFFFFFFFDFFFFFFFFFFFFFFFFEFFDFFFFFF3FF3FFFFFFFFFDFFFFFFFFFFFFFFFFF3FDFFFFFFBFCFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FDFFFFFF7FCFFFFFFFFFFBFFFFFFFBFFFFFFFFF8FDFFFFFFA";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N12
cyclonev_lcell_comb \processing_rom|altsyncram_component|auto_generated|mux2|result_node[1]~1 (
// Equation(s):
// \processing_rom|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout  = ( \processing_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\processing_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\processing_rom|altsyncram_component|auto_generated|ram_block1a17 )))) ) ) # ( !\processing_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\processing_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  & (!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\processing_rom|altsyncram_component|auto_generated|ram_block1a17 )))) ) )

	.dataa(!\processing_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\processing_rom|altsyncram_component|auto_generated|ram_block1a17 ),
	.datae(!\processing_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[1]~1 .extended_lut = "off";
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[1]~1 .lut_mask = 64'h404F707F404F707F;
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N27
cyclonev_lcell_comb \processor|p2[1]~feeder (
// Equation(s):
// \processor|p2[1]~feeder_combout  = ( \processing_rom|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processing_rom|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|p2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|p2[1]~feeder .extended_lut = "off";
defparam \processor|p2[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|p2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N28
dffeas \processor|p2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|p2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p2[1] .is_wysiwyg = "true";
defparam \processor|p2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N7
dffeas \processor|p0[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p0[1] .is_wysiwyg = "true";
defparam \processor|p0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N35
dffeas \processor|p1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p1[1] .is_wysiwyg = "true";
defparam \processor|p1[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y1_N0
cyclonev_ram_block \processing_rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~1_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processing_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./Img/ExemploPBL.mif";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ImgRom:processing_rom|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "04FFFFFFFFFFC8000002FFFFFFFFFFEC3FFFFFFF0BFFFFFFFFFFDC0000077FFFFFFFFFFE3FFFFFFF0FFFFFFFFFFFF800000FFFFFFFFFFFF93FFFFFFF97FFFFFFFFFFFC00002FFFFFFFFFFFFF3FFFFFFF6FFFFFFFFFFFFFA0001FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA804DFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFEC0A7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFE8FFFFFFFEFFFFFFFEFFFFFFFF7FFFFFFFFEFFFE5A77FFFFFCFFFFFFFDFFFFFFFF00000000003FF8A97DFFFFFE00000005FFFFFFFF4000000001FFF77FE2FFFFFFFFFFFFF9FFFFFFFE8000000003FFFFFFFCBFFFFFFFFFFFF9FFFFFFFD8000000003FFF7FFFF3FFFFFFFFFFFF9FFFFFFF90000000007F";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "F9FFFFFFFFFFFFFFFFFF9FFFFFFFB0000000007FF9FFFFFE7FFFFFFFFFFF9FFFFFFF00000000009FFFFFFFFDFFFFFFFFFFFF9FFFFFFE0000000000FFEFFFFFFEBFFFFFFFFFFF9FFFFFFEC0000000003FDFFFFFFEBFFFFFFFFFFF9FFFFFFE80000000027FFFFFFFFF3FFFFFFFFFFF9FFFFFFC0000000003FFCFFFFFFF5FFFFFFFFFFF9FFFFFFF0000000001FF8FFFFFFFFFFFFFFFFFFF9FFFFFFF0000000006FFEFFFFFFF3FFFFFFFFFFF9FFFFFF20000000007FFCFFFFFFF7FFFFFFFFFFF9FFFFFF40000000003FFDFFFFFFFFFFFFFFFFFFF9FFFFFEC0000000013FFEFFFFFFFFFFFFFFFFFFF9FFFFFF80000000007FFFFFFFFFF7FFFFFFFFFFF9FFFFFD00000";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000007FFEFFFFFFE3FFFFFFFFFFF9FFFFFD0000000001FFFB7FFFFFEFFFFFFFFFFFF9FFFFFE0000000006FFFEFFFFFFC7FFFFFFFFFFF9FFFFF4000000000DFFFF9FFFFFDFFFFFFFFFFFF9FFFFFA0000000003FFFF8FFFFFCFFFFFFFFFFFF9FFFFF80000000007FFFFD7FFFF7FFFFFFFFFFFF9FFFFE0000000000FFFFFDBFFFCBFFFFFFFFFFFF9FFFFC00000000037FFFFF97FE0FFFFFFFFFFFFF9FFFFC8000000007FFFFFFA685BFFFFFE00000005FFFFC0000000003FFFFFFEB67FFFFFFF00000001FFFF9FFFFFFFFFBFFFFFFFFF7FFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \processing_rom|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~1_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processing_rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./Img/ExemploPBL.mif";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ImgRom:processing_rom|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFE7FFFFFFFE00000001FFFE7FFFFFE3FFFF7FFFFFF3FFFFFFFA00000003FFFBFFFFFFF1FFFFFFFFFFF7FFFFFFFC00000013FFFC7FFFFFF1FFFCFFFFFFFDFFFFFFFE8000000BFFFF7FFFFFC7FFFBFFFFFFFFFFFFFFFF80000007FFFF9FFFFFBFFFF8FFFFFFFAFFFFFFFF8000000FFFFF9FFFFFBFFFF87FFFFFE5FFFFFFFF80000027FFFFE7FFFF7FFFFEDFFFFFD3FFFFFFFE4000002FFFFFEBFFFE7FFFFFFFFFFF2FFFFFFFFF4000004FFFFFE5FFFD7FFFFFCFFFFEDFFFFFFFFF8000003FFFFFF1FFF8FFFFFFE4FFFD7FFFFFFFFEE000007FFFFFFCFFFD7FFFFFF97FF6FFFFFFFFFFE000007FFFFFFCFFF7FFFFFFFF1FFFFFFFFFFFFF9000007FFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFE3FD7FFFFFFFFDF2FFFFFFFFFFFA000007FFFFFFFBFBFFFFFFFFFFE5FFFFFFFFFFFDFFFFE3FFFFFFF8FDFFFFFFFFFEE7FFFFFFFFFFFE000017FFFFFFFEE7FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C01BFFFFFE7FFFFFFDFFFBFFFFFFFE7FFFFFFFF1001FFFFFFE7FFFFFF3FFF7FFFFFFFCFFFFFFFFE800047FFFFF80000003FFFA00000007FFFFFFFFE80001FFFFFF90000003FFFA00000002FFFFFFFE2000008FFFFFE0000003FFFF80000003FFFFFFFC4000000FFFFFF8000003FFFE80000003FFFFFFFB00000005FFFFF2000003FFFFC000000BFFFFFFF800000005FFFFFE800003FFFFA0000037FFFFFFFA0000000DFFFFFEC00003FFFF8000006FFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FFFFA0000000DFFFFFFC00003FFFFA000005FFFFFFFFA0000000DFFFFFFB00003FFFFF80000FFFFFFFFFA0000000DFFFFFFF00003FFFFD00000BFFFFFFFFA0000000DFFFFFFE80003FFFFE800007FFFFFFFFA0000000DFFFFFFFA0003FFFFD500037FFFFFFFFA0000000DFFFFFFFB8003FFFFFD0000FFFFFFFFFA0000000DFFFFFFFFC003FFFFFA0005FFFFFFFFFA0000000DFFFFFFFF0003FFFFFF0001FFFFFFFFFA0000000DFFFFFFFF9003FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFF803FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFFC03FFFFFFC02FFFFFFFFFFA0000000DFFFFFFFFF403FFFFFF802FFFFFFFFFFE00000005FFFFFFFFFD03FFFFFEC";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N12
cyclonev_lcell_comb \processing_rom|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \processing_rom|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = ( \processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \processing_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout  ) ) # ( 
// !\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \processing_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( (!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\processing_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\processing_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) ) ) ) # ( 
// !\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\processing_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( (!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\processing_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\processing_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) ) ) )

	.dataa(gnd),
	.datab(!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\processing_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(!\processing_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datae(!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\processing_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[0]~0 .extended_lut = "off";
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 64'h0C3F00000C3FFFFF;
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N42
cyclonev_lcell_comb \processor|p2[0]~feeder (
// Equation(s):
// \processor|p2[0]~feeder_combout  = ( \processing_rom|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processing_rom|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|p2[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|p2[0]~feeder .extended_lut = "off";
defparam \processor|p2[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|p2[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N44
dffeas \processor|p2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|p2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p2[0] .is_wysiwyg = "true";
defparam \processor|p2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N41
dffeas \processor|p0[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p0[0] .is_wysiwyg = "true";
defparam \processor|p0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N32
dffeas \processor|p1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p1[0] .is_wysiwyg = "true";
defparam \processor|p1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N30
cyclonev_lcell_comb \processor|u_ba|Add2~77 (
// Equation(s):
// \processor|u_ba|Add2~77_sumout  = SUM(( !\processor|p2 [0] $ (!\processor|p0 [0] $ (\processor|p1 [0])) ) + ( !VCC ) + ( !VCC ))
// \processor|u_ba|Add2~78  = CARRY(( !\processor|p2 [0] $ (!\processor|p0 [0] $ (\processor|p1 [0])) ) + ( !VCC ) + ( !VCC ))
// \processor|u_ba|Add2~79  = SHARE((!\processor|p2 [0] & (\processor|p0 [0] & \processor|p1 [0])) # (\processor|p2 [0] & ((\processor|p1 [0]) # (\processor|p0 [0]))))

	.dataa(gnd),
	.datab(!\processor|p2 [0]),
	.datac(!\processor|p0 [0]),
	.datad(!\processor|p1 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_ba|Add2~77_sumout ),
	.cout(\processor|u_ba|Add2~78 ),
	.shareout(\processor|u_ba|Add2~79 ));
// synopsys translate_off
defparam \processor|u_ba|Add2~77 .extended_lut = "off";
defparam \processor|u_ba|Add2~77 .lut_mask = 64'h0000033F00003CC3;
defparam \processor|u_ba|Add2~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N33
cyclonev_lcell_comb \processor|u_ba|Add2~69 (
// Equation(s):
// \processor|u_ba|Add2~69_sumout  = SUM(( !\processor|p2 [1] $ (!\processor|p0 [1] $ (\processor|p1 [1])) ) + ( \processor|u_ba|Add2~79  ) + ( \processor|u_ba|Add2~78  ))
// \processor|u_ba|Add2~70  = CARRY(( !\processor|p2 [1] $ (!\processor|p0 [1] $ (\processor|p1 [1])) ) + ( \processor|u_ba|Add2~79  ) + ( \processor|u_ba|Add2~78  ))
// \processor|u_ba|Add2~71  = SHARE((!\processor|p2 [1] & (\processor|p0 [1] & \processor|p1 [1])) # (\processor|p2 [1] & ((\processor|p1 [1]) # (\processor|p0 [1]))))

	.dataa(!\processor|p2 [1]),
	.datab(gnd),
	.datac(!\processor|p0 [1]),
	.datad(!\processor|p1 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~78 ),
	.sharein(\processor|u_ba|Add2~79 ),
	.combout(),
	.sumout(\processor|u_ba|Add2~69_sumout ),
	.cout(\processor|u_ba|Add2~70 ),
	.shareout(\processor|u_ba|Add2~71 ));
// synopsys translate_off
defparam \processor|u_ba|Add2~69 .extended_lut = "off";
defparam \processor|u_ba|Add2~69 .lut_mask = 64'h0000055F00005AA5;
defparam \processor|u_ba|Add2~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N36
cyclonev_lcell_comb \processor|u_ba|Add2~33 (
// Equation(s):
// \processor|u_ba|Add2~33_sumout  = SUM(( !\processor|p0 [2] $ (!\processor|p2 [2] $ (\processor|p1 [2])) ) + ( \processor|u_ba|Add2~71  ) + ( \processor|u_ba|Add2~70  ))
// \processor|u_ba|Add2~34  = CARRY(( !\processor|p0 [2] $ (!\processor|p2 [2] $ (\processor|p1 [2])) ) + ( \processor|u_ba|Add2~71  ) + ( \processor|u_ba|Add2~70  ))
// \processor|u_ba|Add2~35  = SHARE((!\processor|p0 [2] & (\processor|p2 [2] & \processor|p1 [2])) # (\processor|p0 [2] & ((\processor|p1 [2]) # (\processor|p2 [2]))))

	.dataa(gnd),
	.datab(!\processor|p0 [2]),
	.datac(!\processor|p2 [2]),
	.datad(!\processor|p1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~70 ),
	.sharein(\processor|u_ba|Add2~71 ),
	.combout(),
	.sumout(\processor|u_ba|Add2~33_sumout ),
	.cout(\processor|u_ba|Add2~34 ),
	.shareout(\processor|u_ba|Add2~35 ));
// synopsys translate_off
defparam \processor|u_ba|Add2~33 .extended_lut = "off";
defparam \processor|u_ba|Add2~33 .lut_mask = 64'h0000033F00003CC3;
defparam \processor|u_ba|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N0
cyclonev_lcell_comb \processor|Decoder0~3 (
// Equation(s):
// \processor|Decoder0~3_combout  = (\processor|fetch_state [0] & (\processor|fetch_state [1] & \main_fsm|current_state~q ))

	.dataa(!\processor|fetch_state [0]),
	.datab(!\processor|fetch_state [1]),
	.datac(!\main_fsm|current_state~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Decoder0~3 .extended_lut = "off";
defparam \processor|Decoder0~3 .lut_mask = 64'h0101010101010101;
defparam \processor|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N8
dffeas \processor|p3[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p3[2] .is_wysiwyg = "true";
defparam \processor|p3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N5
dffeas \processor|p3[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p3[1] .is_wysiwyg = "true";
defparam \processor|p3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N2
dffeas \processor|p3[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p3[0] .is_wysiwyg = "true";
defparam \processor|p3[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N0
cyclonev_lcell_comb \processor|u_ba|Add2~74 (
// Equation(s):
// \processor|u_ba|Add2~74_cout  = CARRY(( \processor|p3 [0] ) + ( \processor|u_ba|Add2~77_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\processor|u_ba|Add2~77_sumout ),
	.datac(gnd),
	.datad(!\processor|p3 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processor|u_ba|Add2~74_cout ),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~74 .extended_lut = "off";
defparam \processor|u_ba|Add2~74 .lut_mask = 64'h0000CCCC000000FF;
defparam \processor|u_ba|Add2~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N3
cyclonev_lcell_comb \processor|u_ba|Add2~38 (
// Equation(s):
// \processor|u_ba|Add2~38_cout  = CARRY(( \processor|p3 [1] ) + ( \processor|u_ba|Add2~69_sumout  ) + ( \processor|u_ba|Add2~74_cout  ))

	.dataa(!\processor|u_ba|Add2~69_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|p3 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processor|u_ba|Add2~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~38 .extended_lut = "off";
defparam \processor|u_ba|Add2~38 .lut_mask = 64'h0000AAAA000000FF;
defparam \processor|u_ba|Add2~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N6
cyclonev_lcell_comb \processor|u_ba|Add2~1 (
// Equation(s):
// \processor|u_ba|Add2~1_sumout  = SUM(( \processor|p3 [2] ) + ( \processor|u_ba|Add2~33_sumout  ) + ( \processor|u_ba|Add2~38_cout  ))
// \processor|u_ba|Add2~2  = CARRY(( \processor|p3 [2] ) + ( \processor|u_ba|Add2~33_sumout  ) + ( \processor|u_ba|Add2~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add2~33_sumout ),
	.datad(!\processor|p3 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_ba|Add2~1_sumout ),
	.cout(\processor|u_ba|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~1 .extended_lut = "off";
defparam \processor|u_ba|Add2~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \processor|u_ba|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N39
cyclonev_lcell_comb \processor|pixel_out_to_ram[7]~2 (
// Equation(s):
// \processor|pixel_out_to_ram[7]~2_combout  = ( !sw_sync_r2[0] & ( sw_sync_r2[3] & ( (\processor|pixel_out_to_ram[7]~1_combout  & (\main_fsm|zoom_level [0] & (!sw_sync_r2[1] & !sw_sync_r2[2]))) ) ) )

	.dataa(!\processor|pixel_out_to_ram[7]~1_combout ),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!sw_sync_r2[1]),
	.datad(!sw_sync_r2[2]),
	.datae(!sw_sync_r2[0]),
	.dataf(!sw_sync_r2[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|pixel_out_to_ram[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pixel_out_to_ram[7]~2 .extended_lut = "off";
defparam \processor|pixel_out_to_ram[7]~2 .lut_mask = 64'h0000000010000000;
defparam \processor|pixel_out_to_ram[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N39
cyclonev_lcell_comb \processor|pixel_out_to_ram[0]~3 (
// Equation(s):
// \processor|pixel_out_to_ram[0]~3_combout  = ( \processor|p0 [0] & ( \processor|pixel_out_to_ram[7]~2_combout  & ( \processor|u_ba|Add2~1_sumout  ) ) ) # ( !\processor|p0 [0] & ( \processor|pixel_out_to_ram[7]~2_combout  & ( \processor|u_ba|Add2~1_sumout  
// ) ) ) # ( \processor|p0 [0] & ( !\processor|pixel_out_to_ram[7]~2_combout  ) )

	.dataa(!\processor|u_ba|Add2~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|p0 [0]),
	.dataf(!\processor|pixel_out_to_ram[7]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|pixel_out_to_ram[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pixel_out_to_ram[0]~3 .extended_lut = "off";
defparam \processor|pixel_out_to_ram[0]~3 .lut_mask = 64'h0000FFFF55555555;
defparam \processor|pixel_out_to_ram[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N16
dffeas \processor|write_ptr[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[5]~DUPLICATE .is_wysiwyg = "true";
defparam \processor|write_ptr[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N42
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0_combout  = ( \processor|write_ptr [16] & ( (\processor|write_ptr [17] & (!\processor|write_ptr [18] & \main_fsm|current_state~q )) ) )

	.dataa(!\processor|write_ptr [17]),
	.datab(!\processor|write_ptr [18]),
	.datac(!\main_fsm|current_state~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|write_ptr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0 .lut_mask = 64'h0000000004040404;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N9
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3] = (!\processor|write_ptr [13] & (\processor|write_ptr [14] & (!\processor|write_ptr [15] & \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0_combout )))

	.dataa(!\processor|write_ptr [13]),
	.datab(!\processor|write_ptr [14]),
	.datac(!\processor|write_ptr [15]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w[3] .lut_mask = 64'h0020002000200020;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N9
cyclonev_lcell_comb \vga_logic_inst|read_addr[16]~15 (
// Equation(s):
// \vga_logic_inst|read_addr[16]~15_combout  = ( \vga_logic_inst|LessThan1~4_combout  & ( (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|is_image_area~6_combout  & (!\vga_logic_inst|is_image_area~5_combout  & \vga_logic_inst|Add6~65_sumout ))) ) 
// )

	.dataa(!\vga_logic_inst|LessThan3~11_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|is_image_area~5_combout ),
	.datad(!\vga_logic_inst|Add6~65_sumout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[16]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[16]~15 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[16]~15 .lut_mask = 64'h0000000000200020;
defparam \vga_logic_inst|read_addr[16]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N6
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w [3] = ( \vga_logic_inst|read_addr[16]~15_combout  & ( !\vga_logic_inst|read_addr[18]~16_combout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout  & (\vga_logic_inst|read_addr[17]~14_combout  & !\vga_logic_inst|read_addr[13]~13_combout )) ) ) )

	.dataa(gnd),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.datac(!\vga_logic_inst|read_addr[17]~14_combout ),
	.datad(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datae(!\vga_logic_inst|read_addr[16]~15_combout ),
	.dataf(!\vga_logic_inst|read_addr[18]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w[3] .lut_mask = 64'h0000030000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a208_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X36_Y22_N41
dffeas \frame_buffer|altsyncram_component|auto_generated|address_reg_b[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_logic_inst|read_addr[16]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N47
dffeas \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N27
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3] = ( \processor|write_ptr [15] & ( (!\processor|write_ptr [13] & (\processor|write_ptr [14] & \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout )) 
// ) )

	.dataa(!\processor|write_ptr [13]),
	.datab(!\processor|write_ptr [14]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|write_ptr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w[3] .lut_mask = 64'h0000000002020202;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N42
cyclonev_lcell_comb \vga_logic_inst|read_addr[15]~18 (
// Equation(s):
// \vga_logic_inst|read_addr[15]~18_combout  = ( !\vga_logic_inst|is_image_area~5_combout  & ( (\vga_logic_inst|LessThan1~4_combout  & (\vga_logic_inst|is_image_area~6_combout  & (\vga_logic_inst|Add6~73_sumout  & !\vga_logic_inst|LessThan3~11_combout ))) ) 
// )

	.dataa(!\vga_logic_inst|LessThan1~4_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|Add6~73_sumout ),
	.datad(!\vga_logic_inst|LessThan3~11_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|is_image_area~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[15]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[15]~18 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[15]~18 .lut_mask = 64'h0100010000000000;
defparam \vga_logic_inst|read_addr[15]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N24
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w [3] = ( \vga_logic_inst|read_addr[15]~18_combout  & ( \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w[2]~0_combout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout  & ((!\vga_logic_inst|is_image_area~8_combout ) # ((!\vga_logic_inst|Add6~61_sumout ) # (!\vga_logic_inst|is_image_area~10_combout )))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~8_combout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout ),
	.datac(!\vga_logic_inst|Add6~61_sumout ),
	.datad(!\vga_logic_inst|is_image_area~10_combout ),
	.datae(!\vga_logic_inst|read_addr[15]~18_combout ),
	.dataf(!\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w[3] .lut_mask = 64'h0000000000003332;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N1
dffeas \processor|write_ptr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[3]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[0] .is_wysiwyg = "true";
defparam \processor|write_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X34_Y22_N44
dffeas \frame_buffer|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_logic_inst|read_addr[15]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N39
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout  = ( \frame_buffer|altsyncram_component|auto_generated|address_reg_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N41
dffeas \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N48
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3] = ( !\processor|write_ptr [13] & ( (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0_combout  & (\processor|write_ptr [14] & \processor|write_ptr [15])) 
// ) )

	.dataa(gnd),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0_combout ),
	.datac(!\processor|write_ptr [14]),
	.datad(!\processor|write_ptr [15]),
	.datae(gnd),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w[3] .lut_mask = 64'h0003000300000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N48
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w [3] = ( !\vga_logic_inst|read_addr[18]~16_combout  & ( (\vga_logic_inst|read_addr[16]~15_combout  & 
// (\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w[2]~0_combout  & (\vga_logic_inst|read_addr[15]~18_combout  & \vga_logic_inst|read_addr[17]~14_combout ))) ) )

	.dataa(!\vga_logic_inst|read_addr[16]~15_combout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w[2]~0_combout ),
	.datac(!\vga_logic_inst|read_addr[15]~18_combout ),
	.datad(!\vga_logic_inst|read_addr[17]~14_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|read_addr[18]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w[3] .lut_mask = 64'h0001000100000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a240_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~11 (
// Equation(s):
// \the_vga_driver|red_reg~11_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a240~portbdataout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a176~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a240~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a144~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a208~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a240~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a176~portbdataout ) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a240~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a144~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a208~portbdataout ))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a144~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a208~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a176~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a240~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~11 .extended_lut = "off";
defparam \the_vga_driver|red_reg~11 .lut_mask = 64'h535300F053530FFF;
defparam \the_vga_driver|red_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N54
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3] = ( !\processor|write_ptr [15] & ( (\processor|write_ptr [13] & (!\processor|write_ptr [14] & \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout )) 
// ) )

	.dataa(!\processor|write_ptr [13]),
	.datab(!\processor|write_ptr [14]),
	.datac(gnd),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\processor|write_ptr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w[3] .lut_mask = 64'h0044004400000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N54
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout  = ( \vga_logic_inst|Add6~5_sumout  & ( !\vga_logic_inst|is_image_area~5_combout  & ( (\vga_logic_inst|LessThan1~4_combout  & (!\vga_logic_inst|LessThan3~11_combout  
// & \vga_logic_inst|is_image_area~6_combout )) ) ) ) # ( !\vga_logic_inst|Add6~5_sumout  & ( !\vga_logic_inst|is_image_area~5_combout  & ( (\vga_logic_inst|LessThan1~4_combout  & (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|Add6~73_sumout  & 
// \vga_logic_inst|is_image_area~6_combout ))) ) ) )

	.dataa(!\vga_logic_inst|LessThan1~4_combout ),
	.datab(!\vga_logic_inst|LessThan3~11_combout ),
	.datac(!\vga_logic_inst|Add6~73_sumout ),
	.datad(!\vga_logic_inst|is_image_area~6_combout ),
	.datae(!\vga_logic_inst|Add6~5_sumout ),
	.dataf(!\vga_logic_inst|is_image_area~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0 .lut_mask = 64'h0004004400000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N54
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w [3] = ( \vga_logic_inst|read_addr[13]~13_combout  & ( !\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout  & ((!\vga_logic_inst|is_image_area~8_combout ) # ((!\vga_logic_inst|Add6~61_sumout ) # (!\vga_logic_inst|is_image_area~10_combout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout ),
	.datab(!\vga_logic_inst|is_image_area~8_combout ),
	.datac(!\vga_logic_inst|Add6~61_sumout ),
	.datad(!\vga_logic_inst|is_image_area~10_combout ),
	.datae(!\vga_logic_inst|read_addr[13]~13_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w[3] .lut_mask = 64'h0000555400000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N39
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3] = (\processor|write_ptr [13] & (!\processor|write_ptr [14] & (\processor|write_ptr [15] & \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0_combout )))

	.dataa(!\processor|write_ptr [13]),
	.datab(!\processor|write_ptr [14]),
	.datac(!\processor|write_ptr [15]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w[3] .lut_mask = 64'h0004000400040004;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N9
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout  = ( !\vga_logic_inst|Add6~5_sumout  & ( \vga_logic_inst|Add6~73_sumout  & ( (\vga_logic_inst|is_image_area~6_combout  & (!\vga_logic_inst|LessThan3~11_combout  & 
// (\vga_logic_inst|LessThan1~4_combout  & !\vga_logic_inst|is_image_area~5_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~6_combout ),
	.datab(!\vga_logic_inst|LessThan3~11_combout ),
	.datac(!\vga_logic_inst|LessThan1~4_combout ),
	.datad(!\vga_logic_inst|is_image_area~5_combout ),
	.datae(!\vga_logic_inst|Add6~5_sumout ),
	.dataf(!\vga_logic_inst|Add6~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0 .lut_mask = 64'h0000000004000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N12
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w [3] = ( !\vga_logic_inst|read_addr[18]~16_combout  & ( (\vga_logic_inst|read_addr[13]~13_combout  & (\vga_logic_inst|read_addr[16]~15_combout  & 
// (\vga_logic_inst|read_addr[17]~14_combout  & \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ))) ) )

	.dataa(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datab(!\vga_logic_inst|read_addr[16]~15_combout ),
	.datac(!\vga_logic_inst|read_addr[17]~14_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|read_addr[18]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w[3] .lut_mask = 64'h0001000100000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a232_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N24
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3] = ( \processor|write_ptr [15] & ( (\processor|write_ptr [13] & (!\processor|write_ptr [14] & \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout )) 
// ) )

	.dataa(!\processor|write_ptr [13]),
	.datab(!\processor|write_ptr [14]),
	.datac(gnd),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\processor|write_ptr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w[3] .lut_mask = 64'h0000000000440044;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N18
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w [3] = ( \vga_logic_inst|read_addr[13]~13_combout  & ( \vga_logic_inst|Add6~61_sumout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout  & (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout  & ((!\vga_logic_inst|is_image_area~10_combout ) # 
// (!\vga_logic_inst|is_image_area~8_combout )))) ) ) ) # ( \vga_logic_inst|read_addr[13]~13_combout  & ( !\vga_logic_inst|Add6~61_sumout  & ( (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout  & 
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout ),
	.datac(!\vga_logic_inst|is_image_area~8_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.datae(!\vga_logic_inst|read_addr[13]~13_combout ),
	.dataf(!\vga_logic_inst|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w[3] .lut_mask = 64'h0000003300000032;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N6
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3] = ( !\processor|write_ptr [15] & ( (\processor|write_ptr [13] & (!\processor|write_ptr [14] & \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0_combout )) 
// ) )

	.dataa(!\processor|write_ptr [13]),
	.datab(!\processor|write_ptr [14]),
	.datac(gnd),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\processor|write_ptr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w[3] .lut_mask = 64'h0044004400000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N48
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w [3] = ( !\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout  & ( (\vga_logic_inst|read_addr[13]~13_combout  & 
// (\vga_logic_inst|read_addr[16]~15_combout  & (\vga_logic_inst|read_addr[17]~14_combout  & !\vga_logic_inst|read_addr[18]~16_combout ))) ) )

	.dataa(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datab(!\vga_logic_inst|read_addr[16]~15_combout ),
	.datac(!\vga_logic_inst|read_addr[17]~14_combout ),
	.datad(!\vga_logic_inst|read_addr[18]~16_combout ),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w[3] .lut_mask = 64'h0100010000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a200_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N6
cyclonev_lcell_comb \the_vga_driver|red_reg~10 (
// Equation(s):
// \the_vga_driver|red_reg~10_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a168~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a200~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a136~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a232~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a168~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a200~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a136~portbdataout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a232~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a168~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a200~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a136~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a232~portbdataout  & 
// \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a168~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a200~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a136~portbdataout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a232~portbdataout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a136~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a232~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a168~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a200~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~10 .extended_lut = "off";
defparam \the_vga_driver|red_reg~10 .lut_mask = 64'h220522AF770577AF;
defparam \the_vga_driver|red_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N30
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3] = ( \processor|write_ptr [13] & ( (\processor|write_ptr [14] & (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0_combout  & !\processor|write_ptr [15])) 
// ) )

	.dataa(!\processor|write_ptr [14]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0_combout ),
	.datac(gnd),
	.datad(!\processor|write_ptr [15]),
	.datae(gnd),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w[3] .lut_mask = 64'h0000000011001100;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N45
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w [3] = ( !\vga_logic_inst|read_addr[18]~16_combout  & ( (\vga_logic_inst|read_addr[13]~13_combout  & (\vga_logic_inst|read_addr[16]~15_combout  & 
// (\vga_logic_inst|read_addr[17]~14_combout  & \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ))) ) )

	.dataa(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datab(!\vga_logic_inst|read_addr[16]~15_combout ),
	.datac(!\vga_logic_inst|read_addr[17]~14_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|read_addr[18]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w[3] .lut_mask = 64'h0001000100000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a216_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N36
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3] = ( \processor|write_ptr [13] & ( (\processor|write_ptr [14] & (\processor|write_ptr [15] & \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout )) ) 
// )

	.dataa(gnd),
	.datab(!\processor|write_ptr [14]),
	.datac(!\processor|write_ptr [15]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w[3] .lut_mask = 64'h0000000000030003;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N51
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout  = ( \vga_logic_inst|Add6~5_sumout  & ( \vga_logic_inst|Add6~1_sumout  & ( (\vga_logic_inst|is_image_area~6_combout  & (!\vga_logic_inst|LessThan3~11_combout  & 
// (!\vga_logic_inst|is_image_area~5_combout  & \vga_logic_inst|LessThan1~4_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~6_combout ),
	.datab(!\vga_logic_inst|LessThan3~11_combout ),
	.datac(!\vga_logic_inst|is_image_area~5_combout ),
	.datad(!\vga_logic_inst|LessThan1~4_combout ),
	.datae(!\vga_logic_inst|Add6~5_sumout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w[3]~0 .lut_mask = 64'h0000000000000040;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N36
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w [3] = ( \vga_logic_inst|read_addr[15]~18_combout  & ( \vga_logic_inst|Add6~61_sumout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout  & (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout  & ((!\vga_logic_inst|is_image_area~8_combout ) # 
// (!\vga_logic_inst|is_image_area~10_combout )))) ) ) ) # ( \vga_logic_inst|read_addr[15]~18_combout  & ( !\vga_logic_inst|Add6~61_sumout  & ( (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout  & 
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout ) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.datab(!\vga_logic_inst|is_image_area~8_combout ),
	.datac(!\vga_logic_inst|is_image_area~10_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout ),
	.datae(!\vga_logic_inst|read_addr[15]~18_combout ),
	.dataf(!\vga_logic_inst|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w[3] .lut_mask = 64'h0000005500000054;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N18
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3] = ( !\processor|write_ptr [15] & ( (\processor|write_ptr [13] & (\processor|write_ptr [14] & \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout )) 
// ) )

	.dataa(!\processor|write_ptr [13]),
	.datab(!\processor|write_ptr [14]),
	.datac(gnd),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\processor|write_ptr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w[3] .lut_mask = 64'h0011001100000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N27
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w [3] = ( \vga_logic_inst|read_addr[13]~13_combout  & ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout  & ((!\vga_logic_inst|is_image_area~8_combout ) # ((!\vga_logic_inst|is_image_area~10_combout ) # (!\vga_logic_inst|Add6~61_sumout )))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~8_combout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout ),
	.datac(!\vga_logic_inst|is_image_area~10_combout ),
	.datad(!\vga_logic_inst|Add6~61_sumout ),
	.datae(!\vga_logic_inst|read_addr[13]~13_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w[3] .lut_mask = 64'h0000000000003332;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N33
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3] = ( \processor|write_ptr [15] & ( (\processor|write_ptr [14] & (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0_combout  & \processor|write_ptr [13])) ) 
// )

	.dataa(!\processor|write_ptr [14]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0_combout ),
	.datac(!\processor|write_ptr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|write_ptr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w[3] .lut_mask = 64'h0000000001010101;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N30
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w [3] = ( !\vga_logic_inst|read_addr[18]~16_combout  & ( (\vga_logic_inst|read_addr[17]~14_combout  & (\vga_logic_inst|read_addr[16]~15_combout  & 
// (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout  & \vga_logic_inst|read_addr[15]~18_combout ))) ) )

	.dataa(!\vga_logic_inst|read_addr[17]~14_combout ),
	.datab(!\vga_logic_inst|read_addr[16]~15_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w[3]~0_combout ),
	.datad(!\vga_logic_inst|read_addr[15]~18_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|read_addr[18]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w[3] .lut_mask = 64'h0001000100000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a248_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N0
cyclonev_lcell_comb \the_vga_driver|red_reg~12 (
// Equation(s):
// \the_vga_driver|red_reg~12_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a152~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a248~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a184~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a216~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a152~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a248~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a184~portbdataout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a216~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a152~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a248~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a184~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a216~portbdataout  & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a152~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a248~portbdataout  & 
// ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a184~portbdataout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a216~portbdataout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a216~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a184~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a152~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a248~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~12 .extended_lut = "off";
defparam \the_vga_driver|red_reg~12 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \the_vga_driver|red_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N0
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3] = (!\processor|write_ptr [13] & (!\processor|write_ptr [14] & (!\processor|write_ptr [15] & \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0_combout )))

	.dataa(!\processor|write_ptr [13]),
	.datab(!\processor|write_ptr [14]),
	.datac(!\processor|write_ptr [15]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w[3] .lut_mask = 64'h0080008000800080;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N6
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w [3] = ( \vga_logic_inst|read_addr[16]~15_combout  & ( !\vga_logic_inst|read_addr[18]~16_combout  & ( (!\vga_logic_inst|read_addr[13]~13_combout  & 
// (!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout  & \vga_logic_inst|read_addr[17]~14_combout )) ) ) )

	.dataa(gnd),
	.datab(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.datad(!\vga_logic_inst|read_addr[17]~14_combout ),
	.datae(!\vga_logic_inst|read_addr[16]~15_combout ),
	.dataf(!\vga_logic_inst|read_addr[18]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w[3] .lut_mask = 64'h000000C000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N51
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3] = ( !\processor|write_ptr [14] & ( (!\processor|write_ptr [13] & (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0_combout  & \processor|write_ptr [15])) 
// ) )

	.dataa(!\processor|write_ptr [13]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2974w[3]~0_combout ),
	.datac(!\processor|write_ptr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|write_ptr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w[3] .lut_mask = 64'h0202020200000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N51
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w [3] = ( !\vga_logic_inst|read_addr[18]~16_combout  & ( (!\vga_logic_inst|read_addr[13]~13_combout  & (\vga_logic_inst|read_addr[16]~15_combout  & 
// (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout  & \vga_logic_inst|read_addr[17]~14_combout ))) ) )

	.dataa(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datab(!\vga_logic_inst|read_addr[16]~15_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.datad(!\vga_logic_inst|read_addr[17]~14_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|read_addr[18]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w[3] .lut_mask = 64'h0002000200000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N21
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3] = ( !\processor|write_ptr [15] & ( (!\processor|write_ptr [13] & (!\processor|write_ptr [14] & \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout 
// )) ) )

	.dataa(!\processor|write_ptr [13]),
	.datab(!\processor|write_ptr [14]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|write_ptr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w[3] .lut_mask = 64'h0808080800000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N12
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w [3] = ( !\vga_logic_inst|read_addr[13]~13_combout  & ( \vga_logic_inst|Add6~61_sumout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout  & (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout  & ((!\vga_logic_inst|is_image_area~10_combout ) # 
// (!\vga_logic_inst|is_image_area~8_combout )))) ) ) ) # ( !\vga_logic_inst|read_addr[13]~13_combout  & ( !\vga_logic_inst|Add6~61_sumout  & ( (!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout  & 
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout ) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\vga_logic_inst|is_image_area~8_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout ),
	.datae(!\vga_logic_inst|read_addr[13]~13_combout ),
	.dataf(!\vga_logic_inst|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w[3] .lut_mask = 64'h00F0000000E00000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N15
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3] = ( \processor|write_ptr [15] & ( (!\processor|write_ptr [13] & (!\processor|write_ptr [14] & \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout )) 
// ) )

	.dataa(!\processor|write_ptr [13]),
	.datab(!\processor|write_ptr [14]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|write_ptr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w[3] .lut_mask = 64'h0000000008080808;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N36
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w [3] = ( !\vga_logic_inst|read_addr[13]~13_combout  & ( \vga_logic_inst|Add6~61_sumout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout  & (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout  & ((!\vga_logic_inst|is_image_area~10_combout ) # 
// (!\vga_logic_inst|is_image_area~8_combout )))) ) ) ) # ( !\vga_logic_inst|read_addr[13]~13_combout  & ( !\vga_logic_inst|Add6~61_sumout  & ( (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout  & 
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout ) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.datab(!\vga_logic_inst|is_image_area~10_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3549w[2]~0_combout ),
	.datad(!\vga_logic_inst|is_image_area~8_combout ),
	.datae(!\vga_logic_inst|read_addr[13]~13_combout ),
	.dataf(!\vga_logic_inst|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w[3] .lut_mask = 64'h0505000005040000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~9 (
// Equation(s):
// \the_vga_driver|red_reg~9_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a128~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a192~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a224~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a128~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a192~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a224~portbdataout ))))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a128~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a192~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a224~portbdataout ))))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a128~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a192~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a224~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a192~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a224~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a128~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a160~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~9 .extended_lut = "off";
defparam \the_vga_driver|red_reg~9 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \the_vga_driver|red_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N30
cyclonev_lcell_comb \the_vga_driver|red_reg~13 (
// Equation(s):
// \the_vga_driver|red_reg~13_combout  = ( \the_vga_driver|red_reg~12_combout  & ( \the_vga_driver|red_reg~9_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\the_vga_driver|red_reg~10_combout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\the_vga_driver|red_reg~11_combout ))) ) ) ) # ( !\the_vga_driver|red_reg~12_combout  & ( \the_vga_driver|red_reg~9_combout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\the_vga_driver|red_reg~10_combout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\the_vga_driver|red_reg~11_combout  & (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \the_vga_driver|red_reg~12_combout  & ( 
// !\the_vga_driver|red_reg~9_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & \the_vga_driver|red_reg~10_combout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\the_vga_driver|red_reg~11_combout ))) ) ) ) # ( !\the_vga_driver|red_reg~12_combout  & ( 
// !\the_vga_driver|red_reg~9_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & \the_vga_driver|red_reg~10_combout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\the_vga_driver|red_reg~11_combout  & (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) )

	.dataa(!\the_vga_driver|red_reg~11_combout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\the_vga_driver|red_reg~10_combout ),
	.datae(!\the_vga_driver|red_reg~12_combout ),
	.dataf(!\the_vga_driver|red_reg~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~13 .extended_lut = "off";
defparam \the_vga_driver|red_reg~13 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \the_vga_driver|red_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N12
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  = ( \main_fsm|current_state~q  & ( (!\processor|write_ptr [16] & (!\processor|write_ptr [17] & \processor|write_ptr [18])) ) )

	.dataa(gnd),
	.datab(!\processor|write_ptr [16]),
	.datac(!\processor|write_ptr [17]),
	.datad(!\processor|write_ptr [18]),
	.datae(gnd),
	.dataf(!\main_fsm|current_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0 .lut_mask = 64'h0000000000C000C0;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N48
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w [3] = ( \processor|write_ptr [13] & ( (!\processor|write_ptr [14] & (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  & \processor|write_ptr [15])) 
// ) )

	.dataa(!\processor|write_ptr [14]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.datac(!\processor|write_ptr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3] .lut_mask = 64'h0000000002020202;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N24
cyclonev_lcell_comb \vga_logic_inst|LessThan3~15 (
// Equation(s):
// \vga_logic_inst|LessThan3~15_combout  = ( \the_vga_driver|v_counter [3] & ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (!\vga_logic_inst|Equal0~0_combout  & (!\the_vga_driver|v_counter [4] $ (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )))) # 
// (\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (((\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & \vga_logic_inst|Equal0~0_combout )))) ) ) # ( !\the_vga_driver|v_counter [3] & ( (\vga_logic_inst|Equal0~0_combout  & 
// (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  $ (((!\the_vga_driver|v_counter [4]) # (\the_vga_driver|v_state.V_ACTIVE_STATE~q ))))) ) )

	.dataa(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datab(!\the_vga_driver|v_counter [4]),
	.datac(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datad(!\vga_logic_inst|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~15 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~15 .lut_mask = 64'h002D002D28052805;
defparam \vga_logic_inst|LessThan3~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N27
cyclonev_lcell_comb \vga_logic_inst|LessThan3~17 (
// Equation(s):
// \vga_logic_inst|LessThan3~17_combout  = ( \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ( ((!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ((\the_vga_driver|v_counter [3]) # (\the_vga_driver|v_counter [4])))) # (\vga_logic_inst|Equal0~0_combout ) ) ) # ( 
// !\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (\the_vga_driver|v_counter [4] & ((\vga_logic_inst|Equal0~0_combout ) # (\the_vga_driver|v_counter [3])))) ) )

	.dataa(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datab(!\the_vga_driver|v_counter [4]),
	.datac(!\the_vga_driver|v_counter [3]),
	.datad(!\vga_logic_inst|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~17 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~17 .lut_mask = 64'h022202222AFF2AFF;
defparam \vga_logic_inst|LessThan3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N45
cyclonev_lcell_comb \vga_logic_inst|LessThan3~16 (
// Equation(s):
// \vga_logic_inst|LessThan3~16_combout  = ( \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ( ((\the_vga_driver|v_counter [1] & !\the_vga_driver|v_state.V_ACTIVE_STATE~q )) # (\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ) ) ) # ( 
// !\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ((!\the_vga_driver|v_counter [1] & (\the_vga_driver|v_counter [0] & \vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout )) # (\the_vga_driver|v_counter [1] & 
// ((\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ) # (\the_vga_driver|v_counter [0]))))) ) )

	.dataa(!\the_vga_driver|v_counter [1]),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|v_counter [0]),
	.datad(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~16 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~16 .lut_mask = 64'h044C044C44FF44FF;
defparam \vga_logic_inst|LessThan3~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N33
cyclonev_lcell_comb \vga_logic_inst|LessThan3~14 (
// Equation(s):
// \vga_logic_inst|LessThan3~14_combout  = ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \vga_logic_inst|Add3~9_sumout  ) ) # ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \vga_logic_inst|Add3~9_sumout  & ( !\the_vga_driver|v_counter [5] ) ) ) # ( 
// !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\vga_logic_inst|Add3~9_sumout  & ( \the_vga_driver|v_counter [5] ) ) )

	.dataa(!\the_vga_driver|v_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.dataf(!\vga_logic_inst|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~14 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~14 .lut_mask = 64'h55550000AAAAFFFF;
defparam \vga_logic_inst|LessThan3~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N42
cyclonev_lcell_comb \vga_logic_inst|LessThan3~18 (
// Equation(s):
// \vga_logic_inst|LessThan3~18_combout  = ( \vga_logic_inst|LessThan3~16_combout  & ( !\vga_logic_inst|LessThan3~14_combout  & ( (!\vga_logic_inst|LessThan3~17_combout ) # ((\vga_logic_inst|LessThan3~15_combout  & 
// (!\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout  & !\the_vga_driver|next_y[2]~5_combout ))) ) ) ) # ( !\vga_logic_inst|LessThan3~16_combout  & ( !\vga_logic_inst|LessThan3~14_combout  & ( (!\vga_logic_inst|LessThan3~17_combout ) # 
// ((\vga_logic_inst|LessThan3~15_combout  & ((!\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout ) # (!\the_vga_driver|next_y[2]~5_combout )))) ) ) )

	.dataa(!\vga_logic_inst|LessThan3~15_combout ),
	.datab(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~2_combout ),
	.datac(!\the_vga_driver|next_y[2]~5_combout ),
	.datad(!\vga_logic_inst|LessThan3~17_combout ),
	.datae(!\vga_logic_inst|LessThan3~16_combout ),
	.dataf(!\vga_logic_inst|LessThan3~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~18 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~18 .lut_mask = 64'hFF54FF4000000000;
defparam \vga_logic_inst|LessThan3~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N57
cyclonev_lcell_comb \vga_logic_inst|LessThan3~12 (
// Equation(s):
// \vga_logic_inst|LessThan3~12_combout  = ( \vga_logic_inst|Add3~5_sumout  & ( (!\the_vga_driver|v_counter [6]) # (\the_vga_driver|v_state.V_ACTIVE_STATE~q ) ) ) # ( !\vga_logic_inst|Add3~5_sumout  & ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & 
// \the_vga_driver|v_counter [6]) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|v_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~12 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~12 .lut_mask = 64'h0C0C0C0CF3F3F3F3;
defparam \vga_logic_inst|LessThan3~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N15
cyclonev_lcell_comb \vga_logic_inst|LessThan3~13 (
// Equation(s):
// \vga_logic_inst|LessThan3~13_combout  = ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \vga_logic_inst|Add3~9_sumout  ) ) # ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\the_vga_driver|v_counter [5] & \vga_logic_inst|Add3~9_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [5]),
	.datad(!\vga_logic_inst|Add3~9_sumout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~13 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~13 .lut_mask = 64'h00F000F000FF00FF;
defparam \vga_logic_inst|LessThan3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N42
cyclonev_lcell_comb \vga_logic_inst|LessThan3~19 (
// Equation(s):
// \vga_logic_inst|LessThan3~19_combout  = ( \vga_logic_inst|LessThan3~12_combout  & ( \vga_logic_inst|LessThan3~13_combout  & ( (\vga_logic_inst|LessThan3~9_combout  & !\vga_logic_inst|LessThan3~8_combout ) ) ) ) # ( !\vga_logic_inst|LessThan3~12_combout  & 
// ( \vga_logic_inst|LessThan3~13_combout  & ( (\vga_logic_inst|LessThan3~9_combout  & ((!\vga_logic_inst|LessThan3~0_combout ) # (!\vga_logic_inst|LessThan3~8_combout ))) ) ) ) # ( \vga_logic_inst|LessThan3~12_combout  & ( 
// !\vga_logic_inst|LessThan3~13_combout  & ( (\vga_logic_inst|LessThan3~9_combout  & !\vga_logic_inst|LessThan3~8_combout ) ) ) ) # ( !\vga_logic_inst|LessThan3~12_combout  & ( !\vga_logic_inst|LessThan3~13_combout  & ( (\vga_logic_inst|LessThan3~9_combout  
// & ((!\vga_logic_inst|LessThan3~8_combout ) # ((\vga_logic_inst|LessThan3~18_combout  & !\vga_logic_inst|LessThan3~0_combout )))) ) ) )

	.dataa(!\vga_logic_inst|LessThan3~18_combout ),
	.datab(!\vga_logic_inst|LessThan3~9_combout ),
	.datac(!\vga_logic_inst|LessThan3~0_combout ),
	.datad(!\vga_logic_inst|LessThan3~8_combout ),
	.datae(!\vga_logic_inst|LessThan3~12_combout ),
	.dataf(!\vga_logic_inst|LessThan3~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~19 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~19 .lut_mask = 64'h3310330033303300;
defparam \vga_logic_inst|LessThan3~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N9
cyclonev_lcell_comb \vga_logic_inst|LessThan1~8 (
// Equation(s):
// \vga_logic_inst|LessThan1~8_combout  = ( \the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( (!\vga_logic_inst|Add2~1_sumout  & !\vga_logic_inst|Add2~5_sumout ) ) ) # ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( (!\the_vga_driver|h_counter [9] & 
// (!\vga_logic_inst|Add2~1_sumout  & ((!\vga_logic_inst|Add2~5_sumout ) # (\the_vga_driver|h_counter [8])))) # (\the_vga_driver|h_counter [9] & (((!\vga_logic_inst|Add2~1_sumout ) # (!\vga_logic_inst|Add2~5_sumout )) # (\the_vga_driver|h_counter [8]))) ) )

	.dataa(!\the_vga_driver|h_counter [9]),
	.datab(!\the_vga_driver|h_counter [8]),
	.datac(!\vga_logic_inst|Add2~1_sumout ),
	.datad(!\vga_logic_inst|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~8 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~8 .lut_mask = 64'hF571F571F000F000;
defparam \vga_logic_inst|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N51
cyclonev_lcell_comb \vga_logic_inst|LessThan1~5 (
// Equation(s):
// \vga_logic_inst|LessThan1~5_combout  = ( \vga_logic_inst|Add2~1_sumout  & ( (!\the_vga_driver|h_counter [9]) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q ) ) ) # ( !\vga_logic_inst|Add2~1_sumout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & 
// \the_vga_driver|h_counter [9]) ) )

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~5 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~5 .lut_mask = 64'h0A0A0A0AF5F5F5F5;
defparam \vga_logic_inst|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N24
cyclonev_lcell_comb \vga_logic_inst|LessThan1~6 (
// Equation(s):
// \vga_logic_inst|LessThan1~6_combout  = ( \the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( \vga_logic_inst|Add2~5_sumout  ) ) # ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( !\the_vga_driver|h_counter [8] $ (!\vga_logic_inst|Add2~5_sumout ) ) )

	.dataa(!\the_vga_driver|h_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_logic_inst|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~6 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~6 .lut_mask = 64'h55AA55AA00FF00FF;
defparam \vga_logic_inst|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N18
cyclonev_lcell_comb \vga_logic_inst|LessThan1~7 (
// Equation(s):
// \vga_logic_inst|LessThan1~7_combout  = ( !\vga_logic_inst|LessThan1~5_combout  & ( !\vga_logic_inst|LessThan1~6_combout  & ( (!\vga_logic_inst|Add2~9_sumout  & (!\the_vga_driver|next_x[7]~2_combout  & ((!\vga_logic_inst|LessThan1~2_combout ) # 
// (\vga_logic_inst|LessThan1~1_combout )))) # (\vga_logic_inst|Add2~9_sumout  & (((!\the_vga_driver|next_x[7]~2_combout ) # (!\vga_logic_inst|LessThan1~2_combout )) # (\vga_logic_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\vga_logic_inst|LessThan1~1_combout ),
	.datab(!\vga_logic_inst|Add2~9_sumout ),
	.datac(!\the_vga_driver|next_x[7]~2_combout ),
	.datad(!\vga_logic_inst|LessThan1~2_combout ),
	.datae(!\vga_logic_inst|LessThan1~5_combout ),
	.dataf(!\vga_logic_inst|LessThan1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~7 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~7 .lut_mask = 64'hF371000000000000;
defparam \vga_logic_inst|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N54
cyclonev_lcell_comb \vga_logic_inst|is_image_area~7 (
// Equation(s):
// \vga_logic_inst|is_image_area~7_combout  = ( \vga_logic_inst|is_image_area~6_combout  & ( \vga_logic_inst|LessThan1~7_combout  & ( (!\vga_logic_inst|is_image_area~5_combout  & ((!\vga_logic_inst|LessThan3~10_combout ) # 
// (\vga_logic_inst|LessThan3~19_combout ))) ) ) ) # ( \vga_logic_inst|is_image_area~6_combout  & ( !\vga_logic_inst|LessThan1~7_combout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (!\vga_logic_inst|LessThan1~8_combout  & 
// ((!\vga_logic_inst|LessThan3~10_combout ) # (\vga_logic_inst|LessThan3~19_combout )))) ) ) )

	.dataa(!\vga_logic_inst|LessThan3~19_combout ),
	.datab(!\vga_logic_inst|is_image_area~5_combout ),
	.datac(!\vga_logic_inst|LessThan3~10_combout ),
	.datad(!\vga_logic_inst|LessThan1~8_combout ),
	.datae(!\vga_logic_inst|is_image_area~6_combout ),
	.dataf(!\vga_logic_inst|LessThan1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~7 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~7 .lut_mask = 64'h0000C4000000C4C4;
defparam \vga_logic_inst|is_image_area~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N30
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout  = ( !\vga_logic_inst|Add6~69_sumout  & ( !\vga_logic_inst|Add6~65_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_logic_inst|Add6~65_sumout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add6~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0 .lut_mask = 64'hFF00FF0000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N27
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout  & ( \vga_logic_inst|Add6~61_sumout  & ( 
// (\vga_logic_inst|is_image_area~7_combout  & (!\vga_logic_inst|Add6~5_sumout  & (\vga_logic_inst|Add6~73_sumout  & \vga_logic_inst|Add6~1_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~7_combout ),
	.datab(!\vga_logic_inst|Add6~5_sumout ),
	.datac(!\vga_logic_inst|Add6~73_sumout ),
	.datad(!\vga_logic_inst|Add6~1_sumout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3] .lut_mask = 64'h0000000000000004;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \processing_rom|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~1_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processing_rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./Img/ExemploPBL.mif";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ImgRom:processing_rom|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 19200;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "7FFFF0000000FFFFFFFFBFFFFFFFFFFFD00000003FFFE00000007FFFFFFFDFFFFFFFFFFFE00000007FFFF00000007FFFFFFFDFFFFFFFBFFFE0000000BFFFE00000001FFFFFFFDFFFFFFFFFFFF8000000FFFFE00000003FFFFFFFEFFFFFFFFFFFF4000000FFFFC00000001FFFFFFFEFFFFFFFFFFFFC000001FFFFD00000001FFFFFFFEFFFFFFFFFFFFC000007FFFFF80000003FFFFFFFFFFFFFFFFFFFFF000007FFFFFE000001FFFFFFFFF7FFFFFEFFFFFF80000FFFFFFE000001FFFFFFFFF7FFFFFFFFFFFFC0003FFFFFFF000017FFFFFFFFFBFFFFFFFFFFFFC0005FFFFFFF80007FFFFFFFFFFBFFFFFDFFFFFFE0003FFFFFFFF0007FFFFFFFFFFBFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FFF8007FFFFFFFF202FFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFD05FFFFFFFFFFFEFFFFFFFFFFFFF807FFFFFFFFFFCFFFFFFFFFFFFFFFFFF7FFFFFFFF0BFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FCBFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFFFFFF6FFF1FFFFFFFFFFFFF9FFFFFFFFFFFEFFFFFFFFE3FFFAFFFFFF80000001FFFBFFFFFFFFFFFFFFFFAFFFFE9FFFFF90000001FFFBFFFFFFFFFFFFFFFFDFFFFF3FFFFFF8000001FFFFFFFFFFF9FFFFFFFD7FFFFFCBFFFFE4000001FFFEFFFFFFFFFFFFFFFCFFFFFFF7FFFFF6000001FFFE7FFFFFFFFFFFFFFFFFFFFFF7FFFFFD000001FFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFF800001FFFFFFFFFFEFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFF7FFFFFF000001FFFF9FFFFFDFFFFFFFFFFFFFFFF7FFFFFFD00001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFF80001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFE40001FFFFE7FFFF7FFFFFFFFFFFFFFFF7FFFFFFF60001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFD0001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFF8001FFFFF9FFFDFFFFFFFFFFFFFFFFF7FFFFFFFF0001FFFFFDFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD001FFFFFEFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD801FFFFFF7FF7FFFFFFFFFFFFFFFFF7FFFFFFFFF401FFFFFF7FE7FFFFFFFFFFFFFFFFF7FFFFFFFFF201FFFFFFBFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFD01FFFFFFD";
// synopsys translate_on

// Location: M10K_X76_Y5_N0
cyclonev_ram_block \processing_rom|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~1_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processing_rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./Img/ExemploPBL.mif";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ImgRom:processing_rom|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FDFFFFFFFFFF8FFFFFFE7FFFFFFFFFF81FFFFFFDFDFFFFFFFFFFCBFFFFFD7FFFFFFFFFF01FFFFFFEFFFFFFFFFFFFF1FFFFF6FFFFFFFFFFFD1FFFFFFF7FFFFFFFFFFFFD7FFFEBFFFFFFFFFFFD9FFFFFFFF7FFFFFFFFFFFF9FFF8FFFFFFFFFFFFF9FFFFFFF9FFFFFFFFFFFFFCFFF5FFFFFFFFFFFFF5FFFFFFF8FFFFFFFFFFFFFC3F9FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF1F4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFF0FFFFFFFC00000003FFFFFFFF7FFFFFFFFF3FFF0D5FFFFFFF00000005FFFFFFFF3FFFFFFFFF3FFF79F3FFFFFCFFFFFFFBFFFFFFFEC000000001FFF3000FFFFFFCFFFFFFFBFFFFFFFF80000000037FE400037FFFFCFFFFFFFBFFFFFFFF8000000003FFD00000DFFFFCFFFFFFFBFFFFFFF90000000004F";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FA000007FFFFCFFFFFFFBFFFFFFFC0000000005FF4000003FFFFCFFFFFFFBFFFFFFF20000000009FE40000017FFFCFFFFFFFBFFFFFFFC0000000007FE8000001FFFFCFFFFFFFBFFFFFFF40000000013FC80000007FFFCFFFFFFFBFFFFFFF8000000003FFF0000000FFFFCFFFFFFFBFFFFFFD0000000002FFD0000000FFFFCFFFFFFFBFFFFFFB0000000005FFF0000000DFFFCFFFFFFFBFFFFFFC0000000005FFD00000001FFFCFFFFFFFBFFFFFFE000000000FFFD00000001FFFCFFFFFFFBFFFFFF00000000003FFF0000000DFFFCFFFFFFFBFFFFFE4000000001BFFD0000000BFFFCFFFFFFFBFFFFFE80000000017FFF0000000FFFFCFFFFFFFBFFFFFD80000";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00002FFFD80000003FFFCFFFFFFFBFFFFFD0000000004FFFE8000001FFFFCFFFFFFFBFFFFF80000000005FFFE40000007FFFCFFFFFFFBFFFFF20000000009FFFFC000003FFFFCFFFFFFFBFFFFFE000000000FFFFFE000007FFFFCFFFFFFFBFFFFFC0000000017FFFFD00000FFFFFCFFFFFFFBFFFFF8000000000FFFFFE400037FFFFCFFFFFFFBFFFFC80000000037FFFFF3000FFFFFFCFFFFFFFBFFFFCFFFFFFFFFFFFFFFFD78E7FFFFFCFFFFFFFBFFFFDFFFFFFFFFBFFFFFFF895FFFFFFF00000005FFFFC0000000003FFFFFFFF0FFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N33
cyclonev_lcell_comb \processing_rom|altsyncram_component|auto_generated|mux2|result_node[3]~3 (
// Equation(s):
// \processing_rom|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout  = ( \processing_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \processing_rom|altsyncram_component|auto_generated|ram_block1a19  & ( 
// ((!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\processing_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\processing_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \processing_rom|altsyncram_component|auto_generated|ram_block1a19  & ( ((\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \processing_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( \processing_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// !\processing_rom|altsyncram_component|auto_generated|ram_block1a19  & ( (!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\processing_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) ) ) ) # ( !\processing_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\processing_rom|altsyncram_component|auto_generated|ram_block1a19  & ( 
// (!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \processing_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout )) ) ) )

	.dataa(!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\processing_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(gnd),
	.datae(!\processing_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\processing_rom|altsyncram_component|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[3]~3 .extended_lut = "off";
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[3]~3 .lut_mask = 64'h02028A8A5757DFDF;
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N29
dffeas \processor|p2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p2[3] .is_wysiwyg = "true";
defparam \processor|p2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N56
dffeas \processor|p0[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p0[3] .is_wysiwyg = "true";
defparam \processor|p0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N41
dffeas \processor|p1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p1[3] .is_wysiwyg = "true";
defparam \processor|p1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N39
cyclonev_lcell_comb \processor|u_ba|Add2~41 (
// Equation(s):
// \processor|u_ba|Add2~41_sumout  = SUM(( !\processor|p2 [3] $ (!\processor|p0 [3] $ (\processor|p1 [3])) ) + ( \processor|u_ba|Add2~35  ) + ( \processor|u_ba|Add2~34  ))
// \processor|u_ba|Add2~42  = CARRY(( !\processor|p2 [3] $ (!\processor|p0 [3] $ (\processor|p1 [3])) ) + ( \processor|u_ba|Add2~35  ) + ( \processor|u_ba|Add2~34  ))
// \processor|u_ba|Add2~43  = SHARE((!\processor|p2 [3] & (\processor|p0 [3] & \processor|p1 [3])) # (\processor|p2 [3] & ((\processor|p1 [3]) # (\processor|p0 [3]))))

	.dataa(!\processor|p2 [3]),
	.datab(gnd),
	.datac(!\processor|p0 [3]),
	.datad(!\processor|p1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~34 ),
	.sharein(\processor|u_ba|Add2~35 ),
	.combout(),
	.sumout(\processor|u_ba|Add2~41_sumout ),
	.cout(\processor|u_ba|Add2~42 ),
	.shareout(\processor|u_ba|Add2~43 ));
// synopsys translate_off
defparam \processor|u_ba|Add2~41 .extended_lut = "off";
defparam \processor|u_ba|Add2~41 .lut_mask = 64'h0000055F00005AA5;
defparam \processor|u_ba|Add2~41 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X42_Y22_N11
dffeas \processor|p3[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p3[3] .is_wysiwyg = "true";
defparam \processor|p3[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N9
cyclonev_lcell_comb \processor|u_ba|Add2~5 (
// Equation(s):
// \processor|u_ba|Add2~5_sumout  = SUM(( \processor|p3 [3] ) + ( \processor|u_ba|Add2~41_sumout  ) + ( \processor|u_ba|Add2~2  ))
// \processor|u_ba|Add2~6  = CARRY(( \processor|p3 [3] ) + ( \processor|u_ba|Add2~41_sumout  ) + ( \processor|u_ba|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add2~41_sumout ),
	.datad(!\processor|p3 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_ba|Add2~5_sumout ),
	.cout(\processor|u_ba|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~5 .extended_lut = "off";
defparam \processor|u_ba|Add2~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \processor|u_ba|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N6
cyclonev_lcell_comb \processor|pixel_out_to_ram[1]~4 (
// Equation(s):
// \processor|pixel_out_to_ram[1]~4_combout  = ( \processor|p0 [1] & ( \processor|pixel_out_to_ram[7]~2_combout  & ( \processor|u_ba|Add2~5_sumout  ) ) ) # ( !\processor|p0 [1] & ( \processor|pixel_out_to_ram[7]~2_combout  & ( \processor|u_ba|Add2~5_sumout  
// ) ) ) # ( \processor|p0 [1] & ( !\processor|pixel_out_to_ram[7]~2_combout  ) )

	.dataa(gnd),
	.datab(!\processor|u_ba|Add2~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|p0 [1]),
	.dataf(!\processor|pixel_out_to_ram[7]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|pixel_out_to_ram[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pixel_out_to_ram[1]~4 .extended_lut = "off";
defparam \processor|pixel_out_to_ram[1]~4 .lut_mask = 64'h0000FFFF33333333;
defparam \processor|pixel_out_to_ram[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout ,\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,\vga_logic_inst|read_addr[6]~6_combout ,
\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a296_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N12
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3] = (\processor|write_ptr [14] & (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  & (!\processor|write_ptr [13] & !\processor|write_ptr [15])))

	.dataa(!\processor|write_ptr [14]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.datac(!\processor|write_ptr [13]),
	.datad(!\processor|write_ptr [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3] .lut_mask = 64'h1000100010001000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N48
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout  & ( \vga_logic_inst|Add6~61_sumout  & ( (!\vga_logic_inst|Add6~73_sumout  & 
// (\vga_logic_inst|is_image_area~7_combout  & (!\vga_logic_inst|Add6~1_sumout  & \vga_logic_inst|Add6~5_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|Add6~73_sumout ),
	.datab(!\vga_logic_inst|is_image_area~7_combout ),
	.datac(!\vga_logic_inst|Add6~1_sumout ),
	.datad(!\vga_logic_inst|Add6~5_sumout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w[3] .lut_mask = 64'h0000000000000020;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a272_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N42
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  & ( \processor|write_ptr [13] & ( (!\processor|write_ptr [14] & !\processor|write_ptr [15]) 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [14]),
	.datad(!\processor|write_ptr [15]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3] .lut_mask = 64'h000000000000F000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N33
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout  & ( \vga_logic_inst|Add6~61_sumout  & ( 
// (\vga_logic_inst|is_image_area~7_combout  & (!\vga_logic_inst|Add6~5_sumout  & (\vga_logic_inst|Add6~1_sumout  & !\vga_logic_inst|Add6~73_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~7_combout ),
	.datab(!\vga_logic_inst|Add6~5_sumout ),
	.datac(!\vga_logic_inst|Add6~1_sumout ),
	.datad(!\vga_logic_inst|Add6~73_sumout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w[3] .lut_mask = 64'h0000000000000400;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a264_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N15
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3] = ( !\processor|write_ptr [13] & ( (!\processor|write_ptr [14] & (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  & !\processor|write_ptr 
// [15])) ) )

	.dataa(!\processor|write_ptr [14]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.datac(gnd),
	.datad(!\processor|write_ptr [15]),
	.datae(gnd),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3] .lut_mask = 64'h2200220000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N30
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout  & ( \vga_logic_inst|Add6~61_sumout  & ( (!\vga_logic_inst|Add6~73_sumout  & 
// (\vga_logic_inst|is_image_area~7_combout  & (!\vga_logic_inst|Add6~1_sumout  & !\vga_logic_inst|Add6~5_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|Add6~73_sumout ),
	.datab(!\vga_logic_inst|is_image_area~7_combout ),
	.datac(!\vga_logic_inst|Add6~1_sumout ),
	.datad(!\vga_logic_inst|Add6~5_sumout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w[3] .lut_mask = 64'h0000000000002000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a256_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N42
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  & ( (\processor|write_ptr [14] & (\processor|write_ptr [13] & !\processor|write_ptr [15])) 
// ) )

	.dataa(!\processor|write_ptr [14]),
	.datab(gnd),
	.datac(!\processor|write_ptr [13]),
	.datad(!\processor|write_ptr [15]),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3] .lut_mask = 64'h0000000005000500;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N18
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w [3] = ( !\vga_logic_inst|Add6~73_sumout  & ( \vga_logic_inst|Add6~61_sumout  & ( (\vga_logic_inst|is_image_area~7_combout  & (\vga_logic_inst|Add6~5_sumout  & 
// (\vga_logic_inst|Add6~1_sumout  & \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~7_combout ),
	.datab(!\vga_logic_inst|Add6~5_sumout ),
	.datac(!\vga_logic_inst|Add6~1_sumout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.datae(!\vga_logic_inst|Add6~73_sumout ),
	.dataf(!\vga_logic_inst|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3] .lut_mask = 64'h0000000000010000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a280_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N57
cyclonev_lcell_comb \the_vga_driver|red_reg~2 (
// Equation(s):
// \the_vga_driver|red_reg~2_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a256~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a280~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a264~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a272~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a256~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a280~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a264~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a272~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a256~portbdataout  & 
// ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a280~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a264~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a272~portbdataout  & 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a256~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a280~portbdataout  & 
// ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a264~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a272~portbdataout  & (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a272~portbdataout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a264~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a256~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a280~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~2 .extended_lut = "off";
defparam \the_vga_driver|red_reg~2 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \the_vga_driver|red_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~3 (
// Equation(s):
// \the_vga_driver|red_reg~3_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5] & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4] & 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datab(gnd),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(gnd),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~3 .extended_lut = "off";
defparam \the_vga_driver|red_reg~3 .lut_mask = 64'h0000A0A00000A0A0;
defparam \the_vga_driver|red_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N6
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3] = ( !\processor|write_ptr [13] & ( (!\processor|write_ptr [14] & (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  & \processor|write_ptr [15])) 
// ) )

	.dataa(!\processor|write_ptr [14]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.datac(!\processor|write_ptr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3] .lut_mask = 64'h0202020200000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N24
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w [3] = ( !\vga_logic_inst|Add6~1_sumout  & ( \vga_logic_inst|Add6~61_sumout  & ( (\vga_logic_inst|is_image_area~7_combout  & (!\vga_logic_inst|Add6~5_sumout  & 
// (\vga_logic_inst|Add6~73_sumout  & \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~7_combout ),
	.datab(!\vga_logic_inst|Add6~5_sumout ),
	.datac(!\vga_logic_inst|Add6~73_sumout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.datae(!\vga_logic_inst|Add6~1_sumout ),
	.dataf(!\vga_logic_inst|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w[3] .lut_mask = 64'h0000000000040000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a288_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~130 (
// Equation(s):
// \the_vga_driver|red_reg~130_combout  = ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\the_vga_driver|red_reg~3_combout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\the_vga_driver|red_reg~2_combout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a288~portbdataout ))))) ) ) # ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\the_vga_driver|red_reg~3_combout  & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\the_vga_driver|red_reg~2_combout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a296~portbdataout ))))) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a296~portbdataout ),
	.datad(!\the_vga_driver|red_reg~2_combout ),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\the_vga_driver|red_reg~3_combout ),
	.datag(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a288~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~130 .extended_lut = "on";
defparam \the_vga_driver|red_reg~130 .lut_mask = 64'h0000000002CE02CE;
defparam \the_vga_driver|red_reg~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N0
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0_combout  = ( \main_fsm|current_state~q  & ( (\processor|write_ptr [16] & (!\processor|write_ptr [17] & !\processor|write_ptr [18])) ) )

	.dataa(gnd),
	.datab(!\processor|write_ptr [16]),
	.datac(!\processor|write_ptr [17]),
	.datad(!\processor|write_ptr [18]),
	.datae(gnd),
	.dataf(!\main_fsm|current_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0 .lut_mask = 64'h0000000030003000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N54
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3] = ( \processor|write_ptr [13] & ( (\processor|write_ptr [14] & (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0_combout  & !\processor|write_ptr [15])) 
// ) )

	.dataa(!\processor|write_ptr [14]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0_combout ),
	.datac(!\processor|write_ptr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w[3] .lut_mask = 64'h0000000010101010;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N27
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w [3] = ( !\vga_logic_inst|read_addr[18]~16_combout  & ( (!\vga_logic_inst|read_addr[17]~14_combout  & (\vga_logic_inst|read_addr[16]~15_combout  & 
// (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout  & \vga_logic_inst|read_addr[13]~13_combout ))) ) )

	.dataa(!\vga_logic_inst|read_addr[17]~14_combout ),
	.datab(!\vga_logic_inst|read_addr[16]~15_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.datad(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|read_addr[18]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w[3] .lut_mask = 64'h0002000200000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N9
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0_combout  = ( \main_fsm|current_state~q  & ( (!\processor|write_ptr [17] & (!\processor|write_ptr [18] & !\processor|write_ptr [16])) ) )

	.dataa(!\processor|write_ptr [17]),
	.datab(!\processor|write_ptr [18]),
	.datac(!\processor|write_ptr [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|current_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0 .lut_mask = 64'h0000000080808080;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N42
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0_combout  & ( (!\processor|write_ptr [15] & (\processor|write_ptr [14] & \processor|write_ptr [13])) 
// ) )

	.dataa(!\processor|write_ptr [15]),
	.datab(!\processor|write_ptr [14]),
	.datac(!\processor|write_ptr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w[3] .lut_mask = 64'h0000000002020202;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N36
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout  & ( !\vga_logic_inst|Add6~61_sumout  & ( (!\vga_logic_inst|Add6~73_sumout  & 
// (\vga_logic_inst|is_image_area~7_combout  & (\vga_logic_inst|Add6~1_sumout  & \vga_logic_inst|Add6~5_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|Add6~73_sumout ),
	.datab(!\vga_logic_inst|is_image_area~7_combout ),
	.datac(!\vga_logic_inst|Add6~1_sumout ),
	.datad(!\vga_logic_inst|Add6~5_sumout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w[3] .lut_mask = 64'h0000000200000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N3
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3] = ( \processor|write_ptr [15] & ( (\processor|write_ptr [13] & (\processor|write_ptr [14] & \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0_combout )) ) 
// )

	.dataa(!\processor|write_ptr [13]),
	.datab(!\processor|write_ptr [14]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|write_ptr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3] .lut_mask = 64'h0000000001010101;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N15
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout  & ( !\vga_logic_inst|Add6~61_sumout  & ( 
// (\vga_logic_inst|is_image_area~7_combout  & (\vga_logic_inst|Add6~5_sumout  & (\vga_logic_inst|Add6~73_sumout  & \vga_logic_inst|Add6~1_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~7_combout ),
	.datab(!\vga_logic_inst|Add6~5_sumout ),
	.datac(!\vga_logic_inst|Add6~73_sumout ),
	.datad(!\vga_logic_inst|Add6~1_sumout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w[3] .lut_mask = 64'h0000000100000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N33
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3] = ( \processor|write_ptr [13] & ( (\processor|write_ptr [14] & (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0_combout  & \processor|write_ptr [15])) ) 
// )

	.dataa(!\processor|write_ptr [14]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0_combout ),
	.datac(gnd),
	.datad(!\processor|write_ptr [15]),
	.datae(gnd),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w[3] .lut_mask = 64'h0000000000110011;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N36
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w [3] = ( \vga_logic_inst|read_addr[14]~17_combout  & ( !\vga_logic_inst|read_addr[18]~16_combout  & ( (!\vga_logic_inst|read_addr[17]~14_combout  & 
// (\vga_logic_inst|read_addr[16]~15_combout  & (\vga_logic_inst|read_addr[13]~13_combout  & \vga_logic_inst|read_addr[15]~18_combout ))) ) ) )

	.dataa(!\vga_logic_inst|read_addr[17]~14_combout ),
	.datab(!\vga_logic_inst|read_addr[16]~15_combout ),
	.datac(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datad(!\vga_logic_inst|read_addr[15]~18_combout ),
	.datae(!\vga_logic_inst|read_addr[14]~17_combout ),
	.dataf(!\vga_logic_inst|read_addr[18]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w[3] .lut_mask = 64'h0000000200000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N48
cyclonev_lcell_comb \the_vga_driver|red_reg~7 (
// Equation(s):
// \the_vga_driver|red_reg~7_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a120~portbdataout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a88~portbdataout ) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a120~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a120~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|ram_block1a88~portbdataout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a120~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a88~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a120~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~7 .extended_lut = "off";
defparam \the_vga_driver|red_reg~7 .lut_mask = 64'h330F5500330F55FF;
defparam \the_vga_driver|red_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N21
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3] = ( !\processor|write_ptr [14] & ( (!\processor|write_ptr [13] & (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0_combout  & \processor|write_ptr [15])) 
// ) )

	.dataa(!\processor|write_ptr [13]),
	.datab(gnd),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0_combout ),
	.datad(!\processor|write_ptr [15]),
	.datae(gnd),
	.dataf(!\processor|write_ptr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w[3] .lut_mask = 64'h000A000A00000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N36
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout  = ( !\vga_logic_inst|Add6~5_sumout  & ( \vga_logic_inst|Add6~73_sumout  & ( !\vga_logic_inst|Add6~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add6~1_sumout ),
	.datad(gnd),
	.datae(!\vga_logic_inst|Add6~5_sumout ),
	.dataf(!\vga_logic_inst|Add6~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3]~0 .lut_mask = 64'h00000000F0F00000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N51
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout  & ( !\vga_logic_inst|Add6~61_sumout  & ( 
// (\vga_logic_inst|is_image_area~10_combout  & (\vga_logic_inst|is_image_area~8_combout  & (!\vga_logic_inst|Add6~65_sumout  & !\vga_logic_inst|Add6~69_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\vga_logic_inst|is_image_area~8_combout ),
	.datac(!\vga_logic_inst|Add6~65_sumout ),
	.datad(!\vga_logic_inst|Add6~69_sumout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3] .lut_mask = 64'h0000100000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N3
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3] = ( !\processor|write_ptr [15] & ( !\processor|write_ptr [13] & ( (!\processor|write_ptr [14] & \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0_combout 
// ) ) ) )

	.dataa(!\processor|write_ptr [14]),
	.datab(gnd),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0_combout ),
	.datad(gnd),
	.datae(!\processor|write_ptr [15]),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w[3] .lut_mask = 64'h0A0A000000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N15
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w [3] = ( !\vga_logic_inst|read_addr[18]~16_combout  & ( (!\vga_logic_inst|read_addr[13]~13_combout  & (\vga_logic_inst|read_addr[16]~15_combout  & 
// (!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout  & !\vga_logic_inst|read_addr[17]~14_combout ))) ) )

	.dataa(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datab(!\vga_logic_inst|read_addr[16]~15_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.datad(!\vga_logic_inst|read_addr[17]~14_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|read_addr[18]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w[3] .lut_mask = 64'h2000200000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N39
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3] = ( !\processor|write_ptr [15] & ( !\processor|write_ptr [13] & ( (!\processor|write_ptr [14] & \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0_combout 
// ) ) ) )

	.dataa(!\processor|write_ptr [14]),
	.datab(gnd),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0_combout ),
	.datad(gnd),
	.datae(!\processor|write_ptr [15]),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w[3] .lut_mask = 64'h0A0A000000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N18
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~0_combout  = ( !\vga_logic_inst|Add6~1_sumout  & ( !\vga_logic_inst|Add6~5_sumout  & ( !\vga_logic_inst|Add6~73_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add6~73_sumout ),
	.datad(gnd),
	.datae(!\vga_logic_inst|Add6~1_sumout ),
	.dataf(!\vga_logic_inst|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~0 .lut_mask = 64'hF0F0000000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N54
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout  = ( \vga_logic_inst|Add6~69_sumout  & ( \vga_logic_inst|Add6~61_sumout  & ( (!\vga_logic_inst|is_image_area~8_combout ) # (!\vga_logic_inst|is_image_area~10_combout 
// ) ) ) ) # ( !\vga_logic_inst|Add6~69_sumout  & ( \vga_logic_inst|Add6~61_sumout  & ( (!\vga_logic_inst|is_image_area~8_combout ) # (!\vga_logic_inst|is_image_area~10_combout ) ) ) ) # ( \vga_logic_inst|Add6~69_sumout  & ( !\vga_logic_inst|Add6~61_sumout  
// & ( (!\vga_logic_inst|is_image_area~8_combout ) # (!\vga_logic_inst|is_image_area~10_combout ) ) ) ) # ( !\vga_logic_inst|Add6~69_sumout  & ( !\vga_logic_inst|Add6~61_sumout  & ( (!\vga_logic_inst|is_image_area~8_combout ) # 
// ((!\vga_logic_inst|is_image_area~10_combout ) # ((\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~0_combout  & !\vga_logic_inst|Add6~65_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~8_combout ),
	.datab(!\vga_logic_inst|is_image_area~10_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~0_combout ),
	.datad(!\vga_logic_inst|Add6~65_sumout ),
	.datae(!\vga_logic_inst|Add6~69_sumout ),
	.dataf(!\vga_logic_inst|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1 .lut_mask = 64'hEFEEEEEEEEEEEEEE;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N57
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3] = ( !\processor|write_ptr [13] & ( (!\processor|write_ptr [14] & (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0_combout  & \processor|write_ptr [15])) 
// ) )

	.dataa(!\processor|write_ptr [14]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0_combout ),
	.datac(gnd),
	.datad(!\processor|write_ptr [15]),
	.datae(gnd),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w[3] .lut_mask = 64'h0022002200000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N24
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w [3] = ( !\vga_logic_inst|read_addr[18]~16_combout  & ( (!\vga_logic_inst|read_addr[17]~14_combout  & (\vga_logic_inst|read_addr[16]~15_combout  & 
// (!\vga_logic_inst|read_addr[13]~13_combout  & \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ))) ) )

	.dataa(!\vga_logic_inst|read_addr[17]~14_combout ),
	.datab(!\vga_logic_inst|read_addr[16]~15_combout ),
	.datac(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|read_addr[18]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w[3] .lut_mask = 64'h0020002000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~4 (
// Equation(s):
// \the_vga_driver|red_reg~4_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a64~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout )) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a64~portbdataout ) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout )) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a96~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~4 .extended_lut = "off";
defparam \the_vga_driver|red_reg~4 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \the_vga_driver|red_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N27
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3] = ( \processor|write_ptr [13] & ( (!\processor|write_ptr [14] & (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0_combout  & \processor|write_ptr [15])) 
// ) )

	.dataa(!\processor|write_ptr [14]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0_combout ),
	.datac(gnd),
	.datad(!\processor|write_ptr [15]),
	.datae(gnd),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w[3] .lut_mask = 64'h0000000000220022;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N27
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w [3] = ( !\vga_logic_inst|Add6~61_sumout  & ( \vga_logic_inst|Add6~1_sumout  & ( (\vga_logic_inst|is_image_area~7_combout  & (!\vga_logic_inst|Add6~5_sumout  & 
// (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout  & \vga_logic_inst|Add6~73_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~7_combout ),
	.datab(!\vga_logic_inst|Add6~5_sumout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.datad(!\vga_logic_inst|Add6~73_sumout ),
	.datae(!\vga_logic_inst|Add6~61_sumout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w[3] .lut_mask = 64'h0000000000040000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N18
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0_combout  & ( (\processor|write_ptr [13] & (!\processor|write_ptr [14] & !\processor|write_ptr [15])) 
// ) )

	.dataa(!\processor|write_ptr [13]),
	.datab(gnd),
	.datac(!\processor|write_ptr [14]),
	.datad(!\processor|write_ptr [15]),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w[3] .lut_mask = 64'h0000000050005000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N9
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w [3] = ( !\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout  & ( !\vga_logic_inst|read_addr[18]~16_combout  & ( 
// (\vga_logic_inst|read_addr[13]~13_combout  & (\vga_logic_inst|read_addr[16]~15_combout  & !\vga_logic_inst|read_addr[17]~14_combout )) ) ) )

	.dataa(gnd),
	.datab(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datac(!\vga_logic_inst|read_addr[16]~15_combout ),
	.datad(!\vga_logic_inst|read_addr[17]~14_combout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.dataf(!\vga_logic_inst|read_addr[18]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w[3] .lut_mask = 64'h0300000000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N24
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3] = ( \processor|write_ptr [13] & ( (!\processor|write_ptr [14] & (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0_combout  & !\processor|write_ptr [15])) 
// ) )

	.dataa(!\processor|write_ptr [14]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0_combout ),
	.datac(!\processor|write_ptr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w[3] .lut_mask = 64'h0000000020202020;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N3
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w [3] = ( !\vga_logic_inst|Add6~73_sumout  & ( !\vga_logic_inst|Add6~61_sumout  & ( (\vga_logic_inst|is_image_area~7_combout  & (!\vga_logic_inst|Add6~5_sumout  & 
// (\vga_logic_inst|Add6~1_sumout  & \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~7_combout ),
	.datab(!\vga_logic_inst|Add6~5_sumout ),
	.datac(!\vga_logic_inst|Add6~1_sumout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.datae(!\vga_logic_inst|Add6~73_sumout ),
	.dataf(!\vga_logic_inst|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3] .lut_mask = 64'h0004000000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N57
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3] = ( \processor|write_ptr [13] & ( (\processor|write_ptr [15] & (!\processor|write_ptr [14] & \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0_combout )) 
// ) )

	.dataa(!\processor|write_ptr [15]),
	.datab(gnd),
	.datac(!\processor|write_ptr [14]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w[3] .lut_mask = 64'h0000000000500050;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N42
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w [3] = ( !\vga_logic_inst|read_addr[18]~16_combout  & ( (\vga_logic_inst|read_addr[13]~13_combout  & (\vga_logic_inst|read_addr[16]~15_combout  & 
// (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout  & !\vga_logic_inst|read_addr[17]~14_combout ))) ) )

	.dataa(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datab(!\vga_logic_inst|read_addr[16]~15_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.datad(!\vga_logic_inst|read_addr[17]~14_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|read_addr[18]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w[3] .lut_mask = 64'h0100010000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N21
cyclonev_lcell_comb \the_vga_driver|red_reg~5 (
// Equation(s):
// \the_vga_driver|red_reg~5_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a104~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a72~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a104~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a72~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a104~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a72~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a104~portbdataout  & 
// ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a72~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a72~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a104~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~5 .extended_lut = "off";
defparam \the_vga_driver|red_reg~5 .lut_mask = 64'h0434C4F40737C7F7;
defparam \the_vga_driver|red_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N12
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0_combout  & ( (!\processor|write_ptr [13] & (\processor|write_ptr [14] & !\processor|write_ptr [15])) 
// ) )

	.dataa(!\processor|write_ptr [13]),
	.datab(!\processor|write_ptr [14]),
	.datac(!\processor|write_ptr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w[3] .lut_mask = 64'h0000000020202020;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N48
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout  = ( !\vga_logic_inst|Add6~1_sumout  & ( \vga_logic_inst|Add6~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_logic_inst|Add6~1_sumout ),
	.dataf(!\vga_logic_inst|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0 .lut_mask = 64'h00000000FFFF0000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N57
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout  & ( !\vga_logic_inst|Add6~61_sumout  & ( (!\vga_logic_inst|Add6~73_sumout  & 
// (\vga_logic_inst|is_image_area~7_combout  & (!\vga_logic_inst|Add6~69_sumout  & !\vga_logic_inst|Add6~65_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|Add6~73_sumout ),
	.datab(!\vga_logic_inst|is_image_area~7_combout ),
	.datac(!\vga_logic_inst|Add6~69_sumout ),
	.datad(!\vga_logic_inst|Add6~65_sumout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w[3] .lut_mask = 64'h0000200000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N45
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3] = ( !\processor|write_ptr [13] & ( (\processor|write_ptr [14] & (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0_combout  & !\processor|write_ptr [15])) 
// ) )

	.dataa(!\processor|write_ptr [14]),
	.datab(gnd),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0_combout ),
	.datad(!\processor|write_ptr [15]),
	.datae(gnd),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w[3] .lut_mask = 64'h0500050000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N33
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w [3] = ( !\vga_logic_inst|read_addr[18]~16_combout  & ( (!\vga_logic_inst|read_addr[17]~14_combout  & (\vga_logic_inst|read_addr[16]~15_combout  & 
// (!\vga_logic_inst|read_addr[13]~13_combout  & \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ))) ) )

	.dataa(!\vga_logic_inst|read_addr[17]~14_combout ),
	.datab(!\vga_logic_inst|read_addr[16]~15_combout ),
	.datac(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|read_addr[18]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w[3] .lut_mask = 64'h0020002000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N45
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3] = ( !\processor|write_ptr [13] & ( (\processor|write_ptr [15] & (\processor|write_ptr [14] & \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0_combout )) 
// ) )

	.dataa(!\processor|write_ptr [15]),
	.datab(!\processor|write_ptr [14]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2682w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3] .lut_mask = 64'h0101010100000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N54
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout  = ( \vga_logic_inst|Add6~73_sumout  & ( !\vga_logic_inst|Add6~61_sumout  & ( (\vga_logic_inst|is_image_area~7_combout  & (!\vga_logic_inst|Add6~69_sumout  & 
// (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout  & !\vga_logic_inst|Add6~65_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~7_combout ),
	.datab(!\vga_logic_inst|Add6~69_sumout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.datad(!\vga_logic_inst|Add6~65_sumout ),
	.datae(!\vga_logic_inst|Add6~73_sumout ),
	.dataf(!\vga_logic_inst|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1 .lut_mask = 64'h0000040000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N30
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3] = ( !\processor|write_ptr [13] & ( (\processor|write_ptr [14] & (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0_combout  & \processor|write_ptr [15])) 
// ) )

	.dataa(!\processor|write_ptr [14]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2788w[3]~0_combout ),
	.datac(!\processor|write_ptr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w[3] .lut_mask = 64'h0101010100000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N18
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w [3] = ( \vga_logic_inst|read_addr[14]~17_combout  & ( !\vga_logic_inst|read_addr[18]~16_combout  & ( (!\vga_logic_inst|read_addr[17]~14_combout  & 
// (\vga_logic_inst|read_addr[16]~15_combout  & (!\vga_logic_inst|read_addr[13]~13_combout  & \vga_logic_inst|read_addr[15]~18_combout ))) ) ) )

	.dataa(!\vga_logic_inst|read_addr[17]~14_combout ),
	.datab(!\vga_logic_inst|read_addr[16]~15_combout ),
	.datac(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datad(!\vga_logic_inst|read_addr[15]~18_combout ),
	.datae(!\vga_logic_inst|read_addr[14]~17_combout ),
	.dataf(!\vga_logic_inst|read_addr[18]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w[3] .lut_mask = 64'h0000002000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N51
cyclonev_lcell_comb \the_vga_driver|red_reg~6 (
// Equation(s):
// \the_vga_driver|red_reg~6_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a112~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a80~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a112~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a80~portbdataout ) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a112~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a80~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a112~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a80~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a80~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a112~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~6 .extended_lut = "off";
defparam \the_vga_driver|red_reg~6 .lut_mask = 64'h20702A7A25752F7F;
defparam \the_vga_driver|red_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N6
cyclonev_lcell_comb \the_vga_driver|red_reg~8 (
// Equation(s):
// \the_vga_driver|red_reg~8_combout  = ( \the_vga_driver|red_reg~5_combout  & ( \the_vga_driver|red_reg~6_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\the_vga_driver|red_reg~4_combout ) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\the_vga_driver|red_reg~7_combout ))) ) ) ) # ( !\the_vga_driver|red_reg~5_combout  & ( \the_vga_driver|red_reg~6_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & \the_vga_driver|red_reg~4_combout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\the_vga_driver|red_reg~7_combout ))) ) ) ) # ( \the_vga_driver|red_reg~5_combout  & ( !\the_vga_driver|red_reg~6_combout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\the_vga_driver|red_reg~4_combout ) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\the_vga_driver|red_reg~7_combout  & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\the_vga_driver|red_reg~5_combout  & ( 
// !\the_vga_driver|red_reg~6_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & \the_vga_driver|red_reg~4_combout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\the_vga_driver|red_reg~7_combout  & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) )

	.dataa(!\the_vga_driver|red_reg~7_combout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\the_vga_driver|red_reg~4_combout ),
	.datae(!\the_vga_driver|red_reg~5_combout ),
	.dataf(!\the_vga_driver|red_reg~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~8 .extended_lut = "off";
defparam \the_vga_driver|red_reg~8 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \the_vga_driver|red_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N39
cyclonev_lcell_comb \the_vga_driver|red_reg~14 (
// Equation(s):
// \the_vga_driver|red_reg~14_combout  = ( \the_vga_driver|red_reg~8_combout  & ( (!\the_vga_driver|red_reg~130_combout  & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4] & !\the_vga_driver|red_reg~13_combout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]))) ) ) # ( !\the_vga_driver|red_reg~8_combout  & ( (!\the_vga_driver|red_reg~130_combout  & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]) # 
// (!\the_vga_driver|red_reg~13_combout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]))) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datac(!\the_vga_driver|red_reg~13_combout ),
	.datad(!\the_vga_driver|red_reg~130_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|red_reg~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~14 .extended_lut = "off";
defparam \the_vga_driver|red_reg~14 .lut_mask = 64'hFD00FD0075007500;
defparam \the_vga_driver|red_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N48
cyclonev_lcell_comb \the_vga_driver|red_reg~15 (
// Equation(s):
// \the_vga_driver|red_reg~15_combout  = ( \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \the_vga_driver|red_reg~14_combout  & ( (!\the_vga_driver|red_reg~0_combout  & (\the_vga_driver|red_reg~1_combout )) # 
// (\the_vga_driver|red_reg~0_combout  & ((!\the_vga_driver|red_reg~1_combout  & (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (\the_vga_driver|red_reg~1_combout  & 
// ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))) ) ) ) # ( !\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \the_vga_driver|red_reg~14_combout  & ( (\the_vga_driver|red_reg~0_combout  
// & ((!\the_vga_driver|red_reg~1_combout  & (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (\the_vga_driver|red_reg~1_combout  & ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))) ) ) 
// ) # ( \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\the_vga_driver|red_reg~14_combout  & ( (!\the_vga_driver|red_reg~0_combout ) # ((!\the_vga_driver|red_reg~1_combout  & 
// (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (\the_vga_driver|red_reg~1_combout  & ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) ) ) ) # ( 
// !\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\the_vga_driver|red_reg~14_combout  & ( (!\the_vga_driver|red_reg~0_combout  & (!\the_vga_driver|red_reg~1_combout )) # (\the_vga_driver|red_reg~0_combout  & 
// ((!\the_vga_driver|red_reg~1_combout  & (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (\the_vga_driver|red_reg~1_combout  & ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))) ) ) )

	.dataa(!\the_vga_driver|red_reg~0_combout ),
	.datab(!\the_vga_driver|red_reg~1_combout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\the_vga_driver|red_reg~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~15 .extended_lut = "off";
defparam \the_vga_driver|red_reg~15 .lut_mask = 64'h8C9DAEBF04152637;
defparam \the_vga_driver|red_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~16 (
// Equation(s):
// \the_vga_driver|red_reg~16_combout  = ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~16 .extended_lut = "off";
defparam \the_vga_driver|red_reg~16 .lut_mask = 64'hFF00FF0000000000;
defparam \the_vga_driver|red_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~17 (
// Equation(s):
// \the_vga_driver|red_reg~17_combout  = ( \vga_logic_inst|is_image_area~6_combout  & ( \vga_logic_inst|LessThan1~4_combout  & ( (\the_vga_driver|red_reg~15_combout  & (\the_vga_driver|red_reg~16_combout  & (!\vga_logic_inst|is_image_area~5_combout  & 
// !\vga_logic_inst|LessThan3~11_combout ))) ) ) )

	.dataa(!\the_vga_driver|red_reg~15_combout ),
	.datab(!\the_vga_driver|red_reg~16_combout ),
	.datac(!\vga_logic_inst|is_image_area~5_combout ),
	.datad(!\vga_logic_inst|LessThan3~11_combout ),
	.datae(!\vga_logic_inst|is_image_area~6_combout ),
	.dataf(!\vga_logic_inst|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~17 .extended_lut = "off";
defparam \the_vga_driver|red_reg~17 .lut_mask = 64'h0000000000001000;
defparam \the_vga_driver|red_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N4
dffeas \the_vga_driver|red_reg[0] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[0] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FCFFFFFFFFFFA7FFFFFE7FFFFFFFFFDBDFFFFFFFF7FFFFFFFFFFF7FFFFF87FFFFFFFFFF9DFFFFFFDF3FFFFFFFFFFFEFFFFF5FFFFFFFFFFFDDFFFFFFE3BFFFFFFFFFFFFFFFFDFFFFFFFFFFFFCDFFFFFFF9FFFFFFFFFFFFFBFFF0FFFFFFFFFFFFF9FFFFFFFCFFFFFFFFFFFFFB7FADFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFEFFCFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFF0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000005FFFE9FFFFFFFFFFFFFFFFFFFFFFFF80000000019FFF2357FFFFFDFFFFFFFDFFFFFFFF40000000003FFA5991FFFFFCFFFFFFFFFFFFFFFE40000000007FFC000BFFFFFCFFFFFFFBFFFFFFFD8000000003FFC000037FFFFCFFFFFFFBFFFFFFFF8000000001FFC000003FFFFCFFFFFFFBFFFFFFFB0000000001F";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FC000007FFFFCFFFFFFFBFFFFFFF80000000003FFC000001FFFFCFFFFFFFBFFFFFFFA0000000001FE4000001FFFFCFFFFFFFBFFFFFFF0000000000BFF80000017FFFCFFFFFFFBFFFFFFF4000000001FFD8000000BFFFCFFFFFFFBFFFFFFD00000000027FD00000003FFFCFFFFFFFBFFFFFFE0000000001FFE00000009FFFCFFFFFFFBFFFFFF90000000004FFA0000000BFFFCFFFFFFFBFFFFFFA0000000001FFB00000001FFFCFFFFFFFBFFFFFF0000000000BFF900000001FFFCFFFFFFFBFFFFFFC000000000FFFC0000000BFFFCFFFFFFFBFFFFFE4000000001FFFE00000007FFFCFFFFFFFBFFFFFE0000000001FFFD00000003FFFCFFFFFFFBFFFFFD80000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00002FFFC8000000FFFFCFFFFFFFBFFFFF80000000005FFFF00000013FFFCFFFFFFFBFFFFFE0000000002FFFFC000000FFFFCFFFFFFFBFFFFFC000000000BFFFF4000001FFFFCFFFFFFFBFFFFFE000000000BFFFF8000005FFFFCFFFFFFFBFFFFE40000000003FFFFE000005FFFFCFFFFFFFBFFFFE0000000001FFFFFE00003BFFFFCFFFFFFFBFFFFF8000000002FFFFFFA000BFFFFFCFFFFFFFBFFFFA0000000006FFFFFFC98A9FFFFFCFFFFFFFFFFFF9FFFFFFFFFCFFFFFFFB657FFFFFCFFFFFFF9FFFF80000000003FFFFFFFF9FFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "7FFFE7FFFFFFBFFFFFFFA0000000BFFFEFFFFFFE7FFFF7FFFFFF3FFFFFFFB0000000BFFFCFFFFFFF9FFFE7FFFFFF5FFFFFFFD0000001FFFFE7FFFFFEBFFFDFFFFFFF9FFFFFFFC80000017FFFEBFFFFFFFFFFCFFFFFFFDFFFFFFFE8000001FFFFFBFFFFFDFFFFBFFFFFFFCFFFFFFFF00000007FFFFEFFFFFDFFFFBFFFFFFFAFFFFFFFE0000001FFFFFEFFFFF7FFFFEFFFFFFC3FFFFFFFF0000000FFFFFEFFFFFBFFFFFBFFFFFDFFFFFFFFF8000007FFFFFFFFFFEFFFFFFCBFFFEFFFFFFFFFF0000005FFFFFFBFFFEFFFFFFEBFFFA7FFFFFFFFF6000003FFFFFFBFFFFFFFFFFFD7FFFFFFFFFFFFFC000003FFFFFFFFFF3FFFFFFFEBFDFFFFFFFFFFFF00000BFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FFE3FCFFFFFFFFFDFE7FFFFFFFFFFD00000FFFFFFFFBFAFFFFFFFFFCADFFFFFFFFFFFD00000BFFFFFFF8F5FFFFFFFFFF17FFFFFFFFFFFDFFFFEFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFA7FFFFFEFFFFFFF9FFEC000000007FFFFFFFF3FFE8FFFFFE3FFFFFFDFFFDFFFFFFFCFFFFFFFFE7FFFDFFFFFF5FFFFFFDFFFDFFFFFFFBFFFFFFFFF7FFFE3FFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFE1FFFFF9FFFFFEFFFFFFDFFFE7FFFFFF5FFFFFFFCBFFFFF37FFFFEFFFFFFDFFFF7FFFFFF3FFFFFFFAFFFFFFFBFFFFFDFFFFFDFFFEBFFFFFF7FFFFFFFDFFFFFFFBFFFFFD7FFFFDFFFF5FFFFFC7FFFFFFFDFFFFFFFFFFFFFFBFFFFDFFFFDFFFFFBFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FFFFDFFFFFFFFFFFFFF9FFFFDFFFF8FFFFFBFFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFD7FFFF1FFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFEFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFDFFFFEBFFFF3FFFFFFFFDFFFFFFFFFFFFFFF1FFFDFFFFF7FFFC7FFFFFFFFDFFFFFFFFFFFFFFFE7FFDFFFFF3FFFEFFFFFFFFFDFFFFFFFFFFFFFFFDBFFDFFFFFAFFFEFFFFFFFFFDFFFFFFFFFFFFFFFF9FFDFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFDFFDFFFFFF7FFBFFFFFFFFFDFFFFFFFFFFFFFFFFEFFDFFFFFF3FF3FFFFFFFFFDFFFFFFFFFFFFFFFFF3FDFFFFFFBFCFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FDFFFFFF7FCFFFFFFFFFFBFFFFFFFBFFFFFFFFF8FDFFFFFFA";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a289_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N45
cyclonev_lcell_comb \the_vga_driver|red_reg~18 (
// Equation(s):
// \the_vga_driver|red_reg~18_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a289~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a297 ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a289~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|ram_block1a297  & 
// \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a297 ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a289~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~18 .extended_lut = "off";
defparam \the_vga_driver|red_reg~18 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \the_vga_driver|red_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a265_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a257_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a281_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a273_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~19 (
// Equation(s):
// \the_vga_driver|red_reg~19_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a281~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a273~portbdataout  & ( 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a257~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a265~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a281~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a273~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a257~portbdataout ) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a265~portbdataout  & 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a281~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a273~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a257~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a265~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a281~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a273~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a257~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a265~portbdataout )))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a265~portbdataout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a257~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a281~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a273~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~19 .extended_lut = "off";
defparam \the_vga_driver|red_reg~19 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \the_vga_driver|red_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N18
cyclonev_lcell_comb \the_vga_driver|red_reg~20 (
// Equation(s):
// \the_vga_driver|red_reg~20_combout  = ( \the_vga_driver|red_reg~18_combout  & ( \the_vga_driver|red_reg~19_combout  & ( (\the_vga_driver|red_reg~3_combout  & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( !\the_vga_driver|red_reg~18_combout  & ( \the_vga_driver|red_reg~19_combout  & ( (\the_vga_driver|red_reg~3_combout  & 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( \the_vga_driver|red_reg~18_combout  & ( !\the_vga_driver|red_reg~19_combout  & ( (\the_vga_driver|red_reg~3_combout  & 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) ) ) )

	.dataa(!\the_vga_driver|red_reg~3_combout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(gnd),
	.datae(!\the_vga_driver|red_reg~18_combout ),
	.dataf(!\the_vga_driver|red_reg~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~20 .extended_lut = "off";
defparam \the_vga_driver|red_reg~20 .lut_mask = 64'h0000040450505454;
defparam \the_vga_driver|red_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y17_N39
cyclonev_lcell_comb \the_vga_driver|red_reg~24 (
// Equation(s):
// \the_vga_driver|red_reg~24_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a89~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a121~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a89~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a121~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a89~portbdataout  
// & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a121~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a89~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a121~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a121~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a89~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~24 .extended_lut = "off";
defparam \the_vga_driver|red_reg~24 .lut_mask = 64'h0407C4C73437F4F7;
defparam \the_vga_driver|red_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~21 (
// Equation(s):
// \the_vga_driver|red_reg~21_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a97~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~21 .extended_lut = "off";
defparam \the_vga_driver|red_reg~21 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \the_vga_driver|red_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N45
cyclonev_lcell_comb \the_vga_driver|red_reg~22 (
// Equation(s):
// \the_vga_driver|red_reg~22_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a73~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a105~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a73~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a105~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & 
// ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a73~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a105~portbdataout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a73~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a105~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a105~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a73~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~22 .extended_lut = "off";
defparam \the_vga_driver|red_reg~22 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \the_vga_driver|red_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~23 (
// Equation(s):
// \the_vga_driver|red_reg~23_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a81~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a113~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a81~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a113~portbdataout  & 
// ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a81~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a113~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a81~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a113~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a113~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a81~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~23 .extended_lut = "off";
defparam \the_vga_driver|red_reg~23 .lut_mask = 64'h00350F35F035FF35;
defparam \the_vga_driver|red_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N0
cyclonev_lcell_comb \the_vga_driver|red_reg~25 (
// Equation(s):
// \the_vga_driver|red_reg~25_combout  = ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \the_vga_driver|red_reg~23_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\the_vga_driver|red_reg~24_combout ) ) ) ) # ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \the_vga_driver|red_reg~23_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\the_vga_driver|red_reg~21_combout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\the_vga_driver|red_reg~22_combout ))) ) ) ) # ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\the_vga_driver|red_reg~23_combout  & ( (\the_vga_driver|red_reg~24_combout  & \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\the_vga_driver|red_reg~23_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\the_vga_driver|red_reg~21_combout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\the_vga_driver|red_reg~22_combout ))) ) ) )

	.dataa(!\the_vga_driver|red_reg~24_combout ),
	.datab(!\the_vga_driver|red_reg~21_combout ),
	.datac(!\the_vga_driver|red_reg~22_combout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\the_vga_driver|red_reg~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~25 .extended_lut = "off";
defparam \the_vga_driver|red_reg~25 .lut_mask = 64'h330F0055330FFF55;
defparam \the_vga_driver|red_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a201_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a233_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N48
cyclonev_lcell_comb \the_vga_driver|red_reg~27 (
// Equation(s):
// \the_vga_driver|red_reg~27_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a137~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a233~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a169~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a201~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a137~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a233~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a169~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a201~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a137~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a233~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a169~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a201~portbdataout  & 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a137~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a233~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a169~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a201~portbdataout  & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a201~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a169~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a137~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a233~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~27 .extended_lut = "off";
defparam \the_vga_driver|red_reg~27 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \the_vga_driver|red_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a241_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a209_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N48
cyclonev_lcell_comb \the_vga_driver|red_reg~28 (
// Equation(s):
// \the_vga_driver|red_reg~28_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a177~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a145~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a209~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a241~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a177~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a145~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a209~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a241~portbdataout  & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a177~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a145~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a209~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a241~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a177~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a145~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a209~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a241~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a241~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a209~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a177~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a145~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~28 .extended_lut = "off";
defparam \the_vga_driver|red_reg~28 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \the_vga_driver|red_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~26 (
// Equation(s):
// \the_vga_driver|red_reg~26_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a193~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a161~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a225~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a193~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a161~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a225~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a193~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a161~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a225~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a193~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a161~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a225~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a225~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a161~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a193~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a129~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~26 .extended_lut = "off";
defparam \the_vga_driver|red_reg~26 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \the_vga_driver|red_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a217_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N51
cyclonev_lcell_comb \the_vga_driver|red_reg~29 (
// Equation(s):
// \the_vga_driver|red_reg~29_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a217~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a249~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a153~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a185~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a217~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a249~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a153~portbdataout  & 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a185~portbdataout ) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a217~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a249~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a153~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a185~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a217~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a249~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a153~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a185~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a153~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a185~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a217~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a249~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~29 .extended_lut = "off";
defparam \the_vga_driver|red_reg~29 .lut_mask = 64'h40704C7C43734F7F;
defparam \the_vga_driver|red_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N30
cyclonev_lcell_comb \the_vga_driver|red_reg~30 (
// Equation(s):
// \the_vga_driver|red_reg~30_combout  = ( \the_vga_driver|red_reg~26_combout  & ( \the_vga_driver|red_reg~29_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\the_vga_driver|red_reg~27_combout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\the_vga_driver|red_reg~28_combout )))) ) ) ) # ( !\the_vga_driver|red_reg~26_combout  & ( \the_vga_driver|red_reg~29_combout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\the_vga_driver|red_reg~27_combout  & ((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\the_vga_driver|red_reg~28_combout )))) ) ) ) # ( \the_vga_driver|red_reg~26_combout  & ( 
// !\the_vga_driver|red_reg~29_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\the_vga_driver|red_reg~27_combout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\the_vga_driver|red_reg~28_combout  & !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\the_vga_driver|red_reg~26_combout  & ( 
// !\the_vga_driver|red_reg~29_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\the_vga_driver|red_reg~27_combout  & ((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\the_vga_driver|red_reg~28_combout  & !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\the_vga_driver|red_reg~27_combout ),
	.datab(!\the_vga_driver|red_reg~28_combout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\the_vga_driver|red_reg~26_combout ),
	.dataf(!\the_vga_driver|red_reg~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~30 .extended_lut = "off";
defparam \the_vga_driver|red_reg~30 .lut_mask = 64'h0350F350035FF35F;
defparam \the_vga_driver|red_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N6
cyclonev_lcell_comb \the_vga_driver|red_reg~31 (
// Equation(s):
// \the_vga_driver|red_reg~31_combout  = ( \the_vga_driver|red_reg~25_combout  & ( \the_vga_driver|red_reg~30_combout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5] & !\the_vga_driver|red_reg~20_combout ) ) ) ) # ( 
// !\the_vga_driver|red_reg~25_combout  & ( \the_vga_driver|red_reg~30_combout  & ( (!\the_vga_driver|red_reg~20_combout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]))) ) ) ) # ( \the_vga_driver|red_reg~25_combout  & ( !\the_vga_driver|red_reg~30_combout  & ( (!\the_vga_driver|red_reg~20_combout  & 
// ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]))) ) ) ) # ( !\the_vga_driver|red_reg~25_combout  & ( !\the_vga_driver|red_reg~30_combout  & ( 
// !\the_vga_driver|red_reg~20_combout  ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]),
	.datab(!\the_vga_driver|red_reg~20_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datad(gnd),
	.datae(!\the_vga_driver|red_reg~25_combout ),
	.dataf(!\the_vga_driver|red_reg~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~31 .extended_lut = "off";
defparam \the_vga_driver|red_reg~31 .lut_mask = 64'hCCCC4C4CC4C44444;
defparam \the_vga_driver|red_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N18
cyclonev_lcell_comb \the_vga_driver|red_reg~32 (
// Equation(s):
// \the_vga_driver|red_reg~32_combout  = ( \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \the_vga_driver|red_reg~31_combout  & ( (!\the_vga_driver|red_reg~0_combout  & (\the_vga_driver|red_reg~1_combout  & 
// (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\the_vga_driver|red_reg~0_combout  & (((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a17 )) # (\the_vga_driver|red_reg~1_combout ))) ) ) ) # ( 
// !\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \the_vga_driver|red_reg~31_combout  & ( (!\the_vga_driver|red_reg~0_combout  & (\the_vga_driver|red_reg~1_combout  & 
// (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\the_vga_driver|red_reg~0_combout  & (!\the_vga_driver|red_reg~1_combout  & ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a17 )))) ) ) ) # ( 
// \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\the_vga_driver|red_reg~31_combout  & ( (!\the_vga_driver|red_reg~0_combout  & ((!\the_vga_driver|red_reg~1_combout ) # 
// ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1~portadataout )))) # (\the_vga_driver|red_reg~0_combout  & (((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a17 )) # (\the_vga_driver|red_reg~1_combout ))) ) ) ) # ( 
// !\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\the_vga_driver|red_reg~31_combout  & ( (!\the_vga_driver|red_reg~0_combout  & ((!\the_vga_driver|red_reg~1_combout ) # 
// ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1~portadataout )))) # (\the_vga_driver|red_reg~0_combout  & (!\the_vga_driver|red_reg~1_combout  & ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a17 )))) ) ) )

	.dataa(!\the_vga_driver|red_reg~0_combout ),
	.datab(!\the_vga_driver|red_reg~1_combout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a17 ),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\the_vga_driver|red_reg~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~32 .extended_lut = "off";
defparam \the_vga_driver|red_reg~32 .lut_mask = 64'h8ACE9BDF02461357;
defparam \the_vga_driver|red_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~33 (
// Equation(s):
// \the_vga_driver|red_reg~33_combout  = ( \the_vga_driver|red_reg~16_combout  & ( \the_vga_driver|red_reg~32_combout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|is_image_area~6_combout  & (\vga_logic_inst|LessThan1~4_combout  & 
// !\vga_logic_inst|LessThan3~11_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|LessThan1~4_combout ),
	.datad(!\vga_logic_inst|LessThan3~11_combout ),
	.datae(!\the_vga_driver|red_reg~16_combout ),
	.dataf(!\the_vga_driver|red_reg~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~33 .extended_lut = "off";
defparam \the_vga_driver|red_reg~33 .lut_mask = 64'h0000000000000200;
defparam \the_vga_driver|red_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N46
dffeas \the_vga_driver|red_reg[1] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[1] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "F9FFFFFFFFFFB0000001BFFFFFFFFFE87FFFFFFCFFFFFFFFFFFFEC0000027FFFFFFFFFF07FFFFFFE73FFFFFFFFFFFA000009FFFFFFFFFFFF7FFFFFFE6BFFFFFFFFFFF980001FFFFFFFFFFFFEFFFFFFFFB7FFFFFFFFFFFF600017FFFFFFFFFFFFBFFFFFFF2FFFFFFFFFFFFFF0009FFFFFFFFFFFFF9FFFFFFFDFFFFFFFFFFFFFFC04FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFE00000001FFFFFFFF00000000001FFF5ACFFFFFFD00000005FFFFFFFE7FFFFFFFFFFFFE79F5FFFFFF00000003FFFFFFFEC0000000003FFB000FFFFFFF00000007FFFFFFFF0000000003FFE40003BFFFFF00000007FFFFFFFE8000000000FFB00000BFFFFF00000007FFFFFFF80000000006F";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FE000000FFFFF00000007FFFFFFFE0000000003FFC000002FFFFF00000007FFFFFFFE000000000BFEC000001FFFFF00000007FFFFFFF0000000000FFF00000017FFFF00000007FFFFFFE40000000007FF80000003FFFF00000007FFFFFFE0000000003FFD0000000FFFFF00000007FFFFFFF0000000000FFF0000000BFFFF00000007FFFFFFC0000000007FFD0000000BFFFF00000007FFFFFFA0000000001FF900000007FFFF00000007FFFFFFE000000000BFFB00000007FFFF00000007FFFFFF4000000000FFF90000000BFFFF00000007FFFFFF40000000003FFF0000000DFFFF00000007FFFFFE0000000000FFFD0000000FFFFF00000007FFFFFF80000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00001FFFE80000007FFFF00000007FFFFFA0000000004FFFF80000017FFFF00000007FFFFFA0000000001FFFEC000000FFFFF00000007FFFFF2000000000DFFFF4000002FFFFF00000007FFFFFA0000000003FFFFA000002FFFFF00000007FFFFE40000000017FFFFB000009FFFFF00000007FFFFF00000000017FFFFE40003FFFFFF00000007FFFFE8000000000FFFFFFF000FFFFFFF00000007FFFFBFFFFFFFFF8FFFFFFC78E1FFFFFF00000003FFFFA0000000005FFFFFFFDFCFFFFFFD00000005FFFFBFFFFFFFFFDFFFFFFFEF7FFFFFFDFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,\vga_logic_inst|read_addr[6]~6_combout ,
\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC4FFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB151FFFFFFFFFFFFFFFFEAAAAAAAAAA3FFFFFFFFFFFFFFFC6AAAAAAAAAAAAAAAAAA8FFFFFFFFFFFE05527FFFFFFFFFFFFFFFFC0000000008FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFE1554DFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFC55550BFFFFFFFFFFFFFFF55555555553BFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFE7FFFFFFFFFFC1555547FFFFFFFFFFFFFF055555555555BFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFE7FFFFFFFFFF95555552FFFFFFFFFFFFFEC555555555547FFFFFFFFFFFFFFFCBFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFE7FFFFFFFFFF555555547FFFFFFFFFFFFF5555555555557FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFF9FFFFFFFFFF2555555556FFFFFFFFFFFFD1555555555557FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFF9FFFFFFFFFE9555555555BFFFFFFFFFFF95555555555553FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFEDFFFFFFFFFF55555555554FFFFFFFFFFFE55555555555543FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFE7FFFFFFFFFD555555555563FFFFFFFFFF055555555555547FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFE7FFFFFFFF4155555555555EFFFFFFFFFD155555555555543FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFBFFFFFFFD45555555555557";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "7FFFE7FFFFFF7FFFFFFFDFFFFFFF3FFFF7FFFFFFBFFFEFFFFFFFBFFFFFFFEFFFFFFF3FFFCFFFFFFF7FFFDFFFFFFF9FFFFFFFEFFFFFFEFFFFCFFFFFFF3FFFEFFFFFFFFFFFFFFFF7FFFFFE7FFFE7FFFFFFFFFF9FFFFFFFBFFFFFFFF7FFFFFE7FFFF3FFFFFFFFFF9FFFFFFF8FFFFFFFF7FFFFFF7FFFFFFFFFF9FFFFA7FFFFFF3FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE3FFFFFF7FFFFFFFF3FFFFFCFFFFFE7FFFEFFFFFF4FFFFFBFFFFFFFFFBFFFFFBFFFFFFBFFFC7FFFFFF7FFFFBFFFFFFFFFFFFFFF9FFFFFF9FFFBFFFFFFF9FFFDFFFFFFFFFFDFFFFF9FFFFFFEFFF3FFFFFFF9FFF2FFFFFFFFFFDFFFFFFFFFFFFC7FEFFFFFFFFFBFE3FFFFFFFFFFEFFFFF7FFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FFEFFE7FFFFFFFF8FBFFFFFFFFFFFCFFFFF3FFFFFFFDFFFFFFFFFFFF79FFFFFFFFFFFD00000BFFFFFFFBF9FFFFFFFFFEDFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003BFFFFFDFFFFFFF9FFF3FFFFFFFE7FFFFFFFF5000BFFFFFDFFFFFFFBFFF800000001FFFFFFFFFC00047FFFFF00000007FFFDFFFFFFFCFFFFFFFFE000017FFFFFB0000007FFFDFFFFFFFBFFFFFFFE6000009FFFFFD8000007FFFFFFFFFFFDFFFFFFFF8000003BFFFFE4000007FFFE7FFFFFFBFFFFFFFF00000007FFFFFA000007FFFFFFFFFFE7FFFFFFF80000000BFFFFFB000007FFFFFFFFFFF7FFFFFFF80000000BFFFFFF800007FFFFDFFFFFDFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFFF80000000BFFFFFF800007FFFFFFFFFFBFFFFFFFF80000000BFFFFFFF00007FFFFCFFFFFBFFFFFFFF80000000BFFFFFFC80007FFFFF7FFFF3FFFFFFFF80000000BFFFFFFE40007FFFFE7FFFEFFFFFFFFF80000000BFFFFFFFA0007FFFFF3FFFEFFFFFFFFF80000000BFFFFFFF90007FFFFF9FFFCFFFFFFFFF80000000BFFFFFFFE8007FFFFF9FFF9FFFFFFFFF80000000BFFFFFFFF8007FFFFFEFFF9FFFFFFFFF80000000BFFFFFFFFF007FFFFFF7FF3FFFFFFFFF80000000BFFFFFFFFE807FFFFFFFFEFFFFFFFFFF80000000BFFFFFFFFF407FFFFFF3FEFFFFFFFFFF80000000BFFFFFFFFFE07FFFFFFDFDFFFFFFFFFFA0000000BFFFFFFFFF907FFFFFFD";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \processing_rom|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~1_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processing_rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./Img/ExemploPBL.mif";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ImgRom:processing_rom|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFDFFFFFFFBFFFFFFFFFE83FFFFFFFFDFFFFFFFFFFEFFFFFFE7FFFFFFFFFF83FFFFFFFFBFFFFFFFFFFF7FFFFFDFFFFFFFFFFFD3FFFFFFE77FFFFFFFFFFFFFFFFF3FFFFFFFFFFFCBFFFFFFF77FFFFFFFFFFFEFFFFDFFFFFFFFFFFFE3FFFFFFFEFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFD0EFFFFFFD00000005FFFFFFFFFFFFFFFFFFBFFF79FFFFFFFDFFFFFFFFFFFFFFFFC0000000017FF7000DFFFFFDFFFFFFFFFFFFFFFF8000000003FFF400037FFFFDFFFFFFFFFFFFFFFF8000000003FFD00000FFFFFDFFFFFFFFFFFFFFFF0000000004F";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FA000007FFFFDFFFFFFFFFFFFFFFA0000000005FFC000002FFFFDFFFFFFFFFFFFFFF2000000000FFF40000017FFFDFFFFFFFFFFFFFFFC000000000FFE8000001FFFFDFFFFFFFFFFFFFFF40000000017FE80000003FFFDFFFFFFFFFFFFFFE80000000037FF0000000BFFFDFFFFFFFFFFFFFFD0000000003FFD0000000FFFFDFFFFFFFFFFFFFFF0000000005FFF0000000BFFFDFFFFFFFFFFFFFFE0000000005FFF00000003FFFDFFFFFFFFFFFFFF20000000009FFF00000003FFFDFFFFFFFFFFFFFF4000000000FFFF0000000BFFFDFFFFFFFFFFFFFE4000000001FFFD0000000FFFFDFFFFFFFFFFFFFF80000000017FFF0000000BFFFDFFFFFFFFFFFFFF80000";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00002FFFE80000003FFFDFFFFFFFFFFFFFD0000000005FFFE8000001FFFFDFFFFFFFFFFFFFA0000000007FFFF40000007FFFDFFFFFFFFFFFFFE0000000009FFFFC000002FFFFDFFFFFFFFFFFFF6000000000BFFFFA000007FFFFDFFFFFFFFFFFFE4000000001BFFFFD00000FFFFFDFFFFFFFFFFFFF8000000001FFFFFF400037FFFFDFFFFFFFFFFFFE8000000003FFFFFF7000DFFFFFDFFFFFFFFFFFFDFFFFFFFFFEFFFFFFD78EFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50EFFFFFFD00000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \processing_rom|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~1_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processing_rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./Img/ExemploPBL.mif";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ImgRom:processing_rom|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 19200;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFBFFFFFFFC00000007FFFF0000000FFFFFFFFFFFFBFFFFFFFE00000003FFFC00000007FFFDFFFFFFFBFFFFFFFC00000007FFFD00000003FFFDFFFFFFFDFFFFFFFE0000000FFFFE0000000FFFFDFFFFFFFFFFFFFFFF00000007FFFF0000001FFFFBFFFFFFFDFFFFFFFE0000000FFFFFC000003FFFFDFFFFFFFBFFFFFFFF0000001FFFFFE000003FFFFE7FFFFFF7FFFFFFFF8000000FFFFFF000007FFFFFBFFFFFDFFFFFFFFF0000001FFFFFF00000FFFFFFDFFFFFBFFFFFFFFF8000003FFFFFF80003FFFFFFFBFFFE7FFFFFFFFFC000001FFFFFFC0007FFFFFFFDFFFDFFFFFFFFFF8000003FFFFFFE000FFFFFFFFF7FFBFFFFFFFFFFC000007FFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFF801FFFFFFFFFBFFFFFFFFFFFFFE000003FFFFFFFC00FFFFFFFFFCFFFFFFFFFFFFFC000007FFFFFFFE01FFFFFFFFFF6FFFFFFFFFFFFFFFFFF7FFFFFFFC03FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFFBFFFFFEFFFFFFFBFFFFFFFFFFFE7FFFFFFFF7FFFF7FFFFF80000003FFFBFFFFFFFFFFFFFFFF9FFFFFBFFFFF90000003FFFDFFFFFFFFFFFFFFFF7FFFFFDFFFFFC8000003FFFFFFFFFFFBFFFFFFFCFFFFFFFFFFFFFC000003FFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE000003FFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFD000003FFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFE800003FFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFBFFFFFFFFFFFFFF800003FFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFD00003FFFFFFFFFF9FFFFFFFFBFFFFFFFFFFFFFFC80003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFC0003FFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFE0003FFFFFFFFFE7FFFFFFFFBFFFFFFFFFFFFFFFD0003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFE8003FFFFFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF8003FFFFFFFFF9FFFFFFFFFBFFFFFFFFFFFFFFFFD003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFC803FFFFFE7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFEC03FFFFFFFFE7FFFFFFFFFBFFFFFFFFFFFFFFFFFE03FFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFFFFD03FFFFFF9";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \processing_rom|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,\processor|Mux26~1_combout ,
\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processing_rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./Img/ExemploPBL.mif";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ImgRom:processing_rom|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 19200;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBBFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFF5555555555BFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFF2AABFFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF40000000000000000002FFFFFFFFFFFCAAAAFFFFFFFFFFFFFFFFF55555555554FFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFF2AAAA8FFFFFFFFFFFFFFF955555555556FFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFDAAAAAA3FFFFFFFFFFFFFF555555555555BFFFFFFFFFFFFFFFD000000000000000000BFFFFFFFFFF6AAAAAA8FFFFFFFFFFFFFF9555555555553FFFFFFFFFFFFFFFE00000000";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "0000000000FFFFFFFFFFDAAAAAAAA7FFFFFFFFFFFFE555555555555BFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFAAAAAAAAA9FFFFFFFFFFFFC5555555555555FFFFFFFFFFFFFFFF400000000000000002FFFFFFFFFEAAAAAAAAAA7FFFFFFFFFFFE5555555555557FFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFF55555555555556FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFEAAAAAAAAAAAABFFFFFFFFFF155555555555557FFFFFFFFFFFFFFFD0000000000000000BFFFFFFFFFAAAAAAAAAAAAAFFFFFFFFFF95555555555555FFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFEAAAAAAAAAAAAA";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N15
cyclonev_lcell_comb \processing_rom|altsyncram_component|auto_generated|mux2|result_node[4]~4 (
// Equation(s):
// \processing_rom|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout  = ( \processing_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \processing_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// ((\processing_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ) # (\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\processing_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \processing_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( ((!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \processing_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( \processing_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// !\processing_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\processing_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ) # 
// (\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\processing_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\processing_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  & 
// ( (!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \processing_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout )) ) ) )

	.dataa(!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(gnd),
	.datac(!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\processing_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datae(!\processing_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\processing_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[4]~4 .extended_lut = "off";
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[4]~4 .lut_mask = 64'h00A00AAA55F55FFF;
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N16
dffeas \processor|p0[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p0[4] .is_wysiwyg = "true";
defparam \processor|p0[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N35
dffeas \processor|p2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p2[4] .is_wysiwyg = "true";
defparam \processor|p2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N44
dffeas \processor|p1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p1[4] .is_wysiwyg = "true";
defparam \processor|p1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N42
cyclonev_lcell_comb \processor|u_ba|Add2~45 (
// Equation(s):
// \processor|u_ba|Add2~45_sumout  = SUM(( !\processor|p0 [4] $ (!\processor|p2 [4] $ (\processor|p1 [4])) ) + ( \processor|u_ba|Add2~43  ) + ( \processor|u_ba|Add2~42  ))
// \processor|u_ba|Add2~46  = CARRY(( !\processor|p0 [4] $ (!\processor|p2 [4] $ (\processor|p1 [4])) ) + ( \processor|u_ba|Add2~43  ) + ( \processor|u_ba|Add2~42  ))
// \processor|u_ba|Add2~47  = SHARE((!\processor|p0 [4] & (\processor|p2 [4] & \processor|p1 [4])) # (\processor|p0 [4] & ((\processor|p1 [4]) # (\processor|p2 [4]))))

	.dataa(gnd),
	.datab(!\processor|p0 [4]),
	.datac(!\processor|p2 [4]),
	.datad(!\processor|p1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~42 ),
	.sharein(\processor|u_ba|Add2~43 ),
	.combout(),
	.sumout(\processor|u_ba|Add2~45_sumout ),
	.cout(\processor|u_ba|Add2~46 ),
	.shareout(\processor|u_ba|Add2~47 ));
// synopsys translate_off
defparam \processor|u_ba|Add2~45 .extended_lut = "off";
defparam \processor|u_ba|Add2~45 .lut_mask = 64'h0000033F00003CC3;
defparam \processor|u_ba|Add2~45 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X42_Y22_N14
dffeas \processor|p3[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p3[4] .is_wysiwyg = "true";
defparam \processor|p3[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N12
cyclonev_lcell_comb \processor|u_ba|Add2~9 (
// Equation(s):
// \processor|u_ba|Add2~9_sumout  = SUM(( \processor|p3 [4] ) + ( \processor|u_ba|Add2~45_sumout  ) + ( \processor|u_ba|Add2~6  ))
// \processor|u_ba|Add2~10  = CARRY(( \processor|p3 [4] ) + ( \processor|u_ba|Add2~45_sumout  ) + ( \processor|u_ba|Add2~6  ))

	.dataa(gnd),
	.datab(!\processor|u_ba|Add2~45_sumout ),
	.datac(gnd),
	.datad(!\processor|p3 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_ba|Add2~9_sumout ),
	.cout(\processor|u_ba|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~9 .extended_lut = "off";
defparam \processor|u_ba|Add2~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \processor|u_ba|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N48
cyclonev_lcell_comb \processor|pixel_out_to_ram[2]~5 (
// Equation(s):
// \processor|pixel_out_to_ram[2]~5_combout  = (!\processor|pixel_out_to_ram[7]~2_combout  & ((\processor|p0 [2]))) # (\processor|pixel_out_to_ram[7]~2_combout  & (\processor|u_ba|Add2~9_sumout ))

	.dataa(!\processor|pixel_out_to_ram[7]~2_combout ),
	.datab(gnd),
	.datac(!\processor|u_ba|Add2~9_sumout ),
	.datad(!\processor|p0 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|pixel_out_to_ram[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pixel_out_to_ram[2]~5 .extended_lut = "off";
defparam \processor|pixel_out_to_ram[2]~5 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \processor|pixel_out_to_ram[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y3_N0
cyclonev_ram_block \processing_rom|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~1_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processing_rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./Img/ExemploPBL.mif";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ImgRom:processing_rom|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "03FFFFFFFFFFE00000003FFFFFFFFFE7FFFFFFFC03FFFFFFFFFFE0000001FFFFFFFFFFF7FFFFFFFF03FFFFFFFFFFFC000001FFFFFFFFFFFAFFFFFFFF8FFFFFFFFFFFFC00000FFFFFFFFFFFFF7FFFFFFF0FFFFFFFFFFFFF80002FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF9FDFFFFFFCFFFFFFFBFFFFFFFF00000000003FFD860BFFFFFC00000001FFFFFFFE3FFFFFFFFE7FFCFFF2FFFFFC00000001FFFFFFFF7FFFFFFFFC7FEBFFFC7FFFFC00000001FFFFFFFE7FFFFFFFFCFFCFFFFF7FFFFC00000001FFFFFFFEFFFFFFFFFBF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "F9FFFFFBFFFFC00000001FFFFFFFDFFFFFFFFFBFF3FFFFFCFFFFC00000001FFFFFFFDFFFFFFFFF7FFBFFFFFEFFFFC00000001FFFFFFF3FFFFFFFFF7FE7FFFFFEFFFFC00000001FFFFFFEBFFFFFFFFE7FF7FFFFFFFFFFC00000001FFFFFFE7FFFFFFFFC7FCFFFFFFF3FFFC00000001FFFFFFCFFFFFFFFFCFFCFFFFFFF7FFFC00000001FFFFFFEFFFFFFFFFAFFEFFFFFFF7FFFC00000001FFFFFFDFFFFFFFFFBFFEFFFFFFFFFFFC00000001FFFFFFDFFFFFFFFF7FFEFFFFFFFFFFFC00000001FFFFFFBFFFFFFFFF7FFEFFFFFFF7FFFC00000001FFFFFFBFFFFFFFFEFFFCFFFFFFF7FFFC00000001FFFFFE7FFFFFFFFE7FFCFFFFFFF3FFFC00000001FFFFFC7FFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFCFFFF7FFFFFFFFFFC00000001FFFFFCFFFFFFFFFAFFFE7FFFFFEFFFFC00000001FFFFF9FFFFFFFFF9FFFFBFFFFFFFFFFC00000001FFFFFDFFFFFFFFF7FFFF3FFFFFCFFFFC00000001FFFFF9FFFFFFFFF7FFFF9FFFFFBFFFFC00000001FFFFFBFFFFFFFFEFFFFFCFFFFF7FFFFC00000001FFFFE7FFFFFFFFEFFFFFEBFFFC7FFFFC00000001FFFFD7FFFFFFFFDFFFFFFCFFF2FFFFFC00000001FFFFC0000000000FFFFFFF871BFFFFFC00000001FFFFBFFFFFFFFFDFFFFFFF9FDFFFFFFCFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y4_N0
cyclonev_ram_block \processing_rom|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~1_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processing_rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./Img/ExemploPBL.mif";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ImgRom:processing_rom|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 19200;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFE00000007FFFFFFFC00000003FFFFFFFFFFFFFFFF00000003FFFFFFFC00000007FFFDFFFFFFFFFFFE00000007FFFFFFFE00000007FFFFFFFFFFFFFFFC00000003FFFFFFFE00000007FFFFFFFFFFF7FFFE00000003FFFFFFFE0000000FFFFFFFFFFFEFFFFC00000003FFFFFFFF0000000FFFFFBFFFFFDFFFFC00000005FFFFFFFF0000000FFFFFDFFFFFBFFFFF80000007FFFFFFFF0000001FFFFFEFFFFF7FFFFF8000002FFFFFFFFF8000001FFFFFF7FFFEFFFFFFF000003FFFFFFFFF8000001FFFFFFBFFFFFFFFFFF40001FFFFFFFFFF8000003FFFFFFDFFFFFFFFFFFC0001FFFFFFFFFFC000003FFFFFFEFFFFFFFFFFFE800FFFFFFFFFFFC000003FFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFF800FFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000FFFFFFFFFFFFFFBFFF7FFFFFFFF7FFFFFFFFC0005FFFFFE00000007FFF000000001FFFFFFFFE80001FFFFFF7FFFFFFFFFF800000000FFFFFFFFE000003FFFFFEFFFFFFFFFFE00000003FFFFFFFF0000002FFFFFF7FFFFFFFFFC00000007FFFFFFFF0000000FFFFFFBFFFFFFFFFE00000003FFFFFFFC00000007FFFFFDFFFFFFFFFF8000000FFFFFFFFC00000007FFFFFCFFFFFFFFFF0000001FFFFFFFFC00000007FFFFFE7FFFFFFFFFC000000FFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFC00000007FFFFFF7FFFFFFFFFE000003FFFFFFFFC00000007FFFFFFAFFFFFFFFFC000007FFFFFFFFC00000007FFFFFFF7FFFFFFFFF000003FFFFFFFFC00000007FFFFFFFBFFFFFFFFF80000FFFFFFFFFC00000007FFFFFFFDFFFFFFFFF00001FFFFFFFFFC00000007FFFFFFFCFFFFFFFFFC0000FFFFFFFFFC00000007FFFFFFFE7FFFFFFFFE0003FFFFFFFFFC00000007FFFFFFFF7FFFFFFFFC0007FFFFFFFFFC00000007FFFFFFFFAFFFFFFFFF0003FFFFFFFFFC00000007FFFFFFFFF7FFFFFFFF800FFFFFFFFFFC00000007FFFFFFFFFBFFFFFFFF001FFFFFFFFFFC00000007FFFFFFFFFDFFFFFFFFC00FFFFFFFFFFC00000007FFFFFFFFFCFFFFFFFFE";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N12
cyclonev_lcell_comb \processing_rom|altsyncram_component|auto_generated|mux2|result_node[5]~5 (
// Equation(s):
// \processing_rom|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout  = ( \processing_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \processing_rom|altsyncram_component|auto_generated|ram_block1a21  & ( 
// ((\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\processing_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\processing_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \processing_rom|altsyncram_component|auto_generated|ram_block1a21  & ( ((\processing_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  & 
// !\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( \processing_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// !\processing_rom|altsyncram_component|auto_generated|ram_block1a21  & ( (!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\processing_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) ) ) ) # ( !\processing_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\processing_rom|altsyncram_component|auto_generated|ram_block1a21  & ( 
// (!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\processing_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  & !\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) )

	.dataa(gnd),
	.datab(!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\processing_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\processing_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\processing_rom|altsyncram_component|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[5]~5 .extended_lut = "off";
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[5]~5 .lut_mask = 64'h0C000CCC3F333FFF;
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N58
dffeas \processor|p2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p2[5] .is_wysiwyg = "true";
defparam \processor|p2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N13
dffeas \processor|p0[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p0[5] .is_wysiwyg = "true";
defparam \processor|p0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N47
dffeas \processor|p1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p1[5] .is_wysiwyg = "true";
defparam \processor|p1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N45
cyclonev_lcell_comb \processor|u_ba|Add2~49 (
// Equation(s):
// \processor|u_ba|Add2~49_sumout  = SUM(( !\processor|p2 [5] $ (!\processor|p0 [5] $ (\processor|p1 [5])) ) + ( \processor|u_ba|Add2~47  ) + ( \processor|u_ba|Add2~46  ))
// \processor|u_ba|Add2~50  = CARRY(( !\processor|p2 [5] $ (!\processor|p0 [5] $ (\processor|p1 [5])) ) + ( \processor|u_ba|Add2~47  ) + ( \processor|u_ba|Add2~46  ))
// \processor|u_ba|Add2~51  = SHARE((!\processor|p2 [5] & (\processor|p0 [5] & \processor|p1 [5])) # (\processor|p2 [5] & ((\processor|p1 [5]) # (\processor|p0 [5]))))

	.dataa(!\processor|p2 [5]),
	.datab(gnd),
	.datac(!\processor|p0 [5]),
	.datad(!\processor|p1 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~46 ),
	.sharein(\processor|u_ba|Add2~47 ),
	.combout(),
	.sumout(\processor|u_ba|Add2~49_sumout ),
	.cout(\processor|u_ba|Add2~50 ),
	.shareout(\processor|u_ba|Add2~51 ));
// synopsys translate_off
defparam \processor|u_ba|Add2~49 .extended_lut = "off";
defparam \processor|u_ba|Add2~49 .lut_mask = 64'h0000055F00005AA5;
defparam \processor|u_ba|Add2~49 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X42_Y22_N17
dffeas \processor|p3[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p3[5] .is_wysiwyg = "true";
defparam \processor|p3[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N15
cyclonev_lcell_comb \processor|u_ba|Add2~13 (
// Equation(s):
// \processor|u_ba|Add2~13_sumout  = SUM(( \processor|p3 [5] ) + ( \processor|u_ba|Add2~49_sumout  ) + ( \processor|u_ba|Add2~10  ))
// \processor|u_ba|Add2~14  = CARRY(( \processor|p3 [5] ) + ( \processor|u_ba|Add2~49_sumout  ) + ( \processor|u_ba|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add2~49_sumout ),
	.datad(!\processor|p3 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_ba|Add2~13_sumout ),
	.cout(\processor|u_ba|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~13 .extended_lut = "off";
defparam \processor|u_ba|Add2~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \processor|u_ba|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N54
cyclonev_lcell_comb \processor|pixel_out_to_ram[3]~6 (
// Equation(s):
// \processor|pixel_out_to_ram[3]~6_combout  = ( \processor|u_ba|Add2~13_sumout  & ( (\processor|p0 [3]) # (\processor|pixel_out_to_ram[7]~2_combout ) ) ) # ( !\processor|u_ba|Add2~13_sumout  & ( (!\processor|pixel_out_to_ram[7]~2_combout  & \processor|p0 
// [3]) ) )

	.dataa(!\processor|pixel_out_to_ram[7]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|p0 [3]),
	.datae(gnd),
	.dataf(!\processor|u_ba|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|pixel_out_to_ram[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pixel_out_to_ram[3]~6 .extended_lut = "off";
defparam \processor|pixel_out_to_ram[3]~6 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \processor|pixel_out_to_ram[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout ,\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,\vga_logic_inst|read_addr[6]~6_combout ,
\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a298_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a290_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~34 (
// Equation(s):
// \the_vga_driver|red_reg~34_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a290~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a298~portbdataout ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a290~portbdataout  & ( (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a298~portbdataout ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a298~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a290~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~34 .extended_lut = "off";
defparam \the_vga_driver|red_reg~34 .lut_mask = 64'h05050505AFAFAFAF;
defparam \the_vga_driver|red_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a282_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a266_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a258_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a274_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~35 (
// Equation(s):
// \the_vga_driver|red_reg~35_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a258~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a274~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a266~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a282~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a258~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a274~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a266~portbdataout  & 
// \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a282~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a258~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a274~portbdataout  
// & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a266~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a282~portbdataout  & ((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a258~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a274~portbdataout  & ( (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a266~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a282~portbdataout )))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a282~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a266~portbdataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a258~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a274~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~35 .extended_lut = "off";
defparam \the_vga_driver|red_reg~35 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \the_vga_driver|red_reg~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N18
cyclonev_lcell_comb \the_vga_driver|red_reg~36 (
// Equation(s):
// \the_vga_driver|red_reg~36_combout  = ( \the_vga_driver|red_reg~34_combout  & ( \the_vga_driver|red_reg~35_combout  & ( (\the_vga_driver|red_reg~3_combout  & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( !\the_vga_driver|red_reg~34_combout  & ( \the_vga_driver|red_reg~35_combout  & ( (\the_vga_driver|red_reg~3_combout  & 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( \the_vga_driver|red_reg~34_combout  & ( !\the_vga_driver|red_reg~35_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\the_vga_driver|red_reg~3_combout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) ) ) )

	.dataa(gnd),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\the_vga_driver|red_reg~3_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\the_vga_driver|red_reg~34_combout ),
	.dataf(!\the_vga_driver|red_reg~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~36 .extended_lut = "off";
defparam \the_vga_driver|red_reg~36 .lut_mask = 64'h0000000C0F000F0C;
defparam \the_vga_driver|red_reg~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a202_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a234_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~43 (
// Equation(s):
// \the_vga_driver|red_reg~43_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a170~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a234~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a138~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a202~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a170~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a234~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a138~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a202~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a170~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a234~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a138~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a202~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a170~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a234~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a138~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a202~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a202~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a138~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a170~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a234~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~43 .extended_lut = "off";
defparam \the_vga_driver|red_reg~43 .lut_mask = 64'h028A46CE139B57DF;
defparam \the_vga_driver|red_reg~43 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a242_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a210_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~44 (
// Equation(s):
// \the_vga_driver|red_reg~44_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a146~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a210~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a178~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a242~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a146~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a210~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a178~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a242~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a146~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a210~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a178~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a242~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a146~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a210~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a178~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a242~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a242~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a178~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a146~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a210~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~44 .extended_lut = "off";
defparam \the_vga_driver|red_reg~44 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \the_vga_driver|red_reg~44 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a250_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a218_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~45 (
// Equation(s):
// \the_vga_driver|red_reg~45_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a186~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a218~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a154~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a250~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a186~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a218~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a154~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a250~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a186~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a218~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a154~portbdataout ) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a250~portbdataout  & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a186~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a218~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a154~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a250~portbdataout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a250~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a154~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a186~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a218~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~45 .extended_lut = "off";
defparam \the_vga_driver|red_reg~45 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \the_vga_driver|red_reg~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N51
cyclonev_lcell_comb \the_vga_driver|red_reg~42 (
// Equation(s):
// \the_vga_driver|red_reg~42_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a162~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a130~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a194~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a226~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a162~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a130~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a194~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a226~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a162~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a130~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a194~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a226~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a162~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a130~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a194~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a226~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a226~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a194~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a162~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a130~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~42 .extended_lut = "off";
defparam \the_vga_driver|red_reg~42 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \the_vga_driver|red_reg~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N0
cyclonev_lcell_comb \the_vga_driver|red_reg~46 (
// Equation(s):
// \the_vga_driver|red_reg~46_combout  = ( \the_vga_driver|red_reg~45_combout  & ( \the_vga_driver|red_reg~42_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\the_vga_driver|red_reg~43_combout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\the_vga_driver|red_reg~44_combout )))) ) ) ) # ( !\the_vga_driver|red_reg~45_combout  & ( \the_vga_driver|red_reg~42_combout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\the_vga_driver|red_reg~43_combout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\the_vga_driver|red_reg~44_combout  & !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \the_vga_driver|red_reg~45_combout  & ( 
// !\the_vga_driver|red_reg~42_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\the_vga_driver|red_reg~43_combout  & ((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\the_vga_driver|red_reg~44_combout )))) ) ) ) # ( !\the_vga_driver|red_reg~45_combout  & ( 
// !\the_vga_driver|red_reg~42_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\the_vga_driver|red_reg~43_combout  & ((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\the_vga_driver|red_reg~44_combout  & !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\the_vga_driver|red_reg~43_combout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\the_vga_driver|red_reg~44_combout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\the_vga_driver|red_reg~45_combout ),
	.dataf(!\the_vga_driver|red_reg~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~46 .extended_lut = "off";
defparam \the_vga_driver|red_reg~46 .lut_mask = 64'h03440377CF44CF77;
defparam \the_vga_driver|red_reg~46 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N33
cyclonev_lcell_comb \the_vga_driver|red_reg~37 (
// Equation(s):
// \the_vga_driver|red_reg~37_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & 
// ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~37 .extended_lut = "off";
defparam \the_vga_driver|red_reg~37 .lut_mask = 64'h470047CC473347FF;
defparam \the_vga_driver|red_reg~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~38 (
// Equation(s):
// \the_vga_driver|red_reg~38_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~38 .extended_lut = "off";
defparam \the_vga_driver|red_reg~38 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \the_vga_driver|red_reg~38 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~40 (
// Equation(s):
// \the_vga_driver|red_reg~40_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a106~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a98~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a114~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a122~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a106~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a98~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a114~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a122~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a106~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a98~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a114~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a122~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a106~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a98~portbdataout  & ( (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a114~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a122~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a122~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a114~portbdataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a106~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a98~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~40 .extended_lut = "off";
defparam \the_vga_driver|red_reg~40 .lut_mask = 64'h031103DDCF11CFDD;
defparam \the_vga_driver|red_reg~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~39 (
// Equation(s):
// \the_vga_driver|red_reg~39_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a66~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a82~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a82~portbdataout ) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a66~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a82~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a66~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a82~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a82~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a90~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~39 .extended_lut = "off";
defparam \the_vga_driver|red_reg~39 .lut_mask = 64'h40704C7C43734F7F;
defparam \the_vga_driver|red_reg~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N30
cyclonev_lcell_comb \the_vga_driver|red_reg~41 (
// Equation(s):
// \the_vga_driver|red_reg~41_combout  = ( \the_vga_driver|red_reg~40_combout  & ( \the_vga_driver|red_reg~39_combout  & ( ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~37_combout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\the_vga_driver|red_reg~38_combout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\the_vga_driver|red_reg~40_combout  & ( 
// \the_vga_driver|red_reg~39_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\the_vga_driver|red_reg~37_combout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\the_vga_driver|red_reg~38_combout )))) ) ) ) # ( \the_vga_driver|red_reg~40_combout  & ( 
// !\the_vga_driver|red_reg~39_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\the_vga_driver|red_reg~37_combout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\the_vga_driver|red_reg~38_combout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) ) # ( !\the_vga_driver|red_reg~40_combout  & ( 
// !\the_vga_driver|red_reg~39_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~37_combout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\the_vga_driver|red_reg~38_combout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\the_vga_driver|red_reg~37_combout ),
	.datad(!\the_vga_driver|red_reg~38_combout ),
	.datae(!\the_vga_driver|red_reg~40_combout ),
	.dataf(!\the_vga_driver|red_reg~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~41 .extended_lut = "off";
defparam \the_vga_driver|red_reg~41 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \the_vga_driver|red_reg~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N6
cyclonev_lcell_comb \the_vga_driver|red_reg~47 (
// Equation(s):
// \the_vga_driver|red_reg~47_combout  = ( \the_vga_driver|red_reg~46_combout  & ( \the_vga_driver|red_reg~41_combout  & ( (!\the_vga_driver|red_reg~36_combout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]) ) ) ) # ( 
// !\the_vga_driver|red_reg~46_combout  & ( \the_vga_driver|red_reg~41_combout  & ( (!\the_vga_driver|red_reg~36_combout  & ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]))) ) ) ) # ( \the_vga_driver|red_reg~46_combout  & ( !\the_vga_driver|red_reg~41_combout  & ( (!\the_vga_driver|red_reg~36_combout  & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]))) ) ) ) # ( !\the_vga_driver|red_reg~46_combout  & ( !\the_vga_driver|red_reg~41_combout  & ( 
// !\the_vga_driver|red_reg~36_combout  ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datab(gnd),
	.datac(!\the_vga_driver|red_reg~36_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]),
	.datae(!\the_vga_driver|red_reg~46_combout ),
	.dataf(!\the_vga_driver|red_reg~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~47 .extended_lut = "off";
defparam \the_vga_driver|red_reg~47 .lut_mask = 64'hF0F0A0F050F000F0;
defparam \the_vga_driver|red_reg~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~48 (
// Equation(s):
// \the_vga_driver|red_reg~48_combout  = ( \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \the_vga_driver|red_reg~47_combout  & ( (!\the_vga_driver|red_reg~0_combout  & (\the_vga_driver|red_reg~1_combout  & 
// (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\the_vga_driver|red_reg~0_combout  & (((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\the_vga_driver|red_reg~1_combout ))) ) ) ) 
// # ( !\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \the_vga_driver|red_reg~47_combout  & ( (!\the_vga_driver|red_reg~0_combout  & (\the_vga_driver|red_reg~1_combout  & 
// (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\the_vga_driver|red_reg~0_combout  & (!\the_vga_driver|red_reg~1_combout  & ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) ) ) ) # 
// ( \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\the_vga_driver|red_reg~47_combout  & ( (!\the_vga_driver|red_reg~0_combout  & ((!\the_vga_driver|red_reg~1_combout ) # 
// ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2~portadataout )))) # (\the_vga_driver|red_reg~0_combout  & (((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\the_vga_driver|red_reg~1_combout ))) ) ) 
// ) # ( !\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\the_vga_driver|red_reg~47_combout  & ( (!\the_vga_driver|red_reg~0_combout  & ((!\the_vga_driver|red_reg~1_combout ) # 
// ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2~portadataout )))) # (\the_vga_driver|red_reg~0_combout  & (!\the_vga_driver|red_reg~1_combout  & ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) ) ) )

	.dataa(!\the_vga_driver|red_reg~0_combout ),
	.datab(!\the_vga_driver|red_reg~1_combout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\the_vga_driver|red_reg~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~48 .extended_lut = "off";
defparam \the_vga_driver|red_reg~48 .lut_mask = 64'h8ACE9BDF02461357;
defparam \the_vga_driver|red_reg~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N39
cyclonev_lcell_comb \the_vga_driver|red_reg~49 (
// Equation(s):
// \the_vga_driver|red_reg~49_combout  = ( \the_vga_driver|red_reg~16_combout  & ( \the_vga_driver|red_reg~48_combout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|is_image_area~6_combout  & (!\vga_logic_inst|LessThan3~11_combout  & 
// \vga_logic_inst|LessThan1~4_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|LessThan3~11_combout ),
	.datad(!\vga_logic_inst|LessThan1~4_combout ),
	.datae(!\the_vga_driver|red_reg~16_combout ),
	.dataf(!\the_vga_driver|red_reg~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~49 .extended_lut = "off";
defparam \the_vga_driver|red_reg~49 .lut_mask = 64'h0000000000000020;
defparam \the_vga_driver|red_reg~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N4
dffeas \the_vga_driver|red_reg[2] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[2] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "7FFFF0000000FFFFFFFFBFFFFFFFFFFFD00000003FFFE00000007FFFFFFFDFFFFFFFFFFFE00000007FFFF00000007FFFFFFFDFFFFFFFBFFFE0000000BFFFE00000001FFFFFFFDFFFFFFFFFFFF8000000FFFFE00000003FFFFFFFEFFFFFFFFFFFF4000000FFFFC00000001FFFFFFFEFFFFFFFFFFFFC000001FFFFD00000001FFFFFFFEFFFFFFFFFFFFC000007FFFFF80000003FFFFFFFFFFFFFFFFFFFFF000007FFFFFE000001FFFFFFFFF7FFFFFEFFFFFF80000FFFFFFE000001FFFFFFFFF7FFFFFFFFFFFFC0003FFFFFFF000017FFFFFFFFFBFFFFFFFFFFFFC0005FFFFFFF80007FFFFFFFFFFBFFFFFDFFFFFFE0003FFFFFFFF0007FFFFFFFFFFBFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FFF8007FFFFFFFF202FFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFD05FFFFFFFFFFFEFFFFFFFFFFFFF807FFFFFFFFFFCFFFFFFFFFFFFFFFFFF7FFFFFFFF0BFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FCBFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFFFFFF6FFF1FFFFFFFFFFFFF9FFFFFFFFFFFEFFFFFFFFE3FFFAFFFFFF80000001FFFBFFFFFFFFFFFFFFFFAFFFFE9FFFFF90000001FFFBFFFFFFFFFFFFFFFFDFFFFF3FFFFFF8000001FFFFFFFFFFF9FFFFFFFD7FFFFFCBFFFFE4000001FFFEFFFFFFFFFFFFFFFCFFFFFFF7FFFFF6000001FFFE7FFFFFFFFFFFFFFFFFFFFFF7FFFFFD000001FFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFF800001FFFFFFFFFFEFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFF7FFFFFF000001FFFF9FFFFFDFFFFFFFFFFFFFFFF7FFFFFFD00001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFF80001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFE40001FFFFE7FFFF7FFFFFFFFFFFFFFFF7FFFFFFF60001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFD0001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFF8001FFFFF9FFFDFFFFFFFFFFFFFFFFF7FFFFFFFF0001FFFFFDFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD001FFFFFEFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD801FFFFFF7FF7FFFFFFFFFFFFFFFFF7FFFFFFFFF401FFFFFF7FE7FFFFFFFFFFFFFFFFF7FFFFFFFFF201FFFFFFBFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFD01FFFFFFD";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FDFFFFFFFFFF8FFFFFFE7FFFFFFFFFF81FFFFFFDFDFFFFFFFFFFCBFFFFFD7FFFFFFFFFF01FFFFFFEFFFFFFFFFFFFF1FFFFF6FFFFFFFFFFFD1FFFFFFF7FFFFFFFFFFFFD7FFFEBFFFFFFFFFFFD9FFFFFFFF7FFFFFFFFFFFF9FFF8FFFFFFFFFFFFF9FFFFFFF9FFFFFFFFFFFFFCFFF5FFFFFFFFFFFFF5FFFFFFF8FFFFFFFFFFFFFC3F9FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF1F4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFF0FFFFFFFC00000003FFFFFFFF7FFFFFFFFF3FFF0D5FFFFFFF00000005FFFFFFFF3FFFFFFFFF3FFF79F3FFFFFCFFFFFFFBFFFFFFFEC000000001FFF3000FFFFFFCFFFFFFFBFFFFFFFF80000000037FE400037FFFFCFFFFFFFBFFFFFFFF8000000003FFD00000DFFFFCFFFFFFFBFFFFFFF90000000004F";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FA000007FFFFCFFFFFFFBFFFFFFFC0000000005FF4000003FFFFCFFFFFFFBFFFFFFF20000000009FE40000017FFFCFFFFFFFBFFFFFFFC0000000007FE8000001FFFFCFFFFFFFBFFFFFFF40000000013FC80000007FFFCFFFFFFFBFFFFFFF8000000003FFF0000000FFFFCFFFFFFFBFFFFFFD0000000002FFD0000000FFFFCFFFFFFFBFFFFFFB0000000005FFF0000000DFFFCFFFFFFFBFFFFFFC0000000005FFD00000001FFFCFFFFFFFBFFFFFFE000000000FFFD00000001FFFCFFFFFFFBFFFFFF00000000003FFF0000000DFFFCFFFFFFFBFFFFFE4000000001BFFD0000000BFFFCFFFFFFFBFFFFFE80000000017FFF0000000FFFFCFFFFFFFBFFFFFD80000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00002FFFD80000003FFFCFFFFFFFBFFFFFD0000000004FFFE8000001FFFFCFFFFFFFBFFFFF80000000005FFFE40000007FFFCFFFFFFFBFFFFF20000000009FFFFC000003FFFFCFFFFFFFBFFFFFE000000000FFFFFE000007FFFFCFFFFFFFBFFFFFC0000000017FFFFD00000FFFFFCFFFFFFFBFFFFF8000000000FFFFFE400037FFFFCFFFFFFFBFFFFC80000000037FFFFF3000FFFFFFCFFFFFFFBFFFFCFFFFFFFFFFFFFFFFD78E7FFFFFCFFFFFFFBFFFFDFFFFFFFFFBFFFFFFF895FFFFFFF00000005FFFFC0000000003FFFFFFFF0FFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N18
cyclonev_lcell_comb \the_vga_driver|red_reg~55 (
// Equation(s):
// \the_vga_driver|red_reg~55_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a83~portbdataout )) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a91~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a83~portbdataout )) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a91~portbdataout ))))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a83~portbdataout )) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a91~portbdataout ))))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a83~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a91~portbdataout ))))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a83~portbdataout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a91~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a75~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~55 .extended_lut = "off";
defparam \the_vga_driver|red_reg~55 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \the_vga_driver|red_reg~55 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N6
cyclonev_lcell_comb \the_vga_driver|red_reg~53 (
// Equation(s):
// \the_vga_driver|red_reg~53_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout ) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout ) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~53 .extended_lut = "off";
defparam \the_vga_driver|red_reg~53 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \the_vga_driver|red_reg~53 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~54 (
// Equation(s):
// \the_vga_driver|red_reg~54_combout  = ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout ) ) ) ) # ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout )) ) ) ) # ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout )) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~54 .extended_lut = "off";
defparam \the_vga_driver|red_reg~54 .lut_mask = 64'h03CF111103CFDDDD;
defparam \the_vga_driver|red_reg~54 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N51
cyclonev_lcell_comb \the_vga_driver|red_reg~56 (
// Equation(s):
// \the_vga_driver|red_reg~56_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a107~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a115~portbdataout )) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a123~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a107~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a115~portbdataout )) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a123~portbdataout ))))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a107~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a115~portbdataout )) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a123~portbdataout ))))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a107~portbdataout  & ( (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a115~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a123~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a115~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a123~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a99~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a107~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~56 .extended_lut = "off";
defparam \the_vga_driver|red_reg~56 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \the_vga_driver|red_reg~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N0
cyclonev_lcell_comb \the_vga_driver|red_reg~57 (
// Equation(s):
// \the_vga_driver|red_reg~57_combout  = ( \the_vga_driver|red_reg~54_combout  & ( \the_vga_driver|red_reg~56_combout  & ( ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\the_vga_driver|red_reg~53_combout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\the_vga_driver|red_reg~55_combout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\the_vga_driver|red_reg~54_combout  & ( 
// \the_vga_driver|red_reg~56_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\the_vga_driver|red_reg~53_combout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\the_vga_driver|red_reg~55_combout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( \the_vga_driver|red_reg~54_combout  & ( !\the_vga_driver|red_reg~56_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\the_vga_driver|red_reg~53_combout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\the_vga_driver|red_reg~55_combout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( !\the_vga_driver|red_reg~54_combout  & ( !\the_vga_driver|red_reg~56_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\the_vga_driver|red_reg~53_combout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\the_vga_driver|red_reg~55_combout )))) ) ) )

	.dataa(!\the_vga_driver|red_reg~55_combout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\the_vga_driver|red_reg~53_combout ),
	.datae(!\the_vga_driver|red_reg~54_combout ),
	.dataf(!\the_vga_driver|red_reg~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~57 .extended_lut = "off";
defparam \the_vga_driver|red_reg~57 .lut_mask = 64'h04C434F407C737F7;
defparam \the_vga_driver|red_reg~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a291_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N45
cyclonev_lcell_comb \the_vga_driver|red_reg~50 (
// Equation(s):
// \the_vga_driver|red_reg~50_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a291~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a299 ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a291~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|ram_block1a299  & 
// \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a299 ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a291~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~50 .extended_lut = "off";
defparam \the_vga_driver|red_reg~50 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \the_vga_driver|red_reg~50 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a283_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a275_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a267_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a259_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N0
cyclonev_lcell_comb \the_vga_driver|red_reg~51 (
// Equation(s):
// \the_vga_driver|red_reg~51_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a267~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a259~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a275~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a283~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a267~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a259~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a275~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a283~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a267~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a259~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a275~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a283~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a267~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a259~portbdataout  & ( (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a275~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a283~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a283~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a275~portbdataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a267~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a259~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~51 .extended_lut = "off";
defparam \the_vga_driver|red_reg~51 .lut_mask = 64'h031103DDCF11CFDD;
defparam \the_vga_driver|red_reg~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~52 (
// Equation(s):
// \the_vga_driver|red_reg~52_combout  = ( \the_vga_driver|red_reg~50_combout  & ( \the_vga_driver|red_reg~51_combout  & ( (\the_vga_driver|red_reg~3_combout  & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( !\the_vga_driver|red_reg~50_combout  & ( \the_vga_driver|red_reg~51_combout  & ( (\the_vga_driver|red_reg~3_combout  & 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( \the_vga_driver|red_reg~50_combout  & ( !\the_vga_driver|red_reg~51_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\the_vga_driver|red_reg~3_combout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\the_vga_driver|red_reg~3_combout ),
	.datac(gnd),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\the_vga_driver|red_reg~50_combout ),
	.dataf(!\the_vga_driver|red_reg~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~52 .extended_lut = "off";
defparam \the_vga_driver|red_reg~52 .lut_mask = 64'h0000002233003322;
defparam \the_vga_driver|red_reg~52 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~58 (
// Equation(s):
// \the_vga_driver|red_reg~58_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a227~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a195~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a131~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a163~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a227~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a195~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a131~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a163~portbdataout  & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a227~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a195~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a131~portbdataout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a163~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a227~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a195~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a131~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a163~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a163~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a131~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a227~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a195~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~58 .extended_lut = "off";
defparam \the_vga_driver|red_reg~58 .lut_mask = 64'h3500350F35F035FF;
defparam \the_vga_driver|red_reg~58 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a219_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a251_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N30
cyclonev_lcell_comb \the_vga_driver|red_reg~61 (
// Equation(s):
// \the_vga_driver|red_reg~61_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a187~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a155~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a219~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a251~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a187~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a155~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a219~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a251~portbdataout ))))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a187~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a155~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a219~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a251~portbdataout ))))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a187~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a155~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a219~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a251~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a219~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a251~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a187~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a155~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~61 .extended_lut = "off";
defparam \the_vga_driver|red_reg~61 .lut_mask = 64'h050305F3F503F5F3;
defparam \the_vga_driver|red_reg~61 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a211_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a243_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N33
cyclonev_lcell_comb \the_vga_driver|red_reg~60 (
// Equation(s):
// \the_vga_driver|red_reg~60_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a179~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a147~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a211~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a243~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a179~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a147~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a211~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a243~portbdataout  & 
// \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a179~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a147~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a211~portbdataout  & ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a243~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a179~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a147~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a211~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a243~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a211~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a243~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a179~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a147~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~60 .extended_lut = "off";
defparam \the_vga_driver|red_reg~60 .lut_mask = 64'h00530F53F053FF53;
defparam \the_vga_driver|red_reg~60 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a203_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a235_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~59 (
// Equation(s):
// \the_vga_driver|red_reg~59_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a235~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a139~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a203~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a171~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a235~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a139~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a203~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a171~portbdataout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a235~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a139~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a203~portbdataout  & 
// ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a171~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a235~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a139~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a203~portbdataout  & 
// ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a171~portbdataout  & 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a203~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a171~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a235~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a139~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~59 .extended_lut = "off";
defparam \the_vga_driver|red_reg~59 .lut_mask = 64'h0350035FF350F35F;
defparam \the_vga_driver|red_reg~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~62 (
// Equation(s):
// \the_vga_driver|red_reg~62_combout  = ( \the_vga_driver|red_reg~60_combout  & ( \the_vga_driver|red_reg~59_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\the_vga_driver|red_reg~58_combout )) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\the_vga_driver|red_reg~61_combout )))) ) ) ) # ( !\the_vga_driver|red_reg~60_combout  & ( \the_vga_driver|red_reg~59_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\the_vga_driver|red_reg~58_combout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\the_vga_driver|red_reg~61_combout )))) ) ) ) # ( \the_vga_driver|red_reg~60_combout  & ( !\the_vga_driver|red_reg~59_combout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\the_vga_driver|red_reg~58_combout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\the_vga_driver|red_reg~61_combout )))) ) ) ) # ( !\the_vga_driver|red_reg~60_combout  & ( 
// !\the_vga_driver|red_reg~59_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\the_vga_driver|red_reg~58_combout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\the_vga_driver|red_reg~61_combout )))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\the_vga_driver|red_reg~58_combout ),
	.datad(!\the_vga_driver|red_reg~61_combout ),
	.datae(!\the_vga_driver|red_reg~60_combout ),
	.dataf(!\the_vga_driver|red_reg~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~62 .extended_lut = "off";
defparam \the_vga_driver|red_reg~62 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \the_vga_driver|red_reg~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~63 (
// Equation(s):
// \the_vga_driver|red_reg~63_combout  = ( \the_vga_driver|red_reg~62_combout  & ( (!\the_vga_driver|red_reg~52_combout  & (((!\the_vga_driver|red_reg~57_combout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4])) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]))) ) ) # ( !\the_vga_driver|red_reg~62_combout  & ( (!\the_vga_driver|red_reg~52_combout  & ((!\the_vga_driver|red_reg~57_combout ) # 
// ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5])))) ) )

	.dataa(!\the_vga_driver|red_reg~57_combout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]),
	.datac(!\the_vga_driver|red_reg~52_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datae(gnd),
	.dataf(!\the_vga_driver|red_reg~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~63 .extended_lut = "off";
defparam \the_vga_driver|red_reg~63 .lut_mask = 64'hB0F0B0F0B030B030;
defparam \the_vga_driver|red_reg~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~64 (
// Equation(s):
// \the_vga_driver|red_reg~64_combout  = ( \the_vga_driver|red_reg~63_combout  & ( \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a19  & ( (!\the_vga_driver|red_reg~0_combout  & (\the_vga_driver|red_reg~1_combout  & 
// ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3~portadataout )))) # (\the_vga_driver|red_reg~0_combout  & ((!\the_vga_driver|red_reg~1_combout ) # ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) ) ) 
// ) # ( !\the_vga_driver|red_reg~63_combout  & ( \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a19  & ( (!\the_vga_driver|red_reg~1_combout ) # ((!\the_vga_driver|red_reg~0_combout  & 
// ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\the_vga_driver|red_reg~0_combout  & (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) ) ) ) # ( \the_vga_driver|red_reg~63_combout  & 
// ( !\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a19  & ( (\the_vga_driver|red_reg~1_combout  & ((!\the_vga_driver|red_reg~0_combout  & ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # 
// (\the_vga_driver|red_reg~0_combout  & (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) ) ) ) # ( !\the_vga_driver|red_reg~63_combout  & ( !\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a19  & ( 
// (!\the_vga_driver|red_reg~0_combout  & ((!\the_vga_driver|red_reg~1_combout ) # ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3~portadataout )))) # (\the_vga_driver|red_reg~0_combout  & (\the_vga_driver|red_reg~1_combout  & 
// (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) ) ) )

	.dataa(!\the_vga_driver|red_reg~0_combout ),
	.datab(!\the_vga_driver|red_reg~1_combout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datae(!\the_vga_driver|red_reg~63_combout ),
	.dataf(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~64 .extended_lut = "off";
defparam \the_vga_driver|red_reg~64 .lut_mask = 64'h89AB0123CDEF4567;
defparam \the_vga_driver|red_reg~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~65 (
// Equation(s):
// \the_vga_driver|red_reg~65_combout  = ( !\vga_logic_inst|LessThan3~11_combout  & ( !\vga_logic_inst|is_image_area~5_combout  & ( (\the_vga_driver|red_reg~64_combout  & (\the_vga_driver|red_reg~16_combout  & (\vga_logic_inst|LessThan1~4_combout  & 
// \vga_logic_inst|is_image_area~6_combout ))) ) ) )

	.dataa(!\the_vga_driver|red_reg~64_combout ),
	.datab(!\the_vga_driver|red_reg~16_combout ),
	.datac(!\vga_logic_inst|LessThan1~4_combout ),
	.datad(!\vga_logic_inst|is_image_area~6_combout ),
	.datae(!\vga_logic_inst|LessThan3~11_combout ),
	.dataf(!\vga_logic_inst|is_image_area~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~65 .extended_lut = "off";
defparam \the_vga_driver|red_reg~65 .lut_mask = 64'h0001000000000000;
defparam \the_vga_driver|red_reg~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N59
dffeas \the_vga_driver|red_reg[3] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[3] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFBFFFFFFFC00000007FFFF0000000FFFFFFFFFFFFBFFFFFFFE00000003FFFC00000007FFFDFFFFFFFBFFFFFFFC00000007FFFD00000003FFFDFFFFFFFDFFFFFFFE0000000FFFFE0000000FFFFDFFFFFFFFFFFFFFFF00000007FFFF0000001FFFFBFFFFFFFDFFFFFFFE0000000FFFFFC000003FFFFDFFFFFFFBFFFFFFFF0000001FFFFFE000003FFFFE7FFFFFF7FFFFFFFF8000000FFFFFF000007FFFFFBFFFFFDFFFFFFFFF0000001FFFFFF00000FFFFFFDFFFFFBFFFFFFFFF8000003FFFFFF80003FFFFFFFBFFFE7FFFFFFFFFC000001FFFFFFC0007FFFFFFFDFFFDFFFFFFFFFF8000003FFFFFFE000FFFFFFFFF7FFBFFFFFFFFFFC000007FFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFF801FFFFFFFFFBFFFFFFFFFFFFFE000003FFFFFFFC00FFFFFFFFFCFFFFFFFFFFFFFC000007FFFFFFFE01FFFFFFFFFF6FFFFFFFFFFFFFFFFFF7FFFFFFFC03FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFFBFFFFFEFFFFFFFBFFFFFFFFFFFE7FFFFFFFF7FFFF7FFFFF80000003FFFBFFFFFFFFFFFFFFFF9FFFFFBFFFFF90000003FFFDFFFFFFFFFFFFFFFF7FFFFFDFFFFFC8000003FFFFFFFFFFFBFFFFFFFCFFFFFFFFFFFFFC000003FFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE000003FFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFD000003FFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFE800003FFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFBFFFFFFFFFFFFFF800003FFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFD00003FFFFFFFFFF9FFFFFFFFBFFFFFFFFFFFFFFC80003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFC0003FFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFE0003FFFFFFFFFE7FFFFFFFFBFFFFFFFFFFFFFFFD0003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFE8003FFFFFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF8003FFFFFFFFF9FFFFFFFFFBFFFFFFFFFFFFFFFFD003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFC803FFFFFE7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFEC03FFFFFFFFE7FFFFFFFFFBFFFFFFFFFFFFFFFFFE03FFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFFFFD03FFFFFF9";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,\vga_logic_inst|read_addr[6]~6_combout ,
\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBBFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFF5555555555BFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFF2AABFFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF40000000000000000002FFFFFFFFFFFCAAAAFFFFFFFFFFFFFFFFF55555555554FFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFF2AAAA8FFFFFFFFFFFFFFF955555555556FFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFDAAAAAA3FFFFFFFFFFFFFF555555555555BFFFFFFFFFFFFFFFD000000000000000000BFFFFFFFFFF6AAAAAA8FFFFFFFFFFFFFF9555555555553FFFFFFFFFFFFFFFE00000000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "0000000000FFFFFFFFFFDAAAAAAAA7FFFFFFFFFFFFE555555555555BFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFAAAAAAAAA9FFFFFFFFFFFFC5555555555555FFFFFFFFFFFFFFFF400000000000000002FFFFFFFFFEAAAAAAAAAA7FFFFFFFFFFFE5555555555557FFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFF55555555555556FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFEAAAAAAAAAAAABFFFFFFFFFF155555555555557FFFFFFFFFFFFFFFD0000000000000000BFFFFFFFFFAAAAAAAAAAAAAFFFFFFFFFF95555555555555FFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFEAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \processing_rom|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~1_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processing_rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./Img/ExemploPBL.mif";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ImgRom:processing_rom|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 19200;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFF00000007FFFFFFFFFFFFFFFFFFFE00000007FFFE00000007FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFC00000001FFFFFFFFFFFFFFFFFFFF8000001FFFFC00000001FFFFFFFFFFFFFFFFFFFFC000003FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000007FFFFF0000000FFFFFFFFFFFFFFFFFFFFFF00000FFFFFFC000001FFFFFFFFFFFFFFFFFFFFFF80001FFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFF000FFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFE00000007FFF800000000FFFFFFFFF80003FFFFFF00000003FFF800000000FFFFFFFFF00000FFFFFF80000003FFFC00000001FFFFFFFFC000007FFFFFC0000003FFFC00000001FFFFFFFF8000001FFFFFE0000003FFFE00000003FFFFFFFE00000007FFFFF0000003FFFF00000007FFFFFFFC00000003FFFFF8000003FFFF00000007FFFFFFFC00000003FFFFFE000003FFFF8000000FFFFFFFFC00000003FFFFFF000003FFFF8000001FFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFC00000003FFFFFF800003FFFFC000001FFFFFFFFC00000003FFFFFFC00003FFFFE000003FFFFFFFFC00000003FFFFFFE00003FFFFE000007FFFFFFFFC00000003FFFFFFF00003FFFFF000007FFFFFFFFC00000003FFFFFFF80003FFFFF80000FFFFFFFFFC00000003FFFFFFFE0003FFFFF80001FFFFFFFFFC00000003FFFFFFFF0003FFFFFC0001FFFFFFFFFC00000003FFFFFFFF8003FFFFFE0003FFFFFFFFFC00000003FFFFFFFFC003FFFFFE0007FFFFFFFFFC00000003FFFFFFFFE003FFFFFF0007FFFFFFFFFC00000003FFFFFFFFF003FFFFFF800FFFFFFFFFFC00000003FFFFFFFFF803FFFFFF801FFFFFFFFFFC00000003FFFFFFFFFE03FFFFFFC";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \processing_rom|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~1_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processing_rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./Img/ExemploPBL.mif";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ImgRom:processing_rom|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "01FFFFFFFFFFC00000007FFFFFFFFFF03FFFFFFE03FFFFFFFFFFF0000000FFFFFFFFFFF83FFFFFFE07FFFFFFFFFFF8000003FFFFFFFFFFFC3FFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFE3FFFFFFF8FFFFFFFFFFFFF00001FFFFFFFFFFFFF3FFFFFFF9FFFFFFFFFFFFFC0003FFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFE03FFFFFFE00000003FFFFFFFF7FFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFFFFF7FF80001FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF00000FFFFFE00000003FFFFFFFDFFFFFFFFFEFFE000003FFFFE00000003FFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FC000001FFFFE00000003FFFFFFFBFFFFFFFFFDFF8000001FFFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFE00000003FFFFFFF7FFFFFFFFFBFF00000007FFFE00000003FFFFFFFFFFFFFFFFF7FE00000007FFFE00000003FFFFFFEFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFEFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFFBFFFFFFFFFDFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFF7FFFFFFFFFBFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFEFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFEFFFE00000007FFFE00000003FFFFFDFFFFFFFFFFFFFF00000007FFFE00000003FFFFFFFFFFFFFFFDFFFF0000000FFFFE00000003FFFFFFFFFFFFFFFFFFFF8000001FFFFE00000003FFFFF7FFFFFFFFFBFFFFC000001FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000003FFFFE00000003FFFFEFFFFFFFFFF7FFFFF00000FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF80001FFFFFE00000003FFFFDFFFFFFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFDFFFFFFFE03FFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \processing_rom|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,\processor|Mux26~1_combout ,
\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processing_rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./Img/ExemploPBL.mif";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ImgRom:processing_rom|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 19200;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAFFFFFFFFFFFFFFFFFAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAABFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAABFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAABFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFAAAAAAAAFFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAABFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAFFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAABFFFFFFFFFFAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N30
cyclonev_lcell_comb \processing_rom|altsyncram_component|auto_generated|mux2|result_node[6]~6 (
// Equation(s):
// \processing_rom|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout  = ( \processing_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \processing_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\processing_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ) # (\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( 
// !\processing_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \processing_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( ((\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \processing_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( \processing_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// !\processing_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\processing_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) ) ) ) # ( !\processing_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// !\processing_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \processing_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout )) ) ) )

	.dataa(!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\processing_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(gnd),
	.datae(!\processing_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\processing_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[6]~6 .extended_lut = "off";
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[6]~6 .lut_mask = 64'h04048C8C3737BFBF;
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N30
cyclonev_lcell_comb \processor|p2[6]~feeder (
// Equation(s):
// \processor|p2[6]~feeder_combout  = ( \processing_rom|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processing_rom|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|p2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|p2[6]~feeder .extended_lut = "off";
defparam \processor|p2[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|p2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N31
dffeas \processor|p2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|p2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p2[6] .is_wysiwyg = "true";
defparam \processor|p2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N52
dffeas \processor|p0[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p0[6] .is_wysiwyg = "true";
defparam \processor|p0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N50
dffeas \processor|p1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p1[6] .is_wysiwyg = "true";
defparam \processor|p1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N48
cyclonev_lcell_comb \processor|u_ba|Add2~53 (
// Equation(s):
// \processor|u_ba|Add2~53_sumout  = SUM(( !\processor|p2 [6] $ (!\processor|p0 [6] $ (\processor|p1 [6])) ) + ( \processor|u_ba|Add2~51  ) + ( \processor|u_ba|Add2~50  ))
// \processor|u_ba|Add2~54  = CARRY(( !\processor|p2 [6] $ (!\processor|p0 [6] $ (\processor|p1 [6])) ) + ( \processor|u_ba|Add2~51  ) + ( \processor|u_ba|Add2~50  ))
// \processor|u_ba|Add2~55  = SHARE((!\processor|p2 [6] & (\processor|p0 [6] & \processor|p1 [6])) # (\processor|p2 [6] & ((\processor|p1 [6]) # (\processor|p0 [6]))))

	.dataa(!\processor|p2 [6]),
	.datab(gnd),
	.datac(!\processor|p0 [6]),
	.datad(!\processor|p1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~50 ),
	.sharein(\processor|u_ba|Add2~51 ),
	.combout(),
	.sumout(\processor|u_ba|Add2~53_sumout ),
	.cout(\processor|u_ba|Add2~54 ),
	.shareout(\processor|u_ba|Add2~55 ));
// synopsys translate_off
defparam \processor|u_ba|Add2~53 .extended_lut = "off";
defparam \processor|u_ba|Add2~53 .lut_mask = 64'h0000055F00005AA5;
defparam \processor|u_ba|Add2~53 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X42_Y22_N20
dffeas \processor|p3[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p3[6] .is_wysiwyg = "true";
defparam \processor|p3[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N18
cyclonev_lcell_comb \processor|u_ba|Add2~17 (
// Equation(s):
// \processor|u_ba|Add2~17_sumout  = SUM(( \processor|p3 [6] ) + ( \processor|u_ba|Add2~53_sumout  ) + ( \processor|u_ba|Add2~14  ))
// \processor|u_ba|Add2~18  = CARRY(( \processor|p3 [6] ) + ( \processor|u_ba|Add2~53_sumout  ) + ( \processor|u_ba|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add2~53_sumout ),
	.datad(!\processor|p3 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_ba|Add2~17_sumout ),
	.cout(\processor|u_ba|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~17 .extended_lut = "off";
defparam \processor|u_ba|Add2~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \processor|u_ba|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N15
cyclonev_lcell_comb \processor|pixel_out_to_ram[4]~7 (
// Equation(s):
// \processor|pixel_out_to_ram[4]~7_combout  = (!\processor|pixel_out_to_ram[7]~2_combout  & ((\processor|p0 [4]))) # (\processor|pixel_out_to_ram[7]~2_combout  & (\processor|u_ba|Add2~17_sumout ))

	.dataa(!\processor|pixel_out_to_ram[7]~2_combout ),
	.datab(gnd),
	.datac(!\processor|u_ba|Add2~17_sumout ),
	.datad(!\processor|p0 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|pixel_out_to_ram[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pixel_out_to_ram[4]~7 .extended_lut = "off";
defparam \processor|pixel_out_to_ram[4]~7 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \processor|pixel_out_to_ram[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \processing_rom|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~1_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processing_rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./Img/ExemploPBL.mif";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ImgRom:processing_rom|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 19200;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \processing_rom|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\processing_rom|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~1_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processing_rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./Img/ExemploPBL.mif";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ImgRom:processing_rom|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001F";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \processing_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N39
cyclonev_lcell_comb \processing_rom|altsyncram_component|auto_generated|mux2|result_node[7]~7 (
// Equation(s):
// \processing_rom|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout  = ( \processing_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \processing_rom|altsyncram_component|auto_generated|ram_block1a23  & ( 
// ((!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\processing_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ) ) ) ) # ( 
// !\processing_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \processing_rom|altsyncram_component|auto_generated|ram_block1a23  & ( ((\processing_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout  & 
// \processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( \processing_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// !\processing_rom|altsyncram_component|auto_generated|ram_block1a23  & ( (!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\processing_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) ) ) ) # ( !\processing_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\processing_rom|altsyncram_component|auto_generated|ram_block1a23  & ( 
// (\processing_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout  & (!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) )

	.dataa(!\processing_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\processing_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\processing_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\processing_rom|altsyncram_component|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[7]~7 .extended_lut = "off";
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[7]~7 .lut_mask = 64'h0404C4C43737F7F7;
defparam \processing_rom|altsyncram_component|auto_generated|mux2|result_node[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N55
dffeas \processor|p2[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p2[7] .is_wysiwyg = "true";
defparam \processor|p2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N58
dffeas \processor|p0[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p0[7] .is_wysiwyg = "true";
defparam \processor|p0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N53
dffeas \processor|p1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p1[7] .is_wysiwyg = "true";
defparam \processor|p1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N51
cyclonev_lcell_comb \processor|u_ba|Add2~57 (
// Equation(s):
// \processor|u_ba|Add2~57_sumout  = SUM(( !\processor|p2 [7] $ (!\processor|p0 [7] $ (\processor|p1 [7])) ) + ( \processor|u_ba|Add2~55  ) + ( \processor|u_ba|Add2~54  ))
// \processor|u_ba|Add2~58  = CARRY(( !\processor|p2 [7] $ (!\processor|p0 [7] $ (\processor|p1 [7])) ) + ( \processor|u_ba|Add2~55  ) + ( \processor|u_ba|Add2~54  ))
// \processor|u_ba|Add2~59  = SHARE((!\processor|p2 [7] & (\processor|p0 [7] & \processor|p1 [7])) # (\processor|p2 [7] & ((\processor|p1 [7]) # (\processor|p0 [7]))))

	.dataa(gnd),
	.datab(!\processor|p2 [7]),
	.datac(!\processor|p0 [7]),
	.datad(!\processor|p1 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~54 ),
	.sharein(\processor|u_ba|Add2~55 ),
	.combout(),
	.sumout(\processor|u_ba|Add2~57_sumout ),
	.cout(\processor|u_ba|Add2~58 ),
	.shareout(\processor|u_ba|Add2~59 ));
// synopsys translate_off
defparam \processor|u_ba|Add2~57 .extended_lut = "off";
defparam \processor|u_ba|Add2~57 .lut_mask = 64'h0000033F00003CC3;
defparam \processor|u_ba|Add2~57 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X42_Y22_N23
dffeas \processor|p3[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_rom|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p3[7] .is_wysiwyg = "true";
defparam \processor|p3[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N21
cyclonev_lcell_comb \processor|u_ba|Add2~21 (
// Equation(s):
// \processor|u_ba|Add2~21_sumout  = SUM(( \processor|p3 [7] ) + ( \processor|u_ba|Add2~57_sumout  ) + ( \processor|u_ba|Add2~18  ))
// \processor|u_ba|Add2~22  = CARRY(( \processor|p3 [7] ) + ( \processor|u_ba|Add2~57_sumout  ) + ( \processor|u_ba|Add2~18  ))

	.dataa(!\processor|u_ba|Add2~57_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|p3 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_ba|Add2~21_sumout ),
	.cout(\processor|u_ba|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~21 .extended_lut = "off";
defparam \processor|u_ba|Add2~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \processor|u_ba|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N12
cyclonev_lcell_comb \processor|pixel_out_to_ram[5]~8 (
// Equation(s):
// \processor|pixel_out_to_ram[5]~8_combout  = ( \processor|pixel_out_to_ram[7]~2_combout  & ( \processor|u_ba|Add2~21_sumout  ) ) # ( !\processor|pixel_out_to_ram[7]~2_combout  & ( \processor|p0 [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add2~21_sumout ),
	.datad(!\processor|p0 [5]),
	.datae(gnd),
	.dataf(!\processor|pixel_out_to_ram[7]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|pixel_out_to_ram[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pixel_out_to_ram[5]~8 .extended_lut = "off";
defparam \processor|pixel_out_to_ram[5]~8 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \processor|pixel_out_to_ram[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout ,\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,\vga_logic_inst|read_addr[6]~6_combout ,
\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a300_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a292_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N51
cyclonev_lcell_comb \the_vga_driver|red_reg~66 (
// Equation(s):
// \the_vga_driver|red_reg~66_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a292~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a300~portbdataout ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a292~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|ram_block1a300~portbdataout  & 
// \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a300~portbdataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a292~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~66 .extended_lut = "off";
defparam \the_vga_driver|red_reg~66 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \the_vga_driver|red_reg~66 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a268_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a276_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a260_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a284_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N21
cyclonev_lcell_comb \the_vga_driver|red_reg~67 (
// Equation(s):
// \the_vga_driver|red_reg~67_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a260~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a284~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a268~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a276~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a260~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a284~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a268~portbdataout  & ((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a276~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a260~portbdataout  & 
// ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a284~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a268~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a276~portbdataout  & 
// !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a260~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a284~portbdataout  & 
// ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a268~portbdataout  & ((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a276~portbdataout  & !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a268~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a276~portbdataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a260~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a284~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~67 .extended_lut = "off";
defparam \the_vga_driver|red_reg~67 .lut_mask = 64'h0344CF440377CF77;
defparam \the_vga_driver|red_reg~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~68 (
// Equation(s):
// \the_vga_driver|red_reg~68_combout  = ( \the_vga_driver|red_reg~67_combout  & ( (\the_vga_driver|red_reg~3_combout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & \the_vga_driver|red_reg~66_combout )))) ) ) # ( !\the_vga_driver|red_reg~67_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~3_combout  & \the_vga_driver|red_reg~66_combout ))) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\the_vga_driver|red_reg~3_combout ),
	.datad(!\the_vga_driver|red_reg~66_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|red_reg~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~68 .extended_lut = "off";
defparam \the_vga_driver|red_reg~68 .lut_mask = 64'h000200020C0E0C0E;
defparam \the_vga_driver|red_reg~68 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y36_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N0
cyclonev_lcell_comb \the_vga_driver|red_reg~71 (
// Equation(s):
// \the_vga_driver|red_reg~71_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a92~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a76~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a84~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a92~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a76~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a84~portbdataout  & !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a92~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & 
// ((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a84~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a92~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a68~portbdataout  
// & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & ((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a84~portbdataout  & !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a84~portbdataout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a92~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~71 .extended_lut = "off";
defparam \the_vga_driver|red_reg~71 .lut_mask = 64'h0350035FF350F35F;
defparam \the_vga_driver|red_reg~71 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N18
cyclonev_lcell_comb \the_vga_driver|red_reg~70 (
// Equation(s):
// \the_vga_driver|red_reg~70_combout  = ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout ))) ) ) ) # ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a52~portbdataout ) ) ) ) # ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout )) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout ))) ) ) ) # ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|ram_block1a52~portbdataout  & \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~70 .extended_lut = "off";
defparam \the_vga_driver|red_reg~70 .lut_mask = 64'h0033550FFF33550F;
defparam \the_vga_driver|red_reg~70 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~69 (
// Equation(s):
// \the_vga_driver|red_reg~69_combout  = ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout ) ) ) ) # ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout )) ) ) ) # ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout ) ) ) ) # ( 
// !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout )) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~69 .extended_lut = "off";
defparam \the_vga_driver|red_reg~69 .lut_mask = 64'h11DD030311DDCFCF;
defparam \the_vga_driver|red_reg~69 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~72 (
// Equation(s):
// \the_vga_driver|red_reg~72_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a108~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a124~portbdataout  & ( 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a100~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a116~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a108~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a124~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a100~portbdataout  & 
// !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a116~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a108~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a124~portbdataout  
// & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a100~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a116~portbdataout  & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a108~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a124~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a100~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a116~portbdataout )))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a116~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a100~portbdataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a108~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a124~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~72 .extended_lut = "off";
defparam \the_vga_driver|red_reg~72 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \the_vga_driver|red_reg~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~73 (
// Equation(s):
// \the_vga_driver|red_reg~73_combout  = ( \the_vga_driver|red_reg~69_combout  & ( \the_vga_driver|red_reg~72_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\the_vga_driver|red_reg~70_combout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\the_vga_driver|red_reg~71_combout ))) ) ) ) # ( !\the_vga_driver|red_reg~69_combout  & ( \the_vga_driver|red_reg~72_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\the_vga_driver|red_reg~70_combout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\the_vga_driver|red_reg~71_combout ))) ) ) ) # ( \the_vga_driver|red_reg~69_combout  & ( 
// !\the_vga_driver|red_reg~72_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\the_vga_driver|red_reg~70_combout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\the_vga_driver|red_reg~71_combout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\the_vga_driver|red_reg~69_combout  & ( 
// !\the_vga_driver|red_reg~72_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\the_vga_driver|red_reg~70_combout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\the_vga_driver|red_reg~71_combout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) )

	.dataa(!\the_vga_driver|red_reg~71_combout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\the_vga_driver|red_reg~70_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\the_vga_driver|red_reg~69_combout ),
	.dataf(!\the_vga_driver|red_reg~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~73 .extended_lut = "off";
defparam \the_vga_driver|red_reg~73 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \the_vga_driver|red_reg~73 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a252_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a220_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~77 (
// Equation(s):
// \the_vga_driver|red_reg~77_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a252~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a220~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a156~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a188~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a252~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a220~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a156~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a188~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a252~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a220~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a156~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a188~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a252~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a220~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a156~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a188~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a156~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a188~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a252~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a220~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~77 .extended_lut = "off";
defparam \the_vga_driver|red_reg~77 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \the_vga_driver|red_reg~77 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a236_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a204_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N39
cyclonev_lcell_comb \the_vga_driver|red_reg~75 (
// Equation(s):
// \the_vga_driver|red_reg~75_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a140~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a172~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a204~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a236~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a140~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a172~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a204~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a236~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a140~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a172~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a204~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a236~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a140~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a172~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a204~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a236~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a236~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a204~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a140~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a172~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~75 .extended_lut = "off";
defparam \the_vga_driver|red_reg~75 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \the_vga_driver|red_reg~75 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a244_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a212_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~76 (
// Equation(s):
// \the_vga_driver|red_reg~76_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a212~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a148~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a180~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a244~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a212~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a148~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a180~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a244~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a212~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a148~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a180~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a244~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a212~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a148~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a180~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a244~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a244~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a180~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a212~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a148~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~76 .extended_lut = "off";
defparam \the_vga_driver|red_reg~76 .lut_mask = 64'h051105BBAF11AFBB;
defparam \the_vga_driver|red_reg~76 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N6
cyclonev_lcell_comb \the_vga_driver|red_reg~74 (
// Equation(s):
// \the_vga_driver|red_reg~74_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a132~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a196~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a164~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a228~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a132~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a196~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a164~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a228~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a132~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a196~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a164~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a228~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a132~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a196~portbdataout 
//  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a164~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a228~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a228~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a164~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a132~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a196~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~74 .extended_lut = "off";
defparam \the_vga_driver|red_reg~74 .lut_mask = 64'h012389AB4567CDEF;
defparam \the_vga_driver|red_reg~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N48
cyclonev_lcell_comb \the_vga_driver|red_reg~78 (
// Equation(s):
// \the_vga_driver|red_reg~78_combout  = ( \the_vga_driver|red_reg~76_combout  & ( \the_vga_driver|red_reg~74_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\the_vga_driver|red_reg~75_combout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\the_vga_driver|red_reg~77_combout ))) ) ) ) # ( 
// !\the_vga_driver|red_reg~76_combout  & ( \the_vga_driver|red_reg~74_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\the_vga_driver|red_reg~75_combout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\the_vga_driver|red_reg~77_combout ))) ) ) ) # ( 
// \the_vga_driver|red_reg~76_combout  & ( !\the_vga_driver|red_reg~74_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\the_vga_driver|red_reg~75_combout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\the_vga_driver|red_reg~77_combout )))) ) ) ) # ( 
// !\the_vga_driver|red_reg~76_combout  & ( !\the_vga_driver|red_reg~74_combout  & ( (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\the_vga_driver|red_reg~75_combout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\the_vga_driver|red_reg~77_combout )))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\the_vga_driver|red_reg~77_combout ),
	.datad(!\the_vga_driver|red_reg~75_combout ),
	.datae(!\the_vga_driver|red_reg~76_combout ),
	.dataf(!\the_vga_driver|red_reg~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~78 .extended_lut = "off";
defparam \the_vga_driver|red_reg~78 .lut_mask = 64'h0123456789ABCDEF;
defparam \the_vga_driver|red_reg~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N27
cyclonev_lcell_comb \the_vga_driver|red_reg~79 (
// Equation(s):
// \the_vga_driver|red_reg~79_combout  = ( \the_vga_driver|red_reg~73_combout  & ( \the_vga_driver|red_reg~78_combout  & ( (!\the_vga_driver|red_reg~68_combout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]) ) ) ) # ( 
// !\the_vga_driver|red_reg~73_combout  & ( \the_vga_driver|red_reg~78_combout  & ( (!\the_vga_driver|red_reg~68_combout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]))) ) ) ) # ( \the_vga_driver|red_reg~73_combout  & ( !\the_vga_driver|red_reg~78_combout  & ( (!\the_vga_driver|red_reg~68_combout  & 
// ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]))) ) ) ) # ( !\the_vga_driver|red_reg~73_combout  & ( !\the_vga_driver|red_reg~78_combout  & ( 
// !\the_vga_driver|red_reg~68_combout  ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datab(gnd),
	.datac(!\the_vga_driver|red_reg~68_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]),
	.datae(!\the_vga_driver|red_reg~73_combout ),
	.dataf(!\the_vga_driver|red_reg~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~79 .extended_lut = "off";
defparam \the_vga_driver|red_reg~79 .lut_mask = 64'hF0F050F0A0F000F0;
defparam \the_vga_driver|red_reg~79 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFDFFFFFFFBFFFFFFFFFE83FFFFFFFFDFFFFFFFFFFEFFFFFFE7FFFFFFFFFF83FFFFFFFFBFFFFFFFFFFF7FFFFFDFFFFFFFFFFFD3FFFFFFE77FFFFFFFFFFFFFFFFF3FFFFFFFFFFFCBFFFFFFF77FFFFFFFFFFFEFFFFDFFFFFFFFFFFFE3FFFFFFFEFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFD0EFFFFFFD00000005FFFFFFFFFFFFFFFFFFBFFF79FFFFFFFDFFFFFFFFFFFFFFFFC0000000017FF7000DFFFFFDFFFFFFFFFFFFFFFF8000000003FFF400037FFFFDFFFFFFFFFFFFFFFF8000000003FFD00000FFFFFDFFFFFFFFFFFFFFFF0000000004F";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FA000007FFFFDFFFFFFFFFFFFFFFA0000000005FFC000002FFFFDFFFFFFFFFFFFFFF2000000000FFF40000017FFFDFFFFFFFFFFFFFFFC000000000FFE8000001FFFFDFFFFFFFFFFFFFFF40000000017FE80000003FFFDFFFFFFFFFFFFFFE80000000037FF0000000BFFFDFFFFFFFFFFFFFFD0000000003FFD0000000FFFFDFFFFFFFFFFFFFFF0000000005FFF0000000BFFFDFFFFFFFFFFFFFFE0000000005FFF00000003FFFDFFFFFFFFFFFFFF20000000009FFF00000003FFFDFFFFFFFFFFFFFF4000000000FFFF0000000BFFFDFFFFFFFFFFFFFE4000000001FFFD0000000FFFFDFFFFFFFFFFFFFF80000000017FFF0000000BFFFDFFFFFFFFFFFFFF80000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00002FFFE80000003FFFDFFFFFFFFFFFFFD0000000005FFFE8000001FFFFDFFFFFFFFFFFFFA0000000007FFFF40000007FFFDFFFFFFFFFFFFFE0000000009FFFFC000002FFFFDFFFFFFFFFFFFF6000000000BFFFFA000007FFFFDFFFFFFFFFFFFE4000000001BFFFFD00000FFFFFDFFFFFFFFFFFFF8000000001FFFFFF400037FFFFDFFFFFFFFFFFFE8000000003FFFFFF7000DFFFFFDFFFFFFFFFFFFDFFFFFFFFFEFFFFFFD78EFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50EFFFFFFD00000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~80 (
// Equation(s):
// \the_vga_driver|red_reg~80_combout  = ( \the_vga_driver|red_reg~79_combout  & ( \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\the_vga_driver|red_reg~0_combout  & (\the_vga_driver|red_reg~1_combout )) # 
// (\the_vga_driver|red_reg~0_combout  & ((!\the_vga_driver|red_reg~1_combout  & ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\the_vga_driver|red_reg~1_combout  & 
// (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) ) ) ) # ( !\the_vga_driver|red_reg~79_combout  & ( \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\the_vga_driver|red_reg~0_combout 
// ) # ((!\the_vga_driver|red_reg~1_combout  & ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\the_vga_driver|red_reg~1_combout  & (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) ) 
// ) ) # ( \the_vga_driver|red_reg~79_combout  & ( !\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (\the_vga_driver|red_reg~0_combout  & ((!\the_vga_driver|red_reg~1_combout  & 
// ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\the_vga_driver|red_reg~1_combout  & (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) ) ) ) # ( !\the_vga_driver|red_reg~79_combout 
//  & ( !\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\the_vga_driver|red_reg~0_combout  & (!\the_vga_driver|red_reg~1_combout )) # (\the_vga_driver|red_reg~0_combout  & ((!\the_vga_driver|red_reg~1_combout  & 
// ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\the_vga_driver|red_reg~1_combout  & (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) ) ) )

	.dataa(!\the_vga_driver|red_reg~0_combout ),
	.datab(!\the_vga_driver|red_reg~1_combout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datae(!\the_vga_driver|red_reg~79_combout ),
	.dataf(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~80 .extended_lut = "off";
defparam \the_vga_driver|red_reg~80 .lut_mask = 64'h89CD0145ABEF2367;
defparam \the_vga_driver|red_reg~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N0
cyclonev_lcell_comb \the_vga_driver|red_reg~81 (
// Equation(s):
// \the_vga_driver|red_reg~81_combout  = ( !\vga_logic_inst|LessThan3~11_combout  & ( \vga_logic_inst|LessThan1~4_combout  & ( (\the_vga_driver|red_reg~16_combout  & (\vga_logic_inst|is_image_area~6_combout  & (!\vga_logic_inst|is_image_area~5_combout  & 
// \the_vga_driver|red_reg~80_combout ))) ) ) )

	.dataa(!\the_vga_driver|red_reg~16_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|is_image_area~5_combout ),
	.datad(!\the_vga_driver|red_reg~80_combout ),
	.datae(!\vga_logic_inst|LessThan3~11_combout ),
	.dataf(!\vga_logic_inst|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~81 .extended_lut = "off";
defparam \the_vga_driver|red_reg~81 .lut_mask = 64'h0000000000100000;
defparam \the_vga_driver|red_reg~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N4
dffeas \the_vga_driver|red_reg[4] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~81_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[4] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFE00000007FFFFFFFC00000003FFFFFFFFFFFFFFFF00000003FFFFFFFC00000007FFFDFFFFFFFFFFFE00000007FFFFFFFE00000007FFFFFFFFFFFFFFFC00000003FFFFFFFE00000007FFFFFFFFFFF7FFFE00000003FFFFFFFE0000000FFFFFFFFFFFEFFFFC00000003FFFFFFFF0000000FFFFFBFFFFFDFFFFC00000005FFFFFFFF0000000FFFFFDFFFFFBFFFFF80000007FFFFFFFF0000001FFFFFEFFFFF7FFFFF8000002FFFFFFFFF8000001FFFFFF7FFFEFFFFFFF000003FFFFFFFFF8000001FFFFFFBFFFFFFFFFFF40001FFFFFFFFFF8000003FFFFFFDFFFFFFFFFFFC0001FFFFFFFFFFC000003FFFFFFEFFFFFFFFFFFE800FFFFFFFFFFFC000003FFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFF800FFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000FFFFFFFFFFFFFFBFFF7FFFFFFFF7FFFFFFFFC0005FFFFFE00000007FFF000000001FFFFFFFFE80001FFFFFF7FFFFFFFFFF800000000FFFFFFFFE000003FFFFFEFFFFFFFFFFE00000003FFFFFFFF0000002FFFFFF7FFFFFFFFFC00000007FFFFFFFF0000000FFFFFFBFFFFFFFFFE00000003FFFFFFFC00000007FFFFFDFFFFFFFFFF8000000FFFFFFFFC00000007FFFFFCFFFFFFFFFF0000001FFFFFFFFC00000007FFFFFE7FFFFFFFFFC000000FFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFC00000007FFFFFF7FFFFFFFFFE000003FFFFFFFFC00000007FFFFFFAFFFFFFFFFC000007FFFFFFFFC00000007FFFFFFF7FFFFFFFFF000003FFFFFFFFC00000007FFFFFFFBFFFFFFFFF80000FFFFFFFFFC00000007FFFFFFFDFFFFFFFFF00001FFFFFFFFFC00000007FFFFFFFCFFFFFFFFFC0000FFFFFFFFFC00000007FFFFFFFE7FFFFFFFFE0003FFFFFFFFFC00000007FFFFFFFF7FFFFFFFFC0007FFFFFFFFFC00000007FFFFFFFFAFFFFFFFFF0003FFFFFFFFFC00000007FFFFFFFFF7FFFFFFFF800FFFFFFFFFFC00000007FFFFFFFFFBFFFFFFFF001FFFFFFFFFFC00000007FFFFFFFFFDFFFFFFFFC00FFFFFFFFFFC00000007FFFFFFFFFCFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "03FFFFFFFFFFE00000003FFFFFFFFFE7FFFFFFFC03FFFFFFFFFFE0000001FFFFFFFFFFF7FFFFFFFF03FFFFFFFFFFFC000001FFFFFFFFFFFAFFFFFFFF8FFFFFFFFFFFFC00000FFFFFFFFFFFFF7FFFFFFF0FFFFFFFFFFFFF80002FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF9FDFFFFFFCFFFFFFFBFFFFFFFF00000000003FFD860BFFFFFC00000001FFFFFFFE3FFFFFFFFE7FFCFFF2FFFFFC00000001FFFFFFFF7FFFFFFFFC7FEBFFFC7FFFFC00000001FFFFFFFE7FFFFFFFFCFFCFFFFF7FFFFC00000001FFFFFFFEFFFFFFFFFBF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "F9FFFFFBFFFFC00000001FFFFFFFDFFFFFFFFFBFF3FFFFFCFFFFC00000001FFFFFFFDFFFFFFFFF7FFBFFFFFEFFFFC00000001FFFFFFF3FFFFFFFFF7FE7FFFFFEFFFFC00000001FFFFFFEBFFFFFFFFE7FF7FFFFFFFFFFC00000001FFFFFFE7FFFFFFFFC7FCFFFFFFF3FFFC00000001FFFFFFCFFFFFFFFFCFFCFFFFFFF7FFFC00000001FFFFFFEFFFFFFFFFAFFEFFFFFFF7FFFC00000001FFFFFFDFFFFFFFFFBFFEFFFFFFFFFFFC00000001FFFFFFDFFFFFFFFF7FFEFFFFFFFFFFFC00000001FFFFFFBFFFFFFFFF7FFEFFFFFFF7FFFC00000001FFFFFFBFFFFFFFFEFFFCFFFFFFF7FFFC00000001FFFFFE7FFFFFFFFE7FFCFFFFFFF3FFFC00000001FFFFFC7FFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFCFFFF7FFFFFFFFFFC00000001FFFFFCFFFFFFFFFAFFFE7FFFFFEFFFFC00000001FFFFF9FFFFFFFFF9FFFFBFFFFFFFFFFC00000001FFFFFDFFFFFFFFF7FFFF3FFFFFCFFFFC00000001FFFFF9FFFFFFFFF7FFFF9FFFFFBFFFFC00000001FFFFFBFFFFFFFFEFFFFFCFFFFF7FFFFC00000001FFFFE7FFFFFFFFEFFFFFEBFFFC7FFFFC00000001FFFFD7FFFFFFFFDFFFFFFCFFF2FFFFFC00000001FFFFC0000000000FFFFFFF871BFFFFFC00000001FFFFBFFFFFFFFFDFFFFFFF9FDFFFFFFCFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a277_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a261_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a269_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a285_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~83 (
// Equation(s):
// \the_vga_driver|red_reg~83_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a269~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a285~portbdataout  & ( 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a261~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a277~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a269~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a285~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a261~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a277~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a269~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a285~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a261~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a277~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a269~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a285~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a261~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a277~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a277~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a261~portbdataout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a269~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a285~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~83 .extended_lut = "off";
defparam \the_vga_driver|red_reg~83 .lut_mask = 64'h30503F50305F3F5F;
defparam \the_vga_driver|red_reg~83 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a293_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N15
cyclonev_lcell_comb \the_vga_driver|red_reg~82 (
// Equation(s):
// \the_vga_driver|red_reg~82_combout  = ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a301  ) ) # ( 
// !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a293~portbdataout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a301 ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a293~portbdataout ),
	.datae(gnd),
	.dataf(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~82 .extended_lut = "off";
defparam \the_vga_driver|red_reg~82 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \the_vga_driver|red_reg~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~84 (
// Equation(s):
// \the_vga_driver|red_reg~84_combout  = ( \the_vga_driver|red_reg~82_combout  & ( (\the_vga_driver|red_reg~3_combout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\the_vga_driver|red_reg~83_combout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) # ( !\the_vga_driver|red_reg~82_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~83_combout  & \the_vga_driver|red_reg~3_combout )) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\the_vga_driver|red_reg~83_combout ),
	.datad(!\the_vga_driver|red_reg~3_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|red_reg~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~84 .extended_lut = "off";
defparam \the_vga_driver|red_reg~84 .lut_mask = 64'h000A000A004E004E;
defparam \the_vga_driver|red_reg~84 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a205_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a237_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N30
cyclonev_lcell_comb \the_vga_driver|red_reg~91 (
// Equation(s):
// \the_vga_driver|red_reg~91_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a173~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a237~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a141~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a205~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a173~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a237~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a141~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a205~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a173~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a237~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a141~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a205~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a173~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a237~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a141~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a205~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a205~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a141~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a173~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a237~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~91 .extended_lut = "off";
defparam \the_vga_driver|red_reg~91 .lut_mask = 64'h0C443F440C773F77;
defparam \the_vga_driver|red_reg~91 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~90 (
// Equation(s):
// \the_vga_driver|red_reg~90_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a133~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a229~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a197~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a165~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a133~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a229~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a197~portbdataout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a165~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a133~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a229~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a197~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a165~portbdataout  & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a133~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a229~portbdataout  & 
// ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a197~portbdataout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a165~portbdataout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a165~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a197~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a133~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a229~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~90 .extended_lut = "off";
defparam \the_vga_driver|red_reg~90 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \the_vga_driver|red_reg~90 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a213_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a245_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N3
cyclonev_lcell_comb \the_vga_driver|red_reg~92 (
// Equation(s):
// \the_vga_driver|red_reg~92_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a181~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a245~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a149~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a213~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a181~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a245~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a149~portbdataout  & 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a213~portbdataout ) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a181~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a245~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a149~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a213~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a181~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a245~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a149~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a213~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a149~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a213~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a181~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a245~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~92 .extended_lut = "off";
defparam \the_vga_driver|red_reg~92 .lut_mask = 64'h40704C7C43734F7F;
defparam \the_vga_driver|red_reg~92 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a221_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a253_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~93 (
// Equation(s):
// \the_vga_driver|red_reg~93_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a221~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a253~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a157~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a189~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a221~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a253~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a157~portbdataout  & 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a189~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a221~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a253~portbdataout  
// & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a157~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a189~portbdataout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a221~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a253~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a157~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a189~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a189~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a157~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a221~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a253~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~93 .extended_lut = "off";
defparam \the_vga_driver|red_reg~93 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \the_vga_driver|red_reg~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N45
cyclonev_lcell_comb \the_vga_driver|red_reg~94 (
// Equation(s):
// \the_vga_driver|red_reg~94_combout  = ( \the_vga_driver|red_reg~92_combout  & ( \the_vga_driver|red_reg~93_combout  & ( ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\the_vga_driver|red_reg~90_combout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\the_vga_driver|red_reg~91_combout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\the_vga_driver|red_reg~92_combout  & ( 
// \the_vga_driver|red_reg~93_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\the_vga_driver|red_reg~90_combout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\the_vga_driver|red_reg~91_combout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \the_vga_driver|red_reg~92_combout  & ( 
// !\the_vga_driver|red_reg~93_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\the_vga_driver|red_reg~90_combout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\the_vga_driver|red_reg~91_combout ))) ) ) ) # ( !\the_vga_driver|red_reg~92_combout  & ( 
// !\the_vga_driver|red_reg~93_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\the_vga_driver|red_reg~90_combout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\the_vga_driver|red_reg~91_combout )))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\the_vga_driver|red_reg~91_combout ),
	.datad(!\the_vga_driver|red_reg~90_combout ),
	.datae(!\the_vga_driver|red_reg~92_combout ),
	.dataf(!\the_vga_driver|red_reg~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~94 .extended_lut = "off";
defparam \the_vga_driver|red_reg~94 .lut_mask = 64'h048C26AE159D37BF;
defparam \the_vga_driver|red_reg~94 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N0
cyclonev_lcell_comb \the_vga_driver|red_reg~85 (
// Equation(s):
// \the_vga_driver|red_reg~85_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout )) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & 
// ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout ))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~85 .extended_lut = "off";
defparam \the_vga_driver|red_reg~85 .lut_mask = 64'h018923AB45CD67EF;
defparam \the_vga_driver|red_reg~85 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N30
cyclonev_lcell_comb \the_vga_driver|red_reg~87 (
// Equation(s):
// \the_vga_driver|red_reg~87_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a85~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a93~portbdataout  & ( 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a69~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a77~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a85~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a93~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a69~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a77~portbdataout ))))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a85~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a93~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a69~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a77~portbdataout ))))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a85~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a93~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a69~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a77~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a77~portbdataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a85~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a93~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~87 .extended_lut = "off";
defparam \the_vga_driver|red_reg~87 .lut_mask = 64'h440C770C443F773F;
defparam \the_vga_driver|red_reg~87 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N6
cyclonev_lcell_comb \the_vga_driver|red_reg~86 (
// Equation(s):
// \the_vga_driver|red_reg~86_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout )))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~86 .extended_lut = "off";
defparam \the_vga_driver|red_reg~86 .lut_mask = 64'h028A46CE139B57DF;
defparam \the_vga_driver|red_reg~86 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~88 (
// Equation(s):
// \the_vga_driver|red_reg~88_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a109~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a101~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a117~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a125~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a109~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a101~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a117~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a125~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a109~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a101~portbdataout  
// & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a117~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a125~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a109~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a101~portbdataout  & ( (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a117~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a125~portbdataout )))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a125~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a117~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a109~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a101~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~88 .extended_lut = "off";
defparam \the_vga_driver|red_reg~88 .lut_mask = 64'h0123456789ABCDEF;
defparam \the_vga_driver|red_reg~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N30
cyclonev_lcell_comb \the_vga_driver|red_reg~89 (
// Equation(s):
// \the_vga_driver|red_reg~89_combout  = ( \the_vga_driver|red_reg~88_combout  & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ( (\the_vga_driver|red_reg~87_combout ) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\the_vga_driver|red_reg~88_combout  & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \the_vga_driver|red_reg~87_combout ) ) ) ) # ( \the_vga_driver|red_reg~88_combout  & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~85_combout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\the_vga_driver|red_reg~86_combout ))) ) ) ) # ( 
// !\the_vga_driver|red_reg~88_combout  & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~85_combout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\the_vga_driver|red_reg~86_combout ))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\the_vga_driver|red_reg~85_combout ),
	.datac(!\the_vga_driver|red_reg~87_combout ),
	.datad(!\the_vga_driver|red_reg~86_combout ),
	.datae(!\the_vga_driver|red_reg~88_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~89 .extended_lut = "off";
defparam \the_vga_driver|red_reg~89 .lut_mask = 64'h227722770A0A5F5F;
defparam \the_vga_driver|red_reg~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N48
cyclonev_lcell_comb \the_vga_driver|red_reg~95 (
// Equation(s):
// \the_vga_driver|red_reg~95_combout  = ( \the_vga_driver|red_reg~89_combout  & ( (!\the_vga_driver|red_reg~84_combout  & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4] & !\the_vga_driver|red_reg~94_combout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]))) ) ) # ( !\the_vga_driver|red_reg~89_combout  & ( (!\the_vga_driver|red_reg~84_combout  & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]) # 
// (!\the_vga_driver|red_reg~94_combout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]))) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]),
	.datab(!\the_vga_driver|red_reg~84_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datad(!\the_vga_driver|red_reg~94_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|red_reg~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~95 .extended_lut = "off";
defparam \the_vga_driver|red_reg~95 .lut_mask = 64'hCCC4CCC44C444C44;
defparam \the_vga_driver|red_reg~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~96 (
// Equation(s):
// \the_vga_driver|red_reg~96_combout  = ( \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \the_vga_driver|red_reg~95_combout  & ( (!\the_vga_driver|red_reg~0_combout  & (\the_vga_driver|red_reg~1_combout )) # 
// (\the_vga_driver|red_reg~0_combout  & ((!\the_vga_driver|red_reg~1_combout  & ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a21 ))) # (\the_vga_driver|red_reg~1_combout  & 
// (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) ) ) ) # ( !\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \the_vga_driver|red_reg~95_combout  & ( (\the_vga_driver|red_reg~0_combout  
// & ((!\the_vga_driver|red_reg~1_combout  & ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a21 ))) # (\the_vga_driver|red_reg~1_combout  & (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) ) ) ) # ( 
// \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\the_vga_driver|red_reg~95_combout  & ( (!\the_vga_driver|red_reg~0_combout ) # ((!\the_vga_driver|red_reg~1_combout  & 
// ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a21 ))) # (\the_vga_driver|red_reg~1_combout  & (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) ) ) ) # ( 
// !\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\the_vga_driver|red_reg~95_combout  & ( (!\the_vga_driver|red_reg~0_combout  & (!\the_vga_driver|red_reg~1_combout )) # (\the_vga_driver|red_reg~0_combout  & 
// ((!\the_vga_driver|red_reg~1_combout  & ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a21 ))) # (\the_vga_driver|red_reg~1_combout  & (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) ) ) )

	.dataa(!\the_vga_driver|red_reg~0_combout ),
	.datab(!\the_vga_driver|red_reg~1_combout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a21 ),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\the_vga_driver|red_reg~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~96 .extended_lut = "off";
defparam \the_vga_driver|red_reg~96 .lut_mask = 64'h89CDABEF01452367;
defparam \the_vga_driver|red_reg~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~97 (
// Equation(s):
// \the_vga_driver|red_reg~97_combout  = ( !\vga_logic_inst|LessThan3~11_combout  & ( !\vga_logic_inst|is_image_area~5_combout  & ( (\the_vga_driver|red_reg~96_combout  & (\vga_logic_inst|is_image_area~6_combout  & (\the_vga_driver|red_reg~16_combout  & 
// \vga_logic_inst|LessThan1~4_combout ))) ) ) )

	.dataa(!\the_vga_driver|red_reg~96_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\the_vga_driver|red_reg~16_combout ),
	.datad(!\vga_logic_inst|LessThan1~4_combout ),
	.datae(!\vga_logic_inst|LessThan3~11_combout ),
	.dataf(!\vga_logic_inst|is_image_area~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~97 .extended_lut = "off";
defparam \the_vga_driver|red_reg~97 .lut_mask = 64'h0001000000000000;
defparam \the_vga_driver|red_reg~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N46
dffeas \the_vga_driver|red_reg[5] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[5] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "01FFFFFFFFFFC00000007FFFFFFFFFF03FFFFFFE03FFFFFFFFFFF0000000FFFFFFFFFFF83FFFFFFE07FFFFFFFFFFF8000003FFFFFFFFFFFC3FFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFE3FFFFFFF8FFFFFFFFFFFFF00001FFFFFFFFFFFFF3FFFFFFF9FFFFFFFFFFFFFC0003FFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFE03FFFFFFE00000003FFFFFFFF7FFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFFFFF7FF80001FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF00000FFFFFE00000003FFFFFFFDFFFFFFFFFEFFE000003FFFFE00000003FFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FC000001FFFFE00000003FFFFFFFBFFFFFFFFFDFF8000001FFFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFE00000003FFFFFFF7FFFFFFFFFBFF00000007FFFE00000003FFFFFFFFFFFFFFFFF7FE00000007FFFE00000003FFFFFFEFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFEFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFFBFFFFFFFFFDFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFF7FFFFFFFFFBFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFEFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFEFFFE00000007FFFE00000003FFFFFDFFFFFFFFFFFFFF00000007FFFE00000003FFFFFFFFFFFFFFFDFFFF0000000FFFFE00000003FFFFFFFFFFFFFFFFFFFF8000001FFFFE00000003FFFFF7FFFFFFFFFBFFFFC000001FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000003FFFFE00000003FFFFEFFFFFFFFFF7FFFFF00000FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF80001FFFFFE00000003FFFFDFFFFFFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFDFFFFFFFE03FFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFF00000007FFFFFFFFFFFFFFFFFFFE00000007FFFE00000007FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFC00000001FFFFFFFFFFFFFFFFFFFF8000001FFFFC00000001FFFFFFFFFFFFFFFFFFFFC000003FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000007FFFFF0000000FFFFFFFFFFFFFFFFFFFFFF00000FFFFFFC000001FFFFFFFFFFFFFFFFFFFFFF80001FFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFF000FFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFE00000007FFF800000000FFFFFFFFF80003FFFFFF00000003FFF800000000FFFFFFFFF00000FFFFFF80000003FFFC00000001FFFFFFFFC000007FFFFFC0000003FFFC00000001FFFFFFFF8000001FFFFFE0000003FFFE00000003FFFFFFFE00000007FFFFF0000003FFFF00000007FFFFFFFC00000003FFFFF8000003FFFF00000007FFFFFFFC00000003FFFFFE000003FFFF8000000FFFFFFFFC00000003FFFFFF000003FFFF8000001FFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFC00000003FFFFFF800003FFFFC000001FFFFFFFFC00000003FFFFFFC00003FFFFE000003FFFFFFFFC00000003FFFFFFE00003FFFFE000007FFFFFFFFC00000003FFFFFFF00003FFFFF000007FFFFFFFFC00000003FFFFFFF80003FFFFF80000FFFFFFFFFC00000003FFFFFFFE0003FFFFF80001FFFFFFFFFC00000003FFFFFFFF0003FFFFFC0001FFFFFFFFFC00000003FFFFFFFF8003FFFFFE0003FFFFFFFFFC00000003FFFFFFFFC003FFFFFE0007FFFFFFFFFC00000003FFFFFFFFE003FFFFFF0007FFFFFFFFFC00000003FFFFFFFFF003FFFFFF800FFFFFFFFFFC00000003FFFFFFFFF803FFFFFF801FFFFFFFFFFC00000003FFFFFFFFFE03FFFFFFC";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,\vga_logic_inst|read_addr[6]~6_combout ,
\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAFFFFFFFFFFFFFFFFFAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAABFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAABFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAABFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFAAAAAAAAFFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAABFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAFFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAABFFFFFFFFFFAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N54
cyclonev_lcell_comb \processor|u_ba|Add2~61 (
// Equation(s):
// \processor|u_ba|Add2~61_sumout  = SUM(( GND ) + ( \processor|u_ba|Add2~59  ) + ( \processor|u_ba|Add2~58  ))
// \processor|u_ba|Add2~62  = CARRY(( GND ) + ( \processor|u_ba|Add2~59  ) + ( \processor|u_ba|Add2~58  ))
// \processor|u_ba|Add2~63  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~58 ),
	.sharein(\processor|u_ba|Add2~59 ),
	.combout(),
	.sumout(\processor|u_ba|Add2~61_sumout ),
	.cout(\processor|u_ba|Add2~62 ),
	.shareout(\processor|u_ba|Add2~63 ));
// synopsys translate_off
defparam \processor|u_ba|Add2~61 .extended_lut = "off";
defparam \processor|u_ba|Add2~61 .lut_mask = 64'h0000000000000000;
defparam \processor|u_ba|Add2~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N24
cyclonev_lcell_comb \processor|u_ba|Add2~25 (
// Equation(s):
// \processor|u_ba|Add2~25_sumout  = SUM(( \processor|u_ba|Add2~61_sumout  ) + ( GND ) + ( \processor|u_ba|Add2~22  ))
// \processor|u_ba|Add2~26  = CARRY(( \processor|u_ba|Add2~61_sumout  ) + ( GND ) + ( \processor|u_ba|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add2~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_ba|Add2~25_sumout ),
	.cout(\processor|u_ba|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~25 .extended_lut = "off";
defparam \processor|u_ba|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|u_ba|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N51
cyclonev_lcell_comb \processor|pixel_out_to_ram[6]~9 (
// Equation(s):
// \processor|pixel_out_to_ram[6]~9_combout  = ( \processor|u_ba|Add2~25_sumout  & ( (\processor|p0 [6]) # (\processor|pixel_out_to_ram[7]~2_combout ) ) ) # ( !\processor|u_ba|Add2~25_sumout  & ( (!\processor|pixel_out_to_ram[7]~2_combout  & \processor|p0 
// [6]) ) )

	.dataa(!\processor|pixel_out_to_ram[7]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|p0 [6]),
	.datae(gnd),
	.dataf(!\processor|u_ba|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|pixel_out_to_ram[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pixel_out_to_ram[6]~9 .extended_lut = "off";
defparam \processor|pixel_out_to_ram[6]~9 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \processor|pixel_out_to_ram[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a278_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a270_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a286_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a262_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~99 (
// Equation(s):
// \the_vga_driver|red_reg~99_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a286~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a262~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a270~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a278~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a286~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a262~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a270~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a278~portbdataout  & (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a286~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a262~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a270~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a278~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a286~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a262~portbdataout 
//  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a270~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a278~portbdataout  & (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a278~portbdataout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a270~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a286~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a262~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~99 .extended_lut = "off";
defparam \the_vga_driver|red_reg~99 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \the_vga_driver|red_reg~99 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a294_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N57
cyclonev_lcell_comb \processor|u_ba|Add2~65 (
// Equation(s):
// \processor|u_ba|Add2~65_sumout  = SUM(( GND ) + ( \processor|u_ba|Add2~63  ) + ( \processor|u_ba|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~62 ),
	.sharein(\processor|u_ba|Add2~63 ),
	.combout(),
	.sumout(\processor|u_ba|Add2~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~65 .extended_lut = "off";
defparam \processor|u_ba|Add2~65 .lut_mask = 64'h0000000000000000;
defparam \processor|u_ba|Add2~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N27
cyclonev_lcell_comb \processor|u_ba|Add2~29 (
// Equation(s):
// \processor|u_ba|Add2~29_sumout  = SUM(( \processor|u_ba|Add2~65_sumout  ) + ( GND ) + ( \processor|u_ba|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add2~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_ba|Add2~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~29 .extended_lut = "off";
defparam \processor|u_ba|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|u_ba|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N57
cyclonev_lcell_comb \processor|pixel_out_to_ram[7]~10 (
// Equation(s):
// \processor|pixel_out_to_ram[7]~10_combout  = (!\processor|pixel_out_to_ram[7]~2_combout  & ((\processor|p0 [7]))) # (\processor|pixel_out_to_ram[7]~2_combout  & (\processor|u_ba|Add2~29_sumout ))

	.dataa(!\processor|pixel_out_to_ram[7]~2_combout ),
	.datab(gnd),
	.datac(!\processor|u_ba|Add2~29_sumout ),
	.datad(!\processor|p0 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|pixel_out_to_ram[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pixel_out_to_ram[7]~10 .extended_lut = "off";
defparam \processor|pixel_out_to_ram[7]~10 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \processor|pixel_out_to_ram[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout ,\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,\vga_logic_inst|read_addr[6]~6_combout ,
\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a302_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~98 (
// Equation(s):
// \the_vga_driver|red_reg~98_combout  = ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a302~portbdataout  ) ) # ( 
// !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a294~portbdataout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a294~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a302~portbdataout ),
	.datae(gnd),
	.dataf(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~98 .extended_lut = "off";
defparam \the_vga_driver|red_reg~98 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \the_vga_driver|red_reg~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N18
cyclonev_lcell_comb \the_vga_driver|red_reg~100 (
// Equation(s):
// \the_vga_driver|red_reg~100_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \the_vga_driver|red_reg~98_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \the_vga_driver|red_reg~3_combout ) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \the_vga_driver|red_reg~98_combout  & ( (\the_vga_driver|red_reg~99_combout  & \the_vga_driver|red_reg~3_combout ) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\the_vga_driver|red_reg~98_combout  & ( (\the_vga_driver|red_reg~99_combout  & \the_vga_driver|red_reg~3_combout ) ) ) )

	.dataa(!\the_vga_driver|red_reg~99_combout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\the_vga_driver|red_reg~3_combout ),
	.datad(gnd),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\the_vga_driver|red_reg~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~100 .extended_lut = "off";
defparam \the_vga_driver|red_reg~100 .lut_mask = 64'h0505000005050C0C;
defparam \the_vga_driver|red_reg~100 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a222_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y29_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a254_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~109 (
// Equation(s):
// \the_vga_driver|red_reg~109_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a158~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a254~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a222~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a190~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a158~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a254~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a222~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a190~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a158~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a254~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a222~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a190~portbdataout  & 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a158~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a254~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a222~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a190~portbdataout  & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a190~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a222~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a158~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a254~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~109 .extended_lut = "off";
defparam \the_vga_driver|red_reg~109 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \the_vga_driver|red_reg~109 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a214_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a246_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N6
cyclonev_lcell_comb \the_vga_driver|red_reg~108 (
// Equation(s):
// \the_vga_driver|red_reg~108_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a246~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a150~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a182~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a214~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a246~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a150~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a182~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a214~portbdataout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a246~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a150~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a182~portbdataout  & 
// ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a214~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a246~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a150~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a182~portbdataout  & 
// ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a214~portbdataout  & 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a182~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a214~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a246~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a150~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~108 .extended_lut = "off";
defparam \the_vga_driver|red_reg~108 .lut_mask = 64'h05220577AF22AF77;
defparam \the_vga_driver|red_reg~108 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N9
cyclonev_lcell_comb \the_vga_driver|red_reg~106 (
// Equation(s):
// \the_vga_driver|red_reg~106_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a198~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a166~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a134~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a230~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a198~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a166~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a134~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a198~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a166~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a134~portbdataout  & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a230~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a198~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a166~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a134~portbdataout  & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & 
// \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a134~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a230~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a198~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a166~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~106 .extended_lut = "off";
defparam \the_vga_driver|red_reg~106 .lut_mask = 64'h4403770344CF77CF;
defparam \the_vga_driver|red_reg~106 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a238_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a206_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~107 (
// Equation(s):
// \the_vga_driver|red_reg~107_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a142~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a206~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a174~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a238~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a142~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a206~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a174~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a238~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a142~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a206~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a174~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a238~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a142~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a206~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a174~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a238~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a238~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a174~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a142~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a206~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~107 .extended_lut = "off";
defparam \the_vga_driver|red_reg~107 .lut_mask = 64'h014589CD2367ABEF;
defparam \the_vga_driver|red_reg~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N0
cyclonev_lcell_comb \the_vga_driver|red_reg~110 (
// Equation(s):
// \the_vga_driver|red_reg~110_combout  = ( \the_vga_driver|red_reg~106_combout  & ( \the_vga_driver|red_reg~107_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\the_vga_driver|red_reg~108_combout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\the_vga_driver|red_reg~109_combout ))) ) ) ) # ( 
// !\the_vga_driver|red_reg~106_combout  & ( \the_vga_driver|red_reg~107_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \the_vga_driver|red_reg~108_combout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\the_vga_driver|red_reg~109_combout ))) ) ) ) # ( 
// \the_vga_driver|red_reg~106_combout  & ( !\the_vga_driver|red_reg~107_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\the_vga_driver|red_reg~108_combout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\the_vga_driver|red_reg~109_combout  & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\the_vga_driver|red_reg~106_combout  & ( !\the_vga_driver|red_reg~107_combout  & ( (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\the_vga_driver|red_reg~108_combout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\the_vga_driver|red_reg~109_combout )))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\the_vga_driver|red_reg~109_combout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\the_vga_driver|red_reg~108_combout ),
	.datae(!\the_vga_driver|red_reg~106_combout ),
	.dataf(!\the_vga_driver|red_reg~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~110 .extended_lut = "off";
defparam \the_vga_driver|red_reg~110 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \the_vga_driver|red_reg~110 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N18
cyclonev_lcell_comb \the_vga_driver|red_reg~104 (
// Equation(s):
// \the_vga_driver|red_reg~104_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a102~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a126~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a110~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a118~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a102~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a126~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a110~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a118~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a102~portbdataout  & 
// ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a126~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a110~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a118~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a102~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a126~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a110~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a118~portbdataout )))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a110~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a118~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a102~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a126~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~104 .extended_lut = "off";
defparam \the_vga_driver|red_reg~104 .lut_mask = 64'h02468ACE13579BDF;
defparam \the_vga_driver|red_reg~104 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N30
cyclonev_lcell_comb \the_vga_driver|red_reg~101 (
// Equation(s):
// \the_vga_driver|red_reg~101_combout  = ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout ) ) ) ) # ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout )) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) ) ) ) # ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~101 .extended_lut = "off";
defparam \the_vga_driver|red_reg~101 .lut_mask = 64'h505F3030505F3F3F;
defparam \the_vga_driver|red_reg~101 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~103 (
// Equation(s):
// \the_vga_driver|red_reg~103_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a78~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a94~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a78~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a94~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a78~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a94~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a78~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a94~portbdataout )))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a94~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a86~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~103 .extended_lut = "off";
defparam \the_vga_driver|red_reg~103 .lut_mask = 64'h0145236789CDABEF;
defparam \the_vga_driver|red_reg~103 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N51
cyclonev_lcell_comb \the_vga_driver|red_reg~102 (
// Equation(s):
// \the_vga_driver|red_reg~102_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout ) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout ) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~102 .extended_lut = "off";
defparam \the_vga_driver|red_reg~102 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \the_vga_driver|red_reg~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~105 (
// Equation(s):
// \the_vga_driver|red_reg~105_combout  = ( \the_vga_driver|red_reg~103_combout  & ( \the_vga_driver|red_reg~102_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\the_vga_driver|red_reg~101_combout ) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # 
// (\the_vga_driver|red_reg~104_combout ))) ) ) ) # ( !\the_vga_driver|red_reg~103_combout  & ( \the_vga_driver|red_reg~102_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & \the_vga_driver|red_reg~101_combout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\the_vga_driver|red_reg~104_combout ))) ) ) ) # ( \the_vga_driver|red_reg~103_combout  & ( !\the_vga_driver|red_reg~102_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\the_vga_driver|red_reg~101_combout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~104_combout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) ) # ( !\the_vga_driver|red_reg~103_combout  & ( 
// !\the_vga_driver|red_reg~102_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & \the_vga_driver|red_reg~101_combout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~104_combout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) )

	.dataa(!\the_vga_driver|red_reg~104_combout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\the_vga_driver|red_reg~101_combout ),
	.datae(!\the_vga_driver|red_reg~103_combout ),
	.dataf(!\the_vga_driver|red_reg~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~105 .extended_lut = "off";
defparam \the_vga_driver|red_reg~105 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \the_vga_driver|red_reg~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~111 (
// Equation(s):
// \the_vga_driver|red_reg~111_combout  = ( \the_vga_driver|red_reg~110_combout  & ( \the_vga_driver|red_reg~105_combout  & ( (!\the_vga_driver|red_reg~100_combout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]) ) ) ) # ( 
// !\the_vga_driver|red_reg~110_combout  & ( \the_vga_driver|red_reg~105_combout  & ( (!\the_vga_driver|red_reg~100_combout  & ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]))) ) ) ) # ( \the_vga_driver|red_reg~110_combout  & ( !\the_vga_driver|red_reg~105_combout  & ( (!\the_vga_driver|red_reg~100_combout  & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]))) ) ) ) # ( !\the_vga_driver|red_reg~110_combout  & ( !\the_vga_driver|red_reg~105_combout  & ( 
// !\the_vga_driver|red_reg~100_combout  ) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|red_reg~100_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datae(!\the_vga_driver|red_reg~110_combout ),
	.dataf(!\the_vga_driver|red_reg~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~111 .extended_lut = "off";
defparam \the_vga_driver|red_reg~111 .lut_mask = 64'hCCCCCC0C0CCC0C0C;
defparam \the_vga_driver|red_reg~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~112 (
// Equation(s):
// \the_vga_driver|red_reg~112_combout  = ( \the_vga_driver|red_reg~0_combout  & ( \the_vga_driver|red_reg~111_combout  & ( (!\the_vga_driver|red_reg~1_combout  & ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # 
// (\the_vga_driver|red_reg~1_combout  & (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14~portadataout )) ) ) ) # ( !\the_vga_driver|red_reg~0_combout  & ( \the_vga_driver|red_reg~111_combout  & ( (\the_vga_driver|red_reg~1_combout  & 
// \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6~portadataout ) ) ) ) # ( \the_vga_driver|red_reg~0_combout  & ( !\the_vga_driver|red_reg~111_combout  & ( (!\the_vga_driver|red_reg~1_combout  & 
// ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # (\the_vga_driver|red_reg~1_combout  & (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14~portadataout )) ) ) ) # ( !\the_vga_driver|red_reg~0_combout  & 
// ( !\the_vga_driver|red_reg~111_combout  & ( (!\the_vga_driver|red_reg~1_combout ) # (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6~portadataout ) ) ) )

	.dataa(!\the_vga_driver|red_reg~1_combout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datae(!\the_vga_driver|red_reg~0_combout ),
	.dataf(!\the_vga_driver|red_reg~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~112 .extended_lut = "off";
defparam \the_vga_driver|red_reg~112 .lut_mask = 64'hBBBB05AF111105AF;
defparam \the_vga_driver|red_reg~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~113 (
// Equation(s):
// \the_vga_driver|red_reg~113_combout  = ( !\vga_logic_inst|is_image_area~5_combout  & ( \vga_logic_inst|is_image_area~6_combout  & ( (\vga_logic_inst|LessThan1~4_combout  & (\the_vga_driver|red_reg~16_combout  & (!\vga_logic_inst|LessThan3~11_combout  & 
// \the_vga_driver|red_reg~112_combout ))) ) ) )

	.dataa(!\vga_logic_inst|LessThan1~4_combout ),
	.datab(!\the_vga_driver|red_reg~16_combout ),
	.datac(!\vga_logic_inst|LessThan3~11_combout ),
	.datad(!\the_vga_driver|red_reg~112_combout ),
	.datae(!\vga_logic_inst|is_image_area~5_combout ),
	.dataf(!\vga_logic_inst|is_image_area~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~113 .extended_lut = "off";
defparam \the_vga_driver|red_reg~113 .lut_mask = 64'h0000000000100000;
defparam \the_vga_driver|red_reg~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y24_N35
dffeas \the_vga_driver|red_reg[6] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[6] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001F";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N30
cyclonev_lcell_comb \the_vga_driver|red_reg~117 (
// Equation(s):
// \the_vga_driver|red_reg~117_combout  = ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout ) ) ) ) # ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout )) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout ))) ) ) ) # ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout ) ) ) ) # ( 
// !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout ))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~117 .extended_lut = "off";
defparam \the_vga_driver|red_reg~117 .lut_mask = 64'h272700552727AAFF;
defparam \the_vga_driver|red_reg~117 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N21
cyclonev_lcell_comb \the_vga_driver|red_reg~119 (
// Equation(s):
// \the_vga_driver|red_reg~119_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a79~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a87~portbdataout ) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a79~portbdataout  & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a87~portbdataout ) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a79~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a87~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & 
// ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a79~portbdataout  & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a87~portbdataout )))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a79~portbdataout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a87~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a95~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~119 .extended_lut = "off";
defparam \the_vga_driver|red_reg~119 .lut_mask = 64'h0252A2F20757A7F7;
defparam \the_vga_driver|red_reg~119 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N45
cyclonev_lcell_comb \the_vga_driver|red_reg~118 (
// Equation(s):
// \the_vga_driver|red_reg~118_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout )) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & 
// ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout )))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~118 .extended_lut = "off";
defparam \the_vga_driver|red_reg~118 .lut_mask = 64'h048C159D26AE37BF;
defparam \the_vga_driver|red_reg~118 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N30
cyclonev_lcell_comb \the_vga_driver|red_reg~120 (
// Equation(s):
// \the_vga_driver|red_reg~120_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a127~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a119~portbdataout  & ( 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a103~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a111~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a127~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a119~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a103~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a111~portbdataout  & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a127~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a119~portbdataout  & 
// ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a103~portbdataout  & !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a111~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a127~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a119~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a103~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a111~portbdataout )))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a111~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a103~portbdataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a127~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a119~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~120 .extended_lut = "off";
defparam \the_vga_driver|red_reg~120 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \the_vga_driver|red_reg~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N48
cyclonev_lcell_comb \the_vga_driver|red_reg~121 (
// Equation(s):
// \the_vga_driver|red_reg~121_combout  = ( \the_vga_driver|red_reg~118_combout  & ( \the_vga_driver|red_reg~120_combout  & ( ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\the_vga_driver|red_reg~117_combout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\the_vga_driver|red_reg~119_combout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\the_vga_driver|red_reg~118_combout  & ( 
// \the_vga_driver|red_reg~120_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~117_combout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\the_vga_driver|red_reg~119_combout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( \the_vga_driver|red_reg~118_combout  & ( 
// !\the_vga_driver|red_reg~120_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\the_vga_driver|red_reg~117_combout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\the_vga_driver|red_reg~119_combout )))) ) ) ) # ( !\the_vga_driver|red_reg~118_combout  & ( 
// !\the_vga_driver|red_reg~120_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\the_vga_driver|red_reg~117_combout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\the_vga_driver|red_reg~119_combout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\the_vga_driver|red_reg~117_combout ),
	.datad(!\the_vga_driver|red_reg~119_combout ),
	.datae(!\the_vga_driver|red_reg~118_combout ),
	.dataf(!\the_vga_driver|red_reg~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~121 .extended_lut = "off";
defparam \the_vga_driver|red_reg~121 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \the_vga_driver|red_reg~121 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a295_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N57
cyclonev_lcell_comb \the_vga_driver|red_reg~114 (
// Equation(s):
// \the_vga_driver|red_reg~114_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a295~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a303 ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a295~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|ram_block1a303  & 
// \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a303 ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a295~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~114 .extended_lut = "off";
defparam \the_vga_driver|red_reg~114 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \the_vga_driver|red_reg~114 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a287_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a271_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a263_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a279_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~115 (
// Equation(s):
// \the_vga_driver|red_reg~115_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a263~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a279~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a271~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a287~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a263~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a279~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a271~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a287~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a263~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a279~portbdataout  
// & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a271~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a287~portbdataout  & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a263~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a279~portbdataout  & ( (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a271~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a287~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a287~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a271~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a263~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a279~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~115 .extended_lut = "off";
defparam \the_vga_driver|red_reg~115 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \the_vga_driver|red_reg~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~116 (
// Equation(s):
// \the_vga_driver|red_reg~116_combout  = ( \the_vga_driver|red_reg~115_combout  & ( (\the_vga_driver|red_reg~3_combout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & \the_vga_driver|red_reg~114_combout )))) ) ) # ( !\the_vga_driver|red_reg~115_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~3_combout  & \the_vga_driver|red_reg~114_combout ))) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\the_vga_driver|red_reg~3_combout ),
	.datad(!\the_vga_driver|red_reg~114_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|red_reg~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~116 .extended_lut = "off";
defparam \the_vga_driver|red_reg~116 .lut_mask = 64'h000200020C0E0C0E;
defparam \the_vga_driver|red_reg~116 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a247_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a215_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~124 (
// Equation(s):
// \the_vga_driver|red_reg~124_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a183~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a215~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a247~portbdataout )) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a183~portbdataout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a151~portbdataout ) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a183~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a215~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a247~portbdataout )) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a183~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|ram_block1a151~portbdataout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a151~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a247~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a215~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a183~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~124 .extended_lut = "off";
defparam \the_vga_driver|red_reg~124 .lut_mask = 64'h505003F35F5F03F3;
defparam \the_vga_driver|red_reg~124 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~122 (
// Equation(s):
// \the_vga_driver|red_reg~122_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a231~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a199~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a135~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a167~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a231~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a199~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a135~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a167~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a231~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a199~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a135~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a167~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a231~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a199~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a135~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a167~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a135~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a167~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a231~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a199~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~122 .extended_lut = "off";
defparam \the_vga_driver|red_reg~122 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \the_vga_driver|red_reg~122 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a255_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a223_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~125 (
// Equation(s):
// \the_vga_driver|red_reg~125_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a159~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a223~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a191~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a255~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a159~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a223~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a191~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a255~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a159~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a223~portbdataout  
// & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a191~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a255~portbdataout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a159~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a223~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a191~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a255~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a255~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a191~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a159~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a223~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~125 .extended_lut = "off";
defparam \the_vga_driver|red_reg~125 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \the_vga_driver|red_reg~125 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a207_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~10_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr[5]~DUPLICATE_q ,\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],
\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a239_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N18
cyclonev_lcell_comb \the_vga_driver|red_reg~123 (
// Equation(s):
// \the_vga_driver|red_reg~123_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a175~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a239~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a143~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a207~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a175~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a239~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a143~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a207~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a175~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a239~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a143~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a207~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a175~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a239~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a143~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a207~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a143~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a207~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a175~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a239~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~123 .extended_lut = "off";
defparam \the_vga_driver|red_reg~123 .lut_mask = 64'h50305F30503F5F3F;
defparam \the_vga_driver|red_reg~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~126 (
// Equation(s):
// \the_vga_driver|red_reg~126_combout  = ( \the_vga_driver|red_reg~125_combout  & ( \the_vga_driver|red_reg~123_combout  & ( ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\the_vga_driver|red_reg~122_combout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\the_vga_driver|red_reg~124_combout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\the_vga_driver|red_reg~125_combout  & ( 
// \the_vga_driver|red_reg~123_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\the_vga_driver|red_reg~122_combout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\the_vga_driver|red_reg~124_combout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \the_vga_driver|red_reg~125_combout  & ( !\the_vga_driver|red_reg~123_combout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\the_vga_driver|red_reg~122_combout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\the_vga_driver|red_reg~124_combout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\the_vga_driver|red_reg~125_combout  & ( !\the_vga_driver|red_reg~123_combout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\the_vga_driver|red_reg~122_combout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\the_vga_driver|red_reg~124_combout )))) ) ) )

	.dataa(!\the_vga_driver|red_reg~124_combout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\the_vga_driver|red_reg~122_combout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\the_vga_driver|red_reg~125_combout ),
	.dataf(!\the_vga_driver|red_reg~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~126 .extended_lut = "off";
defparam \the_vga_driver|red_reg~126 .lut_mask = 64'h0C440C773F443F77;
defparam \the_vga_driver|red_reg~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~127 (
// Equation(s):
// \the_vga_driver|red_reg~127_combout  = ( !\the_vga_driver|red_reg~116_combout  & ( \the_vga_driver|red_reg~126_combout  & ( ((!\the_vga_driver|red_reg~121_combout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4])) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]) ) ) ) # ( !\the_vga_driver|red_reg~116_combout  & ( !\the_vga_driver|red_reg~126_combout  & ( (!\the_vga_driver|red_reg~121_combout ) # 
// ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5])) ) ) )

	.dataa(!\the_vga_driver|red_reg~121_combout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datad(gnd),
	.datae(!\the_vga_driver|red_reg~116_combout ),
	.dataf(!\the_vga_driver|red_reg~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~127 .extended_lut = "off";
defparam \the_vga_driver|red_reg~127 .lut_mask = 64'hBFBF0000B3B30000;
defparam \the_vga_driver|red_reg~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~128 (
// Equation(s):
// \the_vga_driver|red_reg~128_combout  = ( \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \the_vga_driver|red_reg~127_combout  & ( (!\the_vga_driver|red_reg~1_combout  & 
// (((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a23  & \the_vga_driver|red_reg~0_combout )))) # (\the_vga_driver|red_reg~1_combout  & (((!\the_vga_driver|red_reg~0_combout )) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) ) ) ) # ( !\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \the_vga_driver|red_reg~127_combout  & ( (\the_vga_driver|red_reg~0_combout  
// & ((!\the_vga_driver|red_reg~1_combout  & ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a23 ))) # (\the_vga_driver|red_reg~1_combout  & (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) ) ) ) # ( 
// \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\the_vga_driver|red_reg~127_combout  & ( (!\the_vga_driver|red_reg~0_combout ) # ((!\the_vga_driver|red_reg~1_combout  & 
// ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a23 ))) # (\the_vga_driver|red_reg~1_combout  & (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) ) ) ) # ( 
// !\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\the_vga_driver|red_reg~127_combout  & ( (!\the_vga_driver|red_reg~1_combout  & (((!\the_vga_driver|red_reg~0_combout ) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a23 )))) # (\the_vga_driver|red_reg~1_combout  & (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ((\the_vga_driver|red_reg~0_combout )))) ) ) )

	.dataa(!\the_vga_driver|red_reg~1_combout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a23 ),
	.datad(!\the_vga_driver|red_reg~0_combout ),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\the_vga_driver|red_reg~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~128 .extended_lut = "off";
defparam \the_vga_driver|red_reg~128 .lut_mask = 64'hAA1BFF1B001B551B;
defparam \the_vga_driver|red_reg~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N0
cyclonev_lcell_comb \the_vga_driver|red_reg~129 (
// Equation(s):
// \the_vga_driver|red_reg~129_combout  = ( \vga_logic_inst|LessThan1~4_combout  & ( \vga_logic_inst|is_image_area~6_combout  & ( (\the_vga_driver|red_reg~128_combout  & (\the_vga_driver|red_reg~16_combout  & (!\vga_logic_inst|is_image_area~5_combout  & 
// !\vga_logic_inst|LessThan3~11_combout ))) ) ) )

	.dataa(!\the_vga_driver|red_reg~128_combout ),
	.datab(!\the_vga_driver|red_reg~16_combout ),
	.datac(!\vga_logic_inst|is_image_area~5_combout ),
	.datad(!\vga_logic_inst|LessThan3~11_combout ),
	.datae(!\vga_logic_inst|LessThan1~4_combout ),
	.dataf(!\vga_logic_inst|is_image_area~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~129 .extended_lut = "off";
defparam \the_vga_driver|red_reg~129 .lut_mask = 64'h0000000000001000;
defparam \the_vga_driver|red_reg~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N4
dffeas \the_vga_driver|red_reg[7] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~129_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[7] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N41
dffeas \the_vga_driver|green_reg[0] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[0] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N11
dffeas \the_vga_driver|green_reg[1] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[1] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N34
dffeas \the_vga_driver|green_reg[2] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[2] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N22
dffeas \the_vga_driver|green_reg[3] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[3] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N34
dffeas \the_vga_driver|green_reg[4] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~81_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[4] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N41
dffeas \the_vga_driver|green_reg[5] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[5] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N58
dffeas \the_vga_driver|green_reg[6] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[6] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N52
dffeas \the_vga_driver|green_reg[7] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~129_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[7] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N38
dffeas \the_vga_driver|blue_reg[0] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|red_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[0] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N37
dffeas \the_vga_driver|blue_reg[1] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|red_reg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[1] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N41
dffeas \the_vga_driver|blue_reg[2] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|red_reg~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[2] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N44
dffeas \the_vga_driver|blue_reg[3] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|red_reg~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[3] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N1
dffeas \the_vga_driver|blue_reg[4] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|red_reg~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[4] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N37
dffeas \the_vga_driver|blue_reg[5] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|red_reg~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[5] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N55
dffeas \the_vga_driver|blue_reg[6] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|red_reg~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[6] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N1
dffeas \the_vga_driver|blue_reg[7] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|red_reg~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[7] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N47
dffeas \scrolling_display|last_algorithm_select[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algorithm_select[0]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|last_algorithm_select [0]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|last_algorithm_select[0] .is_wysiwyg = "true";
defparam \scrolling_display|last_algorithm_select[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N53
dffeas \scrolling_display|last_algorithm_select[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algorithm_select[1]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|last_algorithm_select [1]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|last_algorithm_select[1] .is_wysiwyg = "true";
defparam \scrolling_display|last_algorithm_select[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N51
cyclonev_lcell_comb \scrolling_display|always2~0 (
// Equation(s):
// \scrolling_display|always2~0_combout  = ( !\scrolling_display|last_algorithm_select [1] & ( sw_sync_r2[1] & ( !sw_sync_r2[0] $ (!\scrolling_display|last_algorithm_select [0]) ) ) ) # ( \scrolling_display|last_algorithm_select [1] & ( !sw_sync_r2[1] & ( 
// (!sw_sync_r2[0] & ((!\scrolling_display|last_algorithm_select [0] & ((sw_sync_r2[2]))) # (\scrolling_display|last_algorithm_select [0] & (sw_sync_r2[3] & !sw_sync_r2[2])))) ) ) ) # ( !\scrolling_display|last_algorithm_select [1] & ( !sw_sync_r2[1] & ( 
// (!\scrolling_display|last_algorithm_select [0] & (((!sw_sync_r2[3] & !sw_sync_r2[2])) # (sw_sync_r2[0]))) ) ) )

	.dataa(!sw_sync_r2[0]),
	.datab(!\scrolling_display|last_algorithm_select [0]),
	.datac(!sw_sync_r2[3]),
	.datad(!sw_sync_r2[2]),
	.datae(!\scrolling_display|last_algorithm_select [1]),
	.dataf(!sw_sync_r2[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|always2~0 .extended_lut = "off";
defparam \scrolling_display|always2~0 .lut_mask = 64'hC444028866660000;
defparam \scrolling_display|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N0
cyclonev_lcell_comb \main_fsm|invalid_zoom_error~0 (
// Equation(s):
// \main_fsm|invalid_zoom_error~0_combout  = ( \prev_zoom_out~q  & ( (!\KEY[2]~input_o  & (\algorithm_select[1]~0_combout  & !\prev_zoom_in~q )) ) ) # ( !\prev_zoom_out~q  & ( (!\algorithm_select[1]~0_combout  & (((!\KEY[3]~input_o )))) # 
// (\algorithm_select[1]~0_combout  & (!\KEY[2]~input_o  & (!\prev_zoom_in~q ))) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\prev_zoom_in~q ),
	.datad(!\KEY[3]~input_o ),
	.datae(gnd),
	.dataf(!\prev_zoom_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|invalid_zoom_error~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|invalid_zoom_error~0 .extended_lut = "off";
defparam \main_fsm|invalid_zoom_error~0 .lut_mask = 64'hEC20EC2020202020;
defparam \main_fsm|invalid_zoom_error~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N8
dffeas \scrolling_display|last_invalid_zoom_error (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\main_fsm|invalid_zoom_error~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|last_invalid_zoom_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|last_invalid_zoom_error .is_wysiwyg = "true";
defparam \scrolling_display|last_invalid_zoom_error .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N6
cyclonev_lcell_comb \scrolling_display|error_state_changed~0 (
// Equation(s):
// \scrolling_display|error_state_changed~0_combout  = ( \scrolling_display|last_invalid_zoom_error~q  & ( \prev_zoom_out~q  & ( (!\KEY[2]~input_o  & (\algorithm_select[1]~0_combout  & !\prev_zoom_in~q )) ) ) ) # ( 
// !\scrolling_display|last_invalid_zoom_error~q  & ( \prev_zoom_out~q  & ( ((!\algorithm_select[1]~0_combout ) # (\prev_zoom_in~q )) # (\KEY[2]~input_o ) ) ) ) # ( \scrolling_display|last_invalid_zoom_error~q  & ( !\prev_zoom_out~q  & ( 
// (!\algorithm_select[1]~0_combout  & (((!\KEY[3]~input_o )))) # (\algorithm_select[1]~0_combout  & (!\KEY[2]~input_o  & ((!\prev_zoom_in~q )))) ) ) ) # ( !\scrolling_display|last_invalid_zoom_error~q  & ( !\prev_zoom_out~q  & ( 
// (!\algorithm_select[1]~0_combout  & (((\KEY[3]~input_o )))) # (\algorithm_select[1]~0_combout  & (((\prev_zoom_in~q )) # (\KEY[2]~input_o ))) ) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\prev_zoom_in~q ),
	.datae(!\scrolling_display|last_invalid_zoom_error~q ),
	.dataf(!\prev_zoom_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|error_state_changed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|error_state_changed~0 .extended_lut = "off";
defparam \scrolling_display|error_state_changed~0 .lut_mask = 64'h1D3FE2C0DDFF2200;
defparam \scrolling_display|error_state_changed~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N30
cyclonev_lcell_comb \scrolling_display|Mux41~0 (
// Equation(s):
// \scrolling_display|Mux41~0_combout  = ( \KEY[3]~input_o  & ( \prev_zoom_out~q  & ( (\scrolling_display|text_data[19][5]~0_combout  & ((!\algorithm_select[1]~0_combout ) # ((\prev_zoom_in~q ) # (\KEY[2]~input_o )))) ) ) ) # ( !\KEY[3]~input_o  & ( 
// \prev_zoom_out~q  & ( (\scrolling_display|text_data[19][5]~0_combout  & ((!\algorithm_select[1]~0_combout ) # ((\prev_zoom_in~q ) # (\KEY[2]~input_o )))) ) ) ) # ( \KEY[3]~input_o  & ( !\prev_zoom_out~q  & ( (\scrolling_display|text_data[19][5]~0_combout  
// & ((!\algorithm_select[1]~0_combout ) # ((\prev_zoom_in~q ) # (\KEY[2]~input_o )))) ) ) ) # ( !\KEY[3]~input_o  & ( !\prev_zoom_out~q  & ( (\scrolling_display|text_data[19][5]~0_combout  & (\algorithm_select[1]~0_combout  & ((\prev_zoom_in~q ) # 
// (\KEY[2]~input_o )))) ) ) )

	.dataa(!\scrolling_display|text_data[19][5]~0_combout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\KEY[2]~input_o ),
	.datad(!\prev_zoom_in~q ),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\prev_zoom_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~0 .extended_lut = "off";
defparam \scrolling_display|Mux41~0 .lut_mask = 64'h0111455545554555;
defparam \scrolling_display|Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N0
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( sw_sync_r2[1] ) # ( !sw_sync_r2[1] & ( ((sw_sync_r2[2]) # (sw_sync_r2[0])) # (sw_sync_r2[3]) ) )

	.dataa(gnd),
	.datab(!sw_sync_r2[3]),
	.datac(!sw_sync_r2[0]),
	.datad(!sw_sync_r2[2]),
	.datae(gnd),
	.dataf(!sw_sync_r2[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N12
cyclonev_lcell_comb \scrolling_display|last_no_switch_selected_error~0 (
// Equation(s):
// \scrolling_display|last_no_switch_selected_error~0_combout  = ( !\Equal0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|last_no_switch_selected_error~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|last_no_switch_selected_error~0 .extended_lut = "off";
defparam \scrolling_display|last_no_switch_selected_error~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \scrolling_display|last_no_switch_selected_error~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N14
dffeas \scrolling_display|last_no_switch_selected_error (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|last_no_switch_selected_error~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|last_no_switch_selected_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|last_no_switch_selected_error .is_wysiwyg = "true";
defparam \scrolling_display|last_no_switch_selected_error .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N3
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( sw_sync_r2[1] & ( ((sw_sync_r2[2]) # (sw_sync_r2[3])) # (sw_sync_r2[0]) ) ) # ( !sw_sync_r2[1] & ( (!sw_sync_r2[0] & (sw_sync_r2[3] & sw_sync_r2[2])) # (sw_sync_r2[0] & ((sw_sync_r2[2]) # (sw_sync_r2[3]))) ) )

	.dataa(!sw_sync_r2[0]),
	.datab(!sw_sync_r2[3]),
	.datac(gnd),
	.datad(!sw_sync_r2[2]),
	.datae(gnd),
	.dataf(!sw_sync_r2[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h1177117777FF77FF;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N26
dffeas \scrolling_display|last_multiple_switches_error (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\LessThan0~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|last_multiple_switches_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|last_multiple_switches_error .is_wysiwyg = "true";
defparam \scrolling_display|last_multiple_switches_error .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N24
cyclonev_lcell_comb \scrolling_display|always2~1 (
// Equation(s):
// \scrolling_display|always2~1_combout  = ( \scrolling_display|last_multiple_switches_error~q  & ( sw_sync_r2[1] & ( (!\scrolling_display|last_no_switch_selected_error~q  & (((sw_sync_r2[0]) # (sw_sync_r2[3])) # (sw_sync_r2[2]))) ) ) ) # ( 
// !\scrolling_display|last_multiple_switches_error~q  & ( sw_sync_r2[1] & ( (!sw_sync_r2[2] & (!sw_sync_r2[3] & (!sw_sync_r2[0] & !\scrolling_display|last_no_switch_selected_error~q ))) ) ) ) # ( \scrolling_display|last_multiple_switches_error~q  & ( 
// !sw_sync_r2[1] & ( (!\scrolling_display|last_no_switch_selected_error~q  & ((!sw_sync_r2[2] & (sw_sync_r2[3] & sw_sync_r2[0])) # (sw_sync_r2[2] & ((sw_sync_r2[0]) # (sw_sync_r2[3]))))) ) ) ) # ( !\scrolling_display|last_multiple_switches_error~q  & ( 
// !sw_sync_r2[1] & ( (!sw_sync_r2[2] & ((!sw_sync_r2[3] & (!sw_sync_r2[0] $ (!\scrolling_display|last_no_switch_selected_error~q ))) # (sw_sync_r2[3] & (!sw_sync_r2[0] & !\scrolling_display|last_no_switch_selected_error~q )))) # (sw_sync_r2[2] & 
// (!sw_sync_r2[3] & (!sw_sync_r2[0] & !\scrolling_display|last_no_switch_selected_error~q ))) ) ) )

	.dataa(!sw_sync_r2[2]),
	.datab(!sw_sync_r2[3]),
	.datac(!sw_sync_r2[0]),
	.datad(!\scrolling_display|last_no_switch_selected_error~q ),
	.datae(!\scrolling_display|last_multiple_switches_error~q ),
	.dataf(!sw_sync_r2[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|always2~1 .extended_lut = "off";
defparam \scrolling_display|always2~1 .lut_mask = 64'h6880170080007F00;
defparam \scrolling_display|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N36
cyclonev_lcell_comb \scrolling_display|text_pointer~6 (
// Equation(s):
// \scrolling_display|text_pointer~6_combout  = ( !\scrolling_display|text_pointer [0] & ( \scrolling_display|error_state_changed~0_combout  & ( (\scrolling_display|always2~1_combout  & (!\scrolling_display|text_pointer[1]~0_combout  & 
// ((!\scrolling_display|Mux41~0_combout ) # (\scrolling_display|always2~0_combout )))) ) ) )

	.dataa(!\scrolling_display|always2~1_combout ),
	.datab(!\scrolling_display|Mux41~0_combout ),
	.datac(!\scrolling_display|always2~0_combout ),
	.datad(!\scrolling_display|text_pointer[1]~0_combout ),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\scrolling_display|error_state_changed~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_pointer~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_pointer~6 .extended_lut = "off";
defparam \scrolling_display|text_pointer~6 .lut_mask = 64'h0000000045000000;
defparam \scrolling_display|text_pointer~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N30
cyclonev_lcell_comb \scrolling_display|Add0~25 (
// Equation(s):
// \scrolling_display|Add0~25_sumout  = SUM(( \scrolling_display|scroll_counter [0] ) + ( VCC ) + ( !VCC ))
// \scrolling_display|Add0~26  = CARRY(( \scrolling_display|scroll_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\scrolling_display|scroll_counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~25_sumout ),
	.cout(\scrolling_display|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~25 .extended_lut = "off";
defparam \scrolling_display|Add0~25 .lut_mask = 64'h0000000000003333;
defparam \scrolling_display|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N32
dffeas \scrolling_display|scroll_counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[0] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N33
cyclonev_lcell_comb \scrolling_display|Add0~21 (
// Equation(s):
// \scrolling_display|Add0~21_sumout  = SUM(( \scrolling_display|scroll_counter [1] ) + ( GND ) + ( \scrolling_display|Add0~26  ))
// \scrolling_display|Add0~22  = CARRY(( \scrolling_display|scroll_counter [1] ) + ( GND ) + ( \scrolling_display|Add0~26  ))

	.dataa(!\scrolling_display|scroll_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~21_sumout ),
	.cout(\scrolling_display|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~21 .extended_lut = "off";
defparam \scrolling_display|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \scrolling_display|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N35
dffeas \scrolling_display|scroll_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[1] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N36
cyclonev_lcell_comb \scrolling_display|Add0~17 (
// Equation(s):
// \scrolling_display|Add0~17_sumout  = SUM(( \scrolling_display|scroll_counter [2] ) + ( GND ) + ( \scrolling_display|Add0~22  ))
// \scrolling_display|Add0~18  = CARRY(( \scrolling_display|scroll_counter [2] ) + ( GND ) + ( \scrolling_display|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~17_sumout ),
	.cout(\scrolling_display|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~17 .extended_lut = "off";
defparam \scrolling_display|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N38
dffeas \scrolling_display|scroll_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[2] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N39
cyclonev_lcell_comb \scrolling_display|Add0~29 (
// Equation(s):
// \scrolling_display|Add0~29_sumout  = SUM(( \scrolling_display|scroll_counter [3] ) + ( GND ) + ( \scrolling_display|Add0~18  ))
// \scrolling_display|Add0~30  = CARRY(( \scrolling_display|scroll_counter [3] ) + ( GND ) + ( \scrolling_display|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~29_sumout ),
	.cout(\scrolling_display|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~29 .extended_lut = "off";
defparam \scrolling_display|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N41
dffeas \scrolling_display|scroll_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[3] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N42
cyclonev_lcell_comb \scrolling_display|Add0~13 (
// Equation(s):
// \scrolling_display|Add0~13_sumout  = SUM(( \scrolling_display|scroll_counter [4] ) + ( GND ) + ( \scrolling_display|Add0~30  ))
// \scrolling_display|Add0~14  = CARRY(( \scrolling_display|scroll_counter [4] ) + ( GND ) + ( \scrolling_display|Add0~30  ))

	.dataa(gnd),
	.datab(!\scrolling_display|scroll_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~13_sumout ),
	.cout(\scrolling_display|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~13 .extended_lut = "off";
defparam \scrolling_display|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \scrolling_display|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N44
dffeas \scrolling_display|scroll_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[4] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N45
cyclonev_lcell_comb \scrolling_display|Add0~9 (
// Equation(s):
// \scrolling_display|Add0~9_sumout  = SUM(( \scrolling_display|scroll_counter [5] ) + ( GND ) + ( \scrolling_display|Add0~14  ))
// \scrolling_display|Add0~10  = CARRY(( \scrolling_display|scroll_counter [5] ) + ( GND ) + ( \scrolling_display|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~9_sumout ),
	.cout(\scrolling_display|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~9 .extended_lut = "off";
defparam \scrolling_display|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N47
dffeas \scrolling_display|scroll_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[5] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N24
cyclonev_lcell_comb \scrolling_display|Equal0~0 (
// Equation(s):
// \scrolling_display|Equal0~0_combout  = ( !\scrolling_display|scroll_counter [5] & ( !\scrolling_display|scroll_counter [4] & ( (!\scrolling_display|scroll_counter [2] & (!\scrolling_display|scroll_counter [3] & (!\scrolling_display|scroll_counter [1] & 
// !\scrolling_display|scroll_counter [0]))) ) ) )

	.dataa(!\scrolling_display|scroll_counter [2]),
	.datab(!\scrolling_display|scroll_counter [3]),
	.datac(!\scrolling_display|scroll_counter [1]),
	.datad(!\scrolling_display|scroll_counter [0]),
	.datae(!\scrolling_display|scroll_counter [5]),
	.dataf(!\scrolling_display|scroll_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Equal0~0 .extended_lut = "off";
defparam \scrolling_display|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \scrolling_display|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N48
cyclonev_lcell_comb \scrolling_display|Add0~53 (
// Equation(s):
// \scrolling_display|Add0~53_sumout  = SUM(( \scrolling_display|scroll_counter [6] ) + ( GND ) + ( \scrolling_display|Add0~10  ))
// \scrolling_display|Add0~54  = CARRY(( \scrolling_display|scroll_counter [6] ) + ( GND ) + ( \scrolling_display|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~53_sumout ),
	.cout(\scrolling_display|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~53 .extended_lut = "off";
defparam \scrolling_display|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N50
dffeas \scrolling_display|scroll_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[6] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N51
cyclonev_lcell_comb \scrolling_display|Add0~49 (
// Equation(s):
// \scrolling_display|Add0~49_sumout  = SUM(( \scrolling_display|scroll_counter [7] ) + ( GND ) + ( \scrolling_display|Add0~54  ))
// \scrolling_display|Add0~50  = CARRY(( \scrolling_display|scroll_counter [7] ) + ( GND ) + ( \scrolling_display|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~49_sumout ),
	.cout(\scrolling_display|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~49 .extended_lut = "off";
defparam \scrolling_display|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N52
dffeas \scrolling_display|scroll_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[7] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N54
cyclonev_lcell_comb \scrolling_display|Add0~33 (
// Equation(s):
// \scrolling_display|Add0~33_sumout  = SUM(( \scrolling_display|scroll_counter [8] ) + ( GND ) + ( \scrolling_display|Add0~50  ))
// \scrolling_display|Add0~34  = CARRY(( \scrolling_display|scroll_counter [8] ) + ( GND ) + ( \scrolling_display|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~33_sumout ),
	.cout(\scrolling_display|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~33 .extended_lut = "off";
defparam \scrolling_display|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N56
dffeas \scrolling_display|scroll_counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[8] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N57
cyclonev_lcell_comb \scrolling_display|Add0~1 (
// Equation(s):
// \scrolling_display|Add0~1_sumout  = SUM(( \scrolling_display|scroll_counter [9] ) + ( GND ) + ( \scrolling_display|Add0~34  ))
// \scrolling_display|Add0~2  = CARRY(( \scrolling_display|scroll_counter [9] ) + ( GND ) + ( \scrolling_display|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~1_sumout ),
	.cout(\scrolling_display|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~1 .extended_lut = "off";
defparam \scrolling_display|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N59
dffeas \scrolling_display|scroll_counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[9] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N0
cyclonev_lcell_comb \scrolling_display|Add0~93 (
// Equation(s):
// \scrolling_display|Add0~93_sumout  = SUM(( \scrolling_display|scroll_counter [10] ) + ( GND ) + ( \scrolling_display|Add0~2  ))
// \scrolling_display|Add0~94  = CARRY(( \scrolling_display|scroll_counter [10] ) + ( GND ) + ( \scrolling_display|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~93_sumout ),
	.cout(\scrolling_display|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~93 .extended_lut = "off";
defparam \scrolling_display|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N2
dffeas \scrolling_display|scroll_counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[10] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N3
cyclonev_lcell_comb \scrolling_display|Add0~41 (
// Equation(s):
// \scrolling_display|Add0~41_sumout  = SUM(( \scrolling_display|scroll_counter [11] ) + ( GND ) + ( \scrolling_display|Add0~94  ))
// \scrolling_display|Add0~42  = CARRY(( \scrolling_display|scroll_counter [11] ) + ( GND ) + ( \scrolling_display|Add0~94  ))

	.dataa(!\scrolling_display|scroll_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~41_sumout ),
	.cout(\scrolling_display|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~41 .extended_lut = "off";
defparam \scrolling_display|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \scrolling_display|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N5
dffeas \scrolling_display|scroll_counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[11] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N6
cyclonev_lcell_comb \scrolling_display|Add0~81 (
// Equation(s):
// \scrolling_display|Add0~81_sumout  = SUM(( \scrolling_display|scroll_counter [12] ) + ( GND ) + ( \scrolling_display|Add0~42  ))
// \scrolling_display|Add0~82  = CARRY(( \scrolling_display|scroll_counter [12] ) + ( GND ) + ( \scrolling_display|Add0~42  ))

	.dataa(gnd),
	.datab(!\scrolling_display|scroll_counter [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~81_sumout ),
	.cout(\scrolling_display|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~81 .extended_lut = "off";
defparam \scrolling_display|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \scrolling_display|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N8
dffeas \scrolling_display|scroll_counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[12] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N9
cyclonev_lcell_comb \scrolling_display|Add0~57 (
// Equation(s):
// \scrolling_display|Add0~57_sumout  = SUM(( \scrolling_display|scroll_counter[13]~DUPLICATE_q  ) + ( GND ) + ( \scrolling_display|Add0~82  ))
// \scrolling_display|Add0~58  = CARRY(( \scrolling_display|scroll_counter[13]~DUPLICATE_q  ) + ( GND ) + ( \scrolling_display|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~57_sumout ),
	.cout(\scrolling_display|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~57 .extended_lut = "off";
defparam \scrolling_display|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N11
dffeas \scrolling_display|scroll_counter[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[13]~DUPLICATE .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N12
cyclonev_lcell_comb \scrolling_display|Add0~69 (
// Equation(s):
// \scrolling_display|Add0~69_sumout  = SUM(( \scrolling_display|scroll_counter [14] ) + ( GND ) + ( \scrolling_display|Add0~58  ))
// \scrolling_display|Add0~70  = CARRY(( \scrolling_display|scroll_counter [14] ) + ( GND ) + ( \scrolling_display|Add0~58  ))

	.dataa(gnd),
	.datab(!\scrolling_display|scroll_counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~69_sumout ),
	.cout(\scrolling_display|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~69 .extended_lut = "off";
defparam \scrolling_display|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \scrolling_display|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N14
dffeas \scrolling_display|scroll_counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[14] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N15
cyclonev_lcell_comb \scrolling_display|Add0~77 (
// Equation(s):
// \scrolling_display|Add0~77_sumout  = SUM(( \scrolling_display|scroll_counter [15] ) + ( GND ) + ( \scrolling_display|Add0~70  ))
// \scrolling_display|Add0~78  = CARRY(( \scrolling_display|scroll_counter [15] ) + ( GND ) + ( \scrolling_display|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~77_sumout ),
	.cout(\scrolling_display|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~77 .extended_lut = "off";
defparam \scrolling_display|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N17
dffeas \scrolling_display|scroll_counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[15] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N18
cyclonev_lcell_comb \scrolling_display|Add0~85 (
// Equation(s):
// \scrolling_display|Add0~85_sumout  = SUM(( \scrolling_display|scroll_counter [16] ) + ( GND ) + ( \scrolling_display|Add0~78  ))
// \scrolling_display|Add0~86  = CARRY(( \scrolling_display|scroll_counter [16] ) + ( GND ) + ( \scrolling_display|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~85_sumout ),
	.cout(\scrolling_display|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~85 .extended_lut = "off";
defparam \scrolling_display|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N20
dffeas \scrolling_display|scroll_counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[16] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N21
cyclonev_lcell_comb \scrolling_display|Add0~97 (
// Equation(s):
// \scrolling_display|Add0~97_sumout  = SUM(( \scrolling_display|scroll_counter [17] ) + ( GND ) + ( \scrolling_display|Add0~86  ))
// \scrolling_display|Add0~98  = CARRY(( \scrolling_display|scroll_counter [17] ) + ( GND ) + ( \scrolling_display|Add0~86  ))

	.dataa(!\scrolling_display|scroll_counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~97_sumout ),
	.cout(\scrolling_display|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~97 .extended_lut = "off";
defparam \scrolling_display|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \scrolling_display|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N23
dffeas \scrolling_display|scroll_counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[17] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N24
cyclonev_lcell_comb \scrolling_display|Add0~5 (
// Equation(s):
// \scrolling_display|Add0~5_sumout  = SUM(( \scrolling_display|scroll_counter [18] ) + ( GND ) + ( \scrolling_display|Add0~98  ))
// \scrolling_display|Add0~6  = CARRY(( \scrolling_display|scroll_counter [18] ) + ( GND ) + ( \scrolling_display|Add0~98  ))

	.dataa(gnd),
	.datab(!\scrolling_display|scroll_counter [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~5_sumout ),
	.cout(\scrolling_display|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~5 .extended_lut = "off";
defparam \scrolling_display|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \scrolling_display|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N25
dffeas \scrolling_display|scroll_counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[18] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N27
cyclonev_lcell_comb \scrolling_display|Add0~45 (
// Equation(s):
// \scrolling_display|Add0~45_sumout  = SUM(( \scrolling_display|scroll_counter [19] ) + ( GND ) + ( \scrolling_display|Add0~6  ))
// \scrolling_display|Add0~46  = CARRY(( \scrolling_display|scroll_counter [19] ) + ( GND ) + ( \scrolling_display|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~45_sumout ),
	.cout(\scrolling_display|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~45 .extended_lut = "off";
defparam \scrolling_display|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N28
dffeas \scrolling_display|scroll_counter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[19] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N30
cyclonev_lcell_comb \scrolling_display|Add0~37 (
// Equation(s):
// \scrolling_display|Add0~37_sumout  = SUM(( \scrolling_display|scroll_counter [20] ) + ( GND ) + ( \scrolling_display|Add0~46  ))
// \scrolling_display|Add0~38  = CARRY(( \scrolling_display|scroll_counter [20] ) + ( GND ) + ( \scrolling_display|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~37_sumout ),
	.cout(\scrolling_display|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~37 .extended_lut = "off";
defparam \scrolling_display|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N31
dffeas \scrolling_display|scroll_counter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[20] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N33
cyclonev_lcell_comb \scrolling_display|Add0~89 (
// Equation(s):
// \scrolling_display|Add0~89_sumout  = SUM(( \scrolling_display|scroll_counter [21] ) + ( GND ) + ( \scrolling_display|Add0~38  ))
// \scrolling_display|Add0~90  = CARRY(( \scrolling_display|scroll_counter [21] ) + ( GND ) + ( \scrolling_display|Add0~38  ))

	.dataa(!\scrolling_display|scroll_counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~89_sumout ),
	.cout(\scrolling_display|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~89 .extended_lut = "off";
defparam \scrolling_display|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \scrolling_display|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N35
dffeas \scrolling_display|scroll_counter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[21] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N36
cyclonev_lcell_comb \scrolling_display|Add0~73 (
// Equation(s):
// \scrolling_display|Add0~73_sumout  = SUM(( \scrolling_display|scroll_counter [22] ) + ( GND ) + ( \scrolling_display|Add0~90  ))
// \scrolling_display|Add0~74  = CARRY(( \scrolling_display|scroll_counter [22] ) + ( GND ) + ( \scrolling_display|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~73_sumout ),
	.cout(\scrolling_display|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~73 .extended_lut = "off";
defparam \scrolling_display|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N38
dffeas \scrolling_display|scroll_counter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[22] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N10
dffeas \scrolling_display|scroll_counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[13] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N41
dffeas \scrolling_display|scroll_counter[23]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[23]~DUPLICATE .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N39
cyclonev_lcell_comb \scrolling_display|Add0~65 (
// Equation(s):
// \scrolling_display|Add0~65_sumout  = SUM(( \scrolling_display|scroll_counter[23]~DUPLICATE_q  ) + ( GND ) + ( \scrolling_display|Add0~74  ))
// \scrolling_display|Add0~66  = CARRY(( \scrolling_display|scroll_counter[23]~DUPLICATE_q  ) + ( GND ) + ( \scrolling_display|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~65_sumout ),
	.cout(\scrolling_display|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~65 .extended_lut = "off";
defparam \scrolling_display|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N40
dffeas \scrolling_display|scroll_counter[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[23] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N42
cyclonev_lcell_comb \scrolling_display|Add0~61 (
// Equation(s):
// \scrolling_display|Add0~61_sumout  = SUM(( \scrolling_display|scroll_counter [24] ) + ( GND ) + ( \scrolling_display|Add0~66  ))

	.dataa(gnd),
	.datab(!\scrolling_display|scroll_counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~61 .extended_lut = "off";
defparam \scrolling_display|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \scrolling_display|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N44
dffeas \scrolling_display|scroll_counter[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[24] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N48
cyclonev_lcell_comb \scrolling_display|Equal0~2 (
// Equation(s):
// \scrolling_display|Equal0~2_combout  = ( \scrolling_display|scroll_counter [23] & ( !\scrolling_display|scroll_counter [24] & ( (!\scrolling_display|scroll_counter [22] & (!\scrolling_display|scroll_counter [14] & (!\scrolling_display|scroll_counter [13] 
// & !\scrolling_display|scroll_counter [15]))) ) ) )

	.dataa(!\scrolling_display|scroll_counter [22]),
	.datab(!\scrolling_display|scroll_counter [14]),
	.datac(!\scrolling_display|scroll_counter [13]),
	.datad(!\scrolling_display|scroll_counter [15]),
	.datae(!\scrolling_display|scroll_counter [23]),
	.dataf(!\scrolling_display|scroll_counter [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Equal0~2 .extended_lut = "off";
defparam \scrolling_display|Equal0~2 .lut_mask = 64'h0000800000000000;
defparam \scrolling_display|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N54
cyclonev_lcell_comb \scrolling_display|Equal0~3 (
// Equation(s):
// \scrolling_display|Equal0~3_combout  = ( !\scrolling_display|scroll_counter [10] & ( \scrolling_display|scroll_counter [16] & ( (\scrolling_display|scroll_counter [21] & (\scrolling_display|scroll_counter [12] & \scrolling_display|scroll_counter [17])) ) 
// ) )

	.dataa(!\scrolling_display|scroll_counter [21]),
	.datab(!\scrolling_display|scroll_counter [12]),
	.datac(!\scrolling_display|scroll_counter [17]),
	.datad(gnd),
	.datae(!\scrolling_display|scroll_counter [10]),
	.dataf(!\scrolling_display|scroll_counter [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Equal0~3 .extended_lut = "off";
defparam \scrolling_display|Equal0~3 .lut_mask = 64'h0000000001010000;
defparam \scrolling_display|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N4
dffeas \scrolling_display|scroll_counter[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N6
cyclonev_lcell_comb \scrolling_display|Equal0~1 (
// Equation(s):
// \scrolling_display|Equal0~1_combout  = ( !\scrolling_display|scroll_counter [7] & ( !\scrolling_display|scroll_counter [6] & ( (\scrolling_display|scroll_counter[11]~DUPLICATE_q  & (\scrolling_display|scroll_counter [20] & 
// (\scrolling_display|scroll_counter [8] & !\scrolling_display|scroll_counter [19]))) ) ) )

	.dataa(!\scrolling_display|scroll_counter[11]~DUPLICATE_q ),
	.datab(!\scrolling_display|scroll_counter [20]),
	.datac(!\scrolling_display|scroll_counter [8]),
	.datad(!\scrolling_display|scroll_counter [19]),
	.datae(!\scrolling_display|scroll_counter [7]),
	.dataf(!\scrolling_display|scroll_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Equal0~1 .extended_lut = "off";
defparam \scrolling_display|Equal0~1 .lut_mask = 64'h0100000000000000;
defparam \scrolling_display|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N0
cyclonev_lcell_comb \scrolling_display|Equal0~4 (
// Equation(s):
// \scrolling_display|Equal0~4_combout  = ( \scrolling_display|scroll_counter [9] & ( \scrolling_display|Equal0~1_combout  & ( (\scrolling_display|Equal0~0_combout  & (\scrolling_display|Equal0~2_combout  & (\scrolling_display|scroll_counter [18] & 
// \scrolling_display|Equal0~3_combout ))) ) ) )

	.dataa(!\scrolling_display|Equal0~0_combout ),
	.datab(!\scrolling_display|Equal0~2_combout ),
	.datac(!\scrolling_display|scroll_counter [18]),
	.datad(!\scrolling_display|Equal0~3_combout ),
	.datae(!\scrolling_display|scroll_counter [9]),
	.dataf(!\scrolling_display|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Equal0~4 .extended_lut = "off";
defparam \scrolling_display|Equal0~4 .lut_mask = 64'h0000000000000001;
defparam \scrolling_display|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N48
cyclonev_lcell_comb \scrolling_display|text_pointer[1]~2 (
// Equation(s):
// \scrolling_display|text_pointer[1]~2_combout  = ( \scrolling_display|always2~1_combout  & ( (!\scrolling_display|error_state_changed~0_combout ) # (((!\scrolling_display|always2~0_combout  & \scrolling_display|Mux41~0_combout )) # 
// (\scrolling_display|Equal0~4_combout )) ) ) # ( !\scrolling_display|always2~1_combout  )

	.dataa(!\scrolling_display|always2~0_combout ),
	.datab(!\scrolling_display|error_state_changed~0_combout ),
	.datac(!\scrolling_display|Mux41~0_combout ),
	.datad(!\scrolling_display|Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|always2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_pointer[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_pointer[1]~2 .extended_lut = "off";
defparam \scrolling_display|text_pointer[1]~2 .lut_mask = 64'hFFFFFFFFCEFFCEFF;
defparam \scrolling_display|text_pointer[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N38
dffeas \scrolling_display|text_pointer[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|text_pointer~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scrolling_display|text_pointer[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|text_pointer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|text_pointer[0] .is_wysiwyg = "true";
defparam \scrolling_display|text_pointer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N51
cyclonev_lcell_comb \scrolling_display|Mux1~8 (
// Equation(s):
// \scrolling_display|Mux1~8_combout  = ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [0] ) ) # ( !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux1~8 .extended_lut = "off";
defparam \scrolling_display|Mux1~8 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \scrolling_display|Mux1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N12
cyclonev_lcell_comb \scrolling_display|text_pointer~1 (
// Equation(s):
// \scrolling_display|text_pointer~1_combout  = ( \scrolling_display|always2~1_combout  & ( \scrolling_display|Mux1~8_combout  & ( (\scrolling_display|error_state_changed~0_combout  & (!\scrolling_display|text_pointer[1]~0_combout  & 
// ((!\scrolling_display|Mux41~0_combout ) # (\scrolling_display|always2~0_combout )))) ) ) )

	.dataa(!\scrolling_display|always2~0_combout ),
	.datab(!\scrolling_display|error_state_changed~0_combout ),
	.datac(!\scrolling_display|Mux41~0_combout ),
	.datad(!\scrolling_display|text_pointer[1]~0_combout ),
	.datae(!\scrolling_display|always2~1_combout ),
	.dataf(!\scrolling_display|Mux1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_pointer~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_pointer~1 .extended_lut = "off";
defparam \scrolling_display|text_pointer~1 .lut_mask = 64'h0000000000003100;
defparam \scrolling_display|text_pointer~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N14
dffeas \scrolling_display|text_pointer[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|text_pointer~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scrolling_display|text_pointer[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|text_pointer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|text_pointer[1] .is_wysiwyg = "true";
defparam \scrolling_display|text_pointer[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N27
cyclonev_lcell_comb \scrolling_display|Add1~2 (
// Equation(s):
// \scrolling_display|Add1~2_combout  = !\scrolling_display|text_pointer [2] $ (((!\scrolling_display|text_pointer [1]) # (!\scrolling_display|text_pointer [0])))

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add1~2 .extended_lut = "off";
defparam \scrolling_display|Add1~2 .lut_mask = 64'h5656565656565656;
defparam \scrolling_display|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N21
cyclonev_lcell_comb \scrolling_display|text_pointer~5 (
// Equation(s):
// \scrolling_display|text_pointer~5_combout  = ( \scrolling_display|Add1~2_combout  & ( \scrolling_display|always2~1_combout  & ( (\scrolling_display|error_state_changed~0_combout  & (!\scrolling_display|text_pointer[1]~0_combout  & 
// ((!\scrolling_display|Mux41~0_combout ) # (\scrolling_display|always2~0_combout )))) ) ) )

	.dataa(!\scrolling_display|always2~0_combout ),
	.datab(!\scrolling_display|error_state_changed~0_combout ),
	.datac(!\scrolling_display|text_pointer[1]~0_combout ),
	.datad(!\scrolling_display|Mux41~0_combout ),
	.datae(!\scrolling_display|Add1~2_combout ),
	.dataf(!\scrolling_display|always2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_pointer~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_pointer~5 .extended_lut = "off";
defparam \scrolling_display|text_pointer~5 .lut_mask = 64'h0000000000003010;
defparam \scrolling_display|text_pointer~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N23
dffeas \scrolling_display|text_pointer[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|text_pointer~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scrolling_display|text_pointer[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|text_pointer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|text_pointer[2] .is_wysiwyg = "true";
defparam \scrolling_display|text_pointer[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N54
cyclonev_lcell_comb \scrolling_display|Add1~1 (
// Equation(s):
// \scrolling_display|Add1~1_combout  = ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [3] $ (((!\scrolling_display|text_pointer [0]) # (!\scrolling_display|text_pointer [2]))) ) ) # ( !\scrolling_display|text_pointer [1] & ( 
// \scrolling_display|text_pointer [3] ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add1~1 .extended_lut = "off";
defparam \scrolling_display|Add1~1 .lut_mask = 64'h0F0F0F0F0F3C0F3C;
defparam \scrolling_display|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N18
cyclonev_lcell_comb \scrolling_display|text_pointer~4 (
// Equation(s):
// \scrolling_display|text_pointer~4_combout  = ( \scrolling_display|Add1~1_combout  & ( \scrolling_display|always2~1_combout  & ( (\scrolling_display|error_state_changed~0_combout  & (!\scrolling_display|text_pointer[1]~0_combout  & 
// ((!\scrolling_display|Mux41~0_combout ) # (\scrolling_display|always2~0_combout )))) ) ) )

	.dataa(!\scrolling_display|always2~0_combout ),
	.datab(!\scrolling_display|error_state_changed~0_combout ),
	.datac(!\scrolling_display|Mux41~0_combout ),
	.datad(!\scrolling_display|text_pointer[1]~0_combout ),
	.datae(!\scrolling_display|Add1~1_combout ),
	.dataf(!\scrolling_display|always2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_pointer~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_pointer~4 .extended_lut = "off";
defparam \scrolling_display|text_pointer~4 .lut_mask = 64'h0000000000003100;
defparam \scrolling_display|text_pointer~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N20
dffeas \scrolling_display|text_pointer[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|text_pointer~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scrolling_display|text_pointer[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|text_pointer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|text_pointer[3] .is_wysiwyg = "true";
defparam \scrolling_display|text_pointer[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N54
cyclonev_lcell_comb \scrolling_display|Mux36~2 (
// Equation(s):
// \scrolling_display|Mux36~2_combout  = (\scrolling_display|text_pointer [4] & \scrolling_display|text_pointer [3])

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(gnd),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux36~2 .extended_lut = "off";
defparam \scrolling_display|Mux36~2 .lut_mask = 64'h0033003300330033;
defparam \scrolling_display|Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N24
cyclonev_lcell_comb \scrolling_display|text_pointer[1]~0 (
// Equation(s):
// \scrolling_display|text_pointer[1]~0_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|Mux36~2_combout  ) ) # ( !\scrolling_display|text_pointer [1] & ( (\scrolling_display|text_pointer [2] & \scrolling_display|Mux36~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(!\scrolling_display|Mux36~2_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_pointer[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_pointer[1]~0 .extended_lut = "off";
defparam \scrolling_display|text_pointer[1]~0 .lut_mask = 64'h000F000F00FF00FF;
defparam \scrolling_display|text_pointer[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N57
cyclonev_lcell_comb \scrolling_display|Add1~0 (
// Equation(s):
// \scrolling_display|Add1~0_combout  = ( \scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [3]) # ((!\scrolling_display|text_pointer [0]) # ((!\scrolling_display|text_pointer [1]) # (!\scrolling_display|text_pointer [2]))) ) ) # ( 
// !\scrolling_display|text_pointer [4] & ( (\scrolling_display|text_pointer [3] & (\scrolling_display|text_pointer [0] & (\scrolling_display|text_pointer [1] & \scrolling_display|text_pointer [2]))) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add1~0 .extended_lut = "off";
defparam \scrolling_display|Add1~0 .lut_mask = 64'h00010001FFFEFFFE;
defparam \scrolling_display|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N15
cyclonev_lcell_comb \scrolling_display|text_pointer~3 (
// Equation(s):
// \scrolling_display|text_pointer~3_combout  = ( \scrolling_display|Add1~0_combout  & ( \scrolling_display|always2~1_combout  & ( (\scrolling_display|error_state_changed~0_combout  & (!\scrolling_display|text_pointer[1]~0_combout  & 
// ((!\scrolling_display|Mux41~0_combout ) # (\scrolling_display|always2~0_combout )))) ) ) )

	.dataa(!\scrolling_display|always2~0_combout ),
	.datab(!\scrolling_display|error_state_changed~0_combout ),
	.datac(!\scrolling_display|text_pointer[1]~0_combout ),
	.datad(!\scrolling_display|Mux41~0_combout ),
	.datae(!\scrolling_display|Add1~0_combout ),
	.dataf(!\scrolling_display|always2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_pointer~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_pointer~3 .extended_lut = "off";
defparam \scrolling_display|text_pointer~3 .lut_mask = 64'h0000000000003010;
defparam \scrolling_display|text_pointer~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N17
dffeas \scrolling_display|text_pointer[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|text_pointer~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scrolling_display|text_pointer[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|text_pointer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|text_pointer[4] .is_wysiwyg = "true";
defparam \scrolling_display|text_pointer[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N39
cyclonev_lcell_comb \scrolling_display|Mux38~0 (
// Equation(s):
// \scrolling_display|Mux38~0_combout  = (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3]) # (\scrolling_display|text_pointer [4])))

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux38~0 .extended_lut = "off";
defparam \scrolling_display|Mux38~0 .lut_mask = 64'h00F300F300F300F3;
defparam \scrolling_display|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N0
cyclonev_lcell_comb \scrolling_display|text_data~18 (
// Equation(s):
// \scrolling_display|text_data~18_combout  = ( \algorithm_select[0]~1_combout  & ( !\main_fsm|invalid_zoom_error~0_combout  ) ) # ( !\algorithm_select[0]~1_combout  & ( (!\main_fsm|invalid_zoom_error~0_combout  & !\algorithm_select[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main_fsm|invalid_zoom_error~0_combout ),
	.datad(!\algorithm_select[1]~0_combout ),
	.datae(gnd),
	.dataf(!\algorithm_select[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~18 .extended_lut = "off";
defparam \scrolling_display|text_data~18 .lut_mask = 64'hF000F000F0F0F0F0;
defparam \scrolling_display|text_data~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N3
cyclonev_lcell_comb \scrolling_display|text_data~14 (
// Equation(s):
// \scrolling_display|text_data~14_combout  = ( \algorithm_select[0]~1_combout  & ( !\main_fsm|invalid_zoom_error~0_combout  ) )

	.dataa(gnd),
	.datab(!\main_fsm|invalid_zoom_error~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\algorithm_select[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~14 .extended_lut = "off";
defparam \scrolling_display|text_data~14 .lut_mask = 64'h00000000CCCCCCCC;
defparam \scrolling_display|text_data~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N0
cyclonev_lcell_comb \scrolling_display|text_data~1 (
// Equation(s):
// \scrolling_display|text_data~1_combout  = ( !\algorithm_select[0]~1_combout  & ( !\main_fsm|invalid_zoom_error~0_combout  ) )

	.dataa(gnd),
	.datab(!\main_fsm|invalid_zoom_error~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\algorithm_select[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~1 .extended_lut = "off";
defparam \scrolling_display|text_data~1 .lut_mask = 64'hCCCCCCCC00000000;
defparam \scrolling_display|text_data~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N33
cyclonev_lcell_comb \scrolling_display|text_data~19 (
// Equation(s):
// \scrolling_display|text_data~19_combout  = (\algorithm_select[1]~0_combout  & \scrolling_display|text_data~1_combout )

	.dataa(!\algorithm_select[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\scrolling_display|text_data~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~19 .extended_lut = "off";
defparam \scrolling_display|text_data~19 .lut_mask = 64'h0055005500550055;
defparam \scrolling_display|text_data~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N9
cyclonev_lcell_comb \scrolling_display|Mux41~11 (
// Equation(s):
// \scrolling_display|Mux41~11_combout  = ( \scrolling_display|text_data~19_combout  & ( (\scrolling_display|text_pointer [0] & ((!\Equal0~0_combout ) # ((\scrolling_display|text_data~14_combout  & \scrolling_display|text_data[19][5]~0_combout )))) ) ) # ( 
// !\scrolling_display|text_data~19_combout  & ( (!\scrolling_display|text_pointer [0] & (((\scrolling_display|text_data[19][5]~0_combout )))) # (\scrolling_display|text_pointer [0] & ((!\Equal0~0_combout ) # ((\scrolling_display|text_data~14_combout  & 
// \scrolling_display|text_data[19][5]~0_combout )))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data~14_combout ),
	.datad(!\scrolling_display|text_data[19][5]~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~11 .extended_lut = "off";
defparam \scrolling_display|Mux41~11 .lut_mask = 64'h22EF22EF22232223;
defparam \scrolling_display|Mux41~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N30
cyclonev_lcell_comb \scrolling_display|Mux41~12 (
// Equation(s):
// \scrolling_display|Mux41~12_combout  = ( \scrolling_display|Mux41~11_combout  & ( (!\scrolling_display|text_pointer [1]) # ((!\scrolling_display|text_data[19][5]~0_combout  & (!\scrolling_display|text_pointer [0])) # 
// (\scrolling_display|text_data[19][5]~0_combout  & (\scrolling_display|text_pointer [0] & \scrolling_display|text_data~18_combout ))) ) ) # ( !\scrolling_display|Mux41~11_combout  & ( (\scrolling_display|text_pointer [1] & 
// ((!\scrolling_display|text_data[19][5]~0_combout  & (!\scrolling_display|text_pointer [0])) # (\scrolling_display|text_data[19][5]~0_combout  & (\scrolling_display|text_pointer [0] & \scrolling_display|text_data~18_combout )))) ) )

	.dataa(!\scrolling_display|text_data[19][5]~0_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_data~18_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~12 .extended_lut = "off";
defparam \scrolling_display|Mux41~12 .lut_mask = 64'h08090809F8F9F8F9;
defparam \scrolling_display|Mux41~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N27
cyclonev_lcell_comb \scrolling_display|text_data~8 (
// Equation(s):
// \scrolling_display|text_data~8_combout  = ( \main_fsm|invalid_zoom_error~0_combout  ) # ( !\main_fsm|invalid_zoom_error~0_combout  & ( \LessThan0~0_combout  ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|invalid_zoom_error~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~8 .extended_lut = "off";
defparam \scrolling_display|text_data~8 .lut_mask = 64'h55555555FFFFFFFF;
defparam \scrolling_display|text_data~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N33
cyclonev_lcell_comb \scrolling_display|text_data~12 (
// Equation(s):
// \scrolling_display|text_data~12_combout  = !\algorithm_select[0]~1_combout  $ (\algorithm_select[1]~0_combout )

	.dataa(!\algorithm_select[0]~1_combout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~12 .extended_lut = "off";
defparam \scrolling_display|text_data~12 .lut_mask = 64'h9999999999999999;
defparam \scrolling_display|text_data~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N24
cyclonev_lcell_comb \scrolling_display|text_data~13 (
// Equation(s):
// \scrolling_display|text_data~13_combout  = ( \scrolling_display|text_data~12_combout  & ( \LessThan0~0_combout  ) ) # ( !\scrolling_display|text_data~12_combout  & ( (!\main_fsm|invalid_zoom_error~0_combout ) # (\LessThan0~0_combout ) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\main_fsm|invalid_zoom_error~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~13 .extended_lut = "off";
defparam \scrolling_display|text_data~13 .lut_mask = 64'hF5F5F5F555555555;
defparam \scrolling_display|text_data~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N0
cyclonev_lcell_comb \scrolling_display|Mux41~8 (
// Equation(s):
// \scrolling_display|Mux41~8_combout  = ( \Equal0~0_combout  & ( (!\scrolling_display|text_pointer [0] & (((\scrolling_display|text_data~13_combout )))) # (\scrolling_display|text_pointer [0] & (\algorithm_select[1]~0_combout  & 
// (!\scrolling_display|text_data~8_combout ))) ) ) # ( !\Equal0~0_combout  & ( !\scrolling_display|text_pointer [0] ) )

	.dataa(!\algorithm_select[1]~0_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data~8_combout ),
	.datad(!\scrolling_display|text_data~13_combout ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~8 .extended_lut = "off";
defparam \scrolling_display|Mux41~8 .lut_mask = 64'hCCCCCCCC10DC10DC;
defparam \scrolling_display|Mux41~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N12
cyclonev_lcell_comb \scrolling_display|text_data[9][3]~9 (
// Equation(s):
// \scrolling_display|text_data[9][3]~9_combout  = (\scrolling_display|text_data[19][5]~0_combout  & (\scrolling_display|text_data~1_combout  & \algorithm_select[1]~0_combout ))

	.dataa(!\scrolling_display|text_data[19][5]~0_combout ),
	.datab(gnd),
	.datac(!\scrolling_display|text_data~1_combout ),
	.datad(!\algorithm_select[1]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[9][3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[9][3]~9 .extended_lut = "off";
defparam \scrolling_display|text_data[9][3]~9 .lut_mask = 64'h0005000500050005;
defparam \scrolling_display|text_data[9][3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N30
cyclonev_lcell_comb \scrolling_display|text_data[15][0]~10 (
// Equation(s):
// \scrolling_display|text_data[15][0]~10_combout  = ( \main_fsm|invalid_zoom_error~0_combout  ) # ( !\main_fsm|invalid_zoom_error~0_combout  & ( (!\algorithm_select[1]~0_combout  & !\algorithm_select[0]~1_combout ) ) )

	.dataa(!\algorithm_select[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\algorithm_select[0]~1_combout ),
	.datae(gnd),
	.dataf(!\main_fsm|invalid_zoom_error~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[15][0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[15][0]~10 .extended_lut = "off";
defparam \scrolling_display|text_data[15][0]~10 .lut_mask = 64'hAA00AA00FFFFFFFF;
defparam \scrolling_display|text_data[15][0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N51
cyclonev_lcell_comb \scrolling_display|text_data[15][0]~11 (
// Equation(s):
// \scrolling_display|text_data[15][0]~11_combout  = (\scrolling_display|text_data[19][5]~0_combout  & \scrolling_display|text_data[15][0]~10_combout )

	.dataa(!\scrolling_display|text_data[19][5]~0_combout ),
	.datab(!\scrolling_display|text_data[15][0]~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[15][0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[15][0]~11 .extended_lut = "off";
defparam \scrolling_display|text_data[15][0]~11 .lut_mask = 64'h1111111111111111;
defparam \scrolling_display|text_data[15][0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N33
cyclonev_lcell_comb \scrolling_display|Mux41~7 (
// Equation(s):
// \scrolling_display|Mux41~7_combout  = ( \scrolling_display|text_data[15][0]~11_combout  & ( (!\scrolling_display|text_pointer [0]) # (!\scrolling_display|text_data[9][3]~9_combout ) ) ) # ( !\scrolling_display|text_data[15][0]~11_combout  & ( 
// (\scrolling_display|text_pointer [0] & !\scrolling_display|text_data[9][3]~9_combout ) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data[9][3]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[15][0]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~7 .extended_lut = "off";
defparam \scrolling_display|Mux41~7 .lut_mask = 64'h30303030FCFCFCFC;
defparam \scrolling_display|Mux41~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N54
cyclonev_lcell_comb \scrolling_display|Mux41~5 (
// Equation(s):
// \scrolling_display|Mux41~5_combout  = ( \scrolling_display|text_pointer [0] & ( !\Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(!\Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~5 .extended_lut = "off";
defparam \scrolling_display|Mux41~5 .lut_mask = 64'h00000000CCCCCCCC;
defparam \scrolling_display|Mux41~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N36
cyclonev_lcell_comb \scrolling_display|Decoder0~0 (
// Equation(s):
// \scrolling_display|Decoder0~0_combout  = ( !sw_sync_r2[0] & ( sw_sync_r2[1] ) )

	.dataa(!sw_sync_r2[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sw_sync_r2[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Decoder0~0 .extended_lut = "off";
defparam \scrolling_display|Decoder0~0 .lut_mask = 64'h5555555500000000;
defparam \scrolling_display|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N51
cyclonev_lcell_comb \scrolling_display|text_data~4 (
// Equation(s):
// \scrolling_display|text_data~4_combout  = ( \scrolling_display|Decoder0~0_combout  & ( !\main_fsm|invalid_zoom_error~0_combout  ) )

	.dataa(gnd),
	.datab(!\main_fsm|invalid_zoom_error~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~4 .extended_lut = "off";
defparam \scrolling_display|text_data~4 .lut_mask = 64'h00000000CCCCCCCC;
defparam \scrolling_display|text_data~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N9
cyclonev_lcell_comb \scrolling_display|Mux41~3 (
// Equation(s):
// \scrolling_display|Mux41~3_combout  = ( !\scrolling_display|text_pointer [0] & ( (!\Equal0~0_combout ) # ((!\LessThan0~0_combout  & \scrolling_display|text_data~4_combout )) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!\scrolling_display|text_data~4_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~3 .extended_lut = "off";
defparam \scrolling_display|Mux41~3 .lut_mask = 64'hF2F2F2F200000000;
defparam \scrolling_display|Mux41~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N27
cyclonev_lcell_comb \scrolling_display|Mux41~2 (
// Equation(s):
// \scrolling_display|Mux41~2_combout  = ( \Equal0~0_combout  & ( (\scrolling_display|text_pointer [0] & \scrolling_display|text_data~8_combout ) ) ) # ( !\Equal0~0_combout  & ( \scrolling_display|text_pointer [0] ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(gnd),
	.datad(!\scrolling_display|text_data~8_combout ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~2 .extended_lut = "off";
defparam \scrolling_display|Mux41~2 .lut_mask = 64'h3333333300330033;
defparam \scrolling_display|Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N24
cyclonev_lcell_comb \scrolling_display|Mux41~4 (
// Equation(s):
// \scrolling_display|Mux41~4_combout  = ( \scrolling_display|Decoder0~0_combout  & ( (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_data[19][5]~0_combout ) # ((!\main_fsm|invalid_zoom_error~0_combout  & 
// !\scrolling_display|Decoder0~1_combout )))) ) ) # ( !\scrolling_display|Decoder0~0_combout  & ( (!\scrolling_display|text_data[19][5]~0_combout  & (!\scrolling_display|text_pointer [0])) # (\scrolling_display|text_data[19][5]~0_combout  & 
// (!\main_fsm|invalid_zoom_error~0_combout  & ((!\scrolling_display|Decoder0~1_combout ) # (\scrolling_display|text_pointer [0])))) ) )

	.dataa(!\scrolling_display|text_data[19][5]~0_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\main_fsm|invalid_zoom_error~0_combout ),
	.datad(!\scrolling_display|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~4 .extended_lut = "off";
defparam \scrolling_display|Mux41~4 .lut_mask = 64'hD898D898C888C888;
defparam \scrolling_display|Mux41~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N12
cyclonev_lcell_comb \scrolling_display|Mux41~6 (
// Equation(s):
// \scrolling_display|Mux41~6_combout  = ( \scrolling_display|Mux41~2_combout  & ( \scrolling_display|Mux41~4_combout  & ( (!\scrolling_display|text_pointer [4]) # ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|Mux41~3_combout ))) # 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~5_combout ))) ) ) ) # ( !\scrolling_display|Mux41~2_combout  & ( \scrolling_display|Mux41~4_combout  & ( (!\scrolling_display|text_pointer [4] & (((\scrolling_display|text_pointer [1])))) # 
// (\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|Mux41~3_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~5_combout )))) ) ) ) # ( \scrolling_display|Mux41~2_combout  & ( 
// !\scrolling_display|Mux41~4_combout  & ( (!\scrolling_display|text_pointer [4] & (((!\scrolling_display|text_pointer [1])))) # (\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|Mux41~3_combout ))) # 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~5_combout )))) ) ) ) # ( !\scrolling_display|Mux41~2_combout  & ( !\scrolling_display|Mux41~4_combout  & ( (\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [1] & 
// ((\scrolling_display|Mux41~3_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~5_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux41~5_combout ),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux41~3_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|Mux41~2_combout ),
	.dataf(!\scrolling_display|Mux41~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~6 .extended_lut = "off";
defparam \scrolling_display|Mux41~6 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \scrolling_display|Mux41~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N6
cyclonev_lcell_comb \scrolling_display|Mux41~9 (
// Equation(s):
// \scrolling_display|Mux41~9_combout  = ( \scrolling_display|text_pointer [3] & ( \scrolling_display|Mux41~6_combout  & ( (!\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~8_combout )) # 
// (\scrolling_display|text_pointer [1] & ((\scrolling_display|Mux41~7_combout ))))) ) ) ) # ( !\scrolling_display|text_pointer [3] & ( \scrolling_display|Mux41~6_combout  ) ) # ( \scrolling_display|text_pointer [3] & ( !\scrolling_display|Mux41~6_combout  & 
// ( (!\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~8_combout )) # (\scrolling_display|text_pointer [1] & ((\scrolling_display|Mux41~7_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux41~8_combout ),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux41~7_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|Mux41~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~9 .extended_lut = "off";
defparam \scrolling_display|Mux41~9 .lut_mask = 64'h0000440CFFFF440C;
defparam \scrolling_display|Mux41~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N36
cyclonev_lcell_comb \scrolling_display|Mux38~1 (
// Equation(s):
// \scrolling_display|Mux38~1_combout  = ( \scrolling_display|text_pointer [4] & ( \scrolling_display|text_pointer [2] ) ) # ( !\scrolling_display|text_pointer [4] & ( (\scrolling_display|text_pointer [3] & \scrolling_display|text_pointer [2]) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux38~1 .extended_lut = "off";
defparam \scrolling_display|Mux38~1 .lut_mask = 64'h030303030F0F0F0F;
defparam \scrolling_display|Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N45
cyclonev_lcell_comb \scrolling_display|text_data[10][0]~3 (
// Equation(s):
// \scrolling_display|text_data[10][0]~3_combout  = ( \scrolling_display|Decoder0~0_combout  & ( !\scrolling_display|text_data[19][5]~0_combout  ) ) # ( !\scrolling_display|Decoder0~0_combout  & ( (!\main_fsm|invalid_zoom_error~0_combout ) # 
// (!\scrolling_display|text_data[19][5]~0_combout ) ) )

	.dataa(!\main_fsm|invalid_zoom_error~0_combout ),
	.datab(gnd),
	.datac(!\scrolling_display|text_data[19][5]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[10][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[10][0]~3 .extended_lut = "off";
defparam \scrolling_display|text_data[10][0]~3 .lut_mask = 64'hFAFAFAFAF0F0F0F0;
defparam \scrolling_display|text_data[10][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N18
cyclonev_lcell_comb \scrolling_display|text_data[11][1]~2 (
// Equation(s):
// \scrolling_display|text_data[11][1]~2_combout  = (!\scrolling_display|text_data~1_combout ) # ((!\scrolling_display|text_data[19][5]~0_combout ) # (\algorithm_select[1]~0_combout ))

	.dataa(!\scrolling_display|text_data~1_combout ),
	.datab(!\scrolling_display|text_data[19][5]~0_combout ),
	.datac(!\algorithm_select[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[11][1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[11][1]~2 .extended_lut = "off";
defparam \scrolling_display|text_data[11][1]~2 .lut_mask = 64'hEFEFEFEFEFEFEFEF;
defparam \scrolling_display|text_data[11][1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N3
cyclonev_lcell_comb \scrolling_display|text_data[11][0]~15 (
// Equation(s):
// \scrolling_display|text_data[11][0]~15_combout  = (!\scrolling_display|text_data~14_combout  & \scrolling_display|text_data[19][5]~0_combout )

	.dataa(gnd),
	.datab(!\scrolling_display|text_data~14_combout ),
	.datac(gnd),
	.datad(!\scrolling_display|text_data[19][5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[11][0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[11][0]~15 .extended_lut = "off";
defparam \scrolling_display|text_data[11][0]~15 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \scrolling_display|text_data[11][0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N48
cyclonev_lcell_comb \scrolling_display|text_data~16 (
// Equation(s):
// \scrolling_display|text_data~16_combout  = (!\main_fsm|invalid_zoom_error~0_combout  & \scrolling_display|Decoder0~1_combout )

	.dataa(gnd),
	.datab(!\main_fsm|invalid_zoom_error~0_combout ),
	.datac(gnd),
	.datad(!\scrolling_display|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~16 .extended_lut = "off";
defparam \scrolling_display|text_data~16 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \scrolling_display|text_data~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N57
cyclonev_lcell_comb \scrolling_display|text_data[12][0]~17 (
// Equation(s):
// \scrolling_display|text_data[12][0]~17_combout  = ( \scrolling_display|text_data~16_combout  & ( \Equal0~0_combout  ) ) # ( !\scrolling_display|text_data~16_combout  & ( (\Equal0~0_combout  & \LessThan0~0_combout ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\LessThan0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[12][0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[12][0]~17 .extended_lut = "off";
defparam \scrolling_display|text_data[12][0]~17 .lut_mask = 64'h1111111155555555;
defparam \scrolling_display|text_data[12][0]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N48
cyclonev_lcell_comb \scrolling_display|Mux41~10 (
// Equation(s):
// \scrolling_display|Mux41~10_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[12][0]~17_combout  ) ) ) # ( !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [0] 
// & ( \scrolling_display|text_data[10][0]~3_combout  ) ) ) # ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[11][0]~15_combout  ) ) ) # ( !\scrolling_display|text_pointer [1] & ( 
// !\scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[11][1]~2_combout  ) ) )

	.dataa(!\scrolling_display|text_data[10][0]~3_combout ),
	.datab(!\scrolling_display|text_data[11][1]~2_combout ),
	.datac(!\scrolling_display|text_data[11][0]~15_combout ),
	.datad(!\scrolling_display|text_data[12][0]~17_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~10 .extended_lut = "off";
defparam \scrolling_display|Mux41~10 .lut_mask = 64'h33330F0F555500FF;
defparam \scrolling_display|Mux41~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N33
cyclonev_lcell_comb \scrolling_display|Mux41~13 (
// Equation(s):
// \scrolling_display|Mux41~13_combout  = ( \scrolling_display|Mux38~1_combout  & ( \scrolling_display|Mux41~10_combout  & ( (!\scrolling_display|Mux38~0_combout  & \scrolling_display|Mux41~12_combout ) ) ) ) # ( !\scrolling_display|Mux38~1_combout  & ( 
// \scrolling_display|Mux41~10_combout  & ( (\scrolling_display|Mux41~9_combout ) # (\scrolling_display|Mux38~0_combout ) ) ) ) # ( \scrolling_display|Mux38~1_combout  & ( !\scrolling_display|Mux41~10_combout  & ( (!\scrolling_display|Mux38~0_combout  & 
// \scrolling_display|Mux41~12_combout ) ) ) ) # ( !\scrolling_display|Mux38~1_combout  & ( !\scrolling_display|Mux41~10_combout  & ( (!\scrolling_display|Mux38~0_combout  & \scrolling_display|Mux41~9_combout ) ) ) )

	.dataa(!\scrolling_display|Mux38~0_combout ),
	.datab(!\scrolling_display|Mux41~12_combout ),
	.datac(gnd),
	.datad(!\scrolling_display|Mux41~9_combout ),
	.datae(!\scrolling_display|Mux38~1_combout ),
	.dataf(!\scrolling_display|Mux41~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~13 .extended_lut = "off";
defparam \scrolling_display|Mux41~13 .lut_mask = 64'h00AA222255FF2222;
defparam \scrolling_display|Mux41~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N15
cyclonev_lcell_comb \scrolling_display|text_data~22 (
// Equation(s):
// \scrolling_display|text_data~22_combout  = (!\LessThan0~0_combout  & \scrolling_display|text_data~4_combout )

	.dataa(!\LessThan0~0_combout ),
	.datab(!\scrolling_display|text_data~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~22 .extended_lut = "off";
defparam \scrolling_display|text_data~22 .lut_mask = 64'h2222222222222222;
defparam \scrolling_display|text_data~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N3
cyclonev_lcell_comb \scrolling_display|Mux38~3 (
// Equation(s):
// \scrolling_display|Mux38~3_combout  = ( \scrolling_display|text_pointer [1] & ( !\Equal0~0_combout  ) ) # ( !\scrolling_display|text_pointer [1] & ( (!\Equal0~0_combout  & ((!\scrolling_display|text_pointer [0]))) # (\Equal0~0_combout  & 
// (\scrolling_display|text_data~22_combout )) ) )

	.dataa(!\scrolling_display|text_data~22_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux38~3 .extended_lut = "off";
defparam \scrolling_display|Mux38~3 .lut_mask = 64'hD1D1D1D1CCCCCCCC;
defparam \scrolling_display|Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N21
cyclonev_lcell_comb \scrolling_display|text_data[19][2]~29 (
// Equation(s):
// \scrolling_display|text_data[19][2]~29_combout  = ( \Equal0~0_combout  & ( (\scrolling_display|text_data~14_combout ) # (\LessThan0~0_combout ) ) ) # ( !\Equal0~0_combout  )

	.dataa(!\LessThan0~0_combout ),
	.datab(!\scrolling_display|text_data~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[19][2]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[19][2]~29 .extended_lut = "off";
defparam \scrolling_display|text_data[19][2]~29 .lut_mask = 64'hFFFFFFFF77777777;
defparam \scrolling_display|text_data[19][2]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N0
cyclonev_lcell_comb \scrolling_display|Mux38~2 (
// Equation(s):
// \scrolling_display|Mux38~2_combout  = ( \scrolling_display|text_data~1_combout  & ( \scrolling_display|text_data[19][2]~29_combout  & ( (\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[15][0]~11_combout ) # 
// (\scrolling_display|text_pointer [1]))) ) ) ) # ( !\scrolling_display|text_data~1_combout  & ( \scrolling_display|text_data[19][2]~29_combout  & ( (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[19][5]~0_combout  & 
// (\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_pointer [0] & (((\scrolling_display|text_data[15][0]~11_combout ) # (\scrolling_display|text_pointer [1])))) ) ) ) # ( \scrolling_display|text_data~1_combout  & ( 
// !\scrolling_display|text_data[19][2]~29_combout  & ( (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [1] & \scrolling_display|text_data[15][0]~11_combout )) ) ) ) # ( !\scrolling_display|text_data~1_combout  & ( 
// !\scrolling_display|text_data[19][2]~29_combout  & ( (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[19][5]~0_combout  & (\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_pointer [0] & 
// (((!\scrolling_display|text_pointer [1] & \scrolling_display|text_data[15][0]~11_combout )))) ) ) )

	.dataa(!\scrolling_display|text_data[19][5]~0_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_data[15][0]~11_combout ),
	.datae(!\scrolling_display|text_data~1_combout ),
	.dataf(!\scrolling_display|text_data[19][2]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux38~2 .extended_lut = "off";
defparam \scrolling_display|Mux38~2 .lut_mask = 64'h0434003007370333;
defparam \scrolling_display|Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N36
cyclonev_lcell_comb \scrolling_display|text_data[13][3]~30 (
// Equation(s):
// \scrolling_display|text_data[13][3]~30_combout  = ( \algorithm_select[1]~0_combout  & ( \Equal0~0_combout  & ( (!\scrolling_display|text_data[19][5]~0_combout ) # (\scrolling_display|text_data~1_combout ) ) ) ) # ( !\algorithm_select[1]~0_combout  & ( 
// \Equal0~0_combout  & ( !\scrolling_display|text_data[19][5]~0_combout  ) ) ) # ( \algorithm_select[1]~0_combout  & ( !\Equal0~0_combout  & ( (\scrolling_display|text_data~1_combout  & \scrolling_display|text_data[19][5]~0_combout ) ) ) )

	.dataa(!\scrolling_display|text_data~1_combout ),
	.datab(gnd),
	.datac(!\scrolling_display|text_data[19][5]~0_combout ),
	.datad(gnd),
	.datae(!\algorithm_select[1]~0_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[13][3]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[13][3]~30 .extended_lut = "off";
defparam \scrolling_display|text_data[13][3]~30 .lut_mask = 64'h00000505F0F0F5F5;
defparam \scrolling_display|text_data[13][3]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N18
cyclonev_lcell_comb \scrolling_display|Mux41~19 (
// Equation(s):
// \scrolling_display|Mux41~19_combout  = ( !sw_sync_r2[2] & ( sw_sync_r2[0] & ( (!sw_sync_r2[1] & (!sw_sync_r2[3] & ((\scrolling_display|text_pointer [0]) # (\main_fsm|invalid_zoom_error~0_combout )))) ) ) ) # ( sw_sync_r2[2] & ( !sw_sync_r2[0] & ( 
// (!sw_sync_r2[1] & (!sw_sync_r2[3] & ((!\scrolling_display|text_pointer [0]) # (\main_fsm|invalid_zoom_error~0_combout )))) ) ) ) # ( !sw_sync_r2[2] & ( !sw_sync_r2[0] & ( (!sw_sync_r2[1] & (sw_sync_r2[3] & \main_fsm|invalid_zoom_error~0_combout )) # 
// (sw_sync_r2[1] & (!sw_sync_r2[3])) ) ) )

	.dataa(!sw_sync_r2[1]),
	.datab(!sw_sync_r2[3]),
	.datac(!\main_fsm|invalid_zoom_error~0_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!sw_sync_r2[2]),
	.dataf(!sw_sync_r2[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~19 .extended_lut = "off";
defparam \scrolling_display|Mux41~19 .lut_mask = 64'h4646880808880000;
defparam \scrolling_display|Mux41~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N6
cyclonev_lcell_comb \scrolling_display|Mux1~0 (
// Equation(s):
// \scrolling_display|Mux1~0_combout  = ( \scrolling_display|text_data~14_combout  & ( !\scrolling_display|text_data[19][5]~0_combout  ) ) # ( !\scrolling_display|text_data~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_data[19][5]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux1~0 .extended_lut = "off";
defparam \scrolling_display|Mux1~0 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \scrolling_display|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N9
cyclonev_lcell_comb \scrolling_display|Mux38~4 (
// Equation(s):
// \scrolling_display|Mux38~4_combout  = ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & ((\scrolling_display|Mux1~0_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~19_combout )) ) ) # ( 
// !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[13][3]~30_combout )) # (\scrolling_display|text_pointer [1] & ((\scrolling_display|Mux41~19_combout ))) ) )

	.dataa(!\scrolling_display|text_data[13][3]~30_combout ),
	.datab(!\scrolling_display|Mux41~19_combout ),
	.datac(!\scrolling_display|Mux1~0_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux38~4 .extended_lut = "off";
defparam \scrolling_display|Mux38~4 .lut_mask = 64'h553355330F330F33;
defparam \scrolling_display|Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N39
cyclonev_lcell_comb \scrolling_display|Mux38~5 (
// Equation(s):
// \scrolling_display|Mux38~5_combout  = ( \scrolling_display|Mux38~4_combout  & ( (!\scrolling_display|text_pointer [4] & (((\scrolling_display|Mux38~2_combout )) # (\scrolling_display|text_pointer [3]))) # (\scrolling_display|text_pointer [4] & 
// (!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux38~3_combout ))) ) ) # ( !\scrolling_display|Mux38~4_combout  & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [4] & ((\scrolling_display|Mux38~2_combout ))) # 
// (\scrolling_display|text_pointer [4] & (\scrolling_display|Mux38~3_combout )))) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(!\scrolling_display|Mux38~3_combout ),
	.datad(!\scrolling_display|Mux38~2_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux38~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux38~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux38~5 .extended_lut = "off";
defparam \scrolling_display|Mux38~5 .lut_mask = 64'h048C048C26AE26AE;
defparam \scrolling_display|Mux38~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N21
cyclonev_lcell_comb \scrolling_display|text_data[10][3]~6 (
// Equation(s):
// \scrolling_display|text_data[10][3]~6_combout  = (\scrolling_display|text_data[19][5]~0_combout  & ((!\scrolling_display|text_data~1_combout ) # (\algorithm_select[1]~0_combout )))

	.dataa(!\scrolling_display|text_data~1_combout ),
	.datab(!\scrolling_display|text_data[19][5]~0_combout ),
	.datac(gnd),
	.datad(!\algorithm_select[1]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[10][3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[10][3]~6 .extended_lut = "off";
defparam \scrolling_display|text_data[10][3]~6 .lut_mask = 64'h2233223322332233;
defparam \scrolling_display|text_data[10][3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N15
cyclonev_lcell_comb \scrolling_display|text_data[7][1]~21 (
// Equation(s):
// \scrolling_display|text_data[7][1]~21_combout  = ( \main_fsm|invalid_zoom_error~0_combout  & ( \scrolling_display|text_data[19][5]~0_combout  ) )

	.dataa(!\scrolling_display|text_data[19][5]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|invalid_zoom_error~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[7][1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[7][1]~21 .extended_lut = "off";
defparam \scrolling_display|text_data[7][1]~21 .lut_mask = 64'h0000000055555555;
defparam \scrolling_display|text_data[7][1]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N48
cyclonev_lcell_comb \scrolling_display|Mux41~18 (
// Equation(s):
// \scrolling_display|Mux41~18_combout  = ( \scrolling_display|text_data[10][3]~6_combout  & ( \scrolling_display|text_data[7][1]~21_combout  & ( (!\scrolling_display|text_pointer [0] & (((\scrolling_display|text_pointer [1])) # 
// (\scrolling_display|text_data[9][3]~9_combout ))) # (\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_pointer [1]) # (\LessThan0~0_combout )))) ) ) ) # ( !\scrolling_display|text_data[10][3]~6_combout  & ( 
// \scrolling_display|text_data[7][1]~21_combout  & ( (!\scrolling_display|text_pointer [0] & (((\scrolling_display|text_pointer [1])) # (\scrolling_display|text_data[9][3]~9_combout ))) # (\scrolling_display|text_pointer [0] & (((\LessThan0~0_combout  & 
// \scrolling_display|text_pointer [1])))) ) ) ) # ( \scrolling_display|text_data[10][3]~6_combout  & ( !\scrolling_display|text_data[7][1]~21_combout  & ( (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[9][3]~9_combout  & 
// ((!\scrolling_display|text_pointer [1])))) # (\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_pointer [1]) # (\LessThan0~0_combout )))) ) ) ) # ( !\scrolling_display|text_data[10][3]~6_combout  & ( 
// !\scrolling_display|text_data[7][1]~21_combout  & ( (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[9][3]~9_combout  & ((!\scrolling_display|text_pointer [1])))) # (\scrolling_display|text_pointer [0] & (((\LessThan0~0_combout  & 
// \scrolling_display|text_pointer [1])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data[9][3]~9_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_data[10][3]~6_combout ),
	.dataf(!\scrolling_display|text_data[7][1]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~18 .extended_lut = "off";
defparam \scrolling_display|Mux41~18 .lut_mask = 64'h2205770522AF77AF;
defparam \scrolling_display|Mux41~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N42
cyclonev_lcell_comb \scrolling_display|text_data[9][1]~25 (
// Equation(s):
// \scrolling_display|text_data[9][1]~25_combout  = ( \main_fsm|invalid_zoom_error~0_combout  ) # ( !\main_fsm|invalid_zoom_error~0_combout  & ( (!\scrolling_display|text_data~12_combout ) # (!\scrolling_display|text_data[19][5]~0_combout ) ) )

	.dataa(!\scrolling_display|text_data~12_combout ),
	.datab(!\scrolling_display|text_data[19][5]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|invalid_zoom_error~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[9][1]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[9][1]~25 .extended_lut = "off";
defparam \scrolling_display|text_data[9][1]~25 .lut_mask = 64'hEEEEEEEEFFFFFFFF;
defparam \scrolling_display|text_data[9][1]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N57
cyclonev_lcell_comb \scrolling_display|text_data~23 (
// Equation(s):
// \scrolling_display|text_data~23_combout  = (!\algorithm_select[1]~0_combout  & !\scrolling_display|text_data~8_combout )

	.dataa(!\algorithm_select[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\scrolling_display|text_data~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~23 .extended_lut = "off";
defparam \scrolling_display|text_data~23 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \scrolling_display|text_data~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N21
cyclonev_lcell_comb \scrolling_display|text_data[21][1]~32 (
// Equation(s):
// \scrolling_display|text_data[21][1]~32_combout  = (\scrolling_display|text_data~23_combout  & \Equal0~0_combout )

	.dataa(gnd),
	.datab(!\scrolling_display|text_data~23_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[21][1]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[21][1]~32 .extended_lut = "off";
defparam \scrolling_display|text_data[21][1]~32 .lut_mask = 64'h0303030303030303;
defparam \scrolling_display|text_data[21][1]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N57
cyclonev_lcell_comb \scrolling_display|text_data[17][3]~31 (
// Equation(s):
// \scrolling_display|text_data[17][3]~31_combout  = ( \main_fsm|invalid_zoom_error~0_combout  & ( (!\LessThan0~0_combout ) # (!\Equal0~0_combout ) ) ) # ( !\main_fsm|invalid_zoom_error~0_combout  & ( !\Equal0~0_combout  ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|invalid_zoom_error~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[17][3]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[17][3]~31 .extended_lut = "off";
defparam \scrolling_display|text_data[17][3]~31 .lut_mask = 64'hF0F0F0F0FAFAFAFA;
defparam \scrolling_display|text_data[17][3]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N54
cyclonev_lcell_comb \scrolling_display|text_data[10][1]~26 (
// Equation(s):
// \scrolling_display|text_data[10][1]~26_combout  = ( !\scrolling_display|text_data~16_combout  & ( (\Equal0~0_combout  & !\LessThan0~0_combout ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\LessThan0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[10][1]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[10][1]~26 .extended_lut = "off";
defparam \scrolling_display|text_data[10][1]~26 .lut_mask = 64'h4444444400000000;
defparam \scrolling_display|text_data[10][1]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N0
cyclonev_lcell_comb \scrolling_display|Mux41~20 (
// Equation(s):
// \scrolling_display|Mux41~20_combout  = ( \scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[10][1]~26_combout  & ( (!\scrolling_display|text_pointer [1] & (!\scrolling_display|text_data[9][1]~25_combout )) # 
// (\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[21][1]~32_combout ))) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[10][1]~26_combout  & ( (!\scrolling_display|text_pointer [1] & 
// \scrolling_display|text_data[17][3]~31_combout ) ) ) ) # ( \scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[10][1]~26_combout  & ( (!\scrolling_display|text_pointer [1] & (!\scrolling_display|text_data[9][1]~25_combout )) # 
// (\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[21][1]~32_combout ))) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[10][1]~26_combout  & ( (\scrolling_display|text_data[17][3]~31_combout ) # 
// (\scrolling_display|text_pointer [1]) ) ) )

	.dataa(!\scrolling_display|text_data[9][1]~25_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_data[21][1]~32_combout ),
	.datad(!\scrolling_display|text_data[17][3]~31_combout ),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\scrolling_display|text_data[10][1]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~20 .extended_lut = "off";
defparam \scrolling_display|Mux41~20 .lut_mask = 64'h33FF8B8B00CC8B8B;
defparam \scrolling_display|Mux41~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N30
cyclonev_lcell_comb \scrolling_display|Mux38~6 (
// Equation(s):
// \scrolling_display|Mux38~6_combout  = ( \scrolling_display|Mux41~20_combout  & ( (!\scrolling_display|Mux38~1_combout  & ((!\scrolling_display|Mux38~0_combout  & (\scrolling_display|Mux38~5_combout )) # (\scrolling_display|Mux38~0_combout  & 
// ((\scrolling_display|Mux41~18_combout ))))) # (\scrolling_display|Mux38~1_combout  & (!\scrolling_display|Mux38~0_combout )) ) ) # ( !\scrolling_display|Mux41~20_combout  & ( (!\scrolling_display|Mux38~1_combout  & ((!\scrolling_display|Mux38~0_combout  & 
// (\scrolling_display|Mux38~5_combout )) # (\scrolling_display|Mux38~0_combout  & ((\scrolling_display|Mux41~18_combout ))))) ) )

	.dataa(!\scrolling_display|Mux38~1_combout ),
	.datab(!\scrolling_display|Mux38~0_combout ),
	.datac(!\scrolling_display|Mux38~5_combout ),
	.datad(!\scrolling_display|Mux41~18_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux38~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux38~6 .extended_lut = "off";
defparam \scrolling_display|Mux38~6 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \scrolling_display|Mux38~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N18
cyclonev_lcell_comb \scrolling_display|text_data~36 (
// Equation(s):
// \scrolling_display|text_data~36_combout  = (!\LessThan0~0_combout  & !\scrolling_display|text_data~14_combout )

	.dataa(!\LessThan0~0_combout ),
	.datab(!\scrolling_display|text_data~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~36 .extended_lut = "off";
defparam \scrolling_display|text_data~36 .lut_mask = 64'h8888888888888888;
defparam \scrolling_display|text_data~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N6
cyclonev_lcell_comb \scrolling_display|Mux41~25 (
// Equation(s):
// \scrolling_display|Mux41~25_combout  = ( \scrolling_display|text_pointer [0] & ( \Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1]) # (\scrolling_display|text_data[9][1]~25_combout ) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( 
// \Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_data~13_combout )) # (\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data~36_combout ))) ) ) ) # ( \scrolling_display|text_pointer [0] & ( 
// !\Equal0~0_combout  & ( (\scrolling_display|text_data[9][1]~25_combout  & \scrolling_display|text_pointer [1]) ) ) )

	.dataa(!\scrolling_display|text_data~13_combout ),
	.datab(!\scrolling_display|text_data~36_combout ),
	.datac(!\scrolling_display|text_data[9][1]~25_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~25 .extended_lut = "off";
defparam \scrolling_display|Mux41~25 .lut_mask = 64'h0000000F5533FF0F;
defparam \scrolling_display|Mux41~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N6
cyclonev_lcell_comb \scrolling_display|Mux41~24 (
// Equation(s):
// \scrolling_display|Mux41~24_combout  = ( \scrolling_display|text_data~14_combout  & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_data~16_combout  & (\scrolling_display|text_data[19][5]~0_combout  & !\scrolling_display|text_pointer 
// [1])) ) ) ) # ( !\scrolling_display|text_data~14_combout  & ( \scrolling_display|text_pointer [0] & ( (\scrolling_display|text_data[19][5]~0_combout  & ((!\scrolling_display|text_data~16_combout ) # (\scrolling_display|text_pointer [1]))) ) ) ) # ( 
// \scrolling_display|text_data~14_combout  & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_data[19][5]~0_combout ) # ((!\scrolling_display|text_pointer [1] & \scrolling_display|text_data~4_combout )) ) ) ) # ( 
// !\scrolling_display|text_data~14_combout  & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_data[19][5]~0_combout ) # ((!\scrolling_display|text_pointer [1] & \scrolling_display|text_data~4_combout )) ) ) )

	.dataa(!\scrolling_display|text_data~16_combout ),
	.datab(!\scrolling_display|text_data[19][5]~0_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_data~4_combout ),
	.datae(!\scrolling_display|text_data~14_combout ),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~24 .extended_lut = "off";
defparam \scrolling_display|Mux41~24 .lut_mask = 64'hCCFCCCFC23232020;
defparam \scrolling_display|Mux41~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N24
cyclonev_lcell_comb \scrolling_display|Mux41~22 (
// Equation(s):
// \scrolling_display|Mux41~22_combout  = ( \scrolling_display|Decoder0~0_combout  & ( (!\scrolling_display|text_data~8_combout  & (\Equal0~0_combout  & ((!\scrolling_display|text_pointer [0]) # (!\scrolling_display|Decoder0~1_combout )))) ) ) # ( 
// !\scrolling_display|Decoder0~0_combout  & ( (!\scrolling_display|text_data~8_combout  & (\scrolling_display|text_pointer [0] & (\Equal0~0_combout  & !\scrolling_display|Decoder0~1_combout ))) ) )

	.dataa(!\scrolling_display|text_data~8_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\Equal0~0_combout ),
	.datad(!\scrolling_display|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~22 .extended_lut = "off";
defparam \scrolling_display|Mux41~22 .lut_mask = 64'h020002000A080A08;
defparam \scrolling_display|Mux41~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N27
cyclonev_lcell_comb \scrolling_display|Mux41~23 (
// Equation(s):
// \scrolling_display|Mux41~23_combout  = ( \Equal0~0_combout  & ( (!\scrolling_display|text_data~8_combout  & (!\algorithm_select[0]~1_combout  & \scrolling_display|text_pointer [0])) ) )

	.dataa(!\scrolling_display|text_data~8_combout ),
	.datab(gnd),
	.datac(!\algorithm_select[0]~1_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~23 .extended_lut = "off";
defparam \scrolling_display|Mux41~23 .lut_mask = 64'h0000000000A000A0;
defparam \scrolling_display|Mux41~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N6
cyclonev_lcell_comb \scrolling_display|text_data[12][1]~7 (
// Equation(s):
// \scrolling_display|text_data[12][1]~7_combout  = (!\LessThan0~0_combout  & (\scrolling_display|text_data~4_combout  & \Equal0~0_combout ))

	.dataa(!\LessThan0~0_combout ),
	.datab(!\scrolling_display|text_data~4_combout ),
	.datac(gnd),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[12][1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[12][1]~7 .extended_lut = "off";
defparam \scrolling_display|text_data[12][1]~7 .lut_mask = 64'h0022002200220022;
defparam \scrolling_display|text_data[12][1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N30
cyclonev_lcell_comb \scrolling_display|Mux39~0 (
// Equation(s):
// \scrolling_display|Mux39~0_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [4] & ( !\scrolling_display|Mux41~5_combout  ) ) ) # ( !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [4] & ( 
// (!\scrolling_display|Mux41~5_combout  & !\scrolling_display|text_data[12][1]~7_combout ) ) ) ) # ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [4] & ( \scrolling_display|Mux41~22_combout  ) ) ) # ( 
// !\scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [4] & ( !\scrolling_display|Mux41~23_combout  ) ) )

	.dataa(!\scrolling_display|Mux41~5_combout ),
	.datab(!\scrolling_display|Mux41~22_combout ),
	.datac(!\scrolling_display|Mux41~23_combout ),
	.datad(!\scrolling_display|text_data[12][1]~7_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux39~0 .extended_lut = "off";
defparam \scrolling_display|Mux39~0 .lut_mask = 64'hF0F03333AA00AAAA;
defparam \scrolling_display|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N48
cyclonev_lcell_comb \scrolling_display|text_data[16][2]~35 (
// Equation(s):
// \scrolling_display|text_data[16][2]~35_combout  = ( \Equal0~0_combout  & ( \scrolling_display|text_data~8_combout  ) )

	.dataa(!\scrolling_display|text_data~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[16][2]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[16][2]~35 .extended_lut = "off";
defparam \scrolling_display|text_data[16][2]~35 .lut_mask = 64'h0000000055555555;
defparam \scrolling_display|text_data[16][2]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N0
cyclonev_lcell_comb \scrolling_display|text_data[13][2]~33 (
// Equation(s):
// \scrolling_display|text_data[13][2]~33_combout  = ( \Equal0~0_combout  & ( (\LessThan0~0_combout ) # (\scrolling_display|text_data~14_combout ) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_data~14_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[13][2]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[13][2]~33 .extended_lut = "off";
defparam \scrolling_display|text_data[13][2]~33 .lut_mask = 64'h000000003F3F3F3F;
defparam \scrolling_display|text_data[13][2]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N9
cyclonev_lcell_comb \scrolling_display|text_data[10][2]~34 (
// Equation(s):
// \scrolling_display|text_data[10][2]~34_combout  = (\scrolling_display|text_data[19][5]~0_combout  & !\scrolling_display|text_data~16_combout )

	.dataa(gnd),
	.datab(!\scrolling_display|text_data[19][5]~0_combout ),
	.datac(!\scrolling_display|text_data~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[10][2]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[10][2]~34 .extended_lut = "off";
defparam \scrolling_display|text_data[10][2]~34 .lut_mask = 64'h3030303030303030;
defparam \scrolling_display|text_data[10][2]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N48
cyclonev_lcell_comb \scrolling_display|Mux41~21 (
// Equation(s):
// \scrolling_display|Mux41~21_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|text_data[10][2]~34_combout  & ( (!\scrolling_display|text_pointer [0]) # (\scrolling_display|text_data[16][2]~35_combout ) ) ) ) # ( 
// !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_data[10][2]~34_combout  & ( (!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[13][2]~33_combout ))) # (\scrolling_display|text_pointer [0] & 
// (\scrolling_display|text_data[10][0]~3_combout )) ) ) ) # ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data[10][2]~34_combout  & ( (\scrolling_display|text_pointer [0] & \scrolling_display|text_data[16][2]~35_combout ) ) ) ) # ( 
// !\scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data[10][2]~34_combout  & ( (!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[13][2]~33_combout ))) # (\scrolling_display|text_pointer [0] & 
// (\scrolling_display|text_data[10][0]~3_combout )) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data[16][2]~35_combout ),
	.datac(!\scrolling_display|text_data[10][0]~3_combout ),
	.datad(!\scrolling_display|text_data[13][2]~33_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_data[10][2]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~21 .extended_lut = "off";
defparam \scrolling_display|Mux41~21 .lut_mask = 64'h05AF111105AFBBBB;
defparam \scrolling_display|Mux41~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N39
cyclonev_lcell_comb \scrolling_display|Mux39~1 (
// Equation(s):
// \scrolling_display|Mux39~1_combout  = ( \scrolling_display|Mux41~21_combout  & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|Mux39~0_combout ))) # (\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [4])) ) ) # ( 
// !\scrolling_display|Mux41~21_combout  & ( (!\scrolling_display|text_pointer [3] & !\scrolling_display|Mux39~0_combout ) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(!\scrolling_display|Mux39~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux39~1 .extended_lut = "off";
defparam \scrolling_display|Mux39~1 .lut_mask = 64'hC0C0C0C0E2E2E2E2;
defparam \scrolling_display|Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N33
cyclonev_lcell_comb \scrolling_display|Mux39~2 (
// Equation(s):
// \scrolling_display|Mux39~2_combout  = ( \scrolling_display|Mux39~1_combout  & ( (!\scrolling_display|Mux38~1_combout  & ((!\scrolling_display|Mux38~0_combout ) # ((\scrolling_display|Mux41~24_combout )))) # (\scrolling_display|Mux38~1_combout  & 
// (!\scrolling_display|Mux38~0_combout  & (!\scrolling_display|Mux41~25_combout ))) ) ) # ( !\scrolling_display|Mux39~1_combout  & ( (!\scrolling_display|Mux38~1_combout  & (\scrolling_display|Mux38~0_combout  & ((\scrolling_display|Mux41~24_combout )))) # 
// (\scrolling_display|Mux38~1_combout  & (!\scrolling_display|Mux38~0_combout  & (!\scrolling_display|Mux41~25_combout ))) ) )

	.dataa(!\scrolling_display|Mux38~1_combout ),
	.datab(!\scrolling_display|Mux38~0_combout ),
	.datac(!\scrolling_display|Mux41~25_combout ),
	.datad(!\scrolling_display|Mux41~24_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux39~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux39~2 .extended_lut = "off";
defparam \scrolling_display|Mux39~2 .lut_mask = 64'h40624062C8EAC8EA;
defparam \scrolling_display|Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N0
cyclonev_lcell_comb \scrolling_display|Mux37~1 (
// Equation(s):
// \scrolling_display|Mux37~1_combout  = (\scrolling_display|Decoder0~1_combout  & \scrolling_display|Mux41~0_combout )

	.dataa(!\scrolling_display|Decoder0~1_combout ),
	.datab(gnd),
	.datac(!\scrolling_display|Mux41~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~1 .extended_lut = "off";
defparam \scrolling_display|Mux37~1 .lut_mask = 64'h0505050505050505;
defparam \scrolling_display|Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N21
cyclonev_lcell_comb \scrolling_display|Mux37~5 (
// Equation(s):
// \scrolling_display|Mux37~5_combout  = ( \scrolling_display|Mux37~1_combout  & ( (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3] & (!\scrolling_display|text_data[10][0]~3_combout  & \scrolling_display|text_pointer [0])) # 
// (\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [0]))))) ) ) # ( !\scrolling_display|Mux37~1_combout  & ( (!\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [3] & 
// (!\scrolling_display|text_data[10][0]~3_combout  & \scrolling_display|text_pointer [0]))) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(!\scrolling_display|text_data[10][0]~3_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux37~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~5 .extended_lut = "off";
defparam \scrolling_display|Mux37~5 .lut_mask = 64'h0080008022802280;
defparam \scrolling_display|Mux37~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N6
cyclonev_lcell_comb \scrolling_display|text_data[9][2]~5 (
// Equation(s):
// \scrolling_display|text_data[9][2]~5_combout  = ( !\scrolling_display|text_data~4_combout  & ( \scrolling_display|text_data[19][5]~0_combout  ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_data[19][5]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[9][2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[9][2]~5 .extended_lut = "off";
defparam \scrolling_display|text_data[9][2]~5 .lut_mask = 64'h3333333300000000;
defparam \scrolling_display|text_data[9][2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N57
cyclonev_lcell_comb \scrolling_display|Mux37~2 (
// Equation(s):
// \scrolling_display|Mux37~2_combout  = ( \scrolling_display|Mux37~1_combout  & ( (!\scrolling_display|text_pointer [3] & (!\scrolling_display|text_data[9][2]~5_combout  & ((\scrolling_display|text_pointer [0])))) # (\scrolling_display|text_pointer [3] & 
// (((!\scrolling_display|text_data[10][0]~3_combout ) # (!\scrolling_display|text_pointer [0])))) ) ) # ( !\scrolling_display|Mux37~1_combout  & ( (\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [3] & 
// (!\scrolling_display|text_data[9][2]~5_combout )) # (\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_data[10][0]~3_combout ))))) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_data[9][2]~5_combout ),
	.datac(!\scrolling_display|text_data[10][0]~3_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux37~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~2 .extended_lut = "off";
defparam \scrolling_display|Mux37~2 .lut_mask = 64'h00D800D855D855D8;
defparam \scrolling_display|Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N51
cyclonev_lcell_comb \scrolling_display|Mux37~0 (
// Equation(s):
// \scrolling_display|Mux37~0_combout  = (!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[11][1]~2_combout )) # (\scrolling_display|text_pointer [0] & ((!\Equal0~0_combout )))

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data[11][1]~2_combout ),
	.datac(gnd),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~0 .extended_lut = "off";
defparam \scrolling_display|Mux37~0 .lut_mask = 64'hDD88DD88DD88DD88;
defparam \scrolling_display|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N48
cyclonev_lcell_comb \scrolling_display|Mux37~3 (
// Equation(s):
// \scrolling_display|Mux37~3_combout  = ( \LessThan0~0_combout  & ( ((!\scrolling_display|text_pointer [0] & !\scrolling_display|text_data[11][1]~2_combout )) # (\scrolling_display|text_pointer [3]) ) ) # ( !\LessThan0~0_combout  & ( 
// (!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[11][1]~2_combout  & !\scrolling_display|text_pointer [3])) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data[11][1]~2_combout ),
	.datac(gnd),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(gnd),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~3 .extended_lut = "off";
defparam \scrolling_display|Mux37~3 .lut_mask = 64'h8800880088FF88FF;
defparam \scrolling_display|Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N0
cyclonev_lcell_comb \scrolling_display|Mux37~4 (
// Equation(s):
// \scrolling_display|Mux37~4_combout  = ( \scrolling_display|text_pointer [2] & ( \scrolling_display|Mux37~3_combout  & ( !\scrolling_display|text_pointer [4] ) ) ) # ( !\scrolling_display|text_pointer [2] & ( \scrolling_display|Mux37~3_combout  & ( 
// (!\scrolling_display|text_pointer [4] & (((\scrolling_display|Mux37~2_combout )))) # (\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [3] & ((\scrolling_display|Mux37~0_combout )))) ) ) ) # ( !\scrolling_display|text_pointer [2] & 
// ( !\scrolling_display|Mux37~3_combout  & ( (!\scrolling_display|text_pointer [4] & (((\scrolling_display|Mux37~2_combout )))) # (\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [3] & ((\scrolling_display|Mux37~0_combout )))) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|Mux37~2_combout ),
	.datac(!\scrolling_display|Mux37~0_combout ),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\scrolling_display|Mux37~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~4 .extended_lut = "off";
defparam \scrolling_display|Mux37~4 .lut_mask = 64'h330A0000330AFF00;
defparam \scrolling_display|Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N54
cyclonev_lcell_comb \scrolling_display|Mux37~6 (
// Equation(s):
// \scrolling_display|Mux37~6_combout  = ( \scrolling_display|text_data[12][1]~7_combout  & ( (!\scrolling_display|text_pointer [0]) # (!\scrolling_display|text_data[19][5]~0_combout ) ) ) # ( !\scrolling_display|text_data[12][1]~7_combout  & ( 
// (\scrolling_display|text_pointer [0] & !\scrolling_display|text_data[19][5]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data[19][5]~0_combout ),
	.datad(gnd),
	.datae(!\scrolling_display|text_data[12][1]~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~6 .extended_lut = "off";
defparam \scrolling_display|Mux37~6 .lut_mask = 64'h3030FCFC3030FCFC;
defparam \scrolling_display|Mux37~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N3
cyclonev_lcell_comb \scrolling_display|Mux41~1 (
// Equation(s):
// \scrolling_display|Mux41~1_combout  = ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|Decoder0~1_combout  & \scrolling_display|Mux41~0_combout ) ) ) # ( !\scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[10][3]~6_combout 
//  ) )

	.dataa(!\scrolling_display|Decoder0~1_combout ),
	.datab(gnd),
	.datac(!\scrolling_display|text_data[10][3]~6_combout ),
	.datad(!\scrolling_display|Mux41~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~1 .extended_lut = "off";
defparam \scrolling_display|Mux41~1 .lut_mask = 64'hF0F0F0F000AA00AA;
defparam \scrolling_display|Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N18
cyclonev_lcell_comb \scrolling_display|Mux37~7 (
// Equation(s):
// \scrolling_display|Mux37~7_combout  = ( \scrolling_display|Mux41~1_combout  & ( (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3]) # (\scrolling_display|Mux37~6_combout ))) ) ) # ( !\scrolling_display|Mux41~1_combout  & ( 
// (\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [3] & \scrolling_display|Mux37~6_combout )) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\scrolling_display|Mux37~6_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~7 .extended_lut = "off";
defparam \scrolling_display|Mux37~7 .lut_mask = 64'h0005000550555055;
defparam \scrolling_display|Mux37~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N36
cyclonev_lcell_comb \scrolling_display|Mux37~8 (
// Equation(s):
// \scrolling_display|Mux37~8_combout  = ( \scrolling_display|Mux37~7_combout  & ( (!\scrolling_display|text_pointer [1] & ((\scrolling_display|Mux37~4_combout ))) # (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_pointer [4])) ) ) # ( 
// !\scrolling_display|Mux37~7_combout  & ( (!\scrolling_display|text_pointer [1] & (((\scrolling_display|Mux37~4_combout )))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux37~5_combout  & (!\scrolling_display|text_pointer [4]))) ) )

	.dataa(!\scrolling_display|Mux37~5_combout ),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux37~4_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux37~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~8 .extended_lut = "off";
defparam \scrolling_display|Mux37~8 .lut_mask = 64'h0F440F440FCC0FCC;
defparam \scrolling_display|Mux37~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N45
cyclonev_lcell_comb \scrolling_display|text_data[6][1]~24 (
// Equation(s):
// \scrolling_display|text_data[6][1]~24_combout  = ( \main_fsm|invalid_zoom_error~0_combout  & ( \scrolling_display|text_data[19][5]~0_combout  ) ) # ( !\main_fsm|invalid_zoom_error~0_combout  & ( (!\scrolling_display|text_data~12_combout  & 
// \scrolling_display|text_data[19][5]~0_combout ) ) )

	.dataa(!\scrolling_display|text_data~12_combout ),
	.datab(!\scrolling_display|text_data[19][5]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|invalid_zoom_error~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[6][1]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[6][1]~24 .extended_lut = "off";
defparam \scrolling_display|text_data[6][1]~24 .lut_mask = 64'h2222222233333333;
defparam \scrolling_display|text_data[6][1]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N3
cyclonev_lcell_comb \scrolling_display|text_data[8][1]~20 (
// Equation(s):
// \scrolling_display|text_data[8][1]~20_combout  = ( \scrolling_display|text_data[19][5]~0_combout  & ( (\main_fsm|invalid_zoom_error~0_combout ) # (\algorithm_select[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(gnd),
	.datad(!\main_fsm|invalid_zoom_error~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[19][5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[8][1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[8][1]~20 .extended_lut = "off";
defparam \scrolling_display|text_data[8][1]~20 .lut_mask = 64'h0000000033FF33FF;
defparam \scrolling_display|text_data[8][1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N24
cyclonev_lcell_comb \scrolling_display|Mux40~0 (
// Equation(s):
// \scrolling_display|Mux40~0_combout  = ( \scrolling_display|text_data[8][1]~20_combout  & ( (!\scrolling_display|text_pointer [0] & (((\scrolling_display|text_data[7][1]~21_combout  & \scrolling_display|text_pointer [1])))) # 
// (\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_data[6][1]~24_combout ) # ((\scrolling_display|text_pointer [1])))) ) ) # ( !\scrolling_display|text_data[8][1]~20_combout  & ( (!\scrolling_display|text_pointer [0] & 
// (((\scrolling_display|text_data[7][1]~21_combout  & \scrolling_display|text_pointer [1])))) # (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[6][1]~24_combout  & ((!\scrolling_display|text_pointer [1])))) ) )

	.dataa(!\scrolling_display|text_data[6][1]~24_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data[7][1]~21_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[8][1]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux40~0 .extended_lut = "off";
defparam \scrolling_display|Mux40~0 .lut_mask = 64'h220C220C223F223F;
defparam \scrolling_display|Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N30
cyclonev_lcell_comb \scrolling_display|Mux41~14 (
// Equation(s):
// \scrolling_display|Mux41~14_combout  = ( \scrolling_display|text_data[8][1]~20_combout  & ( \scrolling_display|Mux1~0_combout  & ( (!\scrolling_display|text_pointer [0] & (((\scrolling_display|text_pointer [1]) # 
// (\scrolling_display|text_data[12][0]~17_combout )))) # (\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_pointer [1])) # (\scrolling_display|text_data[7][1]~21_combout ))) ) ) ) # ( !\scrolling_display|text_data[8][1]~20_combout  & ( 
// \scrolling_display|Mux1~0_combout  & ( (!\scrolling_display|text_pointer [0] & (((\scrolling_display|text_data[12][0]~17_combout  & !\scrolling_display|text_pointer [1])))) # (\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_pointer [1])) 
// # (\scrolling_display|text_data[7][1]~21_combout ))) ) ) ) # ( \scrolling_display|text_data[8][1]~20_combout  & ( !\scrolling_display|Mux1~0_combout  & ( (!\scrolling_display|text_pointer [0] & (((\scrolling_display|text_pointer [1]) # 
// (\scrolling_display|text_data[12][0]~17_combout )))) # (\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[7][1]~21_combout  & ((\scrolling_display|text_pointer [1])))) ) ) ) # ( !\scrolling_display|text_data[8][1]~20_combout  & ( 
// !\scrolling_display|Mux1~0_combout  & ( (!\scrolling_display|text_pointer [0] & (((\scrolling_display|text_data[12][0]~17_combout  & !\scrolling_display|text_pointer [1])))) # (\scrolling_display|text_pointer [0] & 
// (\scrolling_display|text_data[7][1]~21_combout  & ((\scrolling_display|text_pointer [1])))) ) ) )

	.dataa(!\scrolling_display|text_data[7][1]~21_combout ),
	.datab(!\scrolling_display|text_data[12][0]~17_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_data[8][1]~20_combout ),
	.dataf(!\scrolling_display|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~14 .extended_lut = "off";
defparam \scrolling_display|Mux41~14 .lut_mask = 64'h300530F53F053FF5;
defparam \scrolling_display|Mux41~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N18
cyclonev_lcell_comb \scrolling_display|Mux41~15 (
// Equation(s):
// \scrolling_display|Mux41~15_combout  = ( \scrolling_display|text_data~22_combout  & ( (\scrolling_display|text_pointer [0]) # (\scrolling_display|text_data~23_combout ) ) ) # ( !\scrolling_display|text_data~22_combout  & ( 
// (\scrolling_display|text_data~23_combout  & !\scrolling_display|text_pointer [0]) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_data~23_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~15 .extended_lut = "off";
defparam \scrolling_display|Mux41~15 .lut_mask = 64'h303030303F3F3F3F;
defparam \scrolling_display|Mux41~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N6
cyclonev_lcell_comb \scrolling_display|Mux40~2 (
// Equation(s):
// \scrolling_display|Mux40~2_combout  = ( !\scrolling_display|text_pointer [3] & ( (!\scrolling_display|text_pointer [4] & (((\scrolling_display|Mux40~0_combout )))) # (\scrolling_display|text_pointer [4] & (\Equal0~0_combout  & 
// (((\scrolling_display|Mux41~15_combout  & !\scrolling_display|text_pointer [1]))))) ) ) # ( \scrolling_display|text_pointer [3] & ( (((\scrolling_display|Mux41~14_combout  & ((!\scrolling_display|text_pointer [4]))))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\scrolling_display|Mux40~0_combout ),
	.datac(!\scrolling_display|Mux41~14_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(!\scrolling_display|Mux41~15_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux40~2 .extended_lut = "on";
defparam \scrolling_display|Mux40~2 .lut_mask = 64'h33330F0F05000000;
defparam \scrolling_display|Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N18
cyclonev_lcell_comb \scrolling_display|Mux41~16 (
// Equation(s):
// \scrolling_display|Mux41~16_combout  = ( \scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[10][1]~26_combout  & ( (\scrolling_display|text_data[12][1]~7_combout  & \scrolling_display|text_pointer [1]) ) ) ) # ( 
// !\scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[10][1]~26_combout  & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[9][1]~25_combout ))) # (\scrolling_display|text_pointer [1] & 
// (!\scrolling_display|text_data[11][1]~2_combout )) ) ) ) # ( \scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[10][1]~26_combout  & ( (!\scrolling_display|text_pointer [1]) # (\scrolling_display|text_data[12][1]~7_combout ) ) ) ) # ( 
// !\scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[10][1]~26_combout  & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[9][1]~25_combout ))) # (\scrolling_display|text_pointer [1] & 
// (!\scrolling_display|text_data[11][1]~2_combout )) ) ) )

	.dataa(!\scrolling_display|text_data[11][1]~2_combout ),
	.datab(!\scrolling_display|text_data[9][1]~25_combout ),
	.datac(!\scrolling_display|text_data[12][1]~7_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\scrolling_display|text_data[10][1]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~16 .extended_lut = "off";
defparam \scrolling_display|Mux41~16 .lut_mask = 64'hCCAAFF0FCCAA000F;
defparam \scrolling_display|Mux41~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N51
cyclonev_lcell_comb \scrolling_display|text_data~27 (
// Equation(s):
// \scrolling_display|text_data~27_combout  = ( \algorithm_select[0]~1_combout  & ( (\main_fsm|invalid_zoom_error~0_combout  & !\LessThan0~0_combout ) ) ) # ( !\algorithm_select[0]~1_combout  & ( (!\LessThan0~0_combout  & ((\algorithm_select[1]~0_combout ) # 
// (\main_fsm|invalid_zoom_error~0_combout ))) ) )

	.dataa(!\main_fsm|invalid_zoom_error~0_combout ),
	.datab(gnd),
	.datac(!\algorithm_select[1]~0_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\algorithm_select[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~27 .extended_lut = "off";
defparam \scrolling_display|text_data~27 .lut_mask = 64'h5F005F0055005500;
defparam \scrolling_display|text_data~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N15
cyclonev_lcell_comb \scrolling_display|text_data[17][1]~28 (
// Equation(s):
// \scrolling_display|text_data[17][1]~28_combout  = ( \Equal0~0_combout  & ( !\scrolling_display|text_data~27_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_data~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[17][1]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[17][1]~28 .extended_lut = "off";
defparam \scrolling_display|text_data[17][1]~28 .lut_mask = 64'h00000000F0F0F0F0;
defparam \scrolling_display|text_data[17][1]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N27
cyclonev_lcell_comb \scrolling_display|Mux41~17 (
// Equation(s):
// \scrolling_display|Mux41~17_combout  = ( \scrolling_display|text_data[17][1]~28_combout  & ( (!\scrolling_display|text_pointer [1] & (((!\scrolling_display|text_pointer [0]) # (!\scrolling_display|text_data[19][5]~0_combout )))) # 
// (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_data[6][1]~24_combout )) ) ) # ( !\scrolling_display|text_data[17][1]~28_combout  & ( (!\scrolling_display|text_pointer [1] & (((\scrolling_display|text_pointer [0] & 
// !\scrolling_display|text_data[19][5]~0_combout )))) # (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_data[6][1]~24_combout )) ) )

	.dataa(!\scrolling_display|text_data[6][1]~24_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_data[19][5]~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[17][1]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~17 .extended_lut = "off";
defparam \scrolling_display|Mux41~17 .lut_mask = 64'h3A0A3A0AFACAFACA;
defparam \scrolling_display|Mux41~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N48
cyclonev_lcell_comb \scrolling_display|Mux40~1 (
// Equation(s):
// \scrolling_display|Mux40~1_combout  = ( \scrolling_display|Mux41~17_combout  & ( (!\scrolling_display|Mux38~0_combout  & (((\scrolling_display|Mux38~1_combout )) # (\scrolling_display|Mux40~2_combout ))) # (\scrolling_display|Mux38~0_combout  & 
// (((\scrolling_display|Mux41~16_combout  & !\scrolling_display|Mux38~1_combout )))) ) ) # ( !\scrolling_display|Mux41~17_combout  & ( (!\scrolling_display|Mux38~1_combout  & ((!\scrolling_display|Mux38~0_combout  & (\scrolling_display|Mux40~2_combout )) # 
// (\scrolling_display|Mux38~0_combout  & ((\scrolling_display|Mux41~16_combout ))))) ) )

	.dataa(!\scrolling_display|Mux40~2_combout ),
	.datab(!\scrolling_display|Mux41~16_combout ),
	.datac(!\scrolling_display|Mux38~0_combout ),
	.datad(!\scrolling_display|Mux38~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux40~1 .extended_lut = "off";
defparam \scrolling_display|Mux40~1 .lut_mask = 64'h5300530053F053F0;
defparam \scrolling_display|Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N21
cyclonev_lcell_comb \scrolling_display|Mux36~1 (
// Equation(s):
// \scrolling_display|Mux36~1_combout  = ( \scrolling_display|text_pointer [4] & ( (\scrolling_display|text_pointer [1] & !\scrolling_display|text_pointer [3]) ) ) # ( !\scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [1] & 
// !\scrolling_display|text_pointer [3]) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(gnd),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux36~1 .extended_lut = "off";
defparam \scrolling_display|Mux36~1 .lut_mask = 64'hCC00CC0033003300;
defparam \scrolling_display|Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N51
cyclonev_lcell_comb \scrolling_display|text_data~38 (
// Equation(s):
// \scrolling_display|text_data~38_combout  = ( \scrolling_display|Decoder0~0_combout  & ( !\scrolling_display|text_data~8_combout  ) )

	.dataa(!\scrolling_display|text_data~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~38 .extended_lut = "off";
defparam \scrolling_display|text_data~38 .lut_mask = 64'h00000000AAAAAAAA;
defparam \scrolling_display|text_data~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N54
cyclonev_lcell_comb \scrolling_display|text_data~37 (
// Equation(s):
// \scrolling_display|text_data~37_combout  = ( !\main_fsm|invalid_zoom_error~0_combout  & ( (!\LessThan0~0_combout  & !\algorithm_select[1]~0_combout ) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\algorithm_select[1]~0_combout ),
	.datae(gnd),
	.dataf(!\main_fsm|invalid_zoom_error~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~37 .extended_lut = "off";
defparam \scrolling_display|text_data~37 .lut_mask = 64'hAA00AA0000000000;
defparam \scrolling_display|text_data~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N3
cyclonev_lcell_comb \scrolling_display|Mux41~26 (
// Equation(s):
// \scrolling_display|Mux41~26_combout  = ( \scrolling_display|text_data~37_combout  & ( (\scrolling_display|text_pointer [0] & !\scrolling_display|text_data~38_combout ) ) ) # ( !\scrolling_display|text_data~37_combout  & ( (!\scrolling_display|text_pointer 
// [0]) # (!\scrolling_display|text_data~38_combout ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(gnd),
	.datac(!\scrolling_display|text_data~38_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~26 .extended_lut = "off";
defparam \scrolling_display|Mux41~26 .lut_mask = 64'hFAFAFAFA50505050;
defparam \scrolling_display|Mux41~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N54
cyclonev_lcell_comb \scrolling_display|Mux36~0 (
// Equation(s):
// \scrolling_display|Mux36~0_combout  = ( \scrolling_display|text_pointer [4] & ( !\scrolling_display|text_pointer [3] ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux36~0 .extended_lut = "off";
defparam \scrolling_display|Mux36~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \scrolling_display|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N6
cyclonev_lcell_comb \scrolling_display|Mux36~4 (
// Equation(s):
// \scrolling_display|Mux36~4_combout  = ( \scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [0]) # (!\scrolling_display|text_pointer [1]))) ) ) # ( !\scrolling_display|text_pointer [4] & ( 
// (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [0])) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux36~4 .extended_lut = "off";
defparam \scrolling_display|Mux36~4 .lut_mask = 64'hF0CCF0CCFC00FC00;
defparam \scrolling_display|Mux36~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N57
cyclonev_lcell_comb \scrolling_display|Mux36~3 (
// Equation(s):
// \scrolling_display|Mux36~3_combout  = (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [1]) # ((\scrolling_display|text_pointer [4] & \scrolling_display|text_pointer [0])))) # (\scrolling_display|text_pointer [3] & 
// (!\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [0] $ (\scrolling_display|text_pointer [1]))))

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux36~3 .extended_lut = "off";
defparam \scrolling_display|Mux36~3 .lut_mask = 64'hEA06EA06EA06EA06;
defparam \scrolling_display|Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N36
cyclonev_lcell_comb \scrolling_display|Mux35~0 (
// Equation(s):
// \scrolling_display|Mux35~0_combout  = ( \scrolling_display|Mux36~3_combout  & ( \scrolling_display|text_data~19_combout  & ( (\scrolling_display|text_data[19][5]~0_combout  & ((!\scrolling_display|Mux36~4_combout ) # 
// (\scrolling_display|text_data[15][0]~10_combout ))) ) ) ) # ( !\scrolling_display|Mux36~3_combout  & ( \scrolling_display|text_data~19_combout  & ( (!\scrolling_display|Mux36~4_combout  & ((\scrolling_display|Mux36~2_combout ))) # 
// (\scrolling_display|Mux36~4_combout  & (!\scrolling_display|text_data[19][5]~0_combout )) ) ) ) # ( \scrolling_display|Mux36~3_combout  & ( !\scrolling_display|text_data~19_combout  & ( (\scrolling_display|text_data[19][5]~0_combout  & 
// (\scrolling_display|Mux36~4_combout  & \scrolling_display|text_data[15][0]~10_combout )) ) ) ) # ( !\scrolling_display|Mux36~3_combout  & ( !\scrolling_display|text_data~19_combout  & ( (!\scrolling_display|Mux36~4_combout  & 
// ((\scrolling_display|Mux36~2_combout ))) # (\scrolling_display|Mux36~4_combout  & (!\scrolling_display|text_data[19][5]~0_combout )) ) ) )

	.dataa(!\scrolling_display|text_data[19][5]~0_combout ),
	.datab(!\scrolling_display|Mux36~4_combout ),
	.datac(!\scrolling_display|Mux36~2_combout ),
	.datad(!\scrolling_display|text_data[15][0]~10_combout ),
	.datae(!\scrolling_display|Mux36~3_combout ),
	.dataf(!\scrolling_display|text_data~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux35~0 .extended_lut = "off";
defparam \scrolling_display|Mux35~0 .lut_mask = 64'h2E2E00112E2E4455;
defparam \scrolling_display|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N30
cyclonev_lcell_comb \scrolling_display|Mux36~5 (
// Equation(s):
// \scrolling_display|Mux36~5_combout  = ( \scrolling_display|Mux36~0_combout  & ( \scrolling_display|Mux35~0_combout  & ( (\Equal0~0_combout  & ((\scrolling_display|Mux41~26_combout ) # (\scrolling_display|Mux36~1_combout ))) ) ) ) # ( 
// !\scrolling_display|Mux36~0_combout  & ( \scrolling_display|Mux35~0_combout  & ( (!\scrolling_display|Mux36~1_combout ) # (!\scrolling_display|text_pointer [0]) ) ) ) # ( \scrolling_display|Mux36~0_combout  & ( !\scrolling_display|Mux35~0_combout  & ( 
// (\Equal0~0_combout  & ((\scrolling_display|Mux41~26_combout ) # (\scrolling_display|Mux36~1_combout ))) ) ) ) # ( !\scrolling_display|Mux36~0_combout  & ( !\scrolling_display|Mux35~0_combout  & ( (\scrolling_display|Mux36~1_combout  & 
// !\scrolling_display|text_pointer [0]) ) ) )

	.dataa(!\scrolling_display|Mux36~1_combout ),
	.datab(!\scrolling_display|Mux41~26_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!\scrolling_display|Mux36~0_combout ),
	.dataf(!\scrolling_display|Mux35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux36~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux36~5 .extended_lut = "off";
defparam \scrolling_display|Mux36~5 .lut_mask = 64'h55000707FFAA0707;
defparam \scrolling_display|Mux36~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N18
cyclonev_lcell_comb \scrolling_display|text_data[19][5]~39 (
// Equation(s):
// \scrolling_display|text_data[19][5]~39_combout  = ( \scrolling_display|text_data[19][5]~0_combout  & ( !\scrolling_display|text_data~18_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_data~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[19][5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[19][5]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[19][5]~39 .extended_lut = "off";
defparam \scrolling_display|text_data[19][5]~39 .lut_mask = 64'h00000000F0F0F0F0;
defparam \scrolling_display|text_data[19][5]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N48
cyclonev_lcell_comb \scrolling_display|Mux1~1 (
// Equation(s):
// \scrolling_display|Mux1~1_combout  = ( \scrolling_display|text_data[9][3]~9_combout  & ( ((!\scrolling_display|text_pointer [0] & !\scrolling_display|text_pointer [1])) # (\scrolling_display|text_data[19][5]~39_combout ) ) ) # ( 
// !\scrolling_display|text_data[9][3]~9_combout  & ( (\scrolling_display|text_data[19][5]~39_combout  & ((\scrolling_display|text_pointer [1]) # (\scrolling_display|text_pointer [0]))) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_data[19][5]~39_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[9][3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux1~1 .extended_lut = "off";
defparam \scrolling_display|Mux1~1 .lut_mask = 64'h070707078F8F8F8F;
defparam \scrolling_display|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N27
cyclonev_lcell_comb \scrolling_display|Mux36~6 (
// Equation(s):
// \scrolling_display|Mux36~6_combout  = ( \scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux38~0_combout  & \scrolling_display|Mux1~1_combout ) ) ) # ( !\scrolling_display|Mux38~1_combout  & ( (\scrolling_display|Mux36~5_combout  & 
// !\scrolling_display|Mux38~0_combout ) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|Mux36~5_combout ),
	.datac(!\scrolling_display|Mux38~0_combout ),
	.datad(!\scrolling_display|Mux1~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux38~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux36~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux36~6 .extended_lut = "off";
defparam \scrolling_display|Mux36~6 .lut_mask = 64'h3030303000F000F0;
defparam \scrolling_display|Mux36~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N51
cyclonev_lcell_comb \scrolling_display|Mux41~27 (
// Equation(s):
// \scrolling_display|Mux41~27_combout  = ( \Equal0~0_combout  & ( (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_pointer [1] & !\scrolling_display|Mux1~0_combout )) ) ) # ( !\Equal0~0_combout  & ( (\scrolling_display|text_pointer [1] & 
// ((!\scrolling_display|Mux1~0_combout ) # (\scrolling_display|text_pointer [0]))) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~27 .extended_lut = "off";
defparam \scrolling_display|Mux41~27 .lut_mask = 64'h3131313120202020;
defparam \scrolling_display|Mux41~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N39
cyclonev_lcell_comb \scrolling_display|Mux41~28 (
// Equation(s):
// \scrolling_display|Mux41~28_combout  = ( \scrolling_display|text_pointer [0] & ( (\scrolling_display|text_data~27_combout  & \Equal0~0_combout ) ) ) # ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & 
// (((\scrolling_display|text_data[9][3]~9_combout )))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data~27_combout  & ((\Equal0~0_combout )))) ) )

	.dataa(!\scrolling_display|text_data~27_combout ),
	.datab(!\scrolling_display|text_data[9][3]~9_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~28 .extended_lut = "off";
defparam \scrolling_display|Mux41~28 .lut_mask = 64'h3035303500550055;
defparam \scrolling_display|Mux41~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N54
cyclonev_lcell_comb \scrolling_display|Mux35~2 (
// Equation(s):
// \scrolling_display|Mux35~2_combout  = (!\scrolling_display|Mux38~0_combout  & (((!\scrolling_display|Mux41~28_combout  & \scrolling_display|Mux38~1_combout )))) # (\scrolling_display|Mux38~0_combout  & (!\scrolling_display|Mux41~27_combout  & 
// ((!\scrolling_display|Mux38~1_combout ))))

	.dataa(!\scrolling_display|Mux41~27_combout ),
	.datab(!\scrolling_display|Mux41~28_combout ),
	.datac(!\scrolling_display|Mux38~0_combout ),
	.datad(!\scrolling_display|Mux38~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux35~2 .extended_lut = "off";
defparam \scrolling_display|Mux35~2 .lut_mask = 64'h0AC00AC00AC00AC0;
defparam \scrolling_display|Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N0
cyclonev_lcell_comb \scrolling_display|Mux35~1 (
// Equation(s):
// \scrolling_display|Mux35~1_combout  = ( \Equal0~0_combout  & ( \scrolling_display|Mux35~0_combout  & ( (!\scrolling_display|Mux36~1_combout  & (\scrolling_display|Mux36~0_combout  & (\scrolling_display|Mux41~15_combout ))) # 
// (\scrolling_display|Mux36~1_combout  & (!\scrolling_display|Mux36~0_combout  & ((\scrolling_display|text_pointer [0])))) ) ) ) # ( !\Equal0~0_combout  & ( \scrolling_display|Mux35~0_combout  & ( ((\scrolling_display|Mux36~1_combout  & 
// \scrolling_display|text_pointer [0])) # (\scrolling_display|Mux36~0_combout ) ) ) ) # ( \Equal0~0_combout  & ( !\scrolling_display|Mux35~0_combout  & ( (!\scrolling_display|Mux36~1_combout  & ((!\scrolling_display|Mux36~0_combout ) # 
// ((\scrolling_display|Mux41~15_combout )))) # (\scrolling_display|Mux36~1_combout  & (!\scrolling_display|Mux36~0_combout  & ((\scrolling_display|text_pointer [0])))) ) ) ) # ( !\Equal0~0_combout  & ( !\scrolling_display|Mux35~0_combout  & ( 
// (!\scrolling_display|Mux36~1_combout ) # ((\scrolling_display|text_pointer [0]) # (\scrolling_display|Mux36~0_combout )) ) ) )

	.dataa(!\scrolling_display|Mux36~1_combout ),
	.datab(!\scrolling_display|Mux36~0_combout ),
	.datac(!\scrolling_display|Mux41~15_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!\Equal0~0_combout ),
	.dataf(!\scrolling_display|Mux35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux35~1 .extended_lut = "off";
defparam \scrolling_display|Mux35~1 .lut_mask = 64'hBBFF8ACE33770246;
defparam \scrolling_display|Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N12
cyclonev_lcell_comb \scrolling_display|WideOr36~1 (
// Equation(s):
// \scrolling_display|WideOr36~1_combout  = ( !\scrolling_display|Mux35~2_combout  & ( (!\scrolling_display|text_pointer [2] & (!\scrolling_display|Mux36~6_combout  & (\scrolling_display|Mux35~1_combout ))) ) ) # ( \scrolling_display|Mux35~2_combout  & ( 
// (!\scrolling_display|Mux36~6_combout  & ((!\scrolling_display|text_pointer [2]) # ((!\scrolling_display|text_pointer [4] & ((!\scrolling_display|Mux41~27_combout ) # (\scrolling_display|text_pointer [3])))))) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|Mux36~6_combout ),
	.datac(!\scrolling_display|text_pointer [4]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\scrolling_display|Mux35~2_combout ),
	.dataf(!\scrolling_display|Mux41~27_combout ),
	.datag(!\scrolling_display|Mux35~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr36~1 .extended_lut = "on";
defparam \scrolling_display|WideOr36~1 .lut_mask = 64'h0808C8C8080888C8;
defparam \scrolling_display|WideOr36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N48
cyclonev_lcell_comb \scrolling_display|WideOr41~0 (
// Equation(s):
// \scrolling_display|WideOr41~0_combout  = ( \scrolling_display|Mux40~1_combout  & ( \scrolling_display|WideOr36~1_combout  & ( (!\scrolling_display|Mux39~2_combout  & ((!\scrolling_display|Mux37~8_combout  & (\scrolling_display|Mux41~13_combout )) # 
// (\scrolling_display|Mux37~8_combout  & ((!\scrolling_display|Mux38~6_combout ))))) # (\scrolling_display|Mux39~2_combout  & (((!\scrolling_display|Mux37~8_combout )))) ) ) ) # ( !\scrolling_display|Mux40~1_combout  & ( 
// \scrolling_display|WideOr36~1_combout  & ( (!\scrolling_display|Mux41~13_combout  & (!\scrolling_display|Mux38~6_combout  & (!\scrolling_display|Mux39~2_combout  $ (!\scrolling_display|Mux37~8_combout )))) # (\scrolling_display|Mux41~13_combout  & 
// ((!\scrolling_display|Mux39~2_combout  & (!\scrolling_display|Mux38~6_combout )) # (\scrolling_display|Mux39~2_combout  & ((!\scrolling_display|Mux37~8_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux41~13_combout ),
	.datab(!\scrolling_display|Mux38~6_combout ),
	.datac(!\scrolling_display|Mux39~2_combout ),
	.datad(!\scrolling_display|Mux37~8_combout ),
	.datae(!\scrolling_display|Mux40~1_combout ),
	.dataf(!\scrolling_display|WideOr36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr41~0 .extended_lut = "off";
defparam \scrolling_display|WideOr41~0 .lut_mask = 64'h000000004DC05FC0;
defparam \scrolling_display|WideOr41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N54
cyclonev_lcell_comb \scrolling_display|WideOr40~0 (
// Equation(s):
// \scrolling_display|WideOr40~0_combout  = ( \scrolling_display|Mux40~1_combout  & ( \scrolling_display|WideOr36~1_combout  & ( (!\scrolling_display|Mux39~2_combout  & (!\scrolling_display|Mux41~13_combout  & (!\scrolling_display|Mux38~6_combout  $ 
// (!\scrolling_display|Mux37~8_combout )))) # (\scrolling_display|Mux39~2_combout  & (((\scrolling_display|Mux38~6_combout  & !\scrolling_display|Mux37~8_combout )))) ) ) ) # ( !\scrolling_display|Mux40~1_combout  & ( \scrolling_display|WideOr36~1_combout  
// & ( (!\scrolling_display|Mux39~2_combout  & (((\scrolling_display|Mux41~13_combout  & !\scrolling_display|Mux38~6_combout )) # (\scrolling_display|Mux37~8_combout ))) # (\scrolling_display|Mux39~2_combout  & (!\scrolling_display|Mux38~6_combout  & 
// (!\scrolling_display|Mux41~13_combout  $ (\scrolling_display|Mux37~8_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux41~13_combout ),
	.datab(!\scrolling_display|Mux38~6_combout ),
	.datac(!\scrolling_display|Mux39~2_combout ),
	.datad(!\scrolling_display|Mux37~8_combout ),
	.datae(!\scrolling_display|Mux40~1_combout ),
	.dataf(!\scrolling_display|WideOr36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr40~0 .extended_lut = "off";
defparam \scrolling_display|WideOr40~0 .lut_mask = 64'h0000000048F42380;
defparam \scrolling_display|WideOr40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N36
cyclonev_lcell_comb \scrolling_display|WideOr39~0 (
// Equation(s):
// \scrolling_display|WideOr39~0_combout  = ( \scrolling_display|Mux40~1_combout  & ( \scrolling_display|WideOr36~1_combout  & ( !\scrolling_display|Mux37~8_combout  $ (((!\scrolling_display|Mux38~6_combout  & (!\scrolling_display|Mux41~13_combout  $ 
// (!\scrolling_display|Mux39~2_combout ))))) ) ) ) # ( !\scrolling_display|Mux40~1_combout  & ( \scrolling_display|WideOr36~1_combout  & ( (!\scrolling_display|Mux38~6_combout  & (!\scrolling_display|Mux41~13_combout  $ 
// (((!\scrolling_display|Mux39~2_combout ) # (\scrolling_display|Mux37~8_combout ))))) # (\scrolling_display|Mux38~6_combout  & (!\scrolling_display|Mux39~2_combout  $ (((\scrolling_display|Mux41~13_combout  & !\scrolling_display|Mux37~8_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux41~13_combout ),
	.datab(!\scrolling_display|Mux38~6_combout ),
	.datac(!\scrolling_display|Mux39~2_combout ),
	.datad(!\scrolling_display|Mux37~8_combout ),
	.datae(!\scrolling_display|Mux40~1_combout ),
	.dataf(!\scrolling_display|WideOr36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr39~0 .extended_lut = "off";
defparam \scrolling_display|WideOr39~0 .lut_mask = 64'h000000006974B748;
defparam \scrolling_display|WideOr39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N6
cyclonev_lcell_comb \scrolling_display|WideOr38~0 (
// Equation(s):
// \scrolling_display|WideOr38~0_combout  = ( \scrolling_display|Mux40~1_combout  & ( \scrolling_display|WideOr36~1_combout  & ( (!\scrolling_display|Mux41~13_combout  & ((!\scrolling_display|Mux39~2_combout  & ((!\scrolling_display|Mux37~8_combout ))) # 
// (\scrolling_display|Mux39~2_combout  & (!\scrolling_display|Mux38~6_combout  & \scrolling_display|Mux37~8_combout )))) # (\scrolling_display|Mux41~13_combout  & ((!\scrolling_display|Mux39~2_combout  & (!\scrolling_display|Mux38~6_combout )) # 
// (\scrolling_display|Mux39~2_combout  & ((!\scrolling_display|Mux37~8_combout ))))) ) ) ) # ( !\scrolling_display|Mux40~1_combout  & ( \scrolling_display|WideOr36~1_combout  & ( (!\scrolling_display|Mux38~6_combout  & (((\scrolling_display|Mux39~2_combout 
// )))) # (\scrolling_display|Mux38~6_combout  & ((!\scrolling_display|Mux41~13_combout  & (\scrolling_display|Mux39~2_combout  & !\scrolling_display|Mux37~8_combout )) # (\scrolling_display|Mux41~13_combout  & (!\scrolling_display|Mux39~2_combout  & 
// \scrolling_display|Mux37~8_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux41~13_combout ),
	.datab(!\scrolling_display|Mux38~6_combout ),
	.datac(!\scrolling_display|Mux39~2_combout ),
	.datad(!\scrolling_display|Mux37~8_combout ),
	.datae(!\scrolling_display|Mux40~1_combout ),
	.dataf(!\scrolling_display|WideOr36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr38~0 .extended_lut = "off";
defparam \scrolling_display|WideOr38~0 .lut_mask = 64'h000000000E1CE548;
defparam \scrolling_display|WideOr38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N24
cyclonev_lcell_comb \scrolling_display|WideOr37~0 (
// Equation(s):
// \scrolling_display|WideOr37~0_combout  = ( \scrolling_display|Mux40~1_combout  & ( \scrolling_display|WideOr36~1_combout  & ( (!\scrolling_display|Mux37~8_combout ) # ((!\scrolling_display|Mux41~13_combout  & !\scrolling_display|Mux38~6_combout )) ) ) ) # 
// ( !\scrolling_display|Mux40~1_combout  & ( \scrolling_display|WideOr36~1_combout  & ( (!\scrolling_display|Mux38~6_combout  & ((!\scrolling_display|Mux41~13_combout  $ (!\scrolling_display|Mux37~8_combout )) # (\scrolling_display|Mux39~2_combout ))) # 
// (\scrolling_display|Mux38~6_combout  & ((!\scrolling_display|Mux37~8_combout ) # ((!\scrolling_display|Mux41~13_combout  & !\scrolling_display|Mux39~2_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux41~13_combout ),
	.datab(!\scrolling_display|Mux38~6_combout ),
	.datac(!\scrolling_display|Mux39~2_combout ),
	.datad(!\scrolling_display|Mux37~8_combout ),
	.datae(!\scrolling_display|Mux40~1_combout ),
	.dataf(!\scrolling_display|WideOr36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr37~0 .extended_lut = "off";
defparam \scrolling_display|WideOr37~0 .lut_mask = 64'h000000007FACFF88;
defparam \scrolling_display|WideOr37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N42
cyclonev_lcell_comb \scrolling_display|WideOr36~0 (
// Equation(s):
// \scrolling_display|WideOr36~0_combout  = ( \scrolling_display|Mux40~1_combout  & ( \scrolling_display|WideOr36~1_combout  & ( (!\scrolling_display|Mux39~2_combout  & ((!\scrolling_display|Mux38~6_combout ) # ((\scrolling_display|Mux41~13_combout  & 
// !\scrolling_display|Mux37~8_combout )))) # (\scrolling_display|Mux39~2_combout  & (((!\scrolling_display|Mux37~8_combout )))) ) ) ) # ( !\scrolling_display|Mux40~1_combout  & ( \scrolling_display|WideOr36~1_combout  & ( 
// (!\scrolling_display|Mux38~6_combout  & (((\scrolling_display|Mux37~8_combout )) # (\scrolling_display|Mux41~13_combout ))) # (\scrolling_display|Mux38~6_combout  & ((!\scrolling_display|Mux39~2_combout ) # ((!\scrolling_display|Mux41~13_combout  & 
// !\scrolling_display|Mux37~8_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux41~13_combout ),
	.datab(!\scrolling_display|Mux38~6_combout ),
	.datac(!\scrolling_display|Mux39~2_combout ),
	.datad(!\scrolling_display|Mux37~8_combout ),
	.datae(!\scrolling_display|Mux40~1_combout ),
	.dataf(!\scrolling_display|WideOr36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr36~0 .extended_lut = "off";
defparam \scrolling_display|WideOr36~0 .lut_mask = 64'h0000000076FCDFC0;
defparam \scrolling_display|WideOr36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N0
cyclonev_lcell_comb \scrolling_display|WideOr35~0 (
// Equation(s):
// \scrolling_display|WideOr35~0_combout  = ( \scrolling_display|Mux40~1_combout  & ( \scrolling_display|WideOr36~1_combout  & ( (!\scrolling_display|Mux41~13_combout  & (!\scrolling_display|Mux38~6_combout  & ((!\scrolling_display|Mux37~8_combout )))) # 
// (\scrolling_display|Mux41~13_combout  & (!\scrolling_display|Mux39~2_combout  & (!\scrolling_display|Mux38~6_combout  $ (!\scrolling_display|Mux37~8_combout )))) ) ) ) # ( !\scrolling_display|Mux40~1_combout  & ( \scrolling_display|WideOr36~1_combout  & ( 
// (!\scrolling_display|Mux41~13_combout  & ((!\scrolling_display|Mux38~6_combout  & ((\scrolling_display|Mux37~8_combout ))) # (\scrolling_display|Mux38~6_combout  & (!\scrolling_display|Mux39~2_combout )))) # (\scrolling_display|Mux41~13_combout  & 
// ((!\scrolling_display|Mux37~8_combout  & (!\scrolling_display|Mux38~6_combout )) # (\scrolling_display|Mux37~8_combout  & ((!\scrolling_display|Mux39~2_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux41~13_combout ),
	.datab(!\scrolling_display|Mux38~6_combout ),
	.datac(!\scrolling_display|Mux39~2_combout ),
	.datad(!\scrolling_display|Mux37~8_combout ),
	.datae(!\scrolling_display|Mux40~1_combout ),
	.dataf(!\scrolling_display|WideOr36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr35~0 .extended_lut = "off";
defparam \scrolling_display|WideOr35~0 .lut_mask = 64'h0000000064F89840;
defparam \scrolling_display|WideOr35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N3
cyclonev_lcell_comb \scrolling_display|Mux31~0 (
// Equation(s):
// \scrolling_display|Mux31~0_combout  = ( \scrolling_display|text_pointer [4] & ( !\scrolling_display|text_pointer [2] $ (!\scrolling_display|text_pointer [3]) ) ) # ( !\scrolling_display|text_pointer [4] & ( (\scrolling_display|text_pointer [2] & 
// \scrolling_display|text_pointer [3]) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux31~0 .extended_lut = "off";
defparam \scrolling_display|Mux31~0 .lut_mask = 64'h1111111166666666;
defparam \scrolling_display|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N42
cyclonev_lcell_comb \scrolling_display|Mux30~0 (
// Equation(s):
// \scrolling_display|Mux30~0_combout  = ( \scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [2]) # (!\scrolling_display|text_pointer [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux30~0 .extended_lut = "off";
defparam \scrolling_display|Mux30~0 .lut_mask = 64'h00000000FFF0FFF0;
defparam \scrolling_display|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N36
cyclonev_lcell_comb \scrolling_display|Mux5~0 (
// Equation(s):
// \scrolling_display|Mux5~0_combout  = ( \scrolling_display|text_data[17][1]~28_combout  & ( \main_fsm|invalid_zoom_error~0_combout  & ( (!\scrolling_display|text_data[19][5]~0_combout  & ((\scrolling_display|text_pointer [1]) # 
// (\scrolling_display|text_pointer [0]))) # (\scrolling_display|text_data[19][5]~0_combout  & ((!\scrolling_display|text_pointer [1]))) ) ) ) # ( !\scrolling_display|text_data[17][1]~28_combout  & ( \main_fsm|invalid_zoom_error~0_combout  & ( 
// (!\scrolling_display|text_data[19][5]~0_combout  & ((\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_data[19][5]~0_combout  & (!\scrolling_display|text_pointer [0] & !\scrolling_display|text_pointer [1])) ) ) ) # ( 
// \scrolling_display|text_data[17][1]~28_combout  & ( !\main_fsm|invalid_zoom_error~0_combout  & ( (!\scrolling_display|text_pointer [1] & (((\scrolling_display|text_pointer [0])))) # (\scrolling_display|text_pointer [1] & 
// ((!\scrolling_display|text_data[19][5]~0_combout ) # ((\scrolling_display|text_data~12_combout  & \scrolling_display|text_pointer [0])))) ) ) ) # ( !\scrolling_display|text_data[17][1]~28_combout  & ( !\main_fsm|invalid_zoom_error~0_combout  & ( 
// (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[19][5]~0_combout ) # ((\scrolling_display|text_data~12_combout  & \scrolling_display|text_pointer [0])))) ) ) )

	.dataa(!\scrolling_display|text_data~12_combout ),
	.datab(!\scrolling_display|text_data[19][5]~0_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_data[17][1]~28_combout ),
	.dataf(!\main_fsm|invalid_zoom_error~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux5~0 .extended_lut = "off";
defparam \scrolling_display|Mux5~0 .lut_mask = 64'h00CD0FCD30CC3FCC;
defparam \scrolling_display|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N0
cyclonev_lcell_comb \scrolling_display|Mux5~2 (
// Equation(s):
// \scrolling_display|Mux5~2_combout  = ( \scrolling_display|text_data[12][1]~7_combout  & ( \scrolling_display|Mux1~0_combout  & ( (!\scrolling_display|text_pointer [0]) # ((!\scrolling_display|text_pointer [1] & 
// ((\scrolling_display|text_data[12][0]~17_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[8][1]~20_combout ))) ) ) ) # ( !\scrolling_display|text_data[12][1]~7_combout  & ( \scrolling_display|Mux1~0_combout  & ( 
// (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_pointer [1])) # (\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[12][0]~17_combout ))) # (\scrolling_display|text_pointer [1] & 
// (\scrolling_display|text_data[8][1]~20_combout )))) ) ) ) # ( \scrolling_display|text_data[12][1]~7_combout  & ( !\scrolling_display|Mux1~0_combout  & ( (!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [1])) # 
// (\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[12][0]~17_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[8][1]~20_combout )))) ) ) ) # ( 
// !\scrolling_display|text_data[12][1]~7_combout  & ( !\scrolling_display|Mux1~0_combout  & ( (\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[12][0]~17_combout ))) # 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[8][1]~20_combout )))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_data[8][1]~20_combout ),
	.datad(!\scrolling_display|text_data[12][0]~17_combout ),
	.datae(!\scrolling_display|text_data[12][1]~7_combout ),
	.dataf(!\scrolling_display|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux5~2 .extended_lut = "off";
defparam \scrolling_display|Mux5~2 .lut_mask = 64'h014589CD2367ABEF;
defparam \scrolling_display|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N12
cyclonev_lcell_comb \scrolling_display|Mux5~3 (
// Equation(s):
// \scrolling_display|Mux5~3_combout  = ( \scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[10][1]~26_combout  & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[9][1]~25_combout ))) # 
// (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_data[11][1]~2_combout )) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[10][1]~26_combout  & ( (\scrolling_display|text_data[8][1]~20_combout  & 
// !\scrolling_display|text_pointer [1]) ) ) ) # ( \scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[10][1]~26_combout  & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[9][1]~25_combout ))) # 
// (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_data[11][1]~2_combout )) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[10][1]~26_combout  & ( (\scrolling_display|text_pointer [1]) # 
// (\scrolling_display|text_data[8][1]~20_combout ) ) ) )

	.dataa(!\scrolling_display|text_data[11][1]~2_combout ),
	.datab(!\scrolling_display|text_data[8][1]~20_combout ),
	.datac(!\scrolling_display|text_data[9][1]~25_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\scrolling_display|text_data[10][1]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux5~3 .extended_lut = "off";
defparam \scrolling_display|Mux5~3 .lut_mask = 64'h33FFF0AA3300F0AA;
defparam \scrolling_display|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N45
cyclonev_lcell_comb \scrolling_display|Mux41~29 (
// Equation(s):
// \scrolling_display|Mux41~29_combout  = (!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[6][1]~24_combout )) # (\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[7][1]~21_combout )))

	.dataa(!\scrolling_display|text_data[6][1]~24_combout ),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_data[7][1]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~29 .extended_lut = "off";
defparam \scrolling_display|Mux41~29 .lut_mask = 64'hA0AFA0AFA0AFA0AF;
defparam \scrolling_display|Mux41~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N6
cyclonev_lcell_comb \scrolling_display|Mux33~0 (
// Equation(s):
// \scrolling_display|Mux33~0_combout  = ( \scrolling_display|text_pointer [3] & ( \scrolling_display|Mux41~29_combout  & ( (\scrolling_display|Mux5~2_combout  & !\scrolling_display|text_pointer [2]) ) ) ) # ( !\scrolling_display|text_pointer [3] & ( 
// \scrolling_display|Mux41~29_combout  & ( (!\scrolling_display|text_pointer [2] & ((\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_pointer [2] & (\scrolling_display|Mux5~3_combout )) ) ) ) # ( \scrolling_display|text_pointer [3] & ( 
// !\scrolling_display|Mux41~29_combout  & ( (\scrolling_display|Mux5~2_combout  & !\scrolling_display|text_pointer [2]) ) ) ) # ( !\scrolling_display|text_pointer [3] & ( !\scrolling_display|Mux41~29_combout  & ( (\scrolling_display|Mux5~3_combout  & 
// \scrolling_display|text_pointer [2]) ) ) )

	.dataa(!\scrolling_display|Mux5~2_combout ),
	.datab(!\scrolling_display|Mux5~3_combout ),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|Mux41~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux33~0 .extended_lut = "off";
defparam \scrolling_display|Mux33~0 .lut_mask = 64'h0303505003F35050;
defparam \scrolling_display|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N42
cyclonev_lcell_comb \scrolling_display|Mux5~1 (
// Equation(s):
// \scrolling_display|Mux5~1_combout  = ( \scrolling_display|text_data[21][1]~32_combout  & ( (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & (!\scrolling_display|text_data[6][1]~24_combout )) # 
// (\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[12][1]~7_combout ))))) # (\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_pointer [1])))) ) ) # ( !\scrolling_display|text_data[21][1]~32_combout  & ( 
// (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & (!\scrolling_display|text_data[6][1]~24_combout )) # (\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[12][1]~7_combout ))))) ) )

	.dataa(!\scrolling_display|text_data[6][1]~24_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data[12][1]~7_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[21][1]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux5~1 .extended_lut = "off";
defparam \scrolling_display|Mux5~1 .lut_mask = 64'h880C880CBB0CBB0C;
defparam \scrolling_display|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N54
cyclonev_lcell_comb \scrolling_display|Mux33~1 (
// Equation(s):
// \scrolling_display|Mux33~1_combout  = ( \scrolling_display|Mux5~1_combout  & ( (!\scrolling_display|Mux31~0_combout  & (((\scrolling_display|Mux33~0_combout )) # (\scrolling_display|Mux30~0_combout ))) # (\scrolling_display|Mux31~0_combout  & 
// (!\scrolling_display|Mux30~0_combout  & (\scrolling_display|Mux5~0_combout ))) ) ) # ( !\scrolling_display|Mux5~1_combout  & ( (!\scrolling_display|Mux30~0_combout  & ((!\scrolling_display|Mux31~0_combout  & ((\scrolling_display|Mux33~0_combout ))) # 
// (\scrolling_display|Mux31~0_combout  & (\scrolling_display|Mux5~0_combout )))) ) )

	.dataa(!\scrolling_display|Mux31~0_combout ),
	.datab(!\scrolling_display|Mux30~0_combout ),
	.datac(!\scrolling_display|Mux5~0_combout ),
	.datad(!\scrolling_display|Mux33~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux33~1 .extended_lut = "off";
defparam \scrolling_display|Mux33~1 .lut_mask = 64'h048C048C26AE26AE;
defparam \scrolling_display|Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N30
cyclonev_lcell_comb \scrolling_display|text_data[8][2]~43 (
// Equation(s):
// \scrolling_display|text_data[8][2]~43_combout  = (\Equal0~0_combout  & (!\scrolling_display|text_data~8_combout  & !\scrolling_display|Decoder0~1_combout ))

	.dataa(gnd),
	.datab(!\Equal0~0_combout ),
	.datac(!\scrolling_display|text_data~8_combout ),
	.datad(!\scrolling_display|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[8][2]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[8][2]~43 .extended_lut = "off";
defparam \scrolling_display|text_data[8][2]~43 .lut_mask = 64'h3000300030003000;
defparam \scrolling_display|text_data[8][2]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N36
cyclonev_lcell_comb \scrolling_display|Mux41~43 (
// Equation(s):
// \scrolling_display|Mux41~43_combout  = ( \scrolling_display|text_data[19][5]~0_combout  & ( \scrolling_display|text_data[8][2]~43_combout  & ( (!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data~16_combout  & 
// (\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_pointer [1] & \scrolling_display|text_data~4_combout )))) ) ) ) # ( !\scrolling_display|text_data[19][5]~0_combout  & ( 
// \scrolling_display|text_data[8][2]~43_combout  & ( \scrolling_display|text_pointer [0] ) ) ) # ( \scrolling_display|text_data[19][5]~0_combout  & ( !\scrolling_display|text_data[8][2]~43_combout  & ( (!\scrolling_display|text_pointer [0] & 
// ((!\scrolling_display|text_data~16_combout ) # ((!\scrolling_display|text_pointer [1])))) # (\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_pointer [1] & \scrolling_display|text_data~4_combout )))) ) ) ) # ( 
// !\scrolling_display|text_data[19][5]~0_combout  & ( !\scrolling_display|text_data[8][2]~43_combout  & ( (!\scrolling_display|text_pointer [1]) # (\scrolling_display|text_pointer [0]) ) ) )

	.dataa(!\scrolling_display|text_data~16_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_data~4_combout ),
	.datae(!\scrolling_display|text_data[19][5]~0_combout ),
	.dataf(!\scrolling_display|text_data[8][2]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~43 .extended_lut = "off";
defparam \scrolling_display|Mux41~43 .lut_mask = 64'hF3F3C8F833330838;
defparam \scrolling_display|Mux41~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N18
cyclonev_lcell_comb \scrolling_display|Mux41~42 (
// Equation(s):
// \scrolling_display|Mux41~42_combout  = ( \scrolling_display|text_data[10][0]~3_combout  & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[13][2]~33_combout )) # 
// (\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[10][2]~34_combout ))) ) ) ) # ( !\scrolling_display|text_data[10][0]~3_combout  & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & 
// (\scrolling_display|text_data[13][2]~33_combout )) # (\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[10][2]~34_combout ))) ) ) ) # ( \scrolling_display|text_data[10][0]~3_combout  & ( !\scrolling_display|text_pointer [0] & ( 
// (\scrolling_display|text_pointer [1]) # (\scrolling_display|text_data[11][0]~15_combout ) ) ) ) # ( !\scrolling_display|text_data[10][0]~3_combout  & ( !\scrolling_display|text_pointer [0] & ( (\scrolling_display|text_data[11][0]~15_combout  & 
// !\scrolling_display|text_pointer [1]) ) ) )

	.dataa(!\scrolling_display|text_data[13][2]~33_combout ),
	.datab(!\scrolling_display|text_data[11][0]~15_combout ),
	.datac(!\scrolling_display|text_data[10][2]~34_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_data[10][0]~3_combout ),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~42 .extended_lut = "off";
defparam \scrolling_display|Mux41~42 .lut_mask = 64'h330033FF550F550F;
defparam \scrolling_display|Mux41~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N33
cyclonev_lcell_comb \scrolling_display|Mux41~44 (
// Equation(s):
// \scrolling_display|Mux41~44_combout  = ( \scrolling_display|Decoder0~0_combout  & ( (!\scrolling_display|text_data~8_combout  & ((!\Equal0~0_combout  & ((\scrolling_display|text_pointer [0]))) # (\Equal0~0_combout  & (!\algorithm_select[0]~1_combout  & 
// !\scrolling_display|text_pointer [0])))) # (\scrolling_display|text_data~8_combout  & (((\scrolling_display|text_pointer [0])))) ) ) # ( !\scrolling_display|Decoder0~0_combout  & ( ((!\scrolling_display|text_data~8_combout  & (\Equal0~0_combout  & 
// !\algorithm_select[0]~1_combout ))) # (\scrolling_display|text_pointer [0]) ) )

	.dataa(!\scrolling_display|text_data~8_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\algorithm_select[0]~1_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~44 .extended_lut = "off";
defparam \scrolling_display|Mux41~44 .lut_mask = 64'h20FF20FF20DD20DD;
defparam \scrolling_display|Mux41~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N0
cyclonev_lcell_comb \scrolling_display|Mux32~0 (
// Equation(s):
// \scrolling_display|Mux32~0_combout  = ( \scrolling_display|Mux41~44_combout  & ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [2] & (((!\scrolling_display|text_pointer [3]) # (\scrolling_display|Mux41~42_combout )))) # 
// (\scrolling_display|text_pointer [2] & (\scrolling_display|Mux41~43_combout  & (!\scrolling_display|text_pointer [3]))) ) ) ) # ( !\scrolling_display|Mux41~44_combout  & ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [2] & 
// (((\scrolling_display|text_pointer [3] & \scrolling_display|Mux41~42_combout )))) # (\scrolling_display|text_pointer [2] & (\scrolling_display|Mux41~43_combout  & (!\scrolling_display|text_pointer [3]))) ) ) ) # ( \scrolling_display|Mux41~44_combout  & ( 
// !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [2] & (((\scrolling_display|text_pointer [3] & \scrolling_display|Mux41~42_combout )))) # (\scrolling_display|text_pointer [2] & (\scrolling_display|Mux41~43_combout  & 
// (!\scrolling_display|text_pointer [3]))) ) ) ) # ( !\scrolling_display|Mux41~44_combout  & ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [2] & (((\scrolling_display|text_pointer [3] & \scrolling_display|Mux41~42_combout )))) 
// # (\scrolling_display|text_pointer [2] & (\scrolling_display|Mux41~43_combout  & (!\scrolling_display|text_pointer [3]))) ) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|Mux41~43_combout ),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\scrolling_display|Mux41~42_combout ),
	.datae(!\scrolling_display|Mux41~44_combout ),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux32~0 .extended_lut = "off";
defparam \scrolling_display|Mux32~0 .lut_mask = 64'h101A101A101AB0BA;
defparam \scrolling_display|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N57
cyclonev_lcell_comb \scrolling_display|Mux4~0 (
// Equation(s):
// \scrolling_display|Mux4~0_combout  = ( !\scrolling_display|text_pointer [1] & ( (\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [0] & !\Equal0~0_combout )) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux4~0 .extended_lut = "off";
defparam \scrolling_display|Mux4~0 .lut_mask = 64'h5000500000000000;
defparam \scrolling_display|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N54
cyclonev_lcell_comb \scrolling_display|Mux31~1 (
// Equation(s):
// \scrolling_display|Mux31~1_combout  = ( \scrolling_display|text_pointer [3] & ( (\scrolling_display|text_pointer [2] & !\scrolling_display|text_pointer [4]) ) ) # ( !\scrolling_display|text_pointer [3] & ( (!\scrolling_display|text_pointer [2] & 
// \scrolling_display|text_pointer [4]) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux31~1 .extended_lut = "off";
defparam \scrolling_display|Mux31~1 .lut_mask = 64'h0A0A0A0A50505050;
defparam \scrolling_display|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N36
cyclonev_lcell_comb \scrolling_display|Mux41~41 (
// Equation(s):
// \scrolling_display|Mux41~41_combout  = ( \scrolling_display|text_pointer [0] & ( \Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_data~13_combout )) # (\scrolling_display|text_pointer [1] & 
// ((\scrolling_display|text_data~36_combout ))) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( \Equal0~0_combout  & ( (!\scrolling_display|text_data~8_combout ) # (\scrolling_display|text_pointer [1]) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( 
// !\Equal0~0_combout  & ( !\scrolling_display|text_pointer [1] ) ) )

	.dataa(!\scrolling_display|text_data~13_combout ),
	.datab(!\scrolling_display|text_data~36_combout ),
	.datac(!\scrolling_display|text_data~8_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~41 .extended_lut = "off";
defparam \scrolling_display|Mux41~41 .lut_mask = 64'hFF000000F0FF5533;
defparam \scrolling_display|Mux41~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N54
cyclonev_lcell_comb \scrolling_display|Mux41~40 (
// Equation(s):
// \scrolling_display|Mux41~40_combout  = ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0] & ((!\Equal0~0_combout ) # (\scrolling_display|text_data~22_combout ))) ) ) # ( !\scrolling_display|text_pointer [1] & ( 
// (!\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_data[9][1]~25_combout )))) # (\scrolling_display|text_pointer [0] & (\scrolling_display|text_data~22_combout  & (\Equal0~0_combout ))) ) )

	.dataa(!\scrolling_display|text_data~22_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\scrolling_display|text_data[9][1]~25_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~40 .extended_lut = "off";
defparam \scrolling_display|Mux41~40 .lut_mask = 64'hF011F011DD00DD00;
defparam \scrolling_display|Mux41~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N6
cyclonev_lcell_comb \scrolling_display|Mux32~1 (
// Equation(s):
// \scrolling_display|Mux32~1_combout  = ( \scrolling_display|Mux31~0_combout  & ( \scrolling_display|Mux41~40_combout  & ( (!\scrolling_display|Mux31~1_combout  & (\scrolling_display|Mux4~0_combout )) # (\scrolling_display|Mux31~1_combout  & 
// ((!\scrolling_display|Mux41~41_combout ))) ) ) ) # ( !\scrolling_display|Mux31~0_combout  & ( \scrolling_display|Mux41~40_combout  & ( (\scrolling_display|Mux31~1_combout ) # (\scrolling_display|Mux32~0_combout ) ) ) ) # ( 
// \scrolling_display|Mux31~0_combout  & ( !\scrolling_display|Mux41~40_combout  & ( (!\scrolling_display|Mux31~1_combout  & (\scrolling_display|Mux4~0_combout )) # (\scrolling_display|Mux31~1_combout  & ((!\scrolling_display|Mux41~41_combout ))) ) ) ) # ( 
// !\scrolling_display|Mux31~0_combout  & ( !\scrolling_display|Mux41~40_combout  & ( (\scrolling_display|Mux32~0_combout  & !\scrolling_display|Mux31~1_combout ) ) ) )

	.dataa(!\scrolling_display|Mux32~0_combout ),
	.datab(!\scrolling_display|Mux4~0_combout ),
	.datac(!\scrolling_display|Mux31~1_combout ),
	.datad(!\scrolling_display|Mux41~41_combout ),
	.datae(!\scrolling_display|Mux31~0_combout ),
	.dataf(!\scrolling_display|Mux41~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux32~1 .extended_lut = "off";
defparam \scrolling_display|Mux32~1 .lut_mask = 64'h50503F305F5F3F30;
defparam \scrolling_display|Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N12
cyclonev_lcell_comb \scrolling_display|Mux1~3 (
// Equation(s):
// \scrolling_display|Mux1~3_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|text_data~37_combout  & ( (\Equal0~0_combout  & ((!\scrolling_display|text_data~38_combout ) # (\scrolling_display|text_pointer [0]))) ) ) ) # ( 
// !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_data~37_combout  & ( (!\scrolling_display|text_pointer [0] & \scrolling_display|text_data[19][5]~39_combout ) ) ) ) # ( \scrolling_display|text_pointer [1] & ( 
// !\scrolling_display|text_data~37_combout  & ( (\Equal0~0_combout  & ((!\scrolling_display|text_data~38_combout ) # (\scrolling_display|text_pointer [0]))) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data~37_combout  & ( 
// (!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[19][5]~39_combout ))) # (\scrolling_display|text_pointer [0] & (\Equal0~0_combout )) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data~38_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(!\scrolling_display|text_data[19][5]~39_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_data~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux1~3 .extended_lut = "off";
defparam \scrolling_display|Mux1~3 .lut_mask = 64'h05AF0D0D00AA0D0D;
defparam \scrolling_display|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N48
cyclonev_lcell_comb \scrolling_display|Mux41~54 (
// Equation(s):
// \scrolling_display|Mux41~54_combout  = ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_data[19][5]~0_combout  & \scrolling_display|text_pointer [0]) ) ) # ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0] 
// & (((!\Equal0~0_combout )))) # (\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[19][5]~0_combout  & (\scrolling_display|text_data[15][0]~10_combout ))) ) )

	.dataa(!\scrolling_display|text_data[19][5]~0_combout ),
	.datab(!\scrolling_display|text_data[15][0]~10_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~54 .extended_lut = "off";
defparam \scrolling_display|Mux41~54 .lut_mask = 64'hF011F01100AA00AA;
defparam \scrolling_display|Mux41~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N12
cyclonev_lcell_comb \scrolling_display|Mux1~2 (
// Equation(s):
// \scrolling_display|Mux1~2_combout  = ( !\scrolling_display|Mux1~0_combout  & ( \scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [0] ) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\scrolling_display|Mux1~0_combout ),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux1~2 .extended_lut = "off";
defparam \scrolling_display|Mux1~2 .lut_mask = 64'h0000000033330000;
defparam \scrolling_display|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N3
cyclonev_lcell_comb \scrolling_display|Mux28~0 (
// Equation(s):
// \scrolling_display|Mux28~0_combout  = ( \scrolling_display|Mux1~2_combout  & ( (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3] & ((\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_pointer [3] & 
// (!\scrolling_display|Mux41~54_combout )))) ) ) # ( !\scrolling_display|Mux1~2_combout  & ( (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3] & ((\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_pointer [3] & 
// (!\scrolling_display|Mux41~54_combout )))) # (\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [3])) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(!\scrolling_display|Mux41~54_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux28~0 .extended_lut = "off";
defparam \scrolling_display|Mux28~0 .lut_mask = 64'h64EC64EC20A820A8;
defparam \scrolling_display|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N54
cyclonev_lcell_comb \scrolling_display|Mux41~52 (
// Equation(s):
// \scrolling_display|Mux41~52_combout  = ( \scrolling_display|text_data~27_combout  & ( \scrolling_display|text_data~22_combout  & ( (\Equal0~0_combout  & ((!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [1])) # 
// (\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_data~23_combout ) # (\scrolling_display|text_pointer [1]))))) ) ) ) # ( !\scrolling_display|text_data~27_combout  & ( \scrolling_display|text_data~22_combout  & ( 
// (\scrolling_display|text_pointer [0] & (\Equal0~0_combout  & ((!\scrolling_display|text_data~23_combout ) # (\scrolling_display|text_pointer [1])))) ) ) ) # ( \scrolling_display|text_data~27_combout  & ( !\scrolling_display|text_data~22_combout  & ( 
// (\Equal0~0_combout  & ((!\scrolling_display|text_pointer [0]) # ((!\scrolling_display|text_data~23_combout ) # (\scrolling_display|text_pointer [1])))) ) ) ) # ( !\scrolling_display|text_data~27_combout  & ( !\scrolling_display|text_data~22_combout  & ( 
// (\Equal0~0_combout  & (((\scrolling_display|text_pointer [0] & !\scrolling_display|text_data~23_combout )) # (\scrolling_display|text_pointer [1]))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_data~23_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\scrolling_display|text_data~27_combout ),
	.dataf(!\scrolling_display|text_data~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~52 .extended_lut = "off";
defparam \scrolling_display|Mux41~52 .lut_mask = 64'h007300FB005100D9;
defparam \scrolling_display|Mux41~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N3
cyclonev_lcell_comb \scrolling_display|Mux41~53 (
// Equation(s):
// \scrolling_display|Mux41~53_combout  = ( \scrolling_display|text_pointer [1] & ( (\Equal0~0_combout  & \scrolling_display|text_data~27_combout ) ) ) # ( !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_data[9][3]~9_combout  ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_data[9][3]~9_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(!\scrolling_display|text_data~27_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~53 .extended_lut = "off";
defparam \scrolling_display|Mux41~53 .lut_mask = 64'h33333333000F000F;
defparam \scrolling_display|Mux41~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N54
cyclonev_lcell_comb \scrolling_display|Mux28~1 (
// Equation(s):
// \scrolling_display|Mux28~1_combout  = ( \scrolling_display|Mux41~53_combout  & ( \scrolling_display|Mux4~0_combout  & ( (!\scrolling_display|Mux31~1_combout  & (((\scrolling_display|Mux31~0_combout )) # (\scrolling_display|Mux28~0_combout ))) # 
// (\scrolling_display|Mux31~1_combout  & (((!\scrolling_display|Mux41~52_combout  & !\scrolling_display|Mux31~0_combout )))) ) ) ) # ( !\scrolling_display|Mux41~53_combout  & ( \scrolling_display|Mux4~0_combout  & ( ((!\scrolling_display|Mux31~1_combout  & 
// (\scrolling_display|Mux28~0_combout )) # (\scrolling_display|Mux31~1_combout  & ((!\scrolling_display|Mux41~52_combout )))) # (\scrolling_display|Mux31~0_combout ) ) ) ) # ( \scrolling_display|Mux41~53_combout  & ( !\scrolling_display|Mux4~0_combout  & ( 
// (!\scrolling_display|Mux31~0_combout  & ((!\scrolling_display|Mux31~1_combout  & (\scrolling_display|Mux28~0_combout )) # (\scrolling_display|Mux31~1_combout  & ((!\scrolling_display|Mux41~52_combout ))))) ) ) ) # ( !\scrolling_display|Mux41~53_combout  & 
// ( !\scrolling_display|Mux4~0_combout  & ( (!\scrolling_display|Mux31~1_combout  & (\scrolling_display|Mux28~0_combout  & ((!\scrolling_display|Mux31~0_combout )))) # (\scrolling_display|Mux31~1_combout  & (((!\scrolling_display|Mux41~52_combout ) # 
// (\scrolling_display|Mux31~0_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux28~0_combout ),
	.datab(!\scrolling_display|Mux31~1_combout ),
	.datac(!\scrolling_display|Mux41~52_combout ),
	.datad(!\scrolling_display|Mux31~0_combout ),
	.datae(!\scrolling_display|Mux41~53_combout ),
	.dataf(!\scrolling_display|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux28~1 .extended_lut = "off";
defparam \scrolling_display|Mux28~1 .lut_mask = 64'h7433740074FF74CC;
defparam \scrolling_display|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N51
cyclonev_lcell_comb \scrolling_display|Mux29~0 (
// Equation(s):
// \scrolling_display|Mux29~0_combout  = ( \scrolling_display|Mux4~0_combout  & ( (!\scrolling_display|text_pointer [2] & (\scrolling_display|Mux41~54_combout  & \scrolling_display|text_pointer [3])) ) ) # ( !\scrolling_display|Mux4~0_combout  & ( 
// (!\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [3] & ((\scrolling_display|text_pointer [4]) # (\scrolling_display|Mux41~54_combout )))) # (\scrolling_display|text_pointer [2] & (((!\scrolling_display|text_pointer [3] & 
// \scrolling_display|text_pointer [4])))) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|Mux41~54_combout ),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux29~0 .extended_lut = "off";
defparam \scrolling_display|Mux29~0 .lut_mask = 64'h025A025A02020202;
defparam \scrolling_display|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N33
cyclonev_lcell_comb \scrolling_display|Mux1~4 (
// Equation(s):
// \scrolling_display|Mux1~4_combout  = ( \scrolling_display|text_data[9][3]~9_combout  & ( (!\scrolling_display|text_pointer [1]) # (\scrolling_display|text_data[19][5]~39_combout ) ) ) # ( !\scrolling_display|text_data[9][3]~9_combout  & ( 
// (\scrolling_display|text_data[19][5]~39_combout  & \scrolling_display|text_pointer [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_data[19][5]~39_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[9][3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux1~4 .extended_lut = "off";
defparam \scrolling_display|Mux1~4 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \scrolling_display|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N6
cyclonev_lcell_comb \scrolling_display|WideOr29~2 (
// Equation(s):
// \scrolling_display|WideOr29~2_combout  = ( !\scrolling_display|text_pointer [2] & ( (!\scrolling_display|Mux29~0_combout  & ((((\scrolling_display|text_pointer [3])) # (\scrolling_display|text_pointer [1])) # (\scrolling_display|text_pointer [4]))) ) ) # 
// ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|Mux29~0_combout  & ((!\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [3] & ((!\scrolling_display|Mux1~2_combout ))) # (\scrolling_display|text_pointer [3] & 
// (!\scrolling_display|Mux1~4_combout )))) # (\scrolling_display|text_pointer [4] & (((!\scrolling_display|text_pointer [3])))))) ) )

	.dataa(!\scrolling_display|Mux29~0_combout ),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux1~4_combout ),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\scrolling_display|Mux1~2_combout ),
	.datag(!\scrolling_display|text_pointer [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr29~2 .extended_lut = "on";
defparam \scrolling_display|WideOr29~2 .lut_mask = 64'h2AAAAA802AAA2280;
defparam \scrolling_display|WideOr29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N30
cyclonev_lcell_comb \scrolling_display|WideOr29~0 (
// Equation(s):
// \scrolling_display|WideOr29~0_combout  = ( \scrolling_display|WideOr29~2_combout  & ( (\scrolling_display|Mux28~1_combout  & ((!\scrolling_display|text_pointer [4]) # ((!\scrolling_display|Mux1~3_combout ) # (\scrolling_display|text_pointer [2])))) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(!\scrolling_display|Mux1~3_combout ),
	.datac(!\scrolling_display|Mux28~1_combout ),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(gnd),
	.dataf(!\scrolling_display|WideOr29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr29~0 .extended_lut = "off";
defparam \scrolling_display|WideOr29~0 .lut_mask = 64'h000000000E0F0E0F;
defparam \scrolling_display|WideOr29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N0
cyclonev_lcell_comb \scrolling_display|Mux30~1 (
// Equation(s):
// \scrolling_display|Mux30~1_combout  = ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_data[9][2]~5_combout  & !\scrolling_display|text_pointer [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_data[9][2]~5_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux30~1 .extended_lut = "off";
defparam \scrolling_display|Mux30~1 .lut_mask = 64'h00000000F000F000;
defparam \scrolling_display|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N15
cyclonev_lcell_comb \scrolling_display|Mux41~38 (
// Equation(s):
// \scrolling_display|Mux41~38_combout  = ( \scrolling_display|text_data[11][1]~2_combout  & ( (!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[10][0]~3_combout  & ((!\scrolling_display|text_pointer [1])))) # 
// (\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_data[10][3]~6_combout  & \scrolling_display|text_pointer [1])))) ) ) # ( !\scrolling_display|text_data[11][1]~2_combout  & ( (!\scrolling_display|text_pointer [0] & 
// (!\scrolling_display|text_data[10][0]~3_combout  & ((!\scrolling_display|text_pointer [1])))) # (\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_data[10][3]~6_combout ) # (!\scrolling_display|text_pointer [1])))) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data[10][0]~3_combout ),
	.datac(!\scrolling_display|text_data[10][3]~6_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[11][1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~38 .extended_lut = "off";
defparam \scrolling_display|Mux41~38 .lut_mask = 64'hDD50DD5088508850;
defparam \scrolling_display|Mux41~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N6
cyclonev_lcell_comb \scrolling_display|Mux41~39 (
// Equation(s):
// \scrolling_display|Mux41~39_combout  = ( \scrolling_display|Decoder0~1_combout  & ( \scrolling_display|text_pointer [0] & ( (!\main_fsm|invalid_zoom_error~0_combout  & \scrolling_display|text_data[19][5]~0_combout ) ) ) ) # ( 
// \scrolling_display|Decoder0~1_combout  & ( !\scrolling_display|text_pointer [0] & ( (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[19][5]~0_combout  & ((\main_fsm|invalid_zoom_error~0_combout ) # 
// (\scrolling_display|Decoder0~0_combout )))) ) ) ) # ( !\scrolling_display|Decoder0~1_combout  & ( !\scrolling_display|text_pointer [0] & ( (\scrolling_display|text_data[19][5]~0_combout  & ((!\scrolling_display|text_pointer [1] & 
// ((!\main_fsm|invalid_zoom_error~0_combout ))) # (\scrolling_display|text_pointer [1] & ((\main_fsm|invalid_zoom_error~0_combout ) # (\scrolling_display|Decoder0~0_combout ))))) ) ) )

	.dataa(!\scrolling_display|Decoder0~0_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\main_fsm|invalid_zoom_error~0_combout ),
	.datad(!\scrolling_display|text_data[19][5]~0_combout ),
	.datae(!\scrolling_display|Decoder0~1_combout ),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~39 .extended_lut = "off";
defparam \scrolling_display|Mux41~39 .lut_mask = 64'h00D30013000000F0;
defparam \scrolling_display|Mux41~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N6
cyclonev_lcell_comb \scrolling_display|Mux30~2 (
// Equation(s):
// \scrolling_display|Mux30~2_combout  = ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [3] & \scrolling_display|Mux41~38_combout ) ) ) # ( !\scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [3] & 
// (\scrolling_display|Mux30~1_combout )) # (\scrolling_display|text_pointer [3] & ((\scrolling_display|Mux41~39_combout ))) ) )

	.dataa(!\scrolling_display|Mux30~1_combout ),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(!\scrolling_display|Mux41~38_combout ),
	.datad(!\scrolling_display|Mux41~39_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux30~2 .extended_lut = "off";
defparam \scrolling_display|Mux30~2 .lut_mask = 64'h447744770C0C0C0C;
defparam \scrolling_display|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N27
cyclonev_lcell_comb \scrolling_display|Mux41~36 (
// Equation(s):
// \scrolling_display|Mux41~36_combout  = ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0] & (\LessThan0~0_combout )) # (\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[12][1]~7_combout ))) ) ) # ( 
// !\scrolling_display|text_pointer [1] & ( (\scrolling_display|text_pointer [0] & \LessThan0~0_combout ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(gnd),
	.datac(!\LessThan0~0_combout ),
	.datad(!\scrolling_display|text_data[12][1]~7_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~36 .extended_lut = "off";
defparam \scrolling_display|Mux41~36 .lut_mask = 64'h050505050A5F0A5F;
defparam \scrolling_display|Mux41~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N24
cyclonev_lcell_comb \scrolling_display|Mux41~37 (
// Equation(s):
// \scrolling_display|Mux41~37_combout  = ( \Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_data[19][5]~0_combout ))) # (\scrolling_display|text_pointer [0] & 
// (!\scrolling_display|text_data[11][1]~2_combout )))) ) ) # ( !\Equal0~0_combout  & ( (!\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_data[19][5]~0_combout )) # (\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_pointer 
// [0] & (!\scrolling_display|text_pointer [1] & (!\scrolling_display|text_data[11][1]~2_combout ))) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_data[11][1]~2_combout ),
	.datad(!\scrolling_display|text_data[19][5]~0_combout ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~37 .extended_lut = "off";
defparam \scrolling_display|Mux41~37 .lut_mask = 64'hEA62EA62C840C840;
defparam \scrolling_display|Mux41~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N57
cyclonev_lcell_comb \scrolling_display|Mux30~3 (
// Equation(s):
// \scrolling_display|Mux30~3_combout  = ( \scrolling_display|Mux41~37_combout  & ( (!\scrolling_display|Mux31~0_combout  & (((\scrolling_display|Mux30~2_combout )) # (\scrolling_display|Mux30~0_combout ))) # (\scrolling_display|Mux31~0_combout  & 
// (!\scrolling_display|Mux30~0_combout  & ((\scrolling_display|Mux41~36_combout )))) ) ) # ( !\scrolling_display|Mux41~37_combout  & ( (!\scrolling_display|Mux30~0_combout  & ((!\scrolling_display|Mux31~0_combout  & (\scrolling_display|Mux30~2_combout )) # 
// (\scrolling_display|Mux31~0_combout  & ((\scrolling_display|Mux41~36_combout ))))) ) )

	.dataa(!\scrolling_display|Mux31~0_combout ),
	.datab(!\scrolling_display|Mux30~0_combout ),
	.datac(!\scrolling_display|Mux30~2_combout ),
	.datad(!\scrolling_display|Mux41~36_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux30~3 .extended_lut = "off";
defparam \scrolling_display|Mux30~3 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \scrolling_display|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N15
cyclonev_lcell_comb \processor|pixel_out_to_ram[7]~0 (
// Equation(s):
// \processor|pixel_out_to_ram[7]~0_combout  = ( !sw_sync_r2[1] & ( !sw_sync_r2[0] ) )

	.dataa(!sw_sync_r2[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sw_sync_r2[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|pixel_out_to_ram[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pixel_out_to_ram[7]~0 .extended_lut = "off";
defparam \processor|pixel_out_to_ram[7]~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \processor|pixel_out_to_ram[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N57
cyclonev_lcell_comb \algorithm_select[1]~2 (
// Equation(s):
// \algorithm_select[1]~2_combout  = (!sw_sync_r2[3] & !sw_sync_r2[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!sw_sync_r2[3]),
	.datad(!sw_sync_r2[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algorithm_select[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algorithm_select[1]~2 .extended_lut = "off";
defparam \algorithm_select[1]~2 .lut_mask = 64'hF000F000F000F000;
defparam \algorithm_select[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N42
cyclonev_lcell_comb \scrolling_display|Mux41~45 (
// Equation(s):
// \scrolling_display|Mux41~45_combout  = ( \scrolling_display|text_data~22_combout  & ( \algorithm_select[1]~2_combout  & ( (!\processor|pixel_out_to_ram[7]~0_combout  & ((!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_data~8_combout ) # 
// (\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1]))))) # (\processor|pixel_out_to_ram[7]~0_combout  & (((\scrolling_display|text_pointer [0])))) ) ) ) # ( 
// !\scrolling_display|text_data~22_combout  & ( \algorithm_select[1]~2_combout  & ( (!\processor|pixel_out_to_ram[7]~0_combout  & (!\scrolling_display|text_data~8_combout  & (!\scrolling_display|text_pointer [0] & !\scrolling_display|text_pointer [1]))) # 
// (\processor|pixel_out_to_ram[7]~0_combout  & (((\scrolling_display|text_pointer [0])))) ) ) ) # ( \scrolling_display|text_data~22_combout  & ( !\algorithm_select[1]~2_combout  & ( (!\scrolling_display|text_pointer [0] & 
// (((!\scrolling_display|text_data~8_combout  & !\processor|pixel_out_to_ram[7]~0_combout )) # (\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_pointer [1])))) ) ) ) # ( 
// !\scrolling_display|text_data~22_combout  & ( !\algorithm_select[1]~2_combout  & ( (!\scrolling_display|text_data~8_combout  & (!\processor|pixel_out_to_ram[7]~0_combout  & (!\scrolling_display|text_pointer [0] & !\scrolling_display|text_pointer [1]))) ) 
// ) )

	.dataa(!\scrolling_display|text_data~8_combout ),
	.datab(!\processor|pixel_out_to_ram[7]~0_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_data~22_combout ),
	.dataf(!\algorithm_select[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~45 .extended_lut = "off";
defparam \scrolling_display|Mux41~45 .lut_mask = 64'h80008FF083038FC3;
defparam \scrolling_display|Mux41~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N48
cyclonev_lcell_comb \scrolling_display|Mux41~46 (
// Equation(s):
// \scrolling_display|Mux41~46_combout  = ( \Equal0~0_combout  & ( (!\LessThan0~0_combout  & (((!\algorithm_select[1]~0_combout  & !\scrolling_display|text_pointer [0])) # (\main_fsm|invalid_zoom_error~0_combout ))) ) ) # ( !\Equal0~0_combout  & ( 
// \scrolling_display|text_pointer [0] ) )

	.dataa(!\main_fsm|invalid_zoom_error~0_combout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~46 .extended_lut = "off";
defparam \scrolling_display|Mux41~46 .lut_mask = 64'h0F0F0F0FD500D500;
defparam \scrolling_display|Mux41~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N6
cyclonev_lcell_comb \scrolling_display|Mux41~47 (
// Equation(s):
// \scrolling_display|Mux41~47_combout  = ( \scrolling_display|text_data[9][1]~25_combout  & ( (\scrolling_display|text_pointer [0] & !\scrolling_display|text_data[10][1]~26_combout ) ) ) # ( !\scrolling_display|text_data[9][1]~25_combout  & ( 
// (!\scrolling_display|text_pointer [0]) # (!\scrolling_display|text_data[10][1]~26_combout ) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data[10][1]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[9][1]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~47 .extended_lut = "off";
defparam \scrolling_display|Mux41~47 .lut_mask = 64'hFCFCFCFC30303030;
defparam \scrolling_display|Mux41~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N36
cyclonev_lcell_comb \scrolling_display|Mux41~48 (
// Equation(s):
// \scrolling_display|Mux41~48_combout  = (!\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~46_combout )) # (\scrolling_display|text_pointer [1] & ((\scrolling_display|Mux41~47_combout )))

	.dataa(!\scrolling_display|Mux41~46_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(gnd),
	.datad(!\scrolling_display|Mux41~47_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~48 .extended_lut = "off";
defparam \scrolling_display|Mux41~48 .lut_mask = 64'h4477447744774477;
defparam \scrolling_display|Mux41~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N30
cyclonev_lcell_comb \scrolling_display|Mux41~51 (
// Equation(s):
// \scrolling_display|Mux41~51_combout  = ( \scrolling_display|text_pointer [0] & ( (\scrolling_display|text_data[19][5]~0_combout  & ((\main_fsm|invalid_zoom_error~0_combout ) # (\algorithm_select[0]~1_combout ))) ) ) # ( !\scrolling_display|text_pointer 
// [0] & ( (\scrolling_display|text_data[19][5]~0_combout  & (((!\algorithm_select[0]~1_combout  & !\algorithm_select[1]~0_combout )) # (\main_fsm|invalid_zoom_error~0_combout ))) ) )

	.dataa(!\algorithm_select[0]~1_combout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\main_fsm|invalid_zoom_error~0_combout ),
	.datad(!\scrolling_display|text_data[19][5]~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~51 .extended_lut = "off";
defparam \scrolling_display|Mux41~51 .lut_mask = 64'h008F008F005F005F;
defparam \scrolling_display|Mux41~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N54
cyclonev_lcell_comb \scrolling_display|Mux41~49 (
// Equation(s):
// \scrolling_display|Mux41~49_combout  = ( \scrolling_display|text_data[13][3]~30_combout  & ( \scrolling_display|Mux1~0_combout  & ( (!\scrolling_display|text_pointer [1] & (((\scrolling_display|text_pointer [0])) # (\LessThan0~0_combout ))) # 
// (\scrolling_display|text_pointer [1] & (((!\scrolling_display|text_pointer [0]) # (\scrolling_display|text_data[6][1]~24_combout )))) ) ) ) # ( !\scrolling_display|text_data[13][3]~30_combout  & ( \scrolling_display|Mux1~0_combout  & ( 
// (!\scrolling_display|text_pointer [1] & (\LessThan0~0_combout  & (!\scrolling_display|text_pointer [0]))) # (\scrolling_display|text_pointer [1] & (((!\scrolling_display|text_pointer [0]) # (\scrolling_display|text_data[6][1]~24_combout )))) ) ) ) # ( 
// \scrolling_display|text_data[13][3]~30_combout  & ( !\scrolling_display|Mux1~0_combout  & ( (!\scrolling_display|text_pointer [1] & (((\scrolling_display|text_pointer [0])) # (\LessThan0~0_combout ))) # (\scrolling_display|text_pointer [1] & 
// (((\scrolling_display|text_pointer [0] & \scrolling_display|text_data[6][1]~24_combout )))) ) ) ) # ( !\scrolling_display|text_data[13][3]~30_combout  & ( !\scrolling_display|Mux1~0_combout  & ( (!\scrolling_display|text_pointer [1] & 
// (\LessThan0~0_combout  & (!\scrolling_display|text_pointer [0]))) # (\scrolling_display|text_pointer [1] & (((\scrolling_display|text_pointer [0] & \scrolling_display|text_data[6][1]~24_combout )))) ) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_data[6][1]~24_combout ),
	.datae(!\scrolling_display|text_data[13][3]~30_combout ),
	.dataf(!\scrolling_display|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~49 .extended_lut = "off";
defparam \scrolling_display|Mux41~49 .lut_mask = 64'h40434C4F70737C7F;
defparam \scrolling_display|Mux41~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N24
cyclonev_lcell_comb \scrolling_display|Mux41~50 (
// Equation(s):
// \scrolling_display|Mux41~50_combout  = ( \scrolling_display|text_data[10][3]~6_combout  & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[9][3]~9_combout ))) # 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[7][1]~21_combout )) ) ) ) # ( !\scrolling_display|text_data[10][3]~6_combout  & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & 
// ((\scrolling_display|text_data[9][3]~9_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[7][1]~21_combout )) ) ) ) # ( \scrolling_display|text_data[10][3]~6_combout  & ( !\scrolling_display|text_pointer [0] & ( 
// (\scrolling_display|text_pointer [1]) # (\scrolling_display|text_data[19][2]~29_combout ) ) ) ) # ( !\scrolling_display|text_data[10][3]~6_combout  & ( !\scrolling_display|text_pointer [0] & ( (\scrolling_display|text_data[19][2]~29_combout  & 
// !\scrolling_display|text_pointer [1]) ) ) )

	.dataa(!\scrolling_display|text_data[19][2]~29_combout ),
	.datab(!\scrolling_display|text_data[7][1]~21_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_data[9][3]~9_combout ),
	.datae(!\scrolling_display|text_data[10][3]~6_combout ),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~50 .extended_lut = "off";
defparam \scrolling_display|Mux41~50 .lut_mask = 64'h50505F5F03F303F3;
defparam \scrolling_display|Mux41~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N6
cyclonev_lcell_comb \scrolling_display|Mux31~2 (
// Equation(s):
// \scrolling_display|Mux31~2_combout  = ( \scrolling_display|text_pointer [2] & ( \scrolling_display|Mux41~50_combout  & ( !\scrolling_display|text_pointer [3] ) ) ) # ( !\scrolling_display|text_pointer [2] & ( \scrolling_display|Mux41~50_combout  & ( 
// (!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux41~51_combout  & ((\scrolling_display|text_pointer [1])))) # (\scrolling_display|text_pointer [3] & (((\scrolling_display|Mux41~49_combout )))) ) ) ) # ( !\scrolling_display|text_pointer [2] & 
// ( !\scrolling_display|Mux41~50_combout  & ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux41~51_combout  & ((\scrolling_display|text_pointer [1])))) # (\scrolling_display|text_pointer [3] & (((\scrolling_display|Mux41~49_combout )))) ) ) 
// )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|Mux41~51_combout ),
	.datac(!\scrolling_display|Mux41~49_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\scrolling_display|Mux41~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux31~2 .extended_lut = "off";
defparam \scrolling_display|Mux31~2 .lut_mask = 64'h052700000527AAAA;
defparam \scrolling_display|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N18
cyclonev_lcell_comb \scrolling_display|Mux31~3 (
// Equation(s):
// \scrolling_display|Mux31~3_combout  = ( \scrolling_display|Mux41~48_combout  & ( \scrolling_display|Mux31~2_combout  & ( (!\scrolling_display|Mux31~1_combout  & (((!\scrolling_display|Mux31~0_combout ) # (\scrolling_display|Mux4~0_combout )))) # 
// (\scrolling_display|Mux31~1_combout  & (((\scrolling_display|Mux31~0_combout )) # (\scrolling_display|Mux41~45_combout ))) ) ) ) # ( !\scrolling_display|Mux41~48_combout  & ( \scrolling_display|Mux31~2_combout  & ( (!\scrolling_display|Mux31~1_combout  & 
// (((!\scrolling_display|Mux31~0_combout ) # (\scrolling_display|Mux4~0_combout )))) # (\scrolling_display|Mux31~1_combout  & (\scrolling_display|Mux41~45_combout  & ((!\scrolling_display|Mux31~0_combout )))) ) ) ) # ( \scrolling_display|Mux41~48_combout  & 
// ( !\scrolling_display|Mux31~2_combout  & ( (!\scrolling_display|Mux31~1_combout  & (((\scrolling_display|Mux4~0_combout  & \scrolling_display|Mux31~0_combout )))) # (\scrolling_display|Mux31~1_combout  & (((\scrolling_display|Mux31~0_combout )) # 
// (\scrolling_display|Mux41~45_combout ))) ) ) ) # ( !\scrolling_display|Mux41~48_combout  & ( !\scrolling_display|Mux31~2_combout  & ( (!\scrolling_display|Mux31~1_combout  & (((\scrolling_display|Mux4~0_combout  & \scrolling_display|Mux31~0_combout )))) # 
// (\scrolling_display|Mux31~1_combout  & (\scrolling_display|Mux41~45_combout  & ((!\scrolling_display|Mux31~0_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux41~45_combout ),
	.datab(!\scrolling_display|Mux4~0_combout ),
	.datac(!\scrolling_display|Mux31~1_combout ),
	.datad(!\scrolling_display|Mux31~0_combout ),
	.datae(!\scrolling_display|Mux41~48_combout ),
	.dataf(!\scrolling_display|Mux31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux31~3 .extended_lut = "off";
defparam \scrolling_display|Mux31~3 .lut_mask = 64'h0530053FF530F53F;
defparam \scrolling_display|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N12
cyclonev_lcell_comb \scrolling_display|Mux41~30 (
// Equation(s):
// \scrolling_display|Mux41~30_combout  = ( \scrolling_display|text_data~18_combout  & ( (!\Equal0~0_combout  & (((\scrolling_display|text_pointer [0])))) # (\Equal0~0_combout  & (!\LessThan0~0_combout  & ((!\scrolling_display|text_pointer [0]) # 
// (\scrolling_display|text_data~4_combout )))) ) ) # ( !\scrolling_display|text_data~18_combout  & ( (\scrolling_display|text_pointer [0] & ((!\Equal0~0_combout ) # ((!\LessThan0~0_combout  & \scrolling_display|text_data~4_combout )))) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!\scrolling_display|text_data~4_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~30 .extended_lut = "off";
defparam \scrolling_display|Mux41~30 .lut_mask = 64'h0F020F020FA20FA2;
defparam \scrolling_display|Mux41~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N15
cyclonev_lcell_comb \scrolling_display|Mux41~31 (
// Equation(s):
// \scrolling_display|Mux41~31_combout  = ( \scrolling_display|Mux41~30_combout  & ( !\scrolling_display|text_pointer [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~31 .extended_lut = "off";
defparam \scrolling_display|Mux41~31 .lut_mask = 64'h00000000F0F0F0F0;
defparam \scrolling_display|Mux41~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N12
cyclonev_lcell_comb \scrolling_display|Mux41~32 (
// Equation(s):
// \scrolling_display|Mux41~32_combout  = ( \scrolling_display|text_data~14_combout  & ( \Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1] & ((!\LessThan0~0_combout  & (\scrolling_display|text_data~19_combout )) # (\LessThan0~0_combout  & 
// ((\scrolling_display|text_pointer [0]))))) # (\scrolling_display|text_pointer [1] & (!\LessThan0~0_combout  $ (((!\scrolling_display|text_pointer [0]))))) ) ) ) # ( !\scrolling_display|text_data~14_combout  & ( \Equal0~0_combout  & ( 
// (!\LessThan0~0_combout  & (((\scrolling_display|text_data~19_combout )) # (\scrolling_display|text_pointer [1]))) # (\LessThan0~0_combout  & (!\scrolling_display|text_pointer [1] $ (((!\scrolling_display|text_pointer [0]))))) ) ) ) # ( 
// \scrolling_display|text_data~14_combout  & ( !\Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1] & \scrolling_display|text_pointer [0]) ) ) ) # ( !\scrolling_display|text_data~14_combout  & ( !\Equal0~0_combout  & ( 
// (!\scrolling_display|text_pointer [1] & \scrolling_display|text_pointer [0]) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\LessThan0~0_combout ),
	.datac(!\scrolling_display|text_data~19_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!\scrolling_display|text_data~14_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~32 .extended_lut = "off";
defparam \scrolling_display|Mux41~32 .lut_mask = 64'h00AA00AA5D6E196E;
defparam \scrolling_display|Mux41~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N51
cyclonev_lcell_comb \scrolling_display|text_data[8][0]~42 (
// Equation(s):
// \scrolling_display|text_data[8][0]~42_combout  = ( !\scrolling_display|Decoder0~0_combout  & ( \scrolling_display|Mux41~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\scrolling_display|Mux41~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[8][0]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[8][0]~42 .extended_lut = "off";
defparam \scrolling_display|text_data[8][0]~42 .lut_mask = 64'h00FF00FF00000000;
defparam \scrolling_display|text_data[8][0]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N54
cyclonev_lcell_comb \scrolling_display|Mux41~35 (
// Equation(s):
// \scrolling_display|Mux41~35_combout  = ( \scrolling_display|text_data[10][0]~3_combout  & ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0]) # (\scrolling_display|text_data[11][0]~15_combout ) ) ) ) # ( 
// !\scrolling_display|text_data[10][0]~3_combout  & ( \scrolling_display|text_pointer [1] & ( (\scrolling_display|text_pointer [0] & \scrolling_display|text_data[11][0]~15_combout ) ) ) ) # ( \scrolling_display|text_data[10][0]~3_combout  & ( 
// !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[8][0]~42_combout ))) # (\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[11][1]~2_combout )) ) ) ) # ( 
// !\scrolling_display|text_data[10][0]~3_combout  & ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[8][0]~42_combout ))) # (\scrolling_display|text_pointer [0] & 
// (\scrolling_display|text_data[11][1]~2_combout )) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data[11][1]~2_combout ),
	.datac(!\scrolling_display|text_data[8][0]~42_combout ),
	.datad(!\scrolling_display|text_data[11][0]~15_combout ),
	.datae(!\scrolling_display|text_data[10][0]~3_combout ),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~35 .extended_lut = "off";
defparam \scrolling_display|Mux41~35 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \scrolling_display|Mux41~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N36
cyclonev_lcell_comb \scrolling_display|text_data[14][0]~41 (
// Equation(s):
// \scrolling_display|text_data[14][0]~41_combout  = ( \algorithm_select[1]~0_combout  & ( (\Equal0~0_combout  & !\scrolling_display|text_data~8_combout ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(gnd),
	.datac(!\scrolling_display|text_data~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\algorithm_select[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[14][0]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[14][0]~41 .extended_lut = "off";
defparam \scrolling_display|text_data[14][0]~41 .lut_mask = 64'h0000000050505050;
defparam \scrolling_display|text_data[14][0]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N45
cyclonev_lcell_comb \scrolling_display|text_data[13][0]~40 (
// Equation(s):
// \scrolling_display|text_data[13][0]~40_combout  = (!\Equal0~0_combout ) # (\scrolling_display|text_data~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_data~13_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[13][0]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[13][0]~40 .extended_lut = "off";
defparam \scrolling_display|text_data[13][0]~40 .lut_mask = 64'hFF0FFF0FFF0FFF0F;
defparam \scrolling_display|text_data[13][0]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N6
cyclonev_lcell_comb \scrolling_display|Mux41~34 (
// Equation(s):
// \scrolling_display|Mux41~34_combout  = ( \scrolling_display|text_data[13][0]~40_combout  & ( \scrolling_display|text_data[15][0]~11_combout  & ( ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[12][0]~17_combout ))) # 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[14][0]~41_combout ))) # (\scrolling_display|text_pointer [0]) ) ) ) # ( !\scrolling_display|text_data[13][0]~40_combout  & ( \scrolling_display|text_data[15][0]~11_combout  & ( 
// (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[12][0]~17_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[14][0]~41_combout )))) # 
// (\scrolling_display|text_pointer [0] & (((\scrolling_display|text_pointer [1])))) ) ) ) # ( \scrolling_display|text_data[13][0]~40_combout  & ( !\scrolling_display|text_data[15][0]~11_combout  & ( (!\scrolling_display|text_pointer [0] & 
// ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[12][0]~17_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[14][0]~41_combout )))) # (\scrolling_display|text_pointer [0] & 
// (((!\scrolling_display|text_pointer [1])))) ) ) ) # ( !\scrolling_display|text_data[13][0]~40_combout  & ( !\scrolling_display|text_data[15][0]~11_combout  & ( (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & 
// ((\scrolling_display|text_data[12][0]~17_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[14][0]~41_combout )))) ) ) )

	.dataa(!\scrolling_display|text_data[14][0]~41_combout ),
	.datab(!\scrolling_display|text_data[12][0]~17_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_data[13][0]~40_combout ),
	.dataf(!\scrolling_display|text_data[15][0]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~34 .extended_lut = "off";
defparam \scrolling_display|Mux41~34 .lut_mask = 64'h30503F50305F3F5F;
defparam \scrolling_display|Mux41~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N42
cyclonev_lcell_comb \scrolling_display|Mux41~33 (
// Equation(s):
// \scrolling_display|Mux41~33_combout  = ( \scrolling_display|text_pointer [0] & ( (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[19][5]~0_combout ) # ((!\main_fsm|invalid_zoom_error~0_combout  & 
// !\scrolling_display|Decoder0~1_combout )))) ) ) # ( !\scrolling_display|text_pointer [0] & ( (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[19][5]~0_combout ) # (\main_fsm|invalid_zoom_error~0_combout ))) ) )

	.dataa(!\main_fsm|invalid_zoom_error~0_combout ),
	.datab(!\scrolling_display|text_data[19][5]~0_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~33 .extended_lut = "off";
defparam \scrolling_display|Mux41~33 .lut_mask = 64'h0D0D0D0D0E0C0E0C;
defparam \scrolling_display|Mux41~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N12
cyclonev_lcell_comb \scrolling_display|Mux34~0 (
// Equation(s):
// \scrolling_display|Mux34~0_combout  = ( \scrolling_display|text_pointer [3] & ( (\scrolling_display|Mux41~34_combout  & !\scrolling_display|text_pointer [2]) ) ) # ( !\scrolling_display|text_pointer [3] & ( (!\scrolling_display|text_pointer [2] & 
// ((\scrolling_display|Mux41~33_combout ))) # (\scrolling_display|text_pointer [2] & (\scrolling_display|Mux41~35_combout )) ) )

	.dataa(!\scrolling_display|Mux41~35_combout ),
	.datab(!\scrolling_display|Mux41~34_combout ),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(!\scrolling_display|Mux41~33_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux34~0 .extended_lut = "off";
defparam \scrolling_display|Mux34~0 .lut_mask = 64'h05F505F530303030;
defparam \scrolling_display|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N0
cyclonev_lcell_comb \scrolling_display|Mux34~1 (
// Equation(s):
// \scrolling_display|Mux34~1_combout  = ( \scrolling_display|Mux41~32_combout  & ( \scrolling_display|Mux34~0_combout  & ( (!\scrolling_display|Mux31~1_combout  & (((!\scrolling_display|Mux31~0_combout )) # (\scrolling_display|Mux4~0_combout ))) # 
// (\scrolling_display|Mux31~1_combout  & (((!\scrolling_display|Mux31~0_combout  & \scrolling_display|Mux41~31_combout )))) ) ) ) # ( !\scrolling_display|Mux41~32_combout  & ( \scrolling_display|Mux34~0_combout  & ( (!\scrolling_display|Mux31~1_combout  & 
// (((!\scrolling_display|Mux31~0_combout )) # (\scrolling_display|Mux4~0_combout ))) # (\scrolling_display|Mux31~1_combout  & (((\scrolling_display|Mux41~31_combout ) # (\scrolling_display|Mux31~0_combout )))) ) ) ) # ( \scrolling_display|Mux41~32_combout  
// & ( !\scrolling_display|Mux34~0_combout  & ( (!\scrolling_display|Mux31~1_combout  & (\scrolling_display|Mux4~0_combout  & (\scrolling_display|Mux31~0_combout ))) # (\scrolling_display|Mux31~1_combout  & (((!\scrolling_display|Mux31~0_combout  & 
// \scrolling_display|Mux41~31_combout )))) ) ) ) # ( !\scrolling_display|Mux41~32_combout  & ( !\scrolling_display|Mux34~0_combout  & ( (!\scrolling_display|Mux31~1_combout  & (\scrolling_display|Mux4~0_combout  & (\scrolling_display|Mux31~0_combout ))) # 
// (\scrolling_display|Mux31~1_combout  & (((\scrolling_display|Mux41~31_combout ) # (\scrolling_display|Mux31~0_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux31~1_combout ),
	.datab(!\scrolling_display|Mux4~0_combout ),
	.datac(!\scrolling_display|Mux31~0_combout ),
	.datad(!\scrolling_display|Mux41~31_combout ),
	.datae(!\scrolling_display|Mux41~32_combout ),
	.dataf(!\scrolling_display|Mux34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux34~1 .extended_lut = "off";
defparam \scrolling_display|Mux34~1 .lut_mask = 64'h07570252A7F7A2F2;
defparam \scrolling_display|Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N51
cyclonev_lcell_comb \scrolling_display|WideOr34~0 (
// Equation(s):
// \scrolling_display|WideOr34~0_combout  = ( \scrolling_display|Mux31~3_combout  & ( \scrolling_display|Mux34~1_combout  & ( (\scrolling_display|WideOr29~0_combout  & (!\scrolling_display|Mux30~3_combout  & ((\scrolling_display|Mux32~1_combout ) # 
// (\scrolling_display|Mux33~1_combout )))) ) ) ) # ( !\scrolling_display|Mux31~3_combout  & ( \scrolling_display|Mux34~1_combout  & ( (\scrolling_display|WideOr29~0_combout  & ((!\scrolling_display|Mux32~1_combout ) # (!\scrolling_display|Mux30~3_combout 
// ))) ) ) ) # ( \scrolling_display|Mux31~3_combout  & ( !\scrolling_display|Mux34~1_combout  & ( (\scrolling_display|Mux33~1_combout  & (\scrolling_display|Mux32~1_combout  & (\scrolling_display|WideOr29~0_combout  & !\scrolling_display|Mux30~3_combout ))) 
// ) ) ) # ( !\scrolling_display|Mux31~3_combout  & ( !\scrolling_display|Mux34~1_combout  & ( (\scrolling_display|WideOr29~0_combout  & (!\scrolling_display|Mux32~1_combout  $ (!\scrolling_display|Mux30~3_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux33~1_combout ),
	.datab(!\scrolling_display|Mux32~1_combout ),
	.datac(!\scrolling_display|WideOr29~0_combout ),
	.datad(!\scrolling_display|Mux30~3_combout ),
	.datae(!\scrolling_display|Mux31~3_combout ),
	.dataf(!\scrolling_display|Mux34~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr34~0 .extended_lut = "off";
defparam \scrolling_display|WideOr34~0 .lut_mask = 64'h030C01000F0C0700;
defparam \scrolling_display|WideOr34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N18
cyclonev_lcell_comb \scrolling_display|WideOr33~0 (
// Equation(s):
// \scrolling_display|WideOr33~0_combout  = ( \scrolling_display|Mux31~3_combout  & ( \scrolling_display|Mux34~1_combout  & ( (\scrolling_display|WideOr29~0_combout  & ((!\scrolling_display|Mux33~1_combout  & (!\scrolling_display|Mux32~1_combout  & 
// \scrolling_display|Mux30~3_combout )) # (\scrolling_display|Mux33~1_combout  & (\scrolling_display|Mux32~1_combout  & !\scrolling_display|Mux30~3_combout )))) ) ) ) # ( !\scrolling_display|Mux31~3_combout  & ( \scrolling_display|Mux34~1_combout  & ( 
// (!\scrolling_display|Mux33~1_combout  & (\scrolling_display|WideOr29~0_combout  & ((!\scrolling_display|Mux32~1_combout ) # (\scrolling_display|Mux30~3_combout )))) ) ) ) # ( \scrolling_display|Mux31~3_combout  & ( !\scrolling_display|Mux34~1_combout  & ( 
// (\scrolling_display|WideOr29~0_combout  & ((!\scrolling_display|Mux33~1_combout  & (!\scrolling_display|Mux32~1_combout  & \scrolling_display|Mux30~3_combout )) # (\scrolling_display|Mux33~1_combout  & ((!\scrolling_display|Mux30~3_combout ))))) ) ) ) # ( 
// !\scrolling_display|Mux31~3_combout  & ( !\scrolling_display|Mux34~1_combout  & ( (\scrolling_display|WideOr29~0_combout  & ((!\scrolling_display|Mux32~1_combout  & ((\scrolling_display|Mux30~3_combout ))) # (\scrolling_display|Mux32~1_combout  & 
// (!\scrolling_display|Mux33~1_combout  & !\scrolling_display|Mux30~3_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux33~1_combout ),
	.datab(!\scrolling_display|Mux32~1_combout ),
	.datac(!\scrolling_display|Mux30~3_combout ),
	.datad(!\scrolling_display|WideOr29~0_combout ),
	.datae(!\scrolling_display|Mux31~3_combout ),
	.dataf(!\scrolling_display|Mux34~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr33~0 .extended_lut = "off";
defparam \scrolling_display|WideOr33~0 .lut_mask = 64'h002C0058008A0018;
defparam \scrolling_display|WideOr33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N36
cyclonev_lcell_comb \scrolling_display|WideOr32~0 (
// Equation(s):
// \scrolling_display|WideOr32~0_combout  = ( \scrolling_display|Mux31~3_combout  & ( \scrolling_display|Mux34~1_combout  & ( (\scrolling_display|WideOr29~0_combout  & (!\scrolling_display|Mux30~3_combout  $ (((!\scrolling_display|Mux33~1_combout  & 
// !\scrolling_display|Mux32~1_combout ))))) ) ) ) # ( !\scrolling_display|Mux31~3_combout  & ( \scrolling_display|Mux34~1_combout  & ( (\scrolling_display|WideOr29~0_combout  & ((!\scrolling_display|Mux33~1_combout  & ((!\scrolling_display|Mux32~1_combout ) 
// # (\scrolling_display|Mux30~3_combout ))) # (\scrolling_display|Mux33~1_combout  & (!\scrolling_display|Mux32~1_combout  $ (!\scrolling_display|Mux30~3_combout ))))) ) ) ) # ( \scrolling_display|Mux31~3_combout  & ( !\scrolling_display|Mux34~1_combout  & 
// ( (\scrolling_display|WideOr29~0_combout  & ((!\scrolling_display|Mux33~1_combout  & (!\scrolling_display|Mux32~1_combout )) # (\scrolling_display|Mux33~1_combout  & ((!\scrolling_display|Mux30~3_combout ))))) ) ) ) # ( !\scrolling_display|Mux31~3_combout 
//  & ( !\scrolling_display|Mux34~1_combout  & ( (\scrolling_display|WideOr29~0_combout  & ((!\scrolling_display|Mux33~1_combout  & (\scrolling_display|Mux32~1_combout  & !\scrolling_display|Mux30~3_combout )) # (\scrolling_display|Mux33~1_combout  & 
// (!\scrolling_display|Mux32~1_combout  $ (\scrolling_display|Mux30~3_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux33~1_combout ),
	.datab(!\scrolling_display|Mux32~1_combout ),
	.datac(!\scrolling_display|Mux30~3_combout ),
	.datad(!\scrolling_display|WideOr29~0_combout ),
	.datae(!\scrolling_display|Mux31~3_combout ),
	.dataf(!\scrolling_display|Mux34~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr32~0 .extended_lut = "off";
defparam \scrolling_display|WideOr32~0 .lut_mask = 64'h006100D8009E0078;
defparam \scrolling_display|WideOr32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N30
cyclonev_lcell_comb \scrolling_display|WideOr31~0 (
// Equation(s):
// \scrolling_display|WideOr31~0_combout  = ( \scrolling_display|Mux31~3_combout  & ( \scrolling_display|Mux34~1_combout  & ( (\scrolling_display|WideOr29~0_combout  & ((!\scrolling_display|Mux33~1_combout  & (!\scrolling_display|Mux32~1_combout  & 
// \scrolling_display|Mux30~3_combout )) # (\scrolling_display|Mux33~1_combout  & (\scrolling_display|Mux32~1_combout  & !\scrolling_display|Mux30~3_combout )))) ) ) ) # ( !\scrolling_display|Mux31~3_combout  & ( \scrolling_display|Mux34~1_combout  & ( 
// (\scrolling_display|WideOr29~0_combout  & ((!\scrolling_display|Mux33~1_combout  & (\scrolling_display|Mux32~1_combout )) # (\scrolling_display|Mux33~1_combout  & ((!\scrolling_display|Mux32~1_combout ) # (!\scrolling_display|Mux30~3_combout ))))) ) ) ) # 
// ( \scrolling_display|Mux31~3_combout  & ( !\scrolling_display|Mux34~1_combout  & ( (!\scrolling_display|Mux30~3_combout  & (\scrolling_display|WideOr29~0_combout  & (!\scrolling_display|Mux33~1_combout  $ (!\scrolling_display|Mux32~1_combout )))) ) ) ) # 
// ( !\scrolling_display|Mux31~3_combout  & ( !\scrolling_display|Mux34~1_combout  & ( (\scrolling_display|WideOr29~0_combout  & (!\scrolling_display|Mux32~1_combout  $ (((!\scrolling_display|Mux33~1_combout ) # (\scrolling_display|Mux30~3_combout ))))) ) ) 
// )

	.dataa(!\scrolling_display|Mux33~1_combout ),
	.datab(!\scrolling_display|Mux32~1_combout ),
	.datac(!\scrolling_display|Mux30~3_combout ),
	.datad(!\scrolling_display|WideOr29~0_combout ),
	.datae(!\scrolling_display|Mux31~3_combout ),
	.dataf(!\scrolling_display|Mux34~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr31~0 .extended_lut = "off";
defparam \scrolling_display|WideOr31~0 .lut_mask = 64'h0063006000760018;
defparam \scrolling_display|WideOr31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N12
cyclonev_lcell_comb \scrolling_display|WideOr30~0 (
// Equation(s):
// \scrolling_display|WideOr30~0_combout  = ( \scrolling_display|Mux31~3_combout  & ( \scrolling_display|Mux34~1_combout  & ( (!\scrolling_display|Mux30~3_combout  & \scrolling_display|WideOr29~0_combout ) ) ) ) # ( !\scrolling_display|Mux31~3_combout  & ( 
// \scrolling_display|Mux34~1_combout  & ( (\scrolling_display|WideOr29~0_combout  & ((!\scrolling_display|Mux30~3_combout ) # ((!\scrolling_display|Mux33~1_combout  & \scrolling_display|Mux32~1_combout )))) ) ) ) # ( \scrolling_display|Mux31~3_combout  & ( 
// !\scrolling_display|Mux34~1_combout  & ( (\scrolling_display|WideOr29~0_combout  & ((!\scrolling_display|Mux30~3_combout ) # ((!\scrolling_display|Mux33~1_combout  & !\scrolling_display|Mux32~1_combout )))) ) ) ) # ( !\scrolling_display|Mux31~3_combout  & 
// ( !\scrolling_display|Mux34~1_combout  & ( (\scrolling_display|WideOr29~0_combout  & (((\scrolling_display|Mux30~3_combout ) # (\scrolling_display|Mux32~1_combout )) # (\scrolling_display|Mux33~1_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux33~1_combout ),
	.datab(!\scrolling_display|Mux32~1_combout ),
	.datac(!\scrolling_display|Mux30~3_combout ),
	.datad(!\scrolling_display|WideOr29~0_combout ),
	.datae(!\scrolling_display|Mux31~3_combout ),
	.dataf(!\scrolling_display|Mux34~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr30~0 .extended_lut = "off";
defparam \scrolling_display|WideOr30~0 .lut_mask = 64'h007F00F800F200F0;
defparam \scrolling_display|WideOr30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N54
cyclonev_lcell_comb \scrolling_display|WideOr29~1 (
// Equation(s):
// \scrolling_display|WideOr29~1_combout  = ( \scrolling_display|Mux31~3_combout  & ( \scrolling_display|Mux34~1_combout  & ( (\scrolling_display|WideOr29~0_combout  & ((!\scrolling_display|Mux33~1_combout  & (!\scrolling_display|Mux32~1_combout )) # 
// (\scrolling_display|Mux33~1_combout  & ((!\scrolling_display|Mux30~3_combout ))))) ) ) ) # ( !\scrolling_display|Mux31~3_combout  & ( \scrolling_display|Mux34~1_combout  & ( (\scrolling_display|WideOr29~0_combout  & ((!\scrolling_display|Mux33~1_combout ) 
// # ((!\scrolling_display|Mux32~1_combout ) # (!\scrolling_display|Mux30~3_combout )))) ) ) ) # ( \scrolling_display|Mux31~3_combout  & ( !\scrolling_display|Mux34~1_combout  & ( (\scrolling_display|WideOr29~0_combout  & 
// ((!\scrolling_display|Mux32~1_combout  & (!\scrolling_display|Mux33~1_combout )) # (\scrolling_display|Mux32~1_combout  & ((!\scrolling_display|Mux30~3_combout ))))) ) ) ) # ( !\scrolling_display|Mux31~3_combout  & ( !\scrolling_display|Mux34~1_combout  & 
// ( (\scrolling_display|WideOr29~0_combout  & ((!\scrolling_display|Mux33~1_combout  & ((\scrolling_display|Mux30~3_combout ))) # (\scrolling_display|Mux33~1_combout  & ((!\scrolling_display|Mux32~1_combout ) # (!\scrolling_display|Mux30~3_combout ))))) ) ) 
// )

	.dataa(!\scrolling_display|Mux33~1_combout ),
	.datab(!\scrolling_display|Mux32~1_combout ),
	.datac(!\scrolling_display|Mux30~3_combout ),
	.datad(!\scrolling_display|WideOr29~0_combout ),
	.datae(!\scrolling_display|Mux31~3_combout ),
	.dataf(!\scrolling_display|Mux34~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr29~1 .extended_lut = "off";
defparam \scrolling_display|WideOr29~1 .lut_mask = 64'h005E00B800FE00D8;
defparam \scrolling_display|WideOr29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N24
cyclonev_lcell_comb \scrolling_display|WideOr28~0 (
// Equation(s):
// \scrolling_display|WideOr28~0_combout  = ( \scrolling_display|Mux31~3_combout  & ( \scrolling_display|Mux34~1_combout  & ( (!\scrolling_display|Mux32~1_combout  & (\scrolling_display|WideOr29~0_combout  & (!\scrolling_display|Mux33~1_combout  $ 
// (!\scrolling_display|Mux30~3_combout )))) ) ) ) # ( !\scrolling_display|Mux31~3_combout  & ( \scrolling_display|Mux34~1_combout  & ( (\scrolling_display|WideOr29~0_combout  & ((!\scrolling_display|Mux30~3_combout  & (!\scrolling_display|Mux33~1_combout )) 
// # (\scrolling_display|Mux30~3_combout  & ((!\scrolling_display|Mux32~1_combout ))))) ) ) ) # ( \scrolling_display|Mux31~3_combout  & ( !\scrolling_display|Mux34~1_combout  & ( (!\scrolling_display|Mux33~1_combout  & (!\scrolling_display|Mux32~1_combout  & 
// \scrolling_display|WideOr29~0_combout )) ) ) ) # ( !\scrolling_display|Mux31~3_combout  & ( !\scrolling_display|Mux34~1_combout  & ( (\scrolling_display|WideOr29~0_combout  & (!\scrolling_display|Mux33~1_combout  $ (!\scrolling_display|Mux30~3_combout ))) 
// ) ) )

	.dataa(!\scrolling_display|Mux33~1_combout ),
	.datab(!\scrolling_display|Mux32~1_combout ),
	.datac(!\scrolling_display|Mux30~3_combout ),
	.datad(!\scrolling_display|WideOr29~0_combout ),
	.datae(!\scrolling_display|Mux31~3_combout ),
	.dataf(!\scrolling_display|Mux34~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr28~0 .extended_lut = "off";
defparam \scrolling_display|WideOr28~0 .lut_mask = 64'h005A008800AC0048;
defparam \scrolling_display|WideOr28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N42
cyclonev_lcell_comb \scrolling_display|Mux41~56 (
// Equation(s):
// \scrolling_display|Mux41~56_combout  = ( \scrolling_display|text_data[13][3]~30_combout  & ( \scrolling_display|Mux1~0_combout  & ( ((!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[7][1]~21_combout ))) # 
// (\scrolling_display|text_pointer [0] & (\LessThan0~0_combout ))) # (\scrolling_display|text_pointer [1]) ) ) ) # ( !\scrolling_display|text_data[13][3]~30_combout  & ( \scrolling_display|Mux1~0_combout  & ( (!\scrolling_display|text_pointer [1] & 
// ((!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[7][1]~21_combout ))) # (\scrolling_display|text_pointer [0] & (\LessThan0~0_combout )))) # (\scrolling_display|text_pointer [1] & (((\scrolling_display|text_pointer [0])))) ) ) ) # ( 
// \scrolling_display|text_data[13][3]~30_combout  & ( !\scrolling_display|Mux1~0_combout  & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[7][1]~21_combout ))) # 
// (\scrolling_display|text_pointer [0] & (\LessThan0~0_combout )))) # (\scrolling_display|text_pointer [1] & (((!\scrolling_display|text_pointer [0])))) ) ) ) # ( !\scrolling_display|text_data[13][3]~30_combout  & ( !\scrolling_display|Mux1~0_combout  & ( 
// (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[7][1]~21_combout ))) # (\scrolling_display|text_pointer [0] & (\LessThan0~0_combout )))) ) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_data[7][1]~21_combout ),
	.datae(!\scrolling_display|text_data[13][3]~30_combout ),
	.dataf(!\scrolling_display|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~56 .extended_lut = "off";
defparam \scrolling_display|Mux41~56 .lut_mask = 64'h04C434F407C737F7;
defparam \scrolling_display|Mux41~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N36
cyclonev_lcell_comb \scrolling_display|Mux24~2 (
// Equation(s):
// \scrolling_display|Mux24~2_combout  = ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [2] & (((\scrolling_display|Mux41~56_combout )))) # (\scrolling_display|text_pointer [2] & (((!\scrolling_display|text_pointer [1] & 
// (\scrolling_display|Mux41~19_combout )) # (\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[17][3]~31_combout )))))) ) ) # ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [2] & 
// (((\scrolling_display|Mux41~56_combout )))) # (\scrolling_display|text_pointer [2] & (((!\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~19_combout )) # (\scrolling_display|text_pointer [1] & 
// ((!\scrolling_display|text_data[9][1]~25_combout )))))) ) )

	.dataa(!\scrolling_display|Mux41~19_combout ),
	.datab(!\scrolling_display|Mux41~56_combout ),
	.datac(!\scrolling_display|text_data[9][1]~25_combout ),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(!\scrolling_display|text_data[17][3]~31_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux24~2 .extended_lut = "on";
defparam \scrolling_display|Mux24~2 .lut_mask = 64'h33553355330F33F0;
defparam \scrolling_display|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N0
cyclonev_lcell_comb \scrolling_display|text_data~44 (
// Equation(s):
// \scrolling_display|text_data~44_combout  = ( \scrolling_display|text_data~16_combout  ) # ( !\scrolling_display|text_data~16_combout  & ( \LessThan0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~44 .extended_lut = "off";
defparam \scrolling_display|text_data~44 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \scrolling_display|text_data~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N24
cyclonev_lcell_comb \scrolling_display|Mux24~6 (
// Equation(s):
// \scrolling_display|Mux24~6_combout  = ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [2] & ((!\Equal0~0_combout ) # ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data~44_combout ))) # 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data~22_combout ))))) # (\scrolling_display|text_pointer [2] & ((((!\Equal0~0_combout  & !\scrolling_display|text_pointer [1]))))) ) ) # ( \scrolling_display|text_pointer [0] & ( 
// (!\scrolling_display|text_pointer [2] & (\Equal0~0_combout  & ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data~23_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data~22_combout ))))) # 
// (\scrolling_display|text_pointer [2] & ((((!\Equal0~0_combout  & !\scrolling_display|text_pointer [1]))))) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_data~22_combout ),
	.datac(!\scrolling_display|text_data~23_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(!\scrolling_display|text_data~44_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux24~6 .extended_lut = "on";
defparam \scrolling_display|Mux24~6 .lut_mask = 64'hFF0A550AAA220022;
defparam \scrolling_display|Mux24~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N42
cyclonev_lcell_comb \scrolling_display|Mux41~55 (
// Equation(s):
// \scrolling_display|Mux41~55_combout  = ( \algorithm_select[1]~0_combout  & ( \scrolling_display|text_data[19][2]~29_combout  & ( (!\scrolling_display|text_data[19][5]~0_combout  & (!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_pointer 
// [0])))) # (\scrolling_display|text_data[19][5]~0_combout  & ((!\scrolling_display|text_pointer [1] $ (\scrolling_display|text_data~1_combout )) # (\scrolling_display|text_pointer [0]))) ) ) ) # ( !\algorithm_select[1]~0_combout  & ( 
// \scrolling_display|text_data[19][2]~29_combout  & ( (!\scrolling_display|text_pointer [1] & (((\scrolling_display|text_data[19][5]~0_combout  & !\scrolling_display|text_data~1_combout )) # (\scrolling_display|text_pointer [0]))) # 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[19][5]~0_combout  & (!\scrolling_display|text_data~1_combout  & \scrolling_display|text_pointer [0]))) ) ) ) # ( \algorithm_select[1]~0_combout  & ( 
// !\scrolling_display|text_data[19][2]~29_combout  & ( (\scrolling_display|text_data[19][5]~0_combout  & (!\scrolling_display|text_pointer [1] $ (((\scrolling_display|text_pointer [0]) # (\scrolling_display|text_data~1_combout ))))) ) ) ) # ( 
// !\algorithm_select[1]~0_combout  & ( !\scrolling_display|text_data[19][2]~29_combout  & ( (\scrolling_display|text_data[19][5]~0_combout  & (!\scrolling_display|text_data~1_combout  & (!\scrolling_display|text_pointer [1] $ 
// (\scrolling_display|text_pointer [0])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_data[19][5]~0_combout ),
	.datac(!\scrolling_display|text_data~1_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!\algorithm_select[1]~0_combout ),
	.dataf(!\scrolling_display|text_data[19][2]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~55 .extended_lut = "off";
defparam \scrolling_display|Mux41~55 .lut_mask = 64'h2010211120BA21BB;
defparam \scrolling_display|Mux41~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N39
cyclonev_lcell_comb \scrolling_display|Mux24~0 (
// Equation(s):
// \scrolling_display|Mux24~0_combout  = ( \scrolling_display|Mux41~55_combout  & ( \scrolling_display|text_pointer [2] ) ) # ( \scrolling_display|Mux41~55_combout  & ( !\scrolling_display|text_pointer [2] & ( (\scrolling_display|text_pointer [0] & 
// (\scrolling_display|text_data[15][0]~11_combout  & \scrolling_display|text_pointer [1])) ) ) ) # ( !\scrolling_display|Mux41~55_combout  & ( !\scrolling_display|text_pointer [2] & ( (\scrolling_display|text_pointer [0] & 
// (\scrolling_display|text_data[15][0]~11_combout  & \scrolling_display|text_pointer [1])) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data[15][0]~11_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(gnd),
	.datae(!\scrolling_display|Mux41~55_combout ),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux24~0 .extended_lut = "off";
defparam \scrolling_display|Mux24~0 .lut_mask = 64'h010101010000FFFF;
defparam \scrolling_display|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N0
cyclonev_lcell_comb \scrolling_display|Mux24~1 (
// Equation(s):
// \scrolling_display|Mux24~1_combout  = ( \scrolling_display|Mux24~0_combout  & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [4]) # ((\scrolling_display|Mux24~6_combout )))) # (\scrolling_display|text_pointer [3] & 
// (!\scrolling_display|text_pointer [4] & (\scrolling_display|Mux24~2_combout ))) ) ) # ( !\scrolling_display|Mux24~0_combout  & ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|text_pointer [4] & ((\scrolling_display|Mux24~6_combout )))) # 
// (\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [4] & (\scrolling_display|Mux24~2_combout ))) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux24~2_combout ),
	.datad(!\scrolling_display|Mux24~6_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux24~1 .extended_lut = "off";
defparam \scrolling_display|Mux24~1 .lut_mask = 64'h042604268CAE8CAE;
defparam \scrolling_display|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N42
cyclonev_lcell_comb \scrolling_display|Mux21~2 (
// Equation(s):
// \scrolling_display|Mux21~2_combout  = ( \scrolling_display|text_pointer [3] & ( \Equal0~0_combout  & ( ((!\scrolling_display|text_pointer [1] & (\scrolling_display|Mux1~0_combout )) # (\scrolling_display|text_pointer [1] & 
// ((!\scrolling_display|text_data[15][0]~11_combout )))) # (\scrolling_display|text_pointer [0]) ) ) ) # ( !\scrolling_display|text_pointer [3] & ( \Equal0~0_combout  & ( (\scrolling_display|text_pointer [1] & \scrolling_display|text_pointer [0]) ) ) ) # ( 
// \scrolling_display|text_pointer [3] & ( !\Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|Mux1~0_combout  & ((!\scrolling_display|text_pointer [0])))) # (\scrolling_display|text_pointer [1] & 
// (((!\scrolling_display|text_data[15][0]~11_combout ) # (\scrolling_display|text_pointer [0])))) ) ) ) # ( !\scrolling_display|text_pointer [3] & ( !\Equal0~0_combout  & ( (\scrolling_display|text_pointer [1] & \scrolling_display|text_pointer [0]) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|Mux1~0_combout ),
	.datac(!\scrolling_display|text_data[15][0]~11_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux21~2 .extended_lut = "off";
defparam \scrolling_display|Mux21~2 .lut_mask = 64'h00557255005572FF;
defparam \scrolling_display|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N36
cyclonev_lcell_comb \scrolling_display|Mux21~0 (
// Equation(s):
// \scrolling_display|Mux21~0_combout  = ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_data[9][3]~9_combout )))) # (\scrolling_display|text_pointer [0] & 
// ((!\scrolling_display|text_data~27_combout ) # ((!\Equal0~0_combout )))) ) )

	.dataa(!\scrolling_display|text_data~27_combout ),
	.datab(!\scrolling_display|text_data[9][3]~9_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux21~0 .extended_lut = "off";
defparam \scrolling_display|Mux21~0 .lut_mask = 64'h00000000CFCACFCA;
defparam \scrolling_display|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N15
cyclonev_lcell_comb \scrolling_display|Mux21~1 (
// Equation(s):
// \scrolling_display|Mux21~1_combout  = ( \scrolling_display|text_data[9][3]~9_combout  & ( (\scrolling_display|text_data[19][5]~0_combout  & (!\scrolling_display|text_pointer [1] & !\scrolling_display|text_pointer [0])) ) ) # ( 
// !\scrolling_display|text_data[9][3]~9_combout  & ( (!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_pointer [0]) # (\scrolling_display|text_data[19][5]~0_combout ))) ) )

	.dataa(!\scrolling_display|text_data[19][5]~0_combout ),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[9][3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux21~1 .extended_lut = "off";
defparam \scrolling_display|Mux21~1 .lut_mask = 64'h50F050F050005000;
defparam \scrolling_display|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N54
cyclonev_lcell_comb \scrolling_display|Mux21~3 (
// Equation(s):
// \scrolling_display|Mux21~3_combout  = ( \scrolling_display|Mux21~1_combout  & ( (\scrolling_display|Mux21~2_combout ) # (\scrolling_display|text_pointer [2]) ) ) # ( !\scrolling_display|Mux21~1_combout  & ( (!\scrolling_display|text_pointer [2] & 
// (((\scrolling_display|Mux21~2_combout )))) # (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3]) # ((\scrolling_display|Mux21~0_combout )))) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(!\scrolling_display|Mux21~2_combout ),
	.datad(!\scrolling_display|Mux21~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux21~3 .extended_lut = "off";
defparam \scrolling_display|Mux21~3 .lut_mask = 64'h4E5F4E5F5F5F5F5F;
defparam \scrolling_display|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N12
cyclonev_lcell_comb \scrolling_display|Mux22~1 (
// Equation(s):
// \scrolling_display|Mux22~1_combout  = ( \scrolling_display|text_data[9][3]~9_combout  & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[19][5]~0_combout ) # ((\scrolling_display|text_pointer [0])))) # 
// (\scrolling_display|text_pointer [1] & (((!\scrolling_display|text_pointer [0]) # (\scrolling_display|text_data[19][5]~39_combout )))) ) ) # ( !\scrolling_display|text_data[9][3]~9_combout  & ( (!\scrolling_display|text_pointer [1] & 
// (!\scrolling_display|text_data[19][5]~0_combout  & ((!\scrolling_display|text_pointer [0])))) # (\scrolling_display|text_pointer [1] & (((\scrolling_display|text_data[19][5]~39_combout  & \scrolling_display|text_pointer [0])))) ) )

	.dataa(!\scrolling_display|text_data[19][5]~0_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_data[19][5]~39_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[9][3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux22~1 .extended_lut = "off";
defparam \scrolling_display|Mux22~1 .lut_mask = 64'h88038803BBCFBBCF;
defparam \scrolling_display|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N39
cyclonev_lcell_comb \scrolling_display|Mux22~0 (
// Equation(s):
// \scrolling_display|Mux22~0_combout  = ( \scrolling_display|text_pointer [0] & ( (!\Equal0~0_combout  & !\scrolling_display|text_pointer [1]) ) ) # ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & 
// (!\scrolling_display|Mux1~0_combout )) # (\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[15][0]~11_combout ))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\scrolling_display|Mux1~0_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_data[15][0]~11_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux22~0 .extended_lut = "off";
defparam \scrolling_display|Mux22~0 .lut_mask = 64'hC0CFC0CFA0A0A0A0;
defparam \scrolling_display|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N21
cyclonev_lcell_comb \scrolling_display|Mux22~2 (
// Equation(s):
// \scrolling_display|Mux22~2_combout  = ( \scrolling_display|text_pointer [4] ) # ( !\scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux22~0_combout ))) # (\scrolling_display|text_pointer [2] & 
// (\scrolling_display|Mux22~1_combout )) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(gnd),
	.datac(!\scrolling_display|Mux22~1_combout ),
	.datad(!\scrolling_display|Mux22~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux22~2 .extended_lut = "off";
defparam \scrolling_display|Mux22~2 .lut_mask = 64'h05AF05AFFFFFFFFF;
defparam \scrolling_display|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N18
cyclonev_lcell_comb \scrolling_display|Mux22~3 (
// Equation(s):
// \scrolling_display|Mux22~3_combout  = ( \scrolling_display|Mux41~26_combout  & ( (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[19][5]~39_combout )) # (\scrolling_display|text_pointer [1] & 
// ((\Equal0~0_combout ))))) # (\scrolling_display|text_pointer [2] & (((\Equal0~0_combout )) # (\scrolling_display|text_pointer [1]))) ) ) # ( !\scrolling_display|Mux41~26_combout  & ( (!\scrolling_display|text_pointer [2] & 
// (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[19][5]~39_combout ))) # (\scrolling_display|text_pointer [2] & (((\Equal0~0_combout )) # (\scrolling_display|text_pointer [1]))) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_data[19][5]~39_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux22~3 .extended_lut = "off";
defparam \scrolling_display|Mux22~3 .lut_mask = 64'h195D195D197F197F;
defparam \scrolling_display|Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N15
cyclonev_lcell_comb \scrolling_display|Mux22~4 (
// Equation(s):
// \scrolling_display|Mux22~4_combout  = ( !\scrolling_display|text_pointer [3] & ( (!\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [0]) # (!\scrolling_display|text_pointer [1])))) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|text_pointer [4]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux22~4 .extended_lut = "off";
defparam \scrolling_display|Mux22~4 .lut_mask = 64'hC080C08000000000;
defparam \scrolling_display|Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N36
cyclonev_lcell_comb \scrolling_display|Mux21~4 (
// Equation(s):
// \scrolling_display|Mux21~4_combout  = ( \scrolling_display|Mux41~15_combout  & ( \scrolling_display|text_data~27_combout  & ( (!\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [4] & ((!\Equal0~0_combout ) # 
// (\scrolling_display|text_pointer [1])))) # (\scrolling_display|text_pointer [2] & (!\Equal0~0_combout  & ((!\scrolling_display|text_pointer [1])))) ) ) ) # ( !\scrolling_display|Mux41~15_combout  & ( \scrolling_display|text_data~27_combout  & ( 
// (!\Equal0~0_combout  & ((!\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [4])) # (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [1]))))) ) ) ) # ( \scrolling_display|Mux41~15_combout  & ( 
// !\scrolling_display|text_data~27_combout  & ( (!\scrolling_display|text_pointer [2] & (((\scrolling_display|text_pointer [4])))) # (\scrolling_display|text_pointer [2] & (!\Equal0~0_combout  & ((!\scrolling_display|text_pointer [1])))) ) ) ) # ( 
// !\scrolling_display|Mux41~15_combout  & ( !\scrolling_display|text_data~27_combout  & ( (!\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [4] & ((!\Equal0~0_combout ) # (!\scrolling_display|text_pointer [1])))) # 
// (\scrolling_display|text_pointer [2] & (!\Equal0~0_combout  & ((!\scrolling_display|text_pointer [1])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\Equal0~0_combout ),
	.datac(!\scrolling_display|text_pointer [4]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|Mux41~15_combout ),
	.dataf(!\scrolling_display|text_data~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux21~4 .extended_lut = "off";
defparam \scrolling_display|Mux21~4 .lut_mask = 64'h4E084E0A4C084C0A;
defparam \scrolling_display|Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N48
cyclonev_lcell_comb \scrolling_display|WideOr26~1 (
// Equation(s):
// \scrolling_display|WideOr26~1_combout  = ( !\scrolling_display|text_pointer [3] & ( (!\scrolling_display|Mux22~4_combout  & ((!\scrolling_display|text_pointer [4] & (((\scrolling_display|Mux21~4_combout )) # (\scrolling_display|Mux21~3_combout ))) # 
// (\scrolling_display|text_pointer [4] & (((\scrolling_display|Mux21~4_combout  & !\scrolling_display|Mux22~3_combout )))))) ) ) # ( \scrolling_display|text_pointer [3] & ( (!\scrolling_display|text_pointer [4] & (\scrolling_display|Mux21~3_combout  & 
// (!\scrolling_display|Mux22~2_combout  & ((!\scrolling_display|Mux22~4_combout ))))) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(!\scrolling_display|Mux21~3_combout ),
	.datac(!\scrolling_display|Mux22~2_combout ),
	.datad(!\scrolling_display|Mux22~3_combout ),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|Mux22~4_combout ),
	.datag(!\scrolling_display|Mux21~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr26~1 .extended_lut = "on";
defparam \scrolling_display|WideOr26~1 .lut_mask = 64'h2F2A202000000000;
defparam \scrolling_display|WideOr26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N24
cyclonev_lcell_comb \scrolling_display|Mux41~59 (
// Equation(s):
// \scrolling_display|Mux41~59_combout  = ( \scrolling_display|text_data[12][1]~7_combout  & ( \scrolling_display|Mux1~0_combout  & ( ((!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[11][1]~2_combout ))) # 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[12][0]~17_combout ))) # (\scrolling_display|text_pointer [0]) ) ) ) # ( !\scrolling_display|text_data[12][1]~7_combout  & ( \scrolling_display|Mux1~0_combout  & ( 
// (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[11][1]~2_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[12][0]~17_combout )))) # 
// (\scrolling_display|text_pointer [0] & (((\scrolling_display|text_pointer [1])))) ) ) ) # ( \scrolling_display|text_data[12][1]~7_combout  & ( !\scrolling_display|Mux1~0_combout  & ( (!\scrolling_display|text_pointer [0] & 
// ((!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[11][1]~2_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[12][0]~17_combout )))) # (\scrolling_display|text_pointer [0] & 
// (((!\scrolling_display|text_pointer [1])))) ) ) ) # ( !\scrolling_display|text_data[12][1]~7_combout  & ( !\scrolling_display|Mux1~0_combout  & ( (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & 
// ((!\scrolling_display|text_data[11][1]~2_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[12][0]~17_combout )))) ) ) )

	.dataa(!\scrolling_display|text_data[12][0]~17_combout ),
	.datab(!\scrolling_display|text_data[11][1]~2_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_data[12][1]~7_combout ),
	.dataf(!\scrolling_display|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~59 .extended_lut = "off";
defparam \scrolling_display|Mux41~59 .lut_mask = 64'hC050CF50C05FCF5F;
defparam \scrolling_display|Mux41~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N18
cyclonev_lcell_comb \scrolling_display|Mux41~61 (
// Equation(s):
// \scrolling_display|Mux41~61_combout  = ( \algorithm_select[1]~0_combout  & ( \main_fsm|invalid_zoom_error~0_combout  & ( (!\scrolling_display|text_pointer [1] & (((\scrolling_display|text_data[19][5]~0_combout )))) # (\scrolling_display|text_pointer [1] & 
// ((!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[17][1]~28_combout ))) # (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[19][5]~0_combout )))) ) ) ) # ( !\algorithm_select[1]~0_combout  & ( 
// \main_fsm|invalid_zoom_error~0_combout  & ( (!\scrolling_display|text_pointer [1] & (((\scrolling_display|text_data[19][5]~0_combout )))) # (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0] & 
// ((\scrolling_display|text_data[17][1]~28_combout ))) # (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[19][5]~0_combout )))) ) ) ) # ( \algorithm_select[1]~0_combout  & ( !\main_fsm|invalid_zoom_error~0_combout  & ( 
// (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[19][5]~0_combout )) # (\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[17][1]~28_combout ))))) # 
// (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[19][5]~0_combout  & ((\scrolling_display|text_pointer [1])))) ) ) ) # ( !\algorithm_select[1]~0_combout  & ( !\main_fsm|invalid_zoom_error~0_combout  & ( 
// (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[17][1]~28_combout ))) # (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[19][5]~0_combout )))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data[19][5]~0_combout ),
	.datac(!\scrolling_display|text_data[17][1]~28_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\algorithm_select[1]~0_combout ),
	.dataf(!\main_fsm|invalid_zoom_error~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~61 .extended_lut = "off";
defparam \scrolling_display|Mux41~61 .lut_mask = 64'h004E224E334E334E;
defparam \scrolling_display|Mux41~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N48
cyclonev_lcell_comb \scrolling_display|Mux41~60 (
// Equation(s):
// \scrolling_display|Mux41~60_combout  = ( \scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[8][1]~20_combout  & ( (!\scrolling_display|text_data[10][1]~26_combout ) # (!\scrolling_display|text_pointer [1]) ) ) ) # ( 
// !\scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[8][1]~20_combout  & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[7][1]~21_combout )) # (\scrolling_display|text_pointer [1] & 
// ((!\scrolling_display|text_data[9][1]~25_combout ))) ) ) ) # ( \scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[8][1]~20_combout  & ( (!\scrolling_display|text_data[10][1]~26_combout  & \scrolling_display|text_pointer [1]) ) ) ) # ( 
// !\scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[8][1]~20_combout  & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[7][1]~21_combout )) # (\scrolling_display|text_pointer [1] & 
// ((!\scrolling_display|text_data[9][1]~25_combout ))) ) ) )

	.dataa(!\scrolling_display|text_data[7][1]~21_combout ),
	.datab(!\scrolling_display|text_data[9][1]~25_combout ),
	.datac(!\scrolling_display|text_data[10][1]~26_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\scrolling_display|text_data[8][1]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~60 .extended_lut = "off";
defparam \scrolling_display|Mux41~60 .lut_mask = 64'h55CC00F055CCFFF0;
defparam \scrolling_display|Mux41~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N36
cyclonev_lcell_comb \scrolling_display|Mux41~58 (
// Equation(s):
// \scrolling_display|Mux41~58_combout  = ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data[6][1]~24_combout  & ( \scrolling_display|text_pointer [0] ) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_data[6][1]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~58 .extended_lut = "off";
defparam \scrolling_display|Mux41~58 .lut_mask = 64'h0000333300000000;
defparam \scrolling_display|Mux41~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N18
cyclonev_lcell_comb \scrolling_display|Mux26~0 (
// Equation(s):
// \scrolling_display|Mux26~0_combout  = ( \scrolling_display|Mux41~60_combout  & ( \scrolling_display|Mux41~58_combout  & ( (!\scrolling_display|text_pointer [3]) # ((!\scrolling_display|text_pointer [2] & (\scrolling_display|Mux41~59_combout )) # 
// (\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux41~61_combout )))) ) ) ) # ( !\scrolling_display|Mux41~60_combout  & ( \scrolling_display|Mux41~58_combout  & ( (!\scrolling_display|text_pointer [3] & (((!\scrolling_display|text_pointer 
// [2])))) # (\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [2] & (\scrolling_display|Mux41~59_combout )) # (\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux41~61_combout ))))) ) ) ) # ( 
// \scrolling_display|Mux41~60_combout  & ( !\scrolling_display|Mux41~58_combout  & ( (!\scrolling_display|text_pointer [3] & (((\scrolling_display|text_pointer [2])))) # (\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [2] & 
// (\scrolling_display|Mux41~59_combout )) # (\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux41~61_combout ))))) ) ) ) # ( !\scrolling_display|Mux41~60_combout  & ( !\scrolling_display|Mux41~58_combout  & ( (\scrolling_display|text_pointer [3] 
// & ((!\scrolling_display|text_pointer [2] & (\scrolling_display|Mux41~59_combout )) # (\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux41~61_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux41~59_combout ),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(!\scrolling_display|Mux41~61_combout ),
	.datae(!\scrolling_display|Mux41~60_combout ),
	.dataf(!\scrolling_display|Mux41~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux26~0 .extended_lut = "off";
defparam \scrolling_display|Mux26~0 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \scrolling_display|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N45
cyclonev_lcell_comb \scrolling_display|Mux26~1 (
// Equation(s):
// \scrolling_display|Mux26~1_combout  = (!\scrolling_display|text_pointer [1] & (((!\scrolling_display|text_data[6][1]~24_combout )))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~15_combout  & ((\Equal0~0_combout ))))

	.dataa(!\scrolling_display|Mux41~15_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_data[6][1]~24_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux26~1 .extended_lut = "off";
defparam \scrolling_display|Mux26~1 .lut_mask = 64'hC0D1C0D1C0D1C0D1;
defparam \scrolling_display|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N3
cyclonev_lcell_comb \scrolling_display|Mux26~2 (
// Equation(s):
// \scrolling_display|Mux26~2_combout  = ( \scrolling_display|Mux26~1_combout  & ( (!\scrolling_display|text_pointer [4] & (((\scrolling_display|Mux26~0_combout )))) # (\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [3] & 
// ((!\scrolling_display|text_pointer [2])))) ) ) # ( !\scrolling_display|Mux26~1_combout  & ( (!\scrolling_display|text_pointer [4] & \scrolling_display|Mux26~0_combout ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux26~0_combout ),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux26~2 .extended_lut = "off";
defparam \scrolling_display|Mux26~2 .lut_mask = 64'h0C0C0C0C2E0C2E0C;
defparam \scrolling_display|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N0
cyclonev_lcell_comb \scrolling_display|Mux41~75 (
// Equation(s):
// \scrolling_display|Mux41~75_combout  = ( !\scrolling_display|text_pointer [1] & ( ((!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[19][5]~0_combout )) # (\scrolling_display|text_pointer [0] & 
// ((\scrolling_display|text_data[11][0]~15_combout ))))) # (\scrolling_display|text_pointer [2] & (((\scrolling_display|text_pointer [0]))))) ) ) # ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [2] & 
// (((!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[13][2]~33_combout ))) # (\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[10][0]~3_combout ))))) # (\scrolling_display|text_pointer [2] & 
// ((((\scrolling_display|text_pointer [0]))))) ) )

	.dataa(!\scrolling_display|text_data[10][0]~3_combout ),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|text_data[13][2]~33_combout ),
	.datad(!\scrolling_display|text_data[11][0]~15_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(!\scrolling_display|text_data[19][5]~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~75 .extended_lut = "on";
defparam \scrolling_display|Mux41~75 .lut_mask = 64'hC0C00C0C33FF7777;
defparam \scrolling_display|Mux41~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N24
cyclonev_lcell_comb \scrolling_display|Mux41~91 (
// Equation(s):
// \scrolling_display|Mux41~91_combout  = ( !\scrolling_display|Mux41~75_combout  & ( (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [1] & (((\scrolling_display|text_data[10][2]~34_combout )))) # (\scrolling_display|text_pointer 
// [1] & ((!\scrolling_display|text_data~13_combout ) # ((!\Equal0~0_combout )))))) ) ) # ( \scrolling_display|Mux41~75_combout  & ( (!\scrolling_display|text_pointer [2]) # ((!\scrolling_display|text_pointer [1] & (\scrolling_display|text_data~8_combout  & 
// (\Equal0~0_combout ))) # (\scrolling_display|text_pointer [1] & (((!\Equal0~0_combout ))))) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|text_data~8_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\scrolling_display|Mux41~75_combout ),
	.dataf(!\scrolling_display|text_data[10][2]~34_combout ),
	.datag(!\scrolling_display|text_data~13_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~91 .extended_lut = "on";
defparam \scrolling_display|Mux41~91 .lut_mask = 64'h1110DDCE3332DDCE;
defparam \scrolling_display|Mux41~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N12
cyclonev_lcell_comb \scrolling_display|Mux25~2 (
// Equation(s):
// \scrolling_display|Mux25~2_combout  = ( \scrolling_display|text_data[10][2]~34_combout  & ( (!\scrolling_display|text_pointer [2] & (((\scrolling_display|Mux41~23_combout )))) # (\scrolling_display|text_pointer [2] & 
// (((!\scrolling_display|text_data[9][2]~5_combout )) # (\scrolling_display|text_pointer [0]))) ) ) # ( !\scrolling_display|text_data[10][2]~34_combout  & ( (!\scrolling_display|text_pointer [2] & (((\scrolling_display|Mux41~23_combout )))) # 
// (\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_data[9][2]~5_combout )))) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|Mux41~23_combout ),
	.datad(!\scrolling_display|text_data[9][2]~5_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[10][2]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux25~2 .extended_lut = "off";
defparam \scrolling_display|Mux25~2 .lut_mask = 64'h2E0C2E0C3F1D3F1D;
defparam \scrolling_display|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N30
cyclonev_lcell_comb \scrolling_display|Mux25~1 (
// Equation(s):
// \scrolling_display|Mux25~1_combout  = ( \scrolling_display|text_pointer [0] & ( \Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[9][1]~25_combout ))) # (\scrolling_display|text_pointer [1] & 
// (!\scrolling_display|text_data~22_combout )) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( \Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data~36_combout ))) # (\scrolling_display|text_pointer [1] & 
// (!\scrolling_display|text_data~22_combout )) ) ) ) # ( \scrolling_display|text_pointer [0] & ( !\Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1] & \scrolling_display|text_data[9][1]~25_combout ) ) ) ) # ( !\scrolling_display|text_pointer [0] & 
// ( !\Equal0~0_combout  & ( \scrolling_display|text_pointer [1] ) ) )

	.dataa(!\scrolling_display|text_data~22_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_data[9][1]~25_combout ),
	.datad(!\scrolling_display|text_data~36_combout ),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux25~1 .extended_lut = "off";
defparam \scrolling_display|Mux25~1 .lut_mask = 64'h33330C0C22EE2E2E;
defparam \scrolling_display|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N45
cyclonev_lcell_comb \scrolling_display|Mux25~3 (
// Equation(s):
// \scrolling_display|Mux25~3_combout  = ( \scrolling_display|Mux25~1_combout  & ( (!\scrolling_display|text_pointer [4] & (\scrolling_display|Mux25~2_combout  & \scrolling_display|text_pointer [1])) ) ) # ( !\scrolling_display|Mux25~1_combout  & ( 
// (!\scrolling_display|text_pointer [4] & (((\scrolling_display|Mux25~2_combout  & \scrolling_display|text_pointer [1])))) # (\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [2])) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|Mux25~2_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux25~3 .extended_lut = "off";
defparam \scrolling_display|Mux25~3 .lut_mask = 64'h444E444E000A000A;
defparam \scrolling_display|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N42
cyclonev_lcell_comb \scrolling_display|Mux25~0 (
// Equation(s):
// \scrolling_display|Mux25~0_combout  = ( \scrolling_display|Mux41~22_combout  & ( (\scrolling_display|text_pointer [4] & (\scrolling_display|text_pointer [2] & (\scrolling_display|Mux41~5_combout  & !\scrolling_display|text_pointer [1]))) ) ) # ( 
// !\scrolling_display|Mux41~22_combout  & ( (\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [4]) # (\scrolling_display|Mux41~5_combout )))) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|Mux41~5_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux25~0 .extended_lut = "off";
defparam \scrolling_display|Mux25~0 .lut_mask = 64'h2300230001000100;
defparam \scrolling_display|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N36
cyclonev_lcell_comb \scrolling_display|Mux25~4 (
// Equation(s):
// \scrolling_display|Mux25~4_combout  = ( \scrolling_display|Mux25~0_combout  & ( (!\scrolling_display|text_pointer [3]) # ((!\scrolling_display|text_pointer [4] & \scrolling_display|Mux41~91_combout )) ) ) # ( !\scrolling_display|Mux25~0_combout  & ( 
// (!\scrolling_display|text_pointer [3] & (((\scrolling_display|Mux25~3_combout )))) # (\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [4] & (\scrolling_display|Mux41~91_combout ))) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(!\scrolling_display|Mux41~91_combout ),
	.datad(!\scrolling_display|Mux25~3_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux25~4 .extended_lut = "off";
defparam \scrolling_display|Mux25~4 .lut_mask = 64'h02CE02CECECECECE;
defparam \scrolling_display|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N6
cyclonev_lcell_comb \scrolling_display|Mux27~3 (
// Equation(s):
// \scrolling_display|Mux27~3_combout  = ( !sw_sync_r2[2] & ( sw_sync_r2[0] & ( (!sw_sync_r2[1] & (!sw_sync_r2[3] & (!\main_fsm|invalid_zoom_error~0_combout  $ (\scrolling_display|text_pointer [0])))) ) ) ) # ( sw_sync_r2[2] & ( !sw_sync_r2[0] & ( 
// (!sw_sync_r2[1] & (!sw_sync_r2[3] & (\main_fsm|invalid_zoom_error~0_combout  & \scrolling_display|text_pointer [0]))) ) ) ) # ( !sw_sync_r2[2] & ( !sw_sync_r2[0] & ( (\scrolling_display|text_pointer [0] & ((!sw_sync_r2[1] & (sw_sync_r2[3] & 
// \main_fsm|invalid_zoom_error~0_combout )) # (sw_sync_r2[1] & (!sw_sync_r2[3])))) ) ) )

	.dataa(!sw_sync_r2[1]),
	.datab(!sw_sync_r2[3]),
	.datac(!\main_fsm|invalid_zoom_error~0_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!sw_sync_r2[2]),
	.dataf(!sw_sync_r2[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux27~3 .extended_lut = "off";
defparam \scrolling_display|Mux27~3 .lut_mask = 64'h0046000880080000;
defparam \scrolling_display|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N39
cyclonev_lcell_comb \scrolling_display|Mux27~4 (
// Equation(s):
// \scrolling_display|Mux27~4_combout  = ( \scrolling_display|Mux41~4_combout  & ( (\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [1]) # (!\scrolling_display|Mux27~3_combout )))) ) ) # ( 
// !\scrolling_display|Mux41~4_combout  & ( (\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [1] & (!\scrolling_display|Mux27~3_combout  & !\scrolling_display|text_pointer [4]))) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|Mux27~3_combout ),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux27~4 .extended_lut = "off";
defparam \scrolling_display|Mux27~4 .lut_mask = 64'h1000100054005400;
defparam \scrolling_display|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N36
cyclonev_lcell_comb \scrolling_display|Mux27~2 (
// Equation(s):
// \scrolling_display|Mux27~2_combout  = ( \scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [1] & \scrolling_display|Mux41~3_combout )) ) ) # ( !\scrolling_display|text_pointer [4] & ( 
// (!\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [1] & \scrolling_display|Mux41~2_combout )) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|Mux41~3_combout ),
	.datad(!\scrolling_display|Mux41~2_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux27~2 .extended_lut = "off";
defparam \scrolling_display|Mux27~2 .lut_mask = 64'h0022002202020202;
defparam \scrolling_display|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N3
cyclonev_lcell_comb \scrolling_display|Mux41~57 (
// Equation(s):
// \scrolling_display|Mux41~57_combout  = (!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[11][0]~15_combout ))) # (\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[12][0]~17_combout ))

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data[12][0]~17_combout ),
	.datad(!\scrolling_display|text_data[11][0]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~57 .extended_lut = "off";
defparam \scrolling_display|Mux41~57 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \scrolling_display|Mux41~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N18
cyclonev_lcell_comb \scrolling_display|Mux27~0 (
// Equation(s):
// \scrolling_display|Mux27~0_combout  = ( \scrolling_display|Mux41~8_combout  & ( \scrolling_display|Mux41~7_combout  & ( (!\scrolling_display|text_pointer [2] & (((\scrolling_display|Mux41~57_combout )) # (\scrolling_display|text_pointer [1]))) # 
// (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [1]) # ((\scrolling_display|Mux41~11_combout )))) ) ) ) # ( !\scrolling_display|Mux41~8_combout  & ( \scrolling_display|Mux41~7_combout  & ( (!\scrolling_display|text_pointer [2] & 
// (!\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~57_combout ))) # (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [1]) # ((\scrolling_display|Mux41~11_combout )))) ) ) ) # ( \scrolling_display|Mux41~8_combout  & 
// ( !\scrolling_display|Mux41~7_combout  & ( (!\scrolling_display|text_pointer [2] & (((\scrolling_display|Mux41~57_combout )) # (\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [1] & 
// ((\scrolling_display|Mux41~11_combout )))) ) ) ) # ( !\scrolling_display|Mux41~8_combout  & ( !\scrolling_display|Mux41~7_combout  & ( (!\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~57_combout ))) 
// # (\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [1] & ((\scrolling_display|Mux41~11_combout )))) ) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|Mux41~57_combout ),
	.datad(!\scrolling_display|Mux41~11_combout ),
	.datae(!\scrolling_display|Mux41~8_combout ),
	.dataf(!\scrolling_display|Mux41~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux27~0 .extended_lut = "off";
defparam \scrolling_display|Mux27~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \scrolling_display|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N3
cyclonev_lcell_comb \scrolling_display|Mux27~1 (
// Equation(s):
// \scrolling_display|Mux27~1_combout  = ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [2] & (\scrolling_display|text_data~18_combout  & (\scrolling_display|text_data[19][5]~0_combout ))) # (\scrolling_display|text_pointer [2] & 
// (((!\Equal0~0_combout )))) ) ) # ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_data[19][5]~0_combout  & !\scrolling_display|text_pointer [2]) ) )

	.dataa(!\scrolling_display|text_data~18_combout ),
	.datab(!\scrolling_display|text_data[19][5]~0_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux27~1 .extended_lut = "off";
defparam \scrolling_display|Mux27~1 .lut_mask = 64'hCC00CC0011F011F0;
defparam \scrolling_display|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N36
cyclonev_lcell_comb \scrolling_display|Mux27~5 (
// Equation(s):
// \scrolling_display|Mux27~5_combout  = ( !\scrolling_display|text_pointer [3] & ( (((!\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [4] & \scrolling_display|Mux27~1_combout ))) # (\scrolling_display|Mux27~2_combout )) # 
// (\scrolling_display|Mux27~4_combout ) ) ) # ( \scrolling_display|text_pointer [3] & ( (((\scrolling_display|Mux27~0_combout  & (!\scrolling_display|text_pointer [4])))) ) )

	.dataa(!\scrolling_display|Mux27~4_combout ),
	.datab(!\scrolling_display|Mux27~2_combout ),
	.datac(!\scrolling_display|Mux27~0_combout ),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|Mux27~1_combout ),
	.datag(!\scrolling_display|text_pointer [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux27~5 .extended_lut = "on";
defparam \scrolling_display|Mux27~5 .lut_mask = 64'h77770F0077F70F00;
defparam \scrolling_display|Mux27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N27
cyclonev_lcell_comb \scrolling_display|Mux37~9 (
// Equation(s):
// \scrolling_display|Mux37~9_combout  = ( \scrolling_display|Mux37~1_combout  & ( (!\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [3] & (!\scrolling_display|text_data[10][0]~3_combout  & \scrolling_display|text_pointer [0])) # 
// (\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [0]))))) ) ) # ( !\scrolling_display|Mux37~1_combout  & ( (!\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [4] & 
// (!\scrolling_display|text_data[10][0]~3_combout  & \scrolling_display|text_pointer [0]))) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|text_data[10][0]~3_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux37~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~9 .extended_lut = "off";
defparam \scrolling_display|Mux37~9 .lut_mask = 64'h0080008044804480;
defparam \scrolling_display|Mux37~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N33
cyclonev_lcell_comb \scrolling_display|Mux37~10 (
// Equation(s):
// \scrolling_display|Mux37~10_combout  = ( \scrolling_display|Mux41~1_combout  & ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|text_pointer [4] & \scrolling_display|Mux37~6_combout )) # (\scrolling_display|text_pointer [3] & 
// (!\scrolling_display|text_pointer [4])) ) ) # ( !\scrolling_display|Mux41~1_combout  & ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|text_pointer [4] & \scrolling_display|Mux37~6_combout )) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux37~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~10 .extended_lut = "off";
defparam \scrolling_display|Mux37~10 .lut_mask = 64'h0202020246464646;
defparam \scrolling_display|Mux37~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N18
cyclonev_lcell_comb \scrolling_display|Mux23~0 (
// Equation(s):
// \scrolling_display|Mux23~0_combout  = ( \scrolling_display|Mux37~4_combout  & ( ((!\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux37~10_combout ))) # (\scrolling_display|text_pointer [2] & (\scrolling_display|Mux37~9_combout ))) # 
// (\scrolling_display|text_pointer [1]) ) ) # ( !\scrolling_display|Mux37~4_combout  & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux37~10_combout ))) # (\scrolling_display|text_pointer [2] & 
// (\scrolling_display|Mux37~9_combout )))) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|Mux37~9_combout ),
	.datad(!\scrolling_display|Mux37~10_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux37~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux23~0 .extended_lut = "off";
defparam \scrolling_display|Mux23~0 .lut_mask = 64'h048C048C37BF37BF;
defparam \scrolling_display|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N6
cyclonev_lcell_comb \scrolling_display|WideOr27~0 (
// Equation(s):
// \scrolling_display|WideOr27~0_combout  = ( \scrolling_display|Mux27~5_combout  & ( \scrolling_display|Mux23~0_combout  & ( (!\scrolling_display|Mux24~1_combout  & (\scrolling_display|WideOr26~1_combout  & !\scrolling_display|Mux25~4_combout )) ) ) ) # ( 
// !\scrolling_display|Mux27~5_combout  & ( \scrolling_display|Mux23~0_combout  & ( (!\scrolling_display|Mux24~1_combout  & (\scrolling_display|WideOr26~1_combout  & !\scrolling_display|Mux25~4_combout )) ) ) ) # ( \scrolling_display|Mux27~5_combout  & ( 
// !\scrolling_display|Mux23~0_combout  & ( (\scrolling_display|WideOr26~1_combout  & ((!\scrolling_display|Mux24~1_combout ) # ((\scrolling_display|Mux25~4_combout ) # (\scrolling_display|Mux26~2_combout )))) ) ) ) # ( !\scrolling_display|Mux27~5_combout  & 
// ( !\scrolling_display|Mux23~0_combout  & ( (\scrolling_display|WideOr26~1_combout  & (\scrolling_display|Mux25~4_combout  & ((!\scrolling_display|Mux24~1_combout ) # (\scrolling_display|Mux26~2_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux24~1_combout ),
	.datab(!\scrolling_display|WideOr26~1_combout ),
	.datac(!\scrolling_display|Mux26~2_combout ),
	.datad(!\scrolling_display|Mux25~4_combout ),
	.datae(!\scrolling_display|Mux27~5_combout ),
	.dataf(!\scrolling_display|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr27~0 .extended_lut = "off";
defparam \scrolling_display|WideOr27~0 .lut_mask = 64'h0023233322002200;
defparam \scrolling_display|WideOr27~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N12
cyclonev_lcell_comb \scrolling_display|WideOr26~0 (
// Equation(s):
// \scrolling_display|WideOr26~0_combout  = ( \scrolling_display|Mux27~5_combout  & ( \scrolling_display|Mux23~0_combout  & ( (\scrolling_display|WideOr26~1_combout  & (!\scrolling_display|Mux26~2_combout  & ((!\scrolling_display|Mux24~1_combout ) # 
// (!\scrolling_display|Mux25~4_combout )))) ) ) ) # ( !\scrolling_display|Mux27~5_combout  & ( \scrolling_display|Mux23~0_combout  & ( (\scrolling_display|WideOr26~1_combout  & (!\scrolling_display|Mux25~4_combout  & ((!\scrolling_display|Mux24~1_combout ) 
// # (!\scrolling_display|Mux26~2_combout )))) ) ) ) # ( \scrolling_display|Mux27~5_combout  & ( !\scrolling_display|Mux23~0_combout  & ( (\scrolling_display|WideOr26~1_combout  & ((!\scrolling_display|Mux24~1_combout  & (!\scrolling_display|Mux26~2_combout  
// & !\scrolling_display|Mux25~4_combout )) # (\scrolling_display|Mux24~1_combout  & (\scrolling_display|Mux26~2_combout  & \scrolling_display|Mux25~4_combout )))) ) ) ) # ( !\scrolling_display|Mux27~5_combout  & ( !\scrolling_display|Mux23~0_combout  & ( 
// (\scrolling_display|WideOr26~1_combout  & ((!\scrolling_display|Mux24~1_combout  & (!\scrolling_display|Mux26~2_combout  & \scrolling_display|Mux25~4_combout )) # (\scrolling_display|Mux24~1_combout  & (\scrolling_display|Mux26~2_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux24~1_combout ),
	.datab(!\scrolling_display|WideOr26~1_combout ),
	.datac(!\scrolling_display|Mux26~2_combout ),
	.datad(!\scrolling_display|Mux25~4_combout ),
	.datae(!\scrolling_display|Mux27~5_combout ),
	.dataf(!\scrolling_display|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr26~0 .extended_lut = "off";
defparam \scrolling_display|WideOr26~0 .lut_mask = 64'h0121200132003020;
defparam \scrolling_display|WideOr26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N42
cyclonev_lcell_comb \scrolling_display|WideOr25~0 (
// Equation(s):
// \scrolling_display|WideOr25~0_combout  = ( \scrolling_display|Mux27~5_combout  & ( \scrolling_display|Mux23~0_combout  & ( (\scrolling_display|WideOr26~1_combout  & ((!\scrolling_display|Mux24~1_combout  & ((!\scrolling_display|Mux26~2_combout ) # 
// (!\scrolling_display|Mux25~4_combout ))) # (\scrolling_display|Mux24~1_combout  & (!\scrolling_display|Mux26~2_combout  & !\scrolling_display|Mux25~4_combout )))) ) ) ) # ( !\scrolling_display|Mux27~5_combout  & ( \scrolling_display|Mux23~0_combout  & ( 
// (\scrolling_display|WideOr26~1_combout  & ((!\scrolling_display|Mux24~1_combout  & (\scrolling_display|Mux26~2_combout  & \scrolling_display|Mux25~4_combout )) # (\scrolling_display|Mux24~1_combout  & (!\scrolling_display|Mux26~2_combout  & 
// !\scrolling_display|Mux25~4_combout )))) ) ) ) # ( \scrolling_display|Mux27~5_combout  & ( !\scrolling_display|Mux23~0_combout  & ( (\scrolling_display|WideOr26~1_combout  & ((!\scrolling_display|Mux24~1_combout  & (!\scrolling_display|Mux26~2_combout  $ 
// (\scrolling_display|Mux25~4_combout ))) # (\scrolling_display|Mux24~1_combout  & ((\scrolling_display|Mux25~4_combout ) # (\scrolling_display|Mux26~2_combout ))))) ) ) ) # ( !\scrolling_display|Mux27~5_combout  & ( !\scrolling_display|Mux23~0_combout  & ( 
// (\scrolling_display|WideOr26~1_combout  & ((!\scrolling_display|Mux24~1_combout  & (!\scrolling_display|Mux26~2_combout  $ (!\scrolling_display|Mux25~4_combout ))) # (\scrolling_display|Mux24~1_combout  & ((!\scrolling_display|Mux25~4_combout ) # 
// (\scrolling_display|Mux26~2_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux24~1_combout ),
	.datab(!\scrolling_display|WideOr26~1_combout ),
	.datac(!\scrolling_display|Mux26~2_combout ),
	.datad(!\scrolling_display|Mux25~4_combout ),
	.datae(!\scrolling_display|Mux27~5_combout ),
	.dataf(!\scrolling_display|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr25~0 .extended_lut = "off";
defparam \scrolling_display|WideOr25~0 .lut_mask = 64'h1321211310023220;
defparam \scrolling_display|WideOr25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N48
cyclonev_lcell_comb \scrolling_display|WideOr24~0 (
// Equation(s):
// \scrolling_display|WideOr24~0_combout  = ( \scrolling_display|Mux27~5_combout  & ( \scrolling_display|Mux23~0_combout  & ( (\scrolling_display|WideOr26~1_combout  & ((!\scrolling_display|Mux24~1_combout  & (!\scrolling_display|Mux26~2_combout  $ 
// (!\scrolling_display|Mux25~4_combout ))) # (\scrolling_display|Mux24~1_combout  & (!\scrolling_display|Mux26~2_combout  & !\scrolling_display|Mux25~4_combout )))) ) ) ) # ( !\scrolling_display|Mux27~5_combout  & ( \scrolling_display|Mux23~0_combout  & ( 
// (!\scrolling_display|Mux24~1_combout  & (\scrolling_display|WideOr26~1_combout  & \scrolling_display|Mux25~4_combout )) ) ) ) # ( \scrolling_display|Mux27~5_combout  & ( !\scrolling_display|Mux23~0_combout  & ( (\scrolling_display|WideOr26~1_combout  & 
// ((!\scrolling_display|Mux24~1_combout  & ((\scrolling_display|Mux25~4_combout ) # (\scrolling_display|Mux26~2_combout ))) # (\scrolling_display|Mux24~1_combout  & (\scrolling_display|Mux26~2_combout  & \scrolling_display|Mux25~4_combout )))) ) ) ) # ( 
// !\scrolling_display|Mux27~5_combout  & ( !\scrolling_display|Mux23~0_combout  & ( (\scrolling_display|WideOr26~1_combout  & (!\scrolling_display|Mux26~2_combout  $ (!\scrolling_display|Mux25~4_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux24~1_combout ),
	.datab(!\scrolling_display|WideOr26~1_combout ),
	.datac(!\scrolling_display|Mux26~2_combout ),
	.datad(!\scrolling_display|Mux25~4_combout ),
	.datae(!\scrolling_display|Mux27~5_combout ),
	.dataf(!\scrolling_display|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr24~0 .extended_lut = "off";
defparam \scrolling_display|WideOr24~0 .lut_mask = 64'h0330022300221220;
defparam \scrolling_display|WideOr24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N30
cyclonev_lcell_comb \scrolling_display|WideOr23~0 (
// Equation(s):
// \scrolling_display|WideOr23~0_combout  = ( \scrolling_display|Mux27~5_combout  & ( \scrolling_display|Mux23~0_combout  & ( (!\scrolling_display|Mux24~1_combout  & (\scrolling_display|WideOr26~1_combout  & (!\scrolling_display|Mux26~2_combout  & 
// \scrolling_display|Mux25~4_combout ))) ) ) ) # ( !\scrolling_display|Mux27~5_combout  & ( \scrolling_display|Mux23~0_combout  & ( (\scrolling_display|WideOr26~1_combout  & ((!\scrolling_display|Mux24~1_combout ) # ((!\scrolling_display|Mux26~2_combout  & 
// !\scrolling_display|Mux25~4_combout )))) ) ) ) # ( \scrolling_display|Mux27~5_combout  & ( !\scrolling_display|Mux23~0_combout  & ( \scrolling_display|WideOr26~1_combout  ) ) ) # ( !\scrolling_display|Mux27~5_combout  & ( 
// !\scrolling_display|Mux23~0_combout  & ( (\scrolling_display|WideOr26~1_combout  & (((\scrolling_display|Mux25~4_combout ) # (\scrolling_display|Mux26~2_combout )) # (\scrolling_display|Mux24~1_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux24~1_combout ),
	.datab(!\scrolling_display|WideOr26~1_combout ),
	.datac(!\scrolling_display|Mux26~2_combout ),
	.datad(!\scrolling_display|Mux25~4_combout ),
	.datae(!\scrolling_display|Mux27~5_combout ),
	.dataf(!\scrolling_display|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr23~0 .extended_lut = "off";
defparam \scrolling_display|WideOr23~0 .lut_mask = 64'h1333333332220020;
defparam \scrolling_display|WideOr23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N24
cyclonev_lcell_comb \scrolling_display|WideOr22~0 (
// Equation(s):
// \scrolling_display|WideOr22~0_combout  = ( \scrolling_display|Mux27~5_combout  & ( \scrolling_display|Mux23~0_combout  & ( (\scrolling_display|WideOr26~1_combout  & ((!\scrolling_display|Mux24~1_combout  & ((!\scrolling_display|Mux26~2_combout ) # 
// (!\scrolling_display|Mux25~4_combout ))) # (\scrolling_display|Mux24~1_combout  & (!\scrolling_display|Mux26~2_combout  & !\scrolling_display|Mux25~4_combout )))) ) ) ) # ( !\scrolling_display|Mux27~5_combout  & ( \scrolling_display|Mux23~0_combout  & ( 
// (\scrolling_display|WideOr26~1_combout  & ((!\scrolling_display|Mux24~1_combout  & ((!\scrolling_display|Mux26~2_combout ) # (!\scrolling_display|Mux25~4_combout ))) # (\scrolling_display|Mux24~1_combout  & (!\scrolling_display|Mux26~2_combout  & 
// !\scrolling_display|Mux25~4_combout )))) ) ) ) # ( \scrolling_display|Mux27~5_combout  & ( !\scrolling_display|Mux23~0_combout  & ( (\scrolling_display|WideOr26~1_combout  & ((!\scrolling_display|Mux24~1_combout ) # ((!\scrolling_display|Mux25~4_combout ) 
// # (\scrolling_display|Mux26~2_combout )))) ) ) ) # ( !\scrolling_display|Mux27~5_combout  & ( !\scrolling_display|Mux23~0_combout  & ( (\scrolling_display|WideOr26~1_combout  & ((!\scrolling_display|Mux24~1_combout  & (\scrolling_display|Mux26~2_combout 
// )) # (\scrolling_display|Mux24~1_combout  & ((!\scrolling_display|Mux26~2_combout ) # (\scrolling_display|Mux25~4_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux24~1_combout ),
	.datab(!\scrolling_display|WideOr26~1_combout ),
	.datac(!\scrolling_display|Mux26~2_combout ),
	.datad(!\scrolling_display|Mux25~4_combout ),
	.datae(!\scrolling_display|Mux27~5_combout ),
	.dataf(!\scrolling_display|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr22~0 .extended_lut = "off";
defparam \scrolling_display|WideOr22~0 .lut_mask = 64'h1213332332203220;
defparam \scrolling_display|WideOr22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N54
cyclonev_lcell_comb \scrolling_display|WideOr21~0 (
// Equation(s):
// \scrolling_display|WideOr21~0_combout  = ( \scrolling_display|Mux27~5_combout  & ( \scrolling_display|Mux23~0_combout  & ( (\scrolling_display|WideOr26~1_combout  & (!\scrolling_display|Mux25~4_combout  & ((!\scrolling_display|Mux24~1_combout ) # 
// (!\scrolling_display|Mux26~2_combout )))) ) ) ) # ( !\scrolling_display|Mux27~5_combout  & ( \scrolling_display|Mux23~0_combout  & ( (\scrolling_display|WideOr26~1_combout  & (!\scrolling_display|Mux26~2_combout  & ((!\scrolling_display|Mux24~1_combout ) 
// # (!\scrolling_display|Mux25~4_combout )))) ) ) ) # ( \scrolling_display|Mux27~5_combout  & ( !\scrolling_display|Mux23~0_combout  & ( (\scrolling_display|WideOr26~1_combout  & ((!\scrolling_display|Mux24~1_combout  & (!\scrolling_display|Mux26~2_combout 
// )) # (\scrolling_display|Mux24~1_combout  & (\scrolling_display|Mux26~2_combout  & !\scrolling_display|Mux25~4_combout )))) ) ) ) # ( !\scrolling_display|Mux27~5_combout  & ( !\scrolling_display|Mux23~0_combout  & ( (\scrolling_display|WideOr26~1_combout  
// & ((!\scrolling_display|Mux24~1_combout  & (\scrolling_display|Mux26~2_combout )) # (\scrolling_display|Mux24~1_combout  & (!\scrolling_display|Mux26~2_combout  & !\scrolling_display|Mux25~4_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux24~1_combout ),
	.datab(!\scrolling_display|WideOr26~1_combout ),
	.datac(!\scrolling_display|Mux26~2_combout ),
	.datad(!\scrolling_display|Mux25~4_combout ),
	.datae(!\scrolling_display|Mux27~5_combout ),
	.dataf(!\scrolling_display|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr21~0 .extended_lut = "off";
defparam \scrolling_display|WideOr21~0 .lut_mask = 64'h1202212030203200;
defparam \scrolling_display|WideOr21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N18
cyclonev_lcell_comb \scrolling_display|Mux41~69 (
// Equation(s):
// \scrolling_display|Mux41~69_combout  = ( \scrolling_display|text_data~14_combout  & ( \Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1] & (!\LessThan0~0_combout  $ (((!\scrolling_display|text_pointer [0]))))) # (\scrolling_display|text_pointer 
// [1] & ((!\LessThan0~0_combout  & (\scrolling_display|text_data~19_combout )) # (\LessThan0~0_combout  & ((\scrolling_display|text_pointer [0]))))) ) ) ) # ( !\scrolling_display|text_data~14_combout  & ( \Equal0~0_combout  & ( (!\LessThan0~0_combout  & 
// ((!\scrolling_display|text_pointer [1]) # ((\scrolling_display|text_data~19_combout )))) # (\LessThan0~0_combout  & (!\scrolling_display|text_pointer [1] $ (((\scrolling_display|text_pointer [0]))))) ) ) ) # ( \scrolling_display|text_data~14_combout  & ( 
// !\Equal0~0_combout  & ( (\scrolling_display|text_pointer [1] & \scrolling_display|text_pointer [0]) ) ) ) # ( !\scrolling_display|text_data~14_combout  & ( !\Equal0~0_combout  & ( (\scrolling_display|text_pointer [1] & \scrolling_display|text_pointer [0]) 
// ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\LessThan0~0_combout ),
	.datac(!\scrolling_display|text_data~19_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!\scrolling_display|text_data~14_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~69 .extended_lut = "off";
defparam \scrolling_display|Mux41~69 .lut_mask = 64'h00550055AE9D269D;
defparam \scrolling_display|Mux41~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N51
cyclonev_lcell_comb \scrolling_display|Mux18~6 (
// Equation(s):
// \scrolling_display|Mux18~6_combout  = ( \scrolling_display|Mux41~69_combout  & ( (!\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [1] & \scrolling_display|Mux41~30_combout )) ) ) # ( !\scrolling_display|Mux41~69_combout  & ( 
// (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [1]) # (\scrolling_display|Mux41~30_combout ))) # (\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [1])) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|Mux41~30_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~6 .extended_lut = "off";
defparam \scrolling_display|Mux18~6 .lut_mask = 64'hC3CFC3CF000C000C;
defparam \scrolling_display|Mux18~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N36
cyclonev_lcell_comb \scrolling_display|Add2~2 (
// Equation(s):
// \scrolling_display|Add2~2_combout  = ( \scrolling_display|text_pointer [2] & ( !\scrolling_display|text_pointer [1] ) ) # ( !\scrolling_display|text_pointer [2] & ( \scrolling_display|text_pointer [1] ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Add2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add2~2 .extended_lut = "off";
defparam \scrolling_display|Add2~2 .lut_mask = 64'h33333333CCCCCCCC;
defparam \scrolling_display|Add2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N30
cyclonev_lcell_comb \scrolling_display|Mux41~83 (
// Equation(s):
// \scrolling_display|Mux41~83_combout  = ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|Add2~2_combout  & (((!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[10][0]~3_combout ))) # (\scrolling_display|text_pointer [0] & 
// (\scrolling_display|text_data[11][0]~15_combout ))))) # (\scrolling_display|Add2~2_combout  & ((((\scrolling_display|text_pointer [0]))))) ) ) # ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|Add2~2_combout  & 
// (((!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[8][0]~42_combout )) # (\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[11][1]~2_combout )))))) # (\scrolling_display|Add2~2_combout  & 
// ((((\scrolling_display|text_pointer [0]))))) ) )

	.dataa(!\scrolling_display|Add2~2_combout ),
	.datab(!\scrolling_display|text_data[11][0]~15_combout ),
	.datac(!\scrolling_display|text_data[8][0]~42_combout ),
	.datad(!\scrolling_display|text_data[11][1]~2_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(!\scrolling_display|text_data[10][0]~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~83 .extended_lut = "on";
defparam \scrolling_display|Mux41~83 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \scrolling_display|Mux41~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N24
cyclonev_lcell_comb \scrolling_display|Mux41~70 (
// Equation(s):
// \scrolling_display|Mux41~70_combout  = ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|Mux41~83_combout  & (((\scrolling_display|text_data[14][0]~41_combout  & ((\scrolling_display|Add2~2_combout )))))) # 
// (\scrolling_display|Mux41~83_combout  & ((((!\scrolling_display|Add2~2_combout ) # (\scrolling_display|text_data[15][0]~11_combout ))))) ) ) # ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|Mux41~83_combout  & 
// (((\scrolling_display|text_data[12][0]~17_combout  & ((\scrolling_display|Add2~2_combout )))))) # (\scrolling_display|Mux41~83_combout  & ((((!\scrolling_display|Add2~2_combout ))) # (\scrolling_display|text_data[13][0]~40_combout ))) ) )

	.dataa(!\scrolling_display|Mux41~83_combout ),
	.datab(!\scrolling_display|text_data[13][0]~40_combout ),
	.datac(!\scrolling_display|text_data[12][0]~17_combout ),
	.datad(!\scrolling_display|text_data[15][0]~11_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|Add2~2_combout ),
	.datag(!\scrolling_display|text_data[14][0]~41_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~70 .extended_lut = "on";
defparam \scrolling_display|Mux41~70 .lut_mask = 64'h555555550A5F1B1B;
defparam \scrolling_display|Mux41~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N45
cyclonev_lcell_comb \scrolling_display|Add2~0 (
// Equation(s):
// \scrolling_display|Add2~0_combout  = ( \scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [2]) # ((!\scrolling_display|text_pointer [1]) # (!\scrolling_display|text_pointer [3])) ) ) # ( !\scrolling_display|text_pointer [4] & ( 
// (\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [1] & \scrolling_display|text_pointer [3])) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add2~0 .extended_lut = "off";
defparam \scrolling_display|Add2~0 .lut_mask = 64'h01010101FEFEFEFE;
defparam \scrolling_display|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N12
cyclonev_lcell_comb \scrolling_display|Mux18~0 (
// Equation(s):
// \scrolling_display|Mux18~0_combout  = ( \scrolling_display|text_pointer [2] & ( !\scrolling_display|text_pointer [1] ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~0 .extended_lut = "off";
defparam \scrolling_display|Mux18~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \scrolling_display|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N45
cyclonev_lcell_comb \scrolling_display|Mux18~5 (
// Equation(s):
// \scrolling_display|Mux18~5_combout  = ( \main_fsm|invalid_zoom_error~0_combout  & ( (\scrolling_display|Mux18~0_combout  & ((!\scrolling_display|text_pointer [0]) # (!\scrolling_display|text_data[19][5]~0_combout ))) ) ) # ( 
// !\main_fsm|invalid_zoom_error~0_combout  & ( (\scrolling_display|Mux18~0_combout  & ((!\scrolling_display|text_data[19][5]~0_combout ) # ((\scrolling_display|text_pointer [0] & !\scrolling_display|Decoder0~1_combout )))) ) )

	.dataa(!\scrolling_display|Mux18~0_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data[19][5]~0_combout ),
	.datad(!\scrolling_display|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\main_fsm|invalid_zoom_error~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~5 .extended_lut = "off";
defparam \scrolling_display|Mux18~5 .lut_mask = 64'h5150515054545454;
defparam \scrolling_display|Mux18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N42
cyclonev_lcell_comb \scrolling_display|Add2~1 (
// Equation(s):
// \scrolling_display|Add2~1_combout  = ( \scrolling_display|text_pointer [3] & ( (!\scrolling_display|text_pointer [2]) # (!\scrolling_display|text_pointer [1]) ) ) # ( !\scrolling_display|text_pointer [3] & ( (\scrolling_display|text_pointer [2] & 
// \scrolling_display|text_pointer [1]) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add2~1 .extended_lut = "off";
defparam \scrolling_display|Add2~1 .lut_mask = 64'h11111111EEEEEEEE;
defparam \scrolling_display|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N48
cyclonev_lcell_comb \scrolling_display|Mux18~2 (
// Equation(s):
// \scrolling_display|Mux18~2_combout  = ( \scrolling_display|text_pointer [0] ) # ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [2]) # ((!\scrolling_display|text_pointer [1]) # (\Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\Equal0~0_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~2 .extended_lut = "off";
defparam \scrolling_display|Mux18~2 .lut_mask = 64'hFFCFFFCFFFFFFFFF;
defparam \scrolling_display|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N12
cyclonev_lcell_comb \scrolling_display|Mux20~0 (
// Equation(s):
// \scrolling_display|Mux20~0_combout  = ( \scrolling_display|Add2~1_combout  & ( \scrolling_display|Mux18~2_combout  & ( (\scrolling_display|Mux41~70_combout  & !\scrolling_display|Add2~0_combout ) ) ) ) # ( !\scrolling_display|Add2~1_combout  & ( 
// \scrolling_display|Mux18~2_combout  & ( (!\scrolling_display|Add2~0_combout  & ((\scrolling_display|Mux18~5_combout ))) # (\scrolling_display|Add2~0_combout  & (\scrolling_display|Mux18~6_combout )) ) ) ) # ( \scrolling_display|Add2~1_combout  & ( 
// !\scrolling_display|Mux18~2_combout  & ( (\scrolling_display|Add2~0_combout ) # (\scrolling_display|Mux41~70_combout ) ) ) ) # ( !\scrolling_display|Add2~1_combout  & ( !\scrolling_display|Mux18~2_combout  & ( (!\scrolling_display|Add2~0_combout  & 
// ((\scrolling_display|Mux18~5_combout ))) # (\scrolling_display|Add2~0_combout  & (\scrolling_display|Mux18~6_combout )) ) ) )

	.dataa(!\scrolling_display|Mux18~6_combout ),
	.datab(!\scrolling_display|Mux41~70_combout ),
	.datac(!\scrolling_display|Add2~0_combout ),
	.datad(!\scrolling_display|Mux18~5_combout ),
	.datae(!\scrolling_display|Add2~1_combout ),
	.dataf(!\scrolling_display|Mux18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux20~0 .extended_lut = "off";
defparam \scrolling_display|Mux20~0 .lut_mask = 64'h05F53F3F05F53030;
defparam \scrolling_display|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N36
cyclonev_lcell_comb \scrolling_display|Mux16~1 (
// Equation(s):
// \scrolling_display|Mux16~1_combout  = ( \LessThan0~0_combout  & ( (!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [1])) # (\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[12][1]~7_combout ) # 
// (\scrolling_display|text_pointer [1]))) ) ) # ( !\LessThan0~0_combout  & ( (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [1] & \scrolling_display|text_data[12][1]~7_combout )) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(gnd),
	.datad(!\scrolling_display|text_data[12][1]~7_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux16~1 .extended_lut = "off";
defparam \scrolling_display|Mux16~1 .lut_mask = 64'h0044004499DD99DD;
defparam \scrolling_display|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N15
cyclonev_lcell_comb \scrolling_display|Mux16~0 (
// Equation(s):
// \scrolling_display|Mux16~0_combout  = ( \Equal0~0_combout  & ( (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_data[19][5]~0_combout ))) # (\scrolling_display|text_pointer [0] & 
// (!\scrolling_display|text_data[11][1]~2_combout )))) ) ) # ( !\Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1] & (((!\scrolling_display|text_pointer [0])))) # (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0] & 
// ((!\scrolling_display|text_data[19][5]~0_combout ))) # (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[11][1]~2_combout )))) ) )

	.dataa(!\scrolling_display|text_data[11][1]~2_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_data[19][5]~0_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux16~0 .extended_lut = "off";
defparam \scrolling_display|Mux16~0 .lut_mask = 64'hFC22FC2230223022;
defparam \scrolling_display|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N33
cyclonev_lcell_comb \scrolling_display|Mux16~2 (
// Equation(s):
// \scrolling_display|Mux16~2_combout  = ( \scrolling_display|Mux16~0_combout  & ( (\scrolling_display|Add2~0_combout  & (!\scrolling_display|Add2~1_combout  & ((\scrolling_display|Mux16~1_combout ) # (\scrolling_display|Add2~2_combout )))) ) ) # ( 
// !\scrolling_display|Mux16~0_combout  & ( (\scrolling_display|Add2~0_combout  & (!\scrolling_display|Add2~1_combout  & (!\scrolling_display|Add2~2_combout  & \scrolling_display|Mux16~1_combout ))) ) )

	.dataa(!\scrolling_display|Add2~0_combout ),
	.datab(!\scrolling_display|Add2~1_combout ),
	.datac(!\scrolling_display|Add2~2_combout ),
	.datad(!\scrolling_display|Mux16~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux16~2 .extended_lut = "off";
defparam \scrolling_display|Mux16~2 .lut_mask = 64'h0040004004440444;
defparam \scrolling_display|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N42
cyclonev_lcell_comb \scrolling_display|Mux16~6 (
// Equation(s):
// \scrolling_display|Mux16~6_combout  = ( \scrolling_display|text_data[10][0]~3_combout  & ( (\scrolling_display|Mux18~0_combout  & (!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[9][2]~5_combout  & !\scrolling_display|Add2~1_combout 
// ))) ) ) # ( !\scrolling_display|text_data[10][0]~3_combout  & ( (\scrolling_display|Mux18~0_combout  & (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_data[9][2]~5_combout ) # (\scrolling_display|Add2~1_combout )))) ) )

	.dataa(!\scrolling_display|Mux18~0_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data[9][2]~5_combout ),
	.datad(!\scrolling_display|Add2~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[10][0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux16~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux16~6 .extended_lut = "off";
defparam \scrolling_display|Mux16~6 .lut_mask = 64'h4044404440004000;
defparam \scrolling_display|Mux16~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N12
cyclonev_lcell_comb \scrolling_display|Mux16~4 (
// Equation(s):
// \scrolling_display|Mux16~4_combout  = ( \scrolling_display|Add2~2_combout  & ( (\scrolling_display|Mux41~0_combout  & !\scrolling_display|Decoder0~1_combout ) ) ) # ( !\scrolling_display|Add2~2_combout  & ( !\scrolling_display|text_data[10][0]~3_combout  
// ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_data[10][0]~3_combout ),
	.datac(!\scrolling_display|Mux41~0_combout ),
	.datad(!\scrolling_display|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Add2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux16~4 .extended_lut = "off";
defparam \scrolling_display|Mux16~4 .lut_mask = 64'hCCCCCCCC0F000F00;
defparam \scrolling_display|Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N48
cyclonev_lcell_comb \scrolling_display|Mux16~3 (
// Equation(s):
// \scrolling_display|Mux16~3_combout  = ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|Mux37~1_combout )) # (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[11][1]~2_combout ))) ) 
// ) # ( !\scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[10][3]~6_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux37~1_combout )) ) )

	.dataa(!\scrolling_display|Mux37~1_combout ),
	.datab(!\scrolling_display|text_data[10][3]~6_combout ),
	.datac(!\scrolling_display|text_data[11][1]~2_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux16~3 .extended_lut = "off";
defparam \scrolling_display|Mux16~3 .lut_mask = 64'hCC55CC5555F055F0;
defparam \scrolling_display|Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N39
cyclonev_lcell_comb \scrolling_display|Mux16~5 (
// Equation(s):
// \scrolling_display|Mux16~5_combout  = ( \scrolling_display|Mux16~3_combout  & ( ((\scrolling_display|text_pointer [1] & \scrolling_display|Mux16~4_combout )) # (\scrolling_display|text_pointer [0]) ) ) # ( !\scrolling_display|Mux16~3_combout  & ( 
// (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_pointer [1] & \scrolling_display|Mux16~4_combout )) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|Mux16~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux16~5 .extended_lut = "off";
defparam \scrolling_display|Mux16~5 .lut_mask = 64'h0202020257575757;
defparam \scrolling_display|Mux16~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N30
cyclonev_lcell_comb \scrolling_display|Mux16~7 (
// Equation(s):
// \scrolling_display|Mux16~7_combout  = ( \scrolling_display|Mux16~5_combout  & ( (!\scrolling_display|Mux16~2_combout  & (((!\scrolling_display|Add2~1_combout  & !\scrolling_display|Mux16~6_combout )) # (\scrolling_display|Add2~0_combout ))) ) ) # ( 
// !\scrolling_display|Mux16~5_combout  & ( (!\scrolling_display|Mux16~2_combout  & ((!\scrolling_display|Mux16~6_combout ) # (\scrolling_display|Add2~0_combout ))) ) )

	.dataa(!\scrolling_display|Add2~0_combout ),
	.datab(!\scrolling_display|Add2~1_combout ),
	.datac(!\scrolling_display|Mux16~2_combout ),
	.datad(!\scrolling_display|Mux16~6_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux16~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux16~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux16~7 .extended_lut = "off";
defparam \scrolling_display|Mux16~7 .lut_mask = 64'hF050F050D050D050;
defparam \scrolling_display|Mux16~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N57
cyclonev_lcell_comb \scrolling_display|Mux18~3 (
// Equation(s):
// \scrolling_display|Mux18~3_combout  = ( \scrolling_display|text_data[9][1]~25_combout  & ( (!\Equal0~0_combout  & (((!\scrolling_display|text_pointer [1] & !\scrolling_display|text_pointer [0])))) # (\Equal0~0_combout  & 
// (\scrolling_display|text_data~22_combout  & (!\scrolling_display|text_pointer [1] $ (\scrolling_display|text_pointer [0])))) ) ) # ( !\scrolling_display|text_data[9][1]~25_combout  & ( (!\scrolling_display|text_data~22_combout  & 
// (!\scrolling_display|text_pointer [0] & ((!\Equal0~0_combout ) # (\scrolling_display|text_pointer [1])))) # (\scrolling_display|text_data~22_combout  & ((!\scrolling_display|text_pointer [0]) # ((\Equal0~0_combout  & \scrolling_display|text_pointer 
// [1])))) ) )

	.dataa(!\scrolling_display|text_data~22_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[9][1]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~3 .extended_lut = "off";
defparam \scrolling_display|Mux18~3 .lut_mask = 64'hDF01DF01D001D001;
defparam \scrolling_display|Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N24
cyclonev_lcell_comb \scrolling_display|Mux41~67 (
// Equation(s):
// \scrolling_display|Mux41~67_combout  = ( \scrolling_display|text_pointer [0] & ( \Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data~36_combout ))) # (\scrolling_display|text_pointer [1] & 
// (\scrolling_display|text_data~13_combout )) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( \Equal0~0_combout  & ( (!\scrolling_display|text_data~8_combout ) # (!\scrolling_display|text_pointer [1]) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( 
// !\Equal0~0_combout  & ( \scrolling_display|text_pointer [1] ) ) )

	.dataa(!\scrolling_display|text_data~13_combout ),
	.datab(!\scrolling_display|text_data~36_combout ),
	.datac(!\scrolling_display|text_data~8_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~67 .extended_lut = "off";
defparam \scrolling_display|Mux41~67 .lut_mask = 64'h00FF0000FFF03355;
defparam \scrolling_display|Mux41~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N18
cyclonev_lcell_comb \scrolling_display|Mux18~4 (
// Equation(s):
// \scrolling_display|Mux18~4_combout  = ( \scrolling_display|Mux41~67_combout  & ( (\scrolling_display|Add2~2_combout  & \scrolling_display|Mux18~3_combout ) ) ) # ( !\scrolling_display|Mux41~67_combout  & ( (!\scrolling_display|Add2~2_combout ) # 
// (\scrolling_display|Mux18~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|Add2~2_combout ),
	.datad(!\scrolling_display|Mux18~3_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~4 .extended_lut = "off";
defparam \scrolling_display|Mux18~4 .lut_mask = 64'hF0FFF0FF000F000F;
defparam \scrolling_display|Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N54
cyclonev_lcell_comb \scrolling_display|Mux41~68 (
// Equation(s):
// \scrolling_display|Mux41~68_combout  = ( \scrolling_display|text_data[13][2]~33_combout  & ( \scrolling_display|Add2~2_combout  & ( (\scrolling_display|text_data[11][0]~15_combout ) # (\scrolling_display|text_pointer [0]) ) ) ) # ( 
// !\scrolling_display|text_data[13][2]~33_combout  & ( \scrolling_display|Add2~2_combout  & ( (!\scrolling_display|text_pointer [0] & \scrolling_display|text_data[11][0]~15_combout ) ) ) ) # ( \scrolling_display|text_data[13][2]~33_combout  & ( 
// !\scrolling_display|Add2~2_combout  & ( (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_data[8][2]~43_combout ))) # (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[9][2]~5_combout )) ) ) ) # ( 
// !\scrolling_display|text_data[13][2]~33_combout  & ( !\scrolling_display|Add2~2_combout  & ( (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_data[8][2]~43_combout ))) # (\scrolling_display|text_pointer [0] & 
// (!\scrolling_display|text_data[9][2]~5_combout )) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data[9][2]~5_combout ),
	.datac(!\scrolling_display|text_data[8][2]~43_combout ),
	.datad(!\scrolling_display|text_data[11][0]~15_combout ),
	.datae(!\scrolling_display|text_data[13][2]~33_combout ),
	.dataf(!\scrolling_display|Add2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~68 .extended_lut = "off";
defparam \scrolling_display|Mux41~68 .lut_mask = 64'hE4E4E4E400AA55FF;
defparam \scrolling_display|Mux41~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N18
cyclonev_lcell_comb \scrolling_display|Mux41~87 (
// Equation(s):
// \scrolling_display|Mux41~87_combout  = ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [2] & (((!\scrolling_display|text_data[19][5]~0_combout  & ((\scrolling_display|text_pointer [0]))) # 
// (\scrolling_display|text_data[19][5]~0_combout  & (!\scrolling_display|text_data~16_combout  & !\scrolling_display|text_pointer [0]))))) # (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [0] & 
// (\scrolling_display|text_data[10][0]~3_combout )) # (\scrolling_display|text_pointer [0] & (((\scrolling_display|text_data[19][5]~0_combout  & !\scrolling_display|text_data~16_combout )))))) ) ) # ( \scrolling_display|text_pointer [1] & ( 
// (((\scrolling_display|Mux41~68_combout ))) ) )

	.dataa(!\scrolling_display|text_data[10][0]~3_combout ),
	.datab(!\scrolling_display|text_data[19][5]~0_combout ),
	.datac(!\scrolling_display|Mux41~68_combout ),
	.datad(!\scrolling_display|text_data~16_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(!\scrolling_display|text_pointer [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~87 .extended_lut = "on";
defparam \scrolling_display|Mux41~87 .lut_mask = 64'h35050F0FC3C00F0F;
defparam \scrolling_display|Mux41~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N54
cyclonev_lcell_comb \scrolling_display|Mux18~12 (
// Equation(s):
// \scrolling_display|Mux18~12_combout  = ( !\scrolling_display|Add2~1_combout  & ( (!\scrolling_display|Add2~0_combout  & (\scrolling_display|Mux18~0_combout  & (((\scrolling_display|Mux41~44_combout ))))) # (\scrolling_display|Add2~0_combout  & 
// (((\scrolling_display|Mux18~4_combout )))) ) ) # ( \scrolling_display|Add2~1_combout  & ( (((!\scrolling_display|Add2~0_combout  & (\scrolling_display|Mux41~87_combout )) # (\scrolling_display|Add2~0_combout  & ((!\scrolling_display|Mux18~2_combout ))))) 
// ) )

	.dataa(!\scrolling_display|Mux18~0_combout ),
	.datab(!\scrolling_display|Mux18~4_combout ),
	.datac(!\scrolling_display|Mux41~87_combout ),
	.datad(!\scrolling_display|Add2~0_combout ),
	.datae(!\scrolling_display|Add2~1_combout ),
	.dataf(!\scrolling_display|Mux18~2_combout ),
	.datag(!\scrolling_display|Mux41~44_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~12 .extended_lut = "on";
defparam \scrolling_display|Mux18~12 .lut_mask = 64'h05330FFF05330F00;
defparam \scrolling_display|Mux18~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N42
cyclonev_lcell_comb \scrolling_display|Mux41~62 (
// Equation(s):
// \scrolling_display|Mux41~62_combout  = ( \Equal0~0_combout  & ( \scrolling_display|text_pointer [0] & ( (\scrolling_display|text_data~4_combout  & (!\LessThan0~0_combout  & \scrolling_display|text_pointer [1])) ) ) ) # ( !\Equal0~0_combout  & ( 
// \scrolling_display|text_pointer [0] ) ) # ( \Equal0~0_combout  & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & (((\scrolling_display|text_data~4_combout  & !\LessThan0~0_combout )))) # (\scrolling_display|text_pointer 
// [1] & (\scrolling_display|text_data~23_combout )) ) ) )

	.dataa(!\scrolling_display|text_data~23_combout ),
	.datab(!\scrolling_display|text_data~4_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\Equal0~0_combout ),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~62 .extended_lut = "off";
defparam \scrolling_display|Mux41~62 .lut_mask = 64'h00003055FFFF0030;
defparam \scrolling_display|Mux41~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N39
cyclonev_lcell_comb \scrolling_display|Mux18~1 (
// Equation(s):
// \scrolling_display|Mux18~1_combout  = ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [1] & ((\scrolling_display|Mux41~62_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~46_combout )) ) ) # ( 
// !\scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [1] & ((\scrolling_display|Mux41~47_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~62_combout )) ) )

	.dataa(!\scrolling_display|Mux41~46_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|Mux41~62_combout ),
	.datad(!\scrolling_display|Mux41~47_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~1 .extended_lut = "off";
defparam \scrolling_display|Mux18~1 .lut_mask = 64'h03CF03CF1D1D1D1D;
defparam \scrolling_display|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N30
cyclonev_lcell_comb \scrolling_display|Mux41~79 (
// Equation(s):
// \scrolling_display|Mux41~79_combout  = ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0] & (!\scrolling_display|Add2~2_combout  & (\scrolling_display|text_data[10][3]~6_combout ))) # (\scrolling_display|text_pointer [0] & 
// ((((\scrolling_display|text_data[7][1]~21_combout ))) # (\scrolling_display|Add2~2_combout ))) ) ) # ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0] & (!\scrolling_display|Add2~2_combout  & 
// (\scrolling_display|text_data[19][2]~29_combout ))) # (\scrolling_display|text_pointer [0] & ((((\scrolling_display|text_data[9][3]~9_combout ))) # (\scrolling_display|Add2~2_combout ))) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|Add2~2_combout ),
	.datac(!\scrolling_display|text_data[19][2]~29_combout ),
	.datad(!\scrolling_display|text_data[9][3]~9_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_data[7][1]~21_combout ),
	.datag(!\scrolling_display|text_data[10][3]~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~79 .extended_lut = "on";
defparam \scrolling_display|Mux41~79 .lut_mask = 64'h1919195D5D5D195D;
defparam \scrolling_display|Mux41~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N12
cyclonev_lcell_comb \scrolling_display|Mux41~63 (
// Equation(s):
// \scrolling_display|Mux41~63_combout  = ( !\scrolling_display|text_pointer [1] & ( ((!\scrolling_display|Add2~2_combout  & (((\scrolling_display|Mux41~79_combout )))) # (\scrolling_display|Add2~2_combout  & ((!\scrolling_display|Mux41~79_combout  & 
// ((\scrolling_display|Mux1~0_combout ))) # (\scrolling_display|Mux41~79_combout  & (\scrolling_display|text_data[6][1]~24_combout ))))) ) ) # ( \scrolling_display|text_pointer [1] & ( ((!\scrolling_display|Add2~2_combout  & 
// (((\scrolling_display|Mux41~79_combout )))) # (\scrolling_display|Add2~2_combout  & ((!\scrolling_display|Mux41~79_combout  & ((\LessThan0~0_combout ))) # (\scrolling_display|Mux41~79_combout  & (\scrolling_display|text_data[13][3]~30_combout ))))) ) )

	.dataa(!\scrolling_display|text_data[13][3]~30_combout ),
	.datab(!\scrolling_display|text_data[6][1]~24_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\scrolling_display|Add2~2_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|Mux41~79_combout ),
	.datag(!\scrolling_display|Mux1~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~63 .extended_lut = "on";
defparam \scrolling_display|Mux41~63 .lut_mask = 64'h000F000FFF33FF55;
defparam \scrolling_display|Mux41~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N36
cyclonev_lcell_comb \scrolling_display|Mux17~0 (
// Equation(s):
// \scrolling_display|Mux17~0_combout  = ( !\scrolling_display|Add2~1_combout  & ( (!\scrolling_display|Add2~0_combout  & (\scrolling_display|Mux18~0_combout  & (((\scrolling_display|Mux41~51_combout ))))) # (\scrolling_display|Add2~0_combout  & 
// (((\scrolling_display|Mux18~1_combout )))) ) ) # ( \scrolling_display|Add2~1_combout  & ( (((!\scrolling_display|Add2~0_combout  & (\scrolling_display|Mux41~63_combout )) # (\scrolling_display|Add2~0_combout  & ((!\scrolling_display|Mux18~2_combout ))))) 
// ) )

	.dataa(!\scrolling_display|Mux18~0_combout ),
	.datab(!\scrolling_display|Mux18~1_combout ),
	.datac(!\scrolling_display|Mux41~63_combout ),
	.datad(!\scrolling_display|Add2~0_combout ),
	.datae(!\scrolling_display|Add2~1_combout ),
	.dataf(!\scrolling_display|Mux18~2_combout ),
	.datag(!\scrolling_display|Mux41~51_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux17~0 .extended_lut = "on";
defparam \scrolling_display|Mux17~0 .lut_mask = 64'h05330FFF05330F00;
defparam \scrolling_display|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N6
cyclonev_lcell_comb \scrolling_display|Mux1~5 (
// Equation(s):
// \scrolling_display|Mux1~5_combout  = ( \scrolling_display|text_data~37_combout  & ( \scrolling_display|text_data~38_combout  & ( (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[19][5]~39_combout  & ((\scrolling_display|text_pointer 
// [1])))) # (\scrolling_display|text_pointer [0] & (((\Equal0~0_combout  & !\scrolling_display|text_pointer [1])))) ) ) ) # ( !\scrolling_display|text_data~37_combout  & ( \scrolling_display|text_data~38_combout  & ( (!\scrolling_display|text_pointer [0] & 
// (\scrolling_display|text_data[19][5]~39_combout  & ((\scrolling_display|text_pointer [1])))) # (\scrolling_display|text_pointer [0] & (((\Equal0~0_combout )))) ) ) ) # ( \scrolling_display|text_data~37_combout  & ( !\scrolling_display|text_data~38_combout 
//  & ( (!\scrolling_display|text_pointer [1] & (((\Equal0~0_combout )))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[19][5]~39_combout  & ((!\scrolling_display|text_pointer [0])))) ) ) ) # ( 
// !\scrolling_display|text_data~37_combout  & ( !\scrolling_display|text_data~38_combout  & ( (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & ((\Equal0~0_combout ))) # (\scrolling_display|text_pointer [1] & 
// (\scrolling_display|text_data[19][5]~39_combout )))) # (\scrolling_display|text_pointer [0] & (((\Equal0~0_combout )))) ) ) )

	.dataa(!\scrolling_display|text_data[19][5]~39_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_data~37_combout ),
	.dataf(!\scrolling_display|text_data~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux1~5 .extended_lut = "off";
defparam \scrolling_display|Mux1~5 .lut_mask = 64'h3353335003530350;
defparam \scrolling_display|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N48
cyclonev_lcell_comb \scrolling_display|Mux41~74 (
// Equation(s):
// \scrolling_display|Mux41~74_combout  = ( \scrolling_display|text_data~27_combout  & ( \scrolling_display|text_data~22_combout  & ( (\Equal0~0_combout  & ((!\scrolling_display|text_pointer [0] & (\scrolling_display|text_pointer [1])) # 
// (\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1]) # (!\scrolling_display|text_data~23_combout ))))) ) ) ) # ( !\scrolling_display|text_data~27_combout  & ( \scrolling_display|text_data~22_combout  & ( 
// (\scrolling_display|text_pointer [0] & (\Equal0~0_combout  & ((!\scrolling_display|text_pointer [1]) # (!\scrolling_display|text_data~23_combout )))) ) ) ) # ( \scrolling_display|text_data~27_combout  & ( !\scrolling_display|text_data~22_combout  & ( 
// (\Equal0~0_combout  & ((!\scrolling_display|text_pointer [0]) # ((!\scrolling_display|text_pointer [1]) # (!\scrolling_display|text_data~23_combout )))) ) ) ) # ( !\scrolling_display|text_data~27_combout  & ( !\scrolling_display|text_data~22_combout  & ( 
// (\Equal0~0_combout  & ((!\scrolling_display|text_pointer [1]) # ((\scrolling_display|text_pointer [0] & !\scrolling_display|text_data~23_combout )))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_data~23_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\scrolling_display|text_data~27_combout ),
	.dataf(!\scrolling_display|text_data~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~74 .extended_lut = "off";
defparam \scrolling_display|Mux41~74 .lut_mask = 64'h00DC00FE00540076;
defparam \scrolling_display|Mux41~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N30
cyclonev_lcell_comb \scrolling_display|Mux18~7 (
// Equation(s):
// \scrolling_display|Mux18~7_combout  = ( \scrolling_display|text_data~27_combout  & ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux41~74_combout ))) # (\scrolling_display|text_pointer [2] & 
// (\scrolling_display|text_data[9][3]~9_combout )) ) ) ) # ( !\scrolling_display|text_data~27_combout  & ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux41~74_combout ))) # 
// (\scrolling_display|text_pointer [2] & (\scrolling_display|text_data[9][3]~9_combout )) ) ) ) # ( \scrolling_display|text_data~27_combout  & ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [2] & ((\Equal0~0_combout ))) # 
// (\scrolling_display|text_pointer [2] & (\scrolling_display|Mux41~74_combout )) ) ) ) # ( !\scrolling_display|text_data~27_combout  & ( !\scrolling_display|text_pointer [1] & ( (\scrolling_display|text_pointer [2] & \scrolling_display|Mux41~74_combout ) ) 
// ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_data[9][3]~9_combout ),
	.datac(!\scrolling_display|Mux41~74_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\scrolling_display|text_data~27_combout ),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~7 .extended_lut = "off";
defparam \scrolling_display|Mux18~7 .lut_mask = 64'h050505AF1B1B1B1B;
defparam \scrolling_display|Mux18~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N24
cyclonev_lcell_comb \scrolling_display|Mux18~8 (
// Equation(s):
// \scrolling_display|Mux18~8_combout  = ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0]) # ((!\scrolling_display|text_data[19][5]~0_combout  & (((!\scrolling_display|text_pointer [2])))) # 
// (\scrolling_display|text_data[19][5]~0_combout  & ((!\scrolling_display|text_data~14_combout ) # ((\scrolling_display|text_pointer [2]))))) ) ) # ( \scrolling_display|text_pointer [1] & ( ((!\scrolling_display|text_pointer [0] & (((\Equal0~0_combout )))) 
// # (\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_data[19][5]~0_combout ) # ((!\scrolling_display|text_data[15][0]~10_combout ))))) # (\scrolling_display|text_pointer [2]) ) )

	.dataa(!\scrolling_display|text_data[19][5]~0_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data[15][0]~10_combout ),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\Equal0~0_combout ),
	.datag(!\scrolling_display|text_data~14_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~8 .extended_lut = "on";
defparam \scrolling_display|Mux18~8 .lut_mask = 64'hFEDD32FFFEDDFEFF;
defparam \scrolling_display|Mux18~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N30
cyclonev_lcell_comb \scrolling_display|Mux14~0 (
// Equation(s):
// \scrolling_display|Mux14~0_combout  = ( \scrolling_display|Mux18~0_combout  & ( \scrolling_display|Mux18~8_combout  & ( (!\scrolling_display|Add2~0_combout ) # ((!\scrolling_display|Add2~1_combout  & ((!\scrolling_display|Mux18~7_combout ))) # 
// (\scrolling_display|Add2~1_combout  & (!\scrolling_display|Mux18~2_combout ))) ) ) ) # ( !\scrolling_display|Mux18~0_combout  & ( \scrolling_display|Mux18~8_combout  & ( (!\scrolling_display|Add2~0_combout  & (((\scrolling_display|Add2~1_combout )))) # 
// (\scrolling_display|Add2~0_combout  & ((!\scrolling_display|Add2~1_combout  & ((!\scrolling_display|Mux18~7_combout ))) # (\scrolling_display|Add2~1_combout  & (!\scrolling_display|Mux18~2_combout )))) ) ) ) # ( \scrolling_display|Mux18~0_combout  & ( 
// !\scrolling_display|Mux18~8_combout  & ( (!\scrolling_display|Add2~0_combout  & (((!\scrolling_display|Add2~1_combout )))) # (\scrolling_display|Add2~0_combout  & ((!\scrolling_display|Add2~1_combout  & ((!\scrolling_display|Mux18~7_combout ))) # 
// (\scrolling_display|Add2~1_combout  & (!\scrolling_display|Mux18~2_combout )))) ) ) ) # ( !\scrolling_display|Mux18~0_combout  & ( !\scrolling_display|Mux18~8_combout  & ( (\scrolling_display|Add2~0_combout  & ((!\scrolling_display|Add2~1_combout  & 
// ((!\scrolling_display|Mux18~7_combout ))) # (\scrolling_display|Add2~1_combout  & (!\scrolling_display|Mux18~2_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux18~2_combout ),
	.datab(!\scrolling_display|Mux18~7_combout ),
	.datac(!\scrolling_display|Add2~0_combout ),
	.datad(!\scrolling_display|Add2~1_combout ),
	.datae(!\scrolling_display|Mux18~0_combout ),
	.dataf(!\scrolling_display|Mux18~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux14~0 .extended_lut = "off";
defparam \scrolling_display|Mux14~0 .lut_mask = 64'h0C0AFC0A0CFAFCFA;
defparam \scrolling_display|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N54
cyclonev_lcell_comb \scrolling_display|Mux15~1 (
// Equation(s):
// \scrolling_display|Mux15~1_combout  = ( \scrolling_display|text_data[19][5]~0_combout  & ( (\scrolling_display|text_data~14_combout  & (!\scrolling_display|Add2~0_combout  & (!\scrolling_display|text_pointer [1] & \scrolling_display|text_pointer [0]))) ) 
// )

	.dataa(!\scrolling_display|text_data~14_combout ),
	.datab(!\scrolling_display|Add2~0_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[19][5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux15~1 .extended_lut = "off";
defparam \scrolling_display|Mux15~1 .lut_mask = 64'h0000000000400040;
defparam \scrolling_display|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N18
cyclonev_lcell_comb \scrolling_display|Mux15~2 (
// Equation(s):
// \scrolling_display|Mux15~2_combout  = ( \scrolling_display|text_data[19][5]~0_combout  & ( \scrolling_display|text_pointer [0] & ( !\scrolling_display|Add2~0_combout  ) ) ) # ( !\scrolling_display|text_data[19][5]~0_combout  & ( 
// \scrolling_display|text_pointer [0] & ( (!\scrolling_display|Add2~0_combout  & ((!\scrolling_display|text_pointer [2]) # (\scrolling_display|text_pointer [1]))) ) ) ) # ( \scrolling_display|text_data[19][5]~0_combout  & ( !\scrolling_display|text_pointer 
// [0] & ( (!\scrolling_display|text_pointer [1] & (!\scrolling_display|Add2~0_combout )) # (\scrolling_display|text_pointer [1] & ((!\Equal0~0_combout  & ((\scrolling_display|text_pointer [2]))) # (\Equal0~0_combout  & (!\scrolling_display|Add2~0_combout 
// )))) ) ) ) # ( !\scrolling_display|text_data[19][5]~0_combout  & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & (!\scrolling_display|Add2~0_combout )) # (\scrolling_display|text_pointer [1] & ((!\Equal0~0_combout  & 
// ((\scrolling_display|text_pointer [2]))) # (\Equal0~0_combout  & (!\scrolling_display|Add2~0_combout )))) ) ) )

	.dataa(!\scrolling_display|Add2~0_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\Equal0~0_combout ),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(!\scrolling_display|text_data[19][5]~0_combout ),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux15~2 .extended_lut = "off";
defparam \scrolling_display|Mux15~2 .lut_mask = 64'h8ABA8ABAAA22AAAA;
defparam \scrolling_display|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N42
cyclonev_lcell_comb \scrolling_display|Mux15~3 (
// Equation(s):
// \scrolling_display|Mux15~3_combout  = ( \scrolling_display|Add2~2_combout  & ( (\scrolling_display|text_pointer [0] & \scrolling_display|text_data[15][0]~11_combout ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(gnd),
	.datac(!\scrolling_display|text_data[15][0]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Add2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux15~3 .extended_lut = "off";
defparam \scrolling_display|Mux15~3 .lut_mask = 64'h0000000005050505;
defparam \scrolling_display|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N24
cyclonev_lcell_comb \scrolling_display|WideOr15~0 (
// Equation(s):
// \scrolling_display|WideOr15~0_combout  = ( \scrolling_display|Mux15~3_combout  & ( (!\scrolling_display|Add2~0_combout  & (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|Add2~1_combout ) # (\scrolling_display|Mux15~2_combout )))) # 
// (\scrolling_display|Add2~0_combout  & ((!\scrolling_display|Add2~1_combout ) # ((\scrolling_display|Mux15~2_combout )))) ) ) # ( !\scrolling_display|Mux15~3_combout  & ( (!\scrolling_display|Add2~1_combout  & (((!\scrolling_display|text_pointer [1])) # 
// (\scrolling_display|Add2~0_combout ))) # (\scrolling_display|Add2~1_combout  & (((\scrolling_display|Mux15~2_combout )))) ) )

	.dataa(!\scrolling_display|Add2~0_combout ),
	.datab(!\scrolling_display|Add2~1_combout ),
	.datac(!\scrolling_display|Mux15~2_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr15~0 .extended_lut = "off";
defparam \scrolling_display|WideOr15~0 .lut_mask = 64'hCF47CF47CF45CF45;
defparam \scrolling_display|WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N27
cyclonev_lcell_comb \scrolling_display|Mux15~0 (
// Equation(s):
// \scrolling_display|Mux15~0_combout  = ( \scrolling_display|text_data[9][3]~9_combout  & ( (!\scrolling_display|Add2~1_combout  & ((!\scrolling_display|Add2~0_combout ) # ((\scrolling_display|text_data[19][5]~39_combout ) # (\scrolling_display|text_pointer 
// [1])))) ) ) # ( !\scrolling_display|text_data[9][3]~9_combout  & ( (!\scrolling_display|Add2~1_combout  & ((!\scrolling_display|Add2~0_combout ) # ((!\scrolling_display|text_pointer [1] & \scrolling_display|text_data[19][5]~39_combout )))) ) )

	.dataa(!\scrolling_display|Add2~0_combout ),
	.datab(!\scrolling_display|Add2~1_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_data[19][5]~39_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[9][3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux15~0 .extended_lut = "off";
defparam \scrolling_display|Mux15~0 .lut_mask = 64'h88C888C88CCC8CCC;
defparam \scrolling_display|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N0
cyclonev_lcell_comb \scrolling_display|WideOr15~2 (
// Equation(s):
// \scrolling_display|WideOr15~2_combout  = ( !\scrolling_display|Add2~2_combout  & ( ((\scrolling_display|Mux14~0_combout  & (!\scrolling_display|Mux15~0_combout  & (!\scrolling_display|Mux15~1_combout  & \scrolling_display|WideOr15~0_combout )))) ) ) # ( 
// \scrolling_display|Add2~2_combout  & ( (\scrolling_display|Mux14~0_combout  & (((\scrolling_display|WideOr15~0_combout  & ((!\scrolling_display|Mux1~5_combout ) # (!\scrolling_display|Add2~0_combout )))))) ) )

	.dataa(!\scrolling_display|Mux1~5_combout ),
	.datab(!\scrolling_display|Mux14~0_combout ),
	.datac(!\scrolling_display|Add2~0_combout ),
	.datad(!\scrolling_display|Mux15~1_combout ),
	.datae(!\scrolling_display|Add2~2_combout ),
	.dataf(!\scrolling_display|WideOr15~0_combout ),
	.datag(!\scrolling_display|Mux15~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr15~2 .extended_lut = "on";
defparam \scrolling_display|WideOr15~2 .lut_mask = 64'h0000000030003232;
defparam \scrolling_display|WideOr15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N9
cyclonev_lcell_comb \scrolling_display|Mux19~0 (
// Equation(s):
// \scrolling_display|Mux19~0_combout  = ( \scrolling_display|text_data[6][1]~24_combout  & ( (!\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_pointer [1] & \scrolling_display|text_data[12][1]~7_combout )))) # 
// (\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[21][1]~32_combout  & (\scrolling_display|text_pointer [1]))) ) ) # ( !\scrolling_display|text_data[6][1]~24_combout  & ( (!\scrolling_display|text_pointer [0] & 
// (((\scrolling_display|text_data[12][1]~7_combout ) # (\scrolling_display|text_pointer [1])))) # (\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[21][1]~32_combout  & (\scrolling_display|text_pointer [1]))) ) )

	.dataa(!\scrolling_display|text_data[21][1]~32_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_data[12][1]~7_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[6][1]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux19~0 .extended_lut = "off";
defparam \scrolling_display|Mux19~0 .lut_mask = 64'h0DCD0DCD01C101C1;
defparam \scrolling_display|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N12
cyclonev_lcell_comb \scrolling_display|Mux5~6 (
// Equation(s):
// \scrolling_display|Mux5~6_combout  = ( \scrolling_display|text_data[12][1]~7_combout  & ( \scrolling_display|Mux1~0_combout  & ( (!\scrolling_display|text_pointer [0]) # ((!\scrolling_display|text_pointer [1] & 
// (\scrolling_display|text_data[8][1]~20_combout )) # (\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[12][0]~17_combout )))) ) ) ) # ( !\scrolling_display|text_data[12][1]~7_combout  & ( \scrolling_display|Mux1~0_combout  & ( 
// (!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [1])) # (\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[8][1]~20_combout )) # (\scrolling_display|text_pointer [1] & 
// ((\scrolling_display|text_data[12][0]~17_combout ))))) ) ) ) # ( \scrolling_display|text_data[12][1]~7_combout  & ( !\scrolling_display|Mux1~0_combout  & ( (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_pointer [1])) # 
// (\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[8][1]~20_combout )) # (\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[12][0]~17_combout ))))) ) ) ) # ( 
// !\scrolling_display|text_data[12][1]~7_combout  & ( !\scrolling_display|Mux1~0_combout  & ( (\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[8][1]~20_combout )) # 
// (\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[12][0]~17_combout ))))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_data[8][1]~20_combout ),
	.datad(!\scrolling_display|text_data[12][0]~17_combout ),
	.datae(!\scrolling_display|text_data[12][1]~7_combout ),
	.dataf(!\scrolling_display|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux5~6 .extended_lut = "off";
defparam \scrolling_display|Mux5~6 .lut_mask = 64'h041526378C9DAEBF;
defparam \scrolling_display|Mux5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N30
cyclonev_lcell_comb \scrolling_display|Mux5~5 (
// Equation(s):
// \scrolling_display|Mux5~5_combout  = ( \scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[8][1]~20_combout  & ( (!\scrolling_display|text_pointer [1] & (!\scrolling_display|text_data[11][1]~2_combout )) # (\scrolling_display|text_pointer 
// [1] & ((!\scrolling_display|text_data[9][1]~25_combout ))) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[8][1]~20_combout  & ( (!\scrolling_display|text_data[10][1]~26_combout ) # (\scrolling_display|text_pointer [1]) ) ) 
// ) # ( \scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[8][1]~20_combout  & ( (!\scrolling_display|text_pointer [1] & (!\scrolling_display|text_data[11][1]~2_combout )) # (\scrolling_display|text_pointer [1] & 
// ((!\scrolling_display|text_data[9][1]~25_combout ))) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[8][1]~20_combout  & ( (!\scrolling_display|text_data[10][1]~26_combout  & !\scrolling_display|text_pointer [1]) ) ) )

	.dataa(!\scrolling_display|text_data[11][1]~2_combout ),
	.datab(!\scrolling_display|text_data[9][1]~25_combout ),
	.datac(!\scrolling_display|text_data[10][1]~26_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\scrolling_display|text_data[8][1]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux5~5 .extended_lut = "off";
defparam \scrolling_display|Mux5~5 .lut_mask = 64'hF000AACCF0FFAACC;
defparam \scrolling_display|Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N42
cyclonev_lcell_comb \scrolling_display|Mux19~1 (
// Equation(s):
// \scrolling_display|Mux19~1_combout  = ( \scrolling_display|text_pointer [3] & ( \scrolling_display|Mux41~29_combout  & ( (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|Mux5~5_combout ))) # 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux5~6_combout )))) # (\scrolling_display|text_pointer [2] & (\scrolling_display|Mux5~6_combout  & ((!\scrolling_display|text_pointer [1])))) ) ) ) # ( !\scrolling_display|text_pointer [3] & ( 
// \scrolling_display|Mux41~29_combout  & ( (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [1]) # (\scrolling_display|Mux5~5_combout ))) ) ) ) # ( \scrolling_display|text_pointer [3] & ( !\scrolling_display|Mux41~29_combout  & ( 
// (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|Mux5~5_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux5~6_combout )))) # (\scrolling_display|text_pointer [2] & 
// (\scrolling_display|Mux5~6_combout  & ((!\scrolling_display|text_pointer [1])))) ) ) ) # ( !\scrolling_display|text_pointer [3] & ( !\scrolling_display|Mux41~29_combout  & ( (\scrolling_display|text_pointer [2] & (\scrolling_display|Mux5~5_combout  & 
// \scrolling_display|text_pointer [1])) ) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|Mux5~6_combout ),
	.datac(!\scrolling_display|Mux5~5_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|Mux41~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux19~1 .extended_lut = "off";
defparam \scrolling_display|Mux19~1 .lut_mask = 64'h00051B2255051B22;
defparam \scrolling_display|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N12
cyclonev_lcell_comb \scrolling_display|Mux5~4 (
// Equation(s):
// \scrolling_display|Mux5~4_combout  = ( \scrolling_display|text_data[17][1]~28_combout  & ( \main_fsm|invalid_zoom_error~0_combout  & ( (!\scrolling_display|text_data[19][5]~0_combout  & ((!\scrolling_display|text_pointer [1]) # 
// (\scrolling_display|text_pointer [0]))) # (\scrolling_display|text_data[19][5]~0_combout  & ((\scrolling_display|text_pointer [1]))) ) ) ) # ( !\scrolling_display|text_data[17][1]~28_combout  & ( \main_fsm|invalid_zoom_error~0_combout  & ( 
// (!\scrolling_display|text_data[19][5]~0_combout  & ((!\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_data[19][5]~0_combout  & (!\scrolling_display|text_pointer [0] & \scrolling_display|text_pointer [1])) ) ) ) # ( 
// \scrolling_display|text_data[17][1]~28_combout  & ( !\main_fsm|invalid_zoom_error~0_combout  & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[19][5]~0_combout ) # ((\scrolling_display|text_data~12_combout  & 
// \scrolling_display|text_pointer [0])))) # (\scrolling_display|text_pointer [1] & (((\scrolling_display|text_pointer [0])))) ) ) ) # ( !\scrolling_display|text_data[17][1]~28_combout  & ( !\main_fsm|invalid_zoom_error~0_combout  & ( 
// (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[19][5]~0_combout ) # ((\scrolling_display|text_data~12_combout  & \scrolling_display|text_pointer [0])))) ) ) )

	.dataa(!\scrolling_display|text_data~12_combout ),
	.datab(!\scrolling_display|text_data[19][5]~0_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_data[17][1]~28_combout ),
	.dataf(!\main_fsm|invalid_zoom_error~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux5~4 .extended_lut = "off";
defparam \scrolling_display|Mux5~4 .lut_mask = 64'hCD00CD0FCC30CC3F;
defparam \scrolling_display|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N48
cyclonev_lcell_comb \scrolling_display|Mux19~2 (
// Equation(s):
// \scrolling_display|Mux19~2_combout  = ( \scrolling_display|Mux5~4_combout  & ( \scrolling_display|Add2~1_combout  & ( (!\scrolling_display|Add2~0_combout  & \scrolling_display|Mux19~1_combout ) ) ) ) # ( !\scrolling_display|Mux5~4_combout  & ( 
// \scrolling_display|Add2~1_combout  & ( (!\scrolling_display|Add2~0_combout  & \scrolling_display|Mux19~1_combout ) ) ) ) # ( \scrolling_display|Mux5~4_combout  & ( !\scrolling_display|Add2~1_combout  & ( (!\scrolling_display|Add2~0_combout  & 
// (((\scrolling_display|Mux19~1_combout )))) # (\scrolling_display|Add2~0_combout  & ((!\scrolling_display|Add2~2_combout ) # ((\scrolling_display|Mux19~0_combout )))) ) ) ) # ( !\scrolling_display|Mux5~4_combout  & ( !\scrolling_display|Add2~1_combout  & ( 
// (!\scrolling_display|Add2~0_combout  & (((\scrolling_display|Mux19~1_combout )))) # (\scrolling_display|Add2~0_combout  & (\scrolling_display|Add2~2_combout  & (\scrolling_display|Mux19~0_combout ))) ) ) )

	.dataa(!\scrolling_display|Add2~0_combout ),
	.datab(!\scrolling_display|Add2~2_combout ),
	.datac(!\scrolling_display|Mux19~0_combout ),
	.datad(!\scrolling_display|Mux19~1_combout ),
	.datae(!\scrolling_display|Mux5~4_combout ),
	.dataf(!\scrolling_display|Add2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux19~2 .extended_lut = "off";
defparam \scrolling_display|Mux19~2 .lut_mask = 64'h01AB45EF00AA00AA;
defparam \scrolling_display|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N48
cyclonev_lcell_comb \scrolling_display|WideOr20~0 (
// Equation(s):
// \scrolling_display|WideOr20~0_combout  = ( \scrolling_display|WideOr15~2_combout  & ( \scrolling_display|Mux19~2_combout  & ( (!\scrolling_display|Mux16~7_combout  & (((!\scrolling_display|Mux18~12_combout  & !\scrolling_display|Mux17~0_combout )))) # 
// (\scrolling_display|Mux16~7_combout  & (((\scrolling_display|Mux18~12_combout )) # (\scrolling_display|Mux20~0_combout ))) ) ) ) # ( \scrolling_display|WideOr15~2_combout  & ( !\scrolling_display|Mux19~2_combout  & ( (!\scrolling_display|Mux20~0_combout  
// & (!\scrolling_display|Mux17~0_combout  & (!\scrolling_display|Mux16~7_combout  $ (\scrolling_display|Mux18~12_combout )))) # (\scrolling_display|Mux20~0_combout  & ((!\scrolling_display|Mux18~12_combout  & ((!\scrolling_display|Mux17~0_combout ))) # 
// (\scrolling_display|Mux18~12_combout  & (\scrolling_display|Mux16~7_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux20~0_combout ),
	.datab(!\scrolling_display|Mux16~7_combout ),
	.datac(!\scrolling_display|Mux18~12_combout ),
	.datad(!\scrolling_display|Mux17~0_combout ),
	.datae(!\scrolling_display|WideOr15~2_combout ),
	.dataf(!\scrolling_display|Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr20~0 .extended_lut = "off";
defparam \scrolling_display|WideOr20~0 .lut_mask = 64'h0000D3010000D313;
defparam \scrolling_display|WideOr20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N42
cyclonev_lcell_comb \scrolling_display|WideOr19~0 (
// Equation(s):
// \scrolling_display|WideOr19~0_combout  = ( \scrolling_display|WideOr15~2_combout  & ( \scrolling_display|Mux19~2_combout  & ( (!\scrolling_display|Mux18~12_combout  & (!\scrolling_display|Mux20~0_combout  & (!\scrolling_display|Mux16~7_combout  $ 
// (\scrolling_display|Mux17~0_combout )))) # (\scrolling_display|Mux18~12_combout  & (((\scrolling_display|Mux16~7_combout  & \scrolling_display|Mux17~0_combout )))) ) ) ) # ( \scrolling_display|WideOr15~2_combout  & ( !\scrolling_display|Mux19~2_combout  & 
// ( (!\scrolling_display|Mux16~7_combout  & ((!\scrolling_display|Mux18~12_combout ) # ((\scrolling_display|Mux20~0_combout  & !\scrolling_display|Mux17~0_combout )))) # (\scrolling_display|Mux16~7_combout  & (!\scrolling_display|Mux17~0_combout  & 
// (!\scrolling_display|Mux20~0_combout  $ (!\scrolling_display|Mux18~12_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux20~0_combout ),
	.datab(!\scrolling_display|Mux16~7_combout ),
	.datac(!\scrolling_display|Mux18~12_combout ),
	.datad(!\scrolling_display|Mux17~0_combout ),
	.datae(!\scrolling_display|WideOr15~2_combout ),
	.dataf(!\scrolling_display|Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr19~0 .extended_lut = "off";
defparam \scrolling_display|WideOr19~0 .lut_mask = 64'h0000D6C000008023;
defparam \scrolling_display|WideOr19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N0
cyclonev_lcell_comb \scrolling_display|WideOr18~0 (
// Equation(s):
// \scrolling_display|WideOr18~0_combout  = ( \scrolling_display|WideOr15~2_combout  & ( \scrolling_display|Mux19~2_combout  & ( !\scrolling_display|Mux16~7_combout  $ (((!\scrolling_display|Mux20~0_combout  $ (\scrolling_display|Mux18~12_combout )) # 
// (\scrolling_display|Mux17~0_combout ))) ) ) ) # ( \scrolling_display|WideOr15~2_combout  & ( !\scrolling_display|Mux19~2_combout  & ( (!\scrolling_display|Mux16~7_combout  & ((!\scrolling_display|Mux17~0_combout  & (\scrolling_display|Mux20~0_combout )) # 
// (\scrolling_display|Mux17~0_combout  & ((!\scrolling_display|Mux18~12_combout ))))) # (\scrolling_display|Mux16~7_combout  & (!\scrolling_display|Mux20~0_combout  $ (!\scrolling_display|Mux18~12_combout  $ (\scrolling_display|Mux17~0_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux20~0_combout ),
	.datab(!\scrolling_display|Mux16~7_combout ),
	.datac(!\scrolling_display|Mux18~12_combout ),
	.datad(!\scrolling_display|Mux17~0_combout ),
	.datae(!\scrolling_display|WideOr15~2_combout ),
	.dataf(!\scrolling_display|Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr18~0 .extended_lut = "off";
defparam \scrolling_display|WideOr18~0 .lut_mask = 64'h000056E100006933;
defparam \scrolling_display|WideOr18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N6
cyclonev_lcell_comb \scrolling_display|WideOr17~0 (
// Equation(s):
// \scrolling_display|WideOr17~0_combout  = ( \scrolling_display|WideOr15~2_combout  & ( \scrolling_display|Mux19~2_combout  & ( (!\scrolling_display|Mux20~0_combout  & ((!\scrolling_display|Mux16~7_combout  & (\scrolling_display|Mux18~12_combout  & 
// !\scrolling_display|Mux17~0_combout )) # (\scrolling_display|Mux16~7_combout  & (!\scrolling_display|Mux18~12_combout )))) # (\scrolling_display|Mux20~0_combout  & ((!\scrolling_display|Mux18~12_combout  & ((!\scrolling_display|Mux17~0_combout ))) # 
// (\scrolling_display|Mux18~12_combout  & (\scrolling_display|Mux16~7_combout )))) ) ) ) # ( \scrolling_display|WideOr15~2_combout  & ( !\scrolling_display|Mux19~2_combout  & ( (!\scrolling_display|Mux18~12_combout  & (\scrolling_display|Mux20~0_combout  & 
// (!\scrolling_display|Mux16~7_combout  & \scrolling_display|Mux17~0_combout ))) # (\scrolling_display|Mux18~12_combout  & ((!\scrolling_display|Mux17~0_combout ) # ((!\scrolling_display|Mux20~0_combout  & \scrolling_display|Mux16~7_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux20~0_combout ),
	.datab(!\scrolling_display|Mux16~7_combout ),
	.datac(!\scrolling_display|Mux18~12_combout ),
	.datad(!\scrolling_display|Mux17~0_combout ),
	.datae(!\scrolling_display|WideOr15~2_combout ),
	.dataf(!\scrolling_display|Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr17~0 .extended_lut = "off";
defparam \scrolling_display|WideOr17~0 .lut_mask = 64'h00000F4200007921;
defparam \scrolling_display|WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N12
cyclonev_lcell_comb \scrolling_display|WideOr16~0 (
// Equation(s):
// \scrolling_display|WideOr16~0_combout  = ( \scrolling_display|WideOr15~2_combout  & ( \scrolling_display|Mux19~2_combout  & ( ((!\scrolling_display|Mux20~0_combout  & !\scrolling_display|Mux17~0_combout )) # (\scrolling_display|Mux16~7_combout ) ) ) ) # ( 
// \scrolling_display|WideOr15~2_combout  & ( !\scrolling_display|Mux19~2_combout  & ( (!\scrolling_display|Mux16~7_combout  & ((!\scrolling_display|Mux18~12_combout  & (!\scrolling_display|Mux20~0_combout )) # (\scrolling_display|Mux18~12_combout  & 
// ((!\scrolling_display|Mux17~0_combout ))))) # (\scrolling_display|Mux16~7_combout  & (((\scrolling_display|Mux17~0_combout ) # (\scrolling_display|Mux18~12_combout )) # (\scrolling_display|Mux20~0_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux20~0_combout ),
	.datab(!\scrolling_display|Mux16~7_combout ),
	.datac(!\scrolling_display|Mux18~12_combout ),
	.datad(!\scrolling_display|Mux17~0_combout ),
	.datae(!\scrolling_display|WideOr15~2_combout ),
	.dataf(!\scrolling_display|Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr16~0 .extended_lut = "off";
defparam \scrolling_display|WideOr16~0 .lut_mask = 64'h00009FB30000BB33;
defparam \scrolling_display|WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N54
cyclonev_lcell_comb \scrolling_display|WideOr15~1 (
// Equation(s):
// \scrolling_display|WideOr15~1_combout  = ( \scrolling_display|WideOr15~2_combout  & ( \scrolling_display|Mux19~2_combout  & ( (!\scrolling_display|Mux18~12_combout  & ((!\scrolling_display|Mux17~0_combout ) # ((\scrolling_display|Mux20~0_combout  & 
// \scrolling_display|Mux16~7_combout )))) # (\scrolling_display|Mux18~12_combout  & (((\scrolling_display|Mux16~7_combout )))) ) ) ) # ( \scrolling_display|WideOr15~2_combout  & ( !\scrolling_display|Mux19~2_combout  & ( (!\scrolling_display|Mux17~0_combout 
//  & (((!\scrolling_display|Mux16~7_combout )) # (\scrolling_display|Mux20~0_combout ))) # (\scrolling_display|Mux17~0_combout  & ((!\scrolling_display|Mux18~12_combout ) # ((!\scrolling_display|Mux20~0_combout  & \scrolling_display|Mux16~7_combout )))) ) ) 
// )

	.dataa(!\scrolling_display|Mux20~0_combout ),
	.datab(!\scrolling_display|Mux16~7_combout ),
	.datac(!\scrolling_display|Mux18~12_combout ),
	.datad(!\scrolling_display|Mux17~0_combout ),
	.datae(!\scrolling_display|WideOr15~2_combout ),
	.dataf(!\scrolling_display|Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr15~1 .extended_lut = "off";
defparam \scrolling_display|WideOr15~1 .lut_mask = 64'h0000DDF20000F313;
defparam \scrolling_display|WideOr15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N24
cyclonev_lcell_comb \scrolling_display|WideOr14~0 (
// Equation(s):
// \scrolling_display|WideOr14~0_combout  = ( \scrolling_display|WideOr15~2_combout  & ( \scrolling_display|Mux19~2_combout  & ( (!\scrolling_display|Mux20~0_combout  & (\scrolling_display|Mux16~7_combout  & ((!\scrolling_display|Mux17~0_combout )))) # 
// (\scrolling_display|Mux20~0_combout  & (!\scrolling_display|Mux18~12_combout  & (!\scrolling_display|Mux16~7_combout  $ (\scrolling_display|Mux17~0_combout )))) ) ) ) # ( \scrolling_display|WideOr15~2_combout  & ( !\scrolling_display|Mux19~2_combout  & ( 
// (!\scrolling_display|Mux20~0_combout  & ((!\scrolling_display|Mux17~0_combout  & (!\scrolling_display|Mux16~7_combout )) # (\scrolling_display|Mux17~0_combout  & ((!\scrolling_display|Mux18~12_combout ))))) # (\scrolling_display|Mux20~0_combout  & 
// ((!\scrolling_display|Mux16~7_combout  & (!\scrolling_display|Mux18~12_combout )) # (\scrolling_display|Mux16~7_combout  & ((!\scrolling_display|Mux17~0_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux20~0_combout ),
	.datab(!\scrolling_display|Mux16~7_combout ),
	.datac(!\scrolling_display|Mux18~12_combout ),
	.datad(!\scrolling_display|Mux17~0_combout ),
	.datae(!\scrolling_display|WideOr15~2_combout ),
	.dataf(!\scrolling_display|Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr14~0 .extended_lut = "off";
defparam \scrolling_display|WideOr14~0 .lut_mask = 64'h0000D9E000006210;
defparam \scrolling_display|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N18
cyclonev_lcell_comb \scrolling_display|Mux13~0 (
// Equation(s):
// \scrolling_display|Mux13~0_combout  = ( \scrolling_display|text_pointer [3] & ( (!\scrolling_display|text_pointer [2] & \scrolling_display|text_pointer [4]) ) ) # ( !\scrolling_display|text_pointer [3] & ( !\scrolling_display|text_pointer [2] ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux13~0 .extended_lut = "off";
defparam \scrolling_display|Mux13~0 .lut_mask = 64'hAAAAAAAA0A0A0A0A;
defparam \scrolling_display|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N51
cyclonev_lcell_comb \scrolling_display|Mux8~0 (
// Equation(s):
// \scrolling_display|Mux8~0_combout  = ( !\scrolling_display|Mux36~0_combout  & ( !\scrolling_display|text_pointer [2] ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux8~0 .extended_lut = "off";
defparam \scrolling_display|Mux8~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \scrolling_display|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N51
cyclonev_lcell_comb \scrolling_display|Mux12~0 (
// Equation(s):
// \scrolling_display|Mux12~0_combout  = ( \scrolling_display|Mux8~0_combout  & ( (\scrolling_display|Mux41~16_combout  & !\scrolling_display|Mux13~0_combout ) ) ) # ( !\scrolling_display|Mux8~0_combout  & ( (!\scrolling_display|Mux13~0_combout  & 
// (\scrolling_display|Mux40~2_combout )) # (\scrolling_display|Mux13~0_combout  & ((\scrolling_display|Mux41~17_combout ))) ) )

	.dataa(!\scrolling_display|Mux40~2_combout ),
	.datab(!\scrolling_display|Mux41~16_combout ),
	.datac(!\scrolling_display|Mux13~0_combout ),
	.datad(!\scrolling_display|Mux41~17_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux12~0 .extended_lut = "off";
defparam \scrolling_display|Mux12~0 .lut_mask = 64'h505F505F30303030;
defparam \scrolling_display|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N15
cyclonev_lcell_comb \scrolling_display|Mux11~0 (
// Equation(s):
// \scrolling_display|Mux11~0_combout  = ( \scrolling_display|Mux39~1_combout  & ( (!\scrolling_display|Mux8~0_combout  & ((!\scrolling_display|Mux13~0_combout ) # ((!\scrolling_display|Mux41~25_combout )))) # (\scrolling_display|Mux8~0_combout  & 
// (!\scrolling_display|Mux13~0_combout  & (\scrolling_display|Mux41~24_combout ))) ) ) # ( !\scrolling_display|Mux39~1_combout  & ( (!\scrolling_display|Mux8~0_combout  & (\scrolling_display|Mux13~0_combout  & ((!\scrolling_display|Mux41~25_combout )))) # 
// (\scrolling_display|Mux8~0_combout  & (!\scrolling_display|Mux13~0_combout  & (\scrolling_display|Mux41~24_combout ))) ) )

	.dataa(!\scrolling_display|Mux8~0_combout ),
	.datab(!\scrolling_display|Mux13~0_combout ),
	.datac(!\scrolling_display|Mux41~24_combout ),
	.datad(!\scrolling_display|Mux41~25_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux39~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux11~0 .extended_lut = "off";
defparam \scrolling_display|Mux11~0 .lut_mask = 64'h26042604AE8CAE8C;
defparam \scrolling_display|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N57
cyclonev_lcell_comb \scrolling_display|Mux7~0 (
// Equation(s):
// \scrolling_display|Mux7~0_combout  = ( \scrolling_display|Mux8~0_combout  & ( (!\scrolling_display|Mux41~27_combout  & !\scrolling_display|Mux13~0_combout ) ) ) # ( !\scrolling_display|Mux8~0_combout  & ( (!\scrolling_display|Mux41~28_combout  & 
// \scrolling_display|Mux13~0_combout ) ) )

	.dataa(!\scrolling_display|Mux41~27_combout ),
	.datab(!\scrolling_display|Mux41~28_combout ),
	.datac(!\scrolling_display|Mux13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux7~0 .extended_lut = "off";
defparam \scrolling_display|Mux7~0 .lut_mask = 64'h0C0C0C0CA0A0A0A0;
defparam \scrolling_display|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N57
cyclonev_lcell_comb \scrolling_display|WideOr12~0 (
// Equation(s):
// \scrolling_display|WideOr12~0_combout  = ( \scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux1~1_combout ) # (\scrolling_display|text_pointer [3]))) ) ) # ( !\scrolling_display|text_pointer [4] & ( 
// (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3]) # (\scrolling_display|Mux41~27_combout ))) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(!\scrolling_display|Mux41~27_combout ),
	.datad(!\scrolling_display|Mux1~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr12~0 .extended_lut = "off";
defparam \scrolling_display|WideOr12~0 .lut_mask = 64'h8A8A8A8A22AA22AA;
defparam \scrolling_display|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N24
cyclonev_lcell_comb \scrolling_display|WideOr12~1 (
// Equation(s):
// \scrolling_display|WideOr12~1_combout  = ( !\scrolling_display|WideOr12~0_combout  & ( (!\scrolling_display|text_pointer [2] & (\scrolling_display|Mux7~0_combout )) # (\scrolling_display|text_pointer [2] & (!\scrolling_display|Mux36~5_combout  & 
// ((\scrolling_display|Mux35~1_combout ) # (\scrolling_display|Mux7~0_combout )))) ) )

	.dataa(!\scrolling_display|Mux7~0_combout ),
	.datab(!\scrolling_display|Mux36~5_combout ),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(!\scrolling_display|Mux35~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|WideOr12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr12~1 .extended_lut = "off";
defparam \scrolling_display|WideOr12~1 .lut_mask = 64'h545C545C00000000;
defparam \scrolling_display|WideOr12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N12
cyclonev_lcell_comb \scrolling_display|Mux10~0 (
// Equation(s):
// \scrolling_display|Mux10~0_combout  = ( \scrolling_display|Mux38~5_combout  & ( (!\scrolling_display|Mux8~0_combout  & ((!\scrolling_display|Mux13~0_combout ) # ((\scrolling_display|Mux41~20_combout )))) # (\scrolling_display|Mux8~0_combout  & 
// (!\scrolling_display|Mux13~0_combout  & ((\scrolling_display|Mux41~18_combout )))) ) ) # ( !\scrolling_display|Mux38~5_combout  & ( (!\scrolling_display|Mux8~0_combout  & (\scrolling_display|Mux13~0_combout  & (\scrolling_display|Mux41~20_combout ))) # 
// (\scrolling_display|Mux8~0_combout  & (!\scrolling_display|Mux13~0_combout  & ((\scrolling_display|Mux41~18_combout )))) ) )

	.dataa(!\scrolling_display|Mux8~0_combout ),
	.datab(!\scrolling_display|Mux13~0_combout ),
	.datac(!\scrolling_display|Mux41~20_combout ),
	.datad(!\scrolling_display|Mux41~18_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux38~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux10~0 .extended_lut = "off";
defparam \scrolling_display|Mux10~0 .lut_mask = 64'h024602468ACE8ACE;
defparam \scrolling_display|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N30
cyclonev_lcell_comb \scrolling_display|Mux37~11 (
// Equation(s):
// \scrolling_display|Mux37~11_combout  = ( \scrolling_display|text_data[11][1]~2_combout  & ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|text_pointer [4] & \LessThan0~0_combout )) ) ) # ( !\scrolling_display|text_data[11][1]~2_combout  & ( 
// (!\scrolling_display|text_pointer [3] & (\scrolling_display|text_pointer [4] & (\LessThan0~0_combout ))) # (\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [0])))) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\LessThan0~0_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[11][1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~11 .extended_lut = "off";
defparam \scrolling_display|Mux37~11 .lut_mask = 64'h4602460202020202;
defparam \scrolling_display|Mux37~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N24
cyclonev_lcell_comb \scrolling_display|Mux37~12 (
// Equation(s):
// \scrolling_display|Mux37~12_combout  = ( \scrolling_display|Mux37~0_combout  & ( (!\scrolling_display|text_pointer [4] & ((\scrolling_display|Mux37~2_combout ))) # (\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [3])) ) ) # ( 
// !\scrolling_display|Mux37~0_combout  & ( (!\scrolling_display|text_pointer [4] & \scrolling_display|Mux37~2_combout ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(gnd),
	.datad(!\scrolling_display|Mux37~2_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~12 .extended_lut = "off";
defparam \scrolling_display|Mux37~12 .lut_mask = 64'h00CC00CC22EE22EE;
defparam \scrolling_display|Mux37~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N12
cyclonev_lcell_comb \scrolling_display|Mux9~0 (
// Equation(s):
// \scrolling_display|Mux9~0_combout  = ( \scrolling_display|text_pointer [2] & ( \scrolling_display|Mux37~12_combout  & ( (!\scrolling_display|text_pointer [1]) # (\scrolling_display|Mux37~9_combout ) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( 
// \scrolling_display|Mux37~12_combout  & ( (!\scrolling_display|text_pointer [1] & ((\scrolling_display|Mux37~11_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux37~10_combout )) ) ) ) # ( \scrolling_display|text_pointer [2] & ( 
// !\scrolling_display|Mux37~12_combout  & ( (\scrolling_display|text_pointer [1] & \scrolling_display|Mux37~9_combout ) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( !\scrolling_display|Mux37~12_combout  & ( (!\scrolling_display|text_pointer [1] & 
// ((\scrolling_display|Mux37~11_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux37~10_combout )) ) ) )

	.dataa(!\scrolling_display|Mux37~10_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|Mux37~9_combout ),
	.datad(!\scrolling_display|Mux37~11_combout ),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\scrolling_display|Mux37~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux9~0 .extended_lut = "off";
defparam \scrolling_display|Mux9~0 .lut_mask = 64'h11DD030311DDCFCF;
defparam \scrolling_display|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N18
cyclonev_lcell_comb \scrolling_display|Mux13~1 (
// Equation(s):
// \scrolling_display|Mux13~1_combout  = ( \scrolling_display|Mux13~0_combout  & ( (!\scrolling_display|Mux8~0_combout  & \scrolling_display|Mux41~12_combout ) ) ) # ( !\scrolling_display|Mux13~0_combout  & ( (!\scrolling_display|Mux8~0_combout  & 
// (\scrolling_display|Mux41~9_combout )) # (\scrolling_display|Mux8~0_combout  & ((\scrolling_display|Mux41~10_combout ))) ) )

	.dataa(!\scrolling_display|Mux41~9_combout ),
	.datab(!\scrolling_display|Mux41~10_combout ),
	.datac(!\scrolling_display|Mux8~0_combout ),
	.datad(!\scrolling_display|Mux41~12_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux13~1 .extended_lut = "off";
defparam \scrolling_display|Mux13~1 .lut_mask = 64'h5353535300F000F0;
defparam \scrolling_display|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N18
cyclonev_lcell_comb \scrolling_display|WideOr13~0 (
// Equation(s):
// \scrolling_display|WideOr13~0_combout  = ( \scrolling_display|Mux9~0_combout  & ( \scrolling_display|Mux13~1_combout  & ( (!\scrolling_display|Mux11~0_combout  & (\scrolling_display|WideOr12~1_combout  & !\scrolling_display|Mux10~0_combout )) ) ) ) # ( 
// !\scrolling_display|Mux9~0_combout  & ( \scrolling_display|Mux13~1_combout  & ( (\scrolling_display|WideOr12~1_combout  & (((!\scrolling_display|Mux10~0_combout ) # (\scrolling_display|Mux11~0_combout )) # (\scrolling_display|Mux12~0_combout ))) ) ) ) # ( 
// \scrolling_display|Mux9~0_combout  & ( !\scrolling_display|Mux13~1_combout  & ( (!\scrolling_display|Mux11~0_combout  & (\scrolling_display|WideOr12~1_combout  & !\scrolling_display|Mux10~0_combout )) ) ) ) # ( !\scrolling_display|Mux9~0_combout  & ( 
// !\scrolling_display|Mux13~1_combout  & ( (\scrolling_display|Mux11~0_combout  & (\scrolling_display|WideOr12~1_combout  & ((!\scrolling_display|Mux10~0_combout ) # (\scrolling_display|Mux12~0_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux12~0_combout ),
	.datab(!\scrolling_display|Mux11~0_combout ),
	.datac(!\scrolling_display|WideOr12~1_combout ),
	.datad(!\scrolling_display|Mux10~0_combout ),
	.datae(!\scrolling_display|Mux9~0_combout ),
	.dataf(!\scrolling_display|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr13~0 .extended_lut = "off";
defparam \scrolling_display|WideOr13~0 .lut_mask = 64'h03010C000F070C00;
defparam \scrolling_display|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N24
cyclonev_lcell_comb \scrolling_display|WideOr12~2 (
// Equation(s):
// \scrolling_display|WideOr12~2_combout  = ( \scrolling_display|Mux9~0_combout  & ( \scrolling_display|Mux13~1_combout  & ( (!\scrolling_display|Mux12~0_combout  & (\scrolling_display|WideOr12~1_combout  & ((!\scrolling_display|Mux11~0_combout ) # 
// (!\scrolling_display|Mux10~0_combout )))) ) ) ) # ( !\scrolling_display|Mux9~0_combout  & ( \scrolling_display|Mux13~1_combout  & ( (\scrolling_display|WideOr12~1_combout  & ((!\scrolling_display|Mux12~0_combout  & (!\scrolling_display|Mux11~0_combout  & 
// !\scrolling_display|Mux10~0_combout )) # (\scrolling_display|Mux12~0_combout  & (\scrolling_display|Mux11~0_combout  & \scrolling_display|Mux10~0_combout )))) ) ) ) # ( \scrolling_display|Mux9~0_combout  & ( !\scrolling_display|Mux13~1_combout  & ( 
// (!\scrolling_display|Mux11~0_combout  & (\scrolling_display|WideOr12~1_combout  & ((!\scrolling_display|Mux12~0_combout ) # (!\scrolling_display|Mux10~0_combout )))) ) ) ) # ( !\scrolling_display|Mux9~0_combout  & ( !\scrolling_display|Mux13~1_combout  & 
// ( (\scrolling_display|WideOr12~1_combout  & ((!\scrolling_display|Mux12~0_combout  & (\scrolling_display|Mux11~0_combout  & !\scrolling_display|Mux10~0_combout )) # (\scrolling_display|Mux12~0_combout  & ((\scrolling_display|Mux10~0_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux12~0_combout ),
	.datab(!\scrolling_display|Mux11~0_combout ),
	.datac(!\scrolling_display|WideOr12~1_combout ),
	.datad(!\scrolling_display|Mux10~0_combout ),
	.datae(!\scrolling_display|Mux9~0_combout ),
	.dataf(!\scrolling_display|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr12~2 .extended_lut = "off";
defparam \scrolling_display|WideOr12~2 .lut_mask = 64'h02050C0808010A08;
defparam \scrolling_display|WideOr12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N30
cyclonev_lcell_comb \scrolling_display|WideOr11~0 (
// Equation(s):
// \scrolling_display|WideOr11~0_combout  = ( \scrolling_display|Mux9~0_combout  & ( \scrolling_display|Mux13~1_combout  & ( (\scrolling_display|WideOr12~1_combout  & ((!\scrolling_display|Mux12~0_combout  & ((!\scrolling_display|Mux11~0_combout ) # 
// (!\scrolling_display|Mux10~0_combout ))) # (\scrolling_display|Mux12~0_combout  & (!\scrolling_display|Mux11~0_combout  & !\scrolling_display|Mux10~0_combout )))) ) ) ) # ( !\scrolling_display|Mux9~0_combout  & ( \scrolling_display|Mux13~1_combout  & ( 
// (\scrolling_display|WideOr12~1_combout  & ((!\scrolling_display|Mux12~0_combout  & (!\scrolling_display|Mux11~0_combout  $ (\scrolling_display|Mux10~0_combout ))) # (\scrolling_display|Mux12~0_combout  & ((\scrolling_display|Mux10~0_combout ) # 
// (\scrolling_display|Mux11~0_combout ))))) ) ) ) # ( \scrolling_display|Mux9~0_combout  & ( !\scrolling_display|Mux13~1_combout  & ( (\scrolling_display|WideOr12~1_combout  & ((!\scrolling_display|Mux12~0_combout  & (!\scrolling_display|Mux11~0_combout  & 
// \scrolling_display|Mux10~0_combout )) # (\scrolling_display|Mux12~0_combout  & (\scrolling_display|Mux11~0_combout  & !\scrolling_display|Mux10~0_combout )))) ) ) ) # ( !\scrolling_display|Mux9~0_combout  & ( !\scrolling_display|Mux13~1_combout  & ( 
// (\scrolling_display|WideOr12~1_combout  & ((!\scrolling_display|Mux12~0_combout  & (!\scrolling_display|Mux11~0_combout  $ (!\scrolling_display|Mux10~0_combout ))) # (\scrolling_display|Mux12~0_combout  & ((!\scrolling_display|Mux11~0_combout ) # 
// (\scrolling_display|Mux10~0_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux12~0_combout ),
	.datab(!\scrolling_display|Mux11~0_combout ),
	.datac(!\scrolling_display|WideOr12~1_combout ),
	.datad(!\scrolling_display|Mux10~0_combout ),
	.datae(!\scrolling_display|Mux9~0_combout ),
	.dataf(!\scrolling_display|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr11~0 .extended_lut = "off";
defparam \scrolling_display|WideOr11~0 .lut_mask = 64'h060D010809070E08;
defparam \scrolling_display|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N36
cyclonev_lcell_comb \scrolling_display|WideOr10~0 (
// Equation(s):
// \scrolling_display|WideOr10~0_combout  = ( \scrolling_display|Mux9~0_combout  & ( \scrolling_display|Mux13~1_combout  & ( (\scrolling_display|WideOr12~1_combout  & ((!\scrolling_display|Mux12~0_combout  & (!\scrolling_display|Mux11~0_combout  $ 
// (!\scrolling_display|Mux10~0_combout ))) # (\scrolling_display|Mux12~0_combout  & (!\scrolling_display|Mux11~0_combout  & !\scrolling_display|Mux10~0_combout )))) ) ) ) # ( !\scrolling_display|Mux9~0_combout  & ( \scrolling_display|Mux13~1_combout  & ( 
// (\scrolling_display|WideOr12~1_combout  & ((!\scrolling_display|Mux12~0_combout  & (\scrolling_display|Mux11~0_combout  & !\scrolling_display|Mux10~0_combout )) # (\scrolling_display|Mux12~0_combout  & ((!\scrolling_display|Mux10~0_combout ) # 
// (\scrolling_display|Mux11~0_combout ))))) ) ) ) # ( \scrolling_display|Mux9~0_combout  & ( !\scrolling_display|Mux13~1_combout  & ( (\scrolling_display|Mux11~0_combout  & (\scrolling_display|WideOr12~1_combout  & !\scrolling_display|Mux10~0_combout )) ) ) 
// ) # ( !\scrolling_display|Mux9~0_combout  & ( !\scrolling_display|Mux13~1_combout  & ( (\scrolling_display|WideOr12~1_combout  & (!\scrolling_display|Mux12~0_combout  $ (!\scrolling_display|Mux11~0_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux12~0_combout ),
	.datab(!\scrolling_display|Mux11~0_combout ),
	.datac(!\scrolling_display|WideOr12~1_combout ),
	.datad(!\scrolling_display|Mux10~0_combout ),
	.datae(!\scrolling_display|Mux9~0_combout ),
	.dataf(!\scrolling_display|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr10~0 .extended_lut = "off";
defparam \scrolling_display|WideOr10~0 .lut_mask = 64'h0606030007010608;
defparam \scrolling_display|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N6
cyclonev_lcell_comb \scrolling_display|WideOr9~0 (
// Equation(s):
// \scrolling_display|WideOr9~0_combout  = ( \scrolling_display|Mux9~0_combout  & ( \scrolling_display|Mux13~1_combout  & ( (!\scrolling_display|Mux12~0_combout  & (\scrolling_display|Mux11~0_combout  & (\scrolling_display|WideOr12~1_combout  & 
// !\scrolling_display|Mux10~0_combout ))) ) ) ) # ( !\scrolling_display|Mux9~0_combout  & ( \scrolling_display|Mux13~1_combout  & ( \scrolling_display|WideOr12~1_combout  ) ) ) # ( \scrolling_display|Mux9~0_combout  & ( !\scrolling_display|Mux13~1_combout  
// & ( (\scrolling_display|WideOr12~1_combout  & ((!\scrolling_display|Mux10~0_combout ) # ((!\scrolling_display|Mux12~0_combout  & !\scrolling_display|Mux11~0_combout )))) ) ) ) # ( !\scrolling_display|Mux9~0_combout  & ( !\scrolling_display|Mux13~1_combout 
//  & ( (\scrolling_display|WideOr12~1_combout  & (((\scrolling_display|Mux10~0_combout ) # (\scrolling_display|Mux11~0_combout )) # (\scrolling_display|Mux12~0_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux12~0_combout ),
	.datab(!\scrolling_display|Mux11~0_combout ),
	.datac(!\scrolling_display|WideOr12~1_combout ),
	.datad(!\scrolling_display|Mux10~0_combout ),
	.datae(!\scrolling_display|Mux9~0_combout ),
	.dataf(!\scrolling_display|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr9~0 .extended_lut = "off";
defparam \scrolling_display|WideOr9~0 .lut_mask = 64'h070F0F080F0F0200;
defparam \scrolling_display|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N0
cyclonev_lcell_comb \scrolling_display|WideOr8~0 (
// Equation(s):
// \scrolling_display|WideOr8~0_combout  = ( \scrolling_display|Mux9~0_combout  & ( \scrolling_display|Mux13~1_combout  & ( (\scrolling_display|WideOr12~1_combout  & ((!\scrolling_display|Mux12~0_combout  & ((!\scrolling_display|Mux11~0_combout ) # 
// (!\scrolling_display|Mux10~0_combout ))) # (\scrolling_display|Mux12~0_combout  & (!\scrolling_display|Mux11~0_combout  & !\scrolling_display|Mux10~0_combout )))) ) ) ) # ( !\scrolling_display|Mux9~0_combout  & ( \scrolling_display|Mux13~1_combout  & ( 
// (\scrolling_display|WideOr12~1_combout  & (((!\scrolling_display|Mux11~0_combout ) # (!\scrolling_display|Mux10~0_combout )) # (\scrolling_display|Mux12~0_combout ))) ) ) ) # ( \scrolling_display|Mux9~0_combout  & ( !\scrolling_display|Mux13~1_combout  & 
// ( (\scrolling_display|WideOr12~1_combout  & ((!\scrolling_display|Mux12~0_combout  & ((!\scrolling_display|Mux11~0_combout ) # (!\scrolling_display|Mux10~0_combout ))) # (\scrolling_display|Mux12~0_combout  & (!\scrolling_display|Mux11~0_combout  & 
// !\scrolling_display|Mux10~0_combout )))) ) ) ) # ( !\scrolling_display|Mux9~0_combout  & ( !\scrolling_display|Mux13~1_combout  & ( (\scrolling_display|WideOr12~1_combout  & ((!\scrolling_display|Mux12~0_combout  & ((\scrolling_display|Mux10~0_combout ))) 
// # (\scrolling_display|Mux12~0_combout  & ((!\scrolling_display|Mux10~0_combout ) # (\scrolling_display|Mux11~0_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux12~0_combout ),
	.datab(!\scrolling_display|Mux11~0_combout ),
	.datac(!\scrolling_display|WideOr12~1_combout ),
	.datad(!\scrolling_display|Mux10~0_combout ),
	.datae(!\scrolling_display|Mux9~0_combout ),
	.dataf(!\scrolling_display|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr8~0 .extended_lut = "off";
defparam \scrolling_display|WideOr8~0 .lut_mask = 64'h050B0E080F0D0E08;
defparam \scrolling_display|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N42
cyclonev_lcell_comb \scrolling_display|WideOr7~0 (
// Equation(s):
// \scrolling_display|WideOr7~0_combout  = ( \scrolling_display|Mux9~0_combout  & ( \scrolling_display|Mux13~1_combout  & ( (!\scrolling_display|Mux11~0_combout  & (\scrolling_display|WideOr12~1_combout  & ((!\scrolling_display|Mux12~0_combout ) # 
// (!\scrolling_display|Mux10~0_combout )))) ) ) ) # ( !\scrolling_display|Mux9~0_combout  & ( \scrolling_display|Mux13~1_combout  & ( (\scrolling_display|WideOr12~1_combout  & ((!\scrolling_display|Mux12~0_combout  & ((!\scrolling_display|Mux10~0_combout 
// ))) # (\scrolling_display|Mux12~0_combout  & (!\scrolling_display|Mux11~0_combout  & \scrolling_display|Mux10~0_combout )))) ) ) ) # ( \scrolling_display|Mux9~0_combout  & ( !\scrolling_display|Mux13~1_combout  & ( (!\scrolling_display|Mux12~0_combout  & 
// (\scrolling_display|WideOr12~1_combout  & ((!\scrolling_display|Mux11~0_combout ) # (!\scrolling_display|Mux10~0_combout )))) ) ) ) # ( !\scrolling_display|Mux9~0_combout  & ( !\scrolling_display|Mux13~1_combout  & ( (\scrolling_display|WideOr12~1_combout 
//  & ((!\scrolling_display|Mux12~0_combout  & (!\scrolling_display|Mux11~0_combout  & \scrolling_display|Mux10~0_combout )) # (\scrolling_display|Mux12~0_combout  & ((!\scrolling_display|Mux10~0_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux12~0_combout ),
	.datab(!\scrolling_display|Mux11~0_combout ),
	.datac(!\scrolling_display|WideOr12~1_combout ),
	.datad(!\scrolling_display|Mux10~0_combout ),
	.datae(!\scrolling_display|Mux9~0_combout ),
	.dataf(!\scrolling_display|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr7~0 .extended_lut = "off";
defparam \scrolling_display|WideOr7~0 .lut_mask = 64'h05080A080A040C08;
defparam \scrolling_display|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N48
cyclonev_lcell_comb \scrolling_display|Mux0~1 (
// Equation(s):
// \scrolling_display|Mux0~1_combout  = ( \scrolling_display|Mux1~2_combout  & ( (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3] & ((\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_pointer [3] & 
// (!\scrolling_display|Mux41~54_combout )))) ) ) # ( !\scrolling_display|Mux1~2_combout  & ( (!\scrolling_display|text_pointer [2] & (((\scrolling_display|text_pointer [3])))) # (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3] & 
// ((\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_pointer [3] & (!\scrolling_display|Mux41~54_combout )))) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|Mux41~54_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux0~1 .extended_lut = "off";
defparam \scrolling_display|Mux0~1 .lut_mask = 64'h05EE05EE05440544;
defparam \scrolling_display|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N48
cyclonev_lcell_comb \scrolling_display|Mux0~0 (
// Equation(s):
// \scrolling_display|Mux0~0_combout  = ( \scrolling_display|text_pointer [4] & ( (\scrolling_display|text_pointer [3]) # (\scrolling_display|text_pointer [2]) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux0~0 .extended_lut = "off";
defparam \scrolling_display|Mux0~0 .lut_mask = 64'h0000000077777777;
defparam \scrolling_display|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N21
cyclonev_lcell_comb \scrolling_display|Mux4~1 (
// Equation(s):
// \scrolling_display|Mux4~1_combout  = ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [2] & (!\Equal0~0_combout  & !\scrolling_display|text_pointer [1])) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\Equal0~0_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux4~1 .extended_lut = "off";
defparam \scrolling_display|Mux4~1 .lut_mask = 64'h8080808000000000;
defparam \scrolling_display|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N24
cyclonev_lcell_comb \scrolling_display|Mux0~2 (
// Equation(s):
// \scrolling_display|Mux0~2_combout  = ( \scrolling_display|Mux41~53_combout  & ( \scrolling_display|Mux36~0_combout  & ( (\scrolling_display|Mux0~0_combout  & !\scrolling_display|Mux41~52_combout ) ) ) ) # ( !\scrolling_display|Mux41~53_combout  & ( 
// \scrolling_display|Mux36~0_combout  & ( (!\scrolling_display|Mux0~0_combout ) # (!\scrolling_display|Mux41~52_combout ) ) ) ) # ( \scrolling_display|Mux41~53_combout  & ( !\scrolling_display|Mux36~0_combout  & ( (!\scrolling_display|Mux0~0_combout  & 
// (\scrolling_display|Mux0~1_combout )) # (\scrolling_display|Mux0~0_combout  & ((\scrolling_display|Mux4~1_combout ))) ) ) ) # ( !\scrolling_display|Mux41~53_combout  & ( !\scrolling_display|Mux36~0_combout  & ( (!\scrolling_display|Mux0~0_combout  & 
// (\scrolling_display|Mux0~1_combout )) # (\scrolling_display|Mux0~0_combout  & ((\scrolling_display|Mux4~1_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux0~1_combout ),
	.datab(!\scrolling_display|Mux0~0_combout ),
	.datac(!\scrolling_display|Mux41~52_combout ),
	.datad(!\scrolling_display|Mux4~1_combout ),
	.datae(!\scrolling_display|Mux41~53_combout ),
	.dataf(!\scrolling_display|Mux36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux0~2 .extended_lut = "off";
defparam \scrolling_display|Mux0~2 .lut_mask = 64'h44774477FCFC3030;
defparam \scrolling_display|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N18
cyclonev_lcell_comb \scrolling_display|Mux1~7 (
// Equation(s):
// \scrolling_display|Mux1~7_combout  = ( \scrolling_display|text_pointer [2] & ( \scrolling_display|Mux1~3_combout  ) ) # ( !\scrolling_display|text_pointer [2] & ( \scrolling_display|Mux1~3_combout  & ( (\scrolling_display|text_pointer [3] & 
// (((\scrolling_display|text_pointer [0]) # (\Equal0~0_combout )) # (\scrolling_display|text_pointer [1]))) ) ) ) # ( \scrolling_display|text_pointer [2] & ( !\scrolling_display|Mux1~3_combout  & ( \scrolling_display|text_pointer [3] ) ) ) # ( 
// !\scrolling_display|text_pointer [2] & ( !\scrolling_display|Mux1~3_combout  & ( (\scrolling_display|text_pointer [3] & (((\scrolling_display|text_pointer [0]) # (\Equal0~0_combout )) # (\scrolling_display|text_pointer [1]))) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\Equal0~0_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\scrolling_display|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux1~7 .extended_lut = "off";
defparam \scrolling_display|Mux1~7 .lut_mask = 64'h007F00FF007FFFFF;
defparam \scrolling_display|Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N0
cyclonev_lcell_comb \scrolling_display|Mux1~6 (
// Equation(s):
// \scrolling_display|Mux1~6_combout  = ( \scrolling_display|Mux1~2_combout  & ( (!\scrolling_display|text_pointer [2]) # ((!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_pointer [3] & 
// (\scrolling_display|Mux41~54_combout ))) ) ) # ( !\scrolling_display|Mux1~2_combout  & ( (!\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [3])) # (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3] & 
// ((!\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_pointer [3] & (\scrolling_display|Mux41~54_combout )))) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(!\scrolling_display|Mux41~54_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux1~6 .extended_lut = "off";
defparam \scrolling_display|Mux1~6 .lut_mask = 64'hCD89CD89EFABEFAB;
defparam \scrolling_display|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N36
cyclonev_lcell_comb \scrolling_display|WideOr1~1 (
// Equation(s):
// \scrolling_display|WideOr1~1_combout  = ( !\scrolling_display|text_pointer [4] & ( (\scrolling_display|Mux0~2_combout  & (!\scrolling_display|Mux1~6_combout  & (((!\scrolling_display|Mux1~4_combout ) # (\scrolling_display|text_pointer [2])) # 
// (\scrolling_display|text_pointer [3])))) ) ) # ( \scrolling_display|text_pointer [4] & ( (\scrolling_display|Mux0~2_combout  & (!\scrolling_display|Mux1~7_combout  & (((!\scrolling_display|Mux1~4_combout ) # (\scrolling_display|text_pointer [2])) # 
// (\scrolling_display|text_pointer [3])))) ) )

	.dataa(!\scrolling_display|Mux0~2_combout ),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(!\scrolling_display|Mux1~7_combout ),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(!\scrolling_display|text_pointer [4]),
	.dataf(!\scrolling_display|Mux1~4_combout ),
	.datag(!\scrolling_display|Mux1~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr1~1 .extended_lut = "on";
defparam \scrolling_display|WideOr1~1 .lut_mask = 64'h5050505010501050;
defparam \scrolling_display|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N42
cyclonev_lcell_comb \scrolling_display|Mux3~0 (
// Equation(s):
// \scrolling_display|Mux3~0_combout  = ( \scrolling_display|text_pointer [2] & ( \scrolling_display|Mux41~50_combout  & ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux41~51_combout  & ((\scrolling_display|text_pointer [1])))) # 
// (\scrolling_display|text_pointer [3] & (((\scrolling_display|Mux41~49_combout )))) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( \scrolling_display|Mux41~50_combout  & ( \scrolling_display|text_pointer [3] ) ) ) # ( \scrolling_display|text_pointer 
// [2] & ( !\scrolling_display|Mux41~50_combout  & ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux41~51_combout  & ((\scrolling_display|text_pointer [1])))) # (\scrolling_display|text_pointer [3] & (((\scrolling_display|Mux41~49_combout 
// )))) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|Mux41~51_combout ),
	.datac(!\scrolling_display|Mux41~49_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\scrolling_display|Mux41~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux3~0 .extended_lut = "off";
defparam \scrolling_display|Mux3~0 .lut_mask = 64'h0000052755550527;
defparam \scrolling_display|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N30
cyclonev_lcell_comb \scrolling_display|Mux3~1 (
// Equation(s):
// \scrolling_display|Mux3~1_combout  = ( \scrolling_display|Mux41~48_combout  & ( \scrolling_display|Mux0~0_combout  & ( (!\scrolling_display|Mux36~0_combout  & (\scrolling_display|Mux4~1_combout )) # (\scrolling_display|Mux36~0_combout  & 
// ((\scrolling_display|Mux41~45_combout ))) ) ) ) # ( !\scrolling_display|Mux41~48_combout  & ( \scrolling_display|Mux0~0_combout  & ( (!\scrolling_display|Mux36~0_combout  & (\scrolling_display|Mux4~1_combout )) # (\scrolling_display|Mux36~0_combout  & 
// ((\scrolling_display|Mux41~45_combout ))) ) ) ) # ( \scrolling_display|Mux41~48_combout  & ( !\scrolling_display|Mux0~0_combout  & ( (\scrolling_display|Mux36~0_combout ) # (\scrolling_display|Mux3~0_combout ) ) ) ) # ( 
// !\scrolling_display|Mux41~48_combout  & ( !\scrolling_display|Mux0~0_combout  & ( (\scrolling_display|Mux3~0_combout  & !\scrolling_display|Mux36~0_combout ) ) ) )

	.dataa(!\scrolling_display|Mux3~0_combout ),
	.datab(!\scrolling_display|Mux4~1_combout ),
	.datac(!\scrolling_display|Mux41~45_combout ),
	.datad(!\scrolling_display|Mux36~0_combout ),
	.datae(!\scrolling_display|Mux41~48_combout ),
	.dataf(!\scrolling_display|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux3~1 .extended_lut = "off";
defparam \scrolling_display|Mux3~1 .lut_mask = 64'h550055FF330F330F;
defparam \scrolling_display|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N45
cyclonev_lcell_comb \scrolling_display|Mux2~0 (
// Equation(s):
// \scrolling_display|Mux2~0_combout  = ( \scrolling_display|text_pointer [2] & ( \scrolling_display|text_pointer [3] & ( \scrolling_display|text_pointer [4] ) ) ) # ( !\scrolling_display|text_pointer [2] & ( \scrolling_display|text_pointer [3] & ( 
// \scrolling_display|text_pointer [4] ) ) ) # ( !\scrolling_display|text_pointer [2] & ( !\scrolling_display|text_pointer [3] & ( \scrolling_display|text_pointer [4] ) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux2~0 .extended_lut = "off";
defparam \scrolling_display|Mux2~0 .lut_mask = 64'h5555000055555555;
defparam \scrolling_display|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N36
cyclonev_lcell_comb \scrolling_display|Mux5~7 (
// Equation(s):
// \scrolling_display|Mux5~7_combout  = ( \scrolling_display|text_pointer [3] & ( \scrolling_display|Mux41~29_combout  & ( (!\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux5~3_combout ))) # (\scrolling_display|text_pointer [2] & 
// (\scrolling_display|Mux5~2_combout )) ) ) ) # ( !\scrolling_display|text_pointer [3] & ( \scrolling_display|Mux41~29_combout  & ( (\scrolling_display|text_pointer [2] & \scrolling_display|text_pointer [1]) ) ) ) # ( \scrolling_display|text_pointer [3] & ( 
// !\scrolling_display|Mux41~29_combout  & ( (!\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux5~3_combout ))) # (\scrolling_display|text_pointer [2] & (\scrolling_display|Mux5~2_combout )) ) ) )

	.dataa(!\scrolling_display|Mux5~2_combout ),
	.datab(!\scrolling_display|Mux5~3_combout ),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|Mux41~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux5~7 .extended_lut = "off";
defparam \scrolling_display|Mux5~7 .lut_mask = 64'h00003535000F3535;
defparam \scrolling_display|Mux5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N18
cyclonev_lcell_comb \scrolling_display|Mux5~8 (
// Equation(s):
// \scrolling_display|Mux5~8_combout  = ( \scrolling_display|Mux5~7_combout  & ( (!\scrolling_display|Mux2~0_combout  & ((!\scrolling_display|Mux0~0_combout ) # ((\scrolling_display|Mux5~1_combout )))) # (\scrolling_display|Mux2~0_combout  & 
// (!\scrolling_display|Mux0~0_combout  & (\scrolling_display|Mux5~0_combout ))) ) ) # ( !\scrolling_display|Mux5~7_combout  & ( (!\scrolling_display|Mux2~0_combout  & (\scrolling_display|Mux0~0_combout  & ((\scrolling_display|Mux5~1_combout )))) # 
// (\scrolling_display|Mux2~0_combout  & (!\scrolling_display|Mux0~0_combout  & (\scrolling_display|Mux5~0_combout ))) ) )

	.dataa(!\scrolling_display|Mux2~0_combout ),
	.datab(!\scrolling_display|Mux0~0_combout ),
	.datac(!\scrolling_display|Mux5~0_combout ),
	.datad(!\scrolling_display|Mux5~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux5~8 .extended_lut = "off";
defparam \scrolling_display|Mux5~8 .lut_mask = 64'h042604268CAE8CAE;
defparam \scrolling_display|Mux5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N9
cyclonev_lcell_comb \scrolling_display|Mux2~1 (
// Equation(s):
// \scrolling_display|Mux2~1_combout  = ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux30~1_combout )) # (\scrolling_display|text_pointer [3] & ((\scrolling_display|Mux41~39_combout ))) ) ) # ( 
// !\scrolling_display|text_pointer [2] & ( (\scrolling_display|text_pointer [3] & \scrolling_display|Mux41~38_combout ) ) )

	.dataa(!\scrolling_display|Mux30~1_combout ),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(!\scrolling_display|Mux41~39_combout ),
	.datad(!\scrolling_display|Mux41~38_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux2~1 .extended_lut = "off";
defparam \scrolling_display|Mux2~1 .lut_mask = 64'h0033003347474747;
defparam \scrolling_display|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N21
cyclonev_lcell_comb \scrolling_display|Mux2~2 (
// Equation(s):
// \scrolling_display|Mux2~2_combout  = ( \scrolling_display|Mux41~37_combout  & ( (!\scrolling_display|Mux2~0_combout  & (((\scrolling_display|Mux2~1_combout )) # (\scrolling_display|Mux0~0_combout ))) # (\scrolling_display|Mux2~0_combout  & 
// (!\scrolling_display|Mux0~0_combout  & ((\scrolling_display|Mux41~36_combout )))) ) ) # ( !\scrolling_display|Mux41~37_combout  & ( (!\scrolling_display|Mux0~0_combout  & ((!\scrolling_display|Mux2~0_combout  & (\scrolling_display|Mux2~1_combout )) # 
// (\scrolling_display|Mux2~0_combout  & ((\scrolling_display|Mux41~36_combout ))))) ) )

	.dataa(!\scrolling_display|Mux2~0_combout ),
	.datab(!\scrolling_display|Mux0~0_combout ),
	.datac(!\scrolling_display|Mux2~1_combout ),
	.datad(!\scrolling_display|Mux41~36_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux2~2 .extended_lut = "off";
defparam \scrolling_display|Mux2~2 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \scrolling_display|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N54
cyclonev_lcell_comb \scrolling_display|Mux4~2 (
// Equation(s):
// \scrolling_display|Mux4~2_combout  = ( \scrolling_display|Mux41~44_combout  & ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [2] & (\scrolling_display|Mux41~43_combout  & (\scrolling_display|text_pointer [3]))) # 
// (\scrolling_display|text_pointer [2] & (((!\scrolling_display|text_pointer [3]) # (\scrolling_display|Mux41~42_combout )))) ) ) ) # ( !\scrolling_display|Mux41~44_combout  & ( \scrolling_display|text_pointer [1] & ( (\scrolling_display|text_pointer [3] & 
// ((!\scrolling_display|text_pointer [2] & (\scrolling_display|Mux41~43_combout )) # (\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux41~42_combout ))))) ) ) ) # ( \scrolling_display|Mux41~44_combout  & ( !\scrolling_display|text_pointer [1] & 
// ( (\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [2] & (\scrolling_display|Mux41~43_combout )) # (\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux41~42_combout ))))) ) ) ) # ( !\scrolling_display|Mux41~44_combout  
// & ( !\scrolling_display|text_pointer [1] & ( (\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [2] & (\scrolling_display|Mux41~43_combout )) # (\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux41~42_combout ))))) ) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|Mux41~43_combout ),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\scrolling_display|Mux41~42_combout ),
	.datae(!\scrolling_display|Mux41~44_combout ),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux4~2 .extended_lut = "off";
defparam \scrolling_display|Mux4~2 .lut_mask = 64'h0207020702075257;
defparam \scrolling_display|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N24
cyclonev_lcell_comb \scrolling_display|Mux4~3 (
// Equation(s):
// \scrolling_display|Mux4~3_combout  = ( \scrolling_display|Mux36~0_combout  & ( \scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux0~0_combout  & (!\scrolling_display|Mux41~41_combout )) # (\scrolling_display|Mux0~0_combout  & 
// ((\scrolling_display|Mux41~40_combout ))) ) ) ) # ( !\scrolling_display|Mux36~0_combout  & ( \scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux0~0_combout ) # (\scrolling_display|Mux4~1_combout ) ) ) ) # ( \scrolling_display|Mux36~0_combout  
// & ( !\scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux0~0_combout  & (!\scrolling_display|Mux41~41_combout )) # (\scrolling_display|Mux0~0_combout  & ((\scrolling_display|Mux41~40_combout ))) ) ) ) # ( !\scrolling_display|Mux36~0_combout  & 
// ( !\scrolling_display|Mux4~2_combout  & ( (\scrolling_display|Mux0~0_combout  & \scrolling_display|Mux4~1_combout ) ) ) )

	.dataa(!\scrolling_display|Mux0~0_combout ),
	.datab(!\scrolling_display|Mux41~41_combout ),
	.datac(!\scrolling_display|Mux41~40_combout ),
	.datad(!\scrolling_display|Mux4~1_combout ),
	.datae(!\scrolling_display|Mux36~0_combout ),
	.dataf(!\scrolling_display|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux4~3 .extended_lut = "off";
defparam \scrolling_display|Mux4~3 .lut_mask = 64'h00558D8DAAFF8D8D;
defparam \scrolling_display|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N51
cyclonev_lcell_comb \scrolling_display|Mux6~0 (
// Equation(s):
// \scrolling_display|Mux6~0_combout  = ( \scrolling_display|Mux41~35_combout  & ( (!\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [3])) # (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3] & 
// ((\scrolling_display|Mux41~33_combout ))) # (\scrolling_display|text_pointer [3] & (\scrolling_display|Mux41~34_combout )))) ) ) # ( !\scrolling_display|Mux41~35_combout  & ( (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3] & 
// ((\scrolling_display|Mux41~33_combout ))) # (\scrolling_display|text_pointer [3] & (\scrolling_display|Mux41~34_combout )))) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(!\scrolling_display|Mux41~34_combout ),
	.datad(!\scrolling_display|Mux41~33_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux6~0 .extended_lut = "off";
defparam \scrolling_display|Mux6~0 .lut_mask = 64'h0145014523672367;
defparam \scrolling_display|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N42
cyclonev_lcell_comb \scrolling_display|Mux6~1 (
// Equation(s):
// \scrolling_display|Mux6~1_combout  = ( \scrolling_display|Mux36~0_combout  & ( \scrolling_display|Mux0~0_combout  & ( \scrolling_display|Mux41~31_combout  ) ) ) # ( !\scrolling_display|Mux36~0_combout  & ( \scrolling_display|Mux0~0_combout  & ( 
// \scrolling_display|Mux4~1_combout  ) ) ) # ( \scrolling_display|Mux36~0_combout  & ( !\scrolling_display|Mux0~0_combout  & ( !\scrolling_display|Mux41~32_combout  ) ) ) # ( !\scrolling_display|Mux36~0_combout  & ( !\scrolling_display|Mux0~0_combout  & ( 
// \scrolling_display|Mux6~0_combout  ) ) )

	.dataa(!\scrolling_display|Mux6~0_combout ),
	.datab(!\scrolling_display|Mux41~31_combout ),
	.datac(!\scrolling_display|Mux41~32_combout ),
	.datad(!\scrolling_display|Mux4~1_combout ),
	.datae(!\scrolling_display|Mux36~0_combout ),
	.dataf(!\scrolling_display|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux6~1 .extended_lut = "off";
defparam \scrolling_display|Mux6~1 .lut_mask = 64'h5555F0F000FF3333;
defparam \scrolling_display|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N36
cyclonev_lcell_comb \scrolling_display|WideOr6~0 (
// Equation(s):
// \scrolling_display|WideOr6~0_combout  = ( \scrolling_display|Mux4~3_combout  & ( \scrolling_display|Mux6~1_combout  & ( (\scrolling_display|WideOr1~1_combout  & !\scrolling_display|Mux2~2_combout ) ) ) ) # ( !\scrolling_display|Mux4~3_combout  & ( 
// \scrolling_display|Mux6~1_combout  & ( (\scrolling_display|WideOr1~1_combout  & ((!\scrolling_display|Mux3~1_combout ) # ((\scrolling_display|Mux5~8_combout  & !\scrolling_display|Mux2~2_combout )))) ) ) ) # ( \scrolling_display|Mux4~3_combout  & ( 
// !\scrolling_display|Mux6~1_combout  & ( (\scrolling_display|WideOr1~1_combout  & (!\scrolling_display|Mux2~2_combout  & ((!\scrolling_display|Mux3~1_combout ) # (\scrolling_display|Mux5~8_combout )))) ) ) ) # ( !\scrolling_display|Mux4~3_combout  & ( 
// !\scrolling_display|Mux6~1_combout  & ( (\scrolling_display|WideOr1~1_combout  & (!\scrolling_display|Mux3~1_combout  & \scrolling_display|Mux2~2_combout )) ) ) )

	.dataa(!\scrolling_display|WideOr1~1_combout ),
	.datab(!\scrolling_display|Mux3~1_combout ),
	.datac(!\scrolling_display|Mux5~8_combout ),
	.datad(!\scrolling_display|Mux2~2_combout ),
	.datae(!\scrolling_display|Mux4~3_combout ),
	.dataf(!\scrolling_display|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr6~0 .extended_lut = "off";
defparam \scrolling_display|WideOr6~0 .lut_mask = 64'h0044450045445500;
defparam \scrolling_display|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N18
cyclonev_lcell_comb \scrolling_display|WideOr5~0 (
// Equation(s):
// \scrolling_display|WideOr5~0_combout  = ( \scrolling_display|Mux4~3_combout  & ( \scrolling_display|Mux6~1_combout  & ( (\scrolling_display|WideOr1~1_combout  & ((!\scrolling_display|Mux3~1_combout  & (!\scrolling_display|Mux5~8_combout  & 
// \scrolling_display|Mux2~2_combout )) # (\scrolling_display|Mux3~1_combout  & (\scrolling_display|Mux5~8_combout  & !\scrolling_display|Mux2~2_combout )))) ) ) ) # ( !\scrolling_display|Mux4~3_combout  & ( \scrolling_display|Mux6~1_combout  & ( 
// (\scrolling_display|WideOr1~1_combout  & (!\scrolling_display|Mux5~8_combout  & ((!\scrolling_display|Mux3~1_combout ) # (\scrolling_display|Mux2~2_combout )))) ) ) ) # ( \scrolling_display|Mux4~3_combout  & ( !\scrolling_display|Mux6~1_combout  & ( 
// (\scrolling_display|WideOr1~1_combout  & (!\scrolling_display|Mux2~2_combout  & (!\scrolling_display|Mux3~1_combout  $ (\scrolling_display|Mux5~8_combout )))) ) ) ) # ( !\scrolling_display|Mux4~3_combout  & ( !\scrolling_display|Mux6~1_combout  & ( 
// (\scrolling_display|WideOr1~1_combout  & (!\scrolling_display|Mux2~2_combout  $ (((!\scrolling_display|Mux3~1_combout ) # (!\scrolling_display|Mux5~8_combout ))))) ) ) )

	.dataa(!\scrolling_display|WideOr1~1_combout ),
	.datab(!\scrolling_display|Mux3~1_combout ),
	.datac(!\scrolling_display|Mux5~8_combout ),
	.datad(!\scrolling_display|Mux2~2_combout ),
	.datae(!\scrolling_display|Mux4~3_combout ),
	.dataf(!\scrolling_display|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr5~0 .extended_lut = "off";
defparam \scrolling_display|WideOr5~0 .lut_mask = 64'h0154410040500140;
defparam \scrolling_display|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N12
cyclonev_lcell_comb \scrolling_display|WideOr4~0 (
// Equation(s):
// \scrolling_display|WideOr4~0_combout  = ( \scrolling_display|Mux4~3_combout  & ( \scrolling_display|Mux6~1_combout  & ( (\scrolling_display|WideOr1~1_combout  & (!\scrolling_display|Mux2~2_combout  $ (((!\scrolling_display|Mux3~1_combout  & 
// !\scrolling_display|Mux5~8_combout ))))) ) ) ) # ( !\scrolling_display|Mux4~3_combout  & ( \scrolling_display|Mux6~1_combout  & ( (\scrolling_display|WideOr1~1_combout  & ((!\scrolling_display|Mux3~1_combout  & ((!\scrolling_display|Mux5~8_combout ) # 
// (\scrolling_display|Mux2~2_combout ))) # (\scrolling_display|Mux3~1_combout  & (!\scrolling_display|Mux5~8_combout  $ (!\scrolling_display|Mux2~2_combout ))))) ) ) ) # ( \scrolling_display|Mux4~3_combout  & ( !\scrolling_display|Mux6~1_combout  & ( 
// (\scrolling_display|WideOr1~1_combout  & ((!\scrolling_display|Mux3~1_combout  & (!\scrolling_display|Mux5~8_combout  $ (\scrolling_display|Mux2~2_combout ))) # (\scrolling_display|Mux3~1_combout  & (\scrolling_display|Mux5~8_combout  & 
// !\scrolling_display|Mux2~2_combout )))) ) ) ) # ( !\scrolling_display|Mux4~3_combout  & ( !\scrolling_display|Mux6~1_combout  & ( (\scrolling_display|WideOr1~1_combout  & ((!\scrolling_display|Mux5~8_combout  & (\scrolling_display|Mux3~1_combout )) # 
// (\scrolling_display|Mux5~8_combout  & ((!\scrolling_display|Mux2~2_combout ))))) ) ) )

	.dataa(!\scrolling_display|WideOr1~1_combout ),
	.datab(!\scrolling_display|Mux3~1_combout ),
	.datac(!\scrolling_display|Mux5~8_combout ),
	.datad(!\scrolling_display|Mux2~2_combout ),
	.datae(!\scrolling_display|Mux4~3_combout ),
	.dataf(!\scrolling_display|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr4~0 .extended_lut = "off";
defparam \scrolling_display|WideOr4~0 .lut_mask = 64'h1510410441541540;
defparam \scrolling_display|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N42
cyclonev_lcell_comb \scrolling_display|WideOr3~0 (
// Equation(s):
// \scrolling_display|WideOr3~0_combout  = ( \scrolling_display|Mux4~3_combout  & ( \scrolling_display|Mux6~1_combout  & ( (\scrolling_display|WideOr1~1_combout  & ((!\scrolling_display|Mux5~8_combout  & (!\scrolling_display|Mux3~1_combout )) # 
// (\scrolling_display|Mux5~8_combout  & ((!\scrolling_display|Mux2~2_combout ))))) ) ) ) # ( !\scrolling_display|Mux4~3_combout  & ( \scrolling_display|Mux6~1_combout  & ( (\scrolling_display|WideOr1~1_combout  & ((!\scrolling_display|Mux3~1_combout  & 
// (\scrolling_display|Mux5~8_combout )) # (\scrolling_display|Mux3~1_combout  & (!\scrolling_display|Mux5~8_combout  & \scrolling_display|Mux2~2_combout )))) ) ) ) # ( \scrolling_display|Mux4~3_combout  & ( !\scrolling_display|Mux6~1_combout  & ( 
// (\scrolling_display|WideOr1~1_combout  & ((!\scrolling_display|Mux2~2_combout  & ((!\scrolling_display|Mux5~8_combout ))) # (\scrolling_display|Mux2~2_combout  & (!\scrolling_display|Mux3~1_combout )))) ) ) ) # ( !\scrolling_display|Mux4~3_combout  & ( 
// !\scrolling_display|Mux6~1_combout  & ( (\scrolling_display|WideOr1~1_combout  & (\scrolling_display|Mux5~8_combout  & !\scrolling_display|Mux2~2_combout )) ) ) )

	.dataa(!\scrolling_display|WideOr1~1_combout ),
	.datab(!\scrolling_display|Mux3~1_combout ),
	.datac(!\scrolling_display|Mux5~8_combout ),
	.datad(!\scrolling_display|Mux2~2_combout ),
	.datae(!\scrolling_display|Mux4~3_combout ),
	.dataf(!\scrolling_display|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr3~0 .extended_lut = "off";
defparam \scrolling_display|WideOr3~0 .lut_mask = 64'h0500504404144540;
defparam \scrolling_display|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N48
cyclonev_lcell_comb \scrolling_display|WideOr2~0 (
// Equation(s):
// \scrolling_display|WideOr2~0_combout  = ( \scrolling_display|Mux4~3_combout  & ( \scrolling_display|Mux6~1_combout  & ( (\scrolling_display|WideOr1~1_combout  & ((!\scrolling_display|Mux2~2_combout ) # ((!\scrolling_display|Mux3~1_combout  & 
// !\scrolling_display|Mux5~8_combout )))) ) ) ) # ( !\scrolling_display|Mux4~3_combout  & ( \scrolling_display|Mux6~1_combout  & ( (\scrolling_display|WideOr1~1_combout  & !\scrolling_display|Mux2~2_combout ) ) ) ) # ( \scrolling_display|Mux4~3_combout  & ( 
// !\scrolling_display|Mux6~1_combout  & ( (\scrolling_display|WideOr1~1_combout  & ((!\scrolling_display|Mux3~1_combout ) # (!\scrolling_display|Mux2~2_combout ))) ) ) ) # ( !\scrolling_display|Mux4~3_combout  & ( !\scrolling_display|Mux6~1_combout  & ( 
// (\scrolling_display|WideOr1~1_combout  & ((!\scrolling_display|Mux3~1_combout  & ((\scrolling_display|Mux2~2_combout ) # (\scrolling_display|Mux5~8_combout ))) # (\scrolling_display|Mux3~1_combout  & ((!\scrolling_display|Mux5~8_combout ) # 
// (!\scrolling_display|Mux2~2_combout ))))) ) ) )

	.dataa(!\scrolling_display|WideOr1~1_combout ),
	.datab(!\scrolling_display|Mux3~1_combout ),
	.datac(!\scrolling_display|Mux5~8_combout ),
	.datad(!\scrolling_display|Mux2~2_combout ),
	.datae(!\scrolling_display|Mux4~3_combout ),
	.dataf(!\scrolling_display|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr2~0 .extended_lut = "off";
defparam \scrolling_display|WideOr2~0 .lut_mask = 64'h1554554455005540;
defparam \scrolling_display|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N6
cyclonev_lcell_comb \scrolling_display|WideOr1~0 (
// Equation(s):
// \scrolling_display|WideOr1~0_combout  = ( \scrolling_display|Mux4~3_combout  & ( \scrolling_display|Mux6~1_combout  & ( (\scrolling_display|WideOr1~1_combout  & ((!\scrolling_display|Mux5~8_combout  & (!\scrolling_display|Mux3~1_combout )) # 
// (\scrolling_display|Mux5~8_combout  & ((!\scrolling_display|Mux2~2_combout ))))) ) ) ) # ( !\scrolling_display|Mux4~3_combout  & ( \scrolling_display|Mux6~1_combout  & ( (\scrolling_display|WideOr1~1_combout  & ((!\scrolling_display|Mux3~1_combout ) # 
// ((!\scrolling_display|Mux5~8_combout ) # (!\scrolling_display|Mux2~2_combout )))) ) ) ) # ( \scrolling_display|Mux4~3_combout  & ( !\scrolling_display|Mux6~1_combout  & ( (\scrolling_display|WideOr1~1_combout  & (!\scrolling_display|Mux2~2_combout  $ 
// (((!\scrolling_display|Mux3~1_combout  & !\scrolling_display|Mux5~8_combout ))))) ) ) ) # ( !\scrolling_display|Mux4~3_combout  & ( !\scrolling_display|Mux6~1_combout  & ( (\scrolling_display|WideOr1~1_combout  & ((!\scrolling_display|Mux3~1_combout  & 
// ((\scrolling_display|Mux2~2_combout ) # (\scrolling_display|Mux5~8_combout ))) # (\scrolling_display|Mux3~1_combout  & (!\scrolling_display|Mux5~8_combout )))) ) ) )

	.dataa(!\scrolling_display|WideOr1~1_combout ),
	.datab(!\scrolling_display|Mux3~1_combout ),
	.datac(!\scrolling_display|Mux5~8_combout ),
	.datad(!\scrolling_display|Mux2~2_combout ),
	.datae(!\scrolling_display|Mux4~3_combout ),
	.dataf(!\scrolling_display|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr1~0 .extended_lut = "off";
defparam \scrolling_display|WideOr1~0 .lut_mask = 64'h1454154055544540;
defparam \scrolling_display|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N24
cyclonev_lcell_comb \scrolling_display|WideOr0~0 (
// Equation(s):
// \scrolling_display|WideOr0~0_combout  = ( \scrolling_display|Mux4~3_combout  & ( \scrolling_display|Mux6~1_combout  & ( (\scrolling_display|WideOr1~1_combout  & (!\scrolling_display|Mux3~1_combout  & (!\scrolling_display|Mux5~8_combout  & 
// !\scrolling_display|Mux2~2_combout ))) ) ) ) # ( !\scrolling_display|Mux4~3_combout  & ( \scrolling_display|Mux6~1_combout  & ( (\scrolling_display|WideOr1~1_combout  & ((!\scrolling_display|Mux3~1_combout  & ((!\scrolling_display|Mux5~8_combout ) # 
// (\scrolling_display|Mux2~2_combout ))) # (\scrolling_display|Mux3~1_combout  & (!\scrolling_display|Mux5~8_combout  $ (!\scrolling_display|Mux2~2_combout ))))) ) ) ) # ( \scrolling_display|Mux4~3_combout  & ( !\scrolling_display|Mux6~1_combout  & ( 
// (\scrolling_display|WideOr1~1_combout  & (!\scrolling_display|Mux3~1_combout  & (!\scrolling_display|Mux5~8_combout  $ (!\scrolling_display|Mux2~2_combout )))) ) ) ) # ( !\scrolling_display|Mux4~3_combout  & ( !\scrolling_display|Mux6~1_combout  & ( 
// (\scrolling_display|WideOr1~1_combout  & (!\scrolling_display|Mux5~8_combout  $ (((!\scrolling_display|Mux3~1_combout  & !\scrolling_display|Mux2~2_combout ))))) ) ) )

	.dataa(!\scrolling_display|WideOr1~1_combout ),
	.datab(!\scrolling_display|Mux3~1_combout ),
	.datac(!\scrolling_display|Mux5~8_combout ),
	.datad(!\scrolling_display|Mux2~2_combout ),
	.datae(!\scrolling_display|Mux4~3_combout ),
	.dataf(!\scrolling_display|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr0~0 .extended_lut = "off";
defparam \scrolling_display|WideOr0~0 .lut_mask = 64'h1450044041544000;
defparam \scrolling_display|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
