INFO: [VRFC 10-163] Analyzing VHDL file "/home/shuhangtan/Ece_498/Practice/half_adder/half_adder.srcs/sources_1/new/half_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'half_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/shuhangtan/Ece_498/Practice/half_adder/half_adder.srcs/sim_1/new/half_adder_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'half_adder_TB'
