#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Wed Mar  6 00:58:59 2019
# Process ID: 28828
# Current directory: /home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware
# Command line: vivado -mode batch -source top.tcl
# Log file: /home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/vivado.log
# Journal file: /home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/vivado.jou
#-----------------------------------------------------------
source top.tcl
# create_project -force -name top -part xc7a35tcpg236-1
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:]
# add_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v}
# set_property library work [get_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/StereoSignedAdder.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/StereoSignedAdder.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/StereoSignedAdder.v:]
# add_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v}
# set_property library work [get_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:]
# add_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v}
# set_property library work [get_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/SubPeripheral_I2S/I2S.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/SubPeripheral_I2S/I2S.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/SubPeripheral_I2S/I2S.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/ButtonDebouncer.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/ButtonDebouncer.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/ButtonDebouncer.v:]
# add_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v}
# set_property library work [get_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Audio.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Audio.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Audio.v:]
# add_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v}
# set_property library work [get_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Audio_ClockManager.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Audio_ClockManager.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Audio_ClockManager.v:]
# add_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v}
# set_property library work [get_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:]
# add_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v}
# set_property library work [get_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Buttons/Buttons.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Buttons/Buttons.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Buttons/Buttons.v:]
# add_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v}
# set_property library work [get_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/Counter.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/Counter.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/Counter.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Synthesizer.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Synthesizer.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Synthesizer.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/VideoData.mem}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/VideoData.mem}]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/SubPeripheral_I2S/SquareGenerator.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/SubPeripheral_I2S/SquareGenerator.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/SubPeripheral_I2S/SquareGenerator.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/ColorDecoder.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/ColorDecoder.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/ColorDecoder.v:]
# add_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v}
# set_property library work [get_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v:]
# add_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v}
# set_property library work [get_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/InitialPosition.mem}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/InitialPosition.mem}]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/FrequencyGenerator.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/FrequencyGenerator.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/FrequencyGenerator.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/SubPeripheral_TFT_SPI/TFT_SPI.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/SubPeripheral_TFT_SPI/TFT_SPI.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/SubPeripheral_TFT_SPI/TFT_SPI.v:]
# add_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v}
# set_property library work [get_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:]
# add_files {top.v}
# set_property library work [get_files {top.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video_ClockManager.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video_ClockManager.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video_ClockManager.v:]
# add_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v}
# set_property library work [get_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v:]
# add_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v}
# set_property library work [get_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/SubPeripheral_TFT_SPI/InitializationRegister.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/SubPeripheral_TFT_SPI/InitializationRegister.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/SubPeripheral_TFT_SPI/InitializationRegister.v:]
# add_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v}
# set_property library work [get_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:]
# add_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v}
# set_property library work [get_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/SubPeripheral_TFT_SPI/SPI.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/SubPeripheral_TFT_SPI/SPI.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/SubPeripheral_TFT_SPI/SPI.v:]
# add_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v}
# set_property library work [get_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v:]
# add_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v}
# set_property library work [get_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:]
# add_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v}
# set_property library work [get_files {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video.v:]
# read_xdc top.xdc
# synth_design -top top -part xc7a35tcpg236-1 -include_dirs {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config /home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl}
Command: synth_design -top top -part xc7a35tcpg236-1 -include_dirs {/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config /home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl}
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28846 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:193]
WARNING: [Synth 8-1652] attribute target identifier preserve_driver not found in this scope [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:653]
WARNING: [Synth 8-1652] attribute target identifier preserve_signal not found in this scope [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:652]
WARNING: [Synth 8-2611] redeclaration of ansi port I2SCLK is not allowed [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Audio_ClockManager.v:142]
WARNING: [Synth 8-992] I2S_CLK is already implicitly declared earlier [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Audio_ClockManager.v:164]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1262.148 ; gain = 78.262 ; free physical = 1160 ; free virtual = 5139
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:2]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:482]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:482]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:483]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:483]
INFO: [Synth 8-3876] $readmem data file 'mem.init' is read successfully [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1678]
INFO: [Synth 8-3876] $readmem data file 'mem_2.init' is read successfully [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1714]
INFO: [Synth 8-3876] $readmem data file 'mem_3.init' is read successfully [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1760]
INFO: [Synth 8-155] case statement is not full and has no default [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1409]
INFO: [Synth 8-155] case statement is not full and has no default [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1442]
INFO: [Synth 8-155] case statement is not full and has no default [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1454]
INFO: [Synth 8-155] case statement is not full and has no default [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1518]
INFO: [Synth 8-155] case statement is not full and has no default [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1545]
INFO: [Synth 8-6157] synthesizing module 'lm32_cpu' [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:99]
	Parameter eba_reset bound to: 0 - type: integer 
	Parameter icache_associativity bound to: 1 - type: integer 
	Parameter icache_sets bound to: 256 - type: integer 
	Parameter icache_bytes_per_line bound to: 16 - type: integer 
	Parameter icache_base_address bound to: 0 - type: integer 
	Parameter icache_limit bound to: 2147483647 - type: integer 
	Parameter dcache_associativity bound to: 1 - type: integer 
	Parameter dcache_sets bound to: 256 - type: integer 
	Parameter dcache_bytes_per_line bound to: 16 - type: integer 
	Parameter dcache_base_address bound to: 0 - type: integer 
	Parameter dcache_limit bound to: 2147483647 - type: integer 
	Parameter watchpoints bound to: 0 - type: integer 
	Parameter breakpoints bound to: 0 - type: integer 
	Parameter interrupts bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lm32_instruction_unit' [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:77]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:189]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
	Parameter eba_reset bound to: 0 - type: integer 
	Parameter associativity bound to: 1 - type: integer 
	Parameter sets bound to: 256 - type: integer 
	Parameter bytes_per_line bound to: 16 - type: integer 
	Parameter base_address bound to: 0 - type: integer 
	Parameter limit bound to: 2147483647 - type: integer 
	Parameter addr_offset_width bound to: 2 - type: integer 
	Parameter addr_offset_lsb bound to: 2 - type: integer 
	Parameter addr_offset_msb bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lm32_icache' [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:86]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:189]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:189]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:189]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
	Parameter associativity bound to: 1 - type: integer 
	Parameter sets bound to: 256 - type: integer 
	Parameter bytes_per_line bound to: 16 - type: integer 
	Parameter base_address bound to: 0 - type: integer 
	Parameter limit bound to: 2147483647 - type: integer 
	Parameter addr_offset_width bound to: 2 - type: integer 
	Parameter addr_set_width bound to: 8 - type: integer 
	Parameter addr_offset_lsb bound to: 2 - type: integer 
	Parameter addr_offset_msb bound to: 3 - type: integer 
	Parameter addr_set_lsb bound to: 4 - type: integer 
	Parameter addr_set_msb bound to: 11 - type: integer 
	Parameter addr_tag_lsb bound to: 12 - type: integer 
	Parameter addr_tag_msb bound to: 31 - type: integer 
	Parameter addr_tag_width bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lm32_ram' [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:61]
	Parameter data_width bound to: 32 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
	Parameter init_file bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lm32_ram' (1#1) [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:61]
INFO: [Synth 8-6157] synthesizing module 'lm32_ram__parameterized0' [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:61]
	Parameter data_width bound to: 21 - type: integer 
	Parameter address_width bound to: 8 - type: integer 
	Parameter init_file bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lm32_ram__parameterized0' (1#1) [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:492]
INFO: [Synth 8-155] case statement is not full and has no default [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:414]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:189]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:189]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:189]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
INFO: [Synth 8-6155] done synthesizing module 'lm32_icache' (2#1) [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v:86]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:189]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v:191]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'lm32_instruction_unit' (3#1) [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:77]
INFO: [Synth 8-6157] synthesizing module 'lm32_decoder' [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:113]
INFO: [Synth 8-6155] done synthesizing module 'lm32_decoder' (4#1) [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:113]
INFO: [Synth 8-6157] synthesizing module 'lm32_load_store_unit' [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:69]
	Parameter associativity bound to: 1 - type: integer 
	Parameter sets bound to: 256 - type: integer 
	Parameter bytes_per_line bound to: 16 - type: integer 
	Parameter base_address bound to: 0 - type: integer 
	Parameter limit bound to: 2147483647 - type: integer 
	Parameter addr_offset_width bound to: 2 - type: integer 
	Parameter addr_offset_lsb bound to: 2 - type: integer 
	Parameter addr_offset_msb bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lm32_dcache' [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v:80]
	Parameter associativity bound to: 1 - type: integer 
	Parameter sets bound to: 256 - type: integer 
	Parameter bytes_per_line bound to: 16 - type: integer 
	Parameter base_address bound to: 0 - type: integer 
	Parameter limit bound to: 2147483647 - type: integer 
	Parameter addr_offset_width bound to: 2 - type: integer 
	Parameter addr_set_width bound to: 8 - type: integer 
	Parameter addr_offset_lsb bound to: 2 - type: integer 
	Parameter addr_offset_msb bound to: 3 - type: integer 
	Parameter addr_set_lsb bound to: 4 - type: integer 
	Parameter addr_set_msb bound to: 11 - type: integer 
	Parameter addr_tag_lsb bound to: 12 - type: integer 
	Parameter addr_tag_msb bound to: 31 - type: integer 
	Parameter addr_tag_width bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v:515]
INFO: [Synth 8-155] case statement is not full and has no default [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v:462]
INFO: [Synth 8-6155] done synthesizing module 'lm32_dcache' (5#1) [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v:80]
INFO: [Synth 8-6155] done synthesizing module 'lm32_load_store_unit' (6#1) [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:69]
INFO: [Synth 8-6157] synthesizing module 'lm32_adder' [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:56]
INFO: [Synth 8-6157] synthesizing module 'lm32_addsub' [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:55]
INFO: [Synth 8-6155] done synthesizing module 'lm32_addsub' (7#1) [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:55]
INFO: [Synth 8-6155] done synthesizing module 'lm32_adder' (8#1) [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:56]
INFO: [Synth 8-6157] synthesizing module 'lm32_logic_op' [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v:56]
INFO: [Synth 8-6155] done synthesizing module 'lm32_logic_op' (9#1) [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v:56]
INFO: [Synth 8-6157] synthesizing module 'lm32_shifter' [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v:56]
INFO: [Synth 8-6155] done synthesizing module 'lm32_shifter' (10#1) [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v:56]
INFO: [Synth 8-6157] synthesizing module 'lm32_multiplier' [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v:56]
INFO: [Synth 8-6155] done synthesizing module 'lm32_multiplier' (11#1) [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v:56]
INFO: [Synth 8-6157] synthesizing module 'lm32_mc_arithmetic' [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:191]
INFO: [Synth 8-6155] done synthesizing module 'lm32_mc_arithmetic' (12#1) [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:64]
INFO: [Synth 8-6157] synthesizing module 'lm32_interrupt' [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:56]
	Parameter interrupts bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lm32_interrupt' (13#1) [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:56]
INFO: [Synth 8-226] default block is never used [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1617]
WARNING: [Synth 8-151] case item 3'b010 is unreachable [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2292]
WARNING: [Synth 8-6014] Unused sequential element x_result_sel_logic_x_reg was removed.  [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2699]
WARNING: [Synth 8-6014] Unused sequential element eret_m_reg was removed.  [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2932]
INFO: [Synth 8-6155] done synthesizing module 'lm32_cpu' (14#1) [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:99]
WARNING: [Synth 8-350] instance 'lm32_cpu' of module 'lm32_cpu' requires 29 connections, but only 27 given [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1639]
INFO: [Synth 8-6157] synthesizing module 'Video' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video.v:2]
INFO: [Synth 8-3876] $readmem data file 'VideoData.mem' is read successfully [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video.v:44]
INFO: [Synth 8-3876] $readmem data file 'InitialPosition.mem' is read successfully [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video.v:45]
INFO: [Synth 8-6157] synthesizing module 'Video_ClockManager' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video_ClockManager.v:182]
INFO: [Synth 8-6157] synthesizing module 'CM1' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video_ClockManager.v:1]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video_ClockManager.v:49]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video_ClockManager.v:49]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video_ClockManager.v:52]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video_ClockManager.v:52]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video_ClockManager.v:55]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video_ClockManager.v:55]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/camilo/Programas/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 128 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (15#1) [/home/camilo/Programas/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/camilo/Programas/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (16#1) [/home/camilo/Programas/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/home/camilo/Programas/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:619]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (17#1) [/home/camilo/Programas/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:619]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/home/camilo/Programas/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:808]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (18#1) [/home/camilo/Programas/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:808]
INFO: [Synth 8-6155] done synthesizing module 'CM1' (19#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video_ClockManager.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Video_ClockManager' (20#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video_ClockManager.v:182]
INFO: [Synth 8-6157] synthesizing module 'ColorDecoder' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/ColorDecoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ColorDecoder' (21#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/ColorDecoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'TFT_SPI' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/SubPeripheral_TFT_SPI/TFT_SPI.v:1]
	Parameter InitDataSize bound to: 104 - type: integer 
	Parameter WorkFrequency bound to: 6250000 - type: integer 
	Parameter WorkFrequencyBits bound to: 24 - type: integer 
	Parameter delayUnit bound to: 6250 - type: integer 
	Parameter delayTime bound to: 1000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUF' [/home/camilo/Programas/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:569]
INFO: [Synth 8-6155] done synthesizing module 'BUF' (22#1) [/home/camilo/Programas/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:569]
INFO: [Synth 8-6157] synthesizing module 'InitializationRegister' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/SubPeripheral_TFT_SPI/InitializationRegister.v:4]
	Parameter InitFrequency bound to: 6250000 - type: integer 
	Parameter delayUnit bound to: 6250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'InitializationRegister' (23#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/SubPeripheral_TFT_SPI/InitializationRegister.v:4]
INFO: [Synth 8-6157] synthesizing module 'Counter' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/Counter.v:2]
	Parameter Begin bound to: 0 - type: integer 
	Parameter bitsNumber bound to: 25 - type: integer 
	Parameter End bound to: 1000104 - type: integer 
	Parameter mode bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter' (24#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/Counter.v:2]
WARNING: [Synth 8-350] instance 'counter' of module 'Counter' requires 3 connections, but only 2 given [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/SubPeripheral_TFT_SPI/TFT_SPI.v:60]
INFO: [Synth 8-6157] synthesizing module 'SPI' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/SubPeripheral_TFT_SPI/SPI.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SPI' (25#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/SubPeripheral_TFT_SPI/SPI.v:1]
WARNING: [Synth 8-350] instance 'spi' of module 'SPI' requires 5 connections, but only 4 given [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/SubPeripheral_TFT_SPI/TFT_SPI.v:65]
INFO: [Synth 8-6155] done synthesizing module 'TFT_SPI' (26#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/SubPeripheral_TFT_SPI/TFT_SPI.v:1]
WARNING: [Synth 8-350] instance 'tft_spi' of module 'TFT_SPI' requires 10 connections, but only 9 given [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video.v:86]
WARNING: [Synth 8-6014] Unused sequential element TilesWrite_YPosition_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video.v:113]
INFO: [Synth 8-6155] done synthesizing module 'Video' (27#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video.v:2]
INFO: [Synth 8-6157] synthesizing module 'Audio' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Audio.v:2]
INFO: [Synth 8-3876] $readmem data file 'SoundTrack.mem' is read successfully [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Audio.v:37]
INFO: [Synth 8-3876] $readmem data file 'Track1.mem' is read successfully [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Audio.v:38]
INFO: [Synth 8-3876] $readmem data file 'Track2.mem' is read successfully [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Audio.v:39]
INFO: [Synth 8-6157] synthesizing module 'Audio_ClockManager' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Audio_ClockManager.v:136]
INFO: [Synth 8-6157] synthesizing module 'CM2' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Audio_ClockManager.v:3]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Audio_ClockManager.v:51]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Audio_ClockManager.v:51]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [/home/camilo/Programas/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 55.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 78.125000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (27#1) [/home/camilo/Programas/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
INFO: [Synth 8-6155] done synthesizing module 'CM2' (28#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Audio_ClockManager.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Audio_ClockManager' (29#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Audio_ClockManager.v:136]
INFO: [Synth 8-6157] synthesizing module 'I2S' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/SubPeripheral_I2S/I2S.v:1]
INFO: [Synth 8-6157] synthesizing module 'SquareGenerator' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/SubPeripheral_I2S/SquareGenerator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SquareGenerator' (30#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/SubPeripheral_I2S/SquareGenerator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'I2S' (31#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/SubPeripheral_I2S/I2S.v:1]
INFO: [Synth 8-6157] synthesizing module 'StereoSignedAdder' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/StereoSignedAdder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'StereoSignedAdder' (32#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/StereoSignedAdder.v:1]
INFO: [Synth 8-6157] synthesizing module 'Synthesizer' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Synthesizer.v:1]
INFO: [Synth 8-6157] synthesizing module 'Oscillator' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
	Parameter limit bound to: 227273 - type: integer 
	Parameter bits bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Oscillator' (33#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Oscillator__parameterized0' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
	Parameter limit bound to: 214517 - type: integer 
	Parameter bits bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Oscillator__parameterized0' (33#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Oscillator__parameterized1' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
	Parameter limit bound to: 202477 - type: integer 
	Parameter bits bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Oscillator__parameterized1' (33#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Oscillator__parameterized2' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
	Parameter limit bound to: 191113 - type: integer 
	Parameter bits bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Oscillator__parameterized2' (33#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Oscillator__parameterized3' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
	Parameter limit bound to: 180387 - type: integer 
	Parameter bits bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Oscillator__parameterized3' (33#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Oscillator__parameterized4' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
	Parameter limit bound to: 170262 - type: integer 
	Parameter bits bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Oscillator__parameterized4' (33#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Oscillator__parameterized5' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
	Parameter limit bound to: 160706 - type: integer 
	Parameter bits bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Oscillator__parameterized5' (33#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Oscillator__parameterized6' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
	Parameter limit bound to: 151686 - type: integer 
	Parameter bits bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Oscillator__parameterized6' (33#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Oscillator__parameterized7' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
	Parameter limit bound to: 143173 - type: integer 
	Parameter bits bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Oscillator__parameterized7' (33#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Oscillator__parameterized8' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
	Parameter limit bound to: 135137 - type: integer 
	Parameter bits bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Oscillator__parameterized8' (33#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Oscillator__parameterized9' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
	Parameter limit bound to: 127552 - type: integer 
	Parameter bits bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Oscillator__parameterized9' (33#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Oscillator__parameterized10' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
	Parameter limit bound to: 120394 - type: integer 
	Parameter bits bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Oscillator__parameterized10' (33#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Oscillator__parameterized11' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
	Parameter limit bound to: 113636 - type: integer 
	Parameter bits bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Oscillator__parameterized11' (33#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Oscillator__parameterized12' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
	Parameter limit bound to: 107258 - type: integer 
	Parameter bits bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Oscillator__parameterized12' (33#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Oscillator__parameterized13' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
	Parameter limit bound to: 101238 - type: integer 
	Parameter bits bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Oscillator__parameterized13' (33#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Oscillator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Synthesizer' (34#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Synthesizer.v:1]
INFO: [Synth 8-6157] synthesizing module 'FrequencyGenerator' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/FrequencyGenerator.v:1]
	Parameter MasterFrequency bound to: 100000000 - type: integer 
	Parameter frequency bound to: 5 - type: integer 
	Parameter bitsNumber bound to: 25 - type: integer 
	Parameter limit bound to: 20000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FrequencyGenerator' (35#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/FrequencyGenerator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Audio' (36#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Audio.v:2]
INFO: [Synth 8-6157] synthesizing module 'Buttons' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Buttons/Buttons.v:1]
INFO: [Synth 8-6157] synthesizing module 'ButtonDebouncer' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/ButtonDebouncer.v:2]
INFO: [Synth 8-6157] synthesizing module 'FrequencyGenerator__parameterized0' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/FrequencyGenerator.v:1]
	Parameter MasterFrequency bound to: 100000000 - type: integer 
	Parameter frequency bound to: 50 - type: integer 
	Parameter bitsNumber bound to: 21 - type: integer 
	Parameter limit bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FrequencyGenerator__parameterized0' (36#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/FrequencyGenerator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ButtonDebouncer' (37#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/utilities/ButtonDebouncer.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Buttons' (38#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Buttons/Buttons.v:1]
WARNING: [Synth 8-6014] Unused sequential element soc_Audio_WB_re_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1418]
WARNING: [Synth 8-6014] Unused sequential element re_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1439]
WARNING: [Synth 8-6014] Unused sequential element soc_Video_WB_re_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1451]
WARNING: [Synth 8-6014] Unused sequential element soc_ctrl_re_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1469]
WARNING: [Synth 8-6014] Unused sequential element soc_timer0_load_re_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1503]
WARNING: [Synth 8-6014] Unused sequential element soc_timer0_reload_re_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1507]
WARNING: [Synth 8-6014] Unused sequential element soc_timer0_en_re_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1511]
WARNING: [Synth 8-6014] Unused sequential element soc_timer0_eventmanager_re_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1515]
WARNING: [Synth 8-6014] Unused sequential element soc_uart_eventmanager_re_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1542]
WARNING: [Synth 8-6014] Unused sequential element soc_uart_phy_re_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1554]
WARNING: [Synth 8-6014] Unused sequential element memdat_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1723]
WARNING: [Synth 8-6014] Unused sequential element memdat_2_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1740]
WARNING: [Synth 8-3936] Found unconnected internal register 'array_muxed0_reg' and it is trimmed from '30' to '29' bits. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:817]
INFO: [Synth 8-6155] done synthesizing module 'top' (39#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:2]
WARNING: [Synth 8-3331] design Synthesizer has unconnected port Reset
WARNING: [Synth 8-3331] design Synthesizer has unconnected port InputDataClock
WARNING: [Synth 8-3331] design Video has unconnected port Reset
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[31]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[30]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[29]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[28]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[27]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[26]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[25]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[24]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[23]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[22]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[21]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[20]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[19]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[18]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[17]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[16]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[15]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[14]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[13]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[12]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[11]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[10]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[9]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[8]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[7]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[6]
WARNING: [Synth 8-3331] design lm32_shifter has unconnected port operand_1_x[5]
WARNING: [Synth 8-3331] design lm32_ram__parameterized0 has unconnected port reset
WARNING: [Synth 8-3331] design lm32_ram has unconnected port reset
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[31]
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[30]
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[29]
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[28]
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[27]
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[26]
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[25]
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[24]
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[23]
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[22]
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[21]
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[20]
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[19]
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[18]
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[17]
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[16]
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[15]
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[14]
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[13]
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[12]
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[1]
WARNING: [Synth 8-3331] design lm32_dcache has unconnected port address_x[0]
WARNING: [Synth 8-3331] design lm32_load_store_unit has unconnected port load_x
WARNING: [Synth 8-3331] design lm32_load_store_unit has unconnected port store_x
WARNING: [Synth 8-3331] design lm32_load_store_unit has unconnected port store_q_x
WARNING: [Synth 8-3331] design lm32_load_store_unit has unconnected port d_rty_i
WARNING: [Synth 8-3331] design lm32_icache has unconnected port address_a[31]
WARNING: [Synth 8-3331] design lm32_icache has unconnected port address_a[30]
WARNING: [Synth 8-3331] design lm32_icache has unconnected port address_a[29]
WARNING: [Synth 8-3331] design lm32_icache has unconnected port address_a[28]
WARNING: [Synth 8-3331] design lm32_icache has unconnected port address_a[27]
WARNING: [Synth 8-3331] design lm32_icache has unconnected port address_a[26]
WARNING: [Synth 8-3331] design lm32_icache has unconnected port address_a[25]
WARNING: [Synth 8-3331] design lm32_icache has unconnected port address_a[24]
WARNING: [Synth 8-3331] design lm32_icache has unconnected port address_a[23]
WARNING: [Synth 8-3331] design lm32_icache has unconnected port address_a[22]
WARNING: [Synth 8-3331] design lm32_icache has unconnected port address_a[21]
WARNING: [Synth 8-3331] design lm32_icache has unconnected port address_a[20]
WARNING: [Synth 8-3331] design lm32_icache has unconnected port address_a[19]
WARNING: [Synth 8-3331] design lm32_icache has unconnected port address_a[18]
WARNING: [Synth 8-3331] design lm32_icache has unconnected port address_a[17]
WARNING: [Synth 8-3331] design lm32_icache has unconnected port address_a[16]
WARNING: [Synth 8-3331] design lm32_icache has unconnected port address_a[15]
WARNING: [Synth 8-3331] design lm32_icache has unconnected port address_a[14]
WARNING: [Synth 8-3331] design lm32_icache has unconnected port address_a[13]
WARNING: [Synth 8-3331] design lm32_icache has unconnected port address_a[12]
WARNING: [Synth 8-3331] design lm32_cpu has unconnected port I_RTY_I
WARNING: [Synth 8-3331] design top has unconnected port user_led
WARNING: [Synth 8-3331] design top has unconnected port user_led_1
WARNING: [Synth 8-3331] design top has unconnected port user_led_2
WARNING: [Synth 8-3331] design top has unconnected port user_led_3
WARNING: [Synth 8-3331] design top has unconnected port user_led_4
WARNING: [Synth 8-3331] design top has unconnected port user_led_5
WARNING: [Synth 8-3331] design top has unconnected port user_led_6
WARNING: [Synth 8-3331] design top has unconnected port user_led_7
WARNING: [Synth 8-3331] design top has unconnected port user_led_8
WARNING: [Synth 8-3331] design top has unconnected port user_led_9
WARNING: [Synth 8-3331] design top has unconnected port user_led_10
WARNING: [Synth 8-3331] design top has unconnected port user_led_11
WARNING: [Synth 8-3331] design top has unconnected port user_led_12
WARNING: [Synth 8-3331] design top has unconnected port user_led_13
WARNING: [Synth 8-3331] design top has unconnected port user_led_14
WARNING: [Synth 8-3331] design top has unconnected port user_led_15
WARNING: [Synth 8-3331] design top has unconnected port user_sw
WARNING: [Synth 8-3331] design top has unconnected port user_sw_1
WARNING: [Synth 8-3331] design top has unconnected port user_sw_2
WARNING: [Synth 8-3331] design top has unconnected port user_sw_3
WARNING: [Synth 8-3331] design top has unconnected port user_sw_4
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1322.398 ; gain = 138.512 ; free physical = 1150 ; free virtual = 5132
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin counter:reset to constant 0 [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/SubPeripheral_TFT_SPI/TFT_SPI.v:60]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1322.398 ; gain = 138.512 ; free physical = 1161 ; free virtual = 5139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1322.398 ; gain = 138.512 ; free physical = 1161 ; free virtual = 5139
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.xdc:168]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of [get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.xdc:168]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE}'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.xdc:170]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == Q} -of [get_cells -filter {ars_ff1 == TRUE}]'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.xdc:170]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff2 == TRUE}'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.xdc:170]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of [get_cells -filter {ars_ff2 == TRUE}]'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.xdc:170]
Finished Parsing XDC File [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  BUF => LUT1: 1 instances
  BUFGCE => BUFGCTRL: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1653.250 ; gain = 0.000 ; free physical = 844 ; free virtual = 4868
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 1653.250 ; gain = 469.363 ; free physical = 935 ; free virtual = 4962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 1653.250 ; gain = 469.363 ; free physical = 935 ; free virtual = 4962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 1653.250 ; gain = 469.363 ; free physical = 936 ; free virtual = 4964
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lm32_icache'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "flush_set" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lm32_dcache'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "flush_set" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_adr_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_cycle_type" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_cti_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lm32_mc_arithmetic'
INFO: [Synth 8-5544] ROM "result_x" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ie" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "eid_x" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_idx_m" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_idx_m" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "operand_w0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "TilesWrite_TilePosition" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AddressOperationLUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AddressOperationLUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element TFT_DataEncoded_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video.v:81]
WARNING: [Synth 8-6014] Unused sequential element TilesWrite_XAddress_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video.v:106]
WARNING: [Synth 8-6014] Unused sequential element TilesWrite_XAddress0_reg_rep was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video.v:106]
INFO: [Synth 8-5544] ROM "Track1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Track2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6040] Register SoundTrackCount_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element SoundTrackData_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Audio.v:81]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:643]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:680]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_1_reg' and it is trimmed from '10' to '8' bits. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1728]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_3_reg' and it is trimmed from '10' to '8' bits. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1745]
INFO: [Synth 8-5544] ROM "soc_bus_wishbone_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_bus_wishbone_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_uart_phy_sink_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_uart_phy_sink_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_uart_phy_source_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element memadr_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1672]
INFO: [Synth 8-6430] The Block RAM mem_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'fsmF0839C00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'fsm128782100'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
                 iSTATE1 |                               01 |                              010
                 iSTATE0 |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'lm32_mc_arithmetic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 1653.250 ; gain = 469.363 ; free physical = 878 ; free virtual = 4919
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 45    
	               30 Bit    Registers := 10    
	               25 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 30    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 130   
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
	              32K Bit         RAMs := 3     
	               5K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 56    
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 12    
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	 105 Input     17 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 31    
	   2 Input     15 Bit        Muxes := 30    
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 98    
	   3 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---RAMs : 
	             128K Bit         RAMs := 1     
	              32K Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 4     
Module lm32_ram 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lm32_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module lm32_icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module lm32_instruction_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module lm32_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
Module lm32_dcache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module lm32_load_store_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module lm32_addsub 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lm32_shifter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module lm32_multiplier 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module lm32_mc_arithmetic 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module lm32_interrupt 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module lm32_cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               30 Bit    Registers := 3     
	               23 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 49    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module CM1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module ColorDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
Module InitializationRegister 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	 105 Input     17 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SPI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TFT_SPI 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Video 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	  14 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module CM2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Audio_ClockManager 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module SquareGenerator 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
Module I2S 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module StereoSignedAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
Module Oscillator 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module Oscillator__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module Oscillator__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module Oscillator__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module Oscillator__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module Oscillator__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module Oscillator__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module Oscillator__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module Oscillator__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module Oscillator__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module Oscillator__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module Oscillator__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module Oscillator__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module Oscillator__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module Oscillator__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module Synthesizer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FrequencyGenerator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Audio 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module FrequencyGenerator__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ButtonDebouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "icache/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcache/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'multiplier/muliplicand_reg[31:0]' into 'operand_0_x_reg[31:0]' [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v:102]
INFO: [Synth 8-4471] merging register 'multiplier/multiplier_reg[31:0]' into 'operand_1_x_reg[31:0]' [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v:103]
WARNING: [Synth 8-6014] Unused sequential element multiplier/multiplier_reg was removed.  [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v:103]
WARNING: [Synth 8-6014] Unused sequential element multiplier/muliplicand_reg was removed.  [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v:102]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v:115]
WARNING: [Synth 8-6014] Unused sequential element multiplier/product_reg was removed.  [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v:104]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v:115]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v:115]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v:115]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/camilo/Programas/Litex/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v:104]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
DSP Report: Generating DSP multiplier/product0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP multiplier/product0.
DSP Report: register A is absorbed into DSP multiplier/product0.
DSP Report: operator multiplier/product0 is absorbed into DSP multiplier/product0.
DSP Report: operator multiplier/product0 is absorbed into DSP multiplier/product0.
DSP Report: Generating DSP multiplier/product_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP multiplier/product_reg.
DSP Report: register A is absorbed into DSP multiplier/product_reg.
DSP Report: register multiplier/product_reg is absorbed into DSP multiplier/product_reg.
DSP Report: operator multiplier/product0 is absorbed into DSP multiplier/product_reg.
DSP Report: operator multiplier/product0 is absorbed into DSP multiplier/product_reg.
DSP Report: Generating DSP multiplier/product0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP multiplier/product0.
DSP Report: register A is absorbed into DSP multiplier/product0.
DSP Report: operator multiplier/product0 is absorbed into DSP multiplier/product0.
DSP Report: operator multiplier/product0 is absorbed into DSP multiplier/product0.
DSP Report: Generating DSP multiplier/product_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP multiplier/product_reg.
DSP Report: register A is absorbed into DSP multiplier/product_reg.
DSP Report: register multiplier/product_reg is absorbed into DSP multiplier/product_reg.
DSP Report: operator multiplier/product0 is absorbed into DSP multiplier/product_reg.
DSP Report: operator multiplier/product0 is absorbed into DSP multiplier/product_reg.
INFO: [Synth 8-4471] merging register 'TilesWrite_XAddress0_reg[4:0]' into 'TilesWrite_XAddress0_reg[4:0]' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video.v:106]
WARNING: [Synth 8-6014] Unused sequential element tft_spi/spi/reset_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/SubPeripheral_TFT_SPI/SPI.v:23]
WARNING: [Synth 8-6014] Unused sequential element TilesWrite_XAddress0_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video.v:106]
WARNING: [Synth 8-3936] Found unconnected internal register 'TilesWrite_XAddress0_reg' and it is trimmed from '5' to '4' bits. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video.v:106]
WARNING: [Synth 8-6014] Unused sequential element TFT_DataEncoded_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Video/Video.v:81]
WARNING: [Synth 8-6014] Unused sequential element squaregenerator/data_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/SubPeripheral_I2S/SquareGenerator.v:10]
WARNING: [Synth 8-6040] Register SoundTrackCount_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element SoundTrackData_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_Audio/Audio.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'memadr_reg' and it is trimmed from '13' to '12' bits. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1672]
WARNING: [Synth 8-6014] Unused sequential element memadr_reg was removed.  [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.v:1672]
INFO: [Synth 8-6430] The Block RAM instruction_unit/icache/memories[0].way_0_data_ram/mem_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_unit/icache/memories[0].way_0_data_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[4]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[4]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[5]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[5]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[6]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[6]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[7]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[7]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[8]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[8]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[8]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[9]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[9]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[9]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[10]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[10]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[10]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[11]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[11]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[11]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[12]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[12]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[12]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[13]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[13]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[13]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[14]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[14]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[14]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[14]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[15]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[15]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[15]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[15]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[16]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[16]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[16]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[16]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[17]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[17]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[17]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[17]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[18]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[18]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[18]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[18]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[19]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[19]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[19]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[19]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[20]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[20]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[20]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[20]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[21]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[21]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[21]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[21]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[22]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[22]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[22]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[22]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[23]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[23]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[23]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[23]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[24]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[24]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[24]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[24]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[25]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[25]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[25]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[25]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[26]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[26]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[26]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[26]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[27]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[27]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[27]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[27]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[28]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[28]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[28]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[28]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[29]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[29]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[29]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[29]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[30]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[30]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[30]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface1_bank_bus_dat_r_reg[30]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[31]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[31]' (FDR) to 'interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface2_bank_bus_dat_r_reg[31]' (FDR) to 'interface1_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface1_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3886] merging instance 'lm32_cpu/w_result_sel_load_x_reg' (FDRE) to 'lm32_cpu/load_x_reg'
INFO: [Synth 8-3886] merging instance 'lm32_cpu/sign_extend_x_reg' (FDRE) to 'lm32_cpu/condition_x_reg[2]'
INFO: [Synth 8-3886] merging instance 'lm32_cpu/direction_x_reg' (FDRE) to 'lm32_cpu/logic_op_x_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lm32_cpu/\instruction_unit/bus_error_f_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lm32_cpu/data_bus_error_seen_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundTrackSynthesizer/B4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundTrackSynthesizer/ASharp4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundTrackSynthesizer/A4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundTrackSynthesizer/GSharp4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundTrackSynthesizer/G4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundTrackSynthesizer/FSharp4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundTrackSynthesizer/F4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundTrackSynthesizer/E4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundTrackSynthesizer/DSharp4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundTrackSynthesizer/D4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundTrackSynthesizer/CSharp4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundTrackSynthesizer/C4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundTrackSynthesizer/B3/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundTrackSynthesizer/ASharp3/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundTrackSynthesizer/A3/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundEffectSynthesizer/B4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundEffectSynthesizer/ASharp4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundEffectSynthesizer/A4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundEffectSynthesizer/GSharp4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundEffectSynthesizer/G4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundEffectSynthesizer/FSharp4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundEffectSynthesizer/F4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundEffectSynthesizer/E4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundEffectSynthesizer/DSharp4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundEffectSynthesizer/D4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundEffectSynthesizer/CSharp4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundEffectSynthesizer/C4/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundEffectSynthesizer/B3/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundEffectSynthesizer/ASharp3/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundEffectSynthesizer/A3/data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundEffectData_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lm32_cpu/bus_error_x_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\SoundEffectSynthesizer/OutputData_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Audio/\i2s/Data_reg[14] )
WARNING: [Synth 8-3332] Sequential element (instruction_unit/i_adr_o_reg[31]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (instruction_unit/i_adr_o_reg[27]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (instruction_unit/i_adr_o_reg[26]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (instruction_unit/i_adr_o_reg[25]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (instruction_unit/i_adr_o_reg[24]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (instruction_unit/i_adr_o_reg[23]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (instruction_unit/i_adr_o_reg[22]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (instruction_unit/i_adr_o_reg[21]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (instruction_unit/i_adr_o_reg[20]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (instruction_unit/i_adr_o_reg[19]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (instruction_unit/i_adr_o_reg[18]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (instruction_unit/i_adr_o_reg[17]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (instruction_unit/i_adr_o_reg[16]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (instruction_unit/i_adr_o_reg[1]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (instruction_unit/i_adr_o_reg[0]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (instruction_unit/i_cti_o_reg[2]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (instruction_unit/i_cti_o_reg[1]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (instruction_unit/i_cti_o_reg[0]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (instruction_unit/i_lock_o_reg) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (instruction_unit/bus_error_f_reg) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (instruction_unit/bus_error_d_reg) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/dcache/refill_address_reg[3]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/dcache/refill_address_reg[2]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/dcache/refill_address_reg[1]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/dcache/refill_address_reg[0]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/d_adr_o_reg[31]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/d_adr_o_reg[27]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/d_adr_o_reg[26]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/d_adr_o_reg[25]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/d_adr_o_reg[24]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/d_adr_o_reg[23]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/d_adr_o_reg[22]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/d_adr_o_reg[21]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/d_adr_o_reg[20]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/d_adr_o_reg[19]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/d_adr_o_reg[18]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/d_adr_o_reg[17]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/d_adr_o_reg[16]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/d_adr_o_reg[1]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/d_adr_o_reg[0]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/d_cti_o_reg[2]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/d_cti_o_reg[1]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/d_cti_o_reg[0]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (load_store_unit/d_lock_o_reg) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (data_bus_error_seen_reg) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (bus_error_x_reg) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[31]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[30]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[29]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[28]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[27]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[26]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[25]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[24]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[23]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[22]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[21]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[20]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[19]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[18]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[17]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[16]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[15]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[14]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[13]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[12]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[11]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[10]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[9]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[8]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[7]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[6]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[5]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[4]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[3]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (memop_pc_w_reg[2]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (data_bus_error_exception_m_reg) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[47]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[46]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[45]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[44]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[43]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[42]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[41]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[40]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[39]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[38]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[37]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[36]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[35]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[34]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[33]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[32]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[31]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[30]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[29]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[28]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[27]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[26]) is unused and will be removed from module lm32_cpu.
WARNING: [Synth 8-3332] Sequential element (multiplier/product_reg[25]) is unused and will be removed from module lm32_cpu.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:41 . Memory (MB): peak = 1653.250 ; gain = 469.363 ; free physical = 857 ; free virtual = 4913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------------+---------------+----------------+
|Module Name | RTL Object          | Depth x Width | Implemented As | 
+------------+---------------------+---------------+----------------+
|Video       | TFT_DataEncoded_reg | 4096x4        | Block RAM      | 
|Audio       | SoundTrackData_reg  | 256x8         | Block RAM      | 
|top         | p_0_out             | 64x8          | LUT            | 
|top         | memadr_reg          | 4096x32       | Block RAM      | 
|Video       | TFT_DataEncoded_reg | 4096x4        | Block RAM      | 
|Audio       | SoundTrackData_reg  | 256x8         | Block RAM      | 
|top         | p_0_out             | 64x8          | LUT            | 
|top         | memadr_reg          | 4096x32       | Block RAM      | 
+------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|lm32_ram:                 | mem_reg    | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|lm32_ram__parameterized0: | mem_reg    | 256 x 21(NO_CHANGE)    | W |   | 256 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|lm32_ram:                 | mem_reg    | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|lm32_ram__parameterized0: | mem_reg    | 256 x 21(NO_CHANGE)    | W |   | 256 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top                       | mem_1_reg  | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|top                       | mem_2_reg  | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------------+-----------+----------------------+-----------------------------+
|Module Name | RTL Object                 | Inference | Size (Depth x Width) | Primitives                  | 
+------------+----------------------------+-----------+----------------------+-----------------------------+
|lm32_cpu    | registers_reg              | Implied   | 32 x 32              | RAM32M x 12                 | 
|Video       | TilesPositionsRegister_reg | Implied   | 512 x 5              | RAM64X1D x 10  RAM64M x 5   | 
|top         | storage_1_reg              | Implied   | 16 x 8               | RAM32M x 2                  | 
|top         | storage_2_reg              | Implied   | 16 x 8               | RAM32M x 2                  | 
+------------+----------------------------+-----------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|lm32_cpu    | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|lm32_cpu    | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|lm32_cpu    | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|lm32_cpu    | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance lm32_cpu/i_0/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance lm32_cpu/i_1/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance lm32_cpu/i_22/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance lm32_cpu/i_23/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Video/i_20/TFT_DataEncoded_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Audio/i_2/SoundTrackData_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_67/mem_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_69/mem_2_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_69/mem_2_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_69/mem_2_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_69/mem_2_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_76/memadr_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_76/memadr_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_76/memadr_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_76/memadr_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:01:58 . Memory (MB): peak = 1671.250 ; gain = 487.363 ; free physical = 685 ; free virtual = 4738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:38 . Memory (MB): peak = 1921.016 ; gain = 737.129 ; free physical = 491 ; free virtual = 4555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|lm32_ram:                 | mem_reg    | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|lm32_ram__parameterized0: | mem_reg    | 256 x 21(NO_CHANGE)    | W |   | 256 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|lm32_ram:                 | mem_reg    | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|lm32_ram__parameterized0: | mem_reg    | 256 x 21(NO_CHANGE)    | W |   | 256 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top                       | mem_1_reg  | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|top                       | mem_2_reg  | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+----------------------------+-----------+----------------------+-----------------------------+
|Module Name | RTL Object                 | Inference | Size (Depth x Width) | Primitives                  | 
+------------+----------------------------+-----------+----------------------+-----------------------------+
|lm32_cpu    | registers_reg              | Implied   | 32 x 32              | RAM32M x 12                 | 
|Video       | TilesPositionsRegister_reg | Implied   | 512 x 5              | RAM64X1D x 10  RAM64M x 5   | 
|top         | storage_1_reg              | Implied   | 16 x 8               | RAM32M x 2                  | 
|top         | storage_2_reg              | Implied   | 16 x 8               | RAM32M x 2                  | 
+------------+----------------------------+-----------+----------------------+-----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Video/TFT_DataEncoded_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Audio/SoundTrackData_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_2_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_2_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_2_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_2_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memadr_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memadr_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memadr_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memadr_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:16 ; elapsed = 00:02:43 . Memory (MB): peak = 1921.016 ; gain = 737.129 ; free physical = 490 ; free virtual = 4552
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:17 ; elapsed = 00:02:44 . Memory (MB): peak = 1921.016 ; gain = 737.129 ; free physical = 485 ; free virtual = 4548
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:17 ; elapsed = 00:02:44 . Memory (MB): peak = 1921.016 ; gain = 737.129 ; free physical = 485 ; free virtual = 4548
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:18 ; elapsed = 00:02:45 . Memory (MB): peak = 1921.016 ; gain = 737.129 ; free physical = 491 ; free virtual = 4554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:18 ; elapsed = 00:02:45 . Memory (MB): peak = 1921.016 ; gain = 737.129 ; free physical = 491 ; free virtual = 4554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:18 ; elapsed = 00:02:46 . Memory (MB): peak = 1921.016 ; gain = 737.129 ; free physical = 491 ; free virtual = 4554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:18 ; elapsed = 00:02:46 . Memory (MB): peak = 1921.016 ; gain = 737.129 ; free physical = 491 ; free virtual = 4554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUF        |     1|
|2     |BUFG       |     5|
|3     |BUFGCE     |     5|
|4     |BUFH       |     4|
|5     |CARRY4     |   315|
|6     |DSP48E1    |     2|
|7     |DSP48E1_1  |     1|
|8     |LUT1       |   133|
|9     |LUT2       |   479|
|10    |LUT3       |   415|
|11    |LUT4       |   417|
|12    |LUT5       |   485|
|13    |LUT6       |   936|
|14    |MMCME2_ADV |     2|
|15    |MUXF7      |    32|
|16    |MUXF8      |     6|
|17    |RAM32M     |    16|
|18    |RAM64M     |     5|
|19    |RAM64X1D   |    10|
|20    |RAMB18E1   |     2|
|21    |RAMB18E1_1 |     1|
|22    |RAMB18E1_2 |     1|
|23    |RAMB36E1   |     2|
|24    |RAMB36E1_1 |     1|
|25    |RAMB36E1_2 |     4|
|26    |RAMB36E1_3 |     1|
|27    |RAMB36E1_4 |     1|
|28    |RAMB36E1_5 |     1|
|29    |RAMB36E1_6 |     1|
|30    |FDCE       |     4|
|31    |FDRE       |  2592|
|32    |FDSE       |    84|
|33    |IBUF       |     7|
|34    |OBUF       |     9|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+-------------------------------------+------+
|      |Instance                                           |Module                               |Cells |
+------+---------------------------------------------------+-------------------------------------+------+
|1     |top                                                |                                     |  5980|
|2     |  Audio                                            |Audio                                |  1350|
|3     |    SoundEffectSynthesizer                         |Synthesizer                          |   564|
|4     |      A3                                           |Oscillator_9                         |    35|
|5     |      A4                                           |Oscillator__parameterized11_10       |    35|
|6     |      ASharp3                                      |Oscillator__parameterized0_11        |    37|
|7     |      ASharp4                                      |Oscillator__parameterized12_12       |    34|
|8     |      B3                                           |Oscillator__parameterized1_13        |    47|
|9     |      B4                                           |Oscillator__parameterized13_14       |    39|
|10    |      C4                                           |Oscillator__parameterized2_15        |    37|
|11    |      CSharp4                                      |Oscillator__parameterized3_16        |    36|
|12    |      D4                                           |Oscillator__parameterized4_17        |    39|
|13    |      DSharp4                                      |Oscillator__parameterized5_18        |    40|
|14    |      E4                                           |Oscillator__parameterized6_19        |    39|
|15    |      F4                                           |Oscillator__parameterized7_20        |    36|
|16    |      FSharp4                                      |Oscillator__parameterized8_21        |    34|
|17    |      G4                                           |Oscillator__parameterized9_22        |    36|
|18    |      GSharp4                                      |Oscillator__parameterized10_23       |    36|
|19    |    SoundTrackSynthesizer                          |Synthesizer_8                        |   573|
|20    |      A3                                           |Oscillator                           |    35|
|21    |      A4                                           |Oscillator__parameterized11          |    35|
|22    |      ASharp3                                      |Oscillator__parameterized0           |    37|
|23    |      ASharp4                                      |Oscillator__parameterized12          |    34|
|24    |      B3                                           |Oscillator__parameterized1           |    49|
|25    |      B4                                           |Oscillator__parameterized13          |    41|
|26    |      C4                                           |Oscillator__parameterized2           |    37|
|27    |      CSharp4                                      |Oscillator__parameterized3           |    36|
|28    |      D4                                           |Oscillator__parameterized4           |    39|
|29    |      DSharp4                                      |Oscillator__parameterized5           |    40|
|30    |      E4                                           |Oscillator__parameterized6           |    39|
|31    |      F4                                           |Oscillator__parameterized7           |    36|
|32    |      FSharp4                                      |Oscillator__parameterized8           |    35|
|33    |      G4                                           |Oscillator__parameterized9           |    40|
|34    |      GSharp4                                      |Oscillator__parameterized10          |    36|
|35    |    adder                                          |StereoSignedAdder                    |    36|
|36    |    audio_clockmanager                             |Audio_ClockManager                   |    21|
|37    |      cm2                                          |CM2                                  |    12|
|38    |    i2s                                            |I2S                                  |    55|
|39    |    spiInitClock                                   |FrequencyGenerator                   |    42|
|40    |  Buttons                                          |Buttons                              |   156|
|41    |    button1                                        |ButtonDebouncer                      |    39|
|42    |      verificationCLk                              |FrequencyGenerator__parameterized0_7 |    36|
|43    |    button2                                        |ButtonDebouncer_2                    |    39|
|44    |      verificationCLk                              |FrequencyGenerator__parameterized0_6 |    36|
|45    |    button3                                        |ButtonDebouncer_3                    |    39|
|46    |      verificationCLk                              |FrequencyGenerator__parameterized0_5 |    36|
|47    |    button4                                        |ButtonDebouncer_4                    |    39|
|48    |      verificationCLk                              |FrequencyGenerator__parameterized0   |    36|
|49    |  Video                                            |Video                                |   398|
|50    |    tft_spi                                        |TFT_SPI                              |   209|
|51    |      counter                                      |Counter                              |   153|
|52    |      initializationRegister                       |InitializationRegister               |    43|
|53    |      spi                                          |SPI                                  |    12|
|54    |    video_clockmanager                             |Video_ClockManager                   |    32|
|55    |      cm1                                          |CM1                                  |    32|
|56    |  lm32_cpu                                         |lm32_cpu                             |  2921|
|57    |    adder                                          |lm32_adder                           |     8|
|58    |      addsub                                       |lm32_addsub                          |     8|
|59    |    instruction_unit                               |lm32_instruction_unit                |  1000|
|60    |      icache                                       |lm32_icache                          |   304|
|61    |        \memories[0].way_0_data_ram                |lm32_ram_0                           |    39|
|62    |        \memories[0].way_0_tag_ram                 |lm32_ram__parameterized0_1           |    53|
|63    |    interrupt_unit                                 |lm32_interrupt                       |   108|
|64    |    load_store_unit                                |lm32_load_store_unit                 |   646|
|65    |      dcache                                       |lm32_dcache                          |   312|
|66    |        \memories[0].data_memories.way_0_data_ram  |lm32_ram                             |   103|
|67    |        \memories[0].way_0_tag_ram                 |lm32_ram__parameterized0             |    19|
|68    |    mc_arithmetic                                  |lm32_mc_arithmetic                   |   348|
|69    |    multiplier                                     |lm32_multiplier                      |   129|
|70    |    shifter                                        |lm32_shifter                         |   172|
+------+---------------------------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:18 ; elapsed = 00:02:46 . Memory (MB): peak = 1921.016 ; gain = 737.129 ; free physical = 491 ; free virtual = 4554
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 281 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:05 ; elapsed = 00:02:15 . Memory (MB): peak = 1921.016 ; gain = 406.277 ; free physical = 560 ; free virtual = 4623
Synthesis Optimization Complete : Time (s): cpu = 00:02:19 ; elapsed = 00:02:46 . Memory (MB): peak = 1921.023 ; gain = 737.129 ; free physical = 571 ; free virtual = 4633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 417 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.xdc:168]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of [get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.xdc:168]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE}'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.xdc:170]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == Q} -of [get_cells -filter {ars_ff1 == TRUE}]'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.xdc:170]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff2 == TRUE}'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.xdc:170]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of [get_cells -filter {ars_ff2 == TRUE}]'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.xdc:170]
Finished Parsing XDC File [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/gateware/top.xdc]
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  BUF => LUT1: 1 instances
  BUFGCE => BUFGCTRL: 5 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 5 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
379 Infos, 367 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:24 ; elapsed = 00:02:50 . Memory (MB): peak = 1921.023 ; gain = 737.250 ; free physical = 729 ; free virtual = 4786
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 2002.051 ; gain = 81.027 ; free physical = 428 ; free virtual = 4494
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2003.051 ; gain = 1.000 ; free physical = 427 ; free virtual = 4494
# report_utilization -file top_utilization_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2003.051 ; gain = 0.000 ; free physical = 427 ; free virtual = 4494
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2041.066 ; gain = 38.016 ; free physical = 427 ; free virtual = 4491

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 21c5b9e6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2041.066 ; gain = 0.000 ; free physical = 427 ; free virtual = 4491

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 15 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23a1138ff

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2041.066 ; gain = 0.000 ; free physical = 437 ; free virtual = 4502
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 26ee51dea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2041.066 ; gain = 0.000 ; free physical = 437 ; free virtual = 4502
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f022f1a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2041.066 ; gain = 0.000 ; free physical = 437 ; free virtual = 4502
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 10 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f022f1a8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2041.066 ; gain = 0.000 ; free physical = 437 ; free virtual = 4502
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1eb1d76c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2041.066 ; gain = 0.000 ; free physical = 436 ; free virtual = 4501
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1eb1d76c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2041.066 ; gain = 0.000 ; free physical = 433 ; free virtual = 4499
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2041.066 ; gain = 0.000 ; free physical = 427 ; free virtual = 4493
Ending Logic Optimization Task | Checksum: 1eb1d76c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2041.066 ; gain = 0.000 ; free physical = 435 ; free virtual = 4501

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.303 | TNS=0.000 |
Running Vector-less Activity Propagation...
WARNING: [Power 33-230] Invalid input clock frequency for Audio/audio_clockmanager/I2S_Synchronizer. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for Audio/audio_clockmanager/I2S_Synchronizer. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for Audio/audio_clockmanager/I2S_Synchronizer. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for Audio/audio_clockmanager/I2S_Synchronizer. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for Audio/audio_clockmanager/I2S_Synchronizer. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 30
Ending PowerOpt Patch Enables Task | Checksum: 1eb1d76c9

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 425 ; free virtual = 4491
Ending Power Optimization Task | Checksum: 1eb1d76c9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2364.660 ; gain = 323.594 ; free physical = 434 ; free virtual = 4499

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1eb1d76c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 434 ; free virtual = 4499
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2364.660 ; gain = 361.609 ; free physical = 434 ; free virtual = 4499
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 425 ; free virtual = 4499
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18afb2bbc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 425 ; free virtual = 4499
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 425 ; free virtual = 4499

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15b6081a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 421 ; free virtual = 4493

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 222c3a8fa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 442 ; free virtual = 4509

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 222c3a8fa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 442 ; free virtual = 4509
Phase 1 Placer Initialization | Checksum: 222c3a8fa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 442 ; free virtual = 4509

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1735e3c3e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 435 ; free virtual = 4505

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 431 ; free virtual = 4497

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2c3d521c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 431 ; free virtual = 4497
Phase 2 Global Placement | Checksum: 2aaff10de

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 435 ; free virtual = 4500

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2aaff10de

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 435 ; free virtual = 4500

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21ee8a8b6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 435 ; free virtual = 4501

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 257fa818d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 435 ; free virtual = 4501

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 257fa818d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 435 ; free virtual = 4501

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 25e2472ea

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 432 ; free virtual = 4498

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2a803e44c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 432 ; free virtual = 4498

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2a803e44c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 432 ; free virtual = 4498
Phase 3 Detail Placement | Checksum: 2a803e44c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 432 ; free virtual = 4498

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2493117a3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net lm32_cpu/instruction_unit/icache/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2493117a3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 438 ; free virtual = 4495
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.239. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 24e7e8c7c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 438 ; free virtual = 4495
Phase 4.1 Post Commit Optimization | Checksum: 24e7e8c7c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 438 ; free virtual = 4495

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24e7e8c7c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 438 ; free virtual = 4495

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 24e7e8c7c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 440 ; free virtual = 4497

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 22990462b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 440 ; free virtual = 4497
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22990462b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 440 ; free virtual = 4497
Ending Placer Task | Checksum: 182a07a8b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 444 ; free virtual = 4501
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 444 ; free virtual = 4501
# report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
report_utilization: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 446 ; free virtual = 4503
# report_utilization -file top_utilization_place.rpt
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 446 ; free virtual = 4503
# report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 440 ; free virtual = 4497
# report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 445 ; free virtual = 4502
# report_clock_utilization -file top_clock_utilization.rpt
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: da871f06 ConstDB: 0 ShapeSum: a8195b85 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1244dfb94

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 331 ; free virtual = 4398
Post Restoration Checksum: NetGraph: 481f8b6c NumContArr: dc2e7028 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1244dfb94

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 330 ; free virtual = 4397

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1244dfb94

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 315 ; free virtual = 4382

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1244dfb94

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 315 ; free virtual = 4382
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15dfbbf61

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 300 ; free virtual = 4371
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.316  | TNS=0.000  | WHS=-0.357 | THS=-137.690|

Phase 2 Router Initialization | Checksum: 12f5dbfa9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 302 ; free virtual = 4372

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a53476dc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 309 ; free virtual = 4375

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 913
 Number of Nodes with overlaps = 237
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Phase 4.1 Global Iteration 0 | Checksum: 1ff0af071

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 308 ; free virtual = 4372
Phase 4 Rip-up And Reroute | Checksum: 1ff0af071

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 308 ; free virtual = 4372
INFO: [Route 35-73] Router was interrupted by the user.

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 389 ; free virtual = 4453
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design failed
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 2364.660 ; gain = 0.000 ; free physical = 389 ; free virtual = 4453
INFO: [Common 17-344] 'route_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Wed Mar  6 01:03:34 2019...
