;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4.4.2018. 10:51:59
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x00301C3A  JMP	_main
0x0004	0x00301C34  JMP	___GenExcept
0x0008	0x00301C34  JMP	___GenExcept
0x000C	0x00301C34  JMP	___GenExcept
0x0010	0x00301C34  JMP	___GenExcept
0x0014	0x00301C34  JMP	___GenExcept
0x0018	0x00301C34  JMP	___GenExcept
0x001C	0x00301C34  JMP	___GenExcept
0x0020	0x00301C34  JMP	___GenExcept
0x0024	0x00301C34  JMP	___GenExcept
0x0028	0x00301C34  JMP	___GenExcept
0x002C	0x00301C34  JMP	___GenExcept
0x0030	0x00301C34  JMP	___GenExcept
0x0034	0x00301C34  JMP	___GenExcept
0x0038	0x00301C34  JMP	___GenExcept
0x003C	0x00301C34  JMP	___GenExcept
0x0040	0x00301C34  JMP	___GenExcept
0x0044	0x00301C34  JMP	___GenExcept
0x0048	0x00301C34  JMP	___GenExcept
0x004C	0x00301C34  JMP	___GenExcept
0x0050	0x00301C34  JMP	___GenExcept
0x0054	0x00301C34  JMP	___GenExcept
0x0058	0x00301C34  JMP	___GenExcept
0x005C	0x00301C34  JMP	___GenExcept
0x0060	0x00301C34  JMP	___GenExcept
0x0064	0x00301C34  JMP	___GenExcept
0x0068	0x00301C34  JMP	___GenExcept
0x006C	0x00301C34  JMP	___GenExcept
0x0070	0x00301C34  JMP	___GenExcept
0x0074	0x00301C34  JMP	___GenExcept
0x0078	0x00301C34  JMP	___GenExcept
0x007C	0x00301C34  JMP	___GenExcept
0x0080	0x00301C34  JMP	___GenExcept
0x0084	0x00301C34  JMP	___GenExcept
0x0088	0x00301C34  JMP	___GenExcept
0x008C	0x00301C34  JMP	___GenExcept
; end of ____SysVT
_main:
;Click_MP3_FT90x.c, 117 :: 		void main()
0x70E8	0x65F0FFFC  LDK.L	SP, #65532
0x70EC	0x00341D2E  CALL	_ZeroStaticLink
0x70F0	0x00341C36  CALL	__Lib_System_InitialSetUpCLKPMC
0x70F4	0x00341D29  CALL	_InitStaticLink
;Click_MP3_FT90x.c, 119 :: 		systemInit();
0x70F8	0x00341C13  CALL	_systemInit+0
;Click_MP3_FT90x.c, 120 :: 		applicationInit();
0x70FC	0x00341B9C  CALL	_applicationInit+0
;Click_MP3_FT90x.c, 122 :: 		while (1)
L_main24:
;Click_MP3_FT90x.c, 124 :: 		applicationTask();
0x7100	0x00341BC0  CALL	_applicationTask+0
;Click_MP3_FT90x.c, 125 :: 		}
0x7104	0x00301C40  JMP	L_main24
;Click_MP3_FT90x.c, 126 :: 		}
L_end_main:
L__main_end_loop:
0x7108	0x00301C42  JMP	L__main_end_loop
; end of _main
_systemInit:
;Click_MP3_FT90x.c, 54 :: 		void systemInit()
;Click_MP3_FT90x.c, 56 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_AN_PIN, _GPIO_INPUT );
0x704C	0x64200001  LDK.L	R2, #1
0x7050	0x64100000  LDK.L	R1, #0
0x7054	0x64000000  LDK.L	R0, #0
0x7058	0x00341A25  CALL	_mikrobus_gpioInit+0
;Click_MP3_FT90x.c, 57 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x705C	0x64200000  LDK.L	R2, #0
0x7060	0x64100001  LDK.L	R1, #1
0x7064	0x64000000  LDK.L	R0, #0
0x7068	0x00341A25  CALL	_mikrobus_gpioInit+0
;Click_MP3_FT90x.c, 58 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x706C	0x64200000  LDK.L	R2, #0
0x7070	0x64100002  LDK.L	R1, #2
0x7074	0x64000000  LDK.L	R0, #0
0x7078	0x00341A25  CALL	_mikrobus_gpioInit+0
;Click_MP3_FT90x.c, 59 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_OUTPUT );
0x707C	0x64200000  LDK.L	R2, #0
0x7080	0x64100007  LDK.L	R1, #7
0x7084	0x64000000  LDK.L	R0, #0
0x7088	0x00341A25  CALL	_mikrobus_gpioInit+0
;Click_MP3_FT90x.c, 61 :: 		mikrobus_spiInit( _MIKROBUS1, &_MP3_SPI_CFG[0] );
0x708C	0x64007490  LDK.L	R0, #__MP3_SPI_CFG+0
0x7090	0x44104000  MOVE.L	R1, R0
0x7094	0x64000000  LDK.L	R0, #0
0x7098	0x00341A16  CALL	_mikrobus_spiInit+0
;Click_MP3_FT90x.c, 62 :: 		mikrobus_logInit( _LOG_USBUART, 9600 );
0x709C	0x64102580  LDK.L	R1, #9600
0x70A0	0x64000010  LDK.L	R0, #16
0x70A4	0x00341B4C  CALL	_mikrobus_logInit+0
;Click_MP3_FT90x.c, 63 :: 		Delay_ms( 100 );
0x70A8	0x6DC01C30  LPM.L	R28, $+24
0x70AC	0x44004000  NOP	
L_systemInit0:
0x70B0	0x45CE4012  SUB.L	R28, R28, #1
0x70B4	0x5DEE4002  CMP.L	R28, #0
0x70B8	0x00201C2C  JMPC	R30, Z, #0, L_systemInit0
0x70BC	0x00301C31  JMP	$+8
0x70C0	0x0032DCD3  	#3333331
0x70C4	0x44004000  NOP	
0x70C8	0x44004000  NOP	
;Click_MP3_FT90x.c, 64 :: 		}
L_end_systemInit:
0x70CC	0xA0000000  RETURN	
; end of _systemInit
_mikrobus_gpioInit:
;easyft90x_v7_FT900.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 4 (R1)
; direction start address is: 8 (R2)
;easyft90x_v7_FT900.c, 164 :: 		switch( bus )
0x6894	0x00301A30  JMP	L_mikrobus_gpioInit78
; bus end address is: 0 (R0)
;easyft90x_v7_FT900.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
0x6898	0x4400D00D  BEXTU.L	R0, R1, #256
; direction end address is: 8 (R2)
0x689C	0x4411500D  BEXTU.L	R1, R2, #256
; pin end address is: 4 (R1)
0x68A0	0x003417F8  CALL	easyft90x_v7_FT900__gpioInit_1+0
0x68A4	0x00301A35  JMP	L_end_mikrobus_gpioInit
;easyft90x_v7_FT900.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
0x68A8	0x4400D00D  BEXTU.L	R0, R1, #256
; direction end address is: 8 (R2)
0x68AC	0x4411500D  BEXTU.L	R1, R2, #256
; pin end address is: 4 (R1)
0x68B0	0x00341762  CALL	easyft90x_v7_FT900__gpioInit_2+0
0x68B4	0x00301A35  JMP	L_end_mikrobus_gpioInit
;easyft90x_v7_FT900.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x68B8	0x64000001  LDK.L	R0, #1
0x68BC	0x00301A35  JMP	L_end_mikrobus_gpioInit
;easyft90x_v7_FT900.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x68C0	0x59E04002  CMP.B	R0, #0
0x68C4	0x00281A26  JMPC	R30, Z, #1, L_mikrobus_gpioInit80
0x68C8	0x59E04012  CMP.B	R0, #1
0x68CC	0x00281A2A  JMPC	R30, Z, #1, L_mikrobus_gpioInit81
; bus end address is: 0 (R0)
; pin end address is: 4 (R1)
; direction end address is: 8 (R2)
0x68D0	0x00301A2E  JMP	L_mikrobus_gpioInit82
;easyft90x_v7_FT900.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x68D4	0xA0000000  RETURN	
; end of _mikrobus_gpioInit
easyft90x_v7_FT900__gpioInit_1:
;__ef_ft900_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__ef_ft900_gpio.c, 83 :: 		switch( pin )
0x5FE0	0x00301873  JMP	L_easyft90x_v7_FT900__gpioInit_10
; pin end address is: 0 (R0)
;__ef_ft900_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_08_15, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_08_15, _GPIO_PINMASK_1); break;
L_easyft90x_v7_FT900__gpioInit_12:
0x5FE4	0x59E0C012  CMP.B	R1, #1
0x5FE8	0x002017FF  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_13
; dir end address is: 4 (R1)
0x5FEC	0x64100002  LDK.L	R1, #2
0x5FF0	0x64010085  LDK.L	R0, #GPIO_PORT_08_15+0
0x5FF4	0x00341055  CALL	_GPIO_Digital_Input+0
0x5FF8	0x00301802  JMP	L_easyft90x_v7_FT900__gpioInit_14
L_easyft90x_v7_FT900__gpioInit_13:
0x5FFC	0x64100002  LDK.L	R1, #2
0x6000	0x64010085  LDK.L	R0, #GPIO_PORT_08_15+0
0x6004	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_14:
0x6008	0x0030188C  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_1); break;
L_easyft90x_v7_FT900__gpioInit_15:
; dir start address is: 4 (R1)
0x600C	0x59E0C012  CMP.B	R1, #1
0x6010	0x00201809  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_16
; dir end address is: 4 (R1)
0x6014	0x64100002  LDK.L	R1, #2
0x6018	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x601C	0x00341055  CALL	_GPIO_Digital_Input+0
0x6020	0x0030180C  JMP	L_easyft90x_v7_FT900__gpioInit_17
L_easyft90x_v7_FT900__gpioInit_16:
0x6024	0x64100002  LDK.L	R1, #2
0x6028	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x602C	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_17:
0x6030	0x0030188C  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_18:
; dir start address is: 4 (R1)
0x6034	0x59E0C012  CMP.B	R1, #1
0x6038	0x00201813  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_19
; dir end address is: 4 (R1)
0x603C	0x64100010  LDK.L	R1, #16
0x6040	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x6044	0x00341055  CALL	_GPIO_Digital_Input+0
0x6048	0x00301816  JMP	L_easyft90x_v7_FT900__gpioInit_110
L_easyft90x_v7_FT900__gpioInit_19:
0x604C	0x64100010  LDK.L	R1, #16
0x6050	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x6054	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_110:
0x6058	0x0030188C  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_3); break;
L_easyft90x_v7_FT900__gpioInit_111:
; dir start address is: 4 (R1)
0x605C	0x59E0C012  CMP.B	R1, #1
0x6060	0x0020181D  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_112
; dir end address is: 4 (R1)
0x6064	0x64100008  LDK.L	R1, #8
0x6068	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x606C	0x00341055  CALL	_GPIO_Digital_Input+0
0x6070	0x00301820  JMP	L_easyft90x_v7_FT900__gpioInit_113
L_easyft90x_v7_FT900__gpioInit_112:
0x6074	0x64100008  LDK.L	R1, #8
0x6078	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x607C	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_113:
0x6080	0x0030188C  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_6); break;
L_easyft90x_v7_FT900__gpioInit_114:
; dir start address is: 4 (R1)
0x6084	0x59E0C012  CMP.B	R1, #1
0x6088	0x00201827  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_115
; dir end address is: 4 (R1)
0x608C	0x64100040  LDK.L	R1, #64
0x6090	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x6094	0x00341055  CALL	_GPIO_Digital_Input+0
0x6098	0x0030182A  JMP	L_easyft90x_v7_FT900__gpioInit_116
L_easyft90x_v7_FT900__gpioInit_115:
0x609C	0x64100040  LDK.L	R1, #64
0x60A0	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x60A4	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_116:
0x60A8	0x0030188C  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_117:
; dir start address is: 4 (R1)
0x60AC	0x59E0C012  CMP.B	R1, #1
0x60B0	0x00201831  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_118
; dir end address is: 4 (R1)
0x60B4	0x64100020  LDK.L	R1, #32
0x60B8	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x60BC	0x00341055  CALL	_GPIO_Digital_Input+0
0x60C0	0x00301834  JMP	L_easyft90x_v7_FT900__gpioInit_119
L_easyft90x_v7_FT900__gpioInit_118:
0x60C4	0x64100020  LDK.L	R1, #32
0x60C8	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x60CC	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_119:
0x60D0	0x0030188C  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_56_63, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_56_63, _GPIO_PINMASK_0); break;
L_easyft90x_v7_FT900__gpioInit_120:
; dir start address is: 4 (R1)
0x60D4	0x59E0C012  CMP.B	R1, #1
0x60D8	0x0020183B  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_121
; dir end address is: 4 (R1)
0x60DC	0x64100001  LDK.L	R1, #1
0x60E0	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x60E4	0x00341055  CALL	_GPIO_Digital_Input+0
0x60E8	0x0030183E  JMP	L_easyft90x_v7_FT900__gpioInit_122
L_easyft90x_v7_FT900__gpioInit_121:
0x60EC	0x64100001  LDK.L	R1, #1
0x60F0	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x60F4	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_122:
0x60F8	0x0030188C  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_3); break;
L_easyft90x_v7_FT900__gpioInit_123:
; dir start address is: 4 (R1)
0x60FC	0x59E0C012  CMP.B	R1, #1
0x6100	0x00201845  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_124
; dir end address is: 4 (R1)
0x6104	0x64100008  LDK.L	R1, #8
0x6108	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x610C	0x00341055  CALL	_GPIO_Digital_Input+0
0x6110	0x00301848  JMP	L_easyft90x_v7_FT900__gpioInit_125
L_easyft90x_v7_FT900__gpioInit_124:
0x6114	0x64100008  LDK.L	R1, #8
0x6118	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x611C	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_125:
0x6120	0x0030188C  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_126:
; dir start address is: 4 (R1)
0x6124	0x59E0C012  CMP.B	R1, #1
0x6128	0x0020184F  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_127
; dir end address is: 4 (R1)
0x612C	0x64100020  LDK.L	R1, #32
0x6130	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x6134	0x00341055  CALL	_GPIO_Digital_Input+0
0x6138	0x00301852  JMP	L_easyft90x_v7_FT900__gpioInit_128
L_easyft90x_v7_FT900__gpioInit_127:
0x613C	0x64100020  LDK.L	R1, #32
0x6140	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x6144	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_128:
0x6148	0x0030188C  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_129:
; dir start address is: 4 (R1)
0x614C	0x59E0C012  CMP.B	R1, #1
0x6150	0x00201859  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_130
; dir end address is: 4 (R1)
0x6154	0x64100010  LDK.L	R1, #16
0x6158	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x615C	0x00341055  CALL	_GPIO_Digital_Input+0
0x6160	0x0030185C  JMP	L_easyft90x_v7_FT900__gpioInit_131
L_easyft90x_v7_FT900__gpioInit_130:
0x6164	0x64100010  LDK.L	R1, #16
0x6168	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x616C	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_131:
0x6170	0x0030188C  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_132:
; dir start address is: 4 (R1)
0x6174	0x59E0C012  CMP.B	R1, #1
0x6178	0x00201863  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_133
; dir end address is: 4 (R1)
0x617C	0x64100010  LDK.L	R1, #16
0x6180	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x6184	0x00341055  CALL	_GPIO_Digital_Input+0
0x6188	0x00301866  JMP	L_easyft90x_v7_FT900__gpioInit_134
L_easyft90x_v7_FT900__gpioInit_133:
0x618C	0x64100010  LDK.L	R1, #16
0x6190	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x6194	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_134:
0x6198	0x0030188C  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_135:
; dir start address is: 4 (R1)
0x619C	0x59E0C012  CMP.B	R1, #1
0x61A0	0x0020186D  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_136
; dir end address is: 4 (R1)
0x61A4	0x64100020  LDK.L	R1, #32
0x61A8	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x61AC	0x00341055  CALL	_GPIO_Digital_Input+0
0x61B0	0x00301870  JMP	L_easyft90x_v7_FT900__gpioInit_137
L_easyft90x_v7_FT900__gpioInit_136:
0x61B4	0x64100020  LDK.L	R1, #32
0x61B8	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x61BC	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_137:
0x61C0	0x0030188C  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easyft90x_v7_FT900__gpioInit_138:
0x61C4	0x64000001  LDK.L	R0, #1
0x61C8	0x0030188D  JMP	L_end__gpioInit_1
;__ef_ft900_gpio.c, 98 :: 		}
L_easyft90x_v7_FT900__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x61CC	0x59E04002  CMP.B	R0, #0
0x61D0	0x002817F9  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_12
0x61D4	0x59E04012  CMP.B	R0, #1
0x61D8	0x00281803  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_15
0x61DC	0x59E04022  CMP.B	R0, #2
0x61E0	0x0028180D  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_18
0x61E4	0x59E04032  CMP.B	R0, #3
0x61E8	0x00281817  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_111
0x61EC	0x59E04042  CMP.B	R0, #4
0x61F0	0x00281821  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_114
0x61F4	0x59E04052  CMP.B	R0, #5
0x61F8	0x0028182B  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_117
0x61FC	0x59E04062  CMP.B	R0, #6
0x6200	0x00281835  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_120
0x6204	0x59E04072  CMP.B	R0, #7
0x6208	0x0028183F  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_123
0x620C	0x59E04082  CMP.B	R0, #8
0x6210	0x00281849  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_126
0x6214	0x59E04092  CMP.B	R0, #9
0x6218	0x00281853  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_129
0x621C	0x59E040A2  CMP.B	R0, #10
0x6220	0x0028185D  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_132
0x6224	0x59E040B2  CMP.B	R0, #11
0x6228	0x00281867  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x622C	0x00301871  JMP	L_easyft90x_v7_FT900__gpioInit_138
L_easyft90x_v7_FT900__gpioInit_11:
;__ef_ft900_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x6230	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x6234	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO.c, 481 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 483 :: 		
0x4154	0x6C301059  LPM.L	R3, $+16
0x4158	0x64200000  LDK.L	R2, #0
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x415C	0x00340C9B  CALL	_GPIO_Config+0
;__Lib_GPIO.c, 484 :: 		
L_end_GPIO_Digital_Input:
0x4160	0xA0000000  RETURN	
0x4164	0x00100215  	#1049109
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO.c, 378 :: 		
; config start address is: 12 (R3)
; dir start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x326C	0x95D00004  LINK	LR, #4
; config end address is: 12 (R3)
; dir end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
; dir start address is: 8 (R2)
; config start address is: 12 (R3)
;__Lib_GPIO.c, 389 :: 		
; configLow start address is: 20 (R5)
0x3270	0x4451C00D  BEXTU.L	R5, R3, #0
;__Lib_GPIO.c, 390 :: 		
0x3274	0x4441C109  LSHR.L	R4, R3, #16
; config end address is: 12 (R3)
; configHigh start address is: 24 (R6)
0x3278	0x4462400D  BEXTU.L	R6, R4, #0
;__Lib_GPIO.c, 392 :: 		
0x327C	0x6441008C  LDK.L	R4, #GPIO_PORT_64_66+0
0x3280	0x5DE00042  CMP.L	R0, R4
0x3284	0x00200CA4  JMPC	R30, Z, #0, L_GPIO_Config22
;__Lib_GPIO.c, 394 :: 		
; portNumOfPins start address is: 12 (R3)
0x3288	0x64300003  LDK.L	R3, #3
;__Lib_GPIO.c, 395 :: 		
; portNumOfPins end address is: 12 (R3)
0x328C	0x00300CA5  JMP	L_GPIO_Config23
L_GPIO_Config22:
;__Lib_GPIO.c, 398 :: 		
; portNumOfPins start address is: 12 (R3)
0x3290	0x64300008  LDK.L	R3, #8
; portNumOfPins end address is: 12 (R3)
;__Lib_GPIO.c, 399 :: 		
L_GPIO_Config23:
;__Lib_GPIO.c, 402 :: 		
; portNumOfPins start address is: 12 (R3)
; clearMask start address is: 32 (R8)
0x3294	0x64800000  LDK.L	R8, #0
;__Lib_GPIO.c, 403 :: 		
; setMask start address is: 28 (R7)
0x3298	0x64700000  LDK.L	R7, #0
;__Lib_GPIO.c, 405 :: 		
0x329C	0x64410003  LDK.L	R4, #65539
0x32A0	0x44428044  AND.L	R4, R5, R4
0x32A4	0x5DE24002  CMP.L	R4, #0
0x32A8	0x00280CB0  JMPC	R30, Z, #1, L__GPIO_Config53
;__Lib_GPIO.c, 407 :: 		
0x32AC	0x44844015  OR.L	R8, R8, #1
;__Lib_GPIO.c, 408 :: 		
0x32B0	0x44434014  AND.L	R4, R6, #1
0x32B4	0x4442400D  BEXTU.L	R4, R4, #0
0x32B8	0x44738045  OR.L	R7, R7, R4
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
;__Lib_GPIO.c, 409 :: 		
0x32BC	0x00300CB0  JMP	L_GPIO_Config24
L__GPIO_Config53:
;__Lib_GPIO.c, 405 :: 		
;__Lib_GPIO.c, 409 :: 		
L_GPIO_Config24:
;__Lib_GPIO.c, 411 :: 		
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
0x32C0	0x6442000C  LDK.L	R4, #131084
0x32C4	0x44428044  AND.L	R4, R5, R4
0x32C8	0x5DE24002  CMP.L	R4, #0
0x32CC	0x00280CB9  JMPC	R30, Z, #1, L__GPIO_Config54
;__Lib_GPIO.c, 413 :: 		
0x32D0	0x44844025  OR.L	R8, R8, #2
;__Lib_GPIO.c, 414 :: 		
0x32D4	0x44434024  AND.L	R4, R6, #2
0x32D8	0x4442400D  BEXTU.L	R4, R4, #0
0x32DC	0x44738045  OR.L	R7, R7, R4
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
;__Lib_GPIO.c, 415 :: 		
0x32E0	0x00300CB9  JMP	L_GPIO_Config25
L__GPIO_Config54:
;__Lib_GPIO.c, 411 :: 		
;__Lib_GPIO.c, 415 :: 		
L_GPIO_Config25:
;__Lib_GPIO.c, 417 :: 		
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
0x32E4	0x6C400D15  LPM.L	R4, $+368
0x32E8	0x44428044  AND.L	R4, R5, R4
0x32EC	0x5DE24002  CMP.L	R4, #0
0x32F0	0x00280CC5  JMPC	R30, Z, #1, L__GPIO_Config55
;__Lib_GPIO.c, 419 :: 		
0x32F4	0x448440C5  OR.L	R8, R8, #12
;__Lib_GPIO.c, 420 :: 		
0x32F8	0x444340C4  AND.L	R4, R6, #12
0x32FC	0x4442400D  BEXTU.L	R4, R4, #0
0x3300	0x44738045  OR.L	R7, R7, R4
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
0x3304	0xB5F38000  STI.L	SP, #0, R7
0x3308	0x44744000  MOVE.L	R7, R8
0x330C	0xAC8F8000  LDI.L	R8, SP, #0
;__Lib_GPIO.c, 421 :: 		
0x3310	0x00300CC8  JMP	L_GPIO_Config26
L__GPIO_Config55:
;__Lib_GPIO.c, 417 :: 		
0x3314	0xB5F40000  STI.L	SP, #0, R8
0x3318	0x4483C000  MOVE.L	R8, R7
0x331C	0xAC7F8000  LDI.L	R7, SP, #0
;__Lib_GPIO.c, 421 :: 		
L_GPIO_Config26:
;__Lib_GPIO.c, 423 :: 		
; setMask start address is: 32 (R8)
; clearMask start address is: 28 (R7)
0x3320	0x6C400D16  LPM.L	R4, $+312
0x3324	0x44428044  AND.L	R4, R5, R4
; configLow end address is: 20 (R5)
0x3328	0x5DE24002  CMP.L	R4, #0
0x332C	0x00280CD1  JMPC	R30, Z, #1, L__GPIO_Config56
;__Lib_GPIO.c, 425 :: 		
0x3330	0x4473C305  OR.L	R7, R7, #48
;__Lib_GPIO.c, 426 :: 		
0x3334	0x44434304  AND.L	R4, R6, #48
0x3338	0x4442400D  BEXTU.L	R4, R4, #0
; configHigh end address is: 24 (R6)
0x333C	0x44840045  OR.L	R8, R8, R4
; clearMask end address is: 28 (R7)
; setMask end address is: 32 (R8)
;__Lib_GPIO.c, 427 :: 		
0x3340	0x00300CD1  JMP	L_GPIO_Config27
L__GPIO_Config56:
;__Lib_GPIO.c, 423 :: 		
;__Lib_GPIO.c, 427 :: 		
L_GPIO_Config27:
;__Lib_GPIO.c, 429 :: 		
; setMask start address is: 32 (R8)
; clearMask start address is: 28 (R7)
0x3344	0x64410084  LDK.L	R4, #GPIO_VAL_00_31+0
0x3348	0x44400042  SUB.L	R4, R0, R4
0x334C	0x44524038  ASHL.L	R5, R4, #3
0x3350	0x6441001C  LDK.L	R4, #PIN_00_03+0
0x3354	0x44420050  ADD.L	R4, R4, R5
; regByteAddr start address is: 16 (R4)
;__Lib_GPIO.c, 431 :: 		
; tmpPinMask start address is: 44 (R11)
0x3358	0x44B0D00D  BEXTU.L	R11, R1, #256
;__Lib_GPIO.c, 432 :: 		
; cnt start address is: 40 (R10)
0x335C	0x64A00000  LDK.L	R10, #0
; portNumOfPins end address is: 12 (R3)
; regByteAddr end address is: 16 (R4)
; dir end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; tmpPinMask end address is: 44 (R11)
; cnt end address is: 40 (R10)
; port end address is: 0 (R0)
0x3360	0x4491D00D  BEXTU.L	R9, R3, #256
0x3364	0x44324000  MOVE.L	R3, R4
L_GPIO_Config28:
; cnt start address is: 40 (R10)
; regByteAddr start address is: 12 (R3)
; tmpPinMask start address is: 44 (R11)
; regByteAddr start address is: 12 (R3)
; regByteAddr end address is: 12 (R3)
; clearMask start address is: 28 (R7)
; clearMask end address is: 28 (R7)
; setMask start address is: 32 (R8)
; setMask end address is: 32 (R8)
; portNumOfPins start address is: 36 (R9)
; dir start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x3368	0x5DE50092  CMP.L	R10, R9
0x336C	0x00600CEF  JMPC	R30, C, #0, L_GPIO_Config29
; regByteAddr end address is: 12 (R3)
; clearMask end address is: 28 (R7)
; setMask end address is: 32 (R8)
;__Lib_GPIO.c, 434 :: 		
; setMask start address is: 32 (R8)
; clearMask start address is: 28 (R7)
; regByteAddr start address is: 12 (R3)
0x3370	0x4445C014  AND.L	R4, R11, #1
0x3374	0x5DE24002  CMP.L	R4, #0
0x3378	0x00280CEC  JMPC	R30, Z, #1, L_GPIO_Config31
;__Lib_GPIO.c, 436 :: 		
0x337C	0x445180A0  ADD.L	R5, R3, R10
0x3380	0xA8428000  LDI.B	R4, R5, #0
0x3384	0x444243F4  AND.L	R4, R4, #63
0x3388	0xB0520000  STI.B	R5, #0, R4
;__Lib_GPIO.c, 437 :: 		
0x338C	0x446180A0  ADD.L	R6, R3, R10
0x3390	0x4453FFF6  XOR.L	R5, R7, #-1
0x3394	0xA8430000  LDI.B	R4, R6, #0
0x3398	0x44420054  AND.L	R4, R4, R5
0x339C	0xB0620000  STI.B	R6, #0, R4
;__Lib_GPIO.c, 438 :: 		
0x33A0	0x445180A0  ADD.L	R5, R3, R10
0x33A4	0xA8428000  LDI.B	R4, R5, #0
0x33A8	0x44420085  OR.L	R4, R4, R8
0x33AC	0xB0520000  STI.B	R5, #0, R4
;__Lib_GPIO.c, 439 :: 		
L_GPIO_Config31:
;__Lib_GPIO.c, 440 :: 		
0x33B0	0x44B5C019  LSHR.L	R11, R11, #1
;__Lib_GPIO.c, 432 :: 		
0x33B4	0x44A54010  ADD.L	R10, R10, #1
;__Lib_GPIO.c, 441 :: 		
; regByteAddr end address is: 12 (R3)
; clearMask end address is: 28 (R7)
; setMask end address is: 32 (R8)
; portNumOfPins end address is: 36 (R9)
; tmpPinMask end address is: 44 (R11)
; cnt end address is: 40 (R10)
0x33B8	0x00300CDA  JMP	L_GPIO_Config28
L_GPIO_Config29:
;__Lib_GPIO.c, 447 :: 		
; clearMask start address is: 32 (R8)
0x33BC	0x64800000  LDK.L	R8, #0
;__Lib_GPIO.c, 448 :: 		
; setMask start address is: 28 (R7)
0x33C0	0x64700000  LDK.L	R7, #0
;__Lib_GPIO.c, 450 :: 		
; tmpPinMask start address is: 12 (R3)
0x33C4	0x4430D00D  BEXTU.L	R3, R1, #256
; pinMask end address is: 4 (R1)
;__Lib_GPIO.c, 451 :: 		
; cnt start address is: 4 (R1)
0x33C8	0x64100000  LDK.L	R1, #0
; dir end address is: 8 (R2)
; cnt end address is: 4 (R1)
; port end address is: 0 (R0)
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
; tmpPinMask end address is: 12 (R3)
0x33CC	0xB5F08000  STI.L	SP, #0, R1
0x33D0	0x4411500D  BEXTU.L	R1, R2, #256
0x33D4	0xAC2F8000  LDI.L	R2, SP, #0
L_GPIO_Config32:
; cnt start address is: 8 (R2)
; dir start address is: 4 (R1)
; tmpPinMask start address is: 12 (R3)
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
; port start address is: 0 (R0)
; dir start address is: 4 (R1)
; dir end address is: 4 (R1)
0x33D8	0x5DE14202  CMP.L	R2, #32
0x33DC	0x00600D05  JMPC	R30, C, #0, L_GPIO_Config33
; dir end address is: 4 (R1)
;__Lib_GPIO.c, 453 :: 		
; dir start address is: 4 (R1)
0x33E0	0x4441C014  AND.L	R4, R3, #1
0x33E4	0x5DE24002  CMP.L	R4, #0
0x33E8	0x00280D02  JMPC	R30, Z, #1, L__GPIO_Config57
;__Lib_GPIO.c, 455 :: 		
0x33EC	0x6440000C  LDK.L	R4, #12
0x33F0	0x44420028  ASHL.L	R4, R4, R2
0x33F4	0x44840045  OR.L	R8, R8, R4
;__Lib_GPIO.c, 456 :: 		
0x33F8	0x4440D00D  BEXTU.L	R4, R1, #256
0x33FC	0x44420028  ASHL.L	R4, R4, R2
0x3400	0x44738045  OR.L	R7, R7, R4
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
;__Lib_GPIO.c, 457 :: 		
0x3404	0x00300D02  JMP	L_GPIO_Config35
L__GPIO_Config57:
;__Lib_GPIO.c, 453 :: 		
;__Lib_GPIO.c, 457 :: 		
L_GPIO_Config35:
;__Lib_GPIO.c, 458 :: 		
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
0x3408	0x4431C019  LSHR.L	R3, R3, #1
;__Lib_GPIO.c, 451 :: 		
0x340C	0x44214040  ADD.L	R2, R2, #4
;__Lib_GPIO.c, 459 :: 		
; dir end address is: 4 (R1)
; tmpPinMask end address is: 12 (R3)
; cnt end address is: 8 (R2)
0x3410	0x00300CF6  JMP	L_GPIO_Config32
L_GPIO_Config33:
;__Lib_GPIO.c, 461 :: 		
0x3414	0x64410084  LDK.L	R4, #GPIO_VAL_00_31+0
0x3418	0x44400042  SUB.L	R4, R0, R4
; port end address is: 0 (R0)
0x341C	0x44524028  ASHL.L	R5, R4, #2
0x3420	0x64410060  LDK.L	R4, #GPIO_CFG_00_07+0
0x3424	0x44620050  ADD.L	R6, R4, R5
; regLongAddr start address is: 0 (R0)
0x3428	0x44034000  MOVE.L	R0, R6
;__Lib_GPIO.c, 462 :: 		
0x342C	0x44547FF6  XOR.L	R5, R8, #-1
; clearMask end address is: 32 (R8)
0x3430	0xAC430000  LDI.L	R4, R6, #0
0x3434	0x44420054  AND.L	R4, R4, R5
0x3438	0xB4620000  STI.L	R6, #0, R4
;__Lib_GPIO.c, 463 :: 		
0x343C	0xAC400000  LDI.L	R4, R0, #0
0x3440	0x44420075  OR.L	R4, R4, R7
; setMask end address is: 28 (R7)
0x3444	0xB4020000  STI.L	R0, #0, R4
; regLongAddr end address is: 0 (R0)
;__Lib_GPIO.c, 465 :: 		
0x3448	0x640000FF  LDK.L	R0, #255
;__Lib_GPIO.c, 466 :: 		
L_end_GPIO_Config:
0x344C	0x99D00000  UNLINK	LR
0x3450	0xA0000000  RETURN	
0x3454	0x000C00F0  	#786672
0x3458	0x00300F00  	#3149568
; end of _GPIO_Config
_GPIO_Digital_Output:
;__Lib_GPIO.c, 472 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 474 :: 		
0x4168	0x6C30105E  LPM.L	R3, $+16
0x416C	0x64200004  LDK.L	R2, #4
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x4170	0x00340C9B  CALL	_GPIO_Config+0
;__Lib_GPIO.c, 475 :: 		
L_end_GPIO_Digital_Output:
0x4174	0xA0000000  RETURN	
0x4178	0x00100215  	#1049109
; end of _GPIO_Digital_Output
easyft90x_v7_FT900__gpioInit_2:
;__ef_ft900_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__ef_ft900_gpio.c, 104 :: 		switch( pin )
0x5D88	0x003017DD  JMP	L_easyft90x_v7_FT900__gpioInit_239
; pin end address is: 0 (R0)
;__ef_ft900_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_6); break;
L_easyft90x_v7_FT900__gpioInit_241:
0x5D8C	0x59E0C012  CMP.B	R1, #1
0x5D90	0x00201769  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_242
; dir end address is: 4 (R1)
0x5D94	0x64100040  LDK.L	R1, #64
0x5D98	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x5D9C	0x00341055  CALL	_GPIO_Digital_Input+0
0x5DA0	0x0030176C  JMP	L_easyft90x_v7_FT900__gpioInit_243
L_easyft90x_v7_FT900__gpioInit_242:
0x5DA4	0x64100040  LDK.L	R1, #64
0x5DA8	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x5DAC	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_243:
0x5DB0	0x003017F6  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_244:
; dir start address is: 4 (R1)
0x5DB4	0x59E0C012  CMP.B	R1, #1
0x5DB8	0x00201773  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_245
; dir end address is: 4 (R1)
0x5DBC	0x64100010  LDK.L	R1, #16
0x5DC0	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x5DC4	0x00341055  CALL	_GPIO_Digital_Input+0
0x5DC8	0x00301776  JMP	L_easyft90x_v7_FT900__gpioInit_246
L_easyft90x_v7_FT900__gpioInit_245:
0x5DCC	0x64100010  LDK.L	R1, #16
0x5DD0	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x5DD4	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_246:
0x5DD8	0x003017F6  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_56_63, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_56_63, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_247:
; dir start address is: 4 (R1)
0x5DDC	0x59E0C012  CMP.B	R1, #1
0x5DE0	0x0020177D  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_248
; dir end address is: 4 (R1)
0x5DE4	0x64100020  LDK.L	R1, #32
0x5DE8	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x5DEC	0x00341055  CALL	_GPIO_Digital_Input+0
0x5DF0	0x00301780  JMP	L_easyft90x_v7_FT900__gpioInit_249
L_easyft90x_v7_FT900__gpioInit_248:
0x5DF4	0x64100020  LDK.L	R1, #32
0x5DF8	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x5DFC	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_249:
0x5E00	0x003017F6  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_3); break;
L_easyft90x_v7_FT900__gpioInit_250:
; dir start address is: 4 (R1)
0x5E04	0x59E0C012  CMP.B	R1, #1
0x5E08	0x00201787  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_251
; dir end address is: 4 (R1)
0x5E0C	0x64100008  LDK.L	R1, #8
0x5E10	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x5E14	0x00341055  CALL	_GPIO_Digital_Input+0
0x5E18	0x0030178A  JMP	L_easyft90x_v7_FT900__gpioInit_252
L_easyft90x_v7_FT900__gpioInit_251:
0x5E1C	0x64100008  LDK.L	R1, #8
0x5E20	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x5E24	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_252:
0x5E28	0x003017F6  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_6); break;
L_easyft90x_v7_FT900__gpioInit_253:
; dir start address is: 4 (R1)
0x5E2C	0x59E0C012  CMP.B	R1, #1
0x5E30	0x00201791  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_254
; dir end address is: 4 (R1)
0x5E34	0x64100040  LDK.L	R1, #64
0x5E38	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x5E3C	0x00341055  CALL	_GPIO_Digital_Input+0
0x5E40	0x00301794  JMP	L_easyft90x_v7_FT900__gpioInit_255
L_easyft90x_v7_FT900__gpioInit_254:
0x5E44	0x64100040  LDK.L	R1, #64
0x5E48	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x5E4C	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_255:
0x5E50	0x003017F6  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_256:
; dir start address is: 4 (R1)
0x5E54	0x59E0C012  CMP.B	R1, #1
0x5E58	0x0020179B  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_257
; dir end address is: 4 (R1)
0x5E5C	0x64100020  LDK.L	R1, #32
0x5E60	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x5E64	0x00341055  CALL	_GPIO_Digital_Input+0
0x5E68	0x0030179E  JMP	L_easyft90x_v7_FT900__gpioInit_258
L_easyft90x_v7_FT900__gpioInit_257:
0x5E6C	0x64100020  LDK.L	R1, #32
0x5E70	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x5E74	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_258:
0x5E78	0x003017F6  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_56_63, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_56_63, _GPIO_PINMASK_1); break;
L_easyft90x_v7_FT900__gpioInit_259:
; dir start address is: 4 (R1)
0x5E7C	0x59E0C012  CMP.B	R1, #1
0x5E80	0x002017A5  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_260
; dir end address is: 4 (R1)
0x5E84	0x64100002  LDK.L	R1, #2
0x5E88	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x5E8C	0x00341055  CALL	_GPIO_Digital_Input+0
0x5E90	0x003017A8  JMP	L_easyft90x_v7_FT900__gpioInit_261
L_easyft90x_v7_FT900__gpioInit_260:
0x5E94	0x64100002  LDK.L	R1, #2
0x5E98	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x5E9C	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_261:
0x5EA0	0x003017F6  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_262:
; dir start address is: 4 (R1)
0x5EA4	0x59E0C012  CMP.B	R1, #1
0x5EA8	0x002017AF  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_263
; dir end address is: 4 (R1)
0x5EAC	0x64100020  LDK.L	R1, #32
0x5EB0	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x5EB4	0x00341055  CALL	_GPIO_Digital_Input+0
0x5EB8	0x003017B2  JMP	L_easyft90x_v7_FT900__gpioInit_264
L_easyft90x_v7_FT900__gpioInit_263:
0x5EBC	0x64100020  LDK.L	R1, #32
0x5EC0	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x5EC4	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_264:
0x5EC8	0x003017F6  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_265:
; dir start address is: 4 (R1)
0x5ECC	0x59E0C012  CMP.B	R1, #1
0x5ED0	0x002017B9  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_266
; dir end address is: 4 (R1)
0x5ED4	0x64100020  LDK.L	R1, #32
0x5ED8	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x5EDC	0x00341055  CALL	_GPIO_Digital_Input+0
0x5EE0	0x003017BC  JMP	L_easyft90x_v7_FT900__gpioInit_267
L_easyft90x_v7_FT900__gpioInit_266:
0x5EE4	0x64100020  LDK.L	R1, #32
0x5EE8	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x5EEC	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_267:
0x5EF0	0x003017F6  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_268:
; dir start address is: 4 (R1)
0x5EF4	0x59E0C012  CMP.B	R1, #1
0x5EF8	0x002017C3  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_269
; dir end address is: 4 (R1)
0x5EFC	0x64100010  LDK.L	R1, #16
0x5F00	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x5F04	0x00341055  CALL	_GPIO_Digital_Input+0
0x5F08	0x003017C6  JMP	L_easyft90x_v7_FT900__gpioInit_270
L_easyft90x_v7_FT900__gpioInit_269:
0x5F0C	0x64100010  LDK.L	R1, #16
0x5F10	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x5F14	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_270:
0x5F18	0x003017F6  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_271:
; dir start address is: 4 (R1)
0x5F1C	0x59E0C012  CMP.B	R1, #1
0x5F20	0x002017CD  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_272
; dir end address is: 4 (R1)
0x5F24	0x64100010  LDK.L	R1, #16
0x5F28	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x5F2C	0x00341055  CALL	_GPIO_Digital_Input+0
0x5F30	0x003017D0  JMP	L_easyft90x_v7_FT900__gpioInit_273
L_easyft90x_v7_FT900__gpioInit_272:
0x5F34	0x64100010  LDK.L	R1, #16
0x5F38	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x5F3C	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_273:
0x5F40	0x003017F6  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_274:
; dir start address is: 4 (R1)
0x5F44	0x59E0C012  CMP.B	R1, #1
0x5F48	0x002017D7  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_275
; dir end address is: 4 (R1)
0x5F4C	0x64100020  LDK.L	R1, #32
0x5F50	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x5F54	0x00341055  CALL	_GPIO_Digital_Input+0
0x5F58	0x003017DA  JMP	L_easyft90x_v7_FT900__gpioInit_276
L_easyft90x_v7_FT900__gpioInit_275:
0x5F5C	0x64100020  LDK.L	R1, #32
0x5F60	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x5F64	0x0034105A  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_276:
0x5F68	0x003017F6  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easyft90x_v7_FT900__gpioInit_277:
0x5F6C	0x64000001  LDK.L	R0, #1
0x5F70	0x003017F7  JMP	L_end__gpioInit_2
;__ef_ft900_gpio.c, 119 :: 		}
L_easyft90x_v7_FT900__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x5F74	0x59E04002  CMP.B	R0, #0
0x5F78	0x00281763  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_241
0x5F7C	0x59E04012  CMP.B	R0, #1
0x5F80	0x0028176D  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_244
0x5F84	0x59E04022  CMP.B	R0, #2
0x5F88	0x00281777  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_247
0x5F8C	0x59E04032  CMP.B	R0, #3
0x5F90	0x00281781  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_250
0x5F94	0x59E04042  CMP.B	R0, #4
0x5F98	0x0028178B  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_253
0x5F9C	0x59E04052  CMP.B	R0, #5
0x5FA0	0x00281795  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_256
0x5FA4	0x59E04062  CMP.B	R0, #6
0x5FA8	0x0028179F  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_259
0x5FAC	0x59E04072  CMP.B	R0, #7
0x5FB0	0x002817A9  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_262
0x5FB4	0x59E04082  CMP.B	R0, #8
0x5FB8	0x002817B3  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_265
0x5FBC	0x59E04092  CMP.B	R0, #9
0x5FC0	0x002817BD  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_268
0x5FC4	0x59E040A2  CMP.B	R0, #10
0x5FC8	0x002817C7  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_271
0x5FCC	0x59E040B2  CMP.B	R0, #11
0x5FD0	0x002817D1  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x5FD4	0x003017DB  JMP	L_easyft90x_v7_FT900__gpioInit_277
L_easyft90x_v7_FT900__gpioInit_240:
;__ef_ft900_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x5FD8	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x5FDC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__gpioInit_2
_mikrobus_spiInit:
;easyft90x_v7_FT900.c, 192 :: 		T_mikrobus_ret mikrobus_spiInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;easyft90x_v7_FT900.c, 194 :: 		switch( bus )
0x6858	0x00301A1F  JMP	L_mikrobus_spiInit83
; bus end address is: 0 (R0)
;easyft90x_v7_FT900.c, 197 :: 		case _MIKROBUS1 : return _spiInit_1( cfg );
L_mikrobus_spiInit85:
0x685C	0x4400C000  MOVE.L	R0, R1
; cfg end address is: 4 (R1)
0x6860	0x00341899  CALL	easyft90x_v7_FT900__spiInit_1+0
0x6864	0x00301A24  JMP	L_end_mikrobus_spiInit
;easyft90x_v7_FT900.c, 200 :: 		case _MIKROBUS2 : return _spiInit_2( cfg );
L_mikrobus_spiInit86:
; cfg start address is: 4 (R1)
0x6868	0x4400C000  MOVE.L	R0, R1
; cfg end address is: 4 (R1)
0x686C	0x0034188E  CALL	easyft90x_v7_FT900__spiInit_2+0
0x6870	0x00301A24  JMP	L_end_mikrobus_spiInit
;easyft90x_v7_FT900.c, 214 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_spiInit87:
0x6874	0x64000001  LDK.L	R0, #1
0x6878	0x00301A24  JMP	L_end_mikrobus_spiInit
;easyft90x_v7_FT900.c, 215 :: 		}
L_mikrobus_spiInit83:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x687C	0x59E04002  CMP.B	R0, #0
0x6880	0x00281A17  JMPC	R30, Z, #1, L_mikrobus_spiInit85
0x6884	0x59E04012  CMP.B	R0, #1
0x6888	0x00281A1A  JMPC	R30, Z, #1, L_mikrobus_spiInit86
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x688C	0x00301A1D  JMP	L_mikrobus_spiInit87
;easyft90x_v7_FT900.c, 217 :: 		}
L_end_mikrobus_spiInit:
0x6890	0xA0000000  RETURN	
; end of _mikrobus_spiInit
easyft90x_v7_FT900__spiInit_1:
;__ef_ft900_spi.c, 27 :: 		static T_mikrobus_ret _spiInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ef_ft900_spi.c, 29 :: 		SPIM1_Init_Advanced( (unsigned char)cfg[0], (unsigned int)cfg[1], (unsigned int)cfg[2]);
0x6264	0x44104080  ADD.L	R1, R0, #8
0x6268	0xCC308000  LPMI.L	R3, R1, #0
0x626C	0x44104040  ADD.L	R1, R0, #4
0x6270	0xCC208000  LPMI.L	R2, R1, #0
0x6274	0xCC100000  LPMI.L	R1, R0, #0
; cfg end address is: 0 (R0)
0x6278	0x4400D00D  BEXTU.L	R0, R1, #256
0x627C	0x4411400D  BEXTU.L	R1, R2, #0
0x6280	0x4421C00D  BEXTU.L	R2, R3, #0
0x6284	0x003410CE  CALL	_SPIM1_Init_Advanced+0
;__ef_ft900_spi.c, 30 :: 		return _MIKROBUS_OK;
0x6288	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_spi.c, 31 :: 		}
L_end__spiInit_1:
0x628C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__spiInit_1
_SPIM1_Init_Advanced:
;__Lib_SPI.c, 342 :: 		
; ssLine start address is: 8 (R2)
; config start address is: 4 (R1)
; masterClkRatio start address is: 0 (R0)
; ssLine end address is: 8 (R2)
; config end address is: 4 (R1)
; masterClkRatio end address is: 0 (R0)
; masterClkRatio start address is: 0 (R0)
; config start address is: 4 (R1)
; ssLine start address is: 8 (R2)
;__Lib_SPI.c, 345 :: 		
0x4338	0x643FFFFF  LDK.L	R3, #_SPIM1_Write_Bytes+0
0x433C	0xBC300828  STA.L	_SPIM_WrBytes_Ptr+0, R3
;__Lib_SPI.c, 346 :: 		
0x4340	0x64306314  LDK.L	R3, #_SPIM1_Write+0
0x4344	0xBC30082C  STA.L	_SPIM_Wr_Ptr+0, R3
;__Lib_SPI.c, 347 :: 		
0x4348	0x643FFFFF  LDK.L	R3, #_SPIM1_Read_Bytes+0
0x434C	0xBC300830  STA.L	_SPIM_RdBytes_Ptr+0, R3
;__Lib_SPI.c, 348 :: 		
0x4350	0x643018F4  LDK.L	R3, #_SPIM1_Read+0
0x4354	0xBC3007F8  STA.L	_SPIM_Rd_Ptr+0, R3
;__Lib_SPI.c, 349 :: 		
0x4358	0x64306360  LDK.L	R3, #_SPIM1_Enable_SS+0
0x435C	0xBC300834  STA.L	_SPIM_EnSS_Ptr+0, R3
;__Lib_SPI.c, 350 :: 		
0x4360	0x64306350  LDK.L	R3, #_SPIM1_Disable_SS+0
0x4364	0xBC300838  STA.L	_SPIM_DisSS_Ptr+0, R3
;__Lib_SPI.c, 352 :: 		
0x4368	0x643102A0  LDK.L	R3, #SPIM_CNTL+0
0x436C	0xBC30083C  STA.L	__Lib_SPI_spiBase+0, R3
;__Lib_SPI.c, 353 :: 		
0x4370	0x64300001  LDK.L	R3, #1
0x4374	0xB8300840  STA.B	__Lib_SPI_spiConf+0, R3
;__Lib_SPI.c, 354 :: 		
0x4378	0x64300001  LDK.L	R3, #1
0x437C	0xB8300842  STA.B	__Lib_SPI_spiConf+2, R3
;__Lib_SPI.c, 355 :: 		
0x4380	0xB8000844  STA.B	__Lib_SPI_spiConf+4, R0
; masterClkRatio end address is: 0 (R0)
;__Lib_SPI.c, 356 :: 		
0x4384	0x4430C084  AND.L	R3, R1, #8
0x4388	0x5BE1C002  CMP.S	R3, #0
0x438C	0x002810E6  JMPC	R30, Z, #1, L_SPIM1_Init_Advanced0
; ?FLOC___SPIM1_Init_Advanced?T8 start address is: 0 (R0)
0x4390	0x64000001  LDK.L	R0, #1
; ?FLOC___SPIM1_Init_Advanced?T8 end address is: 0 (R0)
0x4394	0x003010E7  JMP	L_SPIM1_Init_Advanced1
L_SPIM1_Init_Advanced0:
; ?FLOC___SPIM1_Init_Advanced?T8 start address is: 0 (R0)
0x4398	0x64000000  LDK.L	R0, #0
; ?FLOC___SPIM1_Init_Advanced?T8 end address is: 0 (R0)
L_SPIM1_Init_Advanced1:
; ?FLOC___SPIM1_Init_Advanced?T8 start address is: 0 (R0)
0x439C	0xB8000845  STA.B	__Lib_SPI_spiConf+5, R0
; ?FLOC___SPIM1_Init_Advanced?T8 end address is: 0 (R0)
;__Lib_SPI.c, 357 :: 		
0x43A0	0x4430C014  AND.L	R3, R1, #1
0x43A4	0x5BE1C002  CMP.S	R3, #0
0x43A8	0x002810ED  JMPC	R30, Z, #1, L_SPIM1_Init_Advanced2
; ?FLOC___SPIM1_Init_Advanced?T10 start address is: 0 (R0)
0x43AC	0x64000001  LDK.L	R0, #1
; ?FLOC___SPIM1_Init_Advanced?T10 end address is: 0 (R0)
0x43B0	0x003010EE  JMP	L_SPIM1_Init_Advanced3
L_SPIM1_Init_Advanced2:
; ?FLOC___SPIM1_Init_Advanced?T10 start address is: 0 (R0)
0x43B4	0x64000000  LDK.L	R0, #0
; ?FLOC___SPIM1_Init_Advanced?T10 end address is: 0 (R0)
L_SPIM1_Init_Advanced3:
; ?FLOC___SPIM1_Init_Advanced?T10 start address is: 0 (R0)
0x43B8	0xB8000846  STA.B	__Lib_SPI_spiConf+6, R0
; ?FLOC___SPIM1_Init_Advanced?T10 end address is: 0 (R0)
;__Lib_SPI.c, 358 :: 		
0x43BC	0x4430C104  AND.L	R3, R1, #16
0x43C0	0x5BE1C002  CMP.S	R3, #0
0x43C4	0x002810F4  JMPC	R30, Z, #1, L_SPIM1_Init_Advanced4
; ?FLOC___SPIM1_Init_Advanced?T12 start address is: 0 (R0)
0x43C8	0x64000001  LDK.L	R0, #1
; ?FLOC___SPIM1_Init_Advanced?T12 end address is: 0 (R0)
0x43CC	0x003010F5  JMP	L_SPIM1_Init_Advanced5
L_SPIM1_Init_Advanced4:
; ?FLOC___SPIM1_Init_Advanced?T12 start address is: 0 (R0)
0x43D0	0x64000000  LDK.L	R0, #0
; ?FLOC___SPIM1_Init_Advanced?T12 end address is: 0 (R0)
L_SPIM1_Init_Advanced5:
; ?FLOC___SPIM1_Init_Advanced?T12 start address is: 0 (R0)
0x43D4	0xB8000847  STA.B	__Lib_SPI_spiConf+7, R0
; ?FLOC___SPIM1_Init_Advanced?T12 end address is: 0 (R0)
;__Lib_SPI.c, 359 :: 		
0x43D8	0x4430C804  AND.L	R3, R1, #128
0x43DC	0x5BE1C002  CMP.S	R3, #0
0x43E0	0x002810FB  JMPC	R30, Z, #1, L_SPIM1_Init_Advanced6
; ?FLOC___SPIM1_Init_Advanced?T14 start address is: 0 (R0)
0x43E4	0x64000001  LDK.L	R0, #1
; ?FLOC___SPIM1_Init_Advanced?T14 end address is: 0 (R0)
0x43E8	0x003010FC  JMP	L_SPIM1_Init_Advanced7
L_SPIM1_Init_Advanced6:
; ?FLOC___SPIM1_Init_Advanced?T14 start address is: 0 (R0)
0x43EC	0x64000000  LDK.L	R0, #0
; ?FLOC___SPIM1_Init_Advanced?T14 end address is: 0 (R0)
L_SPIM1_Init_Advanced7:
; ?FLOC___SPIM1_Init_Advanced?T14 start address is: 0 (R0)
0x43F0	0xB8000848  STA.B	__Lib_SPI_spiConf+8, R0
; ?FLOC___SPIM1_Init_Advanced?T14 end address is: 0 (R0)
;__Lib_SPI.c, 360 :: 		
0x43F4	0x64300200  LDK.L	R3, #512
0x43F8	0x44308034  AND.L	R3, R1, R3
; config end address is: 4 (R1)
0x43FC	0x5BE1C002  CMP.S	R3, #0
0x4400	0x00281103  JMPC	R30, Z, #1, L_SPIM1_Init_Advanced8
; ?FLOC___SPIM1_Init_Advanced?T16 start address is: 0 (R0)
0x4404	0x64000001  LDK.L	R0, #1
; ?FLOC___SPIM1_Init_Advanced?T16 end address is: 0 (R0)
0x4408	0x00301104  JMP	L_SPIM1_Init_Advanced9
L_SPIM1_Init_Advanced8:
; ?FLOC___SPIM1_Init_Advanced?T16 start address is: 0 (R0)
0x440C	0x64000000  LDK.L	R0, #0
; ?FLOC___SPIM1_Init_Advanced?T16 end address is: 0 (R0)
L_SPIM1_Init_Advanced9:
; ?FLOC___SPIM1_Init_Advanced?T16 start address is: 0 (R0)
0x4410	0xB8000849  STA.B	__Lib_SPI_spiConf+9, R0
; ?FLOC___SPIM1_Init_Advanced?T16 end address is: 0 (R0)
;__Lib_SPI.c, 363 :: 		
0x4414	0x64300000  LDK.L	R3, #0
0x4418	0xB8300843  STA.B	__Lib_SPI_spiConf+3, R3
;__Lib_SPI.c, 364 :: 		
0x441C	0x64300000  LDK.L	R3, #0
0x4420	0xB830084A  STA.B	__Lib_SPI_spiConf+10, R3
;__Lib_SPI.c, 365 :: 		
0x4424	0x64300000  LDK.L	R3, #0
0x4428	0xB830084B  STA.B	__Lib_SPI_spiConf+11, R3
;__Lib_SPI.c, 366 :: 		
0x442C	0x64300000  LDK.L	R3, #0
0x4430	0xB830084C  STA.B	__Lib_SPI_spiConf+12, R3
;__Lib_SPI.c, 367 :: 		
0x4434	0x64300000  LDK.L	R3, #0
0x4438	0xB830084D  STA.B	__Lib_SPI_spiConf+13, R3
;__Lib_SPI.c, 369 :: 		
0x443C	0xC430083C  LDA.L	R3, __Lib_SPI_spiBase+0
0x4440	0x4411400D  BEXTU.L	R1, R2, #0
; ssLine end address is: 8 (R2)
0x4444	0x4401C000  MOVE.L	R0, R3
0x4448	0x00340E00  CALL	__Lib_SPI_SPIx_Pad_Init+0
;__Lib_SPI.c, 370 :: 		
0x444C	0xC430083C  LDA.L	R3, __Lib_SPI_spiBase+0
0x4450	0x64100840  LDK.L	R1, #__Lib_SPI_spiConf+0
0x4454	0x4401C000  MOVE.L	R0, R3
0x4458	0x00340F18  CALL	__Lib_SPI_SPIx_Init_Advanced+0
;__Lib_SPI.c, 371 :: 		
L_end_SPIM1_Init_Advanced:
0x445C	0xA0000000  RETURN	
; end of _SPIM1_Init_Advanced
__Lib_SPI_SPIx_Pad_Init:
;__Lib_SPI.c, 646 :: 		
; ssLine start address is: 4 (R1)
; spiBase start address is: 0 (R0)
; ssLine end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; ssLine start address is: 4 (R1)
;__Lib_SPI.c, 648 :: 		
0x3800	0x642102A0  LDK.L	R2, #SPIM_CNTL+0
0x3804	0x5DE00022  CMP.L	R0, R2
0x3808	0x00200E41  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Pad_Init10
; spiBase end address is: 0 (R0)
;__Lib_SPI.c, 653 :: 		
0x380C	0xC4210008  LDA.L	R2, CLKCFG+0
0x3810	0x44214805  OR.L	R2, R2, #128
0x3814	0xBC210008  STA.L	CLKCFG+0, R2
;__Lib_SPI.c, 655 :: 		
0x3818	0xC4310034  LDA.L	R3, PIN_24_27+0
0x381C	0x6C200E54  LPM.L	R2, $+308
0x3820	0x44218024  AND.L	R2, R3, R2
0x3824	0xBC210034  STA.L	PIN_24_27+0, R2
;__Lib_SPI.c, 656 :: 		
0x3828	0xC4310034  LDA.L	R3, PIN_24_27+0
0x382C	0x6C200E55  LPM.L	R2, $+296
0x3830	0x44218025  OR.L	R2, R3, R2
0x3834	0xBC210034  STA.L	PIN_24_27+0, R2
;__Lib_SPI.c, 658 :: 		
0x3838	0x4420C014  AND.L	R2, R1, #1
0x383C	0x5BE14002  CMP.S	R2, #0
0x3840	0x00280E13  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Pad_Init11
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T34 start address is: 8 (R2)
0x3844	0x6C200E56  LPM.L	R2, $+276
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T34 end address is: 8 (R2)
0x3848	0x00300E14  JMP	L___Lib_SPI_SPIx_Pad_Init12
L___Lib_SPI_SPIx_Pad_Init11:
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T34 start address is: 8 (R2)
0x384C	0x6C200E57  LPM.L	R2, $+272
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T34 end address is: 8 (R2)
L___Lib_SPI_SPIx_Pad_Init12:
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T34 start address is: 8 (R2)
; setMask start address is: 0 (R0)
0x3850	0x44014000  MOVE.L	R0, R2
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T34 end address is: 8 (R2)
;__Lib_SPI.c, 659 :: 		
0x3854	0x4420C014  AND.L	R2, R1, #1
0x3858	0x5BE14002  CMP.S	R2, #0
0x385C	0x00280E1A  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Pad_Init13
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T36 start address is: 12 (R3)
0x3860	0x6C300E58  LPM.L	R3, $+256
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T36 end address is: 12 (R3)
0x3864	0x00300E1B  JMP	L___Lib_SPI_SPIx_Pad_Init14
L___Lib_SPI_SPIx_Pad_Init13:
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T36 start address is: 12 (R3)
0x3868	0x6C300E59  LPM.L	R3, $+252
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T36 end address is: 12 (R3)
L___Lib_SPI_SPIx_Pad_Init14:
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T36 start address is: 12 (R3)
;__Lib_SPI.c, 660 :: 		
0x386C	0xC4210038  LDA.L	R2, PIN_28_31+0
0x3870	0x44210034  AND.L	R2, R2, R3
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T36 end address is: 12 (R3)
0x3874	0xBC210038  STA.L	PIN_28_31+0, R2
;__Lib_SPI.c, 661 :: 		
0x3878	0xC4210038  LDA.L	R2, PIN_28_31+0
0x387C	0x44210005  OR.L	R2, R2, R0
; setMask end address is: 0 (R0)
0x3880	0xBC210038  STA.L	PIN_28_31+0, R2
;__Lib_SPI.c, 664 :: 		
0x3884	0x4420C024  AND.L	R2, R1, #2
0x3888	0x5BE14002  CMP.S	R2, #0
0x388C	0x00280E27  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Pad_Init15
;__Lib_SPI.c, 666 :: 		
; setMask start address is: 12 (R3)
0x3890	0x64305000  LDK.L	R3, #20480
;__Lib_SPI.c, 667 :: 		
; clearMask start address is: 0 (R0)
0x3894	0x640F00FF  LDK.L	R0, #-65281
;__Lib_SPI.c, 668 :: 		
; setMask end address is: 12 (R3)
; clearMask end address is: 0 (R0)
0x3898	0x00300E29  JMP	L___Lib_SPI_SPIx_Pad_Init16
L___Lib_SPI_SPIx_Pad_Init15:
;__Lib_SPI.c, 671 :: 		
; setMask start address is: 12 (R3)
0x389C	0x64300000  LDK.L	R3, #0
;__Lib_SPI.c, 672 :: 		
; clearMask start address is: 0 (R0)
0x38A0	0x640FFFFF  LDK.L	R0, #-1
; setMask end address is: 12 (R3)
; clearMask end address is: 0 (R0)
;__Lib_SPI.c, 673 :: 		
L___Lib_SPI_SPIx_Pad_Init16:
;__Lib_SPI.c, 674 :: 		
; clearMask start address is: 0 (R0)
; setMask start address is: 12 (R3)
0x38A4	0x4420C044  AND.L	R2, R1, #4
0x38A8	0x5BE14002  CMP.S	R2, #0
0x38AC	0x00280E31  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Pad_Init145
;__Lib_SPI.c, 676 :: 		
0x38B0	0x6C200E5A  LPM.L	R2, $+184
0x38B4	0x44318025  OR.L	R3, R3, R2
;__Lib_SPI.c, 677 :: 		
0x38B8	0x6C200E5B  LPM.L	R2, $+180
0x38BC	0x44000024  AND.L	R0, R0, R2
; setMask end address is: 12 (R3)
; clearMask end address is: 0 (R0)
;__Lib_SPI.c, 678 :: 		
0x38C0	0x00300E31  JMP	L___Lib_SPI_SPIx_Pad_Init17
L___Lib_SPI_SPIx_Pad_Init145:
;__Lib_SPI.c, 674 :: 		
;__Lib_SPI.c, 678 :: 		
L___Lib_SPI_SPIx_Pad_Init17:
;__Lib_SPI.c, 679 :: 		
; clearMask start address is: 0 (R0)
; setMask start address is: 12 (R3)
0x38C4	0x4420C084  AND.L	R2, R1, #8
; ssLine end address is: 4 (R1)
0x38C8	0x5BE14002  CMP.S	R2, #0
0x38CC	0x00280E39  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Pad_Init146
;__Lib_SPI.c, 681 :: 		
0x38D0	0x6C200E55  LPM.L	R2, $+132
0x38D4	0x44118025  OR.L	R1, R3, R2
; setMask end address is: 12 (R3)
; setMask start address is: 4 (R1)
;__Lib_SPI.c, 682 :: 		
0x38D8	0x6C200E54  LPM.L	R2, $+120
0x38DC	0x44000024  AND.L	R0, R0, R2
; clearMask end address is: 0 (R0)
; setMask end address is: 4 (R1)
;__Lib_SPI.c, 683 :: 		
0x38E0	0x00300E3A  JMP	L___Lib_SPI_SPIx_Pad_Init18
L___Lib_SPI_SPIx_Pad_Init146:
;__Lib_SPI.c, 679 :: 		
0x38E4	0x4411C000  MOVE.L	R1, R3
;__Lib_SPI.c, 683 :: 		
L___Lib_SPI_SPIx_Pad_Init18:
;__Lib_SPI.c, 685 :: 		
; clearMask start address is: 0 (R0)
; setMask start address is: 4 (R1)
0x38E8	0xC421003C  LDA.L	R2, PIN_32_35+0
0x38EC	0x44210004  AND.L	R2, R2, R0
; clearMask end address is: 0 (R0)
0x38F0	0xBC21003C  STA.L	PIN_32_35+0, R2
;__Lib_SPI.c, 686 :: 		
0x38F4	0xC421003C  LDA.L	R2, PIN_32_35+0
0x38F8	0x44210015  OR.L	R2, R2, R1
; setMask end address is: 4 (R1)
0x38FC	0xBC21003C  STA.L	PIN_32_35+0, R2
;__Lib_SPI.c, 687 :: 		
0x3900	0x00300E53  JMP	L___Lib_SPI_SPIx_Pad_Init19
L___Lib_SPI_SPIx_Pad_Init10:
;__Lib_SPI.c, 688 :: 		
; spiBase start address is: 0 (R0)
0x3904	0x642102C0  LDK.L	R2, #SPIS1_CNTL+0
0x3908	0x5DE00022  CMP.L	R0, R2
0x390C	0x00200E4C  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Pad_Init20
; spiBase end address is: 0 (R0)
;__Lib_SPI.c, 691 :: 		
0x3910	0xC4210008  LDA.L	R2, CLKCFG+0
0x3914	0x44214405  OR.L	R2, R2, #64
0x3918	0xBC210008  STA.L	CLKCFG+0, R2
;__Lib_SPI.c, 692 :: 		
0x391C	0xC4310040  LDA.L	R3, PIN_36_39+0
0x3920	0x6C200E5C  LPM.L	R2, $+80
0x3924	0x44218025  OR.L	R2, R3, R2
0x3928	0xBC210040  STA.L	PIN_36_39+0, R2
;__Lib_SPI.c, 693 :: 		
0x392C	0x00300E53  JMP	L___Lib_SPI_SPIx_Pad_Init21
L___Lib_SPI_SPIx_Pad_Init20:
;__Lib_SPI.c, 697 :: 		
0x3930	0xC4210008  LDA.L	R2, CLKCFG+0
0x3934	0x44214205  OR.L	R2, R2, #32
0x3938	0xBC210008  STA.L	CLKCFG+0, R2
;__Lib_SPI.c, 698 :: 		
0x393C	0xC4310044  LDA.L	R3, PIN_40_43+0
0x3940	0x6C200E5C  LPM.L	R2, $+48
0x3944	0x44218025  OR.L	R2, R3, R2
0x3948	0xBC210044  STA.L	PIN_40_43+0, R2
;__Lib_SPI.c, 699 :: 		
L___Lib_SPI_SPIx_Pad_Init21:
L___Lib_SPI_SPIx_Pad_Init19:
;__Lib_SPI.c, 700 :: 		
L_end_SPIx_Pad_Init:
0x394C	0xA0000000  RETURN	
0x3950	0x00FFFFFF  	#16777215
0x3954	0x50000000  	#1342177280
0x3958	0x00505050  	#5263440
0x395C	0x00505000  	#5263360
0x3960	0xFF000000  	#-16777216
0x3964	0xFF0000FF  	#-16776961
0x3968	0x00500000  	#5242880
0x396C	0xFF00FFFF  	#-16711681
0x3970	0x40404040  	#1077952576
; end of __Lib_SPI_SPIx_Pad_Init
__Lib_SPI_SPIx_Init_Advanced:
;__Lib_SPI.c, 715 :: 		
; conf start address is: 4 (R1)
; spiBase start address is: 0 (R0)
; conf end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; conf start address is: 4 (R1)
;__Lib_SPI.c, 717 :: 		
;__Lib_SPI.c, 719 :: 		
0x3C60	0x4420C010  ADD.L	R2, R1, #1
0x3C64	0xA8210000  LDI.B	R2, R2, #0
0x3C68	0x44414078  ASHL.L	R4, R2, #7
;__Lib_SPI.c, 720 :: 		
0x3C6C	0xA8208000  LDI.B	R2, R1, #0
0x3C70	0x44214068  ASHL.L	R2, R2, #6
0x3C74	0x4431500D  BEXTU.L	R3, R2, #256
0x3C78	0x4422500D  BEXTU.L	R2, R4, #256
0x3C7C	0x44410035  OR.L	R4, R2, R3
0x3C80	0x4442500D  BEXTU.L	R4, R4, #256
;__Lib_SPI.c, 721 :: 		
0x3C84	0x4420C020  ADD.L	R2, R1, #2
0x3C88	0xA8210000  LDI.B	R2, R2, #0
0x3C8C	0x44214048  ASHL.L	R2, R2, #4
0x3C90	0x4421500D  BEXTU.L	R2, R2, #256
0x3C94	0x44420025  OR.L	R4, R4, R2
0x3C98	0x4442500D  BEXTU.L	R4, R4, #256
;__Lib_SPI.c, 722 :: 		
0x3C9C	0x4420C050  ADD.L	R2, R1, #5
0x3CA0	0xA8210000  LDI.B	R2, R2, #0
0x3CA4	0x44214038  ASHL.L	R2, R2, #3
0x3CA8	0x4421500D  BEXTU.L	R2, R2, #256
0x3CAC	0x44420025  OR.L	R4, R4, R2
0x3CB0	0x4442500D  BEXTU.L	R4, R4, #256
;__Lib_SPI.c, 723 :: 		
0x3CB4	0x4420C060  ADD.L	R2, R1, #6
0x3CB8	0xA8210000  LDI.B	R2, R2, #0
0x3CBC	0x44214028  ASHL.L	R2, R2, #2
0x3CC0	0x4421500D  BEXTU.L	R2, R2, #256
0x3CC4	0x44420025  OR.L	R4, R4, R2
0x3CC8	0x4442500D  BEXTU.L	R4, R4, #256
; tmp start address is: 16 (R4)
;__Lib_SPI.c, 725 :: 		
0x3CCC	0x4420C040  ADD.L	R2, R1, #4
0x3CD0	0xA8210000  LDI.B	R2, R2, #0
0x3CD4	0x59E14102  CMP.B	R2, #16
0x3CD8	0x00200F3D  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Init_Advanced22
;__Lib_SPI.c, 728 :: 		
0x3CDC	0x443041C0  ADD.L	R3, R0, #28
0x3CE0	0xAC218000  LDI.L	R2, R3, #0
0x3CE4	0x44214105  OR.L	R2, R2, #16
0x3CE8	0xB4310000  STI.L	R3, #0, R2
;__Lib_SPI.c, 729 :: 		
0x3CEC	0x4422500D  BEXTU.L	R2, R4, #256
0x3CF0	0x00300F46  JMP	L___Lib_SPI_SPIx_Init_Advanced23
L___Lib_SPI_SPIx_Init_Advanced22:
;__Lib_SPI.c, 733 :: 		
0x3CF4	0x4420C040  ADD.L	R2, R1, #4
0x3CF8	0xA8210000  LDI.B	R2, R2, #0
0x3CFC	0x44220020  ADD.L	R2, R4, R2
0x3D00	0x4441500D  BEXTU.L	R4, R2, #256
;__Lib_SPI.c, 734 :: 		
0x3D04	0x44304140  ADD.L	R3, R0, #20
0x3D08	0xAC218000  LDI.L	R2, R3, #0
0x3D0C	0x44217EF4  AND.L	R2, R2, #-17
0x3D10	0xB4310000  STI.L	R3, #0, R2
; tmp end address is: 16 (R4)
0x3D14	0x4422500D  BEXTU.L	R2, R4, #256
;__Lib_SPI.c, 735 :: 		
L___Lib_SPI_SPIx_Init_Advanced23:
;__Lib_SPI.c, 737 :: 		
; tmp start address is: 8 (R2)
0x3D18	0xB4010000  STI.L	R0, #0, R2
; tmp end address is: 8 (R2)
;__Lib_SPI.c, 739 :: 		
0x3D1C	0x4420C020  ADD.L	R2, R1, #2
0x3D20	0xA8210000  LDI.B	R2, R2, #0
0x3D24	0x59E14012  CMP.B	R2, #1
0x3D28	0x00200F54  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Init_Advanced149
0x3D2C	0x4420C070  ADD.L	R2, R1, #7
0x3D30	0xA8210000  LDI.B	R2, R2, #0
0x3D34	0x59E14012  CMP.B	R2, #1
0x3D38	0x00200F54  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Init_Advanced148
L___Lib_SPI_SPIx_Init_Advanced147:
;__Lib_SPI.c, 741 :: 		
0x3D3C	0x44304040  ADD.L	R3, R0, #4
0x3D40	0xAC218000  LDI.L	R2, R3, #0
0x3D44	0x44214015  OR.L	R2, R2, #1
0x3D48	0xB4310000  STI.L	R3, #0, R2
;__Lib_SPI.c, 742 :: 		
0x3D4C	0x00300F58  JMP	L___Lib_SPI_SPIx_Init_Advanced27
;__Lib_SPI.c, 739 :: 		
L___Lib_SPI_SPIx_Init_Advanced149:
L___Lib_SPI_SPIx_Init_Advanced148:
;__Lib_SPI.c, 745 :: 		
0x3D50	0x44304040  ADD.L	R3, R0, #4
0x3D54	0xAC218000  LDI.L	R2, R3, #0
0x3D58	0x44217FE4  AND.L	R2, R2, #-2
0x3D5C	0xB4310000  STI.L	R3, #0, R2
;__Lib_SPI.c, 746 :: 		
L___Lib_SPI_SPIx_Init_Advanced27:
;__Lib_SPI.c, 748 :: 		
0x3D60	0x4420C0B0  ADD.L	R2, R1, #11
0x3D64	0xA8310000  LDI.B	R3, R2, #0
;__Lib_SPI.c, 749 :: 		
0x3D68	0x4420C090  ADD.L	R2, R1, #9
0x3D6C	0xA8210000  LDI.B	R2, R2, #0
0x3D70	0x44214058  ASHL.L	R2, R2, #5
0x3D74	0x4421500D  BEXTU.L	R2, R2, #256
0x3D78	0x44318025  OR.L	R3, R3, R2
0x3D7C	0x4431D00D  BEXTU.L	R3, R3, #256
;__Lib_SPI.c, 750 :: 		
0x3D80	0x4420C0A0  ADD.L	R2, R1, #10
0x3D84	0xA8210000  LDI.B	R2, R2, #0
0x3D88	0x44214048  ASHL.L	R2, R2, #4
0x3D8C	0x4421500D  BEXTU.L	R2, R2, #256
0x3D90	0x44318025  OR.L	R3, R3, R2
0x3D94	0x4431D00D  BEXTU.L	R3, R3, #256
;__Lib_SPI.c, 751 :: 		
0x3D98	0x4420C0D0  ADD.L	R2, R1, #13
0x3D9C	0xA8210000  LDI.B	R2, R2, #0
0x3DA0	0x44214038  ASHL.L	R2, R2, #3
0x3DA4	0x4421500D  BEXTU.L	R2, R2, #256
0x3DA8	0x44318025  OR.L	R3, R3, R2
0x3DAC	0x4431D00D  BEXTU.L	R3, R3, #256
;__Lib_SPI.c, 752 :: 		
0x3DB0	0x4420C080  ADD.L	R2, R1, #8
0x3DB4	0xA8210000  LDI.B	R2, R2, #0
0x3DB8	0x44318025  OR.L	R3, R3, R2
0x3DBC	0x4431D00D  BEXTU.L	R3, R3, #256
;__Lib_SPI.c, 754 :: 		
0x3DC0	0x44204100  ADD.L	R2, R0, #16
0x3DC4	0xB4218000  STI.L	R2, #0, R3
;__Lib_SPI.c, 756 :: 		
0x3DC8	0x44204140  ADD.L	R2, R0, #20
0x3DCC	0xAC210000  LDI.L	R2, R2, #0
;__Lib_SPI.c, 757 :: 		
0x3DD0	0x4421500D  BEXTU.L	R2, R2, #256
0x3DD4	0x44314F44  AND.L	R3, R2, #244
0x3DD8	0x4431D00D  BEXTU.L	R3, R3, #256
;__Lib_SPI.c, 758 :: 		
0x3DDC	0x4420C0C0  ADD.L	R2, R1, #12
0x3DE0	0xA8210000  LDI.B	R2, R2, #0
0x3DE4	0x44214038  ASHL.L	R2, R2, #3
0x3DE8	0x4421500D  BEXTU.L	R2, R2, #256
0x3DEC	0x44218025  OR.L	R2, R3, R2
; tmp start address is: 16 (R4)
0x3DF0	0x4441500D  BEXTU.L	R4, R2, #256
;__Lib_SPI.c, 760 :: 		
0x3DF4	0x4430C030  ADD.L	R3, R1, #3
; conf end address is: 4 (R1)
0x3DF8	0x00300F87  JMP	L___Lib_SPI_SPIx_Init_Advanced28
;__Lib_SPI.c, 762 :: 		
L___Lib_SPI_SPIx_Init_Advanced30:
0x3DFC	0x4412500D  BEXTU.L	R1, R4, #256
0x3E00	0x00300F91  JMP	L___Lib_SPI_SPIx_Init_Advanced29
;__Lib_SPI.c, 763 :: 		
L___Lib_SPI_SPIx_Init_Advanced31:
;__Lib_SPI.c, 765 :: 		
0x3E04	0x44124015  OR.L	R1, R4, #1
0x3E08	0x4410D00D  BEXTU.L	R1, R1, #256
; tmp end address is: 16 (R4)
; tmp start address is: 4 (R1)
;__Lib_SPI.c, 766 :: 		
; tmp end address is: 4 (R1)
0x3E0C	0x00300F91  JMP	L___Lib_SPI_SPIx_Init_Advanced29
;__Lib_SPI.c, 768 :: 		
L___Lib_SPI_SPIx_Init_Advanced32:
;__Lib_SPI.c, 770 :: 		
; tmp start address is: 16 (R4)
0x3E10	0x44124025  OR.L	R1, R4, #2
0x3E14	0x4410D00D  BEXTU.L	R1, R1, #256
; tmp end address is: 16 (R4)
; tmp start address is: 4 (R1)
;__Lib_SPI.c, 771 :: 		
; tmp end address is: 4 (R1)
0x3E18	0x00300F91  JMP	L___Lib_SPI_SPIx_Init_Advanced29
;__Lib_SPI.c, 773 :: 		
L___Lib_SPI_SPIx_Init_Advanced28:
; tmp start address is: 16 (R4)
0x3E1C	0xA8218000  LDI.B	R2, R3, #0
0x3E20	0x59E14002  CMP.B	R2, #0
0x3E24	0x00280F7F  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Init_Advanced30
0x3E28	0xA8218000  LDI.B	R2, R3, #0
0x3E2C	0x59E14012  CMP.B	R2, #1
0x3E30	0x00280F81  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Init_Advanced31
0x3E34	0xA8218000  LDI.B	R2, R3, #0
0x3E38	0x59E14022  CMP.B	R2, #2
0x3E3C	0x00280F84  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Init_Advanced32
; tmp end address is: 16 (R4)
0x3E40	0x4412500D  BEXTU.L	R1, R4, #256
L___Lib_SPI_SPIx_Init_Advanced29:
;__Lib_SPI.c, 775 :: 		
; tmp start address is: 4 (R1)
0x3E44	0x44204140  ADD.L	R2, R0, #20
; spiBase end address is: 0 (R0)
0x3E48	0xB4208000  STI.L	R2, #0, R1
; tmp end address is: 4 (R1)
;__Lib_SPI.c, 776 :: 		
L_end_SPIx_Init_Advanced:
0x3E4C	0xA0000000  RETURN	
; end of __Lib_SPI_SPIx_Init_Advanced
easyft90x_v7_FT900__spiInit_2:
;__ef_ft900_spi.c, 33 :: 		static T_mikrobus_ret _spiInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ef_ft900_spi.c, 35 :: 		SPIM1_Init_Advanced( (unsigned char)cfg[0], (unsigned int)cfg[1], (unsigned int)cfg[2]);
0x6238	0x44104080  ADD.L	R1, R0, #8
0x623C	0xCC308000  LPMI.L	R3, R1, #0
0x6240	0x44104040  ADD.L	R1, R0, #4
0x6244	0xCC208000  LPMI.L	R2, R1, #0
0x6248	0xCC100000  LPMI.L	R1, R0, #0
; cfg end address is: 0 (R0)
0x624C	0x4400D00D  BEXTU.L	R0, R1, #256
0x6250	0x4411400D  BEXTU.L	R1, R2, #0
0x6254	0x4421C00D  BEXTU.L	R2, R3, #0
0x6258	0x003410CE  CALL	_SPIM1_Init_Advanced+0
;__ef_ft900_spi.c, 36 :: 		return _MIKROBUS_OK;
0x625C	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_spi.c, 37 :: 		}
L_end__spiInit_2:
0x6260	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__spiInit_2
_mikrobus_logInit:
;easyft90x_v7_FT900.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easyft90x_v7_FT900.c, 285 :: 		switch( port )
0x6D30	0x00301B58  JMP	L_mikrobus_logInit88
; port end address is: 0 (R0)
;easyft90x_v7_FT900.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit90:
0x6D34	0x4400C000  MOVE.L	R0, R1
; baud end address is: 4 (R1)
0x6D38	0x0034175D  CALL	easyft90x_v7_FT900__log_init1+0
0x6D3C	0x00301B5F  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit91:
; baud start address is: 4 (R1)
0x6D40	0x4400C000  MOVE.L	R0, R1
; baud end address is: 4 (R1)
0x6D44	0x00341745  CALL	easyft90x_v7_FT900__log_init2+0
0x6D48	0x00301B5F  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 306 :: 		case _LOG_USBUART : return _log_initUart( baud );
L_mikrobus_logInit92:
; baud start address is: 4 (R1)
0x6D4C	0x4400C000  MOVE.L	R0, R1
; baud end address is: 4 (R1)
0x6D50	0x00341740  CALL	easyft90x_v7_FT900__log_initUart+0
0x6D54	0x00301B5F  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit93:
0x6D58	0x64000001  LDK.L	R0, #1
0x6D5C	0x00301B5F  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 315 :: 		}
L_mikrobus_logInit88:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x6D60	0x59E04002  CMP.B	R0, #0
0x6D64	0x00281B4D  JMPC	R30, Z, #1, L_mikrobus_logInit90
0x6D68	0x59E04012  CMP.B	R0, #1
0x6D6C	0x00281B50  JMPC	R30, Z, #1, L_mikrobus_logInit91
0x6D70	0x59E04102  CMP.B	R0, #16
0x6D74	0x00281B53  JMPC	R30, Z, #1, L_mikrobus_logInit92
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x6D78	0x00301B56  JMP	L_mikrobus_logInit93
;easyft90x_v7_FT900.c, 317 :: 		}
L_end_mikrobus_logInit:
0x6D7C	0xA0000000  RETURN	
; end of _mikrobus_logInit
easyft90x_v7_FT900__log_init1:
;__ef_ft900_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 25 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x5D74	0x0034117C  CALL	_UART2_Init+0
;__ef_ft900_log.c, 26 :: 		logger = UART2_Write;
0x5D78	0x64106330  LDK.L	R1, #_UART2_Write+0
0x5D7C	0xBC10052C  STA.L	_logger+0, R1
;__ef_ft900_log.c, 27 :: 		return 0;
0x5D80	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 28 :: 		}
L_end__log_init1:
0x5D84	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_init1
_UART2_Init:
;__Lib_UART.c, 682 :: 		
; baudRate start address is: 0 (R0)
0x45F0	0x95D00004  LINK	LR, #4
; baudRate end address is: 0 (R0)
; baudRate start address is: 0 (R0)
;__Lib_UART.c, 684 :: 		
0x45F4	0xC4100324  LDA.L	R1, __Lib_UART_UART2+0
0x45F8	0xB5F08000  STI.L	SP, #0, R1
0x45FC	0x64400000  LDK.L	R4, #0
0x4600	0x64300000  LDK.L	R3, #0
0x4604	0x64200003  LDK.L	R2, #3
0x4608	0x44104000  MOVE.L	R1, R0
; baudRate end address is: 0 (R0)
0x460C	0xAC0F8000  LDI.L	R0, SP, #0
0x4610	0x00340D8D  CALL	__Lib_UART_UARTx_Init_Advanced+0
;__Lib_UART.c, 685 :: 		
L_end_UART2_Init:
0x4614	0x99D00000  UNLINK	LR
0x4618	0xA0000000  RETURN	
; end of _UART2_Init
__Lib_UART_UARTx_Init_Advanced:
;__Lib_UART.c, 1986 :: 		
; stopBits start address is: 16 (R4)
; parity start address is: 12 (R3)
; dataBits start address is: 8 (R2)
; baudRate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x3634	0x95D0000C  LINK	LR, #12
0x3638	0x44B04000  MOVE.L	R11, R0
; stopBits end address is: 16 (R4)
; parity end address is: 12 (R3)
; dataBits end address is: 8 (R2)
; baudRate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 44 (R11)
; baudRate start address is: 4 (R1)
; dataBits start address is: 8 (R2)
; parity start address is: 12 (R3)
; stopBits start address is: 16 (R4)
;__Lib_UART.c, 1990 :: 		
0x363C	0xC4500320  LDA.L	R5, __Lib_UART_UART1+0
0x3640	0x5DE58052  CMP.L	R11, R5
0x3644	0x00200D9B  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced156
;__Lib_UART.c, 1992 :: 		
0x3648	0x645064EC  LDK.L	R5, #_UART1_Read+0
0x364C	0xBC500854  STA.L	_UART_Rd_Ptr+0, R5
;__Lib_UART.c, 1993 :: 		
0x3650	0x64506290  LDK.L	R5, #_UART1_Write+0
0x3654	0xBC500858  STA.L	_UART_Wr_Ptr+0, R5
;__Lib_UART.c, 1994 :: 		
0x3658	0x645064F8  LDK.L	R5, #_UART1_Data_Ready+0
0x365C	0xBC50085C  STA.L	_UART_Rdy_Ptr+0, R5
;__Lib_UART.c, 1995 :: 		
0x3660	0x645064B8  LDK.L	R5, #_UART1_Tx_Idle+0
0x3664	0xBC500860  STA.L	_UART_Tx_Idle_Ptr+0, R5
;__Lib_UART.c, 1996 :: 		
0x3668	0x00300DA6  JMP	L___Lib_UART_UARTx_Init_Advanced157
L___Lib_UART_UARTx_Init_Advanced156:
;__Lib_UART.c, 1997 :: 		
0x366C	0xC4500324  LDA.L	R5, __Lib_UART_UART2+0
0x3670	0x5DE58052  CMP.L	R11, R5
0x3674	0x00200DA6  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced158
;__Lib_UART.c, 1999 :: 		
0x3678	0x64506494  LDK.L	R5, #_UART2_Read+0
0x367C	0xBC500854  STA.L	_UART_Rd_Ptr+0, R5
;__Lib_UART.c, 2000 :: 		
0x3680	0x64506330  LDK.L	R5, #_UART2_Write+0
0x3684	0xBC500858  STA.L	_UART_Wr_Ptr+0, R5
;__Lib_UART.c, 2001 :: 		
0x3688	0x645064A0  LDK.L	R5, #_UART2_Data_Ready+0
0x368C	0xBC50085C  STA.L	_UART_Rdy_Ptr+0, R5
;__Lib_UART.c, 2002 :: 		
0x3690	0x645064AC  LDK.L	R5, #_UART2_Tx_Idle+0
0x3694	0xBC500860  STA.L	_UART_Tx_Idle_Ptr+0, R5
;__Lib_UART.c, 2003 :: 		
L___Lib_UART_UARTx_Init_Advanced158:
L___Lib_UART_UARTx_Init_Advanced157:
;__Lib_UART.c, 2005 :: 		
0x3698	0xB5F08008  STI.L	SP, #8, R1
; baudRate end address is: 4 (R1)
;__Lib_UART.c, 2006 :: 		
0x369C	0x003408CE  CALL	_Get_Peripheral_Clock_kHz+0
0x36A0	0x645003E8  LDK.L	R5, #1000
0x36A4	0xF4500058  MUL.L	R5, R0, R5
0x36A8	0xB5F28000  STI.L	SP, #0, R5
;__Lib_UART.c, 2007 :: 		
0x36AC	0xB1F10005  STI.B	SP, #5, R2
; dataBits end address is: 8 (R2)
;__Lib_UART.c, 2008 :: 		
0x36B0	0xB1F20004  STI.B	SP, #4, R4
; stopBits end address is: 16 (R4)
;__Lib_UART.c, 2009 :: 		
0x36B4	0xB1F18006  STI.B	SP, #6, R3
; parity end address is: 12 (R3)
;__Lib_UART.c, 2011 :: 		
0x36B8	0x4405C000  MOVE.L	R0, R11
0x36BC	0x003408DD  CALL	__Lib_UART_UARTx_Sys_Init+0
;__Lib_UART.c, 2012 :: 		
0x36C0	0x4405C000  MOVE.L	R0, R11
0x36C4	0x003408C7  CALL	__Lib_UART_UARTx_Soft_Reset+0
;__Lib_UART.c, 2015 :: 		
0x36C8	0x6410000F  LDK.L	R1, #15
0x36CC	0x4405C000  MOVE.L	R0, R11
0x36D0	0x00340846  CALL	__Lib_UART_UARTx_Read_ICR+0
0x36D4	0x44507FE4  AND.L	R5, R0, #-2
0x36D8	0x64200026  LDK.L	R2, #38
0x36DC	0x4412D00D  BEXTU.L	R1, R5, #256
0x36E0	0x4405C000  MOVE.L	R0, R11
0x36E4	0x0034076A  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 2017 :: 		
0x36E8	0xAC2F8000  LDI.L	R2, SP, #0
0x36EC	0xAC1F8008  LDI.L	R1, SP, #8
0x36F0	0x4405C000  MOVE.L	R0, R11
0x36F4	0x00340899  CALL	__Lib_UART_UARTx_Set_Baud_Rate+0
;__Lib_UART.c, 2018 :: 		
0x36F8	0xA81F8005  LDI.B	R1, SP, #5
0x36FC	0x4405C000  MOVE.L	R0, R11
0x3700	0x00340975  CALL	__Lib_UART_UARTx_Set_Data_Bits+0
;__Lib_UART.c, 2019 :: 		
0x3704	0xA81F8004  LDI.B	R1, SP, #4
0x3708	0x4405C000  MOVE.L	R0, R11
0x370C	0x00340960  CALL	__Lib_UART_UARTx_Set_Stop_Bits+0
;__Lib_UART.c, 2020 :: 		
0x3710	0xA81F8006  LDI.B	R1, SP, #6
0x3714	0x4405C000  MOVE.L	R0, R11
0x3718	0x0034090A  CALL	__Lib_UART_UARTx_Set_Polarity+0
;__Lib_UART.c, 2021 :: 		
0x371C	0x4405C000  MOVE.L	R0, R11
; UARTx end address is: 44 (R11)
0x3720	0x00340950  CALL	__Lib_UART_UARTx_Set_Flow_Control+0
;__Lib_UART.c, 2022 :: 		
L_end_UARTx_Init_Advanced:
0x3724	0x99D00000  UNLINK	LR
0x3728	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Init_Advanced
_Get_Peripheral_Clock_kHz:
;__Lib_Delays.c, 13 :: 		unsigned long Get_Peripheral_Clock_kHz() {
;__Lib_Delays.c, 17 :: 		if (CLKCFG.B31) {
0x2338	0xC4010008  LDA.L	R0, CLKCFG+0
0x233C	0x440043FD  BEXTU.L	R0, R0, #63
0x2340	0x5DE04002  CMP.L	R0, #0
0x2344	0x002808DB  JMPC	R30, Z, #1, L_Get_Peripheral_Clock_kHz0
;__Lib_Delays.c, 20 :: 		cpuClockDiv = ((CLKCFG >> 16) & 0x0F);
0x2348	0xC4010008  LDA.L	R0, CLKCFG+0
0x234C	0x44004109  LSHR.L	R0, R0, #16
0x2350	0x441040F4  AND.L	R1, R0, #15
;__Lib_Delays.c, 21 :: 		return (100000  / (1 << cpuClockDiv));
0x2354	0x64000001  LDK.L	R0, #1
0x2358	0x44100018  ASHL.L	R1, R0, R1
0x235C	0x4410C00C  BEXTS.L	R1, R1, #0
0x2360	0x640186A0  LDK.L	R0, #100000
0x2364	0xF4000012  DIV.L	R0, R0, R1
0x2368	0x003008DC  JMP	L_end_Get_Peripheral_Clock_kHz
;__Lib_Delays.c, 22 :: 		}
L_Get_Peripheral_Clock_kHz0:
;__Lib_Delays.c, 24 :: 		return 100000;
0x236C	0x640186A0  LDK.L	R0, #100000
;__Lib_Delays.c, 26 :: 		}
L_end_Get_Peripheral_Clock_kHz:
0x2370	0xA0000000  RETURN	
; end of _Get_Peripheral_Clock_kHz
__Lib_UART_UARTx_Sys_Init:
;__Lib_UART.c, 843 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 845 :: 		
0x2374	0xC4100320  LDA.L	R1, __Lib_UART_UART1+0
0x2378	0x5DE00012  CMP.L	R0, R1
0x237C	0x002008F4  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Sys_Init11
; UARTx end address is: 0 (R0)
;__Lib_UART.c, 848 :: 		
0x2380	0xC4110008  LDA.L	R1, CLKCFG+0
0x2384	0x4410C105  OR.L	R1, R1, #16
0x2388	0xBC110008  STA.L	CLKCFG+0, R1
;__Lib_UART.c, 851 :: 		
0x238C	0xC421004C  LDA.L	R2, PIN_48_51+0
0x2390	0x641F0000  LDK.L	R1, #-65536
0x2394	0x44110014  AND.L	R1, R2, R1
0x2398	0xBC11004C  STA.L	PIN_48_51+0, R1
;__Lib_UART.c, 852 :: 		
0x239C	0xC421004C  LDA.L	R2, PIN_48_51+0
0x23A0	0x6410D0D0  LDK.L	R1, #53456
0x23A4	0x44110015  OR.L	R1, R2, R1
0x23A8	0xBC11004C  STA.L	PIN_48_51+0, R1
;__Lib_UART.c, 856 :: 		
0x23AC	0xC4210018  LDA.L	R2, MSC0CFG+0
0x23B0	0x6C100908  LPM.L	R1, $+112
0x23B4	0x44110014  AND.L	R1, R2, R1
0x23B8	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 857 :: 		
0x23BC	0xC4210018  LDA.L	R2, MSC0CFG+0
0x23C0	0x6C100909  LPM.L	R1, $+100
0x23C4	0x44110015  OR.L	R1, R2, R1
0x23C8	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 858 :: 		
0x23CC	0x00300907  JMP	L___Lib_UART_UARTx_Sys_Init12
L___Lib_UART_UARTx_Sys_Init11:
;__Lib_UART.c, 862 :: 		
0x23D0	0xC4110008  LDA.L	R1, CLKCFG+0
0x23D4	0x4410C085  OR.L	R1, R1, #8
0x23D8	0xBC110008  STA.L	CLKCFG+0, R1
;__Lib_UART.c, 865 :: 		
0x23DC	0xC4210050  LDA.L	R2, PIN_52_55+0
0x23E0	0x641F0000  LDK.L	R1, #-65536
0x23E4	0x44110014  AND.L	R1, R2, R1
0x23E8	0xBC110050  STA.L	PIN_52_55+0, R1
;__Lib_UART.c, 866 :: 		
0x23EC	0xC4210050  LDA.L	R2, PIN_52_55+0
0x23F0	0x64109090  LDK.L	R1, #37008
0x23F4	0x44110015  OR.L	R1, R2, R1
0x23F8	0xBC110050  STA.L	PIN_52_55+0, R1
;__Lib_UART.c, 869 :: 		
0x23FC	0xC4210018  LDA.L	R2, MSC0CFG+0
0x2400	0x6C100908  LPM.L	R1, $+32
0x2404	0x44110014  AND.L	R1, R2, R1
0x2408	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 870 :: 		
0x240C	0xC4210018  LDA.L	R2, MSC0CFG+0
0x2410	0x64150000  LDK.L	R1, #327680
0x2414	0x44110015  OR.L	R1, R2, R1
0x2418	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 871 :: 		
L___Lib_UART_UARTx_Sys_Init12:
;__Lib_UART.c, 872 :: 		
;__Lib_UART.c, 873 :: 		
L_end_UARTx_Sys_Init:
0x241C	0xA0000000  RETURN	
0x2420	0xFF00FFFF  	#-16711681
0x2424	0x00280000  	#2621440
; end of __Lib_UART_UARTx_Sys_Init
__Lib_UART_UARTx_Soft_Reset:
;__Lib_UART.c, 1964 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 1966 :: 		
0x231C	0x6420000C  LDK.L	R2, #12
0x2320	0x64100000  LDK.L	R1, #0
; UARTx end address is: 0 (R0)
0x2324	0x0034027F  CALL	__Lib_UART_UARTx_Write_ICR+0
;__Lib_UART.c, 1967 :: 		
L_end_UARTx_Soft_Reset:
0x2328	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Soft_Reset
__Lib_UART_UARTx_Write_ICR:
;__Lib_UART.c, 1590 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x09FC	0x44504000  MOVE.L	R5, R0
0x0A00	0x4460D00D  BEXTU.L	R6, R1, #256
0x0A04	0x4471500D  BEXTU.L	R7, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 20 (R5)
; val start address is: 24 (R6)
; addr start address is: 28 (R7)
;__Lib_UART.c, 1592 :: 		
; tmpLCR start address is: 0 (R0)
0x0A08	0x64000000  LDK.L	R0, #0
;__Lib_UART.c, 1595 :: 		
0x0A0C	0x4432C560  ADD.L	R3, R5, #86
0x0A10	0xA8318000  LDI.B	R3, R3, #0
0x0A14	0x59E1CBF2  CMP.B	R3, #191
0x0A18	0x00200296  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR159
; tmpLCR end address is: 0 (R0)
;__Lib_UART.c, 1597 :: 		
0x0A1C	0x4442C560  ADD.L	R4, R5, #86
0x0A20	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR start address is: 32 (R8)
0x0A24	0x4481D00D  BEXTU.L	R8, R3, #256
;__Lib_UART.c, 1598 :: 		
0x0A28	0x4432C550  ADD.L	R3, R5, #85
0x0A2C	0xA8318000  LDI.B	R3, R3, #0
0x0A30	0x4431C7F4  AND.L	R3, R3, #127
0x0A34	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1599 :: 		
0x0A38	0x4432C560  ADD.L	R3, R5, #86
0x0A3C	0xA8318000  LDI.B	R3, R3, #0
0x0A40	0x64200027  LDK.L	R2, #39
0x0A44	0x4411D00D  BEXTU.L	R1, R3, #256
0x0A48	0x4402C000  MOVE.L	R0, R5
0x0A4C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 32 (R8)
0x0A50	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1600 :: 		
0x0A54	0x00300297  JMP	L___Lib_UART_UARTx_Write_ICR109
L___Lib_UART_UARTx_Write_ICR159:
;__Lib_UART.c, 1595 :: 		
0x0A58	0x4440500D  BEXTU.L	R4, R0, #256
;__Lib_UART.c, 1600 :: 		
L___Lib_UART_UARTx_Write_ICR109:
;__Lib_UART.c, 1603 :: 		
; tmpLCR start address is: 16 (R4)
0x0A5C	0x59E3C002  CMP.B	R7, #0
0x0A60	0x0020029B  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR110
;__Lib_UART.c, 1605 :: 		
0x0A64	0x4432C540  ADD.L	R3, R5, #84
0x0A68	0xB0330000  STI.B	R3, #0, R6
;__Lib_UART.c, 1606 :: 		
L___Lib_UART_UARTx_Write_ICR110:
;__Lib_UART.c, 1609 :: 		
0x0A6C	0x6420002B  LDK.L	R2, #43
0x0A70	0x4413D00D  BEXTU.L	R1, R7, #256
; addr end address is: 28 (R7)
0x0A74	0x4402C000  MOVE.L	R0, R5
0x0A78	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1611 :: 		
0x0A7C	0x64200035  LDK.L	R2, #53
0x0A80	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x0A84	0x4402C000  MOVE.L	R0, R5
0x0A88	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1614 :: 		
0x0A8C	0x59E24BF2  CMP.B	R4, #191
0x0A90	0x002002AD  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR111
;__Lib_UART.c, 1616 :: 		
0x0A94	0x4432C560  ADD.L	R3, R5, #86
0x0A98	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1617 :: 		
0x0A9C	0x4432C560  ADD.L	R3, R5, #86
0x0AA0	0xA8318000  LDI.B	R3, R3, #0
0x0AA4	0x64200027  LDK.L	R2, #39
0x0AA8	0x4411D00D  BEXTU.L	R1, R3, #256
0x0AAC	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x0AB0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1618 :: 		
L___Lib_UART_UARTx_Write_ICR111:
;__Lib_UART.c, 1620 :: 		
;__Lib_UART.c, 1621 :: 		
L_end_UARTx_Write_ICR:
0x0AB4	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_ICR
__Lib_UART_UARTx_Write_Reg:
;__Lib_UART.c, 970 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; val start address is: 4 (R1)
; addr start address is: 8 (R2)
;__Lib_UART.c, 972 :: 		
0x0090	0x00300062  JMP	L___Lib_UART_UARTx_Write_Reg35
; addr end address is: 8 (R2)
;__Lib_UART.c, 974 :: 		
L___Lib_UART_UARTx_Write_Reg37:
;__Lib_UART.c, 975 :: 		
0x0094	0x44304040  ADD.L	R3, R0, #4
; UARTx end address is: 0 (R0)
0x0098	0xAC318000  LDI.L	R3, R3, #0
0x009C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 976 :: 		
0x00A0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 977 :: 		
L___Lib_UART_UARTx_Write_Reg38:
;__Lib_UART.c, 978 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00A4	0x443040C0  ADD.L	R3, R0, #12
; UARTx end address is: 0 (R0)
0x00A8	0xAC318000  LDI.L	R3, R3, #0
0x00AC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 979 :: 		
0x00B0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 980 :: 		
L___Lib_UART_UARTx_Write_Reg39:
;__Lib_UART.c, 981 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00B4	0x44304080  ADD.L	R3, R0, #8
; UARTx end address is: 0 (R0)
0x00B8	0xAC318000  LDI.L	R3, R3, #0
0x00BC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 982 :: 		
0x00C0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 983 :: 		
L___Lib_UART_UARTx_Write_Reg40:
;__Lib_UART.c, 984 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00C4	0x44304100  ADD.L	R3, R0, #16
; UARTx end address is: 0 (R0)
0x00C8	0xAC318000  LDI.L	R3, R3, #0
0x00CC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 985 :: 		
0x00D0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 986 :: 		
L___Lib_UART_UARTx_Write_Reg41:
;__Lib_UART.c, 987 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00D4	0x44304180  ADD.L	R3, R0, #24
; UARTx end address is: 0 (R0)
0x00D8	0xAC318000  LDI.L	R3, R3, #0
0x00DC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 988 :: 		
0x00E0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 989 :: 		
L___Lib_UART_UARTx_Write_Reg42:
;__Lib_UART.c, 990 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00E4	0x443041C0  ADD.L	R3, R0, #28
; UARTx end address is: 0 (R0)
0x00E8	0xAC318000  LDI.L	R3, R3, #0
0x00EC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 991 :: 		
0x00F0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 992 :: 		
L___Lib_UART_UARTx_Write_Reg43:
;__Lib_UART.c, 993 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00F4	0x44304200  ADD.L	R3, R0, #32
; UARTx end address is: 0 (R0)
0x00F8	0xAC318000  LDI.L	R3, R3, #0
0x00FC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 994 :: 		
0x0100	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 995 :: 		
L___Lib_UART_UARTx_Write_Reg44:
;__Lib_UART.c, 996 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0104	0x443042C0  ADD.L	R3, R0, #44
; UARTx end address is: 0 (R0)
0x0108	0xAC318000  LDI.L	R3, R3, #0
0x010C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 997 :: 		
0x0110	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 998 :: 		
L___Lib_UART_UARTx_Write_Reg45:
;__Lib_UART.c, 999 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0114	0x44304300  ADD.L	R3, R0, #48
; UARTx end address is: 0 (R0)
0x0118	0xAC318000  LDI.L	R3, R3, #0
0x011C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1000 :: 		
0x0120	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1001 :: 		
L___Lib_UART_UARTx_Write_Reg46:
;__Lib_UART.c, 1002 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0124	0x44304340  ADD.L	R3, R0, #52
; UARTx end address is: 0 (R0)
0x0128	0xAC318000  LDI.L	R3, R3, #0
0x012C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1003 :: 		
0x0130	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1004 :: 		
L___Lib_UART_UARTx_Write_Reg47:
;__Lib_UART.c, 1005 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0134	0x44304380  ADD.L	R3, R0, #56
; UARTx end address is: 0 (R0)
0x0138	0xAC318000  LDI.L	R3, R3, #0
0x013C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1006 :: 		
0x0140	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1007 :: 		
L___Lib_UART_UARTx_Write_Reg48:
;__Lib_UART.c, 1008 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0144	0x443043C0  ADD.L	R3, R0, #60
; UARTx end address is: 0 (R0)
0x0148	0xAC318000  LDI.L	R3, R3, #0
0x014C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1009 :: 		
0x0150	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1010 :: 		
L___Lib_UART_UARTx_Write_Reg49:
;__Lib_UART.c, 1011 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0154	0x44304400  ADD.L	R3, R0, #64
; UARTx end address is: 0 (R0)
0x0158	0xAC318000  LDI.L	R3, R3, #0
0x015C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1012 :: 		
0x0160	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1013 :: 		
L___Lib_UART_UARTx_Write_Reg50:
;__Lib_UART.c, 1014 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0164	0x44304440  ADD.L	R3, R0, #68
; UARTx end address is: 0 (R0)
0x0168	0xAC318000  LDI.L	R3, R3, #0
0x016C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1015 :: 		
0x0170	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1016 :: 		
L___Lib_UART_UARTx_Write_Reg51:
;__Lib_UART.c, 1017 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0174	0x44304500  ADD.L	R3, R0, #80
; UARTx end address is: 0 (R0)
0x0178	0xAC318000  LDI.L	R3, R3, #0
0x017C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1018 :: 		
0x0180	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1019 :: 		
L___Lib_UART_UARTx_Write_Reg52:
;__Lib_UART.c, 1020 :: 		
0x0184	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1022 :: 		
L___Lib_UART_UARTx_Write_Reg35:
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0188	0x59E14212  CMP.B	R2, #33
0x018C	0x00280025  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg37
0x0190	0x59E14232  CMP.B	R2, #35
0x0194	0x00280029  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg38
0x0198	0x59E14222  CMP.B	R2, #34
0x019C	0x0028002D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg39
0x01A0	0x59E14242  CMP.B	R2, #36
0x01A4	0x00280031  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg40
0x01A8	0x59E14262  CMP.B	R2, #38
0x01AC	0x00280035  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg41
0x01B0	0x59E14272  CMP.B	R2, #39
0x01B4	0x00280039  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg42
0x01B8	0x59E14282  CMP.B	R2, #40
0x01BC	0x0028003D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg43
0x01C0	0x59E142B2  CMP.B	R2, #43
0x01C4	0x00280041  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg44
0x01C8	0x59E142C2  CMP.B	R2, #44
0x01CC	0x00280045  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg45
0x01D0	0x59E142D2  CMP.B	R2, #45
0x01D4	0x00280049  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg46
0x01D8	0x59E142E2  CMP.B	R2, #46
0x01DC	0x0028004D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg47
0x01E0	0x59E14302  CMP.B	R2, #48
0x01E4	0x00280051  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg48
0x01E8	0x59E14312  CMP.B	R2, #49
0x01EC	0x00280055  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg49
0x01F0	0x59E14322  CMP.B	R2, #50
0x01F4	0x00280059  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg50
0x01F8	0x59E14352  CMP.B	R2, #53
0x01FC	0x0028005D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg51
; UARTx end address is: 0 (R0)
; val end address is: 4 (R1)
; addr end address is: 8 (R2)
0x0200	0x00300061  JMP	L___Lib_UART_UARTx_Write_Reg52
L___Lib_UART_UARTx_Write_Reg36:
;__Lib_UART.c, 1024 :: 		
;__Lib_UART.c, 1025 :: 		
L_end_UARTx_Write_Reg:
0x0204	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_Reg
__Lib_UART_UARTX_Write_Reg550:
;__Lib_UART.c, 1264 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1DA8	0x44504000  MOVE.L	R5, R0
0x1DAC	0x4460D00D  BEXTU.L	R6, R1, #256
0x1DB0	0x4471500D  BEXTU.L	R7, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 20 (R5)
; val start address is: 24 (R6)
; addr start address is: 28 (R7)
;__Lib_UART.c, 1266 :: 		
; tmpLCR start address is: 32 (R8)
0x1DB4	0x64800000  LDK.L	R8, #0
; tmpLCR1 start address is: 36 (R9)
0x1DB8	0x64900000  LDK.L	R9, #0
;__Lib_UART.c, 1268 :: 		
0x1DBC	0x00300838  JMP	L___Lib_UART_UARTX_Write_Reg55082
; addr end address is: 28 (R7)
; tmpLCR1 end address is: 36 (R9)
;__Lib_UART.c, 1270 :: 		
L___Lib_UART_UARTX_Write_Reg55084:
;__Lib_UART.c, 1273 :: 		
0x1DC0	0x4432C560  ADD.L	R3, R5, #86
0x1DC4	0xA8318000  LDI.B	R3, R3, #0
0x1DC8	0x4431C804  AND.L	R3, R3, #128
0x1DCC	0x59E1C802  CMP.B	R3, #128
0x1DD0	0x00200784  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550160
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1275 :: 		
0x1DD4	0x4442C560  ADD.L	R4, R5, #86
0x1DD8	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR start address is: 28 (R7)
0x1DDC	0x4471D00D  BEXTU.L	R7, R3, #256
;__Lib_UART.c, 1276 :: 		
0x1DE0	0x4432C550  ADD.L	R3, R5, #85
0x1DE4	0xA8318000  LDI.B	R3, R3, #0
0x1DE8	0x4431C7F4  AND.L	R3, R3, #127
0x1DEC	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1277 :: 		
0x1DF0	0x4432C560  ADD.L	R3, R5, #86
0x1DF4	0xA8318000  LDI.B	R3, R3, #0
0x1DF8	0x64200027  LDK.L	R2, #39
0x1DFC	0x4411D00D  BEXTU.L	R1, R3, #256
0x1E00	0x4402C000  MOVE.L	R0, R5
0x1E04	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 28 (R7)
0x1E08	0x4443D00D  BEXTU.L	R4, R7, #256
;__Lib_UART.c, 1278 :: 		
0x1E0C	0x00300785  JMP	L___Lib_UART_UARTX_Write_Reg55085
L___Lib_UART_UARTX_Write_Reg550160:
;__Lib_UART.c, 1273 :: 		
0x1E10	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1278 :: 		
L___Lib_UART_UARTX_Write_Reg55085:
;__Lib_UART.c, 1280 :: 		
; tmpLCR start address is: 16 (R4)
0x1E14	0x64200021  LDK.L	R2, #33
0x1E18	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x1E1C	0x4402C000  MOVE.L	R0, R5
0x1E20	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1283 :: 		
0x1E24	0x44324804  AND.L	R3, R4, #128
0x1E28	0x59E1C802  CMP.B	R3, #128
0x1E2C	0x00200794  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55086
;__Lib_UART.c, 1285 :: 		
0x1E30	0x4432C560  ADD.L	R3, R5, #86
0x1E34	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1286 :: 		
0x1E38	0x4432C560  ADD.L	R3, R5, #86
0x1E3C	0xA8318000  LDI.B	R3, R3, #0
0x1E40	0x64200027  LDK.L	R2, #39
0x1E44	0x4411D00D  BEXTU.L	R1, R3, #256
0x1E48	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x1E4C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1287 :: 		
L___Lib_UART_UARTX_Write_Reg55086:
;__Lib_UART.c, 1288 :: 		
0x1E50	0x00300845  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1291 :: 		
L___Lib_UART_UARTX_Write_Reg55087:
;__Lib_UART.c, 1295 :: 		
; tmpLCR start address is: 32 (R8)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x1E54	0x4432C560  ADD.L	R3, R5, #86
0x1E58	0xA8318000  LDI.B	R3, R3, #0
0x1E5C	0x4431C804  AND.L	R3, R3, #128
0x1E60	0x59E1C802  CMP.B	R3, #128
0x1E64	0x002007A8  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550161
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1297 :: 		
0x1E68	0x4442C560  ADD.L	R4, R5, #86
0x1E6C	0xA8720000  LDI.B	R7, R4, #0
; tmpLCR start address is: 28 (R7)
;__Lib_UART.c, 1298 :: 		
0x1E70	0x4432C550  ADD.L	R3, R5, #85
0x1E74	0xA8318000  LDI.B	R3, R3, #0
0x1E78	0x4431C7F4  AND.L	R3, R3, #127
0x1E7C	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1299 :: 		
0x1E80	0x4432C560  ADD.L	R3, R5, #86
0x1E84	0xA8318000  LDI.B	R3, R3, #0
0x1E88	0x64200027  LDK.L	R2, #39
0x1E8C	0x4411D00D  BEXTU.L	R1, R3, #256
0x1E90	0x4402C000  MOVE.L	R0, R5
0x1E94	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 28 (R7)
0x1E98	0x4443D00D  BEXTU.L	R4, R7, #256
;__Lib_UART.c, 1300 :: 		
0x1E9C	0x003007A9  JMP	L___Lib_UART_UARTX_Write_Reg55088
L___Lib_UART_UARTX_Write_Reg550161:
;__Lib_UART.c, 1295 :: 		
0x1EA0	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1300 :: 		
L___Lib_UART_UARTX_Write_Reg55088:
;__Lib_UART.c, 1303 :: 		
; tmpLCR start address is: 16 (R4)
0x1EA4	0x4432C540  ADD.L	R3, R5, #84
0x1EA8	0xA8318000  LDI.B	R3, R3, #0
0x1EAC	0x4431C804  AND.L	R3, R3, #128
0x1EB0	0x59E1C802  CMP.B	R3, #128
0x1EB4	0x002007B9  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55089
;__Lib_UART.c, 1306 :: 		
0x1EB8	0x6420002B  LDK.L	R2, #43
0x1EBC	0x64100000  LDK.L	R1, #0
0x1EC0	0x4402C000  MOVE.L	R0, R5
0x1EC4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1308 :: 		
0x1EC8	0x4432C540  ADD.L	R3, R5, #84
0x1ECC	0xA8318000  LDI.B	R3, R3, #0
0x1ED0	0x4431C7F4  AND.L	R3, R3, #127
0x1ED4	0x64200035  LDK.L	R2, #53
0x1ED8	0x4411D00D  BEXTU.L	R1, R3, #256
0x1EDC	0x4402C000  MOVE.L	R0, R5
0x1EE0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1309 :: 		
L___Lib_UART_UARTX_Write_Reg55089:
;__Lib_UART.c, 1312 :: 		
0x1EE4	0x64200024  LDK.L	R2, #36
0x1EE8	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x1EEC	0x4402C000  MOVE.L	R0, R5
0x1EF0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1315 :: 		
0x1EF4	0x4432C540  ADD.L	R3, R5, #84
0x1EF8	0xA8318000  LDI.B	R3, R3, #0
0x1EFC	0x4431C804  AND.L	R3, R3, #128
0x1F00	0x59E1C802  CMP.B	R3, #128
0x1F04	0x002007CD  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55090
;__Lib_UART.c, 1317 :: 		
0x1F08	0x6420002B  LDK.L	R2, #43
0x1F0C	0x64100000  LDK.L	R1, #0
0x1F10	0x4402C000  MOVE.L	R0, R5
0x1F14	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1318 :: 		
0x1F18	0x4432C540  ADD.L	R3, R5, #84
0x1F1C	0xA8318000  LDI.B	R3, R3, #0
0x1F20	0x4431C805  OR.L	R3, R3, #128
0x1F24	0x64200035  LDK.L	R2, #53
0x1F28	0x4411D00D  BEXTU.L	R1, R3, #256
0x1F2C	0x4402C000  MOVE.L	R0, R5
0x1F30	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1319 :: 		
L___Lib_UART_UARTX_Write_Reg55090:
;__Lib_UART.c, 1322 :: 		
0x1F34	0x44324804  AND.L	R3, R4, #128
0x1F38	0x59E1C802  CMP.B	R3, #128
0x1F3C	0x002007D8  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55091
;__Lib_UART.c, 1324 :: 		
0x1F40	0x4432C560  ADD.L	R3, R5, #86
0x1F44	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1325 :: 		
0x1F48	0x4432C560  ADD.L	R3, R5, #86
0x1F4C	0xA8318000  LDI.B	R3, R3, #0
0x1F50	0x64200027  LDK.L	R2, #39
0x1F54	0x4411D00D  BEXTU.L	R1, R3, #256
0x1F58	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x1F5C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1326 :: 		
L___Lib_UART_UARTX_Write_Reg55091:
;__Lib_UART.c, 1327 :: 		
0x1F60	0x00300845  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1330 :: 		
L___Lib_UART_UARTX_Write_Reg55092:
;__Lib_UART.c, 1331 :: 		
; tmpLCR1 start address is: 36 (R9)
; tmpLCR start address is: 32 (R8)
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
L___Lib_UART_UARTX_Write_Reg55093:
;__Lib_UART.c, 1332 :: 		
L___Lib_UART_UARTX_Write_Reg55094:
;__Lib_UART.c, 1336 :: 		
0x1F64	0x4432C560  ADD.L	R3, R5, #86
0x1F68	0xA8318000  LDI.B	R3, R3, #0
0x1F6C	0x59E1CBF2  CMP.B	R3, #191
0x1F70	0x002007EA  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550162
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1338 :: 		
0x1F74	0x4442C560  ADD.L	R4, R5, #86
0x1F78	0xA8820000  LDI.B	R8, R4, #0
; tmpLCR start address is: 32 (R8)
;__Lib_UART.c, 1339 :: 		
0x1F7C	0x4432C550  ADD.L	R3, R5, #85
0x1F80	0xA8318000  LDI.B	R3, R3, #0
0x1F84	0x4431C7F4  AND.L	R3, R3, #127
0x1F88	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1340 :: 		
0x1F8C	0x4432C560  ADD.L	R3, R5, #86
0x1F90	0xA8318000  LDI.B	R3, R3, #0
0x1F94	0x64200027  LDK.L	R2, #39
0x1F98	0x4411D00D  BEXTU.L	R1, R3, #256
0x1F9C	0x4402C000  MOVE.L	R0, R5
0x1FA0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1341 :: 		
0x1FA4	0x003007EA  JMP	L___Lib_UART_UARTX_Write_Reg55095
L___Lib_UART_UARTX_Write_Reg550162:
;__Lib_UART.c, 1336 :: 		
;__Lib_UART.c, 1341 :: 		
L___Lib_UART_UARTX_Write_Reg55095:
;__Lib_UART.c, 1344 :: 		
; tmpLCR start address is: 32 (R8)
0x1FA8	0x59E3C262  CMP.B	R7, #38
0x1FAC	0x00200802  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550164
;__Lib_UART.c, 1347 :: 		
0x1FB0	0x4432C560  ADD.L	R3, R5, #86
0x1FB4	0xA8318000  LDI.B	R3, R3, #0
0x1FB8	0x4431C804  AND.L	R3, R3, #128
0x1FBC	0x59E1C002  CMP.B	R3, #0
0x1FC0	0x00200800  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550163
; tmpLCR1 end address is: 36 (R9)
;__Lib_UART.c, 1349 :: 		
0x1FC4	0x4442C560  ADD.L	R4, R5, #86
0x1FC8	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR1 start address is: 36 (R9)
0x1FCC	0x4491D00D  BEXTU.L	R9, R3, #256
;__Lib_UART.c, 1350 :: 		
0x1FD0	0x4432C550  ADD.L	R3, R5, #85
0x1FD4	0xA8318000  LDI.B	R3, R3, #0
0x1FD8	0x4431C805  OR.L	R3, R3, #128
0x1FDC	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1351 :: 		
0x1FE0	0x4432C560  ADD.L	R3, R5, #86
0x1FE4	0xA8318000  LDI.B	R3, R3, #0
0x1FE8	0x64200027  LDK.L	R2, #39
0x1FEC	0x4411D00D  BEXTU.L	R1, R3, #256
0x1FF0	0x4402C000  MOVE.L	R0, R5
0x1FF4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR1 end address is: 36 (R9)
0x1FF8	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1352 :: 		
0x1FFC	0x00300801  JMP	L___Lib_UART_UARTX_Write_Reg55097
L___Lib_UART_UARTX_Write_Reg550163:
;__Lib_UART.c, 1347 :: 		
0x2000	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1352 :: 		
L___Lib_UART_UARTX_Write_Reg55097:
;__Lib_UART.c, 1353 :: 		
; tmpLCR1 start address is: 16 (R4)
; tmpLCR1 end address is: 16 (R4)
0x2004	0x00300803  JMP	L___Lib_UART_UARTX_Write_Reg55096
L___Lib_UART_UARTX_Write_Reg550164:
;__Lib_UART.c, 1344 :: 		
0x2008	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1353 :: 		
L___Lib_UART_UARTX_Write_Reg55096:
;__Lib_UART.c, 1356 :: 		
; tmpLCR1 start address is: 16 (R4)
0x200C	0x4433D00D  BEXTU.L	R3, R7, #256
0x2010	0x4421D00D  BEXTU.L	R2, R3, #256
0x2014	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x2018	0x4402C000  MOVE.L	R0, R5
0x201C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1358 :: 		
0x2020	0x59E3C262  CMP.B	R7, #38
0x2024	0x00200815  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55098
; addr end address is: 28 (R7)
;__Lib_UART.c, 1360 :: 		
0x2028	0x44324804  AND.L	R3, R4, #128
0x202C	0x59E1C002  CMP.B	R3, #0
0x2030	0x00200815  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55099
;__Lib_UART.c, 1362 :: 		
0x2034	0x4432C560  ADD.L	R3, R5, #86
0x2038	0xB0320000  STI.B	R3, #0, R4
; tmpLCR1 end address is: 16 (R4)
;__Lib_UART.c, 1363 :: 		
0x203C	0x4432C560  ADD.L	R3, R5, #86
0x2040	0xA8318000  LDI.B	R3, R3, #0
0x2044	0x64200027  LDK.L	R2, #39
0x2048	0x4411D00D  BEXTU.L	R1, R3, #256
0x204C	0x4402C000  MOVE.L	R0, R5
0x2050	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1364 :: 		
L___Lib_UART_UARTX_Write_Reg55099:
;__Lib_UART.c, 1365 :: 		
L___Lib_UART_UARTX_Write_Reg55098:
;__Lib_UART.c, 1368 :: 		
0x2054	0x59E44BF2  CMP.B	R8, #191
0x2058	0x0020081F  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550100
;__Lib_UART.c, 1370 :: 		
0x205C	0x4432C560  ADD.L	R3, R5, #86
0x2060	0xB0340000  STI.B	R3, #0, R8
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1371 :: 		
0x2064	0x4432C560  ADD.L	R3, R5, #86
0x2068	0xA8318000  LDI.B	R3, R3, #0
0x206C	0x64200027  LDK.L	R2, #39
0x2070	0x4411D00D  BEXTU.L	R1, R3, #256
0x2074	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x2078	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1372 :: 		
L___Lib_UART_UARTX_Write_Reg550100:
;__Lib_UART.c, 1373 :: 		
0x207C	0x00300845  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1376 :: 		
L___Lib_UART_UARTX_Write_Reg550101:
;__Lib_UART.c, 1381 :: 		
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x2080	0x4432C560  ADD.L	R3, R5, #86
0x2084	0xB0330000  STI.B	R3, #0, R6
; val end address is: 24 (R6)
;__Lib_UART.c, 1382 :: 		
0x2088	0x4443D00D  BEXTU.L	R4, R7, #256
; addr end address is: 28 (R7)
0x208C	0x4432C560  ADD.L	R3, R5, #86
0x2090	0xA8318000  LDI.B	R3, R3, #0
0x2094	0x4422500D  BEXTU.L	R2, R4, #256
0x2098	0x4411D00D  BEXTU.L	R1, R3, #256
0x209C	0x4402C000  MOVE.L	R0, R5
0x20A0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1384 :: 		
0x20A4	0x4432C560  ADD.L	R3, R5, #86
0x20A8	0xA8318000  LDI.B	R3, R3, #0
0x20AC	0x59E1CBF2  CMP.B	R3, #191
0x20B0	0x00200832  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550102
;__Lib_UART.c, 1386 :: 		
0x20B4	0x4442C550  ADD.L	R4, R5, #85
; UARTx end address is: 20 (R5)
0x20B8	0xA8320000  LDI.B	R3, R4, #0
0x20BC	0x4431C805  OR.L	R3, R3, #128
0x20C0	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1387 :: 		
0x20C4	0x00300836  JMP	L___Lib_UART_UARTX_Write_Reg550103
L___Lib_UART_UARTX_Write_Reg550102:
;__Lib_UART.c, 1390 :: 		
; UARTx start address is: 20 (R5)
0x20C8	0x4442C550  ADD.L	R4, R5, #85
0x20CC	0x4432C560  ADD.L	R3, R5, #86
; UARTx end address is: 20 (R5)
0x20D0	0xA8318000  LDI.B	R3, R3, #0
0x20D4	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1391 :: 		
L___Lib_UART_UARTX_Write_Reg550103:
;__Lib_UART.c, 1392 :: 		
0x20D8	0x00300845  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1395 :: 		
L___Lib_UART_UARTX_Write_Reg550104:
;__Lib_UART.c, 1397 :: 		
0x20DC	0x00300845  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1398 :: 		
L___Lib_UART_UARTX_Write_Reg55082:
; tmpLCR1 start address is: 36 (R9)
; tmpLCR start address is: 32 (R8)
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x20E0	0x59E3C212  CMP.B	R7, #33
0x20E4	0x00280770  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55084
0x20E8	0x59E3C242  CMP.B	R7, #36
0x20EC	0x00280795  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55087
0x20F0	0x59E3C262  CMP.B	R7, #38
0x20F4	0x002807D9  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55092
0x20F8	0x59E3C282  CMP.B	R7, #40
0x20FC	0x002807D9  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55093
0x2100	0x59E3C2B2  CMP.B	R7, #43
0x2104	0x002807D9  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55094
; tmpLCR end address is: 32 (R8)
; tmpLCR1 end address is: 36 (R9)
0x2108	0x59E3C272  CMP.B	R7, #39
0x210C	0x00280820  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg550101
; UARTx end address is: 20 (R5)
; val end address is: 24 (R6)
; addr end address is: 28 (R7)
0x2110	0x00300837  JMP	L___Lib_UART_UARTX_Write_Reg550104
L___Lib_UART_UARTX_Write_Reg55083:
;__Lib_UART.c, 1400 :: 		
;__Lib_UART.c, 1401 :: 		
L_end_UARTX_Write_Reg550:
0x2114	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Write_Reg550
__Lib_UART_UARTx_Read_ICR:
;__Lib_UART.c, 1530 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x2118	0x44404000  MOVE.L	R4, R0
0x211C	0x4460D00D  BEXTU.L	R6, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 24 (R6)
;__Lib_UART.c, 1532 :: 		
; tmpLCR start address is: 20 (R5)
0x2120	0x64500000  LDK.L	R5, #0
;__Lib_UART.c, 1535 :: 		
0x2124	0x44224560  ADD.L	R2, R4, #86
0x2128	0xA8210000  LDI.B	R2, R2, #0
0x212C	0x59E14BF2  CMP.B	R2, #191
0x2130	0x0020085A  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR165
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1537 :: 		
0x2134	0x44324560  ADD.L	R3, R4, #86
0x2138	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1538 :: 		
0x213C	0x44224550  ADD.L	R2, R4, #85
0x2140	0xA8210000  LDI.B	R2, R2, #0
0x2144	0x442147F4  AND.L	R2, R2, #127
0x2148	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1539 :: 		
0x214C	0x44224560  ADD.L	R2, R4, #86
0x2150	0xA8210000  LDI.B	R2, R2, #0
0x2154	0x4411500D  BEXTU.L	R1, R2, #256
0x2158	0x64200027  LDK.L	R2, #39
0x215C	0x44024000  MOVE.L	R0, R4
0x2160	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1540 :: 		
0x2164	0x0030085A  JMP	L___Lib_UART_UARTx_Read_ICR105
L___Lib_UART_UARTx_Read_ICR165:
;__Lib_UART.c, 1535 :: 		
;__Lib_UART.c, 1540 :: 		
L___Lib_UART_UARTx_Read_ICR105:
;__Lib_UART.c, 1544 :: 		
; tmpLCR start address is: 20 (R5)
0x2168	0x59E34002  CMP.B	R6, #0
0x216C	0x00200869  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR106
; addr end address is: 24 (R6)
;__Lib_UART.c, 1547 :: 		
0x2170	0x6420002B  LDK.L	R2, #43
0x2174	0x64100000  LDK.L	R1, #0
0x2178	0x44024000  MOVE.L	R0, R4
0x217C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1549 :: 		
0x2180	0x44224540  ADD.L	R2, R4, #84
0x2184	0xA8210000  LDI.B	R2, R2, #0
0x2188	0x4411500D  BEXTU.L	R1, R2, #256
0x218C	0x64200035  LDK.L	R2, #53
0x2190	0x44024000  MOVE.L	R0, R4
0x2194	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1550 :: 		
0x2198	0x44224540  ADD.L	R2, R4, #84
0x219C	0xA8610000  LDI.B	R6, R2, #0
; regVal start address is: 24 (R6)
;__Lib_UART.c, 1551 :: 		
; regVal end address is: 24 (R6)
0x21A0	0x0030088D  JMP	L___Lib_UART_UARTx_Read_ICR107
L___Lib_UART_UARTx_Read_ICR106:
;__Lib_UART.c, 1555 :: 		
; addr start address is: 24 (R6)
0x21A4	0x6420002B  LDK.L	R2, #43
0x21A8	0x64100000  LDK.L	R1, #0
0x21AC	0x44024000  MOVE.L	R0, R4
0x21B0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1556 :: 		
0x21B4	0x44324540  ADD.L	R3, R4, #84
0x21B8	0xA8218000  LDI.B	R2, R3, #0
0x21BC	0x44214405  OR.L	R2, R2, #64
0x21C0	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1557 :: 		
0x21C4	0x44224540  ADD.L	R2, R4, #84
0x21C8	0xA8210000  LDI.B	R2, R2, #0
0x21CC	0x4411500D  BEXTU.L	R1, R2, #256
0x21D0	0x64200035  LDK.L	R2, #53
0x21D4	0x44024000  MOVE.L	R0, R4
0x21D8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1559 :: 		
0x21DC	0x6420002B  LDK.L	R2, #43
0x21E0	0x4413500D  BEXTU.L	R1, R6, #256
; addr end address is: 24 (R6)
0x21E4	0x44024000  MOVE.L	R0, R4
0x21E8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1561 :: 		
0x21EC	0x64100035  LDK.L	R1, #53
0x21F0	0x44024000  MOVE.L	R0, R4
0x21F4	0x00340082  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x21F8	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1563 :: 		
0x21FC	0x6420002B  LDK.L	R2, #43
0x2200	0x64100000  LDK.L	R1, #0
0x2204	0x44024000  MOVE.L	R0, R4
0x2208	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1564 :: 		
0x220C	0x44324540  ADD.L	R3, R4, #84
0x2210	0xA8218000  LDI.B	R2, R3, #0
0x2214	0x44217BF4  AND.L	R2, R2, #-65
0x2218	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1565 :: 		
0x221C	0x44224540  ADD.L	R2, R4, #84
0x2220	0xA8210000  LDI.B	R2, R2, #0
0x2224	0x4411500D  BEXTU.L	R1, R2, #256
0x2228	0x64200035  LDK.L	R2, #53
0x222C	0x44024000  MOVE.L	R0, R4
0x2230	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; regVal end address is: 24 (R6)
;__Lib_UART.c, 1566 :: 		
L___Lib_UART_UARTx_Read_ICR107:
;__Lib_UART.c, 1569 :: 		
; regVal start address is: 24 (R6)
0x2234	0x59E2CBF2  CMP.B	R5, #191
0x2238	0x00200897  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR108
;__Lib_UART.c, 1571 :: 		
0x223C	0x44224560  ADD.L	R2, R4, #86
0x2240	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1572 :: 		
0x2244	0x44224560  ADD.L	R2, R4, #86
0x2248	0xA8210000  LDI.B	R2, R2, #0
0x224C	0x4411500D  BEXTU.L	R1, R2, #256
0x2250	0x64200027  LDK.L	R2, #39
0x2254	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x2258	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1573 :: 		
L___Lib_UART_UARTx_Read_ICR108:
;__Lib_UART.c, 1575 :: 		
0x225C	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
;__Lib_UART.c, 1576 :: 		
L_end_UARTx_Read_ICR:
0x2260	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_ICR
__Lib_UART_UARTx_Read_Reg:
;__Lib_UART.c, 888 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; addr start address is: 4 (R1)
;__Lib_UART.c, 890 :: 		
; regVal start address is: 8 (R2)
0x0208	0x64200000  LDK.L	R2, #0
;__Lib_UART.c, 892 :: 		
0x020C	0x003000D1  JMP	L___Lib_UART_UARTx_Read_Reg13
; addr end address is: 4 (R1)
; regVal end address is: 8 (R2)
;__Lib_UART.c, 894 :: 		
L___Lib_UART_UARTx_Read_Reg15:
;__Lib_UART.c, 895 :: 		
0x0210	0xAC200000  LDI.L	R2, R0, #0
; UARTx end address is: 0 (R0)
0x0214	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 896 :: 		
; regVal end address is: 0 (R0)
0x0218	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 897 :: 		
L___Lib_UART_UARTx_Read_Reg16:
;__Lib_UART.c, 898 :: 		
; UARTx start address is: 0 (R0)
0x021C	0x442040C0  ADD.L	R2, R0, #12
; UARTx end address is: 0 (R0)
0x0220	0xAC210000  LDI.L	R2, R2, #0
0x0224	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 899 :: 		
; regVal end address is: 0 (R0)
0x0228	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 900 :: 		
L___Lib_UART_UARTx_Read_Reg17:
;__Lib_UART.c, 901 :: 		
; UARTx start address is: 0 (R0)
0x022C	0x44204080  ADD.L	R2, R0, #8
; UARTx end address is: 0 (R0)
0x0230	0xAC210000  LDI.L	R2, R2, #0
0x0234	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 902 :: 		
; regVal end address is: 0 (R0)
0x0238	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 903 :: 		
L___Lib_UART_UARTx_Read_Reg18:
;__Lib_UART.c, 904 :: 		
; UARTx start address is: 0 (R0)
0x023C	0x44204100  ADD.L	R2, R0, #16
; UARTx end address is: 0 (R0)
0x0240	0xAC210000  LDI.L	R2, R2, #0
0x0244	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 905 :: 		
; regVal end address is: 0 (R0)
0x0248	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 906 :: 		
L___Lib_UART_UARTx_Read_Reg19:
;__Lib_UART.c, 907 :: 		
; UARTx start address is: 0 (R0)
0x024C	0x44204140  ADD.L	R2, R0, #20
; UARTx end address is: 0 (R0)
0x0250	0xAC210000  LDI.L	R2, R2, #0
0x0254	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 908 :: 		
; regVal end address is: 0 (R0)
0x0258	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 909 :: 		
L___Lib_UART_UARTx_Read_Reg20:
;__Lib_UART.c, 910 :: 		
; UARTx start address is: 0 (R0)
0x025C	0x442041C0  ADD.L	R2, R0, #28
; UARTx end address is: 0 (R0)
0x0260	0xAC210000  LDI.L	R2, R2, #0
0x0264	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 911 :: 		
; regVal end address is: 0 (R0)
0x0268	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 912 :: 		
L___Lib_UART_UARTx_Read_Reg21:
;__Lib_UART.c, 913 :: 		
; UARTx start address is: 0 (R0)
0x026C	0x44204200  ADD.L	R2, R0, #32
; UARTx end address is: 0 (R0)
0x0270	0xAC210000  LDI.L	R2, R2, #0
0x0274	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 914 :: 		
; regVal end address is: 0 (R0)
0x0278	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 915 :: 		
L___Lib_UART_UARTx_Read_Reg22:
;__Lib_UART.c, 916 :: 		
; UARTx start address is: 0 (R0)
0x027C	0x44204240  ADD.L	R2, R0, #36
; UARTx end address is: 0 (R0)
0x0280	0xAC210000  LDI.L	R2, R2, #0
0x0284	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 917 :: 		
; regVal end address is: 0 (R0)
0x0288	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 918 :: 		
L___Lib_UART_UARTx_Read_Reg23:
;__Lib_UART.c, 919 :: 		
; UARTx start address is: 0 (R0)
0x028C	0x44204280  ADD.L	R2, R0, #40
; UARTx end address is: 0 (R0)
0x0290	0xAC210000  LDI.L	R2, R2, #0
0x0294	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 920 :: 		
; regVal end address is: 0 (R0)
0x0298	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 921 :: 		
L___Lib_UART_UARTx_Read_Reg24:
;__Lib_UART.c, 922 :: 		
; UARTx start address is: 0 (R0)
0x029C	0x442042C0  ADD.L	R2, R0, #44
; UARTx end address is: 0 (R0)
0x02A0	0xAC210000  LDI.L	R2, R2, #0
0x02A4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 923 :: 		
; regVal end address is: 0 (R0)
0x02A8	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 924 :: 		
L___Lib_UART_UARTx_Read_Reg25:
;__Lib_UART.c, 925 :: 		
; UARTx start address is: 0 (R0)
0x02AC	0x44204300  ADD.L	R2, R0, #48
; UARTx end address is: 0 (R0)
0x02B0	0xAC210000  LDI.L	R2, R2, #0
0x02B4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 926 :: 		
; regVal end address is: 0 (R0)
0x02B8	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 927 :: 		
L___Lib_UART_UARTx_Read_Reg26:
;__Lib_UART.c, 928 :: 		
; UARTx start address is: 0 (R0)
0x02BC	0x44204340  ADD.L	R2, R0, #52
; UARTx end address is: 0 (R0)
0x02C0	0xAC210000  LDI.L	R2, R2, #0
0x02C4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 929 :: 		
; regVal end address is: 0 (R0)
0x02C8	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 930 :: 		
L___Lib_UART_UARTx_Read_Reg27:
;__Lib_UART.c, 931 :: 		
; UARTx start address is: 0 (R0)
0x02CC	0x44204380  ADD.L	R2, R0, #56
; UARTx end address is: 0 (R0)
0x02D0	0xAC210000  LDI.L	R2, R2, #0
0x02D4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 932 :: 		
; regVal end address is: 0 (R0)
0x02D8	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 933 :: 		
L___Lib_UART_UARTx_Read_Reg28:
;__Lib_UART.c, 934 :: 		
; UARTx start address is: 0 (R0)
0x02DC	0x442043C0  ADD.L	R2, R0, #60
; UARTx end address is: 0 (R0)
0x02E0	0xAC210000  LDI.L	R2, R2, #0
0x02E4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 935 :: 		
; regVal end address is: 0 (R0)
0x02E8	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 936 :: 		
L___Lib_UART_UARTx_Read_Reg29:
;__Lib_UART.c, 937 :: 		
; UARTx start address is: 0 (R0)
0x02EC	0x44204400  ADD.L	R2, R0, #64
; UARTx end address is: 0 (R0)
0x02F0	0xAC210000  LDI.L	R2, R2, #0
0x02F4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 938 :: 		
; regVal end address is: 0 (R0)
0x02F8	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 939 :: 		
L___Lib_UART_UARTx_Read_Reg30:
;__Lib_UART.c, 940 :: 		
; UARTx start address is: 0 (R0)
0x02FC	0x44204440  ADD.L	R2, R0, #68
; UARTx end address is: 0 (R0)
0x0300	0xAC210000  LDI.L	R2, R2, #0
0x0304	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 941 :: 		
; regVal end address is: 0 (R0)
0x0308	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 942 :: 		
L___Lib_UART_UARTx_Read_Reg31:
;__Lib_UART.c, 943 :: 		
; UARTx start address is: 0 (R0)
0x030C	0x442044C0  ADD.L	R2, R0, #76
; UARTx end address is: 0 (R0)
0x0310	0xAC210000  LDI.L	R2, R2, #0
0x0314	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 944 :: 		
; regVal end address is: 0 (R0)
0x0318	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 945 :: 		
L___Lib_UART_UARTx_Read_Reg32:
;__Lib_UART.c, 946 :: 		
; UARTx start address is: 0 (R0)
0x031C	0x44204480  ADD.L	R2, R0, #72
; UARTx end address is: 0 (R0)
0x0320	0xAC210000  LDI.L	R2, R2, #0
0x0324	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 947 :: 		
; regVal end address is: 0 (R0)
0x0328	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 948 :: 		
L___Lib_UART_UARTx_Read_Reg33:
;__Lib_UART.c, 949 :: 		
; UARTx start address is: 0 (R0)
0x032C	0x44204500  ADD.L	R2, R0, #80
; UARTx end address is: 0 (R0)
0x0330	0xAC210000  LDI.L	R2, R2, #0
0x0334	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 950 :: 		
; regVal end address is: 0 (R0)
0x0338	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 951 :: 		
L___Lib_UART_UARTx_Read_Reg34:
;__Lib_UART.c, 952 :: 		
; regVal start address is: 8 (R2)
0x033C	0x4401500D  BEXTU.L	R0, R2, #256
0x0340	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 954 :: 		
L___Lib_UART_UARTx_Read_Reg13:
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0344	0x59E0C202  CMP.B	R1, #32
0x0348	0x00280084  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg15
0x034C	0x59E0C232  CMP.B	R1, #35
0x0350	0x00280087  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg16
0x0354	0x59E0C222  CMP.B	R1, #34
0x0358	0x0028008B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg17
0x035C	0x59E0C242  CMP.B	R1, #36
0x0360	0x0028008F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg18
0x0364	0x59E0C252  CMP.B	R1, #37
0x0368	0x00280093  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg19
0x036C	0x59E0C272  CMP.B	R1, #39
0x0370	0x00280097  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg20
0x0374	0x59E0C282  CMP.B	R1, #40
0x0378	0x0028009B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg21
0x037C	0x59E0C292  CMP.B	R1, #41
0x0380	0x0028009F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg22
0x0384	0x59E0C2A2  CMP.B	R1, #42
0x0388	0x002800A3  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg23
0x038C	0x59E0C2B2  CMP.B	R1, #43
0x0390	0x002800A7  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg24
0x0394	0x59E0C2C2  CMP.B	R1, #44
0x0398	0x002800AB  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg25
0x039C	0x59E0C2D2  CMP.B	R1, #45
0x03A0	0x002800AF  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg26
0x03A4	0x59E0C2E2  CMP.B	R1, #46
0x03A8	0x002800B3  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg27
0x03AC	0x59E0C302  CMP.B	R1, #48
0x03B0	0x002800B7  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg28
0x03B4	0x59E0C312  CMP.B	R1, #49
0x03B8	0x002800BB  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg29
0x03BC	0x59E0C322  CMP.B	R1, #50
0x03C0	0x002800BF  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg30
0x03C4	0x59E0C342  CMP.B	R1, #52
0x03C8	0x002800C3  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg31
0x03CC	0x59E0C332  CMP.B	R1, #51
0x03D0	0x002800C7  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg32
0x03D4	0x59E0C352  CMP.B	R1, #53
0x03D8	0x002800CB  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg33
; UARTx end address is: 0 (R0)
; addr end address is: 4 (R1)
0x03DC	0x003000CF  JMP	L___Lib_UART_UARTx_Read_Reg34
; regVal end address is: 8 (R2)
L___Lib_UART_UARTx_Read_Reg14:
;__Lib_UART.c, 955 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 956 :: 		
L_end_UARTx_Read_Reg:
0x03E0	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_Reg
__Lib_UART_UARTx_Set_Baud_Rate:
;__Lib_UART.c, 1636 :: 		
; clk_freq start address is: 8 (R2)
; baudrate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x2264	0x44704000  MOVE.L	R7, R0
0x2268	0x4480C000  MOVE.L	R8, R1
0x226C	0x44914000  MOVE.L	R9, R2
; clk_freq end address is: 8 (R2)
; baudrate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; baudrate start address is: 32 (R8)
; clk_freq start address is: 36 (R9)
;__Lib_UART.c, 1642 :: 		
0x2270	0x64100028  LDK.L	R1, #40
0x2274	0x4403C000  MOVE.L	R0, R7
0x2278	0x0034011C  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x227C	0x44304804  AND.L	R3, R0, #128
0x2280	0x59E1C002  CMP.B	R3, #0
0x2284	0x002808AB  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Baud_Rate112
;__Lib_UART.c, 1644 :: 		
0x2288	0x64100001  LDK.L	R1, #1
0x228C	0x4403C000  MOVE.L	R0, R7
0x2290	0x00340846  CALL	__Lib_UART_UARTx_Read_ICR+0
0x2294	0x4430500D  BEXTU.L	R3, R0, #256
0x2298	0x44A1C039  LSHR.L	R10, R3, #3
0x229C	0x44A5500D  BEXTU.L	R10, R10, #256
0x22A0	0x44A541F4  AND.L	R10, R10, #31
0x22A4	0x44A5500D  BEXTU.L	R10, R10, #256
; prescaler start address is: 40 (R10)
;__Lib_UART.c, 1645 :: 		
; prescaler end address is: 40 (R10)
0x22A8	0x003008AC  JMP	L___Lib_UART_UARTx_Set_Baud_Rate113
L___Lib_UART_UARTx_Set_Baud_Rate112:
;__Lib_UART.c, 1648 :: 		
; prescaler start address is: 40 (R10)
0x22AC	0x64A00001  LDK.L	R10, #1
; prescaler end address is: 40 (R10)
;__Lib_UART.c, 1649 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate113:
;__Lib_UART.c, 1652 :: 		
; prescaler start address is: 40 (R10)
0x22B0	0x64100002  LDK.L	R1, #2
0x22B4	0x4403C000  MOVE.L	R0, R7
0x22B8	0x00340846  CALL	__Lib_UART_UARTx_Read_ICR+0
0x22BC	0x443040F4  AND.L	R3, R0, #15
; sample_clock start address is: 0 (R0)
0x22C0	0x4401D00D  BEXTU.L	R0, R3, #256
;__Lib_UART.c, 1653 :: 		
0x22C4	0x59E1C032  CMP.B	R3, #3
0x22C8	0x01A808B5  JMPC	R30, A, #1, L___Lib_UART_UARTx_Set_Baud_Rate171
;__Lib_UART.c, 1655 :: 		
0x22CC	0x64000010  LDK.L	R0, #16
; sample_clock end address is: 0 (R0)
;__Lib_UART.c, 1656 :: 		
0x22D0	0x003008B5  JMP	L___Lib_UART_UARTx_Set_Baud_Rate114
L___Lib_UART_UARTx_Set_Baud_Rate171:
;__Lib_UART.c, 1653 :: 		
;__Lib_UART.c, 1656 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate114:
;__Lib_UART.c, 1659 :: 		
; sample_clock start address is: 0 (R0)
0x22D4	0x4430500D  BEXTU.L	R3, R0, #256
; sample_clock end address is: 0 (R0)
0x22D8	0xF4418088  MUL.L	R4, R3, R8
; baudrate end address is: 32 (R8)
0x22DC	0x4435500D  BEXTU.L	R3, R10, #256
; prescaler end address is: 40 (R10)
0x22E0	0xF4320038  MUL.L	R3, R4, R3
0x22E4	0xF4348030  UDIV.L	R3, R9, R3
; clk_freq end address is: 36 (R9)
; divisior start address is: 32 (R8)
0x22E8	0x4481C00D  BEXTU.L	R8, R3, #0
;__Lib_UART.c, 1660 :: 		
0x22EC	0x4431C00D  BEXTU.L	R3, R3, #0
0x22F0	0x4431C089  LSHR.L	R3, R3, #8
0x22F4	0x4431C00D  BEXTU.L	R3, R3, #0
0x22F8	0x4431CFF4  AND.L	R3, R3, #255
0x22FC	0x4411D00D  BEXTU.L	R1, R3, #256
0x2300	0x4403C000  MOVE.L	R0, R7
0x2304	0x00340100  CALL	__Lib_UART_UARTx_Write_RegDLM+0
;__Lib_UART.c, 1661 :: 		
0x2308	0x44344FF4  AND.L	R3, R8, #255
; divisior end address is: 32 (R8)
0x230C	0x4411D00D  BEXTU.L	R1, R3, #256
0x2310	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x2314	0x0034030D  CALL	__Lib_UART_UARTx_Write_RegDLL+0
;__Lib_UART.c, 1663 :: 		
L_end_UARTx_Set_Baud_Rate:
0x2318	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Baud_Rate
__Lib_UART_UARTX_Read_Reg550:
;__Lib_UART.c, 1043 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0470	0x44404000  MOVE.L	R4, R0
0x0474	0x4450D00D  BEXTU.L	R5, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 20 (R5)
;__Lib_UART.c, 1045 :: 		
; tmpLCR start address is: 24 (R6)
0x0478	0x64600000  LDK.L	R6, #0
; regVal start address is: 0 (R0)
0x047C	0x64000000  LDK.L	R0, #0
;__Lib_UART.c, 1047 :: 		
0x0480	0x0030024B  JMP	L___Lib_UART_UARTX_Read_Reg55053
; addr end address is: 20 (R5)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1049 :: 		
L___Lib_UART_UARTX_Read_Reg55055:
;__Lib_UART.c, 1052 :: 		
0x0484	0x44224560  ADD.L	R2, R4, #86
0x0488	0xA8210000  LDI.B	R2, R2, #0
0x048C	0x44214804  AND.L	R2, R2, #128
0x0490	0x59E14802  CMP.B	R2, #128
0x0494	0x00200135  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550166
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1054 :: 		
0x0498	0x44324560  ADD.L	R3, R4, #86
0x049C	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 20 (R5)
0x04A0	0x4451500D  BEXTU.L	R5, R2, #256
;__Lib_UART.c, 1055 :: 		
0x04A4	0x44224550  ADD.L	R2, R4, #85
0x04A8	0xA8210000  LDI.B	R2, R2, #0
0x04AC	0x442147F4  AND.L	R2, R2, #127
0x04B0	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1056 :: 		
0x04B4	0x44224560  ADD.L	R2, R4, #86
0x04B8	0xA8210000  LDI.B	R2, R2, #0
0x04BC	0x4411500D  BEXTU.L	R1, R2, #256
0x04C0	0x64200027  LDK.L	R2, #39
0x04C4	0x44024000  MOVE.L	R0, R4
0x04C8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
0x04CC	0x4432D00D  BEXTU.L	R3, R5, #256
;__Lib_UART.c, 1057 :: 		
0x04D0	0x00300136  JMP	L___Lib_UART_UARTX_Read_Reg55056
L___Lib_UART_UARTX_Read_Reg550166:
;__Lib_UART.c, 1052 :: 		
0x04D4	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1057 :: 		
L___Lib_UART_UARTX_Read_Reg55056:
;__Lib_UART.c, 1060 :: 		
; tmpLCR start address is: 12 (R3)
0x04D8	0x64100020  LDK.L	R1, #32
0x04DC	0x44024000  MOVE.L	R0, R4
0x04E0	0x00340082  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x04E4	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1063 :: 		
0x04E8	0x4421C804  AND.L	R2, R3, #128
0x04EC	0x59E14802  CMP.B	R2, #128
0x04F0	0x00200145  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55057
;__Lib_UART.c, 1065 :: 		
0x04F4	0x44224560  ADD.L	R2, R4, #86
0x04F8	0xB0218000  STI.B	R2, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1066 :: 		
0x04FC	0x44224560  ADD.L	R2, R4, #86
0x0500	0xA8210000  LDI.B	R2, R2, #0
0x0504	0x4411500D  BEXTU.L	R1, R2, #256
0x0508	0x64200027  LDK.L	R2, #39
0x050C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0510	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1067 :: 		
L___Lib_UART_UARTX_Read_Reg55057:
;__Lib_UART.c, 1068 :: 		
0x0514	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x0518	0x0030025C  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1071 :: 		
L___Lib_UART_UARTX_Read_Reg55058:
;__Lib_UART.c, 1074 :: 		
; tmpLCR start address is: 24 (R6)
; UARTx start address is: 16 (R4)
0x051C	0x44224560  ADD.L	R2, R4, #86
0x0520	0xA8210000  LDI.B	R2, R2, #0
0x0524	0x44214804  AND.L	R2, R2, #128
0x0528	0x59E14802  CMP.B	R2, #128
0x052C	0x00200159  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550167
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1076 :: 		
0x0530	0x44324560  ADD.L	R3, R4, #86
0x0534	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1077 :: 		
0x0538	0x44224550  ADD.L	R2, R4, #85
0x053C	0xA8210000  LDI.B	R2, R2, #0
0x0540	0x442147F4  AND.L	R2, R2, #127
0x0544	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1078 :: 		
0x0548	0x44224560  ADD.L	R2, R4, #86
0x054C	0xA8210000  LDI.B	R2, R2, #0
0x0550	0x4411500D  BEXTU.L	R1, R2, #256
0x0554	0x64200027  LDK.L	R2, #39
0x0558	0x44024000  MOVE.L	R0, R4
0x055C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1079 :: 		
0x0560	0x0030015A  JMP	L___Lib_UART_UARTX_Read_Reg55059
L___Lib_UART_UARTX_Read_Reg550167:
;__Lib_UART.c, 1074 :: 		
0x0564	0x4453500D  BEXTU.L	R5, R6, #256
;__Lib_UART.c, 1079 :: 		
L___Lib_UART_UARTX_Read_Reg55059:
;__Lib_UART.c, 1082 :: 		
; tmpLCR start address is: 20 (R5)
0x0568	0x44224540  ADD.L	R2, R4, #84
0x056C	0xA8210000  LDI.B	R2, R2, #0
0x0570	0x44214804  AND.L	R2, R2, #128
0x0574	0x59E14802  CMP.B	R2, #128
0x0578	0x0020016A  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55060
;__Lib_UART.c, 1085 :: 		
0x057C	0x6420002B  LDK.L	R2, #43
0x0580	0x64100000  LDK.L	R1, #0
0x0584	0x44024000  MOVE.L	R0, R4
0x0588	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1088 :: 		
0x058C	0x44224540  ADD.L	R2, R4, #84
0x0590	0xA8210000  LDI.B	R2, R2, #0
0x0594	0x442147F4  AND.L	R2, R2, #127
0x0598	0x4411500D  BEXTU.L	R1, R2, #256
0x059C	0x64200035  LDK.L	R2, #53
0x05A0	0x44024000  MOVE.L	R0, R4
0x05A4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1089 :: 		
L___Lib_UART_UARTX_Read_Reg55060:
;__Lib_UART.c, 1092 :: 		
0x05A8	0x64100024  LDK.L	R1, #36
0x05AC	0x44024000  MOVE.L	R0, R4
0x05B0	0x00340082  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x05B4	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1094 :: 		
0x05B8	0x44224540  ADD.L	R2, R4, #84
0x05BC	0xA8210000  LDI.B	R2, R2, #0
0x05C0	0x44214804  AND.L	R2, R2, #128
0x05C4	0x59E14802  CMP.B	R2, #128
0x05C8	0x0020017E  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55061
;__Lib_UART.c, 1097 :: 		
0x05CC	0x6420002B  LDK.L	R2, #43
0x05D0	0x64100000  LDK.L	R1, #0
0x05D4	0x44024000  MOVE.L	R0, R4
0x05D8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1100 :: 		
0x05DC	0x44224540  ADD.L	R2, R4, #84
0x05E0	0xA8210000  LDI.B	R2, R2, #0
0x05E4	0x44214805  OR.L	R2, R2, #128
0x05E8	0x4411500D  BEXTU.L	R1, R2, #256
0x05EC	0x64200035  LDK.L	R2, #53
0x05F0	0x44024000  MOVE.L	R0, R4
0x05F4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1101 :: 		
L___Lib_UART_UARTX_Read_Reg55061:
;__Lib_UART.c, 1104 :: 		
0x05F8	0x4422C804  AND.L	R2, R5, #128
0x05FC	0x59E14802  CMP.B	R2, #128
0x0600	0x00200189  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55062
;__Lib_UART.c, 1106 :: 		
0x0604	0x44224560  ADD.L	R2, R4, #86
0x0608	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1107 :: 		
0x060C	0x44224560  ADD.L	R2, R4, #86
0x0610	0xA8210000  LDI.B	R2, R2, #0
0x0614	0x4411500D  BEXTU.L	R1, R2, #256
0x0618	0x64200027  LDK.L	R2, #39
0x061C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0620	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1108 :: 		
L___Lib_UART_UARTX_Read_Reg55062:
;__Lib_UART.c, 1109 :: 		
0x0624	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
0x0628	0x0030025C  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1112 :: 		
L___Lib_UART_UARTX_Read_Reg55063:
;__Lib_UART.c, 1113 :: 		
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
L___Lib_UART_UARTX_Read_Reg55064:
;__Lib_UART.c, 1114 :: 		
L___Lib_UART_UARTX_Read_Reg55065:
;__Lib_UART.c, 1118 :: 		
0x062C	0x44224560  ADD.L	R2, R4, #86
0x0630	0xA8210000  LDI.B	R2, R2, #0
0x0634	0x59E14BF2  CMP.B	R2, #191
0x0638	0x0020019E  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550168
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1120 :: 		
0x063C	0x44324560  ADD.L	R3, R4, #86
0x0640	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x0644	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1121 :: 		
0x0648	0x44224550  ADD.L	R2, R4, #85
0x064C	0xA8210000  LDI.B	R2, R2, #0
0x0650	0x442147F4  AND.L	R2, R2, #127
0x0654	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1122 :: 		
0x0658	0x44224560  ADD.L	R2, R4, #86
0x065C	0xA8210000  LDI.B	R2, R2, #0
0x0660	0x4411500D  BEXTU.L	R1, R2, #256
0x0664	0x64200027  LDK.L	R2, #39
0x0668	0x44024000  MOVE.L	R0, R4
0x066C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
0x0670	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1123 :: 		
0x0674	0x0030019F  JMP	L___Lib_UART_UARTX_Read_Reg55066
L___Lib_UART_UARTX_Read_Reg550168:
;__Lib_UART.c, 1118 :: 		
0x0678	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1123 :: 		
L___Lib_UART_UARTX_Read_Reg55066:
;__Lib_UART.c, 1126 :: 		
; tmpLCR start address is: 12 (R3)
0x067C	0x4422D00D  BEXTU.L	R2, R5, #256
; addr end address is: 20 (R5)
0x0680	0x4411500D  BEXTU.L	R1, R2, #256
0x0684	0x44024000  MOVE.L	R0, R4
0x0688	0x00340082  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x068C	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1129 :: 		
0x0690	0x59E1CBF2  CMP.B	R3, #191
0x0694	0x002001AE  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55067
;__Lib_UART.c, 1131 :: 		
0x0698	0x44224560  ADD.L	R2, R4, #86
0x069C	0xB0218000  STI.B	R2, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1132 :: 		
0x06A0	0x44224560  ADD.L	R2, R4, #86
0x06A4	0xA8210000  LDI.B	R2, R2, #0
0x06A8	0x4411500D  BEXTU.L	R1, R2, #256
0x06AC	0x64200027  LDK.L	R2, #39
0x06B0	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x06B4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1133 :: 		
L___Lib_UART_UARTX_Read_Reg55067:
;__Lib_UART.c, 1134 :: 		
0x06B8	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x06BC	0x0030025C  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1137 :: 		
L___Lib_UART_UARTX_Read_Reg55068:
;__Lib_UART.c, 1145 :: 		
; UARTx start address is: 16 (R4)
0x06C0	0x44224560  ADD.L	R2, R4, #86
0x06C4	0xA8210000  LDI.B	R2, R2, #0
0x06C8	0x4411500D  BEXTU.L	R1, R2, #256
0x06CC	0x64200027  LDK.L	R2, #39
0x06D0	0x44024000  MOVE.L	R0, R4
0x06D4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1146 :: 		
0x06D8	0x44224560  ADD.L	R2, R4, #86
0x06DC	0xA8210000  LDI.B	R2, R2, #0
0x06E0	0x59E14BF2  CMP.B	R2, #191
0x06E4	0x002001BF  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55069
;__Lib_UART.c, 1148 :: 		
0x06E8	0x44324550  ADD.L	R3, R4, #85
0x06EC	0xA8218000  LDI.B	R2, R3, #0
0x06F0	0x44214805  OR.L	R2, R2, #128
0x06F4	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1149 :: 		
0x06F8	0x003001C3  JMP	L___Lib_UART_UARTX_Read_Reg55070
L___Lib_UART_UARTX_Read_Reg55069:
;__Lib_UART.c, 1152 :: 		
0x06FC	0x44324550  ADD.L	R3, R4, #85
0x0700	0x44224560  ADD.L	R2, R4, #86
0x0704	0xA8210000  LDI.B	R2, R2, #0
0x0708	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1153 :: 		
L___Lib_UART_UARTX_Read_Reg55070:
;__Lib_UART.c, 1155 :: 		
0x070C	0x44224550  ADD.L	R2, R4, #85
; UARTx end address is: 16 (R4)
0x0710	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 1156 :: 		
; regVal end address is: 0 (R0)
0x0714	0x0030025C  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1159 :: 		
L___Lib_UART_UARTX_Read_Reg55071:
;__Lib_UART.c, 1166 :: 		
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x0718	0x44224560  ADD.L	R2, R4, #86
0x071C	0xA8210000  LDI.B	R2, R2, #0
0x0720	0x59E14BF2  CMP.B	R2, #191
0x0724	0x002001D7  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550169
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1168 :: 		
0x0728	0x44324560  ADD.L	R3, R4, #86
0x072C	0xA8618000  LDI.B	R6, R3, #0
; tmpLCR start address is: 24 (R6)
;__Lib_UART.c, 1169 :: 		
0x0730	0x44224550  ADD.L	R2, R4, #85
0x0734	0xA8210000  LDI.B	R2, R2, #0
0x0738	0x442147F4  AND.L	R2, R2, #127
0x073C	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1170 :: 		
0x0740	0x44224560  ADD.L	R2, R4, #86
0x0744	0xA8210000  LDI.B	R2, R2, #0
0x0748	0x4411500D  BEXTU.L	R1, R2, #256
0x074C	0x64200027  LDK.L	R2, #39
0x0750	0x44024000  MOVE.L	R0, R4
0x0754	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1171 :: 		
0x0758	0x003001D7  JMP	L___Lib_UART_UARTX_Read_Reg55072
L___Lib_UART_UARTX_Read_Reg550169:
;__Lib_UART.c, 1166 :: 		
;__Lib_UART.c, 1171 :: 		
L___Lib_UART_UARTX_Read_Reg55072:
;__Lib_UART.c, 1174 :: 		
; tmpLCR start address is: 24 (R6)
0x075C	0x44224540  ADD.L	R2, R4, #84
0x0760	0xA8210000  LDI.B	R2, R2, #0
0x0764	0x44214804  AND.L	R2, R2, #128
0x0768	0x59E14802  CMP.B	R2, #128
0x076C	0x002001E7  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55073
;__Lib_UART.c, 1177 :: 		
0x0770	0x6420002B  LDK.L	R2, #43
0x0774	0x64100000  LDK.L	R1, #0
0x0778	0x44024000  MOVE.L	R0, R4
0x077C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1179 :: 		
0x0780	0x44224540  ADD.L	R2, R4, #84
0x0784	0xA8210000  LDI.B	R2, R2, #0
0x0788	0x442147F4  AND.L	R2, R2, #127
0x078C	0x4411500D  BEXTU.L	R1, R2, #256
0x0790	0x64200035  LDK.L	R2, #53
0x0794	0x44024000  MOVE.L	R0, R4
0x0798	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1180 :: 		
L___Lib_UART_UARTX_Read_Reg55073:
;__Lib_UART.c, 1183 :: 		
0x079C	0x4422D00D  BEXTU.L	R2, R5, #256
; addr end address is: 20 (R5)
0x07A0	0x4411500D  BEXTU.L	R1, R2, #256
0x07A4	0x44024000  MOVE.L	R0, R4
0x07A8	0x00340082  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x07AC	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1186 :: 		
0x07B0	0x44224540  ADD.L	R2, R4, #84
0x07B4	0xA8210000  LDI.B	R2, R2, #0
0x07B8	0x44214804  AND.L	R2, R2, #128
0x07BC	0x59E14802  CMP.B	R2, #128
0x07C0	0x002001FC  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55074
;__Lib_UART.c, 1188 :: 		
0x07C4	0x6420002B  LDK.L	R2, #43
0x07C8	0x64100000  LDK.L	R1, #0
0x07CC	0x44024000  MOVE.L	R0, R4
0x07D0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1189 :: 		
0x07D4	0x44224540  ADD.L	R2, R4, #84
0x07D8	0xA8210000  LDI.B	R2, R2, #0
0x07DC	0x44214805  OR.L	R2, R2, #128
0x07E0	0x4411500D  BEXTU.L	R1, R2, #256
0x07E4	0x64200035  LDK.L	R2, #53
0x07E8	0x44024000  MOVE.L	R0, R4
0x07EC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1190 :: 		
L___Lib_UART_UARTX_Read_Reg55074:
;__Lib_UART.c, 1193 :: 		
0x07F0	0x59E34BF2  CMP.B	R6, #191
0x07F4	0x00200206  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55075
;__Lib_UART.c, 1195 :: 		
0x07F8	0x44224560  ADD.L	R2, R4, #86
0x07FC	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1196 :: 		
0x0800	0x44224560  ADD.L	R2, R4, #86
0x0804	0xA8210000  LDI.B	R2, R2, #0
0x0808	0x4411500D  BEXTU.L	R1, R2, #256
0x080C	0x64200027  LDK.L	R2, #39
0x0810	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0814	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1197 :: 		
L___Lib_UART_UARTX_Read_Reg55075:
;__Lib_UART.c, 1198 :: 		
0x0818	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x081C	0x0030025C  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1201 :: 		
L___Lib_UART_UARTX_Read_Reg55076:
;__Lib_UART.c, 1208 :: 		
; tmpLCR start address is: 24 (R6)
; UARTx start address is: 16 (R4)
0x0820	0x44224560  ADD.L	R2, R4, #86
0x0824	0xA8210000  LDI.B	R2, R2, #0
0x0828	0x59E14BF2  CMP.B	R2, #191
0x082C	0x00200219  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550170
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1210 :: 		
0x0830	0x44324560  ADD.L	R3, R4, #86
0x0834	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1211 :: 		
0x0838	0x44224550  ADD.L	R2, R4, #85
0x083C	0xA8210000  LDI.B	R2, R2, #0
0x0840	0x442147F4  AND.L	R2, R2, #127
0x0844	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1212 :: 		
0x0848	0x44224560  ADD.L	R2, R4, #86
0x084C	0xA8210000  LDI.B	R2, R2, #0
0x0850	0x4411500D  BEXTU.L	R1, R2, #256
0x0854	0x64200027  LDK.L	R2, #39
0x0858	0x44024000  MOVE.L	R0, R4
0x085C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1213 :: 		
0x0860	0x0030021A  JMP	L___Lib_UART_UARTX_Read_Reg55077
L___Lib_UART_UARTX_Read_Reg550170:
;__Lib_UART.c, 1208 :: 		
0x0864	0x4453500D  BEXTU.L	R5, R6, #256
;__Lib_UART.c, 1213 :: 		
L___Lib_UART_UARTX_Read_Reg55077:
;__Lib_UART.c, 1215 :: 		
; tmpLCR start address is: 20 (R5)
0x0868	0x44224540  ADD.L	R2, R4, #84
0x086C	0xA8210000  LDI.B	R2, R2, #0
0x0870	0x44214404  AND.L	R2, R2, #64
0x0874	0x59E14402  CMP.B	R2, #64
0x0878	0x0020022A  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55078
;__Lib_UART.c, 1218 :: 		
0x087C	0x6420002B  LDK.L	R2, #43
0x0880	0x64100000  LDK.L	R1, #0
0x0884	0x44024000  MOVE.L	R0, R4
0x0888	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1220 :: 		
0x088C	0x44224540  ADD.L	R2, R4, #84
0x0890	0xA8210000  LDI.B	R2, R2, #0
0x0894	0x44217BF4  AND.L	R2, R2, #-65
0x0898	0x4411500D  BEXTU.L	R1, R2, #256
0x089C	0x64200035  LDK.L	R2, #53
0x08A0	0x44024000  MOVE.L	R0, R4
0x08A4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1221 :: 		
L___Lib_UART_UARTX_Read_Reg55078:
;__Lib_UART.c, 1224 :: 		
0x08A8	0x64100029  LDK.L	R1, #41
0x08AC	0x44024000  MOVE.L	R0, R4
0x08B0	0x00340082  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x08B4	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1226 :: 		
0x08B8	0x44224540  ADD.L	R2, R4, #84
0x08BC	0xA8210000  LDI.B	R2, R2, #0
0x08C0	0x44214404  AND.L	R2, R2, #64
0x08C4	0x59E14402  CMP.B	R2, #64
0x08C8	0x0020023E  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55079
;__Lib_UART.c, 1229 :: 		
0x08CC	0x6420002B  LDK.L	R2, #43
0x08D0	0x64100000  LDK.L	R1, #0
0x08D4	0x44024000  MOVE.L	R0, R4
0x08D8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1231 :: 		
0x08DC	0x44224540  ADD.L	R2, R4, #84
0x08E0	0xA8210000  LDI.B	R2, R2, #0
0x08E4	0x44214405  OR.L	R2, R2, #64
0x08E8	0x4411500D  BEXTU.L	R1, R2, #256
0x08EC	0x64200035  LDK.L	R2, #53
0x08F0	0x44024000  MOVE.L	R0, R4
0x08F4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1232 :: 		
L___Lib_UART_UARTX_Read_Reg55079:
;__Lib_UART.c, 1235 :: 		
0x08F8	0x59E2CBF2  CMP.B	R5, #191
0x08FC	0x00200248  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55080
;__Lib_UART.c, 1237 :: 		
0x0900	0x44224560  ADD.L	R2, R4, #86
0x0904	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1238 :: 		
0x0908	0x44224560  ADD.L	R2, R4, #86
0x090C	0xA8210000  LDI.B	R2, R2, #0
0x0910	0x4411500D  BEXTU.L	R1, R2, #256
0x0914	0x64200027  LDK.L	R2, #39
0x0918	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x091C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1239 :: 		
L___Lib_UART_UARTX_Read_Reg55080:
;__Lib_UART.c, 1240 :: 		
0x0920	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
0x0924	0x0030025C  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1243 :: 		
L___Lib_UART_UARTX_Read_Reg55081:
;__Lib_UART.c, 1244 :: 		
; regVal start address is: 0 (R0)
0x0928	0x0030025C  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1245 :: 		
L___Lib_UART_UARTX_Read_Reg55053:
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x092C	0x59E2C202  CMP.B	R5, #32
0x0930	0x00280121  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55055
0x0934	0x59E2C242  CMP.B	R5, #36
0x0938	0x00280147  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55058
0x093C	0x59E2C252  CMP.B	R5, #37
0x0940	0x0028018B  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55063
0x0944	0x59E2C2A2  CMP.B	R5, #42
0x0948	0x0028018B  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55064
0x094C	0x59E2C2B2  CMP.B	R5, #43
0x0950	0x0028018B  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55065
0x0954	0x59E2C272  CMP.B	R5, #39
0x0958	0x002801B0  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55068
0x095C	0x59E2C282  CMP.B	R5, #40
0x0960	0x002801C6  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55071
0x0964	0x59E2C292  CMP.B	R5, #41
0x0968	0x00280208  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55076
; UARTx end address is: 16 (R4)
; addr end address is: 20 (R5)
; tmpLCR end address is: 24 (R6)
0x096C	0x0030024A  JMP	L___Lib_UART_UARTX_Read_Reg55081
; regVal end address is: 0 (R0)
L___Lib_UART_UARTX_Read_Reg55054:
;__Lib_UART.c, 1247 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1248 :: 		
L_end_UARTX_Read_Reg550:
0x0970	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Read_Reg550
__Lib_UART_UARTx_Write_RegDLM:
;__Lib_UART.c, 1500 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0400	0x44404000  MOVE.L	R4, R0
0x0404	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1505 :: 		
0x0408	0x44324560  ADD.L	R3, R4, #86
0x040C	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x0410	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1506 :: 		
0x0414	0x44224550  ADD.L	R2, R4, #85
0x0418	0xA8210000  LDI.B	R2, R2, #0
0x041C	0x44214805  OR.L	R2, R2, #128
0x0420	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1507 :: 		
0x0424	0x44224560  ADD.L	R2, R4, #86
0x0428	0xA8210000  LDI.B	R2, R2, #0
0x042C	0x4411500D  BEXTU.L	R1, R2, #256
0x0430	0x64200027  LDK.L	R2, #39
0x0434	0x44024000  MOVE.L	R0, R4
0x0438	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1509 :: 		
0x043C	0x64200022  LDK.L	R2, #34
0x0440	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x0444	0x44024000  MOVE.L	R0, R4
0x0448	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1511 :: 		
0x044C	0x44224560  ADD.L	R2, R4, #86
0x0450	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1512 :: 		
0x0454	0x44224560  ADD.L	R2, R4, #86
0x0458	0xA8210000  LDI.B	R2, R2, #0
0x045C	0x4411500D  BEXTU.L	R1, R2, #256
0x0460	0x64200027  LDK.L	R2, #39
0x0464	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0468	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1514 :: 		
;__Lib_UART.c, 1515 :: 		
L_end_UARTx_Write_RegDLM:
0x046C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLM
__Lib_UART_UARTx_Write_RegDLL:
;__Lib_UART.c, 1443 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0C34	0x44404000  MOVE.L	R4, R0
0x0C38	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1448 :: 		
0x0C3C	0x44324560  ADD.L	R3, R4, #86
0x0C40	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x0C44	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1449 :: 		
0x0C48	0x44224550  ADD.L	R2, R4, #85
0x0C4C	0xA8210000  LDI.B	R2, R2, #0
0x0C50	0x44214805  OR.L	R2, R2, #128
0x0C54	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1450 :: 		
0x0C58	0x44224560  ADD.L	R2, R4, #86
0x0C5C	0xA8210000  LDI.B	R2, R2, #0
0x0C60	0x4411500D  BEXTU.L	R1, R2, #256
0x0C64	0x64200027  LDK.L	R2, #39
0x0C68	0x44024000  MOVE.L	R0, R4
0x0C6C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1452 :: 		
0x0C70	0x64200023  LDK.L	R2, #35
0x0C74	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x0C78	0x44024000  MOVE.L	R0, R4
0x0C7C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1454 :: 		
0x0C80	0x44224560  ADD.L	R2, R4, #86
0x0C84	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1455 :: 		
0x0C88	0x44224560  ADD.L	R2, R4, #86
0x0C8C	0xA8210000  LDI.B	R2, R2, #0
0x0C90	0x4411500D  BEXTU.L	R1, R2, #256
0x0C94	0x64200027  LDK.L	R2, #39
0x0C98	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0C9C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1457 :: 		
;__Lib_UART.c, 1458 :: 		
L_end_UARTx_Write_RegDLL:
0x0CA0	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLL
__Lib_UART_UARTx_Set_Data_Bits:
;__Lib_UART.c, 1676 :: 		
; bits start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x25D4	0x44704000  MOVE.L	R7, R0
; bits end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; bits start address is: 4 (R1)
;__Lib_UART.c, 1678 :: 		
0x25D8	0x003009A2  JMP	L___Lib_UART_UARTx_Set_Data_Bits115
; bits end address is: 4 (R1)
;__Lib_UART.c, 1680 :: 		
L___Lib_UART_UARTx_Set_Data_Bits117:
;__Lib_UART.c, 1682 :: 		
0x25DC	0x64100027  LDK.L	R1, #39
0x25E0	0x4403C000  MOVE.L	R0, R7
0x25E4	0x0034011C  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x25E8	0x44207FC4  AND.L	R2, R0, #-4
0x25EC	0x4411500D  BEXTU.L	R1, R2, #256
0x25F0	0x64200027  LDK.L	R2, #39
0x25F4	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x25F8	0x0034076A  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1683 :: 		
0x25FC	0x003009AB  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1685 :: 		
L___Lib_UART_UARTx_Set_Data_Bits118:
;__Lib_UART.c, 1687 :: 		
; UARTx start address is: 28 (R7)
0x2600	0x64100027  LDK.L	R1, #39
0x2604	0x4403C000  MOVE.L	R0, R7
0x2608	0x0034011C  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x260C	0x44207FD4  AND.L	R2, R0, #-3
0x2610	0x4421400C  BEXTS.L	R2, R2, #0
0x2614	0x44214015  OR.L	R2, R2, #1
0x2618	0x4411500D  BEXTU.L	R1, R2, #256
0x261C	0x64200027  LDK.L	R2, #39
0x2620	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x2624	0x0034076A  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1688 :: 		
0x2628	0x003009AB  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1690 :: 		
L___Lib_UART_UARTx_Set_Data_Bits119:
;__Lib_UART.c, 1692 :: 		
; UARTx start address is: 28 (R7)
0x262C	0x64100027  LDK.L	R1, #39
0x2630	0x4403C000  MOVE.L	R0, R7
0x2634	0x0034011C  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x2638	0x44207FE4  AND.L	R2, R0, #-2
0x263C	0x4421400C  BEXTS.L	R2, R2, #0
0x2640	0x44214025  OR.L	R2, R2, #2
0x2644	0x4411500D  BEXTU.L	R1, R2, #256
0x2648	0x64200027  LDK.L	R2, #39
0x264C	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x2650	0x0034076A  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1693 :: 		
0x2654	0x003009AB  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1695 :: 		
L___Lib_UART_UARTx_Set_Data_Bits120:
;__Lib_UART.c, 1697 :: 		
; UARTx start address is: 28 (R7)
0x2658	0x64100027  LDK.L	R1, #39
0x265C	0x4403C000  MOVE.L	R0, R7
0x2660	0x0034011C  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x2664	0x44204025  OR.L	R2, R0, #2
0x2668	0x4421500D  BEXTU.L	R2, R2, #256
0x266C	0x44214015  OR.L	R2, R2, #1
0x2670	0x4411500D  BEXTU.L	R1, R2, #256
0x2674	0x64200027  LDK.L	R2, #39
0x2678	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x267C	0x0034076A  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1698 :: 		
0x2680	0x003009AB  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1700 :: 		
L___Lib_UART_UARTx_Set_Data_Bits121:
;__Lib_UART.c, 1701 :: 		
0x2684	0x003009AB  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1702 :: 		
L___Lib_UART_UARTx_Set_Data_Bits115:
; bits start address is: 4 (R1)
; UARTx start address is: 28 (R7)
0x2688	0x59E0C002  CMP.B	R1, #0
0x268C	0x00280977  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits117
0x2690	0x59E0C012  CMP.B	R1, #1
0x2694	0x00280980  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits118
0x2698	0x59E0C022  CMP.B	R1, #2
0x269C	0x0028098B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits119
0x26A0	0x59E0C032  CMP.B	R1, #3
0x26A4	0x00280996  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits120
; UARTx end address is: 28 (R7)
; bits end address is: 4 (R1)
0x26A8	0x003009A1  JMP	L___Lib_UART_UARTx_Set_Data_Bits121
L___Lib_UART_UARTx_Set_Data_Bits116:
;__Lib_UART.c, 1704 :: 		
;__Lib_UART.c, 1705 :: 		
L_end_UARTx_Set_Data_Bits:
0x26AC	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Data_Bits
__Lib_UART_UARTx_Set_Stop_Bits:
;__Lib_UART.c, 1718 :: 		
; stop start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x2580	0x44704000  MOVE.L	R7, R0
; stop end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; stop start address is: 4 (R1)
;__Lib_UART.c, 1720 :: 		
0x2584	0x59E0C002  CMP.B	R1, #0
0x2588	0x0020096C  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Set_Stop_Bits122
; stop end address is: 4 (R1)
;__Lib_UART.c, 1722 :: 		
0x258C	0x64100027  LDK.L	R1, #39
0x2590	0x4403C000  MOVE.L	R0, R7
0x2594	0x0034011C  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x2598	0x44207FB4  AND.L	R2, R0, #-5
0x259C	0x4411500D  BEXTU.L	R1, R2, #256
0x25A0	0x64200027  LDK.L	R2, #39
0x25A4	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x25A8	0x0034076A  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1723 :: 		
0x25AC	0x00300974  JMP	L___Lib_UART_UARTx_Set_Stop_Bits123
L___Lib_UART_UARTx_Set_Stop_Bits122:
;__Lib_UART.c, 1726 :: 		
; UARTx start address is: 28 (R7)
0x25B0	0x64100027  LDK.L	R1, #39
0x25B4	0x4403C000  MOVE.L	R0, R7
0x25B8	0x0034011C  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x25BC	0x44204045  OR.L	R2, R0, #4
0x25C0	0x4411500D  BEXTU.L	R1, R2, #256
0x25C4	0x64200027  LDK.L	R2, #39
0x25C8	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x25CC	0x0034076A  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1727 :: 		
L___Lib_UART_UARTx_Set_Stop_Bits123:
;__Lib_UART.c, 1729 :: 		
;__Lib_UART.c, 1730 :: 		
L_end_UARTx_Set_Stop_Bits:
0x25D0	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Stop_Bits
__Lib_UART_UARTx_Set_Polarity:
;__Lib_UART.c, 1743 :: 		
; parity start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x2428	0x44704000  MOVE.L	R7, R0
; parity end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; parity start address is: 4 (R1)
;__Lib_UART.c, 1745 :: 		
0x242C	0x00300945  JMP	L___Lib_UART_UARTx_Set_Polarity124
; parity end address is: 4 (R1)
;__Lib_UART.c, 1747 :: 		
L___Lib_UART_UARTx_Set_Polarity126:
;__Lib_UART.c, 1749 :: 		
0x2430	0x64100027  LDK.L	R1, #39
0x2434	0x4403C000  MOVE.L	R0, R7
0x2438	0x0034011C  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x243C	0x44207F74  AND.L	R2, R0, #-9
0x2440	0x4411500D  BEXTU.L	R1, R2, #256
0x2444	0x64200027  LDK.L	R2, #39
0x2448	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x244C	0x0034076A  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1750 :: 		
0x2450	0x0030094F  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1752 :: 		
L___Lib_UART_UARTx_Set_Polarity127:
;__Lib_UART.c, 1754 :: 		
; UARTx start address is: 28 (R7)
0x2454	0x64100027  LDK.L	R1, #39
0x2458	0x4403C000  MOVE.L	R0, R7
0x245C	0x0034011C  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x2460	0x44204085  OR.L	R2, R0, #8
0x2464	0x4421500D  BEXTU.L	R2, R2, #256
0x2468	0x44217EF4  AND.L	R2, R2, #-17
0x246C	0x4411500D  BEXTU.L	R1, R2, #256
0x2470	0x64200027  LDK.L	R2, #39
0x2474	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x2478	0x0034076A  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1755 :: 		
0x247C	0x0030094F  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1757 :: 		
L___Lib_UART_UARTx_Set_Polarity128:
;__Lib_UART.c, 1759 :: 		
; UARTx start address is: 28 (R7)
0x2480	0x64100027  LDK.L	R1, #39
0x2484	0x4403C000  MOVE.L	R0, R7
0x2488	0x0034011C  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x248C	0x44204085  OR.L	R2, R0, #8
0x2490	0x4421500D  BEXTU.L	R2, R2, #256
0x2494	0x44214105  OR.L	R2, R2, #16
0x2498	0x4411500D  BEXTU.L	R1, R2, #256
0x249C	0x64200027  LDK.L	R2, #39
0x24A0	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x24A4	0x0034076A  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1760 :: 		
0x24A8	0x0030094F  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1762 :: 		
L___Lib_UART_UARTx_Set_Polarity129:
;__Lib_UART.c, 1764 :: 		
; UARTx start address is: 28 (R7)
0x24AC	0x64100027  LDK.L	R1, #39
0x24B0	0x4403C000  MOVE.L	R0, R7
0x24B4	0x0034011C  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x24B8	0x44204085  OR.L	R2, R0, #8
0x24BC	0x4421500D  BEXTU.L	R2, R2, #256
0x24C0	0x44214205  OR.L	R2, R2, #32
0x24C4	0x4421500D  BEXTU.L	R2, R2, #256
0x24C8	0x44217EF4  AND.L	R2, R2, #-17
0x24CC	0x4411500D  BEXTU.L	R1, R2, #256
0x24D0	0x64200027  LDK.L	R2, #39
0x24D4	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x24D8	0x0034076A  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1765 :: 		
0x24DC	0x0030094F  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1767 :: 		
L___Lib_UART_UARTx_Set_Polarity130:
;__Lib_UART.c, 1769 :: 		
; UARTx start address is: 28 (R7)
0x24E0	0x64100027  LDK.L	R1, #39
0x24E4	0x4403C000  MOVE.L	R0, R7
0x24E8	0x0034011C  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x24EC	0x44204085  OR.L	R2, R0, #8
0x24F0	0x4421500D  BEXTU.L	R2, R2, #256
0x24F4	0x44214205  OR.L	R2, R2, #32
0x24F8	0x4421500D  BEXTU.L	R2, R2, #256
0x24FC	0x44214105  OR.L	R2, R2, #16
0x2500	0x4411500D  BEXTU.L	R1, R2, #256
0x2504	0x64200027  LDK.L	R2, #39
0x2508	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x250C	0x0034076A  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1770 :: 		
0x2510	0x0030094F  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1772 :: 		
L___Lib_UART_UARTx_Set_Polarity124:
; parity start address is: 4 (R1)
; UARTx start address is: 28 (R7)
0x2514	0x59E0C002  CMP.B	R1, #0
0x2518	0x0028090C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity126
0x251C	0x59E0C012  CMP.B	R1, #1
0x2520	0x00280915  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity127
0x2524	0x59E0C022  CMP.B	R1, #2
0x2528	0x00280920  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity128
0x252C	0x59E0C032  CMP.B	R1, #3
0x2530	0x0028092B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity129
0x2534	0x59E0C042  CMP.B	R1, #4
0x2538	0x00280938  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity130
; UARTx end address is: 28 (R7)
; parity end address is: 4 (R1)
L___Lib_UART_UARTx_Set_Polarity125:
;__Lib_UART.c, 1774 :: 		
;__Lib_UART.c, 1775 :: 		
L_end_UARTx_Set_Polarity:
0x253C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Polarity
__Lib_UART_UARTx_Set_Flow_Control:
;__Lib_UART.c, 1792 :: 		
; UARTx start address is: 0 (R0)
0x2540	0x44704000  MOVE.L	R7, R0
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
;__Lib_UART.c, 1797 :: 		
0x2544	0x64100028  LDK.L	R1, #40
0x2548	0x4403C000  MOVE.L	R0, R7
0x254C	0x0034011C  CALL	__Lib_UART_UARTX_Read_Reg550+0
;__Lib_UART.c, 1798 :: 		
0x2550	0x44104DF4  AND.L	R1, R0, #223
;__Lib_UART.c, 1799 :: 		
0x2554	0x64200028  LDK.L	R2, #40
0x2558	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x255C	0x0034076A  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1800 :: 		
L_end_UARTx_Set_Flow_Control:
0x2560	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Flow_Control
easyft90x_v7_FT900__log_init2:
;__ef_ft900_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 32 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x5D14	0x0034117C  CALL	_UART2_Init+0
;__ef_ft900_log.c, 33 :: 		logger = UART2_Write;
0x5D18	0x64106330  LDK.L	R1, #_UART2_Write+0
0x5D1C	0xBC10052C  STA.L	_logger+0, R1
;__ef_ft900_log.c, 34 :: 		return 0;
0x5D20	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 35 :: 		}
L_end__log_init2:
0x5D24	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_init2
easyft90x_v7_FT900__log_initUart:
;__ef_ft900_log.c, 37 :: 		static T_mikrobus_ret _log_initUart(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 39 :: 		UART1_Init(baud);
; baud end address is: 0 (R0)
0x5D00	0x00341195  CALL	_UART1_Init+0
;__ef_ft900_log.c, 40 :: 		logger = UART1_Write;
0x5D04	0x64106290  LDK.L	R1, #_UART1_Write+0
0x5D08	0xBC10052C  STA.L	_logger+0, R1
;__ef_ft900_log.c, 41 :: 		return 0;
0x5D0C	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 42 :: 		}
L_end__log_initUart:
0x5D10	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_initUart
_UART1_Init:
;__Lib_UART.c, 624 :: 		
; baudRate start address is: 0 (R0)
0x4654	0x95D00004  LINK	LR, #4
; baudRate end address is: 0 (R0)
; baudRate start address is: 0 (R0)
;__Lib_UART.c, 626 :: 		
0x4658	0xC4100320  LDA.L	R1, __Lib_UART_UART1+0
0x465C	0xB5F08000  STI.L	SP, #0, R1
0x4660	0x64400000  LDK.L	R4, #0
0x4664	0x64300000  LDK.L	R3, #0
0x4668	0x64200003  LDK.L	R2, #3
0x466C	0x44104000  MOVE.L	R1, R0
; baudRate end address is: 0 (R0)
0x4670	0xAC0F8000  LDI.L	R0, SP, #0
0x4674	0x00340D8D  CALL	__Lib_UART_UARTx_Init_Advanced+0
;__Lib_UART.c, 627 :: 		
L_end_UART1_Init:
0x4678	0x99D00000  UNLINK	LR
0x467C	0xA0000000  RETURN	
; end of _UART1_Init
_applicationInit:
;Click_MP3_FT90x.c, 66 :: 		void applicationInit()
;Click_MP3_FT90x.c, 68 :: 		mp3_spiDriverInit( (T_MP3_P)&_MIKROBUS1_GPIO, (T_MP3_P)&_MIKROBUS1_SPI );
0x6E70	0x6410749C  LDK.L	R1, #__MIKROBUS1_SPI+0
0x6E74	0x64007430  LDK.L	R0, #__MIKROBUS1_GPIO+0
0x6E78	0x00341B2E  CALL	_mp3_spiDriverInit+0
;Click_MP3_FT90x.c, 69 :: 		mp3_init();
0x6E7C	0x00341B8B  CALL	_mp3_init+0
;Click_MP3_FT90x.c, 70 :: 		mp3_reset();
0x6E80	0x00341B60  CALL	_mp3_reset+0
;Click_MP3_FT90x.c, 73 :: 		mp3_cmdWrite(_MP3_MODE_ADDR, 0x0800);
0x6E84	0x64100800  LDK.L	R1, #2048
0x6E88	0x64000000  LDK.L	R0, __MP3_MODE_ADDR
0x6E8C	0x00341B6D  CALL	_mp3_cmdWrite+0
;Click_MP3_FT90x.c, 74 :: 		mp3_cmdWrite(_MP3_BASS_ADDR, 0x7A00);
0x6E90	0x64107A00  LDK.L	R1, #31232
0x6E94	0x64000002  LDK.L	R0, __MP3_BASS_ADDR
0x6E98	0x00341B6D  CALL	_mp3_cmdWrite+0
;Click_MP3_FT90x.c, 75 :: 		mp3_cmdWrite(_MP3_CLOCKF_ADDR, 0x2000);
0x6E9C	0x64102000  LDK.L	R1, #8192
0x6EA0	0x64000003  LDK.L	R0, __MP3_CLOCKF_ADDR
0x6EA4	0x00341B6D  CALL	_mp3_cmdWrite+0
;Click_MP3_FT90x.c, 78 :: 		mp3_setVolume( 0x2F, 0x2F );
0x6EA8	0x6410002F  LDK.L	R1, #47
0x6EAC	0x6400002F  LDK.L	R0, #47
0x6EB0	0x00341A0E  CALL	_mp3_setVolume+0
;Click_MP3_FT90x.c, 81 :: 		Mmc_Set_Interface(_MMC_INTERFACE_SDHOST);
0x6EB4	0x64000001  LDK.L	R0, #1
0x6EB8	0x003419DC  CALL	_Mmc_Set_Interface+0
;Click_MP3_FT90x.c, 82 :: 		SDHost_Init(32, _SDHOST_CFG_4_WIDE_BUS_MODE | _SDHOST_CFG_CLOCK_FALING_EDGE);
0x6EBC	0x6410000A  LDK.L	R1, #10
0x6EC0	0x64000020  LDK.L	R0, #32
0x6EC4	0x00341956  CALL	_SDHost_Init+0
;Click_MP3_FT90x.c, 84 :: 		mikrobus_logWrite(" --- MMC FAT initialized",_LOG_LINE);
0x6EC8	0x64000004  LDK.L	R0, #?lstr1_Click_MP3_FT90x+0
0x6ECC	0x64100002  LDK.L	R1, #2
0x6ED0	0x00341B00  CALL	_mikrobus_logWrite+0
;Click_MP3_FT90x.c, 85 :: 		while ( Mmc_Fat_Init());
L_applicationInit2:
0x6ED4	0x00341B37  CALL	_Mmc_Fat_Init+0
0x6ED8	0x59E04002  CMP.B	R0, #0
0x6EDC	0x00281BB9  JMPC	R30, Z, #1, L_applicationInit3
0x6EE0	0x00301BB5  JMP	L_applicationInit2
L_applicationInit3:
;Click_MP3_FT90x.c, 86 :: 		while ( !Mmc_Fat_Assign(&mp3_filename[0], 0));
L_applicationInit4:
0x6EE4	0x64100000  LDK.L	R1, #0
0x6EE8	0x6400001D  LDK.L	R0, #_mp3_filename+0
0x6EEC	0x00341AD3  CALL	_Mmc_Fat_Assign+0
0x6EF0	0x59E04002  CMP.B	R0, #0
0x6EF4	0x00201BBF  JMPC	R30, Z, #0, L_applicationInit5
0x6EF8	0x00301BB9  JMP	L_applicationInit4
L_applicationInit5:
;Click_MP3_FT90x.c, 87 :: 		}
L_end_applicationInit:
0x6EFC	0xA0000000  RETURN	
; end of _applicationInit
_mp3_spiDriverInit:
;__mp3_Driver.c, 59 :: 		void mp3_spiDriverInit(T_MP3_P gpioObj, T_MP3_P spiObj)
; spiObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x6CB8	0x44204000  MOVE.L	R2, R0
; spiObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 8 (R2)
; spiObj start address is: 4 (R1)
;__mp3_Driver.c, 61 :: 		hal_spiMap( (T_HAL_P)spiObj );
0x6CBC	0x4400C000  MOVE.L	R0, R1
; spiObj end address is: 4 (R1)
0x6CC0	0x00341757  CALL	__mp3_Driver_hal_spiMap+0
;__mp3_Driver.c, 62 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x6CC4	0x44014000  MOVE.L	R0, R2
; gpioObj end address is: 8 (R2)
0x6CC8	0x0034174A  CALL	__mp3_Driver_hal_gpioMap+0
;__mp3_Driver.c, 64 :: 		hal_gpio_csSet(1);
0x6CCC	0x64000001  LDK.L	R0, #1
0x6CD0	0xC4600870  LDA.L	R6, __mp3_Driver_hal_gpio_csSet+0
0x6CD4	0x08340060  CALLI	R6
;__mp3_Driver.c, 65 :: 		}
L_end_mp3_spiDriverInit:
0x6CD8	0xA0000000  RETURN	
; end of _mp3_spiDriverInit
__mp3_Driver_hal_spiMap:
;__hal_ft90x.c, 32 :: 		static void hal_spiMap(T_HAL_P spiObj)
; spiObj start address is: 0 (R0)
; spiObj end address is: 0 (R0)
; spiObj start address is: 0 (R0)
;__hal_ft90x.c, 36 :: 		fp_spiWrite = tmp->spiWrite;
0x5D5C	0xCC100000  LPMI.L	R1, R0, #0
0x5D60	0xBC100864  STA.L	__mp3_Driver_fp_spiWrite+0, R1
;__hal_ft90x.c, 37 :: 		fp_spiRead  = tmp->spiRead;
0x5D64	0x44104040  ADD.L	R1, R0, #4
; spiObj end address is: 0 (R0)
0x5D68	0xCC108000  LPMI.L	R1, R1, #0
0x5D6C	0xBC100878  STA.L	__mp3_Driver_fp_spiRead+0, R1
;__hal_ft90x.c, 38 :: 		}
L_end_hal_spiMap:
0x5D70	0xA0000000  RETURN	
; end of __mp3_Driver_hal_spiMap
__mp3_Driver_hal_gpioMap:
;__mp3_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__mp3_hal.c, 326 :: 		hal_gpio_anGet = tmp->gpioGet[ __AN_PIN_INPUT__ ];
0x5D28	0x44104300  ADD.L	R1, R0, #48
0x5D2C	0xCC108000  LPMI.L	R1, R1, #0
0x5D30	0xBC100868  STA.L	__mp3_Driver_hal_gpio_anGet+0, R1
;__mp3_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x5D34	0x44104080  ADD.L	R1, R0, #8
0x5D38	0xCC108000  LPMI.L	R1, R1, #0
0x5D3C	0xBC100870  STA.L	__mp3_Driver_hal_gpio_csSet+0, R1
;__mp3_hal.c, 368 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0x5D40	0x44104040  ADD.L	R1, R0, #4
0x5D44	0xCC108000  LPMI.L	R1, R1, #0
0x5D48	0xBC100874  STA.L	__mp3_Driver_hal_gpio_rstSet+0, R1
;__mp3_hal.c, 383 :: 		hal_gpio_intSet = tmp->gpioSet[ __INT_PIN_OUTPUT__ ];
0x5D4C	0x441041C0  ADD.L	R1, R0, #28
; gpioObj end address is: 0 (R0)
0x5D50	0xCC108000  LPMI.L	R1, R1, #0
0x5D54	0xBC10086C  STA.L	__mp3_Driver_hal_gpio_intSet+0, R1
;__mp3_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x5D58	0xA0000000  RETURN	
; end of __mp3_Driver_hal_gpioMap
_UART1_Write:
;__Lib_UART.c, 638 :: 		
; dataOut start address is: 0 (R0)
0x6290	0x95D00004  LINK	LR, #4
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_UART.c, 640 :: 		
0x6294	0xC4100320  LDA.L	R1, __Lib_UART_UART1+0
0x6298	0xB5F08000  STI.L	SP, #0, R1
; dataOut end address is: 0 (R0)
0x629C	0x4410500D  BEXTU.L	R1, R0, #256
0x62A0	0xAC0F8000  LDI.L	R0, SP, #0
0x62A4	0x00341187  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 641 :: 		
L_end_UART1_Write:
0x62A8	0x99D00000  UNLINK	LR
0x62AC	0xA0000000  RETURN	
; end of _UART1_Write
__Lib_UART_UARTx_Write:
;__Lib_UART.c, 1822 :: 		
; value start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; value end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; value start address is: 4 (R1)
0x461C	0x44804000  MOVE.L	R8, R0
; UARTx end address is: 0 (R0)
; value end address is: 4 (R1)
0x4620	0x4470D00D  BEXTU.L	R7, R1, #256
;__Lib_UART.c, 1825 :: 		
L___Lib_UART_UARTx_Write133:
; value start address is: 28 (R7)
; UARTx start address is: 32 (R8)
0x4624	0x64100029  LDK.L	R1, #41
0x4628	0x44044000  MOVE.L	R0, R8
0x462C	0x0034011C  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x4630	0x44204604  AND.L	R2, R0, #96
0x4634	0x59E14602  CMP.B	R2, #96
0x4638	0x00281190  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write134
0x463C	0x00301189  JMP	L___Lib_UART_UARTx_Write133
L___Lib_UART_UARTx_Write134:
;__Lib_UART.c, 1828 :: 		
0x4640	0x64200021  LDK.L	R2, #33
0x4644	0x4413D00D  BEXTU.L	R1, R7, #256
; value end address is: 28 (R7)
0x4648	0x44044000  MOVE.L	R0, R8
; UARTx end address is: 32 (R8)
0x464C	0x0034076A  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1830 :: 		
;__Lib_UART.c, 1831 :: 		
L_end_UARTx_Write:
0x4650	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write
_UART2_Write:
;__Lib_UART.c, 696 :: 		
; dataOut start address is: 0 (R0)
0x6330	0x95D00004  LINK	LR, #4
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_UART.c, 698 :: 		
0x6334	0xC4100324  LDA.L	R1, __Lib_UART_UART2+0
0x6338	0xB5F08000  STI.L	SP, #0, R1
; dataOut end address is: 0 (R0)
0x633C	0x4410500D  BEXTU.L	R1, R0, #256
0x6340	0xAC0F8000  LDI.L	R0, SP, #0
0x6344	0x00341187  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 699 :: 		
L_end_UART2_Write:
0x6348	0x99D00000  UNLINK	LR
0x634C	0xA0000000  RETURN	
; end of _UART2_Write
_SPIM1_Write:
;__Lib_SPI.c, 395 :: 		
0x6314	0x95D00004  LINK	LR, #4
0x6318	0xB1F00000  STI.B	SP, #0, R0
;__Lib_SPI.c, 397 :: 		
0x631C	0x441FC000  ADD.L	R1, SP, #0
0x6320	0x640102A0  LDK.L	R0, #SPIM_CNTL+0
0x6324	0x003411A0  CALL	__Lib_SPI_SPIx_Read+0
;__Lib_SPI.c, 398 :: 		
L_end_SPIM1_Write:
0x6328	0x99D00000  UNLINK	LR
0x632C	0xA0000000  RETURN	
; end of _SPIM1_Write
__Lib_SPI_SPIx_Read:
;__Lib_SPI.c, 807 :: 		
; bufferIn start address is: 4 (R1)
; spiBase start address is: 0 (R0)
; bufferIn end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; bufferIn start address is: 4 (R1)
;__Lib_SPI.c, 810 :: 		
0x4680	0x44304080  ADD.L	R3, R0, #8
0x4684	0xA8208000  LDI.B	R2, R1, #0
; bufferIn end address is: 4 (R1)
0x4688	0xB4310000  STI.L	R3, #0, R2
; spiBase end address is: 0 (R0)
;__Lib_SPI.c, 813 :: 		
L___Lib_SPI_SPIx_Read36:
; spiBase start address is: 0 (R0)
0x468C	0x44204040  ADD.L	R2, R0, #4
0x4690	0xAC210000  LDI.L	R2, R2, #0
0x4694	0x44214044  AND.L	R2, R2, #4
0x4698	0x5DE14002  CMP.L	R2, #0
0x469C	0x002011A9  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Read37
0x46A0	0x003011A3  JMP	L___Lib_SPI_SPIx_Read36
L___Lib_SPI_SPIx_Read37:
;__Lib_SPI.c, 816 :: 		
L___Lib_SPI_SPIx_Read38:
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
0x46A4	0x44204040  ADD.L	R2, R0, #4
0x46A8	0xAC210000  LDI.L	R2, R2, #0
0x46AC	0x44214084  AND.L	R2, R2, #8
0x46B0	0x5DE14002  CMP.L	R2, #0
0x46B4	0x002011AF  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Read39
0x46B8	0x003011A9  JMP	L___Lib_SPI_SPIx_Read38
L___Lib_SPI_SPIx_Read39:
;__Lib_SPI.c, 819 :: 		
L___Lib_SPI_SPIx_Read40:
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
0x46BC	0x44204040  ADD.L	R2, R0, #4
0x46C0	0xAC210000  LDI.L	R2, R2, #0
0x46C4	0x44214804  AND.L	R2, R2, #128
0x46C8	0x5DE14002  CMP.L	R2, #0
0x46CC	0x002011B5  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Read41
0x46D0	0x003011AF  JMP	L___Lib_SPI_SPIx_Read40
L___Lib_SPI_SPIx_Read41:
;__Lib_SPI.c, 822 :: 		
0x46D4	0x44204080  ADD.L	R2, R0, #8
; spiBase end address is: 0 (R0)
0x46D8	0xAC210000  LDI.L	R2, R2, #0
0x46DC	0x4401500D  BEXTU.L	R0, R2, #256
;__Lib_SPI.c, 823 :: 		
L_end_SPIx_Read:
0x46E0	0xA0000000  RETURN	
; end of __Lib_SPI_SPIx_Read
_SPIM1_Enable_SS:
;__Lib_SPI.c, 422 :: 		
; ssLine start address is: 0 (R0)
; ssLine end address is: 0 (R0)
; ssLine start address is: 0 (R0)
;__Lib_SPI.c, 424 :: 		
0x6360	0x4410500D  BEXTU.L	R1, R0, #256
; ssLine end address is: 0 (R0)
0x6364	0x640102A0  LDK.L	R0, #SPIM_CNTL+0
0x6368	0x003411BE  CALL	__Lib_SPI_SPIx_Enable_SS+0
;__Lib_SPI.c, 425 :: 		
L_end_SPIM1_Enable_SS:
0x636C	0xA0000000  RETURN	
; end of _SPIM1_Enable_SS
__Lib_SPI_SPIx_Enable_SS:
;__Lib_SPI.c, 1085 :: 		
; ssLine start address is: 4 (R1)
; spiBase start address is: 0 (R0)
; ssLine end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; ssLine start address is: 4 (R1)
;__Lib_SPI.c, 1087 :: 		
0x46F8	0x444040C0  ADD.L	R4, R0, #12
; spiBase end address is: 0 (R0)
0x46FC	0x4420D00D  BEXTU.L	R2, R1, #256
; ssLine end address is: 4 (R1)
0x4700	0x44317FF6  XOR.L	R3, R2, #-1
0x4704	0xAC220000  LDI.L	R2, R4, #0
0x4708	0x44210034  AND.L	R2, R2, R3
0x470C	0xB4410000  STI.L	R4, #0, R2
;__Lib_SPI.c, 1088 :: 		
L_end_SPIx_Enable_SS:
0x4710	0xA0000000  RETURN	
; end of __Lib_SPI_SPIx_Enable_SS
_SPIM1_Disable_SS:
;__Lib_SPI.c, 431 :: 		
; ssLine start address is: 0 (R0)
; ssLine end address is: 0 (R0)
; ssLine start address is: 0 (R0)
;__Lib_SPI.c, 433 :: 		
0x6350	0x4410500D  BEXTU.L	R1, R0, #256
; ssLine end address is: 0 (R0)
0x6354	0x640102A0  LDK.L	R0, #SPIM_CNTL+0
0x6358	0x003411B9  CALL	__Lib_SPI_SPIx_Disable_SS+0
;__Lib_SPI.c, 434 :: 		
L_end_SPIM1_Disable_SS:
0x635C	0xA0000000  RETURN	
; end of _SPIM1_Disable_SS
__Lib_SPI_SPIx_Disable_SS:
;__Lib_SPI.c, 1101 :: 		
; ssLine start address is: 4 (R1)
; spiBase start address is: 0 (R0)
; ssLine end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; ssLine start address is: 4 (R1)
;__Lib_SPI.c, 1103 :: 		
0x46E4	0x443040C0  ADD.L	R3, R0, #12
; spiBase end address is: 0 (R0)
0x46E8	0xAC218000  LDI.L	R2, R3, #0
0x46EC	0x44210015  OR.L	R2, R2, R1
; ssLine end address is: 4 (R1)
0x46F0	0xB4310000  STI.L	R3, #0, R2
;__Lib_SPI.c, 1104 :: 		
L_end_SPIx_Disable_SS:
0x46F4	0xA0000000  RETURN	
; end of __Lib_SPI_SPIx_Disable_SS
easyft90x_v7_FT900__setAN_1:
;__ef_ft900_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIO_PIN9_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x6300	0xC4110084  LDA.L	R1, GPIO_PIN9_bit+0
0x6304	0x45E04293  LDL.L	R30, R0, #BitPos(GPIO_PIN9_bit+0)
0x6308	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x630C	0xBC110084  STA.L	GPIO_PIN9_bit+0, R1
L_end__setAN_1:
0x6310	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setAN_1
easyft90x_v7_FT900__setRST_1:
;__ef_ft900_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIO_PIN1_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x62C4	0xC4110084  LDA.L	R1, GPIO_PIN1_bit+0
0x62C8	0x45E04213  LDL.L	R30, R0, #BitPos(GPIO_PIN1_bit+0)
0x62CC	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x62D0	0xBC110084  STA.L	GPIO_PIN1_bit+0, R1
L_end__setRST_1:
0x62D4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRST_1
easyft90x_v7_FT900__setCS_1:
;__ef_ft900_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIO_PIN28_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x62B0	0xC4110084  LDA.L	R1, GPIO_PIN28_bit+0
0x62B4	0x45E043C3  LDL.L	R30, R0, #BitPos(GPIO_PIN28_bit+0)
0x62B8	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x62BC	0xBC110084  STA.L	GPIO_PIN28_bit+0, R1
L_end__setCS_1:
0x62C0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setCS_1
easyft90x_v7_FT900__setSCK_1:
;__ef_ft900_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIO_PIN27_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x62EC	0xC4110084  LDA.L	R1, GPIO_PIN27_bit+0
0x62F0	0x45E043B3  LDL.L	R30, R0, #BitPos(GPIO_PIN27_bit+0)
0x62F4	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x62F8	0xBC110084  STA.L	GPIO_PIN27_bit+0, R1
L_end__setSCK_1:
0x62FC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCK_1
easyft90x_v7_FT900__setMISO_1:
;__ef_ft900_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIO_PIN30_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x62D8	0xC4110084  LDA.L	R1, GPIO_PIN30_bit+0
0x62DC	0x45E043E3  LDL.L	R30, R0, #BitPos(GPIO_PIN30_bit+0)
0x62E0	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x62E4	0xBC110084  STA.L	GPIO_PIN30_bit+0, R1
L_end__setMISO_1:
0x62E8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMISO_1
easyft90x_v7_FT900__setMOSI_1:
;__ef_ft900_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIO_PIN29_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5BFC	0xC4110084  LDA.L	R1, GPIO_PIN29_bit+0
0x5C00	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN29_bit+0)
0x5C04	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x5C08	0xBC110084  STA.L	GPIO_PIN29_bit+0, R1
L_end__setMOSI_1:
0x5C0C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMOSI_1
easyft90x_v7_FT900__setPWM_1:
;__ef_ft900_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIO_PIN56_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5BE8	0xC4110088  LDA.L	R1, GPIO_PIN56_bit+0
0x5BEC	0x45E04383  LDL.L	R30, R0, #BitPos(GPIO_PIN56_bit+0)
0x5BF0	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x5BF4	0xBC110088  STA.L	GPIO_PIN56_bit+0, R1
L_end__setPWM_1:
0x5BF8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setPWM_1
easyft90x_v7_FT900__setINT_1:
;__ef_ft900_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIO_PIN3_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5C24	0xC4110084  LDA.L	R1, GPIO_PIN3_bit+0
0x5C28	0x45E04233  LDL.L	R30, R0, #BitPos(GPIO_PIN3_bit+0)
0x5C2C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x5C30	0xBC110084  STA.L	GPIO_PIN3_bit+0, R1
L_end__setINT_1:
0x5C34	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setINT_1
easyft90x_v7_FT900__setRX_1:
;__ef_ft900_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIO_PIN53_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5C10	0xC4110088  LDA.L	R1, GPIO_PIN53_bit+0
0x5C14	0x45E04353  LDL.L	R30, R0, #BitPos(GPIO_PIN53_bit+0)
0x5C18	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x5C1C	0xBC110088  STA.L	GPIO_PIN53_bit+0, R1
L_end__setRX_1:
0x5C20	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRX_1
easyft90x_v7_FT900__setTX_1:
;__ef_ft900_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIO_PIN52_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5BD4	0xC4110088  LDA.L	R1, GPIO_PIN52_bit+0
0x5BD8	0x45E04343  LDL.L	R30, R0, #BitPos(GPIO_PIN52_bit+0)
0x5BDC	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x5BE0	0xBC110088  STA.L	GPIO_PIN52_bit+0, R1
L_end__setTX_1:
0x5BE4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setTX_1
easyft90x_v7_FT900__setSCL_1:
;__ef_ft900_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIO_PIN44_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5B98	0xC4110088  LDA.L	R1, GPIO_PIN44_bit+0
0x5B9C	0x45E042C3  LDL.L	R30, R0, #BitPos(GPIO_PIN44_bit+0)
0x5BA0	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x5BA4	0xBC110088  STA.L	GPIO_PIN44_bit+0, R1
L_end__setSCL_1:
0x5BA8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCL_1
easyft90x_v7_FT900__setSDA_1:
;__ef_ft900_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIO_PIN45_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5B84	0xC4110088  LDA.L	R1, GPIO_PIN45_bit+0
0x5B88	0x45E042D3  LDL.L	R30, R0, #BitPos(GPIO_PIN45_bit+0)
0x5B8C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x5B90	0xBC110088  STA.L	GPIO_PIN45_bit+0, R1
L_end__setSDA_1:
0x5B94	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSDA_1
easyft90x_v7_FT900__setAN_2:
;__ef_ft900_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIO_PIN54_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5BC0	0xC4110088  LDA.L	R1, GPIO_PIN54_bit+0
0x5BC4	0x45E04363  LDL.L	R30, R0, #BitPos(GPIO_PIN54_bit+0)
0x5BC8	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x5BCC	0xBC110088  STA.L	GPIO_PIN54_bit+0, R1
L_end__setAN_2:
0x5BD0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setAN_2
easyft90x_v7_FT900__setRST_2:
;__ef_ft900_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIO_PIN4_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5BAC	0xC4110084  LDA.L	R1, GPIO_PIN4_bit+0
0x5BB0	0x45E04243  LDL.L	R30, R0, #BitPos(GPIO_PIN4_bit+0)
0x5BB4	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x5BB8	0xBC110084  STA.L	GPIO_PIN4_bit+0, R1
L_end__setRST_2:
0x5BBC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRST_2
easyft90x_v7_FT900__setCS_2:
;__ef_ft900_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIO_PIN61_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5C38	0xC4110088  LDA.L	R1, GPIO_PIN61_bit+0
0x5C3C	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN61_bit+0)
0x5C40	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x5C44	0xBC110088  STA.L	GPIO_PIN61_bit+0, R1
L_end__setCS_2:
0x5C48	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setCS_2
easyft90x_v7_FT900__setSCK_2:
;__ef_ft900_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIO_PIN27_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5CC4	0xC4110084  LDA.L	R1, GPIO_PIN27_bit+0
0x5CC8	0x45E043B3  LDL.L	R30, R0, #BitPos(GPIO_PIN27_bit+0)
0x5CCC	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x5CD0	0xBC110084  STA.L	GPIO_PIN27_bit+0, R1
L_end__setSCK_2:
0x5CD4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCK_2
easyft90x_v7_FT900__setMISO_2:
;__ef_ft900_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIO_PIN30_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5CB0	0xC4110084  LDA.L	R1, GPIO_PIN30_bit+0
0x5CB4	0x45E043E3  LDL.L	R30, R0, #BitPos(GPIO_PIN30_bit+0)
0x5CB8	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x5CBC	0xBC110084  STA.L	GPIO_PIN30_bit+0, R1
L_end__setMISO_2:
0x5CC0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMISO_2
easyft90x_v7_FT900__setMOSI_2:
;__ef_ft900_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIO_PIN29_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5CEC	0xC4110084  LDA.L	R1, GPIO_PIN29_bit+0
0x5CF0	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN29_bit+0)
0x5CF4	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x5CF8	0xBC110084  STA.L	GPIO_PIN29_bit+0, R1
L_end__setMOSI_2:
0x5CFC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMOSI_2
easyft90x_v7_FT900__setPWM_2:
;__ef_ft900_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIO_PIN57_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5CD8	0xC4110088  LDA.L	R1, GPIO_PIN57_bit+0
0x5CDC	0x45E04393  LDL.L	R30, R0, #BitPos(GPIO_PIN57_bit+0)
0x5CE0	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x5CE4	0xBC110088  STA.L	GPIO_PIN57_bit+0, R1
L_end__setPWM_2:
0x5CE8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setPWM_2
easyft90x_v7_FT900__setINT_2:
;__ef_ft900_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIO_PIN5_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5C9C	0xC4110084  LDA.L	R1, GPIO_PIN5_bit+0
0x5CA0	0x45E04253  LDL.L	R30, R0, #BitPos(GPIO_PIN5_bit+0)
0x5CA4	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x5CA8	0xBC110084  STA.L	GPIO_PIN5_bit+0, R1
L_end__setINT_2:
0x5CAC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setINT_2
easyft90x_v7_FT900__setRX_2:
;__ef_ft900_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIO_PIN53_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5C60	0xC4110088  LDA.L	R1, GPIO_PIN53_bit+0
0x5C64	0x45E04353  LDL.L	R30, R0, #BitPos(GPIO_PIN53_bit+0)
0x5C68	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x5C6C	0xBC110088  STA.L	GPIO_PIN53_bit+0, R1
L_end__setRX_2:
0x5C70	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRX_2
easyft90x_v7_FT900__setTX_2:
;__ef_ft900_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIO_PIN52_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5C4C	0xC4110088  LDA.L	R1, GPIO_PIN52_bit+0
0x5C50	0x45E04343  LDL.L	R30, R0, #BitPos(GPIO_PIN52_bit+0)
0x5C54	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x5C58	0xBC110088  STA.L	GPIO_PIN52_bit+0, R1
L_end__setTX_2:
0x5C5C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setTX_2
easyft90x_v7_FT900__setSCL_2:
;__ef_ft900_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIO_PIN44_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5C88	0xC4110088  LDA.L	R1, GPIO_PIN44_bit+0
0x5C8C	0x45E042C3  LDL.L	R30, R0, #BitPos(GPIO_PIN44_bit+0)
0x5C90	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x5C94	0xBC110088  STA.L	GPIO_PIN44_bit+0, R1
L_end__setSCL_2:
0x5C98	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCL_2
easyft90x_v7_FT900__setSDA_2:
;__ef_ft900_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIO_PIN45_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x5C74	0xC4110088  LDA.L	R1, GPIO_PIN45_bit+0
0x5C78	0x45E042D3  LDL.L	R30, R0, #BitPos(GPIO_PIN45_bit+0)
0x5C7C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x5C80	0xBC110088  STA.L	GPIO_PIN45_bit+0, R1
L_end__setSDA_2:
0x5C84	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSDA_2
_mp3_init:
;__mp3_Driver.c, 97 :: 		void mp3_init()
;__mp3_Driver.c, 99 :: 		hal_gpio_intSet( 1 );
0x6E2C	0x64000001  LDK.L	R0, #1
0x6E30	0xC460086C  LDA.L	R6, __mp3_Driver_hal_gpio_intSet+0
0x6E34	0x08340060  CALLI	R6
;__mp3_Driver.c, 100 :: 		hal_gpio_csSet( 1 );
0x6E38	0x64000001  LDK.L	R0, #1
0x6E3C	0xC4600870  LDA.L	R6, __mp3_Driver_hal_gpio_csSet+0
0x6E40	0x08340060  CALLI	R6
;__mp3_Driver.c, 101 :: 		hal_gpio_rstSet( 1 );
0x6E44	0x64000001  LDK.L	R0, #1
0x6E48	0xC4600874  LDA.L	R6, __mp3_Driver_hal_gpio_rstSet+0
0x6E4C	0x08340060  CALLI	R6
;__mp3_Driver.c, 102 :: 		}
L_end_mp3_init:
0x6E50	0xA0000000  RETURN	
; end of _mp3_init
_mp3_reset:
;__mp3_Driver.c, 104 :: 		void mp3_reset()
;__mp3_Driver.c, 106 :: 		hal_gpio_rstSet( 0 );
0x6D80	0x64000000  LDK.L	R0, #0
0x6D84	0xC4600874  LDA.L	R6, __mp3_Driver_hal_gpio_rstSet+0
0x6D88	0x08340060  CALLI	R6
;__mp3_Driver.c, 107 :: 		Delay_100ms();
0x6D8C	0x00341931  CALL	_Delay_100ms+0
;__mp3_Driver.c, 108 :: 		hal_gpio_rstSet( 1 );
0x6D90	0x64000001  LDK.L	R0, #1
0x6D94	0xC4600874  LDA.L	R6, __mp3_Driver_hal_gpio_rstSet+0
0x6D98	0x08340060  CALLI	R6
;__mp3_Driver.c, 110 :: 		while (!hal_gpio_anGet())
L_mp3_reset6:
0x6D9C	0xC4600868  LDA.L	R6, __mp3_Driver_hal_gpio_anGet+0
0x6DA0	0x08340060  CALLI	R6
0x6DA4	0x59E04002  CMP.B	R0, #0
0x6DA8	0x00201B6C  JMPC	R30, Z, #0, L_mp3_reset7
;__mp3_Driver.c, 112 :: 		}
0x6DAC	0x00301B67  JMP	L_mp3_reset6
L_mp3_reset7:
;__mp3_Driver.c, 113 :: 		}
L_end_mp3_reset:
0x6DB0	0xA0000000  RETURN	
; end of _mp3_reset
_Delay_100ms:
;__Lib_Delays.c, 68 :: 		void Delay_100ms() {
;__Lib_Delays.c, 69 :: 		Delay_ms(100);
0x64C4	0x6DC01937  LPM.L	R28, $+24
0x64C8	0x44004000  NOP	
L_Delay_100ms22:
0x64CC	0x45CE4012  SUB.L	R28, R28, #1
0x64D0	0x5DEE4002  CMP.L	R28, #0
0x64D4	0x00201933  JMPC	R30, Z, #0, L_Delay_100ms22
0x64D8	0x00301938  JMP	$+8
0x64DC	0x0032DCD3  	#3333331
0x64E0	0x44004000  NOP	
0x64E4	0x44004000  NOP	
;__Lib_Delays.c, 70 :: 		}
L_end_Delay_100ms:
0x64E8	0xA0000000  RETURN	
; end of _Delay_100ms
_UART1_Read:
;__Lib_UART.c, 652 :: 		
;__Lib_UART.c, 654 :: 		
0x64EC	0xC4000320  LDA.L	R0, __Lib_UART_UART1+0
0x64F0	0x003411F1  CALL	__Lib_UART_UARTx_Read+0
;__Lib_UART.c, 655 :: 		
L_end_UART1_Read:
0x64F4	0xA0000000  RETURN	
; end of _UART1_Read
__Lib_UART_UARTx_Read:
;__Lib_UART.c, 1866 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
0x47C4	0x44704000  MOVE.L	R7, R0
; UARTx end address is: 0 (R0)
;__Lib_UART.c, 1870 :: 		
L___Lib_UART_UARTx_Read137:
;__Lib_UART.c, 1873 :: 		
; UARTx start address is: 28 (R7)
; UARTx end address is: 28 (R7)
0x47C8	0x003011F3  JMP	L___Lib_UART_UARTx_Read139
L___Lib_UART_UARTx_Read172:
;__Lib_UART.c, 1877 :: 		
;__Lib_UART.c, 1873 :: 		
L___Lib_UART_UARTx_Read139:
;__Lib_UART.c, 1875 :: 		
; UARTx start address is: 28 (R7)
0x47CC	0x64100029  LDK.L	R1, #41
0x47D0	0x4403C000  MOVE.L	R0, R7
0x47D4	0x0034011C  CALL	__Lib_UART_UARTX_Read_Reg550+0
; tmpLSR start address is: 8 (R2)
0x47D8	0x4420500D  BEXTU.L	R2, R0, #256
;__Lib_UART.c, 1877 :: 		
0x47DC	0x441049F4  AND.L	R1, R0, #159
0x47E0	0x59E0C002  CMP.B	R1, #0
0x47E4	0x002811F3  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read172
;__Lib_UART.c, 1879 :: 		
0x47E8	0x441149E4  AND.L	R1, R2, #158
; tmpLSR end address is: 8 (R2)
0x47EC	0x59E0C002  CMP.B	R1, #0
0x47F0	0x002011FE  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read142
;__Lib_UART.c, 1881 :: 		
0x47F4	0x003011FF  JMP	L___Lib_UART_UARTx_Read138
;__Lib_UART.c, 1882 :: 		
L___Lib_UART_UARTx_Read142:
;__Lib_UART.c, 1883 :: 		
0x47F8	0x003011F2  JMP	L___Lib_UART_UARTx_Read137
L___Lib_UART_UARTx_Read138:
;__Lib_UART.c, 1885 :: 		
0x47FC	0x64100020  LDK.L	R1, #32
0x4800	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x4804	0x0034011C  CALL	__Lib_UART_UARTX_Read_Reg550+0
;__Lib_UART.c, 1886 :: 		
L_end_UARTx_Read:
0x4808	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read
_UART1_Data_Ready:
;__Lib_UART.c, 659 :: 		
;__Lib_UART.c, 661 :: 		
0x64F8	0xC4000320  LDA.L	R0, __Lib_UART_UART1+0
0x64FC	0x003411C5  CALL	__Lib_UART_UARTx_Data_Ready+0
;__Lib_UART.c, 662 :: 		
L_end_UART1_Data_Ready:
0x6500	0xA0000000  RETURN	
; end of _UART1_Data_Ready
__Lib_UART_UARTx_Data_Ready:
;__Lib_UART.c, 1892 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 1897 :: 		
0x4714	0x64100029  LDK.L	R1, #41
; UARTx end address is: 0 (R0)
0x4718	0x0034011C  CALL	__Lib_UART_UARTX_Read_Reg550+0
; tmpLSR start address is: 8 (R2)
0x471C	0x4420500D  BEXTU.L	R2, R0, #256
;__Lib_UART.c, 1900 :: 		
0x4720	0x441049E4  AND.L	R1, R0, #158
0x4724	0x59E0C002  CMP.B	R1, #0
0x4728	0x002811CD  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Data_Ready143
; tmpLSR end address is: 8 (R2)
;__Lib_UART.c, 1903 :: 		
0x472C	0x64000000  LDK.L	R0, #0
0x4730	0x003011D4  JMP	L_end_UARTx_Data_Ready
;__Lib_UART.c, 1904 :: 		
L___Lib_UART_UARTx_Data_Ready143:
;__Lib_UART.c, 1908 :: 		
; tmpLSR start address is: 8 (R2)
0x4734	0x44114014  AND.L	R1, R2, #1
; tmpLSR end address is: 8 (R2)
0x4738	0x59E0C002  CMP.B	R1, #0
0x473C	0x002811D2  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Data_Ready145
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1195 start address is: 0 (R0)
0x4740	0x64000001  LDK.L	R0, #1
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1195 end address is: 0 (R0)
0x4744	0x003011D3  JMP	L___Lib_UART_UARTx_Data_Ready146
L___Lib_UART_UARTx_Data_Ready145:
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1195 start address is: 0 (R0)
0x4748	0x64000000  LDK.L	R0, #0
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1195 end address is: 0 (R0)
L___Lib_UART_UARTx_Data_Ready146:
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1195 start address is: 0 (R0)
0x474C	0x4400500D  BEXTU.L	R0, R0, #256
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1195 end address is: 0 (R0)
;__Lib_UART.c, 1910 :: 		
L_end_UARTx_Data_Ready:
0x4750	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART.c, 631 :: 		
;__Lib_UART.c, 633 :: 		
0x64B8	0xC4000320  LDA.L	R0, __Lib_UART_UART1+0
0x64BC	0x003411E7  CALL	__Lib_UART_UARTx_Tx_Idle+0
;__Lib_UART.c, 634 :: 		
L_end_UART1_Tx_Idle:
0x64C0	0xA0000000  RETURN	
; end of _UART1_Tx_Idle
__Lib_UART_UARTx_Tx_Idle:
;__Lib_UART.c, 1806 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 1808 :: 		
0x479C	0x64100029  LDK.L	R1, #41
; UARTx end address is: 0 (R0)
0x47A0	0x0034011C  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x47A4	0x44104604  AND.L	R1, R0, #96
0x47A8	0x59E0C602  CMP.B	R1, #96
0x47AC	0x002811EE  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Tx_Idle131
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1177 start address is: 0 (R0)
0x47B0	0x64000000  LDK.L	R0, #0
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1177 end address is: 0 (R0)
0x47B4	0x003011EF  JMP	L___Lib_UART_UARTx_Tx_Idle132
L___Lib_UART_UARTx_Tx_Idle131:
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1177 start address is: 0 (R0)
0x47B8	0x64000001  LDK.L	R0, #1
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1177 end address is: 0 (R0)
L___Lib_UART_UARTx_Tx_Idle132:
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1177 start address is: 0 (R0)
0x47BC	0x4400500D  BEXTU.L	R0, R0, #256
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1177 end address is: 0 (R0)
;__Lib_UART.c, 1809 :: 		
L_end_UARTx_Tx_Idle:
0x47C0	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Tx_Idle
_UART2_Read:
;__Lib_UART.c, 710 :: 		
;__Lib_UART.c, 712 :: 		
0x6494	0xC4000324  LDA.L	R0, __Lib_UART_UART2+0
0x6498	0x003411F1  CALL	__Lib_UART_UARTx_Read+0
;__Lib_UART.c, 713 :: 		
L_end_UART2_Read:
0x649C	0xA0000000  RETURN	
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART.c, 717 :: 		
;__Lib_UART.c, 719 :: 		
0x64A0	0xC4000324  LDA.L	R0, __Lib_UART_UART2+0
0x64A4	0x003411C5  CALL	__Lib_UART_UARTx_Data_Ready+0
;__Lib_UART.c, 720 :: 		
L_end_UART2_Data_Ready:
0x64A8	0xA0000000  RETURN	
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART.c, 689 :: 		
;__Lib_UART.c, 691 :: 		
0x64AC	0xC4000324  LDA.L	R0, __Lib_UART_UART2+0
0x64B0	0x003411E7  CALL	__Lib_UART_UARTx_Tx_Idle+0
;__Lib_UART.c, 692 :: 		
L_end_UART2_Tx_Idle:
0x64B4	0xA0000000  RETURN	
; end of _UART2_Tx_Idle
easyft90x_v7_FT900__getAN_1:
;__ef_ft900_gpio.c, 31 :: 		static uint8_t _getAN_1  () 			{ return GPIO_PIN9_bit  ; }
0x6540	0xC4010084  LDA.L	R0, GPIO_PIN9_bit+0
0x6544	0x4400429D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN9_bit+0)
L_end__getAN_1:
0x6548	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getAN_1
easyft90x_v7_FT900__getRST_1:
;__ef_ft900_gpio.c, 32 :: 		static uint8_t _getRST_1 () 			{ return GPIO_PIN1_bit  ; }
0x6534	0xC4010084  LDA.L	R0, GPIO_PIN1_bit+0
0x6538	0x4400421D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN1_bit+0)
L_end__getRST_1:
0x653C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getRST_1
easyft90x_v7_FT900__getCS_1:
;__ef_ft900_gpio.c, 33 :: 		static uint8_t _getCS_1  () 			{ return GPIO_PIN28_bit ; }
0x654C	0xC4010084  LDA.L	R0, GPIO_PIN28_bit+0
0x6550	0x440043CD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN28_bit+0)
L_end__getCS_1:
0x6554	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getCS_1
easyft90x_v7_FT900__getSCK_1:
;__ef_ft900_gpio.c, 34 :: 		static uint8_t _getSCK_1 () 			{ return GPIO_PIN27_bit ; }
0x6510	0xC4010084  LDA.L	R0, GPIO_PIN27_bit+0
0x6514	0x440043BD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN27_bit+0)
L_end__getSCK_1:
0x6518	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSCK_1
easyft90x_v7_FT900__getMISO_1:
;__ef_ft900_gpio.c, 35 :: 		static uint8_t _getMISO_1() 			{ return GPIO_PIN30_bit ; }
0x6504	0xC4010084  LDA.L	R0, GPIO_PIN30_bit+0
0x6508	0x440043ED  BEXTU.L	R0, R0, #BitPos(GPIO_PIN30_bit+0)
L_end__getMISO_1:
0x650C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getMISO_1
easyft90x_v7_FT900__getMOSI_1:
;__ef_ft900_gpio.c, 36 :: 		static uint8_t _getMOSI_1() 			{ return GPIO_PIN29_bit ; }
0x6528	0xC4010084  LDA.L	R0, GPIO_PIN29_bit+0
0x652C	0x440043DD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN29_bit+0)
L_end__getMOSI_1:
0x6530	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getMOSI_1
easyft90x_v7_FT900__getPWM_1:
;__ef_ft900_gpio.c, 37 :: 		static uint8_t _getPWM_1 () 			{ return GPIO_PIN56_bit ; }
0x651C	0xC4010088  LDA.L	R0, GPIO_PIN56_bit+0
0x6520	0x4400438D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN56_bit+0)
L_end__getPWM_1:
0x6524	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getPWM_1
easyft90x_v7_FT900__getINT_1:
;__ef_ft900_gpio.c, 38 :: 		static uint8_t _getINT_1 () 			{ return GPIO_PIN3_bit  ; }
0x6488	0xC4010084  LDA.L	R0, GPIO_PIN3_bit+0
0x648C	0x4400423D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN3_bit+0)
L_end__getINT_1:
0x6490	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getINT_1
easyft90x_v7_FT900__getRX_1:
;__ef_ft900_gpio.c, 39 :: 		static uint8_t _getRX_1  () 			{ return GPIO_PIN53_bit ; }
0x63AC	0xC4010088  LDA.L	R0, GPIO_PIN53_bit+0
0x63B0	0x4400435D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN53_bit+0)
L_end__getRX_1:
0x63B4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getRX_1
easyft90x_v7_FT900__getTX_1:
;__ef_ft900_gpio.c, 40 :: 		static uint8_t _getTX_1  () 			{ return GPIO_PIN52_bit ; }
0x63A0	0xC4010088  LDA.L	R0, GPIO_PIN52_bit+0
0x63A4	0x4400434D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN52_bit+0)
L_end__getTX_1:
0x63A8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getTX_1
easyft90x_v7_FT900__getSCL_1:
;__ef_ft900_gpio.c, 41 :: 		static uint8_t _getSCL_1 () 			{ return GPIO_PIN44_bit ; }
0x63C4	0xC4010088  LDA.L	R0, GPIO_PIN44_bit+0
0x63C8	0x440042CD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN44_bit+0)
L_end__getSCL_1:
0x63CC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSCL_1
easyft90x_v7_FT900__getSDA_1:
;__ef_ft900_gpio.c, 42 :: 		static uint8_t _getSDA_1 () 			{ return GPIO_PIN45_bit ; }
0x63B8	0xC4010088  LDA.L	R0, GPIO_PIN45_bit+0
0x63BC	0x440042DD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN45_bit+0)
L_end__getSDA_1:
0x63C0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSDA_1
easyft90x_v7_FT900__getAN_2:
;__ef_ft900_gpio.c, 56 :: 		static uint8_t _getAN_2  ()             { return GPIO_PIN54_bit ; }
0x637C	0xC4010088  LDA.L	R0, GPIO_PIN54_bit+0
0x6380	0x4400436D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN54_bit+0)
L_end__getAN_2:
0x6384	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getAN_2
easyft90x_v7_FT900__getRST_2:
;__ef_ft900_gpio.c, 57 :: 		static uint8_t _getRST_2 ()             { return GPIO_PIN4_bit  ; }
0x6370	0xC4010084  LDA.L	R0, GPIO_PIN4_bit+0
0x6374	0x4400424D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN4_bit+0)
L_end__getRST_2:
0x6378	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getRST_2
easyft90x_v7_FT900__getCS_2:
;__ef_ft900_gpio.c, 58 :: 		static uint8_t _getCS_2  ()             { return GPIO_PIN61_bit ; }
0x6394	0xC4010088  LDA.L	R0, GPIO_PIN61_bit+0
0x6398	0x440043DD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN61_bit+0)
L_end__getCS_2:
0x639C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getCS_2
easyft90x_v7_FT900__getSCK_2:
;__ef_ft900_gpio.c, 59 :: 		static uint8_t _getSCK_2 ()             { return GPIO_PIN27_bit ; }
0x6388	0xC4010084  LDA.L	R0, GPIO_PIN27_bit+0
0x638C	0x440043BD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN27_bit+0)
L_end__getSCK_2:
0x6390	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSCK_2
easyft90x_v7_FT900__getMISO_2:
;__ef_ft900_gpio.c, 60 :: 		static uint8_t _getMISO_2()             { return GPIO_PIN30_bit ; }
0x63D0	0xC4010084  LDA.L	R0, GPIO_PIN30_bit+0
0x63D4	0x440043ED  BEXTU.L	R0, R0, #BitPos(GPIO_PIN30_bit+0)
L_end__getMISO_2:
0x63D8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getMISO_2
easyft90x_v7_FT900__getMOSI_2:
;__ef_ft900_gpio.c, 61 :: 		static uint8_t _getMOSI_2()             { return GPIO_PIN29_bit ; }
0x6464	0xC4010084  LDA.L	R0, GPIO_PIN29_bit+0
0x6468	0x440043DD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN29_bit+0)
L_end__getMOSI_2:
0x646C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getMOSI_2
easyft90x_v7_FT900__getPWM_2:
;__ef_ft900_gpio.c, 62 :: 		static uint8_t _getPWM_2 ()             { return GPIO_PIN57_bit ; }
0x6458	0xC4010088  LDA.L	R0, GPIO_PIN57_bit+0
0x645C	0x4400439D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN57_bit+0)
L_end__getPWM_2:
0x6460	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getPWM_2
easyft90x_v7_FT900__getINT_2:
;__ef_ft900_gpio.c, 63 :: 		static uint8_t _getINT_2 ()             { return GPIO_PIN5_bit  ; }
0x647C	0xC4010084  LDA.L	R0, GPIO_PIN5_bit+0
0x6480	0x4400425D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN5_bit+0)
L_end__getINT_2:
0x6484	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getINT_2
easyft90x_v7_FT900__getRX_2:
;__ef_ft900_gpio.c, 64 :: 		static uint8_t _getRX_2  ()             { return GPIO_PIN53_bit ; }
0x6470	0xC4010088  LDA.L	R0, GPIO_PIN53_bit+0
0x6474	0x4400435D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN53_bit+0)
L_end__getRX_2:
0x6478	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getRX_2
easyft90x_v7_FT900__getTX_2:
;__ef_ft900_gpio.c, 65 :: 		static uint8_t _getTX_2  ()             { return GPIO_PIN52_bit ; }
0x63E8	0xC4010088  LDA.L	R0, GPIO_PIN52_bit+0
0x63EC	0x4400434D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN52_bit+0)
L_end__getTX_2:
0x63F0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getTX_2
easyft90x_v7_FT900__getSCL_2:
;__ef_ft900_gpio.c, 66 :: 		static uint8_t _getSCL_2 ()             { return GPIO_PIN44_bit ; }
0x63DC	0xC4010088  LDA.L	R0, GPIO_PIN44_bit+0
0x63E0	0x440042CD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN44_bit+0)
L_end__getSCL_2:
0x63E4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSCL_2
easyft90x_v7_FT900__getSDA_2:
;__ef_ft900_gpio.c, 67 :: 		static uint8_t _getSDA_2 ()             { return GPIO_PIN45_bit ; }
0x644C	0xC4010088  LDA.L	R0, GPIO_PIN45_bit+0
0x6450	0x440042DD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN45_bit+0)
L_end__getSDA_2:
0x6454	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSDA_2
_mp3_cmdWrite:
;__mp3_Driver.c, 127 :: 		void mp3_cmdWrite( uint8_t address, uint16_t input )
; input start address is: 4 (R1)
; address start address is: 0 (R0)
0x6DB4	0x95D00004  LINK	LR, #4
; input end address is: 4 (R1)
; address end address is: 0 (R0)
; address start address is: 0 (R0)
; input start address is: 4 (R1)
;__mp3_Driver.c, 131 :: 		tmp[ 0 ] = _MP3_WRITE_CMD;
0x6DB8	0x444FC000  ADD.L	R4, SP, #0
0x6DBC	0x64200002  LDK.L	R2, #2
0x6DC0	0xB0410000  STI.B	R4, #0, R2
;__mp3_Driver.c, 132 :: 		tmp[ 1 ] = address;
0x6DC4	0x44224010  ADD.L	R2, R4, #1
0x6DC8	0xB0200000  STI.B	R2, #0, R0
; address end address is: 0 (R0)
;__mp3_Driver.c, 133 :: 		tmp[ 2 ] = input >> 8;
0x6DCC	0x44324020  ADD.L	R3, R4, #2
0x6DD0	0x4420C00D  BEXTU.L	R2, R1, #0
0x6DD4	0x44214089  LSHR.L	R2, R2, #8
0x6DD8	0xB0310000  STI.B	R3, #0, R2
;__mp3_Driver.c, 134 :: 		tmp[ 3 ] = input & 0x00FF;
0x6DDC	0x44324030  ADD.L	R3, R4, #3
0x6DE0	0x4420CFF4  AND.L	R2, R1, #255
; input end address is: 4 (R1)
0x6DE4	0xB0310000  STI.B	R3, #0, R2
;__mp3_Driver.c, 136 :: 		hal_gpio_csSet( 0 );
0x6DE8	0x64000000  LDK.L	R0, #0
0x6DEC	0xC4600870  LDA.L	R6, __mp3_Driver_hal_gpio_csSet+0
0x6DF0	0x08340060  CALLI	R6
;__mp3_Driver.c, 137 :: 		hal_spiWrite( tmp, 4 );
0x6DF4	0x442FC000  ADD.L	R2, SP, #0
0x6DF8	0x64100004  LDK.L	R1, #4
0x6DFC	0x44014000  MOVE.L	R0, R2
0x6E00	0x003418FD  CALL	__mp3_Driver_hal_spiWrite+0
;__mp3_Driver.c, 138 :: 		hal_gpio_csSet( 1 );
0x6E04	0x64000001  LDK.L	R0, #1
0x6E08	0xC4600870  LDA.L	R6, __mp3_Driver_hal_gpio_csSet+0
0x6E0C	0x08340060  CALLI	R6
;__mp3_Driver.c, 141 :: 		while (!hal_gpio_anGet());
L_mp3_cmdWrite10:
0x6E10	0xC4600868  LDA.L	R6, __mp3_Driver_hal_gpio_anGet+0
0x6E14	0x08340060  CALLI	R6
0x6E18	0x59E04002  CMP.B	R0, #0
0x6E1C	0x00201B89  JMPC	R30, Z, #0, L_mp3_cmdWrite11
0x6E20	0x00301B84  JMP	L_mp3_cmdWrite10
L_mp3_cmdWrite11:
;__mp3_Driver.c, 142 :: 		}
L_end_mp3_cmdWrite:
0x6E24	0x99D00000  UNLINK	LR
0x6E28	0xA0000000  RETURN	
; end of _mp3_cmdWrite
__mp3_Driver_hal_spiWrite:
;__hal_ft90x.c, 40 :: 		static void hal_spiWrite(uint8_t *pBuf, uint16_t nBytes)
; nBytes start address is: 4 (R1)
; pBuf start address is: 0 (R0)
0x63F4	0x95D00008  LINK	LR, #8
0x63F8	0x4420C00D  BEXTU.L	R2, R1, #0
; nBytes end address is: 4 (R1)
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
; nBytes start address is: 8 (R2)
;__hal_ft90x.c, 42 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (R1)
0x63FC	0x44104000  MOVE.L	R1, R0
; pBuf end address is: 0 (R0)
; nBytes end address is: 8 (R2)
; ptr end address is: 4 (R1)
0x6400	0x4401400D  BEXTU.L	R0, R2, #0
;__hal_ft90x.c, 43 :: 		while( nBytes-- )
L___mp3_Driver_hal_spiWrite0:
; ptr start address is: 4 (R1)
; nBytes start address is: 0 (R0)
; nBytes start address is: 0 (R0)
0x6404	0x4430400D  BEXTU.L	R3, R0, #0
0x6408	0x44204012  SUB.L	R2, R0, #1
0x640C	0x4401400D  BEXTU.L	R0, R2, #0
; nBytes end address is: 0 (R0)
0x6410	0x5BE1C002  CMP.S	R3, #0
0x6414	0x00281911  JMPC	R30, Z, #1, L___mp3_Driver_hal_spiWrite1
; nBytes end address is: 0 (R0)
;__hal_ft90x.c, 44 :: 		fp_spiWrite( *( ptr++ ) );
; nBytes start address is: 0 (R0)
0x6418	0xA8208000  LDI.B	R2, R1, #0
0x641C	0x4461500D  BEXTU.L	R6, R2, #256
0x6420	0xB3F00000  STI.S	SP, #0, R0
0x6424	0xB5F08004  STI.L	SP, #4, R1
0x6428	0x4403500D  BEXTU.L	R0, R6, #256
0x642C	0xC4600864  LDA.L	R6, __mp3_Driver_fp_spiWrite+0
0x6430	0x08340060  CALLI	R6
0x6434	0xAC1F8004  LDI.L	R1, SP, #4
0x6438	0xAA0F8000  LDI.S	R0, SP, #0
0x643C	0x4410C010  ADD.L	R1, R1, #1
; nBytes end address is: 0 (R0)
; ptr end address is: 4 (R1)
0x6440	0x00301901  JMP	L___mp3_Driver_hal_spiWrite0
L___mp3_Driver_hal_spiWrite1:
;__hal_ft90x.c, 45 :: 		}
L_end_hal_spiWrite:
0x6444	0x99D00000  UNLINK	LR
0x6448	0xA0000000  RETURN	
; end of __mp3_Driver_hal_spiWrite
_mp3_setVolume:
;Click_MP3_FT90x.c, 47 :: 		void mp3_setVolume(uint8_t volumeLeft, uint8_t volumeRight)
; volumeRight start address is: 4 (R1)
; volumeLeft start address is: 0 (R0)
; volumeRight end address is: 4 (R1)
; volumeLeft end address is: 0 (R0)
; volumeLeft start address is: 0 (R0)
; volumeRight start address is: 4 (R1)
;Click_MP3_FT90x.c, 50 :: 		volume = ( volumeLeft << 8 ) + volumeRight;
0x6838	0x4420500D  BEXTU.L	R2, R0, #256
; volumeLeft end address is: 0 (R0)
0x683C	0x44214088  ASHL.L	R2, R2, #8
0x6840	0x4421400D  BEXTU.L	R2, R2, #0
0x6844	0x44210010  ADD.L	R2, R2, R1
; volumeRight end address is: 4 (R1)
;Click_MP3_FT90x.c, 51 :: 		mp3_cmdWrite(_MP3_VOL_ADDR, volume);
0x6848	0x4411400D  BEXTU.L	R1, R2, #0
0x684C	0x6400000B  LDK.L	R0, __MP3_VOL_ADDR
0x6850	0x00341B6D  CALL	_mp3_cmdWrite+0
;Click_MP3_FT90x.c, 52 :: 		}
L_end_mp3_setVolume:
0x6854	0xA0000000  RETURN	
; end of _mp3_setVolume
_Mmc_Set_Interface:
;__Lib_Mmc_SDHOST.c, 148 :: 		
; interface start address is: 0 (R0)
; interface end address is: 0 (R0)
; interface start address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 149 :: 		
0x6770	0x59E04002  CMP.B	R0, #0
0x6774	0x002019F5  JMPC	R30, Z, #0, L_Mmc_Set_Interface0
; interface end address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 150 :: 		
0x6778	0x64103FA8  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Init_SPI+0
0x677C	0xBC100258  STA.L	__Lib_Mmc_SDHOST_Mmc_Init_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 151 :: 		
0x6780	0x64103134  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Read_Sector_SPI+0
0x6784	0xBC100250  STA.L	__Lib_Mmc_SDHOST_Mmc_Read_Sector_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 152 :: 		
0x6788	0x64103018  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Write_Sector_SPI+0
0x678C	0xBC100248  STA.L	__Lib_Mmc_SDHOST_Mmc_Write_Sector_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 153 :: 		
0x6790	0x64101B1C  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Read_Cid_SPI+0
0x6794	0xBC10025C  STA.L	__Lib_Mmc_SDHOST_Mmc_Read_Cid_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 154 :: 		
0x6798	0x64101BD4  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Read_Csd_SPI+0
0x679C	0xBC100260  STA.L	__Lib_Mmc_SDHOST_Mmc_Read_Csd_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 155 :: 		
0x67A0	0x64101CF8  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SPI+0
0x67A4	0xBC100254  STA.L	__Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 156 :: 		
0x67A8	0x641012EC  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SPI+0
0x67AC	0xBC100244  STA.L	__Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 157 :: 		
0x67B0	0x64103E5C  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SPI+0
0x67B4	0xBC10024C  STA.L	__Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 158 :: 		
0x67B8	0x64101D44  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SPI+0
0x67BC	0xBC100264  STA.L	__Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 159 :: 		
0x67C0	0x64101234  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SPI+0
0x67C4	0xBC100268  STA.L	__Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 160 :: 		
0x67C8	0x6410417C  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SPI+0
0x67CC	0xBC10026C  STA.L	__Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 161 :: 		
0x67D0	0x00301A0D  JMP	L_Mmc_Set_Interface1
L_Mmc_Set_Interface0:
;__Lib_Mmc_SDHOST.c, 162 :: 		
; interface start address is: 0 (R0)
0x67D4	0x59E04012  CMP.B	R0, #1
0x67D8	0x00201A0D  JMPC	R30, Z, #0, L_Mmc_Set_Interface2
; interface end address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 163 :: 		
0x67DC	0x64104138  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Init_SDHost+0
0x67E0	0xBC100258  STA.L	__Lib_Mmc_SDHOST_Mmc_Init_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 164 :: 		
0x67E4	0x6410320C  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Read_Sector_SDHost+0
0x67E8	0xBC100250  STA.L	__Lib_Mmc_SDHOST_Mmc_Read_Sector_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 165 :: 		
0x67EC	0x6410323C  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Write_Sector_SDHost+0
0x67F0	0xBC100248  STA.L	__Lib_Mmc_SDHOST_Mmc_Write_Sector_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 166 :: 		
0x67F4	0x6410121C  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Read_Cid_SDHost+0
0x67F8	0xBC10025C  STA.L	__Lib_Mmc_SDHOST_Mmc_Read_Cid_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 167 :: 		
0x67FC	0x64101228  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Read_Csd_SDHost+0
0x6800	0xBC100260  STA.L	__Lib_Mmc_SDHOST_Mmc_Read_Csd_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 168 :: 		
0x6804	0x64101C8C  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SDHost+0
0x6808	0xBC100254  STA.L	__Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 169 :: 		
0x680C	0x64101200  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SDHost+0
0x6810	0xBC100244  STA.L	__Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 170 :: 		
0x6814	0x6410411C  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SDHost+0
0x6818	0xBC10024C  STA.L	__Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 171 :: 		
0x681C	0x64101B00  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SDHost+0
0x6820	0xBC100264  STA.L	__Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 172 :: 		
0x6824	0x64102564  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SDHost+0
0x6828	0xBC100268  STA.L	__Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 173 :: 		
0x682C	0x64104100  LDK.L	R1, #__Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SDHost+0
0x6830	0xBC10026C  STA.L	__Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_Ptr+0, R1
;__Lib_Mmc_SDHOST.c, 174 :: 		
L_Mmc_Set_Interface2:
L_Mmc_Set_Interface1:
;__Lib_Mmc_SDHOST.c, 175 :: 		
L_end_Mmc_Set_Interface:
0x6834	0xA0000000  RETURN	
; end of _Mmc_Set_Interface
_SDHost_Init:
;__Lib_SDHost.c, 781 :: 		
; config start address is: 4 (R1)
; clockDiv start address is: 0 (R0)
0x6558	0x4440400D  BEXTU.L	R4, R0, #0
0x655C	0x4450C000  MOVE.L	R5, R1
; config end address is: 4 (R1)
; clockDiv end address is: 0 (R0)
; clockDiv start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_SDHost.c, 786 :: 		
0x6560	0xC4310008  LDA.L	R3, CLKCFG+0
0x6564	0x64201000  LDK.L	R2, #4096
0x6568	0x44218025  OR.L	R2, R3, R2
0x656C	0xBC210008  STA.L	CLKCFG+0, R2
;__Lib_SDHost.c, 788 :: 		
0x6570	0x00341401  CALL	__Lib_SDHost_SDHost_SysInit+0
;__Lib_SDHost.c, 791 :: 		
0x6574	0x64100012  LDK.L	R1, #18
0x6578	0x64000001  LDK.L	R0, #1
0x657C	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 792 :: 		
0x6580	0x003414EC  CALL	_Delay_10ms+0
;__Lib_SDHost.c, 795 :: 		
0x6584	0x6410002D  LDK.L	R1, #45
0x6588	0x6400000B  LDK.L	R0, #11
0x658C	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 798 :: 		
0x6590	0x6410001A  LDK.L	R1, #26
0x6594	0x64000000  LDK.L	R0, #0
0x6598	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 799 :: 		
0x659C	0x00341931  CALL	_Delay_100ms+0
;__Lib_SDHost.c, 802 :: 		
0x65A0	0x6400001B  LDK.L	R0, #27
0x65A4	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x65A8	0x6C2019D8  LPM.L	R2, $+440
0x65AC	0x44200024  AND.L	R2, R0, R2
0x65B0	0x5DE14002  CMP.L	R2, #0
0x65B4	0x00281972  JMPC	R30, Z, #1, L_SDHost_Init78
;__Lib_SDHost.c, 804 :: 		
0x65B8	0x6410000E  LDK.L	R1, #14
0x65BC	0x6400000E  LDK.L	R0, #14
0x65C0	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 805 :: 		
0x65C4	0x00301985  JMP	L_SDHost_Init79
L_SDHost_Init78:
;__Lib_SDHost.c, 806 :: 		
0x65C8	0x6400001B  LDK.L	R0, #27
0x65CC	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x65D0	0x6C2019D9  LPM.L	R2, $+404
0x65D4	0x44200024  AND.L	R2, R0, R2
0x65D8	0x5DE14002  CMP.L	R2, #0
0x65DC	0x0028197C  JMPC	R30, Z, #1, L_SDHost_Init80
;__Lib_SDHost.c, 808 :: 		
0x65E0	0x6410000E  LDK.L	R1, #14
0x65E4	0x6400000C  LDK.L	R0, #12
0x65E8	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 809 :: 		
0x65EC	0x00301985  JMP	L_SDHost_Init81
L_SDHost_Init80:
;__Lib_SDHost.c, 810 :: 		
0x65F0	0x6400001B  LDK.L	R0, #27
0x65F4	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x65F8	0x6C2019DA  LPM.L	R2, $+368
0x65FC	0x44200024  AND.L	R2, R0, R2
0x6600	0x5DE14002  CMP.L	R2, #0
0x6604	0x00281985  JMPC	R30, Z, #1, L_SDHost_Init82
;__Lib_SDHost.c, 812 :: 		
0x6608	0x6410000E  LDK.L	R1, #14
0x660C	0x6400000A  LDK.L	R0, #10
0x6610	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 813 :: 		
L_SDHost_Init82:
L_SDHost_Init81:
L_SDHost_Init79:
;__Lib_SDHost.c, 816 :: 		
0x6614	0x6400000E  LDK.L	R0, #14
0x6618	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x661C	0x44204015  OR.L	R2, R0, #1
0x6620	0x6410000E  LDK.L	R1, #14
0x6624	0x44014000  MOVE.L	R0, R2
0x6628	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 819 :: 		
0x662C	0x64100015  LDK.L	R1, #21
0x6630	0x64001FFF  LDK.L	R0, #8191
0x6634	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 820 :: 		
0x6638	0x64100016  LDK.L	R1, #22
0x663C	0x640007FF  LDK.L	R0, #2047
0x6640	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 823 :: 		
0x6644	0x64100017  LDK.L	R1, #23
0x6648	0x64000000  LDK.L	R0, #0
0x664C	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 824 :: 		
0x6650	0x64100018  LDK.L	R1, #24
0x6654	0x64000000  LDK.L	R0, #0
0x6658	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 827 :: 		
0x665C	0x4422C014  AND.L	R2, R5, #1
0x6660	0x5DE14002  CMP.L	R2, #0
0x6664	0x002819A1  JMPC	R30, Z, #1, L_SDHost_Init83
;__Lib_SDHost.c, 829 :: 		
0x6668	0x6400000D  LDK.L	R0, #13
0x666C	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x6670	0x44204FD4  AND.L	R2, R0, #253
0x6674	0x6410000D  LDK.L	R1, #13
0x6678	0x44014000  MOVE.L	R0, R2
0x667C	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 830 :: 		
0x6680	0x003019AA  JMP	L_SDHost_Init84
L_SDHost_Init83:
;__Lib_SDHost.c, 831 :: 		
0x6684	0x4422C024  AND.L	R2, R5, #2
0x6688	0x5DE14002  CMP.L	R2, #0
0x668C	0x002819AA  JMPC	R30, Z, #1, L_SDHost_Init85
;__Lib_SDHost.c, 833 :: 		
0x6690	0x6400000D  LDK.L	R0, #13
0x6694	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x6698	0x44204025  OR.L	R2, R0, #2
0x669C	0x6410000D  LDK.L	R1, #13
0x66A0	0x44014000  MOVE.L	R0, R2
0x66A4	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 834 :: 		
L_SDHost_Init85:
L_SDHost_Init84:
;__Lib_SDHost.c, 838 :: 		
0x66A8	0x64100028  LDK.L	R1, #40
0x66AC	0x6C0019DB  LPM.L	R0, $+192
0x66B0	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 840 :: 		
0x66B4	0x4422C044  AND.L	R2, R5, #4
; config end address is: 20 (R5)
0x66B8	0x5DE14002  CMP.L	R2, #0
0x66BC	0x002819B7  JMPC	R30, Z, #1, L_SDHost_Init86
;__Lib_SDHost.c, 842 :: 		
0x66C0	0x64000028  LDK.L	R0, #40
0x66C4	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x66C8	0x64210000  LDK.L	R2, #65536
0x66CC	0x44200025  OR.L	R2, R0, R2
0x66D0	0x64100028  LDK.L	R1, #40
0x66D4	0x44014000  MOVE.L	R0, R2
0x66D8	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 843 :: 		
L_SDHost_Init86:
;__Lib_SDHost.c, 849 :: 		
0x66DC	0x64100029  LDK.L	R1, #41
0x66E0	0x64000000  LDK.L	R0, #0
0x66E4	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 853 :: 		
0x66E8	0x64000010  LDK.L	R0, #16
0x66EC	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x66F0	0x44204015  OR.L	R2, R0, #1
0x66F4	0x64100010  LDK.L	R1, #16
0x66F8	0x44014000  MOVE.L	R0, R2
0x66FC	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
; clockDiv end address is: 16 (R4)
;__Lib_SDHost.c, 855 :: 		
L_SDHost_Init87:
; clockDiv start address is: 16 (R4)
0x6700	0x64000010  LDK.L	R0, #16
0x6704	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x6708	0x44204024  AND.L	R2, R0, #2
0x670C	0x5DE14002  CMP.L	R2, #0
0x6710	0x002019C6  JMPC	R30, Z, #0, L_SDHost_Init88
;__Lib_SDHost.c, 858 :: 		
0x6714	0x003019C0  JMP	L_SDHost_Init87
L_SDHost_Init88:
;__Lib_SDHost.c, 860 :: 		
0x6718	0x64000010  LDK.L	R0, #16
0x671C	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
;__Lib_SDHost.c, 863 :: 		
0x6720	0x44304045  OR.L	R3, R0, #4
;__Lib_SDHost.c, 866 :: 		
0x6724	0x44224FE4  AND.L	R2, R4, #254
0x6728	0x4421400D  BEXTU.L	R2, R2, #0
0x672C	0x44214078  ASHL.L	R2, R2, #7
0x6730	0x4421400D  BEXTU.L	R2, R2, #0
0x6734	0x44318025  OR.L	R3, R3, R2
;__Lib_SDHost.c, 867 :: 		
0x6738	0x64200300  LDK.L	R2, #768
0x673C	0x44220024  AND.L	R2, R4, R2
0x6740	0x4421400D  BEXTU.L	R2, R2, #0
; clockDiv end address is: 16 (R4)
0x6744	0x44214029  LSHR.L	R2, R2, #2
0x6748	0x4421400D  BEXTU.L	R2, R2, #0
0x674C	0x44218025  OR.L	R2, R3, R2
;__Lib_SDHost.c, 870 :: 		
0x6750	0x64100010  LDK.L	R1, #16
0x6754	0x44014000  MOVE.L	R0, R2
0x6758	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 872 :: 		
;__Lib_SDHost.c, 873 :: 		
L_end_SDHost_Init:
0x675C	0xA0000000  RETURN	
0x6760	0x01000000  	#16777216
0x6764	0x02000000  	#33554432
0x6768	0x04000000  	#67108864
0x676C	0x02000101  	#33554689
; end of _SDHost_Init
__Lib_SDHost_SDHost_SysInit:
;__Lib_SDHost.c, 425 :: 		
;__Lib_SDHost.c, 429 :: 		
0x5004	0xC411002C  LDA.L	R1, PIN_16_19+0
0x5008	0x6C001414  LPM.L	R0, $+72
0x500C	0x44008004  AND.L	R0, R1, R0
0x5010	0xBC01002C  STA.L	PIN_16_19+0, R0
;__Lib_SDHost.c, 430 :: 		
0x5014	0xC411002C  LDA.L	R1, PIN_16_19+0
0x5018	0x6C001415  LPM.L	R0, $+60
0x501C	0x44008005  OR.L	R0, R1, R0
0x5020	0xBC01002C  STA.L	PIN_16_19+0, R0
;__Lib_SDHost.c, 432 :: 		
0x5024	0x6C001416  LPM.L	R0, $+52
0x5028	0xBC010030  STA.L	PIN_20_23+0, R0
;__Lib_SDHost.c, 434 :: 		
0x502C	0xC4110034  LDA.L	R1, PIN_24_27+0
0x5030	0x6C001417  LPM.L	R0, $+44
0x5034	0x44008004  AND.L	R0, R1, R0
0x5038	0xBC010034  STA.L	PIN_24_27+0, R0
;__Lib_SDHost.c, 435 :: 		
0x503C	0xC4110034  LDA.L	R1, PIN_24_27+0
0x5040	0x6C001418  LPM.L	R0, $+32
0x5044	0x44008005  OR.L	R0, R1, R0
0x5048	0xBC010034  STA.L	PIN_24_27+0, R0
;__Lib_SDHost.c, 437 :: 		
;__Lib_SDHost.c, 438 :: 		
L_end_SDHost_SysInit:
0x504C	0xA0000000  RETURN	
0x5050	0x00FFFFFF  	#16777215
0x5054	0x70000000  	#1879048192
0x5058	0x70707070  	#1886417008
0x505C	0xFF000000  	#-16777216
0x5060	0x00707070  	#7368816
; end of __Lib_SDHost_SDHost_SysInit
__Lib_SDHost_SDHost_WriteReg:
;__Lib_SDHost.c, 606 :: 		
; addr start address is: 4 (R1)
; val start address is: 0 (R0)
; addr end address is: 4 (R1)
; val end address is: 0 (R0)
; val start address is: 0 (R0)
; addr start address is: 4 (R1)
;__Lib_SDHost.c, 608 :: 		
;__Lib_SDHost.c, 610 :: 		
0x5064	0x003014B2  JMP	L___Lib_SDHost_SDHost_WriteReg48
; addr end address is: 4 (R1)
;__Lib_SDHost.c, 612 :: 		
L___Lib_SDHost_SDHost_WriteReg50:
;__Lib_SDHost.c, 613 :: 		
0x5068	0x6420FFFF  LDK.L	R2, #65535
0x506C	0x44300024  AND.L	R3, R0, R2
; val end address is: 0 (R0)
;__Lib_SDHost.c, 614 :: 		
; regVal start address is: 0 (R0)
0x5070	0xC4010404  LDA.L	R0, #66564
;__Lib_SDHost.c, 615 :: 		
0x5074	0x642F0000  LDK.L	R2, #-65536
0x5078	0x44200024  AND.L	R2, R0, R2
; regVal end address is: 0 (R0)
;__Lib_SDHost.c, 616 :: 		
0x507C	0x44210035  OR.L	R2, R2, R3
;__Lib_SDHost.c, 617 :: 		
0x5080	0xBC210404  STA.L	#66564, R2
;__Lib_SDHost.c, 618 :: 		
0x5084	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 619 :: 		
L___Lib_SDHost_SDHost_WriteReg51:
;__Lib_SDHost.c, 620 :: 		
; val start address is: 0 (R0)
0x5088	0x44304108  ASHL.L	R3, R0, #16
; val end address is: 0 (R0)
;__Lib_SDHost.c, 621 :: 		
0x508C	0x642F0000  LDK.L	R2, #-65536
0x5090	0x44318024  AND.L	R3, R3, R2
;__Lib_SDHost.c, 622 :: 		
; regVal start address is: 0 (R0)
0x5094	0xC4010404  LDA.L	R0, #66564
;__Lib_SDHost.c, 623 :: 		
0x5098	0x6420FFFF  LDK.L	R2, #65535
0x509C	0x44200024  AND.L	R2, R0, R2
; regVal end address is: 0 (R0)
;__Lib_SDHost.c, 624 :: 		
0x50A0	0x44210035  OR.L	R2, R2, R3
;__Lib_SDHost.c, 625 :: 		
0x50A4	0xBC210404  STA.L	#66564, R2
;__Lib_SDHost.c, 626 :: 		
0x50A8	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 627 :: 		
L___Lib_SDHost_SDHost_WriteReg52:
;__Lib_SDHost.c, 628 :: 		
; val start address is: 0 (R0)
0x50AC	0xBC010408  STA.L	#66568, R0
; val end address is: 0 (R0)
;__Lib_SDHost.c, 629 :: 		
0x50B0	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 630 :: 		
L___Lib_SDHost_SDHost_WriteReg53:
;__Lib_SDHost.c, 631 :: 		
; val start address is: 0 (R0)
0x50B4	0x6420FFFF  LDK.L	R2, #65535
0x50B8	0x44300024  AND.L	R3, R0, R2
; val end address is: 0 (R0)
;__Lib_SDHost.c, 632 :: 		
; regVal start address is: 0 (R0)
0x50BC	0xC401040C  LDA.L	R0, #66572
;__Lib_SDHost.c, 633 :: 		
0x50C0	0x642F0000  LDK.L	R2, #-65536
0x50C4	0x44200024  AND.L	R2, R0, R2
; regVal end address is: 0 (R0)
;__Lib_SDHost.c, 634 :: 		
0x50C8	0x44210035  OR.L	R2, R2, R3
;__Lib_SDHost.c, 635 :: 		
0x50CC	0xBC21040C  STA.L	#66572, R2
;__Lib_SDHost.c, 636 :: 		
0x50D0	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 637 :: 		
L___Lib_SDHost_SDHost_WriteReg54:
;__Lib_SDHost.c, 638 :: 		
; val start address is: 0 (R0)
0x50D4	0x44304108  ASHL.L	R3, R0, #16
; val end address is: 0 (R0)
;__Lib_SDHost.c, 639 :: 		
0x50D8	0x642F0000  LDK.L	R2, #-65536
0x50DC	0x44318024  AND.L	R3, R3, R2
;__Lib_SDHost.c, 640 :: 		
; regVal start address is: 0 (R0)
0x50E0	0xC401040C  LDA.L	R0, #66572
;__Lib_SDHost.c, 641 :: 		
0x50E4	0x6420FFFF  LDK.L	R2, #65535
0x50E8	0x44200024  AND.L	R2, R0, R2
; regVal end address is: 0 (R0)
;__Lib_SDHost.c, 642 :: 		
0x50EC	0x44210035  OR.L	R2, R2, R3
;__Lib_SDHost.c, 643 :: 		
0x50F0	0xBC21040C  STA.L	#66572, R2
;__Lib_SDHost.c, 644 :: 		
0x50F4	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 645 :: 		
L___Lib_SDHost_SDHost_WriteReg55:
;__Lib_SDHost.c, 646 :: 		
; val start address is: 0 (R0)
0x50F8	0xBC010420  STA.L	#66592, R0
; val end address is: 0 (R0)
;__Lib_SDHost.c, 647 :: 		
0x50FC	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 648 :: 		
L___Lib_SDHost_SDHost_WriteReg56:
;__Lib_SDHost.c, 649 :: 		
; val start address is: 0 (R0)
0x5100	0x44304FF4  AND.L	R3, R0, #255
; val end address is: 0 (R0)
;__Lib_SDHost.c, 650 :: 		
; regVal start address is: 0 (R0)
0x5104	0xC4010428  LDA.L	R0, #66600
;__Lib_SDHost.c, 651 :: 		
0x5108	0x642FFF00  LDK.L	R2, #-256
0x510C	0x44200024  AND.L	R2, R0, R2
; regVal end address is: 0 (R0)
;__Lib_SDHost.c, 652 :: 		
0x5110	0x44210035  OR.L	R2, R2, R3
;__Lib_SDHost.c, 653 :: 		
0x5114	0xBC210428  STA.L	#66600, R2
;__Lib_SDHost.c, 654 :: 		
0x5118	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 655 :: 		
L___Lib_SDHost_SDHost_WriteReg57:
;__Lib_SDHost.c, 656 :: 		
; val start address is: 0 (R0)
0x511C	0x44304088  ASHL.L	R3, R0, #8
; val end address is: 0 (R0)
;__Lib_SDHost.c, 657 :: 		
0x5120	0x6420FF00  LDK.L	R2, #65280
0x5124	0x44318024  AND.L	R3, R3, R2
;__Lib_SDHost.c, 658 :: 		
; regVal start address is: 0 (R0)
0x5128	0xC4010428  LDA.L	R0, #66600
;__Lib_SDHost.c, 659 :: 		
0x512C	0x642F00FF  LDK.L	R2, #-65281
0x5130	0x44200024  AND.L	R2, R0, R2
; regVal end address is: 0 (R0)
;__Lib_SDHost.c, 660 :: 		
0x5134	0x44210035  OR.L	R2, R2, R3
;__Lib_SDHost.c, 661 :: 		
0x5138	0xBC210428  STA.L	#66600, R2
;__Lib_SDHost.c, 662 :: 		
0x513C	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 663 :: 		
L___Lib_SDHost_SDHost_WriteReg58:
;__Lib_SDHost.c, 664 :: 		
; val start address is: 0 (R0)
0x5140	0x6420FFFF  LDK.L	R2, #65535
0x5144	0x44300024  AND.L	R3, R0, R2
; val end address is: 0 (R0)
;__Lib_SDHost.c, 665 :: 		
; regVal start address is: 0 (R0)
0x5148	0xC401042C  LDA.L	R0, #66604
;__Lib_SDHost.c, 666 :: 		
0x514C	0x642F0000  LDK.L	R2, #-65536
0x5150	0x44200024  AND.L	R2, R0, R2
; regVal end address is: 0 (R0)
;__Lib_SDHost.c, 667 :: 		
0x5154	0x44210035  OR.L	R2, R2, R3
;__Lib_SDHost.c, 668 :: 		
0x5158	0xBC21042C  STA.L	#66604, R2
;__Lib_SDHost.c, 669 :: 		
0x515C	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 670 :: 		
L___Lib_SDHost_SDHost_WriteReg59:
;__Lib_SDHost.c, 671 :: 		
; val start address is: 0 (R0)
0x5160	0x44304188  ASHL.L	R3, R0, #24
; val end address is: 0 (R0)
;__Lib_SDHost.c, 672 :: 		
0x5164	0x6C2014EA  LPM.L	R2, $+580
0x5168	0x44318024  AND.L	R3, R3, R2
;__Lib_SDHost.c, 673 :: 		
; regVal start address is: 0 (R0)
0x516C	0xC401042C  LDA.L	R0, #66604
;__Lib_SDHost.c, 674 :: 		
0x5170	0x6C2014EB  LPM.L	R2, $+572
0x5174	0x44200024  AND.L	R2, R0, R2
; regVal end address is: 0 (R0)
;__Lib_SDHost.c, 675 :: 		
0x5178	0x44210035  OR.L	R2, R2, R3
;__Lib_SDHost.c, 676 :: 		
0x517C	0xBC21042C  STA.L	#66604, R2
;__Lib_SDHost.c, 677 :: 		
0x5180	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 678 :: 		
L___Lib_SDHost_SDHost_WriteReg60:
;__Lib_SDHost.c, 679 :: 		
; val start address is: 0 (R0)
0x5184	0x6420FFFF  LDK.L	R2, #65535
0x5188	0x44300024  AND.L	R3, R0, R2
; val end address is: 0 (R0)
;__Lib_SDHost.c, 680 :: 		
; regVal start address is: 0 (R0)
0x518C	0xC4010430  LDA.L	R0, #66608
;__Lib_SDHost.c, 681 :: 		
0x5190	0x642F0000  LDK.L	R2, #-65536
0x5194	0x44200024  AND.L	R2, R0, R2
; regVal end address is: 0 (R0)
;__Lib_SDHost.c, 682 :: 		
0x5198	0x44210035  OR.L	R2, R2, R3
;__Lib_SDHost.c, 683 :: 		
0x519C	0xBC210430  STA.L	#66608, R2
;__Lib_SDHost.c, 684 :: 		
0x51A0	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 685 :: 		
L___Lib_SDHost_SDHost_WriteReg61:
;__Lib_SDHost.c, 686 :: 		
; val start address is: 0 (R0)
0x51A4	0x44304108  ASHL.L	R3, R0, #16
; val end address is: 0 (R0)
;__Lib_SDHost.c, 687 :: 		
0x51A8	0x642F0000  LDK.L	R2, #-65536
0x51AC	0x44318024  AND.L	R3, R3, R2
;__Lib_SDHost.c, 688 :: 		
; regVal start address is: 0 (R0)
0x51B0	0xC4010430  LDA.L	R0, #66608
;__Lib_SDHost.c, 689 :: 		
0x51B4	0x6420FFFF  LDK.L	R2, #65535
0x51B8	0x44200024  AND.L	R2, R0, R2
; regVal end address is: 0 (R0)
;__Lib_SDHost.c, 690 :: 		
0x51BC	0x44210035  OR.L	R2, R2, R3
;__Lib_SDHost.c, 691 :: 		
0x51C0	0xBC210430  STA.L	#66608, R2
;__Lib_SDHost.c, 692 :: 		
0x51C4	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 693 :: 		
L___Lib_SDHost_SDHost_WriteReg62:
;__Lib_SDHost.c, 694 :: 		
; val start address is: 0 (R0)
0x51C8	0x6420FFFF  LDK.L	R2, #65535
0x51CC	0x44300024  AND.L	R3, R0, R2
; val end address is: 0 (R0)
;__Lib_SDHost.c, 695 :: 		
; regVal start address is: 0 (R0)
0x51D0	0xC4010434  LDA.L	R0, #66612
;__Lib_SDHost.c, 696 :: 		
0x51D4	0x642F0000  LDK.L	R2, #-65536
0x51D8	0x44200024  AND.L	R2, R0, R2
; regVal end address is: 0 (R0)
;__Lib_SDHost.c, 697 :: 		
0x51DC	0x44210035  OR.L	R2, R2, R3
;__Lib_SDHost.c, 698 :: 		
0x51E0	0xBC210434  STA.L	#66612, R2
;__Lib_SDHost.c, 699 :: 		
0x51E4	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 700 :: 		
L___Lib_SDHost_SDHost_WriteReg63:
;__Lib_SDHost.c, 701 :: 		
; val start address is: 0 (R0)
0x51E8	0x44304108  ASHL.L	R3, R0, #16
; val end address is: 0 (R0)
;__Lib_SDHost.c, 702 :: 		
0x51EC	0x642F0000  LDK.L	R2, #-65536
0x51F0	0x44318024  AND.L	R3, R3, R2
;__Lib_SDHost.c, 703 :: 		
; regVal start address is: 0 (R0)
0x51F4	0xC4010434  LDA.L	R0, #66612
;__Lib_SDHost.c, 704 :: 		
0x51F8	0x6420FFFF  LDK.L	R2, #65535
0x51FC	0x44200024  AND.L	R2, R0, R2
; regVal end address is: 0 (R0)
;__Lib_SDHost.c, 705 :: 		
0x5200	0x44210035  OR.L	R2, R2, R3
;__Lib_SDHost.c, 706 :: 		
0x5204	0xBC210434  STA.L	#66612, R2
;__Lib_SDHost.c, 707 :: 		
0x5208	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 708 :: 		
L___Lib_SDHost_SDHost_WriteReg64:
;__Lib_SDHost.c, 709 :: 		
; val start address is: 0 (R0)
0x520C	0x6420FFFF  LDK.L	R2, #65535
0x5210	0x44300024  AND.L	R3, R0, R2
; val end address is: 0 (R0)
;__Lib_SDHost.c, 710 :: 		
; regVal start address is: 0 (R0)
0x5214	0xC4010438  LDA.L	R0, #66616
;__Lib_SDHost.c, 711 :: 		
0x5218	0x642F0000  LDK.L	R2, #-65536
0x521C	0x44200024  AND.L	R2, R0, R2
; regVal end address is: 0 (R0)
;__Lib_SDHost.c, 712 :: 		
0x5220	0x44210035  OR.L	R2, R2, R3
;__Lib_SDHost.c, 713 :: 		
0x5224	0xBC210438  STA.L	#66616, R2
;__Lib_SDHost.c, 714 :: 		
0x5228	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 715 :: 		
L___Lib_SDHost_SDHost_WriteReg65:
;__Lib_SDHost.c, 716 :: 		
; val start address is: 0 (R0)
0x522C	0x44304108  ASHL.L	R3, R0, #16
; val end address is: 0 (R0)
;__Lib_SDHost.c, 717 :: 		
0x5230	0x642F0000  LDK.L	R2, #-65536
0x5234	0x44318024  AND.L	R3, R3, R2
;__Lib_SDHost.c, 718 :: 		
; regVal start address is: 0 (R0)
0x5238	0xC4010438  LDA.L	R0, #66616
;__Lib_SDHost.c, 719 :: 		
0x523C	0x6420FFFF  LDK.L	R2, #65535
0x5240	0x44200024  AND.L	R2, R0, R2
; regVal end address is: 0 (R0)
;__Lib_SDHost.c, 720 :: 		
0x5244	0x44210035  OR.L	R2, R2, R3
;__Lib_SDHost.c, 721 :: 		
0x5248	0xBC210438  STA.L	#66616, R2
;__Lib_SDHost.c, 722 :: 		
0x524C	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 723 :: 		
L___Lib_SDHost_SDHost_WriteReg66:
;__Lib_SDHost.c, 724 :: 		
; val start address is: 0 (R0)
0x5250	0x44304108  ASHL.L	R3, R0, #16
; val end address is: 0 (R0)
;__Lib_SDHost.c, 725 :: 		
0x5254	0x642F0000  LDK.L	R2, #-65536
0x5258	0x44318024  AND.L	R3, R3, R2
;__Lib_SDHost.c, 726 :: 		
; regVal start address is: 0 (R0)
0x525C	0xC401043C  LDA.L	R0, #66620
;__Lib_SDHost.c, 727 :: 		
0x5260	0x6420FFFF  LDK.L	R2, #65535
0x5264	0x44200024  AND.L	R2, R0, R2
; regVal end address is: 0 (R0)
;__Lib_SDHost.c, 728 :: 		
0x5268	0x44210035  OR.L	R2, R2, R3
;__Lib_SDHost.c, 729 :: 		
0x526C	0xBC21043C  STA.L	#66620, R2
;__Lib_SDHost.c, 730 :: 		
0x5270	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 731 :: 		
L___Lib_SDHost_SDHost_WriteReg67:
;__Lib_SDHost.c, 732 :: 		
; val start address is: 0 (R0)
0x5274	0xBC010500  STA.L	#66816, R0
; val end address is: 0 (R0)
;__Lib_SDHost.c, 733 :: 		
0x5278	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 734 :: 		
L___Lib_SDHost_SDHost_WriteReg68:
;__Lib_SDHost.c, 735 :: 		
; val start address is: 0 (R0)
0x527C	0xBC010504  STA.L	#66820, R0
; val end address is: 0 (R0)
;__Lib_SDHost.c, 736 :: 		
0x5280	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 737 :: 		
L___Lib_SDHost_SDHost_WriteReg69:
;__Lib_SDHost.c, 738 :: 		
; val start address is: 0 (R0)
0x5284	0xBC010508  STA.L	#66824, R0
; val end address is: 0 (R0)
;__Lib_SDHost.c, 739 :: 		
0x5288	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 740 :: 		
L___Lib_SDHost_SDHost_WriteReg70:
;__Lib_SDHost.c, 741 :: 		
; val start address is: 0 (R0)
0x528C	0xBC01050C  STA.L	#66828, R0
; val end address is: 0 (R0)
;__Lib_SDHost.c, 742 :: 		
0x5290	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 743 :: 		
L___Lib_SDHost_SDHost_WriteReg71:
;__Lib_SDHost.c, 744 :: 		
; val start address is: 0 (R0)
0x5294	0xBC010510  STA.L	#66832, R0
; val end address is: 0 (R0)
;__Lib_SDHost.c, 745 :: 		
0x5298	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 746 :: 		
L___Lib_SDHost_SDHost_WriteReg72:
;__Lib_SDHost.c, 747 :: 		
; val start address is: 0 (R0)
0x529C	0xBC010514  STA.L	#66836, R0
; val end address is: 0 (R0)
;__Lib_SDHost.c, 748 :: 		
0x52A0	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 749 :: 		
L___Lib_SDHost_SDHost_WriteReg73:
;__Lib_SDHost.c, 750 :: 		
; val start address is: 0 (R0)
0x52A4	0xBC010518  STA.L	#66840, R0
; val end address is: 0 (R0)
;__Lib_SDHost.c, 751 :: 		
0x52A8	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 752 :: 		
L___Lib_SDHost_SDHost_WriteReg74:
;__Lib_SDHost.c, 753 :: 		
; val start address is: 0 (R0)
0x52AC	0xBC01051C  STA.L	#66844, R0
; val end address is: 0 (R0)
;__Lib_SDHost.c, 754 :: 		
0x52B0	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 755 :: 		
L___Lib_SDHost_SDHost_WriteReg75:
;__Lib_SDHost.c, 756 :: 		
; val start address is: 0 (R0)
0x52B4	0xBC010520  STA.L	#66848, R0
; val end address is: 0 (R0)
;__Lib_SDHost.c, 757 :: 		
0x52B8	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 758 :: 		
L___Lib_SDHost_SDHost_WriteReg76:
;__Lib_SDHost.c, 759 :: 		
; val start address is: 0 (R0)
0x52BC	0xBC010524  STA.L	#66852, R0
; val end address is: 0 (R0)
;__Lib_SDHost.c, 760 :: 		
0x52C0	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 761 :: 		
L___Lib_SDHost_SDHost_WriteReg77:
;__Lib_SDHost.c, 762 :: 		
0x52C4	0x003014E9  JMP	L___Lib_SDHost_SDHost_WriteReg49
;__Lib_SDHost.c, 764 :: 		
L___Lib_SDHost_SDHost_WriteReg48:
; addr start address is: 4 (R1)
; val start address is: 0 (R0)
0x52C8	0x5BE0C022  CMP.S	R1, #2
0x52CC	0x0028141A  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg50
0x52D0	0x5BE0C032  CMP.S	R1, #3
0x52D4	0x00281422  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg51
0x52D8	0x5BE0C042  CMP.S	R1, #4
0x52DC	0x0028142B  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg52
0x52E0	0x5BE0C052  CMP.S	R1, #5
0x52E4	0x0028142D  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg53
0x52E8	0x5BE0C062  CMP.S	R1, #6
0x52EC	0x00281435  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg54
0x52F0	0x5BE0C0B2  CMP.S	R1, #11
0x52F4	0x0028143E  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg55
0x52F8	0x5BE0C0D2  CMP.S	R1, #13
0x52FC	0x00281440  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg56
0x5300	0x5BE0C0E2  CMP.S	R1, #14
0x5304	0x00281447  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg57
0x5308	0x5BE0C102  CMP.S	R1, #16
0x530C	0x00281450  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg58
0x5310	0x5BE0C122  CMP.S	R1, #18
0x5314	0x00281458  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg59
0x5318	0x5BE0C132  CMP.S	R1, #19
0x531C	0x00281461  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg60
0x5320	0x5BE0C142  CMP.S	R1, #20
0x5324	0x00281469  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg61
0x5328	0x5BE0C152  CMP.S	R1, #21
0x532C	0x00281472  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg62
0x5330	0x5BE0C162  CMP.S	R1, #22
0x5334	0x0028147A  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg63
0x5338	0x5BE0C172  CMP.S	R1, #23
0x533C	0x00281483  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg64
0x5340	0x5BE0C182  CMP.S	R1, #24
0x5344	0x0028148B  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg65
0x5348	0x5BE0C1A2  CMP.S	R1, #26
0x534C	0x00281494  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg66
0x5350	0x5BE0C282  CMP.S	R1, #40
0x5354	0x0028149D  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg67
0x5358	0x5BE0C292  CMP.S	R1, #41
0x535C	0x0028149F  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg68
0x5360	0x5BE0C2A2  CMP.S	R1, #42
0x5364	0x002814A1  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg69
0x5368	0x5BE0C2B2  CMP.S	R1, #43
0x536C	0x002814A3  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg70
0x5370	0x5BE0C2C2  CMP.S	R1, #44
0x5374	0x002814A5  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg71
0x5378	0x5BE0C2D2  CMP.S	R1, #45
0x537C	0x002814A7  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg72
0x5380	0x5BE0C2E2  CMP.S	R1, #46
0x5384	0x002814A9  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg73
0x5388	0x5BE0C2F2  CMP.S	R1, #47
0x538C	0x002814AB  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg74
0x5390	0x5BE0C302  CMP.S	R1, #48
0x5394	0x002814AD  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg75
0x5398	0x5BE0C312  CMP.S	R1, #49
0x539C	0x002814AF  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_WriteReg76
; val end address is: 0 (R0)
; addr end address is: 4 (R1)
0x53A0	0x003014B1  JMP	L___Lib_SDHost_SDHost_WriteReg77
L___Lib_SDHost_SDHost_WriteReg49:
;__Lib_SDHost.c, 765 :: 		
;__Lib_SDHost.c, 766 :: 		
L_end_SDHost_WriteReg:
0x53A4	0xA0000000  RETURN	
0x53A8	0xFF000000  	#-16777216
0x53AC	0x00FFFFFF  	#16777215
; end of __Lib_SDHost_SDHost_WriteReg
_Delay_10ms:
;__Lib_Delays.c, 72 :: 		void Delay_10ms() {
;__Lib_Delays.c, 73 :: 		Delay_ms(10);
0x53B0	0x6DC014F2  LPM.L	R28, $+24
0x53B4	0x44004000  NOP	
L_Delay_10ms24:
0x53B8	0x45CE4012  SUB.L	R28, R28, #1
0x53BC	0x5DEE4002  CMP.L	R28, #0
0x53C0	0x002014EE  JMPC	R30, Z, #0, L_Delay_10ms24
0x53C4	0x003014F3  JMP	$+8
0x53C8	0x00051613  	#333331
0x53CC	0x44004000  NOP	
0x53D0	0x44004000  NOP	
;__Lib_Delays.c, 74 :: 		}
L_end_Delay_10ms:
0x53D4	0xA0000000  RETURN	
; end of _Delay_10ms
__Lib_SDHost_SDHost_ReadReg:
;__Lib_SDHost.c, 451 :: 		
; addr start address is: 0 (R0)
0x4BF8	0x95D00004  LINK	LR, #4
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_SDHost.c, 455 :: 		
0x4BFC	0x003013AE  JMP	L___Lib_SDHost_SDHost_ReadReg9
; addr end address is: 0 (R0)
;__Lib_SDHost.c, 457 :: 		
L___Lib_SDHost_SDHost_ReadReg11:
;__Lib_SDHost.c, 458 :: 		
0x4C00	0xC4110404  LDA.L	R1, #66564
0x4C04	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 459 :: 		
0x4C08	0xAC2F8000  LDI.L	R2, SP, #0
0x4C0C	0x6410FFFF  LDK.L	R1, #65535
0x4C10	0x44110014  AND.L	R1, R2, R1
0x4C14	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 460 :: 		
0x4C18	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 461 :: 		
L___Lib_SDHost_SDHost_ReadReg12:
;__Lib_SDHost.c, 462 :: 		
0x4C1C	0xC4110404  LDA.L	R1, #66564
0x4C20	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 463 :: 		
0x4C24	0xAC1F8000  LDI.L	R1, SP, #0
0x4C28	0x4420C109  LSHR.L	R2, R1, #16
;__Lib_SDHost.c, 464 :: 		
0x4C2C	0x6410FFFF  LDK.L	R1, #65535
0x4C30	0x44110014  AND.L	R1, R2, R1
0x4C34	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 465 :: 		
0x4C38	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 466 :: 		
L___Lib_SDHost_SDHost_ReadReg13:
;__Lib_SDHost.c, 467 :: 		
0x4C3C	0xC4110408  LDA.L	R1, #66568
0x4C40	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 468 :: 		
0x4C44	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 469 :: 		
L___Lib_SDHost_SDHost_ReadReg14:
;__Lib_SDHost.c, 470 :: 		
0x4C48	0xC411040C  LDA.L	R1, #66572
0x4C4C	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 471 :: 		
0x4C50	0xAC2F8000  LDI.L	R2, SP, #0
0x4C54	0x6410FFFF  LDK.L	R1, #65535
0x4C58	0x44110014  AND.L	R1, R2, R1
0x4C5C	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 472 :: 		
0x4C60	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 473 :: 		
L___Lib_SDHost_SDHost_ReadReg15:
;__Lib_SDHost.c, 474 :: 		
0x4C64	0xC411040C  LDA.L	R1, #66572
0x4C68	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 475 :: 		
0x4C6C	0xAC1F8000  LDI.L	R1, SP, #0
0x4C70	0x4420C109  LSHR.L	R2, R1, #16
;__Lib_SDHost.c, 476 :: 		
0x4C74	0x6410FFFF  LDK.L	R1, #65535
0x4C78	0x44110014  AND.L	R1, R2, R1
0x4C7C	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 477 :: 		
0x4C80	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 478 :: 		
L___Lib_SDHost_SDHost_ReadReg16:
;__Lib_SDHost.c, 479 :: 		
0x4C84	0xC4110410  LDA.L	R1, #66576
0x4C88	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 480 :: 		
0x4C8C	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 481 :: 		
L___Lib_SDHost_SDHost_ReadReg17:
;__Lib_SDHost.c, 482 :: 		
0x4C90	0xC4110414  LDA.L	R1, #66580
0x4C94	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 483 :: 		
0x4C98	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 484 :: 		
L___Lib_SDHost_SDHost_ReadReg18:
;__Lib_SDHost.c, 485 :: 		
0x4C9C	0xC4110418  LDA.L	R1, #66584
0x4CA0	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 486 :: 		
0x4CA4	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 487 :: 		
L___Lib_SDHost_SDHost_ReadReg19:
;__Lib_SDHost.c, 488 :: 		
0x4CA8	0xC411041C  LDA.L	R1, #66588
0x4CAC	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 489 :: 		
0x4CB0	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 490 :: 		
L___Lib_SDHost_SDHost_ReadReg20:
;__Lib_SDHost.c, 491 :: 		
0x4CB4	0xC4110420  LDA.L	R1, #66592
0x4CB8	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 492 :: 		
0x4CBC	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 493 :: 		
L___Lib_SDHost_SDHost_ReadReg21:
;__Lib_SDHost.c, 494 :: 		
0x4CC0	0xC4110424  LDA.L	R1, #66596
0x4CC4	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 495 :: 		
0x4CC8	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 496 :: 		
L___Lib_SDHost_SDHost_ReadReg22:
;__Lib_SDHost.c, 497 :: 		
0x4CCC	0xC4110428  LDA.L	R1, #66600
0x4CD0	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 498 :: 		
0x4CD4	0xAC1F8000  LDI.L	R1, SP, #0
0x4CD8	0x4410CFF4  AND.L	R1, R1, #255
0x4CDC	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 499 :: 		
0x4CE0	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 500 :: 		
L___Lib_SDHost_SDHost_ReadReg23:
;__Lib_SDHost.c, 501 :: 		
0x4CE4	0xC4110428  LDA.L	R1, #66600
0x4CE8	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 502 :: 		
0x4CEC	0xAC1F8000  LDI.L	R1, SP, #0
0x4CF0	0x4410C089  LSHR.L	R1, R1, #8
;__Lib_SDHost.c, 503 :: 		
0x4CF4	0x4410CFF4  AND.L	R1, R1, #255
0x4CF8	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 504 :: 		
0x4CFC	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 505 :: 		
L___Lib_SDHost_SDHost_ReadReg24:
;__Lib_SDHost.c, 506 :: 		
0x4D00	0xC411042C  LDA.L	R1, #66604
0x4D04	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 507 :: 		
0x4D08	0xAC2F8000  LDI.L	R2, SP, #0
0x4D0C	0x6410FFFF  LDK.L	R1, #65535
0x4D10	0x44110014  AND.L	R1, R2, R1
0x4D14	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 508 :: 		
0x4D18	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 509 :: 		
L___Lib_SDHost_SDHost_ReadReg25:
;__Lib_SDHost.c, 510 :: 		
0x4D1C	0xC411042C  LDA.L	R1, #66604
0x4D20	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 511 :: 		
0x4D24	0xAC1F8000  LDI.L	R1, SP, #0
0x4D28	0x4410C189  LSHR.L	R1, R1, #24
;__Lib_SDHost.c, 512 :: 		
0x4D2C	0x4410CFF4  AND.L	R1, R1, #255
0x4D30	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 513 :: 		
0x4D34	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 514 :: 		
L___Lib_SDHost_SDHost_ReadReg26:
;__Lib_SDHost.c, 515 :: 		
0x4D38	0xC4110430  LDA.L	R1, #66608
0x4D3C	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 516 :: 		
0x4D40	0xAC2F8000  LDI.L	R2, SP, #0
0x4D44	0x6410FFFF  LDK.L	R1, #65535
0x4D48	0x44110014  AND.L	R1, R2, R1
0x4D4C	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 517 :: 		
0x4D50	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 518 :: 		
L___Lib_SDHost_SDHost_ReadReg27:
;__Lib_SDHost.c, 519 :: 		
0x4D54	0xC4110430  LDA.L	R1, #66608
0x4D58	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 520 :: 		
0x4D5C	0xAC1F8000  LDI.L	R1, SP, #0
0x4D60	0x4420C109  LSHR.L	R2, R1, #16
;__Lib_SDHost.c, 521 :: 		
0x4D64	0x6410FFFF  LDK.L	R1, #65535
0x4D68	0x44110014  AND.L	R1, R2, R1
0x4D6C	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 522 :: 		
0x4D70	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 523 :: 		
L___Lib_SDHost_SDHost_ReadReg28:
;__Lib_SDHost.c, 524 :: 		
0x4D74	0xC4110434  LDA.L	R1, #66612
0x4D78	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 525 :: 		
0x4D7C	0xAC2F8000  LDI.L	R2, SP, #0
0x4D80	0x6410FFFF  LDK.L	R1, #65535
0x4D84	0x44110014  AND.L	R1, R2, R1
0x4D88	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 526 :: 		
0x4D8C	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 527 :: 		
L___Lib_SDHost_SDHost_ReadReg29:
;__Lib_SDHost.c, 528 :: 		
0x4D90	0xC4110434  LDA.L	R1, #66612
0x4D94	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 529 :: 		
0x4D98	0xAC1F8000  LDI.L	R1, SP, #0
0x4D9C	0x4420C109  LSHR.L	R2, R1, #16
;__Lib_SDHost.c, 530 :: 		
0x4DA0	0x6410FFFF  LDK.L	R1, #65535
0x4DA4	0x44110014  AND.L	R1, R2, R1
0x4DA8	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 531 :: 		
0x4DAC	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 532 :: 		
L___Lib_SDHost_SDHost_ReadReg30:
;__Lib_SDHost.c, 533 :: 		
0x4DB0	0xC4110438  LDA.L	R1, #66616
0x4DB4	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 534 :: 		
0x4DB8	0xAC2F8000  LDI.L	R2, SP, #0
0x4DBC	0x6410FFFF  LDK.L	R1, #65535
0x4DC0	0x44110014  AND.L	R1, R2, R1
0x4DC4	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 535 :: 		
0x4DC8	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 536 :: 		
L___Lib_SDHost_SDHost_ReadReg31:
;__Lib_SDHost.c, 537 :: 		
0x4DCC	0xC4110438  LDA.L	R1, #66616
0x4DD0	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 538 :: 		
0x4DD4	0xAC1F8000  LDI.L	R1, SP, #0
0x4DD8	0x4420C109  LSHR.L	R2, R1, #16
;__Lib_SDHost.c, 539 :: 		
0x4DDC	0x6410FFFF  LDK.L	R1, #65535
0x4DE0	0x44110014  AND.L	R1, R2, R1
0x4DE4	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 540 :: 		
0x4DE8	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 541 :: 		
L___Lib_SDHost_SDHost_ReadReg32:
;__Lib_SDHost.c, 542 :: 		
0x4DEC	0xC411043C  LDA.L	R1, #66620
0x4DF0	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 543 :: 		
0x4DF4	0xAC1F8000  LDI.L	R1, SP, #0
0x4DF8	0x4420C109  LSHR.L	R2, R1, #16
;__Lib_SDHost.c, 544 :: 		
0x4DFC	0x6410FFFF  LDK.L	R1, #65535
0x4E00	0x44110014  AND.L	R1, R2, R1
0x4E04	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 545 :: 		
0x4E08	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 546 :: 		
L___Lib_SDHost_SDHost_ReadReg33:
;__Lib_SDHost.c, 547 :: 		
0x4E0C	0xC4110440  LDA.L	R1, #66624
0x4E10	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 548 :: 		
0x4E14	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 549 :: 		
L___Lib_SDHost_SDHost_ReadReg34:
;__Lib_SDHost.c, 550 :: 		
0x4E18	0xC4110444  LDA.L	R1, #66628
0x4E1C	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 551 :: 		
0x4E20	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 552 :: 		
L___Lib_SDHost_SDHost_ReadReg35:
;__Lib_SDHost.c, 553 :: 		
0x4E24	0xC41104FC  LDA.L	R1, #66812
0x4E28	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 554 :: 		
0x4E2C	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 555 :: 		
L___Lib_SDHost_SDHost_ReadReg36:
;__Lib_SDHost.c, 556 :: 		
0x4E30	0xC4110500  LDA.L	R1, #66816
0x4E34	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 557 :: 		
0x4E38	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 558 :: 		
L___Lib_SDHost_SDHost_ReadReg37:
;__Lib_SDHost.c, 559 :: 		
0x4E3C	0xC4110504  LDA.L	R1, #66820
0x4E40	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 560 :: 		
0x4E44	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 561 :: 		
L___Lib_SDHost_SDHost_ReadReg38:
;__Lib_SDHost.c, 562 :: 		
0x4E48	0xC4110508  LDA.L	R1, #66824
0x4E4C	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 563 :: 		
0x4E50	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 564 :: 		
L___Lib_SDHost_SDHost_ReadReg39:
;__Lib_SDHost.c, 565 :: 		
0x4E54	0xC411050C  LDA.L	R1, #66828
0x4E58	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 566 :: 		
0x4E5C	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 567 :: 		
L___Lib_SDHost_SDHost_ReadReg40:
;__Lib_SDHost.c, 568 :: 		
0x4E60	0xC4110510  LDA.L	R1, #66832
0x4E64	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 569 :: 		
0x4E68	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 570 :: 		
L___Lib_SDHost_SDHost_ReadReg41:
;__Lib_SDHost.c, 571 :: 		
0x4E6C	0xC4110514  LDA.L	R1, #66836
0x4E70	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 572 :: 		
0x4E74	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 573 :: 		
L___Lib_SDHost_SDHost_ReadReg42:
;__Lib_SDHost.c, 574 :: 		
0x4E78	0xC4110518  LDA.L	R1, #66840
0x4E7C	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 575 :: 		
0x4E80	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 576 :: 		
L___Lib_SDHost_SDHost_ReadReg43:
;__Lib_SDHost.c, 577 :: 		
0x4E84	0xC411051C  LDA.L	R1, #66844
0x4E88	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 578 :: 		
0x4E8C	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 579 :: 		
L___Lib_SDHost_SDHost_ReadReg44:
;__Lib_SDHost.c, 580 :: 		
0x4E90	0xC4110520  LDA.L	R1, #66848
0x4E94	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 581 :: 		
0x4E98	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 582 :: 		
L___Lib_SDHost_SDHost_ReadReg45:
;__Lib_SDHost.c, 583 :: 		
0x4E9C	0xC4110524  LDA.L	R1, #66852
0x4EA0	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 584 :: 		
0x4EA4	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 585 :: 		
L___Lib_SDHost_SDHost_ReadReg46:
;__Lib_SDHost.c, 586 :: 		
0x4EA8	0xC4110578  LDA.L	R1, #66936
0x4EAC	0xB5F08000  STI.L	SP, #0, R1
;__Lib_SDHost.c, 587 :: 		
0x4EB0	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 588 :: 		
L___Lib_SDHost_SDHost_ReadReg47:
;__Lib_SDHost.c, 589 :: 		
0x4EB4	0x003013F7  JMP	L___Lib_SDHost_SDHost_ReadReg10
;__Lib_SDHost.c, 591 :: 		
L___Lib_SDHost_SDHost_ReadReg9:
; addr start address is: 0 (R0)
0x4EB8	0x5BE04022  CMP.S	R0, #2
0x4EBC	0x00281300  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg11
0x4EC0	0x5BE04032  CMP.S	R0, #3
0x4EC4	0x00281307  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg12
0x4EC8	0x5BE04042  CMP.S	R0, #4
0x4ECC	0x0028130F  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg13
0x4ED0	0x5BE04052  CMP.S	R0, #5
0x4ED4	0x00281312  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg14
0x4ED8	0x5BE04062  CMP.S	R0, #6
0x4EDC	0x00281319  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg15
0x4EE0	0x5BE04072  CMP.S	R0, #7
0x4EE4	0x00281321  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg16
0x4EE8	0x5BE04082  CMP.S	R0, #8
0x4EEC	0x00281324  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg17
0x4EF0	0x5BE04092  CMP.S	R0, #9
0x4EF4	0x00281327  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg18
0x4EF8	0x5BE040A2  CMP.S	R0, #10
0x4EFC	0x0028132A  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg19
0x4F00	0x5BE040B2  CMP.S	R0, #11
0x4F04	0x0028132D  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg20
0x4F08	0x5BE040C2  CMP.S	R0, #12
0x4F0C	0x00281330  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg21
0x4F10	0x5BE040D2  CMP.S	R0, #13
0x4F14	0x00281333  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg22
0x4F18	0x5BE040E2  CMP.S	R0, #14
0x4F1C	0x00281339  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg23
0x4F20	0x5BE04102  CMP.S	R0, #16
0x4F24	0x00281340  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg24
0x4F28	0x5BE04122  CMP.S	R0, #18
0x4F2C	0x00281347  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg25
0x4F30	0x5BE04132  CMP.S	R0, #19
0x4F34	0x0028134E  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg26
0x4F38	0x5BE04142  CMP.S	R0, #20
0x4F3C	0x00281355  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg27
0x4F40	0x5BE04152  CMP.S	R0, #21
0x4F44	0x0028135D  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg28
0x4F48	0x5BE04162  CMP.S	R0, #22
0x4F4C	0x00281364  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg29
0x4F50	0x5BE04172  CMP.S	R0, #23
0x4F54	0x0028136C  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg30
0x4F58	0x5BE04182  CMP.S	R0, #24
0x4F5C	0x00281373  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg31
0x4F60	0x5BE041A2  CMP.S	R0, #26
0x4F64	0x0028137B  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg32
0x4F68	0x5BE041B2  CMP.S	R0, #27
0x4F6C	0x00281383  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg33
0x4F70	0x5BE041C2  CMP.S	R0, #28
0x4F74	0x00281386  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg34
0x4F78	0x5BE04272  CMP.S	R0, #39
0x4F7C	0x00281389  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg35
0x4F80	0x5BE04282  CMP.S	R0, #40
0x4F84	0x0028138C  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg36
0x4F88	0x5BE04292  CMP.S	R0, #41
0x4F8C	0x0028138F  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg37
0x4F90	0x5BE042A2  CMP.S	R0, #42
0x4F94	0x00281392  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg38
0x4F98	0x5BE042B2  CMP.S	R0, #43
0x4F9C	0x00281395  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg39
0x4FA0	0x5BE042C2  CMP.S	R0, #44
0x4FA4	0x00281398  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg40
0x4FA8	0x5BE042D2  CMP.S	R0, #45
0x4FAC	0x0028139B  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg41
0x4FB0	0x5BE042E2  CMP.S	R0, #46
0x4FB4	0x0028139E  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg42
0x4FB8	0x5BE042F2  CMP.S	R0, #47
0x4FBC	0x002813A1  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg43
0x4FC0	0x5BE04302  CMP.S	R0, #48
0x4FC4	0x002813A4  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg44
0x4FC8	0x5BE04312  CMP.S	R0, #49
0x4FCC	0x002813A7  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg45
0x4FD0	0x5BE04332  CMP.S	R0, #51
0x4FD4	0x002813AA  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ReadReg46
; addr end address is: 0 (R0)
0x4FD8	0x003013AD  JMP	L___Lib_SDHost_SDHost_ReadReg47
L___Lib_SDHost_SDHost_ReadReg10:
;__Lib_SDHost.c, 592 :: 		
0x4FDC	0xAC0F8000  LDI.L	R0, SP, #0
;__Lib_SDHost.c, 593 :: 		
L_end_SDHost_ReadReg:
0x4FE0	0x99D00000  UNLINK	LR
0x4FE4	0xA0000000  RETURN	
; end of __Lib_SDHost_SDHost_ReadReg
_mikrobus_logWrite:
;easyft90x_v7_FT900.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x6C00	0x95D00008  LINK	LR, #8
0x6C04	0x44204000  MOVE.L	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easyft90x_v7_FT900.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x6C08	0x44014000  MOVE.L	R0, R2
; data_ end address is: 8 (R2)
;easyft90x_v7_FT900.c, 322 :: 		uint8_t row = 13;
0x6C0C	0x6420000D  LDK.L	R2, #13
0x6C10	0xB1F10004  STI.B	SP, #4, R2
0x6C14	0x6420000A  LDK.L	R2, #10
0x6C18	0xB1F10005  STI.B	SP, #5, R2
;easyft90x_v7_FT900.c, 323 :: 		uint8_t line = 10;
;easyft90x_v7_FT900.c, 324 :: 		switch( format )
0x6C1C	0x00301B24  JMP	L_mikrobus_logWrite94
; format end address is: 4 (R1)
;easyft90x_v7_FT900.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite96:
;easyft90x_v7_FT900.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x6C20	0x003413FA  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 328 :: 		break;
0x6C24	0x00301B2B  JMP	L_mikrobus_logWrite95
;easyft90x_v7_FT900.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite97:
;easyft90x_v7_FT900.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite98:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x6C28	0xA8200000  LDI.B	R2, R0, #0
0x6C2C	0x59E14002  CMP.B	R2, #0
0x6C30	0x00281B12  JMPC	R30, Z, #1, L_mikrobus_logWrite99
;easyft90x_v7_FT900.c, 332 :: 		_log_write( ptr );
0x6C34	0xB5F00000  STI.L	SP, #0, R0
0x6C38	0x003413FA  CALL	easyft90x_v7_FT900__log_write+0
0x6C3C	0xAC0F8000  LDI.L	R0, SP, #0
;easyft90x_v7_FT900.c, 333 :: 		ptr++;
0x6C40	0x44004010  ADD.L	R0, R0, #1
;easyft90x_v7_FT900.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x6C44	0x00301B0A  JMP	L_mikrobus_logWrite98
L_mikrobus_logWrite99:
;easyft90x_v7_FT900.c, 335 :: 		break;
0x6C48	0x00301B2B  JMP	L_mikrobus_logWrite95
;easyft90x_v7_FT900.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite100:
;easyft90x_v7_FT900.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite101:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x6C4C	0xA8200000  LDI.B	R2, R0, #0
0x6C50	0x59E14002  CMP.B	R2, #0
0x6C54	0x00281B1B  JMPC	R30, Z, #1, L_mikrobus_logWrite102
;easyft90x_v7_FT900.c, 339 :: 		_log_write( ptr );
0x6C58	0xB5F00000  STI.L	SP, #0, R0
0x6C5C	0x003413FA  CALL	easyft90x_v7_FT900__log_write+0
0x6C60	0xAC0F8000  LDI.L	R0, SP, #0
;easyft90x_v7_FT900.c, 340 :: 		ptr++;
0x6C64	0x44004010  ADD.L	R0, R0, #1
;easyft90x_v7_FT900.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x6C68	0x00301B13  JMP	L_mikrobus_logWrite101
L_mikrobus_logWrite102:
;easyft90x_v7_FT900.c, 342 :: 		_log_write( &row );
0x6C6C	0x442FC040  ADD.L	R2, SP, #4
0x6C70	0x44014000  MOVE.L	R0, R2
0x6C74	0x003413FA  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 343 :: 		_log_write( &line );
0x6C78	0x442FC050  ADD.L	R2, SP, #5
0x6C7C	0x44014000  MOVE.L	R0, R2
0x6C80	0x003413FA  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 344 :: 		break;
0x6C84	0x00301B2B  JMP	L_mikrobus_logWrite95
;easyft90x_v7_FT900.c, 345 :: 		default :
L_mikrobus_logWrite103:
;easyft90x_v7_FT900.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x6C88	0x64000006  LDK.L	R0, #6
0x6C8C	0x00301B2C  JMP	L_end_mikrobus_logWrite
;easyft90x_v7_FT900.c, 347 :: 		}
L_mikrobus_logWrite94:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x6C90	0x59E0C002  CMP.B	R1, #0
0x6C94	0x00281B08  JMPC	R30, Z, #1, L_mikrobus_logWrite96
0x6C98	0x59E0C012  CMP.B	R1, #1
0x6C9C	0x00281B0A  JMPC	R30, Z, #1, L_mikrobus_logWrite97
0x6CA0	0x59E0C022  CMP.B	R1, #2
0x6CA4	0x00281B13  JMPC	R30, Z, #1, L_mikrobus_logWrite100
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x6CA8	0x00301B22  JMP	L_mikrobus_logWrite103
L_mikrobus_logWrite95:
;easyft90x_v7_FT900.c, 348 :: 		return 0;
0x6CAC	0x64000000  LDK.L	R0, #0
;easyft90x_v7_FT900.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x6CB0	0x99D00000  UNLINK	LR
0x6CB4	0xA0000000  RETURN	
; end of _mikrobus_logWrite
easyft90x_v7_FT900__log_write:
;__ef_ft900_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__ef_ft900_log.c, 19 :: 		logger( *data_ );
0x4FE8	0xA8100000  LDI.B	R1, R0, #0
; data_ end address is: 0 (R0)
0x4FEC	0x4460D00D  BEXTU.L	R6, R1, #256
0x4FF0	0x4403500D  BEXTU.L	R0, R6, #256
0x4FF4	0xC460052C  LDA.L	R6, _logger+0
0x4FF8	0x08340060  CALLI	R6
;__ef_ft900_log.c, 20 :: 		return 0;
0x4FFC	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 21 :: 		}
L_end__log_write:
0x5000	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_write
_Mmc_Fat_Init:
;__Lib_MmcFat16.c, 2134 :: 		
0x6CDC	0x95D00004  LINK	LR, #4
;__Lib_MmcFat16.c, 2136 :: 		
; rslt start address is: 8 (R2)
0x6CE0	0x64200000  LDK.L	R2, #0
; rslt end address is: 8 (R2)
;__Lib_MmcFat16.c, 2139 :: 		
L_Mmc_Fat_Init319:
;__Lib_MmcFat16.c, 2141 :: 		
; rslt start address is: 8 (R2)
0x6CE4	0xB1F10000  STI.B	SP, #0, R2
0x6CE8	0x003416A2  CALL	_Mmc_Init+0
0x6CEC	0xA82F8000  LDI.B	R2, SP, #0
;__Lib_MmcFat16.c, 2142 :: 		
0x6CF0	0x44214010  ADD.L	R2, R2, #1
0x6CF4	0x4421500D  BEXTU.L	R2, R2, #256
;__Lib_MmcFat16.c, 2144 :: 		
0x6CF8	0x4400500D  BEXTU.L	R0, R0, #256
0x6CFC	0x59E04002  CMP.B	R0, #0
0x6D00	0x00281B44  JMPC	R30, Z, #1, L__Mmc_Fat_Init449
0x6D04	0x59E14322  CMP.B	R2, #50
0x6D08	0x00601B44  JMPC	R30, C, #0, L__Mmc_Fat_Init448
0x6D0C	0x00301B39  JMP	L_Mmc_Fat_Init319
L__Mmc_Fat_Init449:
L__Mmc_Fat_Init448:
;__Lib_MmcFat16.c, 2146 :: 		
0x6D10	0x59E14322  CMP.B	R2, #50
0x6D14	0x00681B48  JMPC	R30, C, #1, L_Mmc_Fat_Init324
; rslt end address is: 8 (R2)
;__Lib_MmcFat16.c, 2147 :: 		
0x6D18	0x640000FF  LDK.L	R0, #255
0x6D1C	0x00301B4A  JMP	L_end_Mmc_Fat_Init
L_Mmc_Fat_Init324:
;__Lib_MmcFat16.c, 2148 :: 		
0x6D20	0x003416A5  CALL	_Mmc_Init_Vars+0
;__Lib_MmcFat16.c, 2151 :: 		
0x6D24	0x00341602  CALL	__Lib_MmcFat16_Mmc_Fat_Get_Info+0
;__Lib_MmcFat16.c, 2152 :: 		
;__Lib_MmcFat16.c, 2153 :: 		
L_end_Mmc_Fat_Init:
0x6D28	0x99D00000  UNLINK	LR
0x6D2C	0xA0000000  RETURN	
; end of _Mmc_Fat_Init
_Mmc_Init:
;__Lib_Mmc_SDHOST.c, 100 :: 		
;__Lib_Mmc_SDHOST.c, 101 :: 		
0x5A88	0xC4600258  LDA.L	R6, __Lib_Mmc_SDHOST_Mmc_Init_Ptr+0
0x5A8C	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 102 :: 		
L_end_Mmc_Init:
0x5A90	0xA0000000  RETURN	
; end of _Mmc_Init
__Lib_Mmc_SDHOST_Mmc_Init_SPI:
;__Lib_Mmc_SDHOST.c, 312 :: 		
0x3FA8	0x95D00008  LINK	LR, #8
;__Lib_Mmc_SDHOST.c, 316 :: 		
0x3FAC	0x64000005  LDK.L	R0, #5
0x3FB0	0xB8000243  STA.B	__Lib_Mmc_SDHOST_cardType+0, R0
;__Lib_Mmc_SDHOST.c, 320 :: 		
0x3FB4	0x64010084  LDK.L	R0, Mmc_Chip_Select+0
;__Lib_Mmc_SDHOST.c, 321 :: 		
0x3FB8	0x6410001A  LDK.L	R1, #BitPos(Mmc_Chip_Select+0)
;__Lib_Mmc_SDHOST.c, 323 :: 		
0x3FBC	0x64200004  LDK.L	R2, #4
0x3FC0	0x4410D00D  BEXTU.L	R1, R1, #256
0x3FC4	0x00340DEE  CALL	___mE_Lib_GPIO+0
;__Lib_Mmc_SDHOST.c, 326 :: 		
0x3FC8	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 329 :: 		
; cnt start address is: 4 (R1)
0x3FCC	0x64100000  LDK.L	R1, #0
; cnt end address is: 4 (R1)
L___Lib_Mmc_SDHOST_Mmc_Init_SPI22:
; cnt start address is: 4 (R1)
0x3FD0	0x5BE0C0A2  CMP.S	R1, #10
0x3FD4	0x00600FFE  JMPC	R30, C, #0, L___Lib_Mmc_SDHOST_Mmc_Init_SPI23
;__Lib_Mmc_SDHOST.c, 330 :: 		
0x3FD8	0xB3F08000  STI.S	SP, #0, R1
0x3FDC	0x640000FF  LDK.L	R0, #255
0x3FE0	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x3FE4	0x08340060  CALLI	R6
0x3FE8	0xAA1F8000  LDI.S	R1, SP, #0
;__Lib_Mmc_SDHOST.c, 329 :: 		
0x3FEC	0x4400C010  ADD.L	R0, R1, #1
; cnt end address is: 4 (R1)
; cnt start address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 330 :: 		
0x3FF0	0x4410400D  BEXTU.L	R1, R0, #0
; cnt end address is: 0 (R0)
0x3FF4	0x00300FF4  JMP	L___Lib_Mmc_SDHOST_Mmc_Init_SPI22
L___Lib_Mmc_SDHOST_Mmc_Init_SPI23:
;__Lib_Mmc_SDHOST.c, 334 :: 		
0x3FF8	0x00340DFC  CALL	__Lib_Mmc_SDHOST_Mmc_Select_SPI+0
;__Lib_Mmc_SDHOST.c, 336 :: 		
0x3FFC	0x64200095  LDK.L	R2, #149
0x4000	0x64100000  LDK.L	R1, #0
0x4004	0x64000000  LDK.L	R0, #0
0x4008	0x00340D58  CALL	__Lib_Mmc_SDHOST_Mmc_Send_Command_SPI+0
0x400C	0xB3F00004  STI.S	SP, #4, R0
;__Lib_Mmc_SDHOST.c, 337 :: 		
0x4010	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 340 :: 		
0x4014	0xAA0F8004  LDI.S	R0, SP, #4
0x4018	0x5BE04012  CMP.S	R0, #1
0x401C	0x0028100A  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Init_SPI25
;__Lib_Mmc_SDHOST.c, 341 :: 		
0x4020	0x64000001  LDK.L	R0, #1
0x4024	0x0030103E  JMP	L_end_Mmc_Init_SPI
L___Lib_Mmc_SDHOST_Mmc_Init_SPI25:
;__Lib_Mmc_SDHOST.c, 343 :: 		
0x4028	0x00340DFC  CALL	__Lib_Mmc_SDHOST_Mmc_Select_SPI+0
;__Lib_Mmc_SDHOST.c, 344 :: 		
0x402C	0x64200087  LDK.L	R2, #135
0x4030	0x641001AA  LDK.L	R1, #426
0x4034	0x64000008  LDK.L	R0, #8
0x4038	0x00340D58  CALL	__Lib_Mmc_SDHOST_Mmc_Send_Command_SPI+0
0x403C	0xB3F00004  STI.S	SP, #4, R0
;__Lib_Mmc_SDHOST.c, 346 :: 		
0x4040	0x640000FF  LDK.L	R0, #255
0x4044	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x4048	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 347 :: 		
0x404C	0x640000FF  LDK.L	R0, #255
0x4050	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x4054	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 348 :: 		
0x4058	0x640000FF  LDK.L	R0, #255
0x405C	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x4060	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 349 :: 		
0x4064	0x640000FF  LDK.L	R0, #255
0x4068	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x406C	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 350 :: 		
0x4070	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 353 :: 		
0x4074	0xAA0F8004  LDI.S	R0, SP, #4
0x4078	0x5BE04012  CMP.S	R0, #1
0x407C	0x00281027  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Init_SPI26
;__Lib_Mmc_SDHOST.c, 355 :: 		
0x4080	0x64000001  LDK.L	R0, #1
0x4084	0x00340E5D  CALL	__Lib_Mmc_SDHOST_Mmc_UnIdle_SPI+0
0x4088	0x5BE04002  CMP.S	R0, #0
0x408C	0x00281026  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Init_SPI27
;__Lib_Mmc_SDHOST.c, 356 :: 		
0x4090	0x64000000  LDK.L	R0, #0
0x4094	0x00340E5D  CALL	__Lib_Mmc_SDHOST_Mmc_UnIdle_SPI+0
L___Lib_Mmc_SDHOST_Mmc_Init_SPI27:
;__Lib_Mmc_SDHOST.c, 357 :: 		
0x4098	0x00301029  JMP	L___Lib_Mmc_SDHOST_Mmc_Init_SPI28
L___Lib_Mmc_SDHOST_Mmc_Init_SPI26:
;__Lib_Mmc_SDHOST.c, 360 :: 		
0x409C	0x64000002  LDK.L	R0, #2
0x40A0	0x00340E5D  CALL	__Lib_Mmc_SDHOST_Mmc_UnIdle_SPI+0
;__Lib_Mmc_SDHOST.c, 361 :: 		
L___Lib_Mmc_SDHOST_Mmc_Init_SPI28:
;__Lib_Mmc_SDHOST.c, 364 :: 		
0x40A4	0xC0000243  LDA.B	R0, __Lib_Mmc_SDHOST_cardType+0
0x40A8	0x5BE04052  CMP.S	R0, #5
0x40AC	0x0020102E  JMPC	R30, Z, #0, L___Lib_Mmc_SDHOST_Mmc_Init_SPI29
;__Lib_Mmc_SDHOST.c, 365 :: 		
0x40B0	0x64000002  LDK.L	R0, #2
0x40B4	0x0030103E  JMP	L_end_Mmc_Init_SPI
L___Lib_Mmc_SDHOST_Mmc_Init_SPI29:
;__Lib_Mmc_SDHOST.c, 367 :: 		
0x40B8	0xC0000243  LDA.B	R0, __Lib_Mmc_SDHOST_cardType+0
0x40BC	0x5BE04042  CMP.S	R0, #4
0x40C0	0x0028103D  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Init_SPI30
;__Lib_Mmc_SDHOST.c, 369 :: 		
0x40C4	0x00340DFC  CALL	__Lib_Mmc_SDHOST_Mmc_Select_SPI+0
;__Lib_Mmc_SDHOST.c, 371 :: 		
0x40C8	0x642000FF  LDK.L	R2, #255
0x40CC	0x64100200  LDK.L	R1, #512
0x40D0	0x64000010  LDK.L	R0, #16
0x40D4	0x00340D58  CALL	__Lib_Mmc_SDHOST_Mmc_Send_Command_SPI+0
0x40D8	0xB3F00004  STI.S	SP, #4, R0
;__Lib_Mmc_SDHOST.c, 372 :: 		
0x40DC	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 374 :: 		
0x40E0	0xAA0F8004  LDI.S	R0, SP, #4
0x40E4	0x5BE04002  CMP.S	R0, #0
0x40E8	0x0028103D  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Init_SPI31
;__Lib_Mmc_SDHOST.c, 375 :: 		
0x40EC	0x64000003  LDK.L	R0, #3
0x40F0	0x0030103E  JMP	L_end_Mmc_Init_SPI
L___Lib_Mmc_SDHOST_Mmc_Init_SPI31:
;__Lib_Mmc_SDHOST.c, 376 :: 		
L___Lib_Mmc_SDHOST_Mmc_Init_SPI30:
;__Lib_Mmc_SDHOST.c, 378 :: 		
0x40F4	0x64000000  LDK.L	R0, #0
;__Lib_Mmc_SDHOST.c, 379 :: 		
L_end_Mmc_Init_SPI:
0x40F8	0x99D00000  UNLINK	LR
0x40FC	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Init_SPI
___mE_Lib_GPIO:
;__Lib_GPIO.c, 367 :: 		
; dir start address is: 8 (R2)
; poss start address is: 4 (R1)
; addr start address is: 0 (R0)
; dir end address is: 8 (R2)
; poss end address is: 4 (R1)
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
; poss start address is: 4 (R1)
; dir start address is: 8 (R2)
;__Lib_GPIO.c, 370 :: 		
0x37B8	0x64310084  LDK.L	R3, #GPIO_VAL_00_31+0
0x37BC	0x44300032  SUB.L	R3, R0, R3
; addr end address is: 0 (R0)
0x37C0	0x4431C029  LSHR.L	R3, R3, #2
0x37C4	0x4431C058  ASHL.L	R3, R3, #5
0x37C8	0x44318010  ADD.L	R3, R3, R1
; poss end address is: 4 (R1)
;__Lib_GPIO.c, 371 :: 		
0x37CC	0x4411500D  BEXTU.L	R1, R2, #256
0x37D0	0x6C200DF8  LPM.L	R2, $+16
; dir end address is: 8 (R2)
0x37D4	0x4401D00D  BEXTU.L	R0, R3, #256
0x37D8	0x003405CD  CALL	_GPIO_Pin_Config+0
;__Lib_GPIO.c, 372 :: 		
L_end___mE_Lib_GPIO:
0x37DC	0xA0000000  RETURN	
0x37E0	0x00100215  	#1049109
; end of ___mE_Lib_GPIO
_GPIO_Pin_Config:
;__Lib_GPIO.c, 180 :: 		
; config start address is: 8 (R2)
; dir start address is: 4 (R1)
; pinNum start address is: 0 (R0)
0x1734	0x44614000  MOVE.L	R6, R2
; config end address is: 8 (R2)
; dir end address is: 4 (R1)
; pinNum end address is: 0 (R0)
; pinNum start address is: 0 (R0)
; dir start address is: 4 (R1)
; config start address is: 24 (R6)
;__Lib_GPIO.c, 186 :: 		
0x1738	0x59E04002  CMP.B	R0, #0
0x173C	0x006805D3  JMPC	R30, C, #1, L__GPIO_Pin_Config38
0x1740	0x59E04422  CMP.B	R0, #66
0x1744	0x01A805D3  JMPC	R30, A, #1, L__GPIO_Pin_Config37
0x1748	0x003005D5  JMP	L_GPIO_Pin_Config2
; pinNum end address is: 0 (R0)
; dir end address is: 4 (R1)
; config end address is: 24 (R6)
L__GPIO_Pin_Config38:
L__GPIO_Pin_Config37:
;__Lib_GPIO.c, 188 :: 		
0x174C	0x640000FE  LDK.L	R0, #254
0x1750	0x00300639  JMP	L_end_GPIO_Pin_Config
;__Lib_GPIO.c, 189 :: 		
L_GPIO_Pin_Config2:
;__Lib_GPIO.c, 191 :: 		
; config start address is: 24 (R6)
; dir start address is: 4 (R1)
; pinNum start address is: 0 (R0)
0x1754	0x6431001C  LDK.L	R3, #PIN_00_03+0
0x1758	0x44318000  ADD.L	R3, R3, R0
0x175C	0xA8318000  LDI.B	R3, R3, #0
;__Lib_GPIO.c, 192 :: 		
0x1760	0x4431C3F4  AND.L	R3, R3, #63
; tmpRdRegpad start address is: 28 (R7)
0x1764	0x4471D00D  BEXTU.L	R7, R3, #256
;__Lib_GPIO.c, 193 :: 		
; configLow start address is: 8 (R2)
0x1768	0x4423400D  BEXTU.L	R2, R6, #0
;__Lib_GPIO.c, 194 :: 		
0x176C	0x44334109  LSHR.L	R3, R6, #16
; configHigh start address is: 20 (R5)
0x1770	0x4451C00D  BEXTU.L	R5, R3, #0
;__Lib_GPIO.c, 196 :: 		
0x1774	0x4443400D  BEXTU.L	R4, R6, #0
; config end address is: 24 (R6)
0x1778	0x64310003  LDK.L	R3, #65539
0x177C	0x44320034  AND.L	R3, R4, R3
0x1780	0x5DE1C002  CMP.L	R3, #0
0x1784	0x002805E9  JMPC	R30, Z, #1, L__GPIO_Pin_Config39
;__Lib_GPIO.c, 198 :: 		
0x1788	0x4443CFE4  AND.L	R4, R7, #254
0x178C	0x4442500D  BEXTU.L	R4, R4, #256
; tmpRdRegpad end address is: 28 (R7)
;__Lib_GPIO.c, 199 :: 		
0x1790	0x4432C014  AND.L	R3, R5, #1
0x1794	0x4431C00D  BEXTU.L	R3, R3, #0
0x1798	0x44320035  OR.L	R3, R4, R3
; tmpRdRegpad start address is: 24 (R6)
0x179C	0x4461D00D  BEXTU.L	R6, R3, #256
; tmpRdRegpad end address is: 24 (R6)
;__Lib_GPIO.c, 200 :: 		
0x17A0	0x003005EA  JMP	L_GPIO_Pin_Config3
L__GPIO_Pin_Config39:
;__Lib_GPIO.c, 196 :: 		
0x17A4	0x4463D00D  BEXTU.L	R6, R7, #256
;__Lib_GPIO.c, 200 :: 		
L_GPIO_Pin_Config3:
;__Lib_GPIO.c, 202 :: 		
; tmpRdRegpad start address is: 24 (R6)
0x17A8	0x6432000C  LDK.L	R3, #131084
0x17AC	0x44310034  AND.L	R3, R2, R3
0x17B0	0x5DE1C002  CMP.L	R3, #0
0x17B4	0x002805F5  JMPC	R30, Z, #1, L__GPIO_Pin_Config40
;__Lib_GPIO.c, 204 :: 		
0x17B8	0x44434FD4  AND.L	R4, R6, #253
0x17BC	0x4442500D  BEXTU.L	R4, R4, #256
; tmpRdRegpad end address is: 24 (R6)
;__Lib_GPIO.c, 205 :: 		
0x17C0	0x4432C024  AND.L	R3, R5, #2
0x17C4	0x4431C00D  BEXTU.L	R3, R3, #0
0x17C8	0x44320035  OR.L	R3, R4, R3
; tmpRdRegpad start address is: 24 (R6)
0x17CC	0x4461D00D  BEXTU.L	R6, R3, #256
; tmpRdRegpad end address is: 24 (R6)
;__Lib_GPIO.c, 206 :: 		
0x17D0	0x003005F5  JMP	L_GPIO_Pin_Config4
L__GPIO_Pin_Config40:
;__Lib_GPIO.c, 202 :: 		
;__Lib_GPIO.c, 206 :: 		
L_GPIO_Pin_Config4:
;__Lib_GPIO.c, 208 :: 		
; tmpRdRegpad start address is: 24 (R6)
0x17D4	0x6C30063A  LPM.L	R3, $+276
0x17D8	0x44310034  AND.L	R3, R2, R3
0x17DC	0x5DE1C002  CMP.L	R3, #0
0x17E0	0x00280600  JMPC	R30, Z, #1, L__GPIO_Pin_Config41
;__Lib_GPIO.c, 210 :: 		
0x17E4	0x44434F34  AND.L	R4, R6, #243
0x17E8	0x4442500D  BEXTU.L	R4, R4, #256
; tmpRdRegpad end address is: 24 (R6)
;__Lib_GPIO.c, 211 :: 		
0x17EC	0x4432C0C4  AND.L	R3, R5, #12
0x17F0	0x4431C00D  BEXTU.L	R3, R3, #0
0x17F4	0x44320035  OR.L	R3, R4, R3
; tmpRdRegpad start address is: 24 (R6)
0x17F8	0x4461D00D  BEXTU.L	R6, R3, #256
; tmpRdRegpad end address is: 24 (R6)
;__Lib_GPIO.c, 212 :: 		
0x17FC	0x00300600  JMP	L_GPIO_Pin_Config5
L__GPIO_Pin_Config41:
;__Lib_GPIO.c, 208 :: 		
;__Lib_GPIO.c, 212 :: 		
L_GPIO_Pin_Config5:
;__Lib_GPIO.c, 214 :: 		
; tmpRdRegpad start address is: 24 (R6)
0x1800	0x6C30063B  LPM.L	R3, $+236
0x1804	0x44310034  AND.L	R3, R2, R3
0x1808	0x5DE1C002  CMP.L	R3, #0
0x180C	0x0028060B  JMPC	R30, Z, #1, L__GPIO_Pin_Config42
;__Lib_GPIO.c, 216 :: 		
0x1810	0x44434CF4  AND.L	R4, R6, #207
0x1814	0x4442500D  BEXTU.L	R4, R4, #256
; tmpRdRegpad end address is: 24 (R6)
;__Lib_GPIO.c, 217 :: 		
0x1818	0x4432C304  AND.L	R3, R5, #48
0x181C	0x4431C00D  BEXTU.L	R3, R3, #0
0x1820	0x44320035  OR.L	R3, R4, R3
; tmpRdRegpad start address is: 24 (R6)
0x1824	0x4461D00D  BEXTU.L	R6, R3, #256
; tmpRdRegpad end address is: 24 (R6)
;__Lib_GPIO.c, 218 :: 		
0x1828	0x0030060B  JMP	L_GPIO_Pin_Config6
L__GPIO_Pin_Config42:
;__Lib_GPIO.c, 214 :: 		
;__Lib_GPIO.c, 218 :: 		
L_GPIO_Pin_Config6:
;__Lib_GPIO.c, 220 :: 		
; tmpRdRegpad start address is: 24 (R6)
0x182C	0x6C30063C  LPM.L	R3, $+196
0x1830	0x44310034  AND.L	R3, R2, R3
; configLow end address is: 8 (R2)
0x1834	0x5DE1C002  CMP.L	R3, #0
0x1838	0x00280617  JMPC	R30, Z, #1, L__GPIO_Pin_Config43
;__Lib_GPIO.c, 222 :: 		
0x183C	0x444343F4  AND.L	R4, R6, #63
0x1840	0x4442500D  BEXTU.L	R4, R4, #256
; tmpRdRegpad end address is: 24 (R6)
;__Lib_GPIO.c, 223 :: 		
0x1844	0x643000C0  LDK.L	R3, #192
0x1848	0x44318054  AND.L	R3, R3, R5
0x184C	0x4431C00D  BEXTU.L	R3, R3, #0
; configHigh end address is: 20 (R5)
0x1850	0x44320035  OR.L	R3, R4, R3
; tmpRdRegpad start address is: 8 (R2)
0x1854	0x4421D00D  BEXTU.L	R2, R3, #256
; tmpRdRegpad end address is: 8 (R2)
;__Lib_GPIO.c, 224 :: 		
0x1858	0x00300618  JMP	L_GPIO_Pin_Config7
L__GPIO_Pin_Config43:
;__Lib_GPIO.c, 220 :: 		
0x185C	0x4423500D  BEXTU.L	R2, R6, #256
;__Lib_GPIO.c, 224 :: 		
L_GPIO_Pin_Config7:
;__Lib_GPIO.c, 226 :: 		
; tmpRdRegpad start address is: 8 (R2)
0x1860	0x6431001C  LDK.L	R3, #PIN_00_03+0
0x1864	0x44318000  ADD.L	R3, R3, R0
0x1868	0xB0310000  STI.B	R3, #0, R2
; tmpRdRegpad end address is: 8 (R2)
;__Lib_GPIO.c, 228 :: 		
0x186C	0x59E0C102  CMP.B	R1, #16
0x1870	0x00280638  JMPC	R30, Z, #1, L_GPIO_Pin_Config8
;__Lib_GPIO.c, 230 :: 		
0x1874	0x4430500D  BEXTU.L	R3, R0, #256
0x1878	0x4471C019  LSHR.L	R7, R3, #1
0x187C	0x4473D00D  BEXTU.L	R7, R7, #256
0x1880	0x64310060  LDK.L	R3, #GPIO_CFG_00_07+0
0x1884	0x44318070  ADD.L	R3, R3, R7
0x1888	0xA8418000  LDI.B	R4, R3, #0
;__Lib_GPIO.c, 232 :: 		
0x188C	0x44304014  AND.L	R3, R0, #1
0x1890	0x4431D00D  BEXTU.L	R3, R3, #256
; pinNum end address is: 0 (R0)
0x1894	0x4431C028  ASHL.L	R3, R3, #2
0x1898	0x4431C00D  BEXTU.L	R3, R3, #0
;__Lib_GPIO.c, 233 :: 		
0x189C	0x4461D00D  BEXTU.L	R6, R3, #256
0x18A0	0x6430000C  LDK.L	R3, #12
0x18A4	0x44318068  ASHL.L	R3, R3, R6
0x18A8	0x4431C00C  BEXTS.L	R3, R3, #0
0x18AC	0x4431FFF6  XOR.L	R3, R3, #-1
0x18B0	0x4431C00C  BEXTS.L	R3, R3, #0
0x18B4	0x44520034  AND.L	R5, R4, R3
;__Lib_GPIO.c, 234 :: 		
0x18B8	0x4440D00D  BEXTU.L	R4, R1, #256
; dir end address is: 4 (R1)
0x18BC	0x4433500D  BEXTU.L	R3, R6, #256
0x18C0	0x44420038  ASHL.L	R4, R4, R3
0x18C4	0x4442400D  BEXTU.L	R4, R4, #0
0x18C8	0x4432D00D  BEXTU.L	R3, R5, #256
0x18CC	0x44518045  OR.L	R5, R3, R4
;__Lib_GPIO.c, 236 :: 		
0x18D0	0x64310060  LDK.L	R3, #GPIO_CFG_00_07+0
0x18D4	0x44418070  ADD.L	R4, R3, R7
0x18D8	0x4432D00D  BEXTU.L	R3, R5, #256
0x18DC	0xB0418000  STI.B	R4, #0, R3
;__Lib_GPIO.c, 237 :: 		
L_GPIO_Pin_Config8:
;__Lib_GPIO.c, 239 :: 		
0x18E0	0x640000FF  LDK.L	R0, #255
;__Lib_GPIO.c, 240 :: 		
L_end_GPIO_Pin_Config:
0x18E4	0xA0000000  RETURN	
0x18E8	0x000C00F0  	#786672
0x18EC	0x00300F00  	#3149568
0x18F0	0x00C0E000  	#12640256
; end of _GPIO_Pin_Config
__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI:
;__Lib_Mmc_SDHOST.c, 203 :: 		
;__Lib_Mmc_SDHOST.c, 205 :: 		
0x379C	0xC4010084  LDA.L	R0, Mmc_Chip_Select+0
0x37A0	0x440063AB  BINS.L	R0, R0, #BitPos(Mmc_Chip_Select+0)=1
0x37A4	0xBC010084  STA.L	Mmc_Chip_Select+0, R0
;__Lib_Mmc_SDHOST.c, 209 :: 		
0x37A8	0x640000FF  LDK.L	R0, #255
0x37AC	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x37B0	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 210 :: 		
L_end_Mmc_DeSelect_SPI:
0x37B4	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_DeSelect_SPI
_SPIM1_Read:
;__Lib_SPI.c, 413 :: 		
0x18F4	0x95D00004  LINK	LR, #4
0x18F8	0xB1F00000  STI.B	SP, #0, R0
;__Lib_SPI.c, 415 :: 		
0x18FC	0x441FC000  ADD.L	R1, SP, #0
0x1900	0x640102A0  LDK.L	R0, #SPIM_CNTL+0
0x1904	0x003411A0  CALL	__Lib_SPI_SPIx_Read+0
;__Lib_SPI.c, 416 :: 		
L_end_SPIM1_Read:
0x1908	0x99D00000  UNLINK	LR
0x190C	0xA0000000  RETURN	
; end of _SPIM1_Read
__Lib_Mmc_SDHOST_Mmc_Select_SPI:
;__Lib_Mmc_SDHOST.c, 185 :: 		
;__Lib_Mmc_SDHOST.c, 187 :: 		
0x37F0	0xC4010084  LDA.L	R0, Mmc_Chip_Select+0
0x37F4	0x440043AB  BINS.L	R0, R0, #BitPos(Mmc_Chip_Select+0)=0
0x37F8	0xBC010084  STA.L	Mmc_Chip_Select+0, R0
;__Lib_Mmc_SDHOST.c, 197 :: 		
L_end_Mmc_Select_SPI:
0x37FC	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Select_SPI
__Lib_Mmc_SDHOST_Mmc_Send_Command_SPI:
;__Lib_Mmc_SDHOST.c, 217 :: 		
; partial_cmm start address is: 0 (R0)
0x3560	0x95D0000C  LINK	LR, #12
0x3564	0xB5F08004  STI.L	SP, #4, R1
0x3568	0xB1F10008  STI.B	SP, #8, R2
; partial_cmm end address is: 0 (R0)
; partial_cmm start address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 221 :: 		
0x356C	0x44604400  ADD.L	R6, R0, #64
; partial_cmm end address is: 0 (R0)
0x3570	0x4403500D  BEXTU.L	R0, R6, #256
0x3574	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x3578	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 222 :: 		
0x357C	0x443FC040  ADD.L	R3, SP, #4
0x3580	0x4431C030  ADD.L	R3, R3, #3
0x3584	0xA8318000  LDI.B	R3, R3, #0
0x3588	0x4461D00D  BEXTU.L	R6, R3, #256
0x358C	0x4403500D  BEXTU.L	R0, R6, #256
0x3590	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x3594	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 223 :: 		
0x3598	0x443FC040  ADD.L	R3, SP, #4
0x359C	0x4431C020  ADD.L	R3, R3, #2
0x35A0	0xA8318000  LDI.B	R3, R3, #0
0x35A4	0x4461D00D  BEXTU.L	R6, R3, #256
0x35A8	0x4403500D  BEXTU.L	R0, R6, #256
0x35AC	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x35B0	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 224 :: 		
0x35B4	0x443FC040  ADD.L	R3, SP, #4
0x35B8	0x4431C010  ADD.L	R3, R3, #1
0x35BC	0xA8318000  LDI.B	R3, R3, #0
0x35C0	0x4461D00D  BEXTU.L	R6, R3, #256
0x35C4	0x4403500D  BEXTU.L	R0, R6, #256
0x35C8	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x35CC	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 225 :: 		
0x35D0	0x443FC040  ADD.L	R3, SP, #4
0x35D4	0xA8318000  LDI.B	R3, R3, #0
0x35D8	0x4461D00D  BEXTU.L	R6, R3, #256
0x35DC	0x4403500D  BEXTU.L	R0, R6, #256
0x35E0	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x35E4	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 226 :: 		
0x35E8	0xA80F8008  LDI.B	R0, SP, #8
0x35EC	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x35F0	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 229 :: 		
; timeout start address is: 4 (R1)
; timeout start address is: 4 (R1)
0x35F4	0x64100000  LDK.L	R1, #0
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDHOST.c, 230 :: 		
L___Lib_Mmc_SDHOST_Mmc_Send_Command_SPI3:
;__Lib_Mmc_SDHOST.c, 231 :: 		
; timeout start address is: 4 (R1)
0x35F8	0xB3F08000  STI.S	SP, #0, R1
0x35FC	0x640000FF  LDK.L	R0, #255
0x3600	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x3604	0x08340060  CALLI	R6
0x3608	0xAA1F8000  LDI.S	R1, SP, #0
; response start address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 232 :: 		
0x360C	0x4430C010  ADD.L	R3, R1, #1
0x3610	0x4411C00D  BEXTU.L	R1, R3, #0
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDHOST.c, 233 :: 		
0x3614	0x44304804  AND.L	R3, R0, #128
0x3618	0x5BE1C002  CMP.S	R3, #0
0x361C	0x00280D8B  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Send_Command_SPI108
; timeout end address is: 4 (R1)
; timeout start address is: 4 (R1)
0x3620	0x5BE0C642  CMP.S	R1, #100
0x3624	0x00600D8B  JMPC	R30, C, #0, L___Lib_Mmc_SDHOST_Mmc_Send_Command_SPI107
; timeout end address is: 4 (R1)
0x3628	0x00300D7E  JMP	L___Lib_Mmc_SDHOST_Mmc_Send_Command_SPI3
L___Lib_Mmc_SDHOST_Mmc_Send_Command_SPI108:
L___Lib_Mmc_SDHOST_Mmc_Send_Command_SPI107:
;__Lib_Mmc_SDHOST.c, 235 :: 		
; response end address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 236 :: 		
L_end_Mmc_Send_Command_SPI:
0x362C	0x99D00000  UNLINK	LR
0x3630	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Send_Command_SPI
__Lib_Mmc_SDHOST_Mmc_UnIdle_SPI:
;__Lib_Mmc_SDHOST.c, 242 :: 		
0x3974	0x95D0000C  LINK	LR, #12
0x3978	0xB1F00008  STI.B	SP, #8, R0
;__Lib_Mmc_SDHOST.c, 246 :: 		
0x397C	0x64100000  LDK.L	R1, #0
0x3980	0xB3F08000  STI.S	SP, #0, R1
L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI8:
0x3984	0xAA2F8000  LDI.S	R2, SP, #0
0x3988	0x64102710  LDK.L	R1, #10000
0x398C	0x5BE10012  CMP.S	R2, R1
0x3990	0x00600EBB  JMPC	R30, C, #0, L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI9
;__Lib_Mmc_SDHOST.c, 247 :: 		
0x3994	0xA81F8008  LDI.B	R1, SP, #8
0x3998	0x5BE0C002  CMP.S	R1, #0
0x399C	0x00200E77  JMPC	R30, Z, #0, L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI11
;__Lib_Mmc_SDHOST.c, 248 :: 		
0x39A0	0x00340DFC  CALL	__Lib_Mmc_SDHOST_Mmc_Select_SPI+0
;__Lib_Mmc_SDHOST.c, 250 :: 		
0x39A4	0x642000FF  LDK.L	R2, #255
0x39A8	0x64100000  LDK.L	R1, #0
0x39AC	0x64000001  LDK.L	R0, #1
0x39B0	0x00340D58  CALL	__Lib_Mmc_SDHOST_Mmc_Send_Command_SPI+0
0x39B4	0xB3F00002  STI.S	SP, #2, R0
;__Lib_Mmc_SDHOST.c, 251 :: 		
0x39B8	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 252 :: 		
0x39BC	0xAA1F8002  LDI.S	R1, SP, #2
0x39C0	0x5BE0C002  CMP.S	R1, #0
0x39C4	0x00200E76  JMPC	R30, Z, #0, L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI12
;__Lib_Mmc_SDHOST.c, 254 :: 		
0x39C8	0x64100000  LDK.L	R1, #0
0x39CC	0xB8100243  STA.B	__Lib_Mmc_SDHOST_cardType+0, R1
;__Lib_Mmc_SDHOST.c, 255 :: 		
0x39D0	0x64000000  LDK.L	R0, #0
0x39D4	0x00300EBC  JMP	L_end_Mmc_UnIdle_SPI
;__Lib_Mmc_SDHOST.c, 256 :: 		
L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI12:
;__Lib_Mmc_SDHOST.c, 257 :: 		
0x39D8	0x00300EB7  JMP	L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI13
L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI11:
;__Lib_Mmc_SDHOST.c, 259 :: 		
0x39DC	0x00340DFC  CALL	__Lib_Mmc_SDHOST_Mmc_Select_SPI+0
;__Lib_Mmc_SDHOST.c, 262 :: 		
0x39E0	0x642000FF  LDK.L	R2, #255
0x39E4	0x64100000  LDK.L	R1, #0
0x39E8	0x64000037  LDK.L	R0, #55
0x39EC	0x00340D58  CALL	__Lib_Mmc_SDHOST_Mmc_Send_Command_SPI+0
0x39F0	0xB3F00002  STI.S	SP, #2, R0
;__Lib_Mmc_SDHOST.c, 263 :: 		
0x39F4	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 264 :: 		
0x39F8	0xAA1F8002  LDI.S	R1, SP, #2
0x39FC	0x5BE0C012  CMP.S	R1, #1
0x3A00	0x00200EB6  JMPC	R30, Z, #0, L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI14
;__Lib_Mmc_SDHOST.c, 266 :: 		
0x3A04	0x00340DFC  CALL	__Lib_Mmc_SDHOST_Mmc_Select_SPI+0
;__Lib_Mmc_SDHOST.c, 268 :: 		
0x3A08	0x642000FF  LDK.L	R2, #255
0x3A0C	0x6C100EBE  LPM.L	R1, $+236
0x3A10	0x64000029  LDK.L	R0, #41
0x3A14	0x00340D58  CALL	__Lib_Mmc_SDHOST_Mmc_Send_Command_SPI+0
0x3A18	0xB3F00002  STI.S	SP, #2, R0
;__Lib_Mmc_SDHOST.c, 269 :: 		
0x3A1C	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 270 :: 		
0x3A20	0xAA1F8002  LDI.S	R1, SP, #2
0x3A24	0x5BE0C002  CMP.S	R1, #0
0x3A28	0x00200EB5  JMPC	R30, Z, #0, L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI15
;__Lib_Mmc_SDHOST.c, 271 :: 		
0x3A2C	0xA81F8008  LDI.B	R1, SP, #8
0x3A30	0x5BE0C022  CMP.S	R1, #2
0x3A34	0x00200EB1  JMPC	R30, Z, #0, L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI16
;__Lib_Mmc_SDHOST.c, 272 :: 		
0x3A38	0x00340DFC  CALL	__Lib_Mmc_SDHOST_Mmc_Select_SPI+0
;__Lib_Mmc_SDHOST.c, 273 :: 		
0x3A3C	0x642000FF  LDK.L	R2, #255
0x3A40	0x64100000  LDK.L	R1, #0
0x3A44	0x6400003A  LDK.L	R0, #58
0x3A48	0x00340D58  CALL	__Lib_Mmc_SDHOST_Mmc_Send_Command_SPI+0
0x3A4C	0xB3F00002  STI.S	SP, #2, R0
;__Lib_Mmc_SDHOST.c, 274 :: 		
0x3A50	0x640000FF  LDK.L	R0, #255
0x3A54	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x3A58	0x08340060  CALLI	R6
0x3A5C	0xB3F00004  STI.S	SP, #4, R0
;__Lib_Mmc_SDHOST.c, 275 :: 		
0x3A60	0x640000FF  LDK.L	R0, #255
0x3A64	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x3A68	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 276 :: 		
0x3A6C	0x640000FF  LDK.L	R0, #255
0x3A70	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x3A74	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 277 :: 		
0x3A78	0x640000FF  LDK.L	R0, #255
0x3A7C	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x3A80	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 278 :: 		
0x3A84	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 279 :: 		
0x3A88	0xAA1F8002  LDI.S	R1, SP, #2
0x3A8C	0x5BE0C002  CMP.S	R1, #0
0x3A90	0x00200EB0  JMPC	R30, Z, #0, L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI17
;__Lib_Mmc_SDHOST.c, 280 :: 		
0x3A94	0xAA1F8004  LDI.S	R1, SP, #4
0x3A98	0x4410C404  AND.L	R1, R1, #64
0x3A9C	0x5BE0C002  CMP.S	R1, #0
0x3AA0	0x00280EAC  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI18
;__Lib_Mmc_SDHOST.c, 282 :: 		
0x3AA4	0x64100004  LDK.L	R1, #4
0x3AA8	0xB8100243  STA.B	__Lib_Mmc_SDHOST_cardType+0, R1
0x3AAC	0x00300EAE  JMP	L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI19
L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI18:
;__Lib_Mmc_SDHOST.c, 285 :: 		
0x3AB0	0x64100003  LDK.L	R1, #3
0x3AB4	0xB8100243  STA.B	__Lib_Mmc_SDHOST_cardType+0, R1
L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI19:
;__Lib_Mmc_SDHOST.c, 286 :: 		
0x3AB8	0x64000000  LDK.L	R0, #0
0x3ABC	0x00300EBC  JMP	L_end_Mmc_UnIdle_SPI
;__Lib_Mmc_SDHOST.c, 287 :: 		
L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI17:
;__Lib_Mmc_SDHOST.c, 288 :: 		
0x3AC0	0x00300EB5  JMP	L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI20
L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI16:
;__Lib_Mmc_SDHOST.c, 290 :: 		
0x3AC4	0x64100001  LDK.L	R1, #1
0x3AC8	0xB8100243  STA.B	__Lib_Mmc_SDHOST_cardType+0, R1
;__Lib_Mmc_SDHOST.c, 291 :: 		
0x3ACC	0x64000000  LDK.L	R0, #0
0x3AD0	0x00300EBC  JMP	L_end_Mmc_UnIdle_SPI
;__Lib_Mmc_SDHOST.c, 292 :: 		
L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI20:
;__Lib_Mmc_SDHOST.c, 293 :: 		
L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI15:
;__Lib_Mmc_SDHOST.c, 294 :: 		
0x3AD4	0x00300EB7  JMP	L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI21
L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI14:
;__Lib_Mmc_SDHOST.c, 297 :: 		
0x3AD8	0x00300EBB  JMP	L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI9
;__Lib_Mmc_SDHOST.c, 298 :: 		
L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI21:
;__Lib_Mmc_SDHOST.c, 299 :: 		
L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI13:
;__Lib_Mmc_SDHOST.c, 246 :: 		
0x3ADC	0xAA1F8000  LDI.S	R1, SP, #0
0x3AE0	0x4410C010  ADD.L	R1, R1, #1
0x3AE4	0xB3F08000  STI.S	SP, #0, R1
;__Lib_Mmc_SDHOST.c, 300 :: 		
0x3AE8	0x00300E61  JMP	L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI8
L___Lib_Mmc_SDHOST_Mmc_UnIdle_SPI9:
;__Lib_Mmc_SDHOST.c, 301 :: 		
0x3AEC	0x64000001  LDK.L	R0, #1
;__Lib_Mmc_SDHOST.c, 302 :: 		
L_end_Mmc_UnIdle_SPI:
0x3AF0	0x99D00000  UNLINK	LR
0x3AF4	0xA0000000  RETURN	
0x3AF8	0x40000000  	#1073741824
; end of __Lib_Mmc_SDHOST_Mmc_UnIdle_SPI
__Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SPI:
;__Lib_Mmc_SDHOST.c, 655 :: 		
0x3E5C	0x95D00004  LINK	LR, #4
;__Lib_Mmc_SDHOST.c, 659 :: 		
0x3E60	0x6400004C  LDK.L	R0, #76
0x3E64	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x3E68	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 660 :: 		
0x3E6C	0x64000000  LDK.L	R0, #0
0x3E70	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x3E74	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 661 :: 		
0x3E78	0x64000000  LDK.L	R0, #0
0x3E7C	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x3E80	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 662 :: 		
0x3E84	0x64000000  LDK.L	R0, #0
0x3E88	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x3E8C	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 663 :: 		
0x3E90	0x64000000  LDK.L	R0, #0
0x3E94	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x3E98	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 664 :: 		
0x3E9C	0x640000FF  LDK.L	R0, #255
0x3EA0	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x3EA4	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 667 :: 		
; timeout start address is: 4 (R1)
; timeout start address is: 4 (R1)
0x3EA8	0x64100000  LDK.L	R1, #0
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDHOST.c, 668 :: 		
L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SPI69:
;__Lib_Mmc_SDHOST.c, 669 :: 		
; timeout start address is: 4 (R1)
0x3EAC	0xB3F08000  STI.S	SP, #0, R1
0x3EB0	0x640000FF  LDK.L	R0, #255
0x3EB4	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x3EB8	0x08340060  CALLI	R6
0x3EBC	0xAA1F8000  LDI.S	R1, SP, #0
; response start address is: 8 (R2)
0x3EC0	0x4420500D  BEXTU.L	R2, R0, #256
;__Lib_Mmc_SDHOST.c, 670 :: 		
0x3EC4	0x4400C010  ADD.L	R0, R1, #1
0x3EC8	0x4410400D  BEXTU.L	R1, R0, #0
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDHOST.c, 671 :: 		
0x3ECC	0x44014804  AND.L	R0, R2, #128
0x3ED0	0x5BE04002  CMP.S	R0, #0
0x3ED4	0x00280FB9  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SPI111
; timeout end address is: 4 (R1)
; timeout start address is: 4 (R1)
0x3ED8	0x5BE0C642  CMP.S	R1, #100
0x3EDC	0x00600FB9  JMPC	R30, C, #0, L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SPI110
; timeout end address is: 4 (R1)
0x3EE0	0x00300FAB  JMP	L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SPI69
L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SPI111:
L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SPI110:
;__Lib_Mmc_SDHOST.c, 673 :: 		
0x3EE4	0x44014804  AND.L	R0, R2, #128
0x3EE8	0x5BE04002  CMP.S	R0, #0
0x3EEC	0x00280FC1  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SPI74
;__Lib_Mmc_SDHOST.c, 674 :: 		
0x3EF0	0xB3F10000  STI.S	SP, #0, R2
0x3EF4	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
0x3EF8	0xAA2F8000  LDI.S	R2, SP, #0
;__Lib_Mmc_SDHOST.c, 675 :: 		
0x3EFC	0x4401400D  BEXTU.L	R0, R2, #0
; response end address is: 8 (R2)
0x3F00	0x00300FC8  JMP	L_end_Mmc_Multi_Read_Stop_SPI
;__Lib_Mmc_SDHOST.c, 676 :: 		
L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SPI74:
;__Lib_Mmc_SDHOST.c, 679 :: 		
L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SPI75:
;__Lib_Mmc_SDHOST.c, 680 :: 		
0x3F04	0x640000FF  LDK.L	R0, #255
0x3F08	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x3F0C	0x08340060  CALLI	R6
; response start address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 681 :: 		
0x3F10	0x5BE04002  CMP.S	R0, #0
0x3F14	0x00280FC1  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SPI75
; response end address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 683 :: 		
0x3F18	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 684 :: 		
0x3F1C	0x64000000  LDK.L	R0, #0
;__Lib_Mmc_SDHOST.c, 685 :: 		
L_end_Mmc_Multi_Read_Stop_SPI:
0x3F20	0x99D00000  UNLINK	LR
0x3F24	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SPI
__Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SPI:
;__Lib_Mmc_SDHOST.c, 753 :: 		
;__Lib_Mmc_SDHOST.c, 756 :: 		
0x417C	0x640000FD  LDK.L	R0, #253
0x4180	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x4184	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 758 :: 		
L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SPI87:
0x4188	0x640000FF  LDK.L	R0, #255
0x418C	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x4190	0x08340060  CALLI	R6
0x4194	0x59E04FF2  CMP.B	R0, #255
0x4198	0x00281068  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SPI88
;__Lib_Mmc_SDHOST.c, 759 :: 		
0x419C	0x00301062  JMP	L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SPI87
L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SPI88:
;__Lib_Mmc_SDHOST.c, 760 :: 		
0x41A0	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 763 :: 		
0x41A4	0x64000000  LDK.L	R0, #0
;__Lib_Mmc_SDHOST.c, 764 :: 		
L_end_Mmc_Multi_Write_Stop_SPI:
0x41A8	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SPI
__Lib_Mmc_SDHOST_Mmc_Init_SDHost:
;__Lib_Mmc_SDHOST.c, 772 :: 		
;__Lib_Mmc_SDHOST.c, 775 :: 		
0x4138	0x00340AC1  CALL	_SDHost_CardInit+0
0x413C	0x59E04002  CMP.B	R0, #0
0x4140	0x00201053  JMPC	R30, Z, #0, L___Lib_Mmc_SDHOST_Mmc_Init_SDHost89
;__Lib_Mmc_SDHOST.c, 777 :: 		
0x4144	0x64000000  LDK.L	R0, #0
0x4148	0x00301054  JMP	L_end_Mmc_Init_SDHost
;__Lib_Mmc_SDHOST.c, 778 :: 		
L___Lib_Mmc_SDHOST_Mmc_Init_SDHost89:
;__Lib_Mmc_SDHOST.c, 780 :: 		
0x414C	0x64000001  LDK.L	R0, #1
;__Lib_Mmc_SDHOST.c, 781 :: 		
L_end_Mmc_Init_SDHost:
0x4150	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Init_SDHost
_SDHost_CardInit:
;__Lib_SDHost.c, 1726 :: 		
0x2B04	0x95D00008  LINK	LR, #8
;__Lib_SDHost.c, 1729 :: 		
;__Lib_SDHost.c, 1730 :: 		
0x2B08	0x64000000  LDK.L	R0, #0
0x2B0C	0xB1F00004  STI.B	SP, #4, R0
;__Lib_SDHost.c, 1731 :: 		
; SDIO start address is: 28 (R7)
0x2B10	0x64700000  LDK.L	R7, #0
;__Lib_SDHost.c, 1733 :: 		
;__Lib_SDHost.c, 1734 :: 		
; retry start address is: 32 (R8)
0x2B14	0x64800000  LDK.L	R8, #0
;__Lib_SDHost.c, 1736 :: 		
0x2B18	0x64000000  LDK.L	R0, #0
0x2B1C	0xB80007FC  STA.B	__Lib_SDHost_sdhostCtx+0, R0
; retry end address is: 32 (R8)
; SDIO end address is: 28 (R7)
;__Lib_SDHost.c, 1738 :: 		
L_SDHost_CardInit259:
;__Lib_SDHost.c, 1741 :: 		
; retry start address is: 32 (R8)
; SDIO start address is: 28 (R7)
; initFailed start address is: 36 (R9)
0x2B20	0x64900000  LDK.L	R9, #0
;__Lib_SDHost.c, 1747 :: 		
0x2B24	0x440FC000  ADD.L	R0, SP, #0
0x2B28	0x44404000  MOVE.L	R4, R0
0x2B2C	0x64300000  LDK.L	R3, #0
0x2B30	0x64200000  LDK.L	R2, #0
0x2B34	0x64100000  LDK.L	R1, #0
0x2B38	0x64000000  LDK.L	R0, #0
0x2B3C	0x00340644  CALL	_SDHost_SendCMD+0
;__Lib_SDHost.c, 1752 :: 		
0x2B40	0x440FC000  ADD.L	R0, SP, #0
0x2B44	0x44404000  MOVE.L	R4, R0
0x2B48	0x643001AB  LDK.L	R3, #427
0x2B4C	0x64200000  LDK.L	R2, #0
0x2B50	0x64100000  LDK.L	R1, #0
0x2B54	0x64000008  LDK.L	R0, #8
0x2B58	0x00340644  CALL	_SDHost_SendCMD+0
; sdHostStatus start address is: 4 (R1)
0x2B5C	0x4410500D  BEXTU.L	R1, R0, #256
;__Lib_SDHost.c, 1757 :: 		
0x2B60	0x59E04052  CMP.B	R0, #5
0x2B64	0x00200ADD  JMPC	R30, Z, #0, L_SDHost_CardInit262
; sdHostStatus end address is: 4 (R1)
;__Lib_SDHost.c, 1760 :: 		
0x2B68	0x64000000  LDK.L	R0, #0
0x2B6C	0xB1F00004  STI.B	SP, #4, R0
;__Lib_SDHost.c, 1761 :: 		
0x2B70	0x00300AF1  JMP	L_SDHost_CardInit263
L_SDHost_CardInit262:
;__Lib_SDHost.c, 1766 :: 		
; sdHostStatus start address is: 4 (R1)
0x2B74	0x59E0C012  CMP.B	R1, #1
0x2B78	0x00200AE5  JMPC	R30, Z, #0, L_SDHost_CardInit264
; initFailed end address is: 36 (R9)
; sdHostStatus end address is: 4 (R1)
;__Lib_SDHost.c, 1768 :: 		
; initFailed start address is: 4 (R1)
0x2B7C	0x64100001  LDK.L	R1, #1
;__Lib_SDHost.c, 1769 :: 		
0x2B80	0x44044010  ADD.L	R0, R8, #1
0x2B84	0x4400500D  BEXTU.L	R0, R0, #256
; retry end address is: 32 (R8)
; retry start address is: 0 (R0)
;__Lib_SDHost.c, 1770 :: 		
; initFailed end address is: 4 (R1)
; retry end address is: 0 (R0)
0x2B88	0x4480500D  BEXTU.L	R8, R0, #256
0x2B8C	0x4400D00D  BEXTU.L	R0, R1, #256
0x2B90	0x00300AF2  JMP	L_SDHost_CardInit261
;__Lib_SDHost.c, 1771 :: 		
L_SDHost_CardInit264:
;__Lib_SDHost.c, 1773 :: 		
; retry start address is: 32 (R8)
; initFailed start address is: 36 (R9)
0x2B94	0xAC1F8000  LDI.L	R1, SP, #0
0x2B98	0x64000FFF  LDK.L	R0, #4095
0x2B9C	0x44008004  AND.L	R0, R1, R0
0x2BA0	0x5DE05AB2  CMP.L	R0, #427
0x2BA4	0x00280AEF  JMPC	R30, Z, #1, L_SDHost_CardInit265
; initFailed end address is: 36 (R9)
;__Lib_SDHost.c, 1775 :: 		
; initFailed start address is: 4 (R1)
0x2BA8	0x64100001  LDK.L	R1, #1
;__Lib_SDHost.c, 1776 :: 		
0x2BAC	0x44044010  ADD.L	R0, R8, #1
; retry end address is: 32 (R8)
; retry start address is: 0 (R0)
;__Lib_SDHost.c, 1777 :: 		
; initFailed end address is: 4 (R1)
; retry end address is: 0 (R0)
0x2BB0	0x4480500D  BEXTU.L	R8, R0, #256
0x2BB4	0x4400D00D  BEXTU.L	R0, R1, #256
0x2BB8	0x00300AF2  JMP	L_SDHost_CardInit261
;__Lib_SDHost.c, 1778 :: 		
L_SDHost_CardInit265:
;__Lib_SDHost.c, 1780 :: 		
; retry start address is: 32 (R8)
; initFailed start address is: 36 (R9)
0x2BBC	0x64000001  LDK.L	R0, #1
0x2BC0	0xB1F00004  STI.B	SP, #4, R0
;__Lib_SDHost.c, 1781 :: 		
L_SDHost_CardInit263:
;__Lib_SDHost.c, 1782 :: 		
; initFailed end address is: 36 (R9)
; retry end address is: 32 (R8)
; SDIO end address is: 28 (R7)
0x2BC4	0x4404D00D  BEXTU.L	R0, R9, #256
L_SDHost_CardInit261:
;__Lib_SDHost.c, 1783 :: 		
; retry start address is: 32 (R8)
; initFailed start address is: 0 (R0)
; SDIO start address is: 28 (R7)
0x2BC8	0x59E04002  CMP.B	R0, #0
0x2BCC	0x00280AF7  JMPC	R30, Z, #1, L__SDHost_CardInit371
0x2BD0	0x59E44022  CMP.B	R8, #2
0x2BD4	0x00600AF7  JMPC	R30, C, #0, L__SDHost_CardInit370
; initFailed end address is: 0 (R0)
; retry end address is: 32 (R8)
0x2BD8	0x00300AC8  JMP	L_SDHost_CardInit259
L__SDHost_CardInit371:
; initFailed start address is: 0 (R0)
L__SDHost_CardInit370:
;__Lib_SDHost.c, 1785 :: 		
0x2BDC	0x59E04002  CMP.B	R0, #0
0x2BE0	0x00280AFD  JMPC	R30, Z, #1, L_SDHost_CardInit268
; initFailed end address is: 0 (R0)
; SDIO end address is: 28 (R7)
;__Lib_SDHost.c, 1787 :: 		
0x2BE4	0x64000009  LDK.L	R0, #9
0x2BE8	0xB80007FC  STA.B	__Lib_SDHost_sdhostCtx+0, R0
;__Lib_SDHost.c, 1788 :: 		
; sdHostStatus start address is: 0 (R0)
0x2BEC	0x64000006  LDK.L	R0, #6
;__Lib_SDHost.c, 1789 :: 		
; sdHostStatus end address is: 0 (R0)
0x2BF0	0x00300BF8  JMP	___SDHost_CardInit___exit
;__Lib_SDHost.c, 1790 :: 		
L_SDHost_CardInit268:
;__Lib_SDHost.c, 1797 :: 		
; SDIO start address is: 28 (R7)
0x2BF4	0x440FC000  ADD.L	R0, SP, #0
0x2BF8	0x44404000  MOVE.L	R4, R0
0x2BFC	0x64300000  LDK.L	R3, #0
0x2C00	0x64200000  LDK.L	R2, #0
0x2C04	0x64100000  LDK.L	R1, #0
0x2C08	0x64000005  LDK.L	R0, #5
0x2C0C	0x00340644  CALL	_SDHost_SendCMD+0
; sdHostStatus start address is: 4 (R1)
0x2C10	0x4410500D  BEXTU.L	R1, R0, #256
;__Lib_SDHost.c, 1798 :: 		
0x2C14	0x59E04052  CMP.B	R0, #5
0x2C18	0x00200B0A  JMPC	R30, Z, #0, L_SDHost_CardInit269
; SDIO end address is: 28 (R7)
; sdHostStatus end address is: 4 (R1)
;__Lib_SDHost.c, 1801 :: 		
0x2C1C	0x003403E9  CALL	__Lib_SDHost_SDHost_ErrorRecovery+0
;__Lib_SDHost.c, 1802 :: 		
; SDIO start address is: 32 (R8)
0x2C20	0x64800000  LDK.L	R8, #0
;__Lib_SDHost.c, 1803 :: 		
; SDIO end address is: 32 (R8)
0x2C24	0x00300B14  JMP	L_SDHost_CardInit270
L_SDHost_CardInit269:
;__Lib_SDHost.c, 1804 :: 		
; sdHostStatus start address is: 4 (R1)
; SDIO start address is: 28 (R7)
0x2C28	0x59E0C002  CMP.B	R1, #0
0x2C2C	0x00200B0E  JMPC	R30, Z, #0, L_SDHost_CardInit271
; sdHostStatus end address is: 4 (R1)
;__Lib_SDHost.c, 1807 :: 		
0x2C30	0x4483D00D  BEXTU.L	R8, R7, #256
0x2C34	0x00300B14  JMP	L_SDHost_CardInit272
L_SDHost_CardInit271:
;__Lib_SDHost.c, 1808 :: 		
; sdHostStatus start address is: 4 (R1)
0x2C38	0x59E0C012  CMP.B	R1, #1
0x2C3C	0x00200B12  JMPC	R30, Z, #0, L__SDHost_CardInit376
; SDIO end address is: 28 (R7)
; sdHostStatus end address is: 4 (R1)
;__Lib_SDHost.c, 1811 :: 		
; SDIO start address is: 0 (R0)
0x2C40	0x64000000  LDK.L	R0, #0
; SDIO end address is: 0 (R0)
;__Lib_SDHost.c, 1813 :: 		
0x2C44	0x00300B13  JMP	L_SDHost_CardInit273
L__SDHost_CardInit376:
;__Lib_SDHost.c, 1808 :: 		
0x2C48	0x4403D00D  BEXTU.L	R0, R7, #256
;__Lib_SDHost.c, 1813 :: 		
L_SDHost_CardInit273:
; SDIO start address is: 0 (R0)
0x2C4C	0x4480500D  BEXTU.L	R8, R0, #256
; SDIO end address is: 0 (R0)
L_SDHost_CardInit272:
; SDIO start address is: 32 (R8)
; SDIO end address is: 32 (R8)
L_SDHost_CardInit270:
;__Lib_SDHost.c, 1819 :: 		
; SDIO start address is: 32 (R8)
0x2C50	0x440FC000  ADD.L	R0, SP, #0
0x2C54	0x44404000  MOVE.L	R4, R0
0x2C58	0x64300000  LDK.L	R3, #0
0x2C5C	0x64200000  LDK.L	R2, #0
0x2C60	0x64100000  LDK.L	R1, #0
0x2C64	0x64000037  LDK.L	R0, #55
0x2C68	0x00340644  CALL	_SDHost_SendCMD+0
; sdHostStatus start address is: 4 (R1)
0x2C6C	0x4410500D  BEXTU.L	R1, R0, #256
;__Lib_SDHost.c, 1820 :: 		
0x2C70	0x59E04002  CMP.B	R0, #0
0x2C74	0x00280B24  JMPC	R30, Z, #1, L_SDHost_CardInit274
;__Lib_SDHost.c, 1822 :: 		
0x2C78	0x59E0C0F2  CMP.B	R1, #15
0x2C7C	0x00280B24  JMPC	R30, Z, #1, L_SDHost_CardInit275
; SDIO end address is: 32 (R8)
; sdHostStatus end address is: 4 (R1)
;__Lib_SDHost.c, 1824 :: 		
0x2C80	0x6400000B  LDK.L	R0, #11
0x2C84	0xB80007FC  STA.B	__Lib_SDHost_sdhostCtx+0, R0
;__Lib_SDHost.c, 1825 :: 		
; sdHostStatus start address is: 0 (R0)
0x2C88	0x64000001  LDK.L	R0, #1
;__Lib_SDHost.c, 1826 :: 		
; sdHostStatus end address is: 0 (R0)
0x2C8C	0x00300BF8  JMP	___SDHost_CardInit___exit
;__Lib_SDHost.c, 1827 :: 		
L_SDHost_CardInit275:
;__Lib_SDHost.c, 1828 :: 		
; SDIO start address is: 32 (R8)
L_SDHost_CardInit274:
;__Lib_SDHost.c, 1832 :: 		
0x2C90	0x64400820  LDK.L	R4, #__Lib_SDHost_sdhostCtx+36
0x2C94	0x64300000  LDK.L	R3, #0
0x2C98	0x64200000  LDK.L	R2, #0
0x2C9C	0x64100001  LDK.L	R1, #1
0x2CA0	0x64000029  LDK.L	R0, #41
0x2CA4	0x00340644  CALL	_SDHost_SendCMD+0
; sdHostStatus start address is: 4 (R1)
0x2CA8	0x4410500D  BEXTU.L	R1, R0, #256
;__Lib_SDHost.c, 1836 :: 		
0x2CAC	0x59E04002  CMP.B	R0, #0
0x2CB0	0x00280B4D  JMPC	R30, Z, #1, L_SDHost_CardInit276
;__Lib_SDHost.c, 1838 :: 		
0x2CB4	0x59E0C052  CMP.B	R1, #5
0x2CB8	0x00200B37  JMPC	R30, Z, #0, L__SDHost_CardInit373
; sdHostStatus end address is: 4 (R1)
0x2CBC	0xA80F8004  LDI.B	R0, SP, #4
0x2CC0	0x59E04002  CMP.B	R0, #0
0x2CC4	0x00200B37  JMPC	R30, Z, #0, L__SDHost_CardInit372
; SDIO end address is: 32 (R8)
L__SDHost_CardInit368:
;__Lib_SDHost.c, 1841 :: 		
0x2CC8	0x6400000C  LDK.L	R0, #12
0x2CCC	0xB80007FC  STA.B	__Lib_SDHost_sdhostCtx+0, R0
;__Lib_SDHost.c, 1842 :: 		
; sdHostStatus start address is: 0 (R0)
0x2CD0	0x64000006  LDK.L	R0, #6
;__Lib_SDHost.c, 1843 :: 		
0x2CD4	0x4440500D  BEXTU.L	R4, R0, #256
; sdHostStatus end address is: 0 (R0)
0x2CD8	0x00300B4C  JMP	L_SDHost_CardInit280
;__Lib_SDHost.c, 1838 :: 		
L__SDHost_CardInit373:
; SDIO start address is: 32 (R8)
L__SDHost_CardInit372:
;__Lib_SDHost.c, 1846 :: 		
0x2CDC	0x59E44002  CMP.B	R8, #0
0x2CE0	0x00280B48  JMPC	R30, Z, #1, L_SDHost_CardInit281
; SDIO end address is: 32 (R8)
;__Lib_SDHost.c, 1849 :: 		
0x2CE4	0x440FC000  ADD.L	R0, SP, #0
0x2CE8	0x44404000  MOVE.L	R4, R0
0x2CEC	0x64300000  LDK.L	R3, #0
0x2CF0	0x64200000  LDK.L	R2, #0
0x2CF4	0x64100000  LDK.L	R1, #0
0x2CF8	0x64000003  LDK.L	R0, #3
0x2CFC	0x00340644  CALL	_SDHost_SendCMD+0
; sdHostStatus start address is: 4 (R1)
0x2D00	0x4410500D  BEXTU.L	R1, R0, #256
;__Lib_SDHost.c, 1850 :: 		
0x2D04	0x59E04002  CMP.B	R0, #0
0x2D08	0x00200B46  JMPC	R30, Z, #0, L_SDHost_CardInit282
;__Lib_SDHost.c, 1853 :: 		
0x2D0C	0xAC0F8000  LDI.L	R0, SP, #0
0x2D10	0x44004109  LSHR.L	R0, R0, #16
0x2D14	0xBA000824  STA.S	__Lib_SDHost_sdhostCtx+40, R0
;__Lib_SDHost.c, 1854 :: 		
L_SDHost_CardInit282:
;__Lib_SDHost.c, 1855 :: 		
0x2D18	0x4400D00D  BEXTU.L	R0, R1, #256
; sdHostStatus end address is: 4 (R1)
0x2D1C	0x00300B4B  JMP	L_SDHost_CardInit283
L_SDHost_CardInit281:
;__Lib_SDHost.c, 1858 :: 		
0x2D20	0x64000008  LDK.L	R0, #8
0x2D24	0xB80007FC  STA.B	__Lib_SDHost_sdhostCtx+0, R0
;__Lib_SDHost.c, 1859 :: 		
; sdHostStatus start address is: 0 (R0)
0x2D28	0x64000006  LDK.L	R0, #6
; sdHostStatus end address is: 0 (R0)
;__Lib_SDHost.c, 1860 :: 		
L_SDHost_CardInit283:
;__Lib_SDHost.c, 1861 :: 		
; sdHostStatus start address is: 0 (R0)
0x2D2C	0x4440500D  BEXTU.L	R4, R0, #256
; sdHostStatus end address is: 0 (R0)
L_SDHost_CardInit280:
;__Lib_SDHost.c, 1862 :: 		
; sdHostStatus start address is: 16 (R4)
; sdHostStatus end address is: 16 (R4)
0x2D30	0x00300BE6  JMP	L_SDHost_CardInit284
L_SDHost_CardInit276:
;__Lib_SDHost.c, 1869 :: 		
; SDIO start address is: 32 (R8)
0x2D34	0x00300B4E  JMP	L_SDHost_CardInit285
L__SDHost_CardInit377:
;__Lib_SDHost.c, 1905 :: 		
;__Lib_SDHost.c, 1869 :: 		
L_SDHost_CardInit285:
;__Lib_SDHost.c, 1874 :: 		
; SDIO start address is: 32 (R8)
; SDIO end address is: 32 (R8)
0x2D38	0x440FC000  ADD.L	R0, SP, #0
0x2D3C	0x44404000  MOVE.L	R4, R0
0x2D40	0x64300000  LDK.L	R3, #0
0x2D44	0x64200000  LDK.L	R2, #0
0x2D48	0x64100000  LDK.L	R1, #0
0x2D4C	0x64000037  LDK.L	R0, #55
0x2D50	0x00340644  CALL	_SDHost_SendCMD+0
;__Lib_SDHost.c, 1876 :: 		
0x2D54	0xC4100820  LDA.L	R1, __Lib_SDHost_sdhostCtx+36
0x2D58	0x6C000BFA  LPM.L	R0, $+656
0x2D5C	0x44008005  OR.L	R0, R1, R0
0x2D60	0x64400820  LDK.L	R4, #__Lib_SDHost_sdhostCtx+36
0x2D64	0x44304000  MOVE.L	R3, R0
0x2D68	0x64200000  LDK.L	R2, #0
0x2D6C	0x64100001  LDK.L	R1, #1
0x2D70	0x64000029  LDK.L	R0, #41
0x2D74	0x00340644  CALL	_SDHost_SendCMD+0
;__Lib_SDHost.c, 1880 :: 		
0x2D78	0x59E04002  CMP.B	R0, #0
0x2D7C	0x00280B75  JMPC	R30, Z, #1, L_SDHost_CardInit288
; SDIO end address is: 32 (R8)
;__Lib_SDHost.c, 1885 :: 		
; SDIO start address is: 32 (R8)
0x2D80	0x59E44002  CMP.B	R8, #0
0x2D84	0x00280B71  JMPC	R30, Z, #1, L_SDHost_CardInit289
; SDIO end address is: 32 (R8)
;__Lib_SDHost.c, 1888 :: 		
0x2D88	0x440FC000  ADD.L	R0, SP, #0
0x2D8C	0x44404000  MOVE.L	R4, R0
0x2D90	0x64300000  LDK.L	R3, #0
0x2D94	0x64200000  LDK.L	R2, #0
0x2D98	0x64100000  LDK.L	R1, #0
0x2D9C	0x64000003  LDK.L	R0, #3
0x2DA0	0x00340644  CALL	_SDHost_SendCMD+0
; sdHostStatus start address is: 4 (R1)
0x2DA4	0x4410500D  BEXTU.L	R1, R0, #256
;__Lib_SDHost.c, 1889 :: 		
0x2DA8	0x59E04002  CMP.B	R0, #0
0x2DAC	0x00200B6F  JMPC	R30, Z, #0, L_SDHost_CardInit290
;__Lib_SDHost.c, 1892 :: 		
0x2DB0	0xAC0F8000  LDI.L	R0, SP, #0
0x2DB4	0x44004109  LSHR.L	R0, R0, #16
0x2DB8	0xBA000824  STA.S	__Lib_SDHost_sdhostCtx+40, R0
;__Lib_SDHost.c, 1893 :: 		
L_SDHost_CardInit290:
;__Lib_SDHost.c, 1894 :: 		
0x2DBC	0x4400D00D  BEXTU.L	R0, R1, #256
; sdHostStatus end address is: 4 (R1)
0x2DC0	0x00300B74  JMP	L_SDHost_CardInit291
L_SDHost_CardInit289:
;__Lib_SDHost.c, 1897 :: 		
0x2DC4	0x6400000C  LDK.L	R0, #12
0x2DC8	0xB80007FC  STA.B	__Lib_SDHost_sdhostCtx+0, R0
;__Lib_SDHost.c, 1898 :: 		
; sdHostStatus start address is: 0 (R0)
0x2DCC	0x64000006  LDK.L	R0, #6
; sdHostStatus end address is: 0 (R0)
;__Lib_SDHost.c, 1899 :: 		
L_SDHost_CardInit291:
;__Lib_SDHost.c, 1900 :: 		
; sdHostStatus start address is: 0 (R0)
; sdHostStatus end address is: 0 (R0)
0x2DD0	0x00300BF8  JMP	___SDHost_CardInit___exit
;__Lib_SDHost.c, 1901 :: 		
L_SDHost_CardInit288:
;__Lib_SDHost.c, 1903 :: 		
; SDIO start address is: 32 (R8)
0x2DD4	0x003405C3  CALL	_Delay_10us+0
;__Lib_SDHost.c, 1905 :: 		
0x2DD8	0xC4100820  LDA.L	R1, __Lib_SDHost_sdhostCtx+36
0x2DDC	0x6C000BFB  LPM.L	R0, $+528
0x2DE0	0x44008004  AND.L	R0, R1, R0
0x2DE4	0x5DE04002  CMP.L	R0, #0
0x2DE8	0x00280B4E  JMPC	R30, Z, #1, L__SDHost_CardInit377
; SDIO end address is: 32 (R8)
;__Lib_SDHost.c, 1908 :: 		
0x2DEC	0xA80F8004  LDI.B	R0, SP, #4
0x2DF0	0x59E04012  CMP.B	R0, #1
0x2DF4	0x00200B89  JMPC	R30, Z, #0, L_SDHost_CardInit292
;__Lib_SDHost.c, 1910 :: 		
0x2DF8	0xC4100820  LDA.L	R1, __Lib_SDHost_sdhostCtx+36
0x2DFC	0x6C000BFC  LPM.L	R0, $+500
0x2E00	0x44008004  AND.L	R0, R1, R0
0x2E04	0x5DE04002  CMP.L	R0, #0
0x2E08	0x00280B86  JMPC	R30, Z, #1, L_SDHost_CardInit293
;__Lib_SDHost.c, 1912 :: 		
0x2E0C	0x64000000  LDK.L	R0, #0
0x2E10	0xB80007FD  STA.B	__Lib_SDHost_sdhostCtx+1, R0
;__Lib_SDHost.c, 1913 :: 		
0x2E14	0x00300B88  JMP	L_SDHost_CardInit294
L_SDHost_CardInit293:
;__Lib_SDHost.c, 1916 :: 		
0x2E18	0x64000001  LDK.L	R0, #1
0x2E1C	0xB80007FD  STA.B	__Lib_SDHost_sdhostCtx+1, R0
;__Lib_SDHost.c, 1917 :: 		
L_SDHost_CardInit294:
;__Lib_SDHost.c, 1918 :: 		
0x2E20	0x00300B8B  JMP	L_SDHost_CardInit295
L_SDHost_CardInit292:
;__Lib_SDHost.c, 1921 :: 		
0x2E24	0x64000001  LDK.L	R0, #1
0x2E28	0xB80007FD  STA.B	__Lib_SDHost_sdhostCtx+1, R0
;__Lib_SDHost.c, 1922 :: 		
L_SDHost_CardInit295:
;__Lib_SDHost.c, 1933 :: 		
0x2E2C	0x64400800  LDK.L	R4, #__Lib_SDHost_sdhostCtx+4
0x2E30	0x64300000  LDK.L	R3, #0
0x2E34	0x64200000  LDK.L	R2, #0
0x2E38	0x64100000  LDK.L	R1, #0
0x2E3C	0x64000002  LDK.L	R0, #2
0x2E40	0x00340644  CALL	_SDHost_SendCMD+0
;__Lib_SDHost.c, 1934 :: 		
0x2E44	0x59E04002  CMP.B	R0, #0
0x2E48	0x00280B97  JMPC	R30, Z, #1, L_SDHost_CardInit296
;__Lib_SDHost.c, 1936 :: 		
0x2E4C	0x64000007  LDK.L	R0, #7
0x2E50	0xB80007FC  STA.B	__Lib_SDHost_sdhostCtx+0, R0
;__Lib_SDHost.c, 1937 :: 		
; sdHostStatus start address is: 0 (R0)
0x2E54	0x64000001  LDK.L	R0, #1
;__Lib_SDHost.c, 1938 :: 		
; sdHostStatus end address is: 0 (R0)
0x2E58	0x00300BF8  JMP	___SDHost_CardInit___exit
;__Lib_SDHost.c, 1939 :: 		
L_SDHost_CardInit296:
;__Lib_SDHost.c, 1950 :: 		
0x2E5C	0x440FC000  ADD.L	R0, SP, #0
0x2E60	0x44404000  MOVE.L	R4, R0
0x2E64	0x64300000  LDK.L	R3, #0
0x2E68	0x64200000  LDK.L	R2, #0
0x2E6C	0x64100000  LDK.L	R1, #0
0x2E70	0x64000003  LDK.L	R0, #3
0x2E74	0x00340644  CALL	_SDHost_SendCMD+0
;__Lib_SDHost.c, 1951 :: 		
0x2E78	0x59E04002  CMP.B	R0, #0
0x2E7C	0x00280BA4  JMPC	R30, Z, #1, L_SDHost_CardInit297
;__Lib_SDHost.c, 1953 :: 		
0x2E80	0x64000008  LDK.L	R0, #8
0x2E84	0xB80007FC  STA.B	__Lib_SDHost_sdhostCtx+0, R0
;__Lib_SDHost.c, 1954 :: 		
; sdHostStatus start address is: 0 (R0)
0x2E88	0x64000001  LDK.L	R0, #1
;__Lib_SDHost.c, 1955 :: 		
; sdHostStatus end address is: 0 (R0)
0x2E8C	0x00300BF8  JMP	___SDHost_CardInit___exit
;__Lib_SDHost.c, 1956 :: 		
L_SDHost_CardInit297:
;__Lib_SDHost.c, 1958 :: 		
0x2E90	0xAC0F8000  LDI.L	R0, SP, #0
0x2E94	0x44004109  LSHR.L	R0, R0, #16
0x2E98	0xBA000824  STA.S	__Lib_SDHost_sdhostCtx+40, R0
;__Lib_SDHost.c, 1967 :: 		
0x2E9C	0x4400400D  BEXTU.L	R0, R0, #0
0x2EA0	0x44004108  ASHL.L	R0, R0, #16
0x2EA4	0x64400810  LDK.L	R4, #__Lib_SDHost_sdhostCtx+20
0x2EA8	0x44304000  MOVE.L	R3, R0
0x2EAC	0x64200000  LDK.L	R2, #0
0x2EB0	0x64100000  LDK.L	R1, #0
0x2EB4	0x64000009  LDK.L	R0, #9
0x2EB8	0x00340644  CALL	_SDHost_SendCMD+0
;__Lib_SDHost.c, 1968 :: 		
0x2EBC	0x59E04002  CMP.B	R0, #0
0x2EC0	0x00280BB5  JMPC	R30, Z, #1, L_SDHost_CardInit298
;__Lib_SDHost.c, 1970 :: 		
0x2EC4	0x6400000A  LDK.L	R0, #10
0x2EC8	0xB80007FC  STA.B	__Lib_SDHost_sdhostCtx+0, R0
;__Lib_SDHost.c, 1971 :: 		
; sdHostStatus start address is: 0 (R0)
0x2ECC	0x64000001  LDK.L	R0, #1
;__Lib_SDHost.c, 1972 :: 		
; sdHostStatus end address is: 0 (R0)
0x2ED0	0x00300BF8  JMP	___SDHost_CardInit___exit
;__Lib_SDHost.c, 1973 :: 		
L_SDHost_CardInit298:
;__Lib_SDHost.c, 1979 :: 		
0x2ED4	0x441FC000  ADD.L	R1, SP, #0
0x2ED8	0xC2000824  LDA.S	R0, __Lib_SDHost_sdhostCtx+40
0x2EDC	0x44004108  ASHL.L	R0, R0, #16
0x2EE0	0x4440C000  MOVE.L	R4, R1
0x2EE4	0x44304000  MOVE.L	R3, R0
0x2EE8	0x64200000  LDK.L	R2, #0
0x2EEC	0x64100000  LDK.L	R1, #0
0x2EF0	0x64000007  LDK.L	R0, #7
0x2EF4	0x00340644  CALL	_SDHost_SendCMD+0
;__Lib_SDHost.c, 1980 :: 		
0x2EF8	0x59E04002  CMP.B	R0, #0
0x2EFC	0x00200BC5  JMPC	R30, Z, #0, L__SDHost_CardInit375
0x2F00	0xAC1F8000  LDI.L	R1, SP, #0
0x2F04	0x64000700  LDK.L	R0, #1792
0x2F08	0x5DE08002  CMP.L	R1, R0
0x2F0C	0x00200BC5  JMPC	R30, Z, #0, L__SDHost_CardInit374
0x2F10	0x00300BC9  JMP	L_SDHost_CardInit301
L__SDHost_CardInit375:
L__SDHost_CardInit374:
;__Lib_SDHost.c, 1982 :: 		
0x2F14	0x6400000D  LDK.L	R0, #13
0x2F18	0xB80007FC  STA.B	__Lib_SDHost_sdhostCtx+0, R0
;__Lib_SDHost.c, 1983 :: 		
; sdHostStatus start address is: 0 (R0)
0x2F1C	0x64000001  LDK.L	R0, #1
;__Lib_SDHost.c, 1984 :: 		
; sdHostStatus end address is: 0 (R0)
0x2F20	0x00300BF8  JMP	___SDHost_CardInit___exit
;__Lib_SDHost.c, 1985 :: 		
L_SDHost_CardInit301:
;__Lib_SDHost.c, 1988 :: 		
0x2F24	0x64100013  LDK.L	R1, #19
0x2F28	0x64000002  LDK.L	R0, #2
0x2F2C	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 1995 :: 		
0x2F30	0x441FC000  ADD.L	R1, SP, #0
0x2F34	0xC2000824  LDA.S	R0, __Lib_SDHost_sdhostCtx+40
0x2F38	0x44004108  ASHL.L	R0, R0, #16
0x2F3C	0x4440C000  MOVE.L	R4, R1
0x2F40	0x44304000  MOVE.L	R3, R0
0x2F44	0x64200000  LDK.L	R2, #0
0x2F48	0x64100000  LDK.L	R1, #0
0x2F4C	0x64000037  LDK.L	R0, #55
0x2F50	0x00340644  CALL	_SDHost_SendCMD+0
;__Lib_SDHost.c, 1996 :: 		
0x2F54	0x440FC000  ADD.L	R0, SP, #0
0x2F58	0x44404000  MOVE.L	R4, R0
0x2F5C	0x64300002  LDK.L	R3, #2
0x2F60	0x64200000  LDK.L	R2, #0
0x2F64	0x64100001  LDK.L	R1, #1
0x2F68	0x64000006  LDK.L	R0, #6
0x2F6C	0x00340644  CALL	_SDHost_SendCMD+0
; sdHostStatus start address is: 16 (R4)
0x2F70	0x4440500D  BEXTU.L	R4, R0, #256
;__Lib_SDHost.c, 1997 :: 		
0x2F74	0x59E04002  CMP.B	R0, #0
0x2F78	0x00280BE3  JMPC	R30, Z, #1, L_SDHost_CardInit302
; sdHostStatus end address is: 16 (R4)
;__Lib_SDHost.c, 1999 :: 		
0x2F7C	0x6400000E  LDK.L	R0, #14
0x2F80	0xB80007FC  STA.B	__Lib_SDHost_sdhostCtx+0, R0
;__Lib_SDHost.c, 2000 :: 		
; sdHostStatus start address is: 0 (R0)
0x2F84	0x64000001  LDK.L	R0, #1
;__Lib_SDHost.c, 2001 :: 		
; sdHostStatus end address is: 0 (R0)
0x2F88	0x00300BF8  JMP	___SDHost_CardInit___exit
;__Lib_SDHost.c, 2002 :: 		
L_SDHost_CardInit302:
;__Lib_SDHost.c, 2006 :: 		
; sdHostStatus start address is: 16 (R4)
0x2F8C	0x6410000D  LDK.L	R1, #13
0x2F90	0x64000003  LDK.L	R0, #3
0x2F94	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
; sdHostStatus end address is: 16 (R4)
;__Lib_SDHost.c, 2008 :: 		
L_SDHost_CardInit284:
;__Lib_SDHost.c, 2014 :: 		
; sdHostStatus start address is: 16 (R4)
0x2F98	0x64000010  LDK.L	R0, #16
0x2F9C	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x2FA0	0x6410FFFB  LDK.L	R1, #65531
0x2FA4	0x44000014  AND.L	R0, R0, R1
0x2FA8	0x64100010  LDK.L	R1, #16
0x2FAC	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 2016 :: 		
0x2FB0	0x64000010  LDK.L	R0, #16
0x2FB4	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x2FB8	0x440043F4  AND.L	R0, R0, #63
0x2FBC	0x64100010  LDK.L	R1, #16
0x2FC0	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 2017 :: 		
0x2FC4	0x64000010  LDK.L	R0, #16
0x2FC8	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x2FCC	0x64100204  LDK.L	R1, #516
0x2FD0	0x44000015  OR.L	R0, R0, R1
0x2FD4	0x64100010  LDK.L	R1, #16
0x2FD8	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
; sdHostStatus end address is: 16 (R4)
0x2FDC	0x4402500D  BEXTU.L	R0, R4, #256
;__Lib_SDHost.c, 2019 :: 		
___SDHost_CardInit___exit:
;__Lib_SDHost.c, 2020 :: 		
; sdHostStatus start address is: 0 (R0)
; sdHostStatus end address is: 0 (R0)
;__Lib_SDHost.c, 2021 :: 		
L_end_SDHost_CardInit:
0x2FE0	0x99D00000  UNLINK	LR
0x2FE4	0xA0000000  RETURN	
0x2FE8	0x50000000  	#1342177280
0x2FEC	0x80000000  	#-2147483648
0x2FF0	0x40000000  	#1073741824
; end of _SDHost_CardInit
_SDHost_SendCMD:
;__Lib_SDHost.c, 1140 :: 		
; sdioSpecialOp start address is: 8 (R2)
; cmdType start address is: 4 (R1)
; cmdIdx start address is: 0 (R0)
0x1910	0x95D0000C  LINK	LR, #12
0x1914	0xB5F18004  STI.L	SP, #4, R3
0x1918	0xB5F20008  STI.L	SP, #8, R4
; sdioSpecialOp end address is: 8 (R2)
; cmdType end address is: 4 (R1)
; cmdIdx end address is: 0 (R0)
; cmdIdx start address is: 0 (R0)
; cmdType start address is: 4 (R1)
; sdioSpecialOp start address is: 8 (R2)
;__Lib_SDHost.c, 1142 :: 		
0x191C	0x64500000  LDK.L	R5, #0
0x1920	0xB1F28003  STI.B	SP, #3, R5
;__Lib_SDHost.c, 1148 :: 		
0x1924	0x445FC020  ADD.L	R5, SP, #2
0x1928	0x4432C000  MOVE.L	R3, R5
; sdioSpecialOp end address is: 8 (R2)
; cmdType end address is: 4 (R1)
; cmdIdx end address is: 0 (R0)
0x192C	0x00340329  CALL	__Lib_SDHost_SDHost_GenerateCMD+0
0x1930	0xB3F00000  STI.S	SP, #0, R0
;__Lib_SDHost.c, 1150 :: 		
0x1934	0x6400000C  LDK.L	R0, #12
0x1938	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
; presentState start address is: 12 (R3)
0x193C	0x44304000  MOVE.L	R3, R0
; presentState end address is: 12 (R3)
;__Lib_SDHost.c, 1154 :: 		
L_SDHost_SendCMD158:
; presentState start address is: 12 (R3)
0x1940	0x4451C014  AND.L	R5, R3, #1
0x1944	0x5DE2C002  CMP.L	R5, #0
0x1948	0x00280654  JMPC	R30, Z, #1, L_SDHost_SendCMD159
;__Lib_SDHost.c, 1157 :: 		
0x194C	0x00300650  JMP	L_SDHost_SendCMD158
L_SDHost_SendCMD159:
;__Lib_SDHost.c, 1160 :: 		
0x1950	0x4451C044  AND.L	R5, R3, #4
; presentState end address is: 12 (R3)
0x1954	0x5DE2C002  CMP.L	R5, #0
0x1958	0x00280661  JMPC	R30, Z, #1, L_SDHost_SendCMD160
;__Lib_SDHost.c, 1163 :: 		
0x195C	0xAA5F8000  LDI.S	R5, SP, #0
0x1960	0x4452CC04  AND.L	R5, R5, #192
0x1964	0x5BE2CC02  CMP.S	R5, #192
0x1968	0x00280661  JMPC	R30, Z, #1, L_SDHost_SendCMD161
;__Lib_SDHost.c, 1165 :: 		
L_SDHost_SendCMD162:
0x196C	0x6400000C  LDK.L	R0, #12
0x1970	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x1974	0x44504024  AND.L	R5, R0, #2
0x1978	0x5DE2C002  CMP.L	R5, #0
0x197C	0x00280661  JMPC	R30, Z, #1, L_SDHost_SendCMD163
;__Lib_SDHost.c, 1168 :: 		
0x1980	0x0030065B  JMP	L_SDHost_SendCMD162
L_SDHost_SendCMD163:
;__Lib_SDHost.c, 1169 :: 		
L_SDHost_SendCMD161:
;__Lib_SDHost.c, 1170 :: 		
L_SDHost_SendCMD160:
;__Lib_SDHost.c, 1173 :: 		
0x1984	0x64100004  LDK.L	R1, #4
0x1988	0xAC0F8004  LDI.L	R0, SP, #4
0x198C	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 1176 :: 		
0x1990	0xAA5F8000  LDI.S	R5, SP, #0
0x1994	0x64100006  LDK.L	R1, #6
0x1998	0x4402C000  MOVE.L	R0, R5
0x199C	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 1179 :: 		
L_SDHost_SendCMD164:
0x19A0	0x64000013  LDK.L	R0, #19
0x19A4	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x19A8	0x44504014  AND.L	R5, R0, #1
0x19AC	0x5DE2C002  CMP.L	R5, #0
0x19B0	0x00200677  JMPC	R30, Z, #0, L_SDHost_SendCMD165
;__Lib_SDHost.c, 1182 :: 		
0x19B4	0x64000014  LDK.L	R0, #20
0x19B8	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x19BC	0x44504014  AND.L	R5, R0, #1
0x19C0	0x5DE2C002  CMP.L	R5, #0
0x19C4	0x00280676  JMPC	R30, Z, #1, L_SDHost_SendCMD166
;__Lib_SDHost.c, 1185 :: 		
0x19C8	0x003403E9  CALL	__Lib_SDHost_SDHost_ErrorRecovery+0
;__Lib_SDHost.c, 1186 :: 		
0x19CC	0x64500005  LDK.L	R5, #5
0x19D0	0xB1F28003  STI.B	SP, #3, R5
;__Lib_SDHost.c, 1187 :: 		
0x19D4	0x003006B0  JMP	___SDHost_SendCMD___exit
;__Lib_SDHost.c, 1188 :: 		
L_SDHost_SendCMD166:
;__Lib_SDHost.c, 1189 :: 		
0x19D8	0x00300668  JMP	L_SDHost_SendCMD164
L_SDHost_SendCMD165:
;__Lib_SDHost.c, 1191 :: 		
0x19DC	0x64100013  LDK.L	R1, #19
0x19E0	0x64000001  LDK.L	R0, #1
0x19E4	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 1194 :: 		
0x19E8	0x64200000  LDK.L	R2, #0
0x19EC	0xA81F8002  LDI.B	R1, SP, #2
0x19F0	0xAC0F8008  LDI.L	R0, SP, #8
0x19F4	0x00340454  CALL	__Lib_SDHost_SDHost_GetResponse+0
;__Lib_SDHost.c, 1197 :: 		
0x19F8	0x6400000C  LDK.L	R0, #12
0x19FC	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
;__Lib_SDHost.c, 1198 :: 		
0x1A00	0x44504024  AND.L	R5, R0, #2
0x1A04	0x5DE2C002  CMP.L	R5, #0
0x1A08	0x0028068C  JMPC	R30, Z, #1, L_SDHost_SendCMD167
;__Lib_SDHost.c, 1201 :: 		
L_SDHost_SendCMD168:
0x1A0C	0x64000013  LDK.L	R0, #19
0x1A10	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x1A14	0x44504024  AND.L	R5, R0, #2
0x1A18	0x5DE2C002  CMP.L	R5, #0
0x1A1C	0x00200689  JMPC	R30, Z, #0, L_SDHost_SendCMD169
;__Lib_SDHost.c, 1204 :: 		
0x1A20	0x00300683  JMP	L_SDHost_SendCMD168
L_SDHost_SendCMD169:
;__Lib_SDHost.c, 1206 :: 		
0x1A24	0x64100013  LDK.L	R1, #19
0x1A28	0x64000002  LDK.L	R0, #2
0x1A2C	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 1207 :: 		
L_SDHost_SendCMD167:
;__Lib_SDHost.c, 1210 :: 		
0x1A30	0xA85F8002  LDI.B	R5, SP, #2
0x1A34	0x59E2C012  CMP.B	R5, #1
0x1A38	0x00280693  JMPC	R30, Z, #1, L__SDHost_SendCMD361
0x1A3C	0xA85F8002  LDI.B	R5, SP, #2
0x1A40	0x59E2C022  CMP.B	R5, #2
0x1A44	0x00280693  JMPC	R30, Z, #1, L__SDHost_SendCMD360
0x1A48	0x0030069C  JMP	L_SDHost_SendCMD172
L__SDHost_SendCMD361:
L__SDHost_SendCMD360:
;__Lib_SDHost.c, 1212 :: 		
0x1A4C	0xAC5F8008  LDI.L	R5, SP, #8
0x1A50	0xAC628000  LDI.L	R6, R5, #0
0x1A54	0x6C5006B3  LPM.L	R5, $+120
0x1A58	0x44530054  AND.L	R5, R6, R5
0x1A5C	0x5DE2C002  CMP.L	R5, #0
0x1A60	0x0028069B  JMPC	R30, Z, #1, L_SDHost_SendCMD173
;__Lib_SDHost.c, 1214 :: 		
0x1A64	0x6450000F  LDK.L	R5, #15
0x1A68	0xB1F28003  STI.B	SP, #3, R5
;__Lib_SDHost.c, 1215 :: 		
L_SDHost_SendCMD173:
;__Lib_SDHost.c, 1216 :: 		
0x1A6C	0x003006A7  JMP	L_SDHost_SendCMD174
L_SDHost_SendCMD172:
;__Lib_SDHost.c, 1217 :: 		
0x1A70	0xA85F8002  LDI.B	R5, SP, #2
0x1A74	0x59E2C082  CMP.B	R5, #8
0x1A78	0x002006A7  JMPC	R30, Z, #0, L_SDHost_SendCMD175
;__Lib_SDHost.c, 1219 :: 		
0x1A7C	0xAC5F8008  LDI.L	R5, SP, #8
0x1A80	0xAC628000  LDI.L	R6, R5, #0
0x1A84	0x6450E008  LDK.L	R5, #57352
0x1A88	0x44530054  AND.L	R5, R6, R5
0x1A8C	0x5DE2C002  CMP.L	R5, #0
0x1A90	0x002806A7  JMPC	R30, Z, #1, L_SDHost_SendCMD176
;__Lib_SDHost.c, 1221 :: 		
0x1A94	0x6450000F  LDK.L	R5, #15
0x1A98	0xB1F28003  STI.B	SP, #3, R5
;__Lib_SDHost.c, 1222 :: 		
L_SDHost_SendCMD176:
;__Lib_SDHost.c, 1223 :: 		
L_SDHost_SendCMD175:
L_SDHost_SendCMD174:
;__Lib_SDHost.c, 1226 :: 		
0x1A9C	0x64000014  LDK.L	R0, #20
0x1AA0	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x1AA4	0x645007FF  LDK.L	R5, #2047
0x1AA8	0x44500054  AND.L	R5, R0, R5
0x1AAC	0x5DE2C002  CMP.L	R5, #0
0x1AB0	0x002806B0  JMPC	R30, Z, #1, L_SDHost_SendCMD177
;__Lib_SDHost.c, 1229 :: 		
0x1AB4	0x003403E9  CALL	__Lib_SDHost_SDHost_ErrorRecovery+0
;__Lib_SDHost.c, 1230 :: 		
0x1AB8	0x64500001  LDK.L	R5, #1
0x1ABC	0xB1F28003  STI.B	SP, #3, R5
;__Lib_SDHost.c, 1231 :: 		
L_SDHost_SendCMD177:
;__Lib_SDHost.c, 1233 :: 		
___SDHost_SendCMD___exit:
;__Lib_SDHost.c, 1234 :: 		
0x1AC0	0xA80F8003  LDI.B	R0, SP, #3
;__Lib_SDHost.c, 1235 :: 		
L_end_SDHost_SendCMD:
0x1AC4	0x99D00000  UNLINK	LR
0x1AC8	0xA0000000  RETURN	
0x1ACC	0xFDF90008  	#-34013176
; end of _SDHost_SendCMD
__Lib_SDHost_SDHost_GenerateCMD:
;__Lib_SDHost.c, 976 :: 		
; responseTypePtr start address is: 12 (R3)
; sdioSpecialOp start address is: 8 (R2)
; cmdType start address is: 4 (R1)
; cmdIdx start address is: 0 (R0)
0x0CA4	0x95D00004  LINK	LR, #4
; responseTypePtr end address is: 12 (R3)
; sdioSpecialOp end address is: 8 (R2)
; cmdType end address is: 4 (R1)
; cmdIdx end address is: 0 (R0)
; cmdIdx start address is: 0 (R0)
; cmdType start address is: 4 (R1)
; sdioSpecialOp start address is: 8 (R2)
; responseTypePtr start address is: 12 (R3)
;__Lib_SDHost.c, 978 :: 		
;__Lib_SDHost.c, 979 :: 		
;__Lib_SDHost.c, 983 :: 		
0x0CA8	0x4440500D  BEXTU.L	R4, R0, #256
0x0CAC	0x44424088  ASHL.L	R4, R4, #8
; cmdRegVal start address is: 20 (R5)
0x0CB0	0x4452400D  BEXTU.L	R5, R4, #0
;__Lib_SDHost.c, 986 :: 		
0x0CB4	0x59E0C002  CMP.B	R1, #0
0x0CB8	0x002003C2  JMPC	R30, Z, #0, L___Lib_SDHost_SDHost_GenerateCMD99
; cmdType end address is: 4 (R1)
;__Lib_SDHost.c, 989 :: 		
0x0CBC	0x59E04342  CMP.B	R0, #52
0x0CC0	0x00200345  JMPC	R30, Z, #0, L___Lib_SDHost_SDHost_GenerateCMD100
;__Lib_SDHost.c, 991 :: 		
0x0CC4	0x0030033D  JMP	L___Lib_SDHost_SDHost_GenerateCMD101
; sdioSpecialOp end address is: 8 (R2)
;__Lib_SDHost.c, 993 :: 		
L___Lib_SDHost_SDHost_GenerateCMD103:
;__Lib_SDHost.c, 994 :: 		
0x0CC8	0x4412C405  OR.L	R1, R5, #64
0x0CCC	0x4410C00D  BEXTU.L	R1, R1, #0
; cmdRegVal end address is: 20 (R5)
; cmdRegVal start address is: 4 (R1)
;__Lib_SDHost.c, 995 :: 		
; cmdRegVal end address is: 4 (R1)
0x0CD0	0x00300344  JMP	L___Lib_SDHost_SDHost_GenerateCMD102
;__Lib_SDHost.c, 996 :: 		
L___Lib_SDHost_SDHost_GenerateCMD104:
;__Lib_SDHost.c, 997 :: 		
; cmdRegVal start address is: 20 (R5)
0x0CD4	0x4412C805  OR.L	R1, R5, #128
0x0CD8	0x4410C00D  BEXTU.L	R1, R1, #0
; cmdRegVal end address is: 20 (R5)
; cmdRegVal start address is: 4 (R1)
;__Lib_SDHost.c, 998 :: 		
; cmdRegVal end address is: 4 (R1)
0x0CDC	0x00300344  JMP	L___Lib_SDHost_SDHost_GenerateCMD102
;__Lib_SDHost.c, 999 :: 		
L___Lib_SDHost_SDHost_GenerateCMD105:
;__Lib_SDHost.c, 1000 :: 		
; cmdRegVal start address is: 20 (R5)
0x0CE0	0x4412CC05  OR.L	R1, R5, #192
0x0CE4	0x4410C00D  BEXTU.L	R1, R1, #0
; cmdRegVal end address is: 20 (R5)
; cmdRegVal start address is: 4 (R1)
;__Lib_SDHost.c, 1001 :: 		
; cmdRegVal end address is: 4 (R1)
0x0CE8	0x00300344  JMP	L___Lib_SDHost_SDHost_GenerateCMD102
;__Lib_SDHost.c, 1002 :: 		
L___Lib_SDHost_SDHost_GenerateCMD106:
;__Lib_SDHost.c, 1003 :: 		
; cmdRegVal start address is: 4 (R1)
; cmdRegVal start address is: 20 (R5)
0x0CEC	0x4412C00D  BEXTU.L	R1, R5, #0
; cmdRegVal end address is: 20 (R5)
;__Lib_SDHost.c, 1004 :: 		
; cmdRegVal end address is: 4 (R1)
0x0CF0	0x00300344  JMP	L___Lib_SDHost_SDHost_GenerateCMD102
;__Lib_SDHost.c, 1005 :: 		
L___Lib_SDHost_SDHost_GenerateCMD101:
; cmdRegVal start address is: 20 (R5)
; sdioSpecialOp start address is: 8 (R2)
0x0CF4	0x59E14012  CMP.B	R2, #1
0x0CF8	0x00280332  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD103
0x0CFC	0x59E14022  CMP.B	R2, #2
0x0D00	0x00280335  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD104
0x0D04	0x59E14032  CMP.B	R2, #3
0x0D08	0x00280338  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD105
; sdioSpecialOp end address is: 8 (R2)
0x0D0C	0x0030033B  JMP	L___Lib_SDHost_SDHost_GenerateCMD106
; cmdRegVal end address is: 20 (R5)
L___Lib_SDHost_SDHost_GenerateCMD102:
;__Lib_SDHost.c, 1006 :: 		
; cmdRegVal start address is: 4 (R1)
; cmdRegVal end address is: 4 (R1)
0x0D10	0x0030034B  JMP	L___Lib_SDHost_SDHost_GenerateCMD107
L___Lib_SDHost_SDHost_GenerateCMD100:
;__Lib_SDHost.c, 1007 :: 		
; cmdRegVal start address is: 20 (R5)
0x0D14	0x59E040C2  CMP.B	R0, #12
0x0D18	0x0020034A  JMPC	R30, Z, #0, L___Lib_SDHost_SDHost_GenerateCMD108
;__Lib_SDHost.c, 1009 :: 		
0x0D1C	0x4412CC05  OR.L	R1, R5, #192
0x0D20	0x4410C00D  BEXTU.L	R1, R1, #0
; cmdRegVal end address is: 20 (R5)
; cmdRegVal start address is: 4 (R1)
;__Lib_SDHost.c, 1010 :: 		
; cmdRegVal end address is: 4 (R1)
0x0D24	0x0030034B  JMP	L___Lib_SDHost_SDHost_GenerateCMD109
L___Lib_SDHost_SDHost_GenerateCMD108:
;__Lib_SDHost.c, 1013 :: 		
; cmdRegVal start address is: 4 (R1)
; cmdRegVal start address is: 20 (R5)
0x0D28	0x4412C00D  BEXTU.L	R1, R5, #0
; cmdRegVal end address is: 20 (R5)
; cmdRegVal end address is: 4 (R1)
;__Lib_SDHost.c, 1014 :: 		
L___Lib_SDHost_SDHost_GenerateCMD109:
; cmdRegVal start address is: 4 (R1)
; cmdRegVal end address is: 4 (R1)
L___Lib_SDHost_SDHost_GenerateCMD107:
;__Lib_SDHost.c, 1016 :: 		
; cmdRegVal start address is: 4 (R1)
0x0D2C	0x00300350  JMP	L___Lib_SDHost_SDHost_GenerateCMD110
;__Lib_SDHost.c, 1019 :: 		
L___Lib_SDHost_SDHost_GenerateCMD112:
;__Lib_SDHost.c, 1020 :: 		
L___Lib_SDHost_SDHost_GenerateCMD113:
;__Lib_SDHost.c, 1021 :: 		
L___Lib_SDHost_SDHost_GenerateCMD114:
;__Lib_SDHost.c, 1022 :: 		
L___Lib_SDHost_SDHost_GenerateCMD115:
;__Lib_SDHost.c, 1023 :: 		
L___Lib_SDHost_SDHost_GenerateCMD116:
;__Lib_SDHost.c, 1024 :: 		
L___Lib_SDHost_SDHost_GenerateCMD117:
;__Lib_SDHost.c, 1025 :: 		
L___Lib_SDHost_SDHost_GenerateCMD118:
;__Lib_SDHost.c, 1026 :: 		
L___Lib_SDHost_SDHost_GenerateCMD119:
;__Lib_SDHost.c, 1027 :: 		
L___Lib_SDHost_SDHost_GenerateCMD120:
;__Lib_SDHost.c, 1028 :: 		
L___Lib_SDHost_SDHost_GenerateCMD121:
;__Lib_SDHost.c, 1029 :: 		
L___Lib_SDHost_SDHost_GenerateCMD122:
;__Lib_SDHost.c, 1030 :: 		
L___Lib_SDHost_SDHost_GenerateCMD123:
;__Lib_SDHost.c, 1031 :: 		
L___Lib_SDHost_SDHost_GenerateCMD124:
;__Lib_SDHost.c, 1032 :: 		
L___Lib_SDHost_SDHost_GenerateCMD125:
;__Lib_SDHost.c, 1033 :: 		
L___Lib_SDHost_SDHost_GenerateCMD126:
;__Lib_SDHost.c, 1034 :: 		
0x0D30	0x4410C205  OR.L	R1, R1, #32
0x0D34	0x4410C00D  BEXTU.L	R1, R1, #0
;__Lib_SDHost.c, 1035 :: 		
0x0D38	0x0030036F  JMP	L___Lib_SDHost_SDHost_GenerateCMD111
;__Lib_SDHost.c, 1037 :: 		
L___Lib_SDHost_SDHost_GenerateCMD127:
;__Lib_SDHost.c, 1038 :: 		
;__Lib_SDHost.c, 1039 :: 		
0x0D3C	0x0030036F  JMP	L___Lib_SDHost_SDHost_GenerateCMD111
;__Lib_SDHost.c, 1040 :: 		
L___Lib_SDHost_SDHost_GenerateCMD110:
0x0D40	0x59E04062  CMP.B	R0, #6
0x0D44	0x0028034C  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD112
0x0D48	0x59E04112  CMP.B	R0, #17
0x0D4C	0x0028034C  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD113
0x0D50	0x59E04122  CMP.B	R0, #18
0x0D54	0x0028034C  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD114
0x0D58	0x59E04132  CMP.B	R0, #19
0x0D5C	0x0028034C  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD115
0x0D60	0x59E04182  CMP.B	R0, #24
0x0D64	0x0028034C  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD116
0x0D68	0x59E04192  CMP.B	R0, #25
0x0D6C	0x0028034C  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD117
0x0D70	0x59E041B2  CMP.B	R0, #27
0x0D74	0x0028034C  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD118
0x0D78	0x59E041E2  CMP.B	R0, #30
0x0D7C	0x0028034C  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD119
0x0D80	0x59E04282  CMP.B	R0, #40
0x0D84	0x0028034C  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD120
0x0D88	0x59E042A2  CMP.B	R0, #42
0x0D8C	0x0028034C  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD121
0x0D90	0x59E04302  CMP.B	R0, #48
0x0D94	0x0028034C  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD122
0x0D98	0x59E04312  CMP.B	R0, #49
0x0D9C	0x0028034C  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD123
0x0DA0	0x59E04382  CMP.B	R0, #56
0x0DA4	0x0028034C  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD124
0x0DA8	0x59E043A2  CMP.B	R0, #58
0x0DAC	0x0028034C  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD125
0x0DB0	0x59E043B2  CMP.B	R0, #59
0x0DB4	0x0028034C  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD126
0x0DB8	0x0030034F  JMP	L___Lib_SDHost_SDHost_GenerateCMD127
; cmdRegVal end address is: 4 (R1)
L___Lib_SDHost_SDHost_GenerateCMD111:
;__Lib_SDHost.c, 1042 :: 		
; cmdRegVal start address is: 4 (R1)
0x0DBC	0x003003A0  JMP	L___Lib_SDHost_SDHost_GenerateCMD128
; cmdIdx end address is: 0 (R0)
;__Lib_SDHost.c, 1045 :: 		
L___Lib_SDHost_SDHost_GenerateCMD130:
;__Lib_SDHost.c, 1046 :: 		
L___Lib_SDHost_SDHost_GenerateCMD131:
;__Lib_SDHost.c, 1047 :: 		
L___Lib_SDHost_SDHost_GenerateCMD132:
;__Lib_SDHost.c, 1048 :: 		
; cmdRegVal start address is: 0 (R0)
0x0DC0	0x4400C00D  BEXTU.L	R0, R1, #0
; cmdRegVal end address is: 4 (R1)
;__Lib_SDHost.c, 1049 :: 		
; responseType start address is: 4 (R1)
0x0DC4	0x64100000  LDK.L	R1, #0
;__Lib_SDHost.c, 1050 :: 		
0x0DC8	0xB1F08000  STI.B	SP, #0, R1
; responseType end address is: 4 (R1)
; cmdRegVal end address is: 0 (R0)
0x0DCC	0x4410400D  BEXTU.L	R1, R0, #0
0x0DD0	0xA80F8000  LDI.B	R0, SP, #0
0x0DD4	0x003003BF  JMP	L___Lib_SDHost_SDHost_GenerateCMD129
;__Lib_SDHost.c, 1051 :: 		
L___Lib_SDHost_SDHost_GenerateCMD133:
;__Lib_SDHost.c, 1052 :: 		
; cmdRegVal start address is: 4 (R1)
L___Lib_SDHost_SDHost_GenerateCMD134:
;__Lib_SDHost.c, 1053 :: 		
L___Lib_SDHost_SDHost_GenerateCMD135:
;__Lib_SDHost.c, 1054 :: 		
0x0DD8	0x4400C095  OR.L	R0, R1, #9
0x0DDC	0x4400400D  BEXTU.L	R0, R0, #0
; cmdRegVal end address is: 4 (R1)
; cmdRegVal start address is: 0 (R0)
;__Lib_SDHost.c, 1055 :: 		
; responseType start address is: 4 (R1)
0x0DE0	0x64100003  LDK.L	R1, #3
;__Lib_SDHost.c, 1056 :: 		
0x0DE4	0xB1F08000  STI.B	SP, #0, R1
; responseType end address is: 4 (R1)
; cmdRegVal end address is: 0 (R0)
0x0DE8	0x4410400D  BEXTU.L	R1, R0, #0
0x0DEC	0xA80F8000  LDI.B	R0, SP, #0
0x0DF0	0x003003BF  JMP	L___Lib_SDHost_SDHost_GenerateCMD129
;__Lib_SDHost.c, 1057 :: 		
L___Lib_SDHost_SDHost_GenerateCMD136:
;__Lib_SDHost.c, 1058 :: 		
; cmdRegVal start address is: 4 (R1)
0x0DF4	0x4400C1A5  OR.L	R0, R1, #26
0x0DF8	0x4400400D  BEXTU.L	R0, R0, #0
; cmdRegVal end address is: 4 (R1)
; cmdRegVal start address is: 0 (R0)
;__Lib_SDHost.c, 1059 :: 		
; responseType start address is: 4 (R1)
0x0DFC	0x64100008  LDK.L	R1, #8
;__Lib_SDHost.c, 1060 :: 		
0x0E00	0xB1F08000  STI.B	SP, #0, R1
; responseType end address is: 4 (R1)
; cmdRegVal end address is: 0 (R0)
0x0E04	0x4410400D  BEXTU.L	R1, R0, #0
0x0E08	0xA80F8000  LDI.B	R0, SP, #0
0x0E0C	0x003003BF  JMP	L___Lib_SDHost_SDHost_GenerateCMD129
;__Lib_SDHost.c, 1061 :: 		
L___Lib_SDHost_SDHost_GenerateCMD137:
;__Lib_SDHost.c, 1062 :: 		
; cmdRegVal start address is: 4 (R1)
0x0E10	0x4400C025  OR.L	R0, R1, #2
0x0E14	0x4400400D  BEXTU.L	R0, R0, #0
; cmdRegVal end address is: 4 (R1)
; cmdRegVal start address is: 0 (R0)
;__Lib_SDHost.c, 1063 :: 		
; responseType start address is: 4 (R1)
0x0E18	0x64100005  LDK.L	R1, #5
;__Lib_SDHost.c, 1064 :: 		
0x0E1C	0xB1F08000  STI.B	SP, #0, R1
; responseType end address is: 4 (R1)
; cmdRegVal end address is: 0 (R0)
0x0E20	0x4410400D  BEXTU.L	R1, R0, #0
0x0E24	0xA80F8000  LDI.B	R0, SP, #0
0x0E28	0x003003BF  JMP	L___Lib_SDHost_SDHost_GenerateCMD129
;__Lib_SDHost.c, 1065 :: 		
L___Lib_SDHost_SDHost_GenerateCMD138:
;__Lib_SDHost.c, 1066 :: 		
; cmdRegVal start address is: 4 (R1)
0x0E2C	0x4400C1A5  OR.L	R0, R1, #26
0x0E30	0x4400400D  BEXTU.L	R0, R0, #0
; cmdRegVal end address is: 4 (R1)
; cmdRegVal start address is: 0 (R0)
;__Lib_SDHost.c, 1067 :: 		
; responseType start address is: 4 (R1)
0x0E34	0x64100009  LDK.L	R1, #9
;__Lib_SDHost.c, 1068 :: 		
0x0E38	0xB1F08000  STI.B	SP, #0, R1
; responseType end address is: 4 (R1)
; cmdRegVal end address is: 0 (R0)
0x0E3C	0x4410400D  BEXTU.L	R1, R0, #0
0x0E40	0xA80F8000  LDI.B	R0, SP, #0
0x0E44	0x003003BF  JMP	L___Lib_SDHost_SDHost_GenerateCMD129
;__Lib_SDHost.c, 1069 :: 		
L___Lib_SDHost_SDHost_GenerateCMD139:
;__Lib_SDHost.c, 1070 :: 		
; cmdRegVal start address is: 4 (R1)
L___Lib_SDHost_SDHost_GenerateCMD140:
;__Lib_SDHost.c, 1071 :: 		
L___Lib_SDHost_SDHost_GenerateCMD141:
;__Lib_SDHost.c, 1072 :: 		
L___Lib_SDHost_SDHost_GenerateCMD142:
;__Lib_SDHost.c, 1073 :: 		
L___Lib_SDHost_SDHost_GenerateCMD143:
;__Lib_SDHost.c, 1074 :: 		
L___Lib_SDHost_SDHost_GenerateCMD144:
;__Lib_SDHost.c, 1075 :: 		
0x0E48	0x4400C1B5  OR.L	R0, R1, #27
0x0E4C	0x4400400D  BEXTU.L	R0, R0, #0
; cmdRegVal end address is: 4 (R1)
; cmdRegVal start address is: 0 (R0)
;__Lib_SDHost.c, 1076 :: 		
; responseType start address is: 4 (R1)
0x0E50	0x64100002  LDK.L	R1, #2
;__Lib_SDHost.c, 1077 :: 		
0x0E54	0xB1F08000  STI.B	SP, #0, R1
; responseType end address is: 4 (R1)
; cmdRegVal end address is: 0 (R0)
0x0E58	0x4410400D  BEXTU.L	R1, R0, #0
0x0E5C	0xA80F8000  LDI.B	R0, SP, #0
0x0E60	0x003003BF  JMP	L___Lib_SDHost_SDHost_GenerateCMD129
;__Lib_SDHost.c, 1078 :: 		
L___Lib_SDHost_SDHost_GenerateCMD145:
;__Lib_SDHost.c, 1079 :: 		
; cmdRegVal start address is: 4 (R1)
0x0E64	0x4400C1A5  OR.L	R0, R1, #26
0x0E68	0x4400400D  BEXTU.L	R0, R0, #0
; cmdRegVal end address is: 4 (R1)
; cmdRegVal start address is: 0 (R0)
;__Lib_SDHost.c, 1080 :: 		
; responseType start address is: 4 (R1)
0x0E6C	0x64100001  LDK.L	R1, #1
;__Lib_SDHost.c, 1081 :: 		
0x0E70	0xB1F08000  STI.B	SP, #0, R1
; responseType end address is: 4 (R1)
; cmdRegVal end address is: 0 (R0)
0x0E74	0x4410400D  BEXTU.L	R1, R0, #0
0x0E78	0xA80F8000  LDI.B	R0, SP, #0
0x0E7C	0x003003BF  JMP	L___Lib_SDHost_SDHost_GenerateCMD129
;__Lib_SDHost.c, 1082 :: 		
L___Lib_SDHost_SDHost_GenerateCMD128:
; cmdRegVal start address is: 4 (R1)
; cmdIdx start address is: 0 (R0)
0x0E80	0x59E04002  CMP.B	R0, #0
0x0E84	0x00280370  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD130
0x0E88	0x59E04042  CMP.B	R0, #4
0x0E8C	0x00280370  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD131
0x0E90	0x59E040F2  CMP.B	R0, #15
0x0E94	0x00280370  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD132
0x0E98	0x59E04022  CMP.B	R0, #2
0x0E9C	0x00280376  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD133
0x0EA0	0x59E04092  CMP.B	R0, #9
0x0EA4	0x00280376  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD134
0x0EA8	0x59E040A2  CMP.B	R0, #10
0x0EAC	0x00280376  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD135
0x0EB0	0x59E04032  CMP.B	R0, #3
0x0EB4	0x0028037D  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD136
0x0EB8	0x59E04052  CMP.B	R0, #5
0x0EBC	0x00280384  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD137
0x0EC0	0x59E04082  CMP.B	R0, #8
0x0EC4	0x0028038B  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD138
0x0EC8	0x59E04072  CMP.B	R0, #7
0x0ECC	0x00280392  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD139
0x0ED0	0x59E040C2  CMP.B	R0, #12
0x0ED4	0x00280392  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD140
0x0ED8	0x59E04142  CMP.B	R0, #20
0x0EDC	0x00280392  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD141
0x0EE0	0x59E041C2  CMP.B	R0, #28
0x0EE4	0x00280392  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD142
0x0EE8	0x59E041D2  CMP.B	R0, #29
0x0EEC	0x00280392  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD143
0x0EF0	0x59E04262  CMP.B	R0, #38
0x0EF4	0x00280392  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD144
; cmdIdx end address is: 0 (R0)
0x0EF8	0x00300399  JMP	L___Lib_SDHost_SDHost_GenerateCMD145
; responseTypePtr end address is: 12 (R3)
; cmdRegVal end address is: 4 (R1)
L___Lib_SDHost_SDHost_GenerateCMD129:
;__Lib_SDHost.c, 1083 :: 		
; responseType start address is: 0 (R0)
; cmdRegVal start address is: 4 (R1)
; responseTypePtr start address is: 12 (R3)
0x0EFC	0xB0300000  STI.B	R3, #0, R0
; responseTypePtr end address is: 12 (R3)
; responseType end address is: 0 (R0)
;__Lib_SDHost.c, 1084 :: 		
0x0F00	0x4400C00D  BEXTU.L	R0, R1, #0
; cmdRegVal end address is: 4 (R1)
0x0F04	0x003003E7  JMP	L___Lib_SDHost_SDHost_GenerateCMD146
L___Lib_SDHost_SDHost_GenerateCMD99:
;__Lib_SDHost.c, 1085 :: 		
; responseTypePtr start address is: 12 (R3)
; cmdRegVal start address is: 20 (R5)
; cmdType start address is: 4 (R1)
; cmdIdx start address is: 0 (R0)
0x0F08	0x59E0C012  CMP.B	R1, #1
0x0F0C	0x002003E6  JMPC	R30, Z, #0, L___Lib_SDHost_SDHost_GenerateCMD358
; cmdType end address is: 4 (R1)
;__Lib_SDHost.c, 1088 :: 		
; cmdRegVal start address is: 4 (R1)
0x0F10	0x4412C00D  BEXTU.L	R1, R5, #0
; cmdRegVal end address is: 20 (R5)
;__Lib_SDHost.c, 1091 :: 		
0x0F14	0x003003CA  JMP	L___Lib_SDHost_SDHost_GenerateCMD148
;__Lib_SDHost.c, 1094 :: 		
L___Lib_SDHost_SDHost_GenerateCMD150:
;__Lib_SDHost.c, 1095 :: 		
L___Lib_SDHost_SDHost_GenerateCMD151:
;__Lib_SDHost.c, 1096 :: 		
L___Lib_SDHost_SDHost_GenerateCMD152:
;__Lib_SDHost.c, 1097 :: 		
0x0F18	0x4410C205  OR.L	R1, R1, #32
0x0F1C	0x4410C00D  BEXTU.L	R1, R1, #0
;__Lib_SDHost.c, 1098 :: 		
0x0F20	0x003003D1  JMP	L___Lib_SDHost_SDHost_GenerateCMD149
;__Lib_SDHost.c, 1101 :: 		
L___Lib_SDHost_SDHost_GenerateCMD153:
;__Lib_SDHost.c, 1102 :: 		
;__Lib_SDHost.c, 1103 :: 		
0x0F24	0x003003D1  JMP	L___Lib_SDHost_SDHost_GenerateCMD149
;__Lib_SDHost.c, 1104 :: 		
L___Lib_SDHost_SDHost_GenerateCMD148:
0x0F28	0x59E040D2  CMP.B	R0, #13
0x0F2C	0x002803C6  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD150
0x0F30	0x59E04162  CMP.B	R0, #22
0x0F34	0x002803C6  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD151
0x0F38	0x59E04332  CMP.B	R0, #51
0x0F3C	0x002803C6  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD152
0x0F40	0x003003C9  JMP	L___Lib_SDHost_SDHost_GenerateCMD153
; cmdRegVal end address is: 4 (R1)
L___Lib_SDHost_SDHost_GenerateCMD149:
;__Lib_SDHost.c, 1107 :: 		
; cmdRegVal start address is: 4 (R1)
0x0F44	0x003003E0  JMP	L___Lib_SDHost_SDHost_GenerateCMD154
; cmdIdx end address is: 0 (R0)
;__Lib_SDHost.c, 1110 :: 		
L___Lib_SDHost_SDHost_GenerateCMD156:
;__Lib_SDHost.c, 1111 :: 		
0x0F48	0x4400C025  OR.L	R0, R1, #2
0x0F4C	0x4400400D  BEXTU.L	R0, R0, #0
; cmdRegVal end address is: 4 (R1)
; cmdRegVal start address is: 0 (R0)
;__Lib_SDHost.c, 1112 :: 		
; responseType start address is: 4 (R1)
0x0F50	0x64100004  LDK.L	R1, #4
;__Lib_SDHost.c, 1113 :: 		
0x0F54	0xB1F08000  STI.B	SP, #0, R1
; responseType end address is: 4 (R1)
; cmdRegVal end address is: 0 (R0)
0x0F58	0x4410400D  BEXTU.L	R1, R0, #0
0x0F5C	0xA80F8000  LDI.B	R0, SP, #0
0x0F60	0x003003E3  JMP	L___Lib_SDHost_SDHost_GenerateCMD155
;__Lib_SDHost.c, 1114 :: 		
L___Lib_SDHost_SDHost_GenerateCMD157:
;__Lib_SDHost.c, 1115 :: 		
; cmdRegVal start address is: 4 (R1)
0x0F64	0x4400C1A5  OR.L	R0, R1, #26
0x0F68	0x4400400D  BEXTU.L	R0, R0, #0
; cmdRegVal end address is: 4 (R1)
; cmdRegVal start address is: 0 (R0)
;__Lib_SDHost.c, 1116 :: 		
; responseType start address is: 4 (R1)
0x0F6C	0x64100001  LDK.L	R1, #1
;__Lib_SDHost.c, 1117 :: 		
0x0F70	0xB1F08000  STI.B	SP, #0, R1
; responseType end address is: 4 (R1)
; cmdRegVal end address is: 0 (R0)
0x0F74	0x4410400D  BEXTU.L	R1, R0, #0
0x0F78	0xA80F8000  LDI.B	R0, SP, #0
0x0F7C	0x003003E3  JMP	L___Lib_SDHost_SDHost_GenerateCMD155
;__Lib_SDHost.c, 1118 :: 		
L___Lib_SDHost_SDHost_GenerateCMD154:
; cmdRegVal start address is: 4 (R1)
; cmdIdx start address is: 0 (R0)
0x0F80	0x59E04292  CMP.B	R0, #41
0x0F84	0x002803D2  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GenerateCMD156
; cmdIdx end address is: 0 (R0)
0x0F88	0x003003D9  JMP	L___Lib_SDHost_SDHost_GenerateCMD157
; cmdRegVal end address is: 4 (R1)
L___Lib_SDHost_SDHost_GenerateCMD155:
;__Lib_SDHost.c, 1119 :: 		
; responseType start address is: 0 (R0)
; cmdRegVal start address is: 4 (R1)
0x0F8C	0xB0300000  STI.B	R3, #0, R0
; responseTypePtr end address is: 12 (R3)
; responseType end address is: 0 (R0)
; cmdRegVal end address is: 4 (R1)
0x0F90	0x4400C00D  BEXTU.L	R0, R1, #0
;__Lib_SDHost.c, 1120 :: 		
0x0F94	0x003003E7  JMP	L___Lib_SDHost_SDHost_GenerateCMD147
L___Lib_SDHost_SDHost_GenerateCMD358:
;__Lib_SDHost.c, 1085 :: 		
0x0F98	0x4402C00D  BEXTU.L	R0, R5, #0
;__Lib_SDHost.c, 1120 :: 		
L___Lib_SDHost_SDHost_GenerateCMD147:
; cmdRegVal start address is: 0 (R0)
; cmdRegVal end address is: 0 (R0)
L___Lib_SDHost_SDHost_GenerateCMD146:
;__Lib_SDHost.c, 1122 :: 		
; cmdRegVal start address is: 0 (R0)
; cmdRegVal end address is: 0 (R0)
;__Lib_SDHost.c, 1123 :: 		
L_end_SDHost_GenerateCMD:
0x0F9C	0x99D00000  UNLINK	LR
0x0FA0	0xA0000000  RETURN	
; end of __Lib_SDHost_SDHost_GenerateCMD
__Lib_SDHost_SDHost_ErrorRecovery:
;__Lib_SDHost.c, 380 :: 		
0x0FA4	0x95D00004  LINK	LR, #4
;__Lib_SDHost.c, 382 :: 		
0x0FA8	0x64000014  LDK.L	R0, #20
0x0FAC	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x0FB0	0x4410400D  BEXTU.L	R1, R0, #0
0x0FB4	0xB3F08000  STI.S	SP, #0, R1
;__Lib_SDHost.c, 384 :: 		
0x0FB8	0x4410400D  BEXTU.L	R1, R0, #0
0x0FBC	0x640007FF  LDK.L	R0, #2047
0x0FC0	0x44008004  AND.L	R0, R1, R0
0x0FC4	0x5BE04002  CMP.S	R0, #0
0x0FC8	0x0028040E  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ErrorRecovery0
;__Lib_SDHost.c, 388 :: 		
0x0FCC	0xAA0F8000  LDI.S	R0, SP, #0
0x0FD0	0x440040F4  AND.L	R0, R0, #15
0x0FD4	0x5BE04002  CMP.S	R0, #0
0x0FD8	0x002803FF  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ErrorRecovery1
;__Lib_SDHost.c, 390 :: 		
L___Lib_SDHost_SDHost_ErrorRecovery2:
;__Lib_SDHost.c, 392 :: 		
0x0FDC	0x64100012  LDK.L	R1, #18
0x0FE0	0x64000002  LDK.L	R0, #2
0x0FE4	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 395 :: 		
0x0FE8	0x64000012  LDK.L	R0, #18
0x0FEC	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x0FF0	0x44004024  AND.L	R0, R0, #2
0x0FF4	0x5DE04002  CMP.L	R0, #0
0x0FF8	0x002003F7  JMPC	R30, Z, #0, L___Lib_SDHost_SDHost_ErrorRecovery2
;__Lib_SDHost.c, 396 :: 		
L___Lib_SDHost_SDHost_ErrorRecovery1:
;__Lib_SDHost.c, 399 :: 		
0x0FFC	0xAA0F8000  LDI.S	R0, SP, #0
0x1000	0x44004704  AND.L	R0, R0, #112
0x1004	0x5BE04002  CMP.S	R0, #0
0x1008	0x0028040B  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_ErrorRecovery5
;__Lib_SDHost.c, 401 :: 		
L___Lib_SDHost_SDHost_ErrorRecovery6:
;__Lib_SDHost.c, 403 :: 		
0x100C	0x64100012  LDK.L	R1, #18
0x1010	0x64000004  LDK.L	R0, #4
0x1014	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 406 :: 		
0x1018	0x64000012  LDK.L	R0, #18
0x101C	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x1020	0x44004044  AND.L	R0, R0, #4
0x1024	0x5DE04002  CMP.L	R0, #0
0x1028	0x00200403  JMPC	R30, Z, #0, L___Lib_SDHost_SDHost_ErrorRecovery6
;__Lib_SDHost.c, 407 :: 		
L___Lib_SDHost_SDHost_ErrorRecovery5:
;__Lib_SDHost.c, 409 :: 		
0x102C	0x64100014  LDK.L	R1, #20
0x1030	0xAA0F8000  LDI.S	R0, SP, #0
0x1034	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 410 :: 		
L___Lib_SDHost_SDHost_ErrorRecovery0:
;__Lib_SDHost.c, 412 :: 		
;__Lib_SDHost.c, 413 :: 		
L_end_SDHost_ErrorRecovery:
0x1038	0x99D00000  UNLINK	LR
0x103C	0xA0000000  RETURN	
; end of __Lib_SDHost_SDHost_ErrorRecovery
__Lib_SDHost_SDHost_GetResponse:
;__Lib_SDHost.c, 931 :: 		
; isAutoCMDResponse start address is: 8 (R2)
; responseType start address is: 4 (R1)
; response start address is: 0 (R0)
0x1150	0x44504000  MOVE.L	R5, R0
; isAutoCMDResponse end address is: 8 (R2)
; responseType end address is: 4 (R1)
; response end address is: 0 (R0)
; response start address is: 20 (R5)
; responseType start address is: 4 (R1)
; isAutoCMDResponse start address is: 8 (R2)
;__Lib_SDHost.c, 933 :: 		
; sdHostStatus start address is: 24 (R6)
0x1154	0x64600000  LDK.L	R6, #0
;__Lib_SDHost.c, 935 :: 		
0x1158	0x59E14002  CMP.B	R2, #0
0x115C	0x0028045C  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GetResponse93
; responseType end address is: 4 (R1)
; isAutoCMDResponse end address is: 8 (R2)
;__Lib_SDHost.c, 938 :: 		
0x1160	0x6400000A  LDK.L	R0, #10
0x1164	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x1168	0xB4500000  STI.L	R5, #0, R0
; response end address is: 20 (R5)
;__Lib_SDHost.c, 939 :: 		
0x116C	0x00300470  JMP	L___Lib_SDHost_SDHost_GetResponse94
L___Lib_SDHost_SDHost_GetResponse93:
;__Lib_SDHost.c, 942 :: 		
; responseType start address is: 4 (R1)
; response start address is: 20 (R5)
0x1170	0x0030046D  JMP	L___Lib_SDHost_SDHost_GetResponse95
; responseType end address is: 4 (R1)
;__Lib_SDHost.c, 944 :: 		
L___Lib_SDHost_SDHost_GetResponse97:
;__Lib_SDHost.c, 946 :: 		
0x1174	0xC4310410  LDA.L	R3, SDH_RESPONSE0+0
0x1178	0xB4518000  STI.L	R5, #0, R3
;__Lib_SDHost.c, 947 :: 		
0x117C	0x4442C040  ADD.L	R4, R5, #4
0x1180	0xC4310414  LDA.L	R3, SDH_RESPONSE1+0
0x1184	0xB4418000  STI.L	R4, #0, R3
;__Lib_SDHost.c, 948 :: 		
0x1188	0x4442C080  ADD.L	R4, R5, #8
0x118C	0xC4310418  LDA.L	R3, SDH_RESPONSE2+0
0x1190	0xB4418000  STI.L	R4, #0, R3
;__Lib_SDHost.c, 949 :: 		
0x1194	0x4442C0C0  ADD.L	R4, R5, #12
; response end address is: 20 (R5)
0x1198	0xC431041C  LDA.L	R3, SDH_RESPONSE3+0
0x119C	0xB4418000  STI.L	R4, #0, R3
;__Lib_SDHost.c, 950 :: 		
0x11A0	0x00300470  JMP	L___Lib_SDHost_SDHost_GetResponse96
;__Lib_SDHost.c, 951 :: 		
L___Lib_SDHost_SDHost_GetResponse98:
;__Lib_SDHost.c, 953 :: 		
; response start address is: 20 (R5)
0x11A4	0x64000007  LDK.L	R0, #7
0x11A8	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x11AC	0xB4500000  STI.L	R5, #0, R0
; response end address is: 20 (R5)
;__Lib_SDHost.c, 954 :: 		
0x11B0	0x00300470  JMP	L___Lib_SDHost_SDHost_GetResponse96
;__Lib_SDHost.c, 955 :: 		
L___Lib_SDHost_SDHost_GetResponse95:
; responseType start address is: 4 (R1)
; response start address is: 20 (R5)
0x11B4	0x59E0C032  CMP.B	R1, #3
0x11B8	0x0028045D  JMPC	R30, Z, #1, L___Lib_SDHost_SDHost_GetResponse97
; responseType end address is: 4 (R1)
0x11BC	0x00300469  JMP	L___Lib_SDHost_SDHost_GetResponse98
; response end address is: 20 (R5)
L___Lib_SDHost_SDHost_GetResponse96:
;__Lib_SDHost.c, 956 :: 		
L___Lib_SDHost_SDHost_GetResponse94:
;__Lib_SDHost.c, 958 :: 		
0x11C0	0x4403500D  BEXTU.L	R0, R6, #256
; sdHostStatus end address is: 24 (R6)
;__Lib_SDHost.c, 959 :: 		
L_end_SDHost_GetResponse:
0x11C4	0xA0000000  RETURN	
; end of __Lib_SDHost_SDHost_GetResponse
_Delay_10us:
;__Lib_Delays.c, 32 :: 		void Delay_10us() {
;__Lib_Delays.c, 33 :: 		Delay_us(10);
0x170C	0x6DC005C9  LPM.L	R28, $+24
0x1710	0x44004000  NOP	
L_Delay_10us4:
0x1714	0x45CE4012  SUB.L	R28, R28, #1
0x1718	0x5DEE4002  CMP.L	R28, #0
0x171C	0x002005C5  JMPC	R30, Z, #0, L_Delay_10us4
0x1720	0x003005CA  JMP	$+8
0x1724	0x0000014B  	#331
0x1728	0x44004000  NOP	
0x172C	0x44004000  NOP	
;__Lib_Delays.c, 34 :: 		}
L_end_Delay_10us:
0x1730	0xA0000000  RETURN	
; end of _Delay_10us
__Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SDHost:
;__Lib_Mmc_SDHOST.c, 843 :: 		
;__Lib_Mmc_SDHOST.c, 845 :: 		
0x411C	0x00340C4B  CALL	_SDHost_MultiReadStop+0
0x4120	0x59E04002  CMP.B	R0, #0
0x4124	0x0020104C  JMPC	R30, Z, #0, L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SDHost98
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SDHost?T145 start address is: 0 (R0)
0x4128	0x64000000  LDK.L	R0, #0
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SDHost?T145 end address is: 0 (R0)
0x412C	0x0030104D  JMP	L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SDHost99
L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SDHost98:
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SDHost?T145 start address is: 0 (R0)
0x4130	0x64000001  LDK.L	R0, #1
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SDHost?T145 end address is: 0 (R0)
L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SDHost99:
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SDHost?T145 start address is: 0 (R0)
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SDHost?T145 end address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 846 :: 		
L_end_Mmc_Multi_Read_Stop_SDHost:
0x4134	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SDHost
_SDHost_MultiReadStop:
;__Lib_SDHost.c, 2400 :: 		
;__Lib_SDHost.c, 2402 :: 		
0x312C	0x003404DA  CALL	_SDHost_Abort+0
;__Lib_SDHost.c, 2403 :: 		
L_end_SDHost_MultiReadStop:
0x3130	0xA0000000  RETURN	
; end of _SDHost_MultiReadStop
_SDHost_Abort:
;__Lib_SDHost.c, 1698 :: 		
0x1368	0x95D00004  LINK	LR, #4
;__Lib_SDHost.c, 1700 :: 		
; sdHostStatus start address is: 28 (R7)
0x136C	0x64700000  LDK.L	R7, #0
;__Lib_SDHost.c, 1703 :: 		
0x1370	0x440FC000  ADD.L	R0, SP, #0
0x1374	0x44404000  MOVE.L	R4, R0
0x1378	0x64300000  LDK.L	R3, #0
0x137C	0x64200000  LDK.L	R2, #0
0x1380	0x64100000  LDK.L	R1, #0
0x1384	0x6400000C  LDK.L	R0, #12
0x1388	0x00340644  CALL	_SDHost_SendCMD+0
; sdHostStatus end address is: 28 (R7)
0x138C	0x4443D00D  BEXTU.L	R4, R7, #256
;__Lib_SDHost.c, 1710 :: 		
0x1390	0x003004E5  JMP	L__SDHost_Abort364
L__SDHost_Abort365:
L__SDHost_Abort364:
; sdHostStatus start address is: 16 (R4)
; sdHostStatus end address is: 16 (R4)
0x1394	0x003004E6  JMP	L__SDHost_Abort363
L__SDHost_Abort366:
L__SDHost_Abort363:
;__Lib_SDHost.c, 1708 :: 		
; sdHostStatus start address is: 16 (R4)
0x1398	0x64100012  LDK.L	R1, #18
0x139C	0x64000006  LDK.L	R0, #6
0x13A0	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 1710 :: 		
0x13A4	0x64000012  LDK.L	R0, #18
0x13A8	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x13AC	0x44004024  AND.L	R0, R0, #2
0x13B0	0x5DE04002  CMP.L	R0, #0
0x13B4	0x002004E5  JMPC	R30, Z, #0, L__SDHost_Abort365
0x13B8	0x64000012  LDK.L	R0, #18
0x13BC	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x13C0	0x44004044  AND.L	R0, R0, #4
0x13C4	0x5DE04002  CMP.L	R0, #0
0x13C8	0x002004E6  JMPC	R30, Z, #0, L__SDHost_Abort366
L__SDHost_Abort362:
;__Lib_SDHost.c, 1712 :: 		
0x13CC	0x4402500D  BEXTU.L	R0, R4, #256
; sdHostStatus end address is: 16 (R4)
;__Lib_SDHost.c, 1713 :: 		
L_end_SDHost_Abort:
0x13D0	0x99D00000  UNLINK	LR
0x13D4	0xA0000000  RETURN	
; end of _SDHost_Abort
__Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SDHost:
;__Lib_Mmc_SDHOST.c, 870 :: 		
;__Lib_Mmc_SDHOST.c, 872 :: 		
0x4100	0x00340AB2  CALL	_SDHost_MultiWriteStop+0
0x4104	0x59E04002  CMP.B	R0, #0
0x4108	0x00201045  JMPC	R30, Z, #0, L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SDHost104
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SDHost?T151 start address is: 0 (R0)
0x410C	0x64000000  LDK.L	R0, #0
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SDHost?T151 end address is: 0 (R0)
0x4110	0x00301046  JMP	L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SDHost105
L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SDHost104:
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SDHost?T151 start address is: 0 (R0)
0x4114	0x64000001  LDK.L	R0, #1
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SDHost?T151 end address is: 0 (R0)
L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SDHost105:
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SDHost?T151 start address is: 0 (R0)
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SDHost?T151 end address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 873 :: 		
L_end_Mmc_Multi_Write_Stop_SDHost:
0x4118	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SDHost
_SDHost_MultiWriteStop:
;__Lib_SDHost.c, 2527 :: 		
;__Lib_SDHost.c, 2529 :: 		
0x2AC8	0x003404DA  CALL	_SDHost_Abort+0
;__Lib_SDHost.c, 2530 :: 		
L_end_SDHost_MultiWriteStop:
0x2ACC	0xA0000000  RETURN	
; end of _SDHost_MultiWriteStop
_Mmc_Init_Vars:
;__Lib_MmcFat16.c, 2093 :: 		
;__Lib_MmcFat16.c, 2097 :: 		
0x5A94	0x64000001  LDK.L	R0, #1
0x5A98	0xB800074C  STA.B	_f16_sector+512, R0
;__Lib_MmcFat16.c, 2098 :: 		
0x5A9C	0x64200200  LDK.L	R2, #512
0x5AA0	0x64100000  LDK.L	R1, #0
0x5AA4	0x6400054C  LDK.L	R0, #_f16_sector+0
0x5AA8	0x003411D8  CALL	_memset+0
;__Lib_MmcFat16.c, 2101 :: 		
; i start address is: 24 (R6)
0x5AAC	0x64600000  LDK.L	R6, #0
; i end address is: 24 (R6)
L_Mmc_Init_Vars313:
; i start address is: 24 (R6)
0x5AB0	0x59E34022  CMP.B	R6, _MAX_FILES
0x5AB4	0x006016B8  JMPC	R30, C, #0, L_Mmc_Init_Vars314
;__Lib_MmcFat16.c, 2103 :: 		
0x5AB8	0x4403500D  BEXTU.L	R0, R6, #256
0x5ABC	0x44104058  ASHL.L	R1, R0, #5
0x5AC0	0x64000780  LDK.L	R0, #_f16_fileDesc+0
0x5AC4	0x44000010  ADD.L	R0, R0, R1
0x5AC8	0x64200020  LDK.L	R2, #32
0x5ACC	0x64100000  LDK.L	R1, #0
0x5AD0	0x003411D8  CALL	_memset+0
;__Lib_MmcFat16.c, 2101 :: 		
0x5AD4	0x44634010  ADD.L	R6, R6, #1
0x5AD8	0x4463500D  BEXTU.L	R6, R6, #256
;__Lib_MmcFat16.c, 2104 :: 		
; i end address is: 24 (R6)
0x5ADC	0x003016AC  JMP	L_Mmc_Init_Vars313
L_Mmc_Init_Vars314:
;__Lib_MmcFat16.c, 2105 :: 		
0x5AE0	0x64200020  LDK.L	R2, #32
0x5AE4	0x64100000  LDK.L	R1, #0
0x5AE8	0x640007C0  LDK.L	R0, #__Lib_MmcFat16_f16_cFD+0
0x5AEC	0x003411D8  CALL	_memset+0
;__Lib_MmcFat16.c, 2109 :: 		
; i start address is: 24 (R6)
0x5AF0	0x64600000  LDK.L	R6, #0
; i end address is: 24 (R6)
L_Mmc_Init_Vars316:
; i start address is: 24 (R6)
0x5AF4	0x59E34042  CMP.B	R6, #4
0x5AF8	0x006016C9  JMPC	R30, C, #0, L_Mmc_Init_Vars317
;__Lib_MmcFat16.c, 2111 :: 		
0x5AFC	0x4403500D  BEXTU.L	R0, R6, #256
0x5B00	0x44104038  ASHL.L	R1, R0, #3
0x5B04	0x64000760  LDK.L	R0, #__Lib_MmcFat16_f16_part+0
0x5B08	0x44000010  ADD.L	R0, R0, R1
0x5B0C	0x64200008  LDK.L	R2, #8
0x5B10	0x64100000  LDK.L	R1, #0
0x5B14	0x003411D8  CALL	_memset+0
;__Lib_MmcFat16.c, 2109 :: 		
0x5B18	0x44634010  ADD.L	R6, R6, #1
0x5B1C	0x4463500D  BEXTU.L	R6, R6, #256
;__Lib_MmcFat16.c, 2112 :: 		
; i end address is: 24 (R6)
0x5B20	0x003016BD  JMP	L_Mmc_Init_Vars316
L_Mmc_Init_Vars317:
;__Lib_MmcFat16.c, 2115 :: 		
0x5B24	0x64200018  LDK.L	R2, #24
0x5B28	0x64100000  LDK.L	R1, #0
0x5B2C	0x64000530  LDK.L	R0, #__Lib_MmcFat16_f16_boot+0
0x5B30	0x003411D8  CALL	_memset+0
;__Lib_MmcFat16.c, 2118 :: 		
0x5B34	0x6400074C  LDK.L	R0, #_f16_sector+512
0x5B38	0xBC000750  STA.L	__Lib_MmcFat16_f16_sectBuffEnd+0, R0
;__Lib_MmcFat16.c, 2119 :: 		
0x5B3C	0x64000000  LDK.L	R0, #0
0x5B40	0xB800054B  STA.B	__Lib_MmcFat16_f16_activePart+0, R0
;__Lib_MmcFat16.c, 2120 :: 		
0x5B44	0x64100000  LDK.L	R1, #0
0x5B48	0xBC100754  STA.L	__Lib_MmcFat16_f16_currentDir+0, R1
;__Lib_MmcFat16.c, 2121 :: 		
0x5B4C	0xB800054A  STA.B	___f16_errno+0, R0
;__Lib_MmcFat16.c, 2122 :: 		
0x5B50	0x64000000  LDK.L	R0, #0
0x5B54	0xBA0007E0  STA.S	__Lib_MmcFat16_f16_dirEntry+0, R0
;__Lib_MmcFat16.c, 2123 :: 		
0x5B58	0xBC1007E4  STA.L	__Lib_MmcFat16_f16_openedDir+0, R1
;__Lib_MmcFat16.c, 2124 :: 		
0x5B5C	0x640FFFFF  LDK.L	R0, #-1
0x5B60	0xB800075E  STA.B	__Lib_MmcFat16_f16_currentHandle+0, R0
;__Lib_MmcFat16.c, 2125 :: 		
0x5B64	0x6420000D  LDK.L	R2, #13
0x5B68	0x64100000  LDK.L	R1, #0
0x5B6C	0x640007E8  LDK.L	R0, #__Lib_MmcFat16_tmpBuf+0
0x5B70	0x003411D8  CALL	_memset+0
;__Lib_MmcFat16.c, 2128 :: 		
0x5B74	0x64000000  LDK.L	R0, #0
0x5B78	0xBA00075A  STA.S	__Lib_MmcFat16_f16_time+0, R0
;__Lib_MmcFat16.c, 2129 :: 		
0x5B7C	0xBA00075C  STA.S	__Lib_MmcFat16_f16_date+0, R0
;__Lib_MmcFat16.c, 2130 :: 		
L_end_Mmc_Init_Vars:
0x5B80	0xA0000000  RETURN	
; end of _Mmc_Init_Vars
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x4760	0x4431400C  BEXTS.L	R3, R2, #0
0x4764	0x44204000  MOVE.L	R2, R0
0x4768	0x4400D00D  BEXTU.L	R0, R1, #256
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x476C	0x44114000  MOVE.L	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x4770	0x4451C00C  BEXTS.L	R5, R3, #0
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x4774	0x4442C00C  BEXTS.L	R4, R5, #0
0x4778	0x4432C012  SUB.L	R3, R5, #1
0x477C	0x4451C00C  BEXTS.L	R5, R3, #0
; n end address is: 20 (R5)
0x4780	0x5BE24002  CMP.S	R4, #0
0x4784	0x002811E5  JMPC	R30, Z, #1, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x4788	0xB0100000  STI.B	R1, #0, R0
0x478C	0x4410C010  ADD.L	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x4790	0x003011DD  JMP	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x4794	0x44014000  MOVE.L	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x4798	0xA0000000  RETURN	
; end of _memset
__Lib_MmcFat16_Mmc_Fat_Get_Info:
;__Lib_MmcFat16.c, 305 :: 		
0x5808	0x95D00008  LINK	LR, #8
;__Lib_MmcFat16.c, 310 :: 		
;__Lib_MmcFat16.c, 312 :: 		
0x580C	0x64000001  LDK.L	R0, #1
0x5810	0xB800074C  STA.B	_f16_sector+512, R0
;__Lib_MmcFat16.c, 313 :: 		
0x5814	0x6410054C  LDK.L	R1, #_f16_sector+0
0x5818	0x64000000  LDK.L	R0, #0
0x581C	0x003411D5  CALL	_Mmc_Read_Sector+0
0x5820	0x5BE04002  CMP.S	R0, #0
0x5824	0x0028160E  JMPC	R30, Z, #1, L___Lib_MmcFat16_Mmc_Fat_Get_Info46
;__Lib_MmcFat16.c, 315 :: 		
0x5828	0x64000010  LDK.L	R0, #16
0x582C	0xB800054A  STA.B	___f16_errno+0, R0
;__Lib_MmcFat16.c, 316 :: 		
0x5830	0x640000FF  LDK.L	R0, #255
0x5834	0x003016A0  JMP	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 317 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info46:
;__Lib_MmcFat16.c, 319 :: 		
; ptr start address is: 4 (R1)
0x5838	0x6410054C  LDK.L	R1, #_f16_sector+0
;__Lib_MmcFat16.c, 321 :: 		
0x583C	0x4400DFE0  ADD.L	R0, R1, #510
0x5840	0xA8000000  LDI.B	R0, R0, #0
0x5844	0x59E04552  CMP.B	R0, #85
0x5848	0x00281615  JMPC	R30, Z, #1, L___Lib_MmcFat16_Mmc_Fat_Get_Info47
; ptr end address is: 4 (R1)
;__Lib_MmcFat16.c, 322 :: 		
0x584C	0x64000001  LDK.L	R0, #1
0x5850	0x003016A0  JMP	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info47:
;__Lib_MmcFat16.c, 323 :: 		
; ptr start address is: 4 (R1)
0x5854	0x4400DFF0  ADD.L	R0, R1, #511
0x5858	0xA8000000  LDI.B	R0, R0, #0
0x585C	0x59E04AA2  CMP.B	R0, #170
0x5860	0x0028161B  JMPC	R30, Z, #1, L___Lib_MmcFat16_Mmc_Fat_Get_Info48
; ptr end address is: 4 (R1)
;__Lib_MmcFat16.c, 324 :: 		
0x5864	0x64000001  LDK.L	R0, #1
0x5868	0x003016A0  JMP	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info48:
;__Lib_MmcFat16.c, 327 :: 		
; isBoot start address is: 8 (R2)
; ptr start address is: 4 (R1)
0x586C	0x64200000  LDK.L	R2, #0
;__Lib_MmcFat16.c, 328 :: 		
0x5870	0xA8008000  LDI.B	R0, R1, #0
0x5874	0x59E04E92  CMP.B	R0, #233
0x5878	0x00201622  JMPC	R30, Z, #0, L___Lib_MmcFat16_Mmc_Fat_Get_Info417
; isBoot end address is: 8 (R2)
;__Lib_MmcFat16.c, 329 :: 		
; isBoot start address is: 0 (R0)
0x587C	0x64000001  LDK.L	R0, #1
; isBoot end address is: 0 (R0)
0x5880	0x4420500D  BEXTU.L	R2, R0, #256
0x5884	0x00301622  JMP	L___Lib_MmcFat16_Mmc_Fat_Get_Info49
L___Lib_MmcFat16_Mmc_Fat_Get_Info417:
;__Lib_MmcFat16.c, 328 :: 		
;__Lib_MmcFat16.c, 329 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info49:
;__Lib_MmcFat16.c, 330 :: 		
; isBoot start address is: 8 (R2)
0x5888	0xA8008000  LDI.B	R0, R1, #0
0x588C	0x59E04EB2  CMP.B	R0, #235
0x5890	0x0020162B  JMPC	R30, Z, #0, L___Lib_MmcFat16_Mmc_Fat_Get_Info418
0x5894	0x4400C020  ADD.L	R0, R1, #2
; ptr end address is: 4 (R1)
0x5898	0xA8000000  LDI.B	R0, R0, #0
0x589C	0x59E04902  CMP.B	R0, #144
0x58A0	0x0020162D  JMPC	R30, Z, #0, L___Lib_MmcFat16_Mmc_Fat_Get_Info419
; isBoot end address is: 8 (R2)
L___Lib_MmcFat16_Mmc_Fat_Get_Info412:
;__Lib_MmcFat16.c, 331 :: 		
; isBoot start address is: 0 (R0)
0x58A4	0x64000001  LDK.L	R0, #1
; isBoot end address is: 0 (R0)
;__Lib_MmcFat16.c, 330 :: 		
0x58A8	0x0030162C  JMP	L___Lib_MmcFat16_Mmc_Fat_Get_Info414
L___Lib_MmcFat16_Mmc_Fat_Get_Info418:
0x58AC	0x4401500D  BEXTU.L	R0, R2, #256
L___Lib_MmcFat16_Mmc_Fat_Get_Info414:
; isBoot start address is: 0 (R0)
; isBoot end address is: 0 (R0)
0x58B0	0x0030162E  JMP	L___Lib_MmcFat16_Mmc_Fat_Get_Info413
L___Lib_MmcFat16_Mmc_Fat_Get_Info419:
0x58B4	0x4401500D  BEXTU.L	R0, R2, #256
L___Lib_MmcFat16_Mmc_Fat_Get_Info413:
;__Lib_MmcFat16.c, 333 :: 		
; isBoot start address is: 0 (R0)
0x58B8	0x59E04002  CMP.B	R0, #0
0x58BC	0x0028166D  JMPC	R30, Z, #1, L___Lib_MmcFat16_Mmc_Fat_Get_Info53
; isBoot end address is: 0 (R0)
;__Lib_MmcFat16.c, 335 :: 		
;__Lib_MmcFat16.c, 336 :: 		
; p start address is: 8 (R2)
0x58C0	0x64200760  LDK.L	R2, #__Lib_MmcFat16_f16_part+0
;__Lib_MmcFat16.c, 337 :: 		
0x58C4	0x64000080  LDK.L	R0, #128
0x58C8	0xB0200000  STI.B	R2, #0, R0
;__Lib_MmcFat16.c, 338 :: 		
0x58CC	0x44114040  ADD.L	R1, R2, #4
0x58D0	0x64000000  LDK.L	R0, #0
0x58D4	0xB4100000  STI.L	R1, #0, R0
;__Lib_MmcFat16.c, 339 :: 		
0x58D8	0xB5F10000  STI.L	SP, #0, R2
0x58DC	0x00341212  CALL	__Lib_MmcFat16_getBoot+0
0x58E0	0xAC2F8000  LDI.L	R2, SP, #0
0x58E4	0x59E04002  CMP.B	R0, #0
0x58E8	0x0128163D  JMPC	R30, GTE, #1, L___Lib_MmcFat16_Mmc_Fat_Get_Info54
; p end address is: 8 (R2)
;__Lib_MmcFat16.c, 340 :: 		
0x58EC	0x64000001  LDK.L	R0, #1
0x58F0	0x003016A0  JMP	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info54:
;__Lib_MmcFat16.c, 354 :: 		
; p start address is: 8 (R2)
0x58F4	0xC200053A  LDA.S	R0, __Lib_MmcFat16_f16_boot+10
0x58F8	0x5BE04002  CMP.S	R0, #0
0x58FC	0x00281667  JMPC	R30, Z, #1, L___Lib_MmcFat16_Mmc_Fat_Get_Info55
;__Lib_MmcFat16.c, 356 :: 		
0x5900	0xC0100560  LDA.B	R1, _f16_sector+20
0x5904	0xC000055F  LDA.B	R0, _f16_sector+19
0x5908	0x44000015  OR.L	R0, R0, R1
0x590C	0x59E04002  CMP.B	R0, #0
0x5910	0x0028164D  JMPC	R30, Z, #1, L___Lib_MmcFat16_Mmc_Fat_Get_Info56
;__Lib_MmcFat16.c, 358 :: 		
; tmp start address is: 0 (R0)
0x5914	0xC0000560  LDA.B	R0, _f16_sector+20
0x5918	0x44304088  ASHL.L	R3, R0, #8
; tmp end address is: 0 (R0)
;__Lib_MmcFat16.c, 359 :: 		
0x591C	0xC000055F  LDA.B	R0, _f16_sector+19
0x5920	0x44318000  ADD.L	R3, R3, R0
; tmp start address is: 12 (R3)
;__Lib_MmcFat16.c, 361 :: 		
0x5924	0x44114010  ADD.L	R1, R2, #1
0x5928	0x64000004  LDK.L	R0, #4
0x592C	0xB0100000  STI.B	R1, #0, R0
;__Lib_MmcFat16.c, 362 :: 		
; tmp end address is: 12 (R3)
0x5930	0x00301651  JMP	L___Lib_MmcFat16_Mmc_Fat_Get_Info57
L___Lib_MmcFat16_Mmc_Fat_Get_Info56:
;__Lib_MmcFat16.c, 365 :: 		
; tmp start address is: 12 (R3)
0x5934	0xC430056C  LDA.L	R3, _f16_sector+32
;__Lib_MmcFat16.c, 366 :: 		
0x5938	0x44114010  ADD.L	R1, R2, #1
0x593C	0x64000006  LDK.L	R0, #6
0x5940	0xB0100000  STI.B	R1, #0, R0
; tmp end address is: 12 (R3)
;__Lib_MmcFat16.c, 367 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info57:
;__Lib_MmcFat16.c, 369 :: 		
; tmp start address is: 12 (R3)
0x5944	0xC4000544  LDA.L	R0, __Lib_MmcFat16_f16_boot+20
0x5948	0x44118002  SUB.L	R1, R3, R0
; tmp end address is: 12 (R3)
0x594C	0xC2000532  LDA.S	R0, __Lib_MmcFat16_f16_boot+2
0x5950	0xF4108000  UDIV.L	R1, R1, R0
; tmp start address is: 12 (R3)
0x5954	0x4430C000  MOVE.L	R3, R1
;__Lib_MmcFat16.c, 377 :: 		
0x5958	0x64000FF5  LDK.L	R0, #4085
0x595C	0x5DE08002  CMP.L	R1, R0
0x5960	0x0060165E  JMPC	R30, C, #0, L___Lib_MmcFat16_Mmc_Fat_Get_Info58
; tmp end address is: 12 (R3)
;__Lib_MmcFat16.c, 379 :: 		
0x5964	0x44114010  ADD.L	R1, R2, #1
; p end address is: 8 (R2)
0x5968	0x64000001  LDK.L	R0, #1
0x596C	0xB0100000  STI.B	R1, #0, R0
;__Lib_MmcFat16.c, 380 :: 		
0x5970	0x64000001  LDK.L	R0, #1
0x5974	0x003016A0  JMP	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 381 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info58:
;__Lib_MmcFat16.c, 382 :: 		
; p start address is: 8 (R2)
; tmp start address is: 12 (R3)
0x5978	0x6400FFF5  LDK.L	R0, #65525
0x597C	0x5DE18002  CMP.L	R3, R0
0x5980	0x01A01666  JMPC	R30, A, #0, L___Lib_MmcFat16_Mmc_Fat_Get_Info59
; tmp end address is: 12 (R3)
;__Lib_MmcFat16.c, 384 :: 		
0x5984	0x44114010  ADD.L	R1, R2, #1
; p end address is: 8 (R2)
0x5988	0x6400000B  LDK.L	R0, #11
0x598C	0xB0100000  STI.B	R1, #0, R0
;__Lib_MmcFat16.c, 385 :: 		
0x5990	0x64000001  LDK.L	R0, #1
0x5994	0x003016A0  JMP	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 386 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info59:
;__Lib_MmcFat16.c, 387 :: 		
0x5998	0x0030166C  JMP	L___Lib_MmcFat16_Mmc_Fat_Get_Info60
L___Lib_MmcFat16_Mmc_Fat_Get_Info55:
;__Lib_MmcFat16.c, 390 :: 		
; p start address is: 8 (R2)
0x599C	0x44114010  ADD.L	R1, R2, #1
; p end address is: 8 (R2)
0x59A0	0x6400000B  LDK.L	R0, #11
0x59A4	0xB0100000  STI.B	R1, #0, R0
;__Lib_MmcFat16.c, 391 :: 		
0x59A8	0x64000001  LDK.L	R0, #1
0x59AC	0x003016A0  JMP	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 392 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info60:
;__Lib_MmcFat16.c, 393 :: 		
0x59B0	0x0030169F  JMP	L___Lib_MmcFat16_Mmc_Fat_Get_Info61
L___Lib_MmcFat16_Mmc_Fat_Get_Info53:
;__Lib_MmcFat16.c, 396 :: 		
; ptr start address is: 16 (R4)
0x59B4	0x6440070A  LDK.L	R4, #_f16_sector+446
;__Lib_MmcFat16.c, 398 :: 		
; i start address is: 12 (R3)
0x59B8	0x64300000  LDK.L	R3, #0
; ptr end address is: 16 (R4)
; i end address is: 12 (R3)
L___Lib_MmcFat16_Mmc_Fat_Get_Info62:
; i start address is: 12 (R3)
; ptr start address is: 16 (R4)
0x59BC	0x5BE1C042  CMP.S	R3, #4
0x59C0	0x00601688  JMPC	R30, C, #0, L___Lib_MmcFat16_Mmc_Fat_Get_Info63
;__Lib_MmcFat16.c, 400 :: 		
0x59C4	0x4401C00D  BEXTU.L	R0, R3, #0
0x59C8	0x44104038  ASHL.L	R1, R0, #3
0x59CC	0x64000760  LDK.L	R0, #__Lib_MmcFat16_f16_part+0
0x59D0	0x44100010  ADD.L	R1, R0, R1
; p start address is: 8 (R2)
0x59D4	0x4420C000  MOVE.L	R2, R1
;__Lib_MmcFat16.c, 401 :: 		
;__Lib_MmcFat16.c, 402 :: 		
0x59D8	0xA8020000  LDI.B	R0, R4, #0
0x59DC	0xB0100000  STI.B	R1, #0, R0
;__Lib_MmcFat16.c, 403 :: 		
0x59E0	0x44024040  ADD.L	R0, R4, #4
0x59E4	0x44404000  MOVE.L	R4, R0
;__Lib_MmcFat16.c, 404 :: 		
0x59E8	0x44114010  ADD.L	R1, R2, #1
0x59EC	0xA8000000  LDI.B	R0, R0, #0
0x59F0	0xB0100000  STI.B	R1, #0, R0
;__Lib_MmcFat16.c, 405 :: 		
0x59F4	0x44124040  ADD.L	R1, R4, #4
0x59F8	0x4440C000  MOVE.L	R4, R1
;__Lib_MmcFat16.c, 406 :: 		
0x59FC	0x44014040  ADD.L	R0, R2, #4
; p end address is: 8 (R2)
0x5A00	0xB5F00004  STI.L	SP, #4, R0
0x5A04	0x4400C000  MOVE.L	R0, R1
0x5A08	0x00341203  CALL	__Lib_MmcFat16_f16_toLong+0
0x5A0C	0xAC1F8004  LDI.L	R1, SP, #4
0x5A10	0xB4100000  STI.L	R1, #0, R0
;__Lib_MmcFat16.c, 398 :: 		
0x5A14	0x4431C010  ADD.L	R3, R3, #1
0x5A18	0x4431C00D  BEXTU.L	R3, R3, #0
;__Lib_MmcFat16.c, 408 :: 		
; ptr end address is: 16 (R4)
; i end address is: 12 (R3)
0x5A1C	0x0030166F  JMP	L___Lib_MmcFat16_Mmc_Fat_Get_Info62
L___Lib_MmcFat16_Mmc_Fat_Get_Info63:
;__Lib_MmcFat16.c, 411 :: 		
0x5A20	0xC000054B  LDA.B	R0, __Lib_MmcFat16_f16_activePart+0
0x5A24	0x44104038  ASHL.L	R1, R0, #3
0x5A28	0x64000760  LDK.L	R0, #__Lib_MmcFat16_f16_part+0
0x5A2C	0x44000010  ADD.L	R0, R0, R1
0x5A30	0x44004010  ADD.L	R0, R0, #1
0x5A34	0xA8000000  LDI.B	R0, R0, #0
;__Lib_MmcFat16.c, 412 :: 		
0x5A38	0x59E04042  CMP.B	R0, #4
0x5A3C	0x0028169A  JMPC	R30, Z, #1, L___Lib_MmcFat16_Mmc_Fat_Get_Info416
0x5A40	0xC000054B  LDA.B	R0, __Lib_MmcFat16_f16_activePart+0
0x5A44	0x44104038  ASHL.L	R1, R0, #3
0x5A48	0x64000760  LDK.L	R0, #__Lib_MmcFat16_f16_part+0
0x5A4C	0x44000010  ADD.L	R0, R0, R1
0x5A50	0x44004010  ADD.L	R0, R0, #1
0x5A54	0xA8000000  LDI.B	R0, R0, #0
0x5A58	0x59E04062  CMP.B	R0, #6
0x5A5C	0x0028169A  JMPC	R30, Z, #1, L___Lib_MmcFat16_Mmc_Fat_Get_Info415
L___Lib_MmcFat16_Mmc_Fat_Get_Info411:
;__Lib_MmcFat16.c, 413 :: 		
0x5A60	0x64000001  LDK.L	R0, #1
0x5A64	0x003016A0  JMP	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 412 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info416:
L___Lib_MmcFat16_Mmc_Fat_Get_Info415:
;__Lib_MmcFat16.c, 415 :: 		
0x5A68	0x00341212  CALL	__Lib_MmcFat16_getBoot+0
0x5A6C	0x59E04002  CMP.B	R0, #0
0x5A70	0x0128169F  JMPC	R30, GTE, #1, L___Lib_MmcFat16_Mmc_Fat_Get_Info68
;__Lib_MmcFat16.c, 416 :: 		
0x5A74	0x64000001  LDK.L	R0, #1
0x5A78	0x003016A0  JMP	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info68:
;__Lib_MmcFat16.c, 417 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info61:
;__Lib_MmcFat16.c, 418 :: 		
0x5A7C	0x64000000  LDK.L	R0, #0
;__Lib_MmcFat16.c, 419 :: 		
L_end_Mmc_Fat_Get_Info:
0x5A80	0x99D00000  UNLINK	LR
0x5A84	0xA0000000  RETURN	
; end of __Lib_MmcFat16_Mmc_Fat_Get_Info
_Mmc_Read_Sector:
;__Lib_Mmc_SDHOST.c, 104 :: 		
; dbuff start address is: 4 (R1)
; sector start address is: 0 (R0)
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
; sector start address is: 0 (R0)
; dbuff start address is: 4 (R1)
;__Lib_Mmc_SDHOST.c, 105 :: 		
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
0x4754	0xC4600250  LDA.L	R6, __Lib_Mmc_SDHOST_Mmc_Read_Sector_Ptr+0
0x4758	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 106 :: 		
L_end_Mmc_Read_Sector:
0x475C	0xA0000000  RETURN	
; end of _Mmc_Read_Sector
__Lib_Mmc_SDHOST_Mmc_Read_Sector_SPI:
;__Lib_Mmc_SDHOST.c, 389 :: 		
; sector start address is: 0 (R0)
0x3134	0x95D00010  LINK	LR, #16
0x3138	0xB5F08004  STI.L	SP, #4, R1
0x313C	0x44104000  MOVE.L	R1, R0
; sector end address is: 0 (R0)
; sector start address is: 4 (R1)
;__Lib_Mmc_SDHOST.c, 394 :: 		
0x3140	0x00340DFC  CALL	__Lib_Mmc_SDHOST_Mmc_Select_SPI+0
;__Lib_Mmc_SDHOST.c, 396 :: 		
0x3144	0xC0200243  LDA.B	R2, __Lib_Mmc_SDHOST_cardType+0
0x3148	0x5BE14042  CMP.S	R2, #4
0x314C	0x00200C56  JMPC	R30, Z, #0, L___Lib_Mmc_SDHOST_Mmc_Read_Sector_SPI32
;__Lib_Mmc_SDHOST.c, 397 :: 		
; byte_start start address is: 0 (R0)
0x3150	0x4400C000  MOVE.L	R0, R1
; sector end address is: 4 (R1)
; byte_start end address is: 0 (R0)
0x3154	0x00300C57  JMP	L___Lib_Mmc_SDHOST_Mmc_Read_Sector_SPI33
L___Lib_Mmc_SDHOST_Mmc_Read_Sector_SPI32:
;__Lib_Mmc_SDHOST.c, 399 :: 		
; sector start address is: 4 (R1)
0x3158	0x4400C098  ASHL.L	R0, R1, #9
; sector end address is: 4 (R1)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L___Lib_Mmc_SDHOST_Mmc_Read_Sector_SPI33:
;__Lib_Mmc_SDHOST.c, 402 :: 		
; byte_start start address is: 0 (R0)
0x315C	0x642000FF  LDK.L	R2, #255
0x3160	0x44104000  MOVE.L	R1, R0
; byte_start end address is: 0 (R0)
0x3164	0x64000011  LDK.L	R0, #17
0x3168	0x00340D58  CALL	__Lib_Mmc_SDHOST_Mmc_Send_Command_SPI+0
;__Lib_Mmc_SDHOST.c, 403 :: 		
0x316C	0x5BE04002  CMP.S	R0, #0
0x3170	0x00280C60  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Read_Sector_SPI34
;__Lib_Mmc_SDHOST.c, 405 :: 		
0x3174	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 406 :: 		
0x3178	0x64000001  LDK.L	R0, #1
0x317C	0x00300C81  JMP	L_end_Mmc_Read_Sector_SPI
;__Lib_Mmc_SDHOST.c, 407 :: 		
L___Lib_Mmc_SDHOST_Mmc_Read_Sector_SPI34:
;__Lib_Mmc_SDHOST.c, 409 :: 		
L___Lib_Mmc_SDHOST_Mmc_Read_Sector_SPI35:
0x3180	0x640000FF  LDK.L	R0, #255
0x3184	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x3188	0x08340060  CALLI	R6
0x318C	0x59E04FE2  CMP.B	R0, #254
0x3190	0x00280C66  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Read_Sector_SPI36
;__Lib_Mmc_SDHOST.c, 410 :: 		
0x3194	0x00300C60  JMP	L___Lib_Mmc_SDHOST_Mmc_Read_Sector_SPI35
L___Lib_Mmc_SDHOST_Mmc_Read_Sector_SPI36:
;__Lib_Mmc_SDHOST.c, 413 :: 		
; i start address is: 12 (R3)
0x3198	0x64300000  LDK.L	R3, #0
; i end address is: 12 (R3)
0x319C	0x4411C00D  BEXTU.L	R1, R3, #0
L___Lib_Mmc_SDHOST_Mmc_Read_Sector_SPI37:
; i start address is: 4 (R1)
0x31A0	0x64200200  LDK.L	R2, #512
0x31A4	0x5BE08022  CMP.S	R1, R2
0x31A8	0x00600C79  JMPC	R30, C, #0, L___Lib_Mmc_SDHOST_Mmc_Read_Sector_SPI38
;__Lib_Mmc_SDHOST.c, 415 :: 		
0x31AC	0xAC2F8004  LDI.L	R2, SP, #4
0x31B0	0x44210010  ADD.L	R2, R2, R1
0x31B4	0xB5F1000C  STI.L	SP, #12, R2
0x31B8	0xB3F08000  STI.S	SP, #0, R1
0x31BC	0x640000FF  LDK.L	R0, #255
0x31C0	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x31C4	0x08340060  CALLI	R6
0x31C8	0xAA1F8000  LDI.S	R1, SP, #0
0x31CC	0xAC2F800C  LDI.L	R2, SP, #12
0x31D0	0xB0200000  STI.B	R2, #0, R0
;__Lib_Mmc_SDHOST.c, 413 :: 		
0x31D4	0x4420C010  ADD.L	R2, R1, #1
; i end address is: 4 (R1)
; i start address is: 12 (R3)
0x31D8	0x4431400D  BEXTU.L	R3, R2, #0
;__Lib_Mmc_SDHOST.c, 416 :: 		
0x31DC	0x4411C00D  BEXTU.L	R1, R3, #0
; i end address is: 12 (R3)
0x31E0	0x00300C68  JMP	L___Lib_Mmc_SDHOST_Mmc_Read_Sector_SPI37
L___Lib_Mmc_SDHOST_Mmc_Read_Sector_SPI38:
;__Lib_Mmc_SDHOST.c, 419 :: 		
0x31E4	0x640000FF  LDK.L	R0, #255
0x31E8	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x31EC	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 420 :: 		
0x31F0	0x640000FF  LDK.L	R0, #255
0x31F4	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x31F8	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 422 :: 		
0x31FC	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 425 :: 		
0x3200	0x64000000  LDK.L	R0, #0
;__Lib_Mmc_SDHOST.c, 426 :: 		
L_end_Mmc_Read_Sector_SPI:
0x3204	0x99D00000  UNLINK	LR
0x3208	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Read_Sector_SPI
__Lib_Mmc_SDHOST_Mmc_Write_Sector_SPI:
;__Lib_Mmc_SDHOST.c, 438 :: 		
; sector start address is: 0 (R0)
0x3018	0x95D00008  LINK	LR, #8
0x301C	0xB5F08004  STI.L	SP, #4, R1
0x3020	0x44104000  MOVE.L	R1, R0
; sector end address is: 0 (R0)
; sector start address is: 4 (R1)
;__Lib_Mmc_SDHOST.c, 442 :: 		
0x3024	0x00340DFC  CALL	__Lib_Mmc_SDHOST_Mmc_Select_SPI+0
;__Lib_Mmc_SDHOST.c, 444 :: 		
0x3028	0xC0200243  LDA.B	R2, __Lib_Mmc_SDHOST_cardType+0
0x302C	0x5BE14042  CMP.S	R2, #4
0x3030	0x00200C0F  JMPC	R30, Z, #0, L___Lib_Mmc_SDHOST_Mmc_Write_Sector_SPI40
;__Lib_Mmc_SDHOST.c, 445 :: 		
; byte_start start address is: 0 (R0)
0x3034	0x4400C000  MOVE.L	R0, R1
; sector end address is: 4 (R1)
; byte_start end address is: 0 (R0)
0x3038	0x00300C10  JMP	L___Lib_Mmc_SDHOST_Mmc_Write_Sector_SPI41
L___Lib_Mmc_SDHOST_Mmc_Write_Sector_SPI40:
;__Lib_Mmc_SDHOST.c, 447 :: 		
; sector start address is: 4 (R1)
0x303C	0x4400C098  ASHL.L	R0, R1, #9
; sector end address is: 4 (R1)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L___Lib_Mmc_SDHOST_Mmc_Write_Sector_SPI41:
;__Lib_Mmc_SDHOST.c, 450 :: 		
; byte_start start address is: 0 (R0)
0x3040	0x642000FF  LDK.L	R2, #255
0x3044	0x44104000  MOVE.L	R1, R0
; byte_start end address is: 0 (R0)
0x3048	0x64000018  LDK.L	R0, #24
0x304C	0x00340D58  CALL	__Lib_Mmc_SDHOST_Mmc_Send_Command_SPI+0
0x3050	0x5BE04002  CMP.S	R0, #0
0x3054	0x00280C19  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Write_Sector_SPI42
;__Lib_Mmc_SDHOST.c, 452 :: 		
0x3058	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 453 :: 		
0x305C	0x64000001  LDK.L	R0, #1
0x3060	0x00300C49  JMP	L_end_Mmc_Write_Sector_SPI
;__Lib_Mmc_SDHOST.c, 454 :: 		
L___Lib_Mmc_SDHOST_Mmc_Write_Sector_SPI42:
;__Lib_Mmc_SDHOST.c, 458 :: 		
0x3064	0x640000FF  LDK.L	R0, #255
0x3068	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x306C	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 459 :: 		
0x3070	0x640000FF  LDK.L	R0, #255
0x3074	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x3078	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 462 :: 		
0x307C	0x640000FE  LDK.L	R0, #254
0x3080	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x3084	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 465 :: 		
; i start address is: 0 (R0)
0x3088	0x64000000  LDK.L	R0, #0
; i end address is: 0 (R0)
L___Lib_Mmc_SDHOST_Mmc_Write_Sector_SPI43:
; i start address is: 0 (R0)
0x308C	0x5BE05FF2  CMP.S	R0, #511
0x3090	0x01A80C32  JMPC	R30, A, #1, L___Lib_Mmc_SDHOST_Mmc_Write_Sector_SPI44
;__Lib_Mmc_SDHOST.c, 466 :: 		
0x3094	0xAC2F8004  LDI.L	R2, SP, #4
0x3098	0x44210000  ADD.L	R2, R2, R0
0x309C	0xA8210000  LDI.B	R2, R2, #0
0x30A0	0x4461500D  BEXTU.L	R6, R2, #256
0x30A4	0xB3F00000  STI.S	SP, #0, R0
0x30A8	0x4403500D  BEXTU.L	R0, R6, #256
0x30AC	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x30B0	0x08340060  CALLI	R6
0x30B4	0xAA0F8000  LDI.S	R0, SP, #0
;__Lib_Mmc_SDHOST.c, 465 :: 		
0x30B8	0x44204010  ADD.L	R2, R0, #1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
0x30BC	0x4411400D  BEXTU.L	R1, R2, #0
;__Lib_Mmc_SDHOST.c, 467 :: 		
0x30C0	0x4400C00D  BEXTU.L	R0, R1, #0
; i end address is: 4 (R1)
0x30C4	0x00300C23  JMP	L___Lib_Mmc_SDHOST_Mmc_Write_Sector_SPI43
L___Lib_Mmc_SDHOST_Mmc_Write_Sector_SPI44:
;__Lib_Mmc_SDHOST.c, 470 :: 		
0x30C8	0x640000FF  LDK.L	R0, #255
0x30CC	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x30D0	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 471 :: 		
0x30D4	0x640000FF  LDK.L	R0, #255
0x30D8	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x30DC	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 474 :: 		
0x30E0	0x640000FF  LDK.L	R0, #255
0x30E4	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x30E8	0x08340060  CALLI	R6
; i start address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 475 :: 		
0x30EC	0x442041F4  AND.L	R2, R0, #31
; i end address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 476 :: 		
0x30F0	0x5BE14052  CMP.S	R2, #5
0x30F4	0x00280C41  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Write_Sector_SPI46
;__Lib_Mmc_SDHOST.c, 478 :: 		
0x30F8	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 479 :: 		
0x30FC	0x64000002  LDK.L	R0, #2
0x3100	0x00300C49  JMP	L_end_Mmc_Write_Sector_SPI
;__Lib_Mmc_SDHOST.c, 480 :: 		
L___Lib_Mmc_SDHOST_Mmc_Write_Sector_SPI46:
;__Lib_Mmc_SDHOST.c, 482 :: 		
L___Lib_Mmc_SDHOST_Mmc_Write_Sector_SPI47:
0x3104	0x640000FF  LDK.L	R0, #255
0x3108	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x310C	0x08340060  CALLI	R6
0x3110	0x59E04FF2  CMP.B	R0, #255
0x3114	0x00280C47  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Write_Sector_SPI48
;__Lib_Mmc_SDHOST.c, 483 :: 		
0x3118	0x00300C41  JMP	L___Lib_Mmc_SDHOST_Mmc_Write_Sector_SPI47
L___Lib_Mmc_SDHOST_Mmc_Write_Sector_SPI48:
;__Lib_Mmc_SDHOST.c, 485 :: 		
0x311C	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 488 :: 		
0x3120	0x64000000  LDK.L	R0, #0
;__Lib_Mmc_SDHOST.c, 489 :: 		
L_end_Mmc_Write_Sector_SPI:
0x3124	0x99D00000  UNLINK	LR
0x3128	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Write_Sector_SPI
__Lib_Mmc_SDHOST_Mmc_Read_Sector_SDHost:
;__Lib_Mmc_SDHOST.c, 787 :: 		
; dbuff start address is: 4 (R1)
; sector start address is: 0 (R0)
0x320C	0x95D00004  LINK	LR, #4
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
; sector start address is: 0 (R0)
; dbuff start address is: 4 (R1)
;__Lib_Mmc_SDHOST.c, 789 :: 		
0x3210	0xB5F08000  STI.L	SP, #0, R1
; sector end address is: 0 (R0)
0x3214	0x44104000  MOVE.L	R1, R0
0x3218	0xAC0F8000  LDI.L	R0, SP, #0
; dbuff end address is: 4 (R1)
0x321C	0x003404F6  CALL	_SDHost_ReadSector+0
0x3220	0x59E04002  CMP.B	R0, #0
0x3224	0x00200C8C  JMPC	R30, Z, #0, L___Lib_Mmc_SDHOST_Mmc_Read_Sector_SDHost90
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Read_Sector_SDHost?T137 start address is: 0 (R0)
0x3228	0x64000000  LDK.L	R0, #0
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Read_Sector_SDHost?T137 end address is: 0 (R0)
0x322C	0x00300C8D  JMP	L___Lib_Mmc_SDHOST_Mmc_Read_Sector_SDHost91
L___Lib_Mmc_SDHOST_Mmc_Read_Sector_SDHost90:
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Read_Sector_SDHost?T137 start address is: 0 (R0)
0x3230	0x64000001  LDK.L	R0, #1
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Read_Sector_SDHost?T137 end address is: 0 (R0)
L___Lib_Mmc_SDHOST_Mmc_Read_Sector_SDHost91:
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Read_Sector_SDHost?T137 start address is: 0 (R0)
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Read_Sector_SDHost?T137 end address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 790 :: 		
L_end_Mmc_Read_Sector_SDHost:
0x3234	0x99D00000  UNLINK	LR
0x3238	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Read_Sector_SDHost
_SDHost_ReadSector:
;__Lib_SDHost.c, 2059 :: 		
; addr start address is: 4 (R1)
; dataBuf start address is: 0 (R0)
0x13D8	0x95D00008  LINK	LR, #8
0x13DC	0x44704000  MOVE.L	R7, R0
; addr end address is: 4 (R1)
; dataBuf end address is: 0 (R0)
; dataBuf start address is: 28 (R7)
; addr start address is: 4 (R1)
;__Lib_SDHost.c, 2062 :: 		
;__Lib_SDHost.c, 2064 :: 		
;__Lib_SDHost.c, 2065 :: 		
;__Lib_SDHost.c, 2072 :: 		
0x13E0	0x4423C034  AND.L	R2, R7, #3
0x13E4	0x5DE14002  CMP.L	R2, #0
0x13E8	0x002004FD  JMPC	R30, Z, #0, L_SDHost_ReadSector310
;__Lib_SDHost.c, 2074 :: 		
; sdhostStreamMode start address is: 32 (R8)
0x13EC	0x64800010  LDK.L	R8, #16
;__Lib_SDHost.c, 2075 :: 		
; sdhostStreamMode end address is: 32 (R8)
0x13F0	0x003004FE  JMP	L_SDHost_ReadSector311
L_SDHost_ReadSector310:
;__Lib_SDHost.c, 2078 :: 		
; sdhostStreamMode start address is: 32 (R8)
0x13F4	0x64800000  LDK.L	R8, #0
; sdhostStreamMode end address is: 32 (R8)
;__Lib_SDHost.c, 2079 :: 		
L_SDHost_ReadSector311:
;__Lib_SDHost.c, 2083 :: 		
; sdhostStreamMode start address is: 32 (R8)
0x13F8	0xC02007FD  LDA.B	R2, __Lib_SDHost_sdhostCtx+1
0x13FC	0x59E14012  CMP.B	R2, #1
0x1400	0x00200503  JMPC	R30, Z, #0, L__SDHost_ReadSector378
;__Lib_SDHost.c, 2085 :: 		
0x1404	0x4490C098  ASHL.L	R9, R1, #9
; addr end address is: 4 (R1)
; addr start address is: 36 (R9)
; addr end address is: 36 (R9)
;__Lib_SDHost.c, 2086 :: 		
0x1408	0x00300504  JMP	L_SDHost_ReadSector312
L__SDHost_ReadSector378:
;__Lib_SDHost.c, 2083 :: 		
0x140C	0x4490C000  MOVE.L	R9, R1
;__Lib_SDHost.c, 2086 :: 		
L_SDHost_ReadSector312:
;__Lib_SDHost.c, 2089 :: 		
; addr start address is: 36 (R9)
0x1410	0x442FC040  ADD.L	R2, SP, #4
0x1414	0x44414000  MOVE.L	R4, R2
0x1418	0x64300200  LDK.L	R3, #512
0x141C	0x64200000  LDK.L	R2, #0
0x1420	0x64100000  LDK.L	R1, #0
0x1424	0x64000010  LDK.L	R0, #16
0x1428	0x00340644  CALL	_SDHost_SendCMD+0
; sdHostStatus start address is: 0 (R0)
;__Lib_SDHost.c, 2094 :: 		
0x142C	0xC4310404  LDA.L	R3, #66564
0x1430	0x642F0000  LDK.L	R2, #-65536
0x1434	0x44318024  AND.L	R3, R3, R2
0x1438	0x64200200  LDK.L	R2, #512
0x143C	0x44218025  OR.L	R2, R3, R2
0x1440	0xBC210404  STA.L	#66564, R2
;__Lib_SDHost.c, 2098 :: 		
0x1444	0xBC910408  STA.L	#66568, R9
; addr end address is: 36 (R9)
;__Lib_SDHost.c, 2104 :: 		
0x1448	0x6420113A  LDK.L	R2, #4410
0x144C	0x44214108  ASHL.L	R2, R2, #16
0x1450	0x44214105  OR.L	R2, R2, #16
0x1454	0xBC21040C  STA.L	#66572, R2
; dataBuf end address is: 28 (R7)
; sdhostStreamMode end address is: 32 (R8)
; sdHostStatus end address is: 0 (R0)
0x1458	0x4463C000  MOVE.L	R6, R7
0x145C	0x4444500D  BEXTU.L	R4, R8, #256
0x1460	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_SDHost.c, 2107 :: 		
L_SDHost_ReadSector313:
; sdHostStatus start address is: 20 (R5)
; sdhostStreamMode start address is: 16 (R4)
; dataBuf start address is: 24 (R6)
0x1464	0x64000013  LDK.L	R0, #19
0x1468	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x146C	0x44204014  AND.L	R2, R0, #1
0x1470	0x5DE14002  CMP.L	R2, #0
0x1474	0x0020051F  JMPC	R30, Z, #0, L_SDHost_ReadSector314
;__Lib_SDHost.c, 2110 :: 		
0x1478	0x00300519  JMP	L_SDHost_ReadSector313
L_SDHost_ReadSector314:
;__Lib_SDHost.c, 2113 :: 		
0x147C	0x64100013  LDK.L	R1, #19
0x1480	0x64000001  LDK.L	R0, #1
0x1484	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
; sdhostStreamMode end address is: 16 (R4)
; dataBuf end address is: 24 (R6)
; sdHostStatus end address is: 20 (R5)
0x1488	0xB5F30000  STI.L	SP, #0, R6
0x148C	0x4462500D  BEXTU.L	R6, R4, #256
0x1490	0xAC4F8000  LDI.L	R4, SP, #0
;__Lib_SDHost.c, 2115 :: 		
L_SDHost_ReadSector315:
; dataBuf start address is: 16 (R4)
; sdhostStreamMode start address is: 24 (R6)
; sdHostStatus start address is: 20 (R5)
0x1494	0x64000013  LDK.L	R0, #19
0x1498	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x149C	0x44204204  AND.L	R2, R0, #32
0x14A0	0x5DE14002  CMP.L	R2, #0
0x14A4	0x0020052B  JMPC	R30, Z, #0, L_SDHost_ReadSector316
;__Lib_SDHost.c, 2118 :: 		
0x14A8	0x00300525  JMP	L_SDHost_ReadSector315
L_SDHost_ReadSector316:
;__Lib_SDHost.c, 2121 :: 		
0x14AC	0x64100013  LDK.L	R1, #19
0x14B0	0x64000020  LDK.L	R0, #32
0x14B4	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 2123 :: 		
0x14B8	0x59E34102  CMP.B	R6, #16
0x14BC	0x00200536  JMPC	R30, Z, #0, L_SDHost_ReadSector317
; sdhostStreamMode end address is: 24 (R6)
;__Lib_SDHost.c, 2129 :: 		
0x14C0	0x45A24000  MOVE.L	R26, R4
; dataBuf end address is: 16 (R4)
0x14C4	0x65B10420  LDK.L	R27, #66592
0x14C8	0x65C00200  LDK.L	R28, #512
0x14CC	0xF5AD81CC  STREAMIN.L	R26, R27, R28
;__Lib_SDHost.c, 2130 :: 		
0x14D0	0x4442D00D  BEXTU.L	R4, R5, #256
0x14D4	0x0030054F  JMP	L_SDHost_ReadSector318
L_SDHost_ReadSector317:
;__Lib_SDHost.c, 2133 :: 		
; cnt start address is: 4 (R1)
; dataBuf start address is: 16 (R4)
0x14D8	0x64100000  LDK.L	R1, #0
; dataBuf end address is: 16 (R4)
; sdHostStatus end address is: 20 (R5)
; cnt end address is: 4 (R1)
0x14DC	0x4402D00D  BEXTU.L	R0, R5, #256
0x14E0	0x44524000  MOVE.L	R5, R4
;__Lib_SDHost.c, 2134 :: 		
L_SDHost_ReadSector319:
; cnt start address is: 4 (R1)
; sdHostStatus start address is: 0 (R0)
; dataBuf start address is: 20 (R5)
0x14E4	0x64200200  LDK.L	R2, #512
0x14E8	0x5BE08022  CMP.S	R1, R2
0x14EC	0x0060054E  JMPC	R30, C, #0, L_SDHost_ReadSector320
;__Lib_SDHost.c, 2136 :: 		
; tmp32 start address is: 16 (R4)
0x14F0	0xC4410420  LDA.L	R4, #66592
;__Lib_SDHost.c, 2137 :: 		
0x14F4	0xB0520000  STI.B	R5, #0, R4
0x14F8	0x4432C010  ADD.L	R3, R5, #1
0x14FC	0x4451C000  MOVE.L	R5, R3
;__Lib_SDHost.c, 2138 :: 		
0x1500	0x44224089  LSHR.L	R2, R4, #8
0x1504	0xB0310000  STI.B	R3, #0, R2
0x1508	0x4432C010  ADD.L	R3, R5, #1
0x150C	0x4451C000  MOVE.L	R5, R3
;__Lib_SDHost.c, 2139 :: 		
0x1510	0x44224109  LSHR.L	R2, R4, #16
0x1514	0xB0310000  STI.B	R3, #0, R2
0x1518	0x4432C010  ADD.L	R3, R5, #1
0x151C	0x4451C000  MOVE.L	R5, R3
;__Lib_SDHost.c, 2140 :: 		
0x1520	0x44224189  LSHR.L	R2, R4, #24
; tmp32 end address is: 16 (R4)
0x1524	0xB0310000  STI.B	R3, #0, R2
0x1528	0x4452C010  ADD.L	R5, R5, #1
;__Lib_SDHost.c, 2141 :: 		
0x152C	0x4410C040  ADD.L	R1, R1, #4
0x1530	0x4410C00D  BEXTU.L	R1, R1, #0
;__Lib_SDHost.c, 2142 :: 		
; dataBuf end address is: 20 (R5)
; cnt end address is: 4 (R1)
0x1534	0x00300539  JMP	L_SDHost_ReadSector319
L_SDHost_ReadSector320:
;__Lib_SDHost.c, 2143 :: 		
0x1538	0x4440500D  BEXTU.L	R4, R0, #256
L_SDHost_ReadSector318:
; sdHostStatus end address is: 0 (R0)
;__Lib_SDHost.c, 2147 :: 		
; sdHostStatus start address is: 16 (R4)
; sdHostStatus end address is: 16 (R4)
L_SDHost_ReadSector321:
; sdHostStatus start address is: 16 (R4)
0x153C	0x64000013  LDK.L	R0, #19
0x1540	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x1544	0x44204024  AND.L	R2, R0, #2
0x1548	0x5DE14002  CMP.L	R2, #0
0x154C	0x00200555  JMPC	R30, Z, #0, L_SDHost_ReadSector322
;__Lib_SDHost.c, 2150 :: 		
0x1550	0x0030054F  JMP	L_SDHost_ReadSector321
L_SDHost_ReadSector322:
;__Lib_SDHost.c, 2152 :: 		
0x1554	0x64100013  LDK.L	R1, #19
0x1558	0x64000002  LDK.L	R0, #2
0x155C	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 2154 :: 		
0x1560	0x4402500D  BEXTU.L	R0, R4, #256
; sdHostStatus end address is: 16 (R4)
;__Lib_SDHost.c, 2155 :: 		
L_end_SDHost_ReadSector:
0x1564	0x99D00000  UNLINK	LR
0x1568	0xA0000000  RETURN	
; end of _SDHost_ReadSector
__Lib_Mmc_SDHOST_Mmc_Write_Sector_SDHost:
;__Lib_Mmc_SDHOST.c, 796 :: 		
; dbuff start address is: 4 (R1)
; sector start address is: 0 (R0)
0x323C	0x95D00004  LINK	LR, #4
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
; sector start address is: 0 (R0)
; dbuff start address is: 4 (R1)
;__Lib_Mmc_SDHOST.c, 798 :: 		
0x3240	0xB5F08000  STI.L	SP, #0, R1
; sector end address is: 0 (R0)
0x3244	0x44104000  MOVE.L	R1, R0
0x3248	0xAC0F8000  LDI.L	R0, SP, #0
; dbuff end address is: 4 (R1)
0x324C	0x0034055B  CALL	_SDHost_WriteSector+0
0x3250	0x59E04002  CMP.B	R0, #0
0x3254	0x00200C98  JMPC	R30, Z, #0, L___Lib_Mmc_SDHOST_Mmc_Write_Sector_SDHost92
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Write_Sector_SDHost?T139 start address is: 0 (R0)
0x3258	0x64000000  LDK.L	R0, #0
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Write_Sector_SDHost?T139 end address is: 0 (R0)
0x325C	0x00300C99  JMP	L___Lib_Mmc_SDHOST_Mmc_Write_Sector_SDHost93
L___Lib_Mmc_SDHOST_Mmc_Write_Sector_SDHost92:
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Write_Sector_SDHost?T139 start address is: 0 (R0)
0x3260	0x64000001  LDK.L	R0, #1
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Write_Sector_SDHost?T139 end address is: 0 (R0)
L___Lib_Mmc_SDHOST_Mmc_Write_Sector_SDHost93:
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Write_Sector_SDHost?T139 start address is: 0 (R0)
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Write_Sector_SDHost?T139 end address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 799 :: 		
L_end_Mmc_Write_Sector_SDHost:
0x3264	0x99D00000  UNLINK	LR
0x3268	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Write_Sector_SDHost
_SDHost_WriteSector:
;__Lib_SDHost.c, 2161 :: 		
; addr start address is: 4 (R1)
; dataBuf start address is: 0 (R0)
0x156C	0x95D00008  LINK	LR, #8
0x1570	0x44704000  MOVE.L	R7, R0
; addr end address is: 4 (R1)
; dataBuf end address is: 0 (R0)
; dataBuf start address is: 28 (R7)
; addr start address is: 4 (R1)
;__Lib_SDHost.c, 2164 :: 		
;__Lib_SDHost.c, 2166 :: 		
;__Lib_SDHost.c, 2167 :: 		
;__Lib_SDHost.c, 2174 :: 		
0x1574	0x4423C034  AND.L	R2, R7, #3
0x1578	0x5DE14002  CMP.L	R2, #0
0x157C	0x00200562  JMPC	R30, Z, #0, L_SDHost_WriteSector323
;__Lib_SDHost.c, 2176 :: 		
; sdhostStreamMode start address is: 32 (R8)
0x1580	0x64800010  LDK.L	R8, #16
;__Lib_SDHost.c, 2177 :: 		
; sdhostStreamMode end address is: 32 (R8)
0x1584	0x00300563  JMP	L_SDHost_WriteSector324
L_SDHost_WriteSector323:
;__Lib_SDHost.c, 2180 :: 		
; sdhostStreamMode start address is: 32 (R8)
0x1588	0x64800000  LDK.L	R8, #0
; sdhostStreamMode end address is: 32 (R8)
;__Lib_SDHost.c, 2181 :: 		
L_SDHost_WriteSector324:
;__Lib_SDHost.c, 2185 :: 		
; sdhostStreamMode start address is: 32 (R8)
0x158C	0xC02007FD  LDA.B	R2, __Lib_SDHost_sdhostCtx+1
0x1590	0x59E14012  CMP.B	R2, #1
0x1594	0x00200568  JMPC	R30, Z, #0, L__SDHost_WriteSector379
;__Lib_SDHost.c, 2187 :: 		
0x1598	0x4490C098  ASHL.L	R9, R1, #9
; addr end address is: 4 (R1)
; addr start address is: 36 (R9)
; addr end address is: 36 (R9)
;__Lib_SDHost.c, 2188 :: 		
0x159C	0x00300569  JMP	L_SDHost_WriteSector325
L__SDHost_WriteSector379:
;__Lib_SDHost.c, 2185 :: 		
0x15A0	0x4490C000  MOVE.L	R9, R1
;__Lib_SDHost.c, 2188 :: 		
L_SDHost_WriteSector325:
;__Lib_SDHost.c, 2205 :: 		
; addr start address is: 36 (R9)
0x15A4	0x442FC040  ADD.L	R2, SP, #4
0x15A8	0x44414000  MOVE.L	R4, R2
0x15AC	0x64300200  LDK.L	R3, #512
0x15B0	0x64200000  LDK.L	R2, #0
0x15B4	0x64100000  LDK.L	R1, #0
0x15B8	0x64000010  LDK.L	R0, #16
0x15BC	0x00340644  CALL	_SDHost_SendCMD+0
; sdHostStatus start address is: 0 (R0)
;__Lib_SDHost.c, 2210 :: 		
0x15C0	0xC4310404  LDA.L	R3, #66564
0x15C4	0x642F0000  LDK.L	R2, #-65536
0x15C8	0x44318024  AND.L	R3, R3, R2
0x15CC	0x64200200  LDK.L	R2, #512
0x15D0	0x44218025  OR.L	R2, R3, R2
0x15D4	0xBC210404  STA.L	#66564, R2
;__Lib_SDHost.c, 2214 :: 		
0x15D8	0xBC910408  STA.L	#66568, R9
; addr end address is: 36 (R9)
;__Lib_SDHost.c, 2220 :: 		
0x15DC	0x6420183A  LDK.L	R2, #6202
0x15E0	0x44214108  ASHL.L	R2, R2, #16
0x15E4	0xBC21040C  STA.L	#66572, R2
; dataBuf end address is: 28 (R7)
; sdhostStreamMode end address is: 32 (R8)
; sdHostStatus end address is: 0 (R0)
0x15E8	0x4463C000  MOVE.L	R6, R7
0x15EC	0x4444500D  BEXTU.L	R4, R8, #256
0x15F0	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_SDHost.c, 2223 :: 		
L_SDHost_WriteSector326:
; sdHostStatus start address is: 20 (R5)
; sdhostStreamMode start address is: 16 (R4)
; dataBuf start address is: 24 (R6)
0x15F4	0x64000013  LDK.L	R0, #19
0x15F8	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x15FC	0x44204014  AND.L	R2, R0, #1
0x1600	0x5DE14002  CMP.L	R2, #0
0x1604	0x00200583  JMPC	R30, Z, #0, L_SDHost_WriteSector327
;__Lib_SDHost.c, 2226 :: 		
0x1608	0x0030057D  JMP	L_SDHost_WriteSector326
L_SDHost_WriteSector327:
;__Lib_SDHost.c, 2229 :: 		
0x160C	0x64100013  LDK.L	R1, #19
0x1610	0x64000001  LDK.L	R0, #1
0x1614	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
; sdhostStreamMode end address is: 16 (R4)
; dataBuf end address is: 24 (R6)
; sdHostStatus end address is: 20 (R5)
0x1618	0xB5F30000  STI.L	SP, #0, R6
0x161C	0x4462500D  BEXTU.L	R6, R4, #256
0x1620	0xAC4F8000  LDI.L	R4, SP, #0
;__Lib_SDHost.c, 2231 :: 		
L_SDHost_WriteSector328:
; dataBuf start address is: 16 (R4)
; sdhostStreamMode start address is: 24 (R6)
; sdHostStatus start address is: 20 (R5)
0x1624	0x64000013  LDK.L	R0, #19
0x1628	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x162C	0x44204104  AND.L	R2, R0, #16
0x1630	0x5DE14002  CMP.L	R2, #0
0x1634	0x0020058F  JMPC	R30, Z, #0, L_SDHost_WriteSector329
;__Lib_SDHost.c, 2234 :: 		
0x1638	0x00300589  JMP	L_SDHost_WriteSector328
L_SDHost_WriteSector329:
;__Lib_SDHost.c, 2237 :: 		
0x163C	0x64100013  LDK.L	R1, #19
0x1640	0x64000010  LDK.L	R0, #16
0x1644	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 2239 :: 		
0x1648	0x59E34102  CMP.B	R6, #16
0x164C	0x0020059A  JMPC	R30, Z, #0, L_SDHost_WriteSector330
; sdhostStreamMode end address is: 24 (R6)
;__Lib_SDHost.c, 2245 :: 		
0x1650	0x65A10420  LDK.L	R26, #66592
0x1654	0x45B24000  MOVE.L	R27, R4
; dataBuf end address is: 16 (R4)
0x1658	0x65C00200  LDK.L	R28, #512
0x165C	0xF5AD81CE  STREAMOUT.L	R26, R27, R28
;__Lib_SDHost.c, 2246 :: 		
0x1660	0x4442D00D  BEXTU.L	R4, R5, #256
0x1664	0x003005B7  JMP	L_SDHost_WriteSector331
L_SDHost_WriteSector330:
;__Lib_SDHost.c, 2249 :: 		
; cnt start address is: 4 (R1)
; dataBuf start address is: 16 (R4)
0x1668	0x64100000  LDK.L	R1, #0
; sdHostStatus end address is: 20 (R5)
; dataBuf end address is: 16 (R4)
; cnt end address is: 4 (R1)
0x166C	0x44324000  MOVE.L	R3, R4
0x1670	0x4402D00D  BEXTU.L	R0, R5, #256
;__Lib_SDHost.c, 2250 :: 		
L_SDHost_WriteSector332:
; cnt start address is: 4 (R1)
; sdHostStatus start address is: 0 (R0)
; dataBuf start address is: 12 (R3)
0x1674	0x64200200  LDK.L	R2, #512
0x1678	0x5BE08022  CMP.S	R1, R2
0x167C	0x006005B6  JMPC	R30, C, #0, L_SDHost_WriteSector333
;__Lib_SDHost.c, 2252 :: 		
0x1680	0xA8218000  LDI.B	R2, R3, #0
; tmp32 start address is: 20 (R5)
0x1684	0x4451500D  BEXTU.L	R5, R2, #256
0x1688	0x4441C010  ADD.L	R4, R3, #1
; dataBuf end address is: 12 (R3)
;__Lib_SDHost.c, 2253 :: 		
0x168C	0xA8220000  LDI.B	R2, R4, #0
0x1690	0x44214088  ASHL.L	R2, R2, #8
0x1694	0x4421400D  BEXTU.L	R2, R2, #0
0x1698	0x44328020  ADD.L	R3, R5, R2
; tmp32 end address is: 20 (R5)
0x169C	0x44424010  ADD.L	R4, R4, #1
;__Lib_SDHost.c, 2254 :: 		
0x16A0	0xA8220000  LDI.B	R2, R4, #0
0x16A4	0x44214108  ASHL.L	R2, R2, #16
0x16A8	0x44318020  ADD.L	R3, R3, R2
0x16AC	0x44424010  ADD.L	R4, R4, #1
;__Lib_SDHost.c, 2255 :: 		
0x16B0	0xA8220000  LDI.B	R2, R4, #0
0x16B4	0x44214188  ASHL.L	R2, R2, #24
0x16B8	0x44318020  ADD.L	R3, R3, R2
0x16BC	0x44224010  ADD.L	R2, R4, #1
; dataBuf start address is: 16 (R4)
0x16C0	0x44414000  MOVE.L	R4, R2
;__Lib_SDHost.c, 2256 :: 		
0x16C4	0xBC310420  STA.L	#66592, R3
;__Lib_SDHost.c, 2257 :: 		
0x16C8	0x4410C040  ADD.L	R1, R1, #4
0x16CC	0x4410C00D  BEXTU.L	R1, R1, #0
;__Lib_SDHost.c, 2258 :: 		
0x16D0	0x44324000  MOVE.L	R3, R4
; dataBuf end address is: 16 (R4)
; cnt end address is: 4 (R1)
0x16D4	0x0030059D  JMP	L_SDHost_WriteSector332
L_SDHost_WriteSector333:
;__Lib_SDHost.c, 2259 :: 		
0x16D8	0x4440500D  BEXTU.L	R4, R0, #256
L_SDHost_WriteSector331:
; sdHostStatus end address is: 0 (R0)
;__Lib_SDHost.c, 2262 :: 		
; sdHostStatus start address is: 16 (R4)
; sdHostStatus end address is: 16 (R4)
L_SDHost_WriteSector334:
; sdHostStatus start address is: 16 (R4)
0x16DC	0x64000013  LDK.L	R0, #19
0x16E0	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x16E4	0x44204024  AND.L	R2, R0, #2
0x16E8	0x5DE14002  CMP.L	R2, #0
0x16EC	0x002005BD  JMPC	R30, Z, #0, L_SDHost_WriteSector335
;__Lib_SDHost.c, 2265 :: 		
0x16F0	0x003005B7  JMP	L_SDHost_WriteSector334
L_SDHost_WriteSector335:
;__Lib_SDHost.c, 2267 :: 		
0x16F4	0x64100013  LDK.L	R1, #19
0x16F8	0x64000002  LDK.L	R0, #2
0x16FC	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 2271 :: 		
0x1700	0x4402500D  BEXTU.L	R0, R4, #256
; sdHostStatus end address is: 16 (R4)
;__Lib_SDHost.c, 2272 :: 		
L_end_SDHost_WriteSector:
0x1704	0x99D00000  UNLINK	LR
0x1708	0xA0000000  RETURN	
; end of _SDHost_WriteSector
__Lib_MmcFat16_getBoot:
;__Lib_MmcFat16.c, 272 :: 		
;__Lib_MmcFat16.c, 274 :: 		
0x4848	0x64000001  LDK.L	R0, #1
0x484C	0xB800074C  STA.B	_f16_sector+512, R0
;__Lib_MmcFat16.c, 275 :: 		
0x4850	0xC000054B  LDA.B	R0, __Lib_MmcFat16_f16_activePart+0
0x4854	0x44104038  ASHL.L	R1, R0, #3
0x4858	0x64000760  LDK.L	R0, #__Lib_MmcFat16_f16_part+0
0x485C	0x44000010  ADD.L	R0, R0, R1
0x4860	0x44004040  ADD.L	R0, R0, #4
0x4864	0xAC000000  LDI.L	R0, R0, #0
0x4868	0x6410054C  LDK.L	R1, #_f16_sector+0
0x486C	0x003411D5  CALL	_Mmc_Read_Sector+0
0x4870	0x5BE04002  CMP.S	R0, #0
0x4874	0x00281222  JMPC	R30, Z, #1, L___Lib_MmcFat16_getBoot45
;__Lib_MmcFat16.c, 277 :: 		
0x4878	0x64000010  LDK.L	R0, #16
0x487C	0xB800054A  STA.B	___f16_errno+0, R0
;__Lib_MmcFat16.c, 278 :: 		
0x4880	0x640FFFFF  LDK.L	R0, #-1
0x4884	0x00301250  JMP	L_end_getBoot
;__Lib_MmcFat16.c, 279 :: 		
L___Lib_MmcFat16_getBoot45:
;__Lib_MmcFat16.c, 281 :: 		
0x4888	0x64000557  LDK.L	R0, #_f16_sector+11
0x488C	0x003409F9  CALL	__Lib_MmcFat16_f16_toInt+0
0x4890	0xBA000530  STA.S	__Lib_MmcFat16_f16_boot+0, R0
;__Lib_MmcFat16.c, 282 :: 		
0x4894	0xC0000559  LDA.B	R0, _f16_sector+13
0x4898	0xBA000532  STA.S	__Lib_MmcFat16_f16_boot+2, R0
;__Lib_MmcFat16.c, 283 :: 		
0x489C	0x6400055A  LDK.L	R0, #_f16_sector+14
0x48A0	0x003409F9  CALL	__Lib_MmcFat16_f16_toInt+0
0x48A4	0xBA000534  STA.S	__Lib_MmcFat16_f16_boot+4, R0
;__Lib_MmcFat16.c, 284 :: 		
0x48A8	0xC000055C  LDA.B	R0, _f16_sector+16
0x48AC	0xB8000536  STA.B	__Lib_MmcFat16_f16_boot+6, R0
;__Lib_MmcFat16.c, 285 :: 		
0x48B0	0x6400055D  LDK.L	R0, #_f16_sector+17
0x48B4	0x003409F9  CALL	__Lib_MmcFat16_f16_toInt+0
0x48B8	0xBA000538  STA.S	__Lib_MmcFat16_f16_boot+8, R0
;__Lib_MmcFat16.c, 286 :: 		
0x48BC	0x64000562  LDK.L	R0, #_f16_sector+22
0x48C0	0x003409F9  CALL	__Lib_MmcFat16_f16_toInt+0
0x48C4	0xBA00053A  STA.S	__Lib_MmcFat16_f16_boot+10, R0
;__Lib_MmcFat16.c, 287 :: 		
0x48C8	0xC000054B  LDA.B	R0, __Lib_MmcFat16_f16_activePart+0
0x48CC	0x44104038  ASHL.L	R1, R0, #3
0x48D0	0x64000760  LDK.L	R0, #__Lib_MmcFat16_f16_part+0
0x48D4	0x44000010  ADD.L	R0, R0, R1
0x48D8	0x44004040  ADD.L	R0, R0, #4
0x48DC	0xAC100000  LDI.L	R1, R0, #0
0x48E0	0xC2000534  LDA.S	R0, __Lib_MmcFat16_f16_boot+4
0x48E4	0x44208000  ADD.L	R2, R1, R0
0x48E8	0xBC20053C  STA.L	__Lib_MmcFat16_f16_boot+12, R2
;__Lib_MmcFat16.c, 288 :: 		
0x48EC	0xC210053A  LDA.S	R1, __Lib_MmcFat16_f16_boot+10
0x48F0	0xC0000536  LDA.B	R0, __Lib_MmcFat16_f16_boot+6
0x48F4	0xF4000018  MUL.L	R0, R0, R1
0x48F8	0x4400400D  BEXTU.L	R0, R0, #0
0x48FC	0x44210000  ADD.L	R2, R2, R0
0x4900	0xBC200540  STA.L	__Lib_MmcFat16_f16_boot+16, R2
;__Lib_MmcFat16.c, 289 :: 		
0x4904	0xC2000538  LDA.S	R0, __Lib_MmcFat16_f16_boot+8
0x4908	0x44004058  ASHL.L	R0, R0, #5
0x490C	0x4400400D  BEXTU.L	R0, R0, #0
0x4910	0xC2100530  LDA.S	R1, __Lib_MmcFat16_f16_boot+0
0x4914	0xF4000010  UDIV.L	R0, R0, R1
0x4918	0x4400400D  BEXTU.L	R0, R0, #0
0x491C	0x44010000  ADD.L	R0, R2, R0
0x4920	0xBC000544  STA.L	__Lib_MmcFat16_f16_boot+20, R0
;__Lib_MmcFat16.c, 291 :: 		
0x4924	0x4400C019  LSHR.L	R0, R1, #1
0x4928	0xBA000548  STA.S	__Lib_MmcFat16_f16_clustPerSect+0, R0
;__Lib_MmcFat16.c, 292 :: 		
0x492C	0x4400C059  LSHR.L	R0, R1, #5
0x4930	0xBA000758  STA.S	__Lib_MmcFat16_f16_dirEntryPerSect+0, R0
;__Lib_MmcFat16.c, 294 :: 		
0x4934	0xC4000540  LDA.L	R0, __Lib_MmcFat16_f16_boot+16
0x4938	0xBC000754  STA.L	__Lib_MmcFat16_f16_currentDir+0, R0
;__Lib_MmcFat16.c, 296 :: 		
0x493C	0x64000000  LDK.L	R0, #0
;__Lib_MmcFat16.c, 297 :: 		
L_end_getBoot:
0x4940	0xA0000000  RETURN	
; end of __Lib_MmcFat16_getBoot
__Lib_MmcFat16_f16_toInt:
;__Lib_MmcFat16.c, 72 :: 		
; s start address is: 0 (R0)
; s end address is: 0 (R0)
; s start address is: 0 (R0)
;__Lib_MmcFat16.c, 76 :: 		
0x27E4	0x44104010  ADD.L	R1, R0, #1
0x27E8	0xA8108000  LDI.B	R1, R1, #0
; l start address is: 8 (R2)
0x27EC	0x4420D00D  BEXTU.L	R2, R1, #256
0x27F0	0x4411400D  BEXTU.L	R1, R2, #0
; l end address is: 8 (R2)
0x27F4	0x4420C088  ASHL.L	R2, R1, #8
0x27F8	0x4421400D  BEXTU.L	R2, R2, #0
;__Lib_MmcFat16.c, 77 :: 		
0x27FC	0xA8100000  LDI.B	R1, R0, #0
; s end address is: 0 (R0)
0x2800	0x44110010  ADD.L	R1, R2, R1
;__Lib_MmcFat16.c, 79 :: 		
0x2804	0x4400C00D  BEXTU.L	R0, R1, #0
;__Lib_MmcFat16.c, 80 :: 		
L_end_f16_toInt:
0x2808	0xA0000000  RETURN	
; end of __Lib_MmcFat16_f16_toInt
__Lib_MmcFat16_f16_toLong:
;__Lib_MmcFat16.c, 55 :: 		
; s start address is: 0 (R0)
; s end address is: 0 (R0)
; s start address is: 0 (R0)
;__Lib_MmcFat16.c, 59 :: 		
0x480C	0x44104030  ADD.L	R1, R0, #3
0x4810	0xA8108000  LDI.B	R1, R1, #0
; l start address is: 4 (R1)
0x4814	0x4420C088  ASHL.L	R2, R1, #8
; l end address is: 4 (R1)
;__Lib_MmcFat16.c, 60 :: 		
0x4818	0x44104020  ADD.L	R1, R0, #2
0x481C	0xA8108000  LDI.B	R1, R1, #0
0x4820	0x44110010  ADD.L	R1, R2, R1
0x4824	0x4420C088  ASHL.L	R2, R1, #8
;__Lib_MmcFat16.c, 61 :: 		
0x4828	0x44104010  ADD.L	R1, R0, #1
0x482C	0xA8108000  LDI.B	R1, R1, #0
0x4830	0x44110010  ADD.L	R1, R2, R1
0x4834	0x4420C088  ASHL.L	R2, R1, #8
;__Lib_MmcFat16.c, 62 :: 		
0x4838	0xA8100000  LDI.B	R1, R0, #0
; s end address is: 0 (R0)
0x483C	0x44110010  ADD.L	R1, R2, R1
;__Lib_MmcFat16.c, 64 :: 		
0x4840	0x4400C000  MOVE.L	R0, R1
;__Lib_MmcFat16.c, 65 :: 		
L_end_f16_toLong:
0x4844	0xA0000000  RETURN	
; end of __Lib_MmcFat16_f16_toLong
_Mmc_Fat_Assign:
;__Lib_MmcFat16.c, 1871 :: 		
; attrib start address is: 4 (R1)
; name start address is: 0 (R0)
0x6B4C	0x95D0000C  LINK	LR, #12
0x6B50	0x4440D00D  BEXTU.L	R4, R1, #256
0x6B54	0x44104000  MOVE.L	R1, R0
; attrib end address is: 4 (R1)
; name end address is: 0 (R0)
; name start address is: 4 (R1)
; attrib start address is: 16 (R4)
;__Lib_MmcFat16.c, 1876 :: 		
0x6B58	0xC020075E  LDA.B	R2, __Lib_MmcFat16_f16_currentHandle+0
0x6B5C	0xB1F10008  STI.B	SP, #8, R2
;__Lib_MmcFat16.c, 1877 :: 		
0x6B60	0xC020054A  LDA.B	R2, ___f16_errno+0
0x6B64	0xB1F10009  STI.B	SP, #9, R2
;__Lib_MmcFat16.c, 1880 :: 		
0x6B68	0xB1F20000  STI.B	SP, #0, R4
0x6B6C	0xB5F08004  STI.L	SP, #4, R1
0x6B70	0x4422500D  BEXTU.L	R2, R4, #256
0x6B74	0x4400C000  MOVE.L	R0, R1
0x6B78	0x64100007  LDK.L	R1, #7
0x6B7C	0x00341537  CALL	_Mmc_Fat_Open+0
0x6B80	0xAC1F8004  LDI.L	R1, SP, #4
0x6B84	0xA84F8000  LDI.B	R4, SP, #0
; err start address is: 8 (R2)
0x6B88	0x4420500C  BEXTS.L	R2, R0, #256
;__Lib_MmcFat16.c, 1881 :: 		
0x6B8C	0x59E04002  CMP.B	R0, #0
0x6B90	0x01281AFD  JMPC	R30, GTE, #1, L_Mmc_Fat_Assign288
;__Lib_MmcFat16.c, 1883 :: 		
0x6B94	0x59E17FE2  CMP.B	R2, #-2
0x6B98	0x00201AFB  JMPC	R30, Z, #0, L_Mmc_Fat_Assign289
; err end address is: 8 (R2)
;__Lib_MmcFat16.c, 1884 :: 		
0x6B9C	0xA82F8009  LDI.B	R2, SP, #9
0x6BA0	0xB820054A  STA.B	___f16_errno+0, R2
;__Lib_MmcFat16.c, 1886 :: 		
0x6BA4	0xA82F8008  LDI.B	R2, SP, #8
0x6BA8	0x4421500C  BEXTS.L	R2, R2, #256
0x6BAC	0x44314058  ASHL.L	R3, R2, #5
0x6BB0	0x64200780  LDK.L	R2, #_f16_fileDesc+0
0x6BB4	0x44210030  ADD.L	R2, R2, R3
0x6BB8	0x443141C0  ADD.L	R3, R2, #28
0x6BBC	0x64200000  LDK.L	R2, #0
0x6BC0	0xB2310000  STI.S	R3, #0, R2
;__Lib_MmcFat16.c, 1887 :: 		
0x6BC4	0x4422500D  BEXTU.L	R2, R4, #256
; attrib end address is: 16 (R4)
0x6BC8	0x4400C000  MOVE.L	R0, R1
0x6BCC	0x64100007  LDK.L	R1, #7
; name end address is: 4 (R1)
0x6BD0	0x00341537  CALL	_Mmc_Fat_Open+0
;__Lib_MmcFat16.c, 1888 :: 		
0x6BD4	0x59E04002  CMP.B	R0, #0
0x6BD8	0x01281AF9  JMPC	R30, GTE, #1, L_Mmc_Fat_Assign290
;__Lib_MmcFat16.c, 1889 :: 		
0x6BDC	0x64000000  LDK.L	R0, #0
0x6BE0	0x00301AFE  JMP	L_end_Mmc_Fat_Assign
L_Mmc_Fat_Assign290:
;__Lib_MmcFat16.c, 1891 :: 		
0x6BE4	0x64000002  LDK.L	R0, #2
0x6BE8	0x00301AFE  JMP	L_end_Mmc_Fat_Assign
;__Lib_MmcFat16.c, 1892 :: 		
L_Mmc_Fat_Assign289:
;__Lib_MmcFat16.c, 1894 :: 		
0x6BEC	0x64000000  LDK.L	R0, #0
0x6BF0	0x00301AFE  JMP	L_end_Mmc_Fat_Assign
;__Lib_MmcFat16.c, 1895 :: 		
L_Mmc_Fat_Assign288:
;__Lib_MmcFat16.c, 1897 :: 		
0x6BF4	0x64000001  LDK.L	R0, #1
;__Lib_MmcFat16.c, 1898 :: 		
L_end_Mmc_Fat_Assign:
0x6BF8	0x99D00000  UNLINK	LR
0x6BFC	0xA0000000  RETURN	
; end of _Mmc_Fat_Assign
_Mmc_Fat_Open:
;__Lib_MmcFat16.c, 1194 :: 		
; name start address is: 0 (R0)
0x54DC	0x95D00068  LINK	LR, #104
0x54E0	0x44704000  MOVE.L	R7, R0
; name end address is: 0 (R0)
; name start address is: 28 (R7)
0x54E4	0x443FC600  ADD.L	R3, SP, #96
0x54E8	0xB0308000  STI.B	R3, #0, R1
0x54EC	0x443FC640  ADD.L	R3, SP, #100
0x54F0	0xB0310000  STI.B	R3, #0, R2
;__Lib_MmcFat16.c, 1201 :: 		
0x54F4	0x4403C000  MOVE.L	R0, R7
0x54F8	0x00341128  CALL	__Lib_MmcFat16_checkFileName+0
0x54FC	0x59E04002  CMP.B	R0, #0
0x5500	0x00281545  JMPC	R30, Z, #1, L_Mmc_Fat_Open169
; name end address is: 28 (R7)
;__Lib_MmcFat16.c, 1203 :: 		
0x5504	0x64300012  LDK.L	R3, #18
0x5508	0xB830054A  STA.B	___f16_errno+0, R3
;__Lib_MmcFat16.c, 1204 :: 		
0x550C	0x640FFFFF  LDK.L	R0, #-1
0x5510	0x00301600  JMP	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1205 :: 		
L_Mmc_Fat_Open169:
;__Lib_MmcFat16.c, 1207 :: 		
; name start address is: 28 (R7)
0x5514	0x4413C000  MOVE.L	R1, R7
; name end address is: 28 (R7)
0x5518	0x640007E8  LDK.L	R0, #__Lib_MmcFat16_tmpBuf+0
0x551C	0x00341169  CALL	__Lib_MmcFat16_nameToUpper+0
;__Lib_MmcFat16.c, 1210 :: 		
0x5520	0xC23007DC  LDA.S	R3, __Lib_MmcFat16_f16_cFD+28
0x5524	0x5BE1C002  CMP.S	R3, #0
0x5528	0x00281556  JMPC	R30, Z, #1, L_Mmc_Fat_Open170
;__Lib_MmcFat16.c, 1212 :: 		
0x552C	0xC030075E  LDA.B	R3, __Lib_MmcFat16_f16_currentHandle+0
0x5530	0x4431D00C  BEXTS.L	R3, R3, #256
0x5534	0x4441C058  ASHL.L	R4, R3, #5
0x5538	0x64300780  LDK.L	R3, #_f16_fileDesc+0
0x553C	0x44418040  ADD.L	R4, R3, R4
0x5540	0x643007C0  LDK.L	R3, #__Lib_MmcFat16_f16_cFD+0
0x5544	0xF041C205  MEMCPY.B	R4, R3, #32
;__Lib_MmcFat16.c, 1213 :: 		
0x5548	0x64300000  LDK.L	R3, #0
0x554C	0xBA3007DC  STA.S	__Lib_MmcFat16_f16_cFD+28, R3
;__Lib_MmcFat16.c, 1214 :: 		
0x5550	0x643FFFFF  LDK.L	R3, #-1
0x5554	0xB830075E  STA.B	__Lib_MmcFat16_f16_currentHandle+0, R3
;__Lib_MmcFat16.c, 1215 :: 		
L_Mmc_Fat_Open170:
;__Lib_MmcFat16.c, 1218 :: 		
0x5558	0x443FC4C0  ADD.L	R3, SP, #76
0x555C	0x6420000D  LDK.L	R2, #13
0x5560	0x641007E8  LDK.L	R1, #__Lib_MmcFat16_tmpBuf+0
0x5564	0x4401C000  MOVE.L	R0, R3
0x5568	0x00341118  CALL	_memcpy+0
;__Lib_MmcFat16.c, 1221 :: 		
0x556C	0x443FC200  ADD.L	R3, SP, #32
0x5570	0x4411C000  MOVE.L	R1, R3
0x5574	0x640007E8  LDK.L	R0, #__Lib_MmcFat16_tmpBuf+0
0x5578	0x0034106B  CALL	__Lib_MmcFat16_stat+0
0x557C	0x59E04002  CMP.B	R0, #0
0x5580	0x0128159A  JMPC	R30, GTE, #1, L_Mmc_Fat_Open171
;__Lib_MmcFat16.c, 1223 :: 		
0x5584	0x443FC640  ADD.L	R3, SP, #100
0x5588	0xA8318000  LDI.B	R3, R3, #0
0x558C	0x4431C27D  BEXTU.L	R3, R3, #39
0x5590	0x5DE1C002  CMP.L	R3, #0
0x5594	0x00281596  JMPC	R30, Z, #1, L_Mmc_Fat_Open172
;__Lib_MmcFat16.c, 1227 :: 		
0x5598	0x64300000  LDK.L	R3, #0
0x559C	0xB3F1805A  STI.S	SP, #90, R3
;__Lib_MmcFat16.c, 1228 :: 		
0x55A0	0x64300000  LDK.L	R3, #0
0x55A4	0xB5F1805C  STI.L	SP, #92, R3
;__Lib_MmcFat16.c, 1231 :: 		
0x55A8	0x443FC640  ADD.L	R3, SP, #100
0x55AC	0xA8318000  LDI.B	R3, R3, #0
0x55B0	0x4431C584  AND.L	R3, R3, #88
0x55B4	0x59E1C002  CMP.B	R3, #0
0x55B8	0x00281573  JMPC	R30, Z, #1, L_Mmc_Fat_Open173
;__Lib_MmcFat16.c, 1233 :: 		
0x55BC	0x64300008  LDK.L	R3, #8
0x55C0	0xB830054A  STA.B	___f16_errno+0, R3
;__Lib_MmcFat16.c, 1234 :: 		
0x55C4	0x640FFFFF  LDK.L	R0, #-1
0x55C8	0x00301600  JMP	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1235 :: 		
L_Mmc_Fat_Open173:
;__Lib_MmcFat16.c, 1237 :: 		
0x55CC	0x443FC000  ADD.L	R3, SP, #0
0x55D0	0x64200020  LDK.L	R2, #32
0x55D4	0x64100000  LDK.L	R1, #0
0x55D8	0x4401C000  MOVE.L	R0, R3
0x55DC	0x003411D8  CALL	_memset+0
;__Lib_MmcFat16.c, 1238 :: 		
0x55E0	0x443FC640  ADD.L	R3, SP, #100
0x55E4	0xA8318000  LDI.B	R3, R3, #0
0x55E8	0x4431C7F4  AND.L	R3, R3, #127
0x55EC	0xB1F1800B  STI.B	SP, #11, R3
;__Lib_MmcFat16.c, 1239 :: 		
0x55F0	0x443FC000  ADD.L	R3, SP, #0
0x55F4	0x6420000B  LDK.L	R2, #11
0x55F8	0x641007E8  LDK.L	R1, #__Lib_MmcFat16_tmpBuf+0
0x55FC	0x4401C000  MOVE.L	R0, R3
0x5600	0x00341118  CALL	_memcpy+0
;__Lib_MmcFat16.c, 1240 :: 		
0x5604	0x445FC5A0  ADD.L	R5, SP, #90
0x5608	0x444FC5C0  ADD.L	R4, SP, #92
0x560C	0x443FC000  ADD.L	R3, SP, #0
0x5610	0x4422C000  MOVE.L	R2, R5
0x5614	0x44124000  MOVE.L	R1, R4
0x5618	0x4401C000  MOVE.L	R0, R3
0x561C	0x00341251  CALL	__Lib_MmcFat16_mkNod+0
0x5620	0x59E04002  CMP.B	R0, #0
0x5624	0x0128158C  JMPC	R30, GTE, #1, L_Mmc_Fat_Open174
;__Lib_MmcFat16.c, 1241 :: 		
0x5628	0x640FFFFF  LDK.L	R0, #-1
0x562C	0x00301600  JMP	L_end_Mmc_Fat_Open
L_Mmc_Fat_Open174:
;__Lib_MmcFat16.c, 1242 :: 		
0x5630	0x444FC200  ADD.L	R4, SP, #32
0x5634	0x443FC4C0  ADD.L	R3, SP, #76
0x5638	0x44124000  MOVE.L	R1, R4
0x563C	0x4401C000  MOVE.L	R0, R3
0x5640	0x0034106B  CALL	__Lib_MmcFat16_stat+0
0x5644	0x59E04002  CMP.B	R0, #0
0x5648	0x01281595  JMPC	R30, GTE, #1, L_Mmc_Fat_Open175
;__Lib_MmcFat16.c, 1243 :: 		
0x564C	0x640FFFFF  LDK.L	R0, #-1
0x5650	0x00301600  JMP	L_end_Mmc_Fat_Open
L_Mmc_Fat_Open175:
;__Lib_MmcFat16.c, 1244 :: 		
0x5654	0x0030159A  JMP	L_Mmc_Fat_Open176
L_Mmc_Fat_Open172:
;__Lib_MmcFat16.c, 1247 :: 		
0x5658	0x6430000D  LDK.L	R3, #13
0x565C	0xB830054A  STA.B	___f16_errno+0, R3
;__Lib_MmcFat16.c, 1248 :: 		
0x5660	0x640FFFFF  LDK.L	R0, #-1
0x5664	0x00301600  JMP	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1249 :: 		
L_Mmc_Fat_Open176:
;__Lib_MmcFat16.c, 1250 :: 		
L_Mmc_Fat_Open171:
;__Lib_MmcFat16.c, 1253 :: 		
0x5668	0xA83F802D  LDI.B	R3, SP, #45
0x566C	0x4431C584  AND.L	R3, R3, #88
0x5670	0x59E1C002  CMP.B	R3, #0
0x5674	0x002815A2  JMPC	R30, Z, #1, L_Mmc_Fat_Open177
;__Lib_MmcFat16.c, 1255 :: 		
0x5678	0x64300008  LDK.L	R3, #8
0x567C	0xB830054A  STA.B	___f16_errno+0, R3
;__Lib_MmcFat16.c, 1256 :: 		
0x5680	0x640FFFFF  LDK.L	R0, #-1
0x5684	0x00301600  JMP	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1257 :: 		
L_Mmc_Fat_Open177:
;__Lib_MmcFat16.c, 1261 :: 		
; i start address is: 0 (R0)
0x5688	0x64000000  LDK.L	R0, #0
; i end address is: 0 (R0)
L_Mmc_Fat_Open178:
; i start address is: 0 (R0)
0x568C	0x5BE04022  CMP.S	R0, _MAX_FILES
0x5690	0x006015C1  JMPC	R30, C, #0, L_Mmc_Fat_Open179
;__Lib_MmcFat16.c, 1263 :: 		
0x5694	0x4430400D  BEXTU.L	R3, R0, #0
0x5698	0x4441C058  ASHL.L	R4, R3, #5
0x569C	0x64300780  LDK.L	R3, #_f16_fileDesc+0
0x56A0	0x44318040  ADD.L	R3, R3, R4
; f start address is: 4 (R1)
0x56A4	0x4411C000  MOVE.L	R1, R3
;__Lib_MmcFat16.c, 1265 :: 		
0x56A8	0x4431C1C0  ADD.L	R3, R3, #28
0x56AC	0xAA318000  LDI.S	R3, R3, #0
0x56B0	0x5BE1C002  CMP.S	R3, #0
0x56B4	0x002815BD  JMPC	R30, Z, #1, L__Mmc_Fat_Open435
0x56B8	0x4430C060  ADD.L	R3, R1, #6
0x56BC	0xAA418000  LDI.S	R4, R3, #0
0x56C0	0xAA3F8040  LDI.S	R3, SP, #64
0x56C4	0x5BE18042  CMP.S	R3, R4
0x56C8	0x002015BD  JMPC	R30, Z, #0, L__Mmc_Fat_Open434
L__Mmc_Fat_Open433:
;__Lib_MmcFat16.c, 1267 :: 		
0x56CC	0x4440C1C0  ADD.L	R4, R1, #28
0x56D0	0x443FC600  ADD.L	R3, SP, #96
0x56D4	0xA8318000  LDI.B	R3, R3, #0
0x56D8	0xB2418000  STI.S	R4, #0, R3
;__Lib_MmcFat16.c, 1270 :: 		
0x56DC	0x4440C000  MOVE.L	R4, R1
; f end address is: 4 (R1)
0x56E0	0x643007C0  LDK.L	R3, #__Lib_MmcFat16_f16_cFD+0
0x56E4	0xF0324205  MEMCPY.B	R3, R4, #32
;__Lib_MmcFat16.c, 1271 :: 		
0x56E8	0xB800075E  STA.B	__Lib_MmcFat16_f16_currentHandle+0, R0
;__Lib_MmcFat16.c, 1273 :: 		
0x56EC	0x4400500C  BEXTS.L	R0, R0, #256
; i end address is: 0 (R0)
0x56F0	0x00301600  JMP	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1265 :: 		
L__Mmc_Fat_Open435:
; i start address is: 0 (R0)
L__Mmc_Fat_Open434:
;__Lib_MmcFat16.c, 1261 :: 		
0x56F4	0x44304010  ADD.L	R3, R0, #1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
0x56F8	0x4411C00D  BEXTU.L	R1, R3, #0
;__Lib_MmcFat16.c, 1275 :: 		
0x56FC	0x4400C00D  BEXTU.L	R0, R1, #0
; i end address is: 4 (R1)
0x5700	0x003015A3  JMP	L_Mmc_Fat_Open178
L_Mmc_Fat_Open179:
;__Lib_MmcFat16.c, 1278 :: 		
; i start address is: 28 (R7)
0x5704	0x64700000  LDK.L	R7, #0
; i end address is: 28 (R7)
0x5708	0x4463C00D  BEXTU.L	R6, R7, #0
L_Mmc_Fat_Open184:
; i start address is: 24 (R6)
0x570C	0x5BE34022  CMP.S	R6, _MAX_FILES
0x5710	0x006015FD  JMPC	R30, C, #0, L_Mmc_Fat_Open185
;__Lib_MmcFat16.c, 1280 :: 		
0x5714	0x4433400D  BEXTU.L	R3, R6, #0
0x5718	0x4441C058  ASHL.L	R4, R3, #5
0x571C	0x64300780  LDK.L	R3, #_f16_fileDesc+0
0x5720	0x44318040  ADD.L	R3, R3, R4
0x5724	0x4431C1C0  ADD.L	R3, R3, #28
0x5728	0xAA318000  LDI.S	R3, R3, #0
0x572C	0x5BE1C002  CMP.S	R3, #0
0x5730	0x002015F9  JMPC	R30, Z, #0, L_Mmc_Fat_Open187
;__Lib_MmcFat16.c, 1282 :: 		
0x5734	0x4433400D  BEXTU.L	R3, R6, #0
0x5738	0x4441C058  ASHL.L	R4, R3, #5
0x573C	0x64300780  LDK.L	R3, #_f16_fileDesc+0
0x5740	0x44318040  ADD.L	R3, R3, R4
; f start address is: 28 (R7)
0x5744	0x4471C000  MOVE.L	R7, R3
;__Lib_MmcFat16.c, 1284 :: 		
0x5748	0x64200020  LDK.L	R2, #32
0x574C	0x64100000  LDK.L	R1, #0
0x5750	0x4401C000  MOVE.L	R0, R3
0x5754	0x003411D8  CALL	_memset+0
;__Lib_MmcFat16.c, 1286 :: 		
0x5758	0x4453C060  ADD.L	R5, R7, #6
0x575C	0x4443C0C0  ADD.L	R4, R7, #12
0x5760	0xAA3F8040  LDI.S	R3, SP, #64
0x5764	0xB2418000  STI.S	R4, #0, R3
0x5768	0xAA320000  LDI.S	R3, R4, #0
0x576C	0xB2518000  STI.S	R5, #0, R3
;__Lib_MmcFat16.c, 1287 :: 		
0x5770	0x4443C1C0  ADD.L	R4, R7, #28
0x5774	0x443FC600  ADD.L	R3, SP, #96
0x5778	0xA8318000  LDI.B	R3, R3, #0
0x577C	0xB2418000  STI.S	R4, #0, R3
;__Lib_MmcFat16.c, 1289 :: 		
0x5780	0xAC3F8044  LDI.L	R3, SP, #68
0x5784	0xB4718000  STI.L	R7, #0, R3
;__Lib_MmcFat16.c, 1290 :: 		
0x5788	0x4443C040  ADD.L	R4, R7, #4
0x578C	0x443FC480  ADD.L	R3, SP, #72
0x5790	0xAA318000  LDI.S	R3, R3, #0
0x5794	0x4431C058  ASHL.L	R3, R3, #5
0x5798	0xB2418000  STI.S	R4, #0, R3
;__Lib_MmcFat16.c, 1292 :: 		
0x579C	0x4443C180  ADD.L	R4, R7, #24
0x57A0	0xAC3F803C  LDI.L	R3, SP, #60
0x57A4	0xB4418000  STI.L	R4, #0, R3
;__Lib_MmcFat16.c, 1294 :: 		
0x57A8	0x4453C100  ADD.L	R5, R7, #16
0x57AC	0x4433C0C0  ADD.L	R3, R7, #12
0x57B0	0xAA318000  LDI.S	R3, R3, #0
0x57B4	0x4441C022  SUB.L	R4, R3, #2
0x57B8	0xC2300532  LDA.S	R3, __Lib_MmcFat16_f16_boot+2
0x57BC	0xF4420038  MUL.L	R4, R4, R3
0x57C0	0xC4300544  LDA.L	R3, __Lib_MmcFat16_f16_boot+20
0x57C4	0x44318040  ADD.L	R3, R3, R4
0x57C8	0xB4518000  STI.L	R5, #0, R3
;__Lib_MmcFat16.c, 1296 :: 		
0x57CC	0x4443C000  MOVE.L	R4, R7
; f end address is: 28 (R7)
0x57D0	0x643007C0  LDK.L	R3, #__Lib_MmcFat16_f16_cFD+0
0x57D4	0xF0324205  MEMCPY.B	R3, R4, #32
;__Lib_MmcFat16.c, 1297 :: 		
0x57D8	0xB860075E  STA.B	__Lib_MmcFat16_f16_currentHandle+0, R6
;__Lib_MmcFat16.c, 1299 :: 		
0x57DC	0x4403500C  BEXTS.L	R0, R6, #256
; i end address is: 24 (R6)
0x57E0	0x00301600  JMP	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1300 :: 		
L_Mmc_Fat_Open187:
;__Lib_MmcFat16.c, 1278 :: 		
; i start address is: 24 (R6)
0x57E4	0x44334010  ADD.L	R3, R6, #1
; i end address is: 24 (R6)
; i start address is: 28 (R7)
0x57E8	0x4471C00D  BEXTU.L	R7, R3, #0
;__Lib_MmcFat16.c, 1301 :: 		
0x57EC	0x4463C00D  BEXTU.L	R6, R7, #0
; i end address is: 28 (R7)
0x57F0	0x003015C3  JMP	L_Mmc_Fat_Open184
L_Mmc_Fat_Open185:
;__Lib_MmcFat16.c, 1306 :: 		
0x57F4	0x64300009  LDK.L	R3, #9
0x57F8	0xB830054A  STA.B	___f16_errno+0, R3
;__Lib_MmcFat16.c, 1307 :: 		
0x57FC	0x640FFFFE  LDK.L	R0, #-2
;__Lib_MmcFat16.c, 1308 :: 		
L_end_Mmc_Fat_Open:
0x5800	0x99D00000  UNLINK	LR
0x5804	0xA0000000  RETURN	
; end of _Mmc_Fat_Open
__Lib_MmcFat16_checkFileName:
;__Lib_MmcFat16.c, 134 :: 		
; fname start address is: 0 (R0)
0x44A0	0x44404000  MOVE.L	R4, R0
; fname end address is: 0 (R0)
; fname start address is: 16 (R4)
;__Lib_MmcFat16.c, 140 :: 		
0x44A4	0x44024000  MOVE.L	R0, R4
0x44A8	0x00340AB4  CALL	_strlen+0
; slen start address is: 24 (R6)
0x44AC	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_MmcFat16.c, 141 :: 		
0x44B0	0x4410500D  BEXTU.L	R1, R0, #256
0x44B4	0x59E0C002  CMP.B	R1, #0
0x44B8	0x00201131  JMPC	R30, Z, #0, L___Lib_MmcFat16_checkFileName15
; slen end address is: 24 (R6)
; fname end address is: 16 (R4)
;__Lib_MmcFat16.c, 142 :: 		
0x44BC	0x640FFFFF  LDK.L	R0, #-1
0x44C0	0x00301168  JMP	L_end_checkFileName
L___Lib_MmcFat16_checkFileName15:
;__Lib_MmcFat16.c, 143 :: 		
; fname start address is: 16 (R4)
; slen start address is: 24 (R6)
0x44C4	0x59E340C2  CMP.B	R6, #12
0x44C8	0x01A01135  JMPC	R30, A, #0, L___Lib_MmcFat16_checkFileName16
; slen end address is: 24 (R6)
; fname end address is: 16 (R4)
;__Lib_MmcFat16.c, 144 :: 		
0x44CC	0x640FFFFE  LDK.L	R0, #-2
0x44D0	0x00301168  JMP	L_end_checkFileName
L___Lib_MmcFat16_checkFileName16:
;__Lib_MmcFat16.c, 145 :: 		
; fname start address is: 16 (R4)
; slen start address is: 24 (R6)
0x44D4	0xA8120000  LDI.B	R1, R4, #0
0x44D8	0x59E0C2E2  CMP.B	R1, #46
0x44DC	0x0020113A  JMPC	R30, Z, #0, L___Lib_MmcFat16_checkFileName17
; slen end address is: 24 (R6)
; fname end address is: 16 (R4)
;__Lib_MmcFat16.c, 146 :: 		
0x44E0	0x640FFFFD  LDK.L	R0, #-3
0x44E4	0x00301168  JMP	L_end_checkFileName
L___Lib_MmcFat16_checkFileName17:
;__Lib_MmcFat16.c, 149 :: 		
; fname start address is: 16 (R4)
; dot start address is: 20 (R5)
; slen start address is: 24 (R6)
0x44E8	0x64500000  LDK.L	R5, #0
;__Lib_MmcFat16.c, 150 :: 		
; pch start address is: 12 (R3)
0x44EC	0x44324000  MOVE.L	R3, R4
;__Lib_MmcFat16.c, 154 :: 		
; i start address is: 8 (R2)
0x44F0	0x4423500D  BEXTU.L	R2, R6, #256
; slen end address is: 24 (R6)
; pch end address is: 12 (R3)
; dot end address is: 20 (R5)
; i end address is: 8 (R2)
0x44F4	0x4403500D  BEXTU.L	R0, R6, #256
L___Lib_MmcFat16_checkFileName18:
; i start address is: 8 (R2)
; pch start address is: 12 (R3)
; dot start address is: 20 (R5)
; slen start address is: 0 (R0)
; fname start address is: 16 (R4)
; fname end address is: 16 (R4)
0x44F8	0x59E14002  CMP.B	R2, #0
0x44FC	0x01A01151  JMPC	R30, A, #0, L___Lib_MmcFat16_checkFileName409
; fname end address is: 16 (R4)
;__Lib_MmcFat16.c, 156 :: 		
; fname start address is: 16 (R4)
0x4500	0x44120020  ADD.L	R1, R4, R2
0x4504	0xA8108000  LDI.B	R1, R1, #0
0x4508	0x59E0C2E2  CMP.B	R1, #46
0x450C	0x0020114E  JMPC	R30, Z, #0, L___Lib_MmcFat16_checkFileName21
; pch end address is: 12 (R3)
; dot end address is: 20 (R5)
;__Lib_MmcFat16.c, 158 :: 		
; dot start address is: 12 (R3)
0x4510	0x64300001  LDK.L	R3, #1
;__Lib_MmcFat16.c, 159 :: 		
0x4514	0x59E14082  CMP.B	R2, #8
0x4518	0x01A01149  JMPC	R30, A, #0, L___Lib_MmcFat16_checkFileName22
; slen end address is: 0 (R0)
; fname end address is: 16 (R4)
; dot end address is: 12 (R3)
; i end address is: 8 (R2)
;__Lib_MmcFat16.c, 160 :: 		
0x451C	0x640FFFFC  LDK.L	R0, #-4
0x4520	0x00301168  JMP	L_end_checkFileName
L___Lib_MmcFat16_checkFileName22:
;__Lib_MmcFat16.c, 161 :: 		
; i start address is: 8 (R2)
; dot start address is: 12 (R3)
; fname start address is: 16 (R4)
; slen start address is: 0 (R0)
0x4524	0x44114010  ADD.L	R1, R2, #1
0x4528	0x4410C00C  BEXTS.L	R1, R1, #0
; i end address is: 8 (R2)
0x452C	0x44120010  ADD.L	R1, R4, R1
; fname end address is: 16 (R4)
; pch start address is: 4 (R1)
;__Lib_MmcFat16.c, 162 :: 		
0x4530	0x4421D00C  BEXTS.L	R2, R3, #256
; dot end address is: 12 (R3)
; pch end address is: 4 (R1)
0x4534	0x00301153  JMP	L___Lib_MmcFat16_checkFileName19
;__Lib_MmcFat16.c, 163 :: 		
L___Lib_MmcFat16_checkFileName21:
;__Lib_MmcFat16.c, 154 :: 		
; i start address is: 8 (R2)
; fname start address is: 16 (R4)
; dot start address is: 20 (R5)
; pch start address is: 12 (R3)
0x4538	0x44214012  SUB.L	R2, R2, #1
0x453C	0x4421500D  BEXTU.L	R2, R2, #256
;__Lib_MmcFat16.c, 164 :: 		
; pch end address is: 12 (R3)
; dot end address is: 20 (R5)
; fname end address is: 16 (R4)
; i end address is: 8 (R2)
0x4540	0x0030113E  JMP	L___Lib_MmcFat16_checkFileName18
L___Lib_MmcFat16_checkFileName409:
;__Lib_MmcFat16.c, 154 :: 		
0x4544	0x4411C000  MOVE.L	R1, R3
0x4548	0x4422D00C  BEXTS.L	R2, R5, #256
;__Lib_MmcFat16.c, 164 :: 		
L___Lib_MmcFat16_checkFileName19:
;__Lib_MmcFat16.c, 166 :: 		
; pch start address is: 4 (R1)
; dot start address is: 8 (R2)
0x454C	0x59E14012  CMP.B	R2, #1
0x4550	0x00281159  JMPC	R30, Z, #1, L___Lib_MmcFat16_checkFileName408
0x4554	0x59E04082  CMP.B	R0, #8
0x4558	0x01A01159  JMPC	R30, A, #0, L___Lib_MmcFat16_checkFileName407
; slen end address is: 0 (R0)
; pch end address is: 4 (R1)
; dot end address is: 8 (R2)
L___Lib_MmcFat16_checkFileName406:
;__Lib_MmcFat16.c, 167 :: 		
0x455C	0x640FFFFB  LDK.L	R0, #-5
0x4560	0x00301168  JMP	L_end_checkFileName
;__Lib_MmcFat16.c, 166 :: 		
L___Lib_MmcFat16_checkFileName408:
; dot start address is: 8 (R2)
; pch start address is: 4 (R1)
L___Lib_MmcFat16_checkFileName407:
;__Lib_MmcFat16.c, 170 :: 		
0x4564	0x59E14012  CMP.B	R2, #1
0x4568	0x00201167  JMPC	R30, Z, #0, L___Lib_MmcFat16_checkFileName26
; dot end address is: 8 (R2)
;__Lib_MmcFat16.c, 172 :: 		
0x456C	0x4400C000  MOVE.L	R0, R1
; pch end address is: 4 (R1)
0x4570	0x00340AB4  CALL	_strlen+0
; slen start address is: 8 (R2)
0x4574	0x4420500D  BEXTU.L	R2, R0, #256
;__Lib_MmcFat16.c, 173 :: 		
0x4578	0x4410500D  BEXTU.L	R1, R0, #256
0x457C	0x59E0C002  CMP.B	R1, #0
0x4580	0x00201163  JMPC	R30, Z, #0, L___Lib_MmcFat16_checkFileName27
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 174 :: 		
0x4584	0x640FFFF5  LDK.L	R0, #-11
0x4588	0x00301168  JMP	L_end_checkFileName
L___Lib_MmcFat16_checkFileName27:
;__Lib_MmcFat16.c, 175 :: 		
; slen start address is: 8 (R2)
0x458C	0x59E14032  CMP.B	R2, #3
0x4590	0x01A01167  JMPC	R30, A, #0, L___Lib_MmcFat16_checkFileName28
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 176 :: 		
0x4594	0x640FFFF4  LDK.L	R0, #-12
0x4598	0x00301168  JMP	L_end_checkFileName
L___Lib_MmcFat16_checkFileName28:
;__Lib_MmcFat16.c, 177 :: 		
L___Lib_MmcFat16_checkFileName26:
;__Lib_MmcFat16.c, 179 :: 		
0x459C	0x64000000  LDK.L	R0, #0
;__Lib_MmcFat16.c, 180 :: 		
L_end_checkFileName:
0x45A0	0xA0000000  RETURN	
; end of __Lib_MmcFat16_checkFileName
_strlen:
;__Lib_CString.c, 143 :: 		
; s start address is: 0 (R0)
0x2AD0	0x44104000  MOVE.L	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;__Lib_CString.c, 146 :: 		
; cp start address is: 0 (R0)
0x2AD4	0x4400C000  MOVE.L	R0, R1
; s end address is: 4 (R1)
; cp end address is: 0 (R0)
0x2AD8	0x4430C000  MOVE.L	R3, R1
;__Lib_CString.c, 147 :: 		
L_strlen36:
; cp start address is: 0 (R0)
; s start address is: 12 (R3)
0x2ADC	0x44204000  MOVE.L	R2, R0
0x2AE0	0x44004010  ADD.L	R0, R0, #1
0x2AE4	0xA8110000  LDI.B	R1, R2, #0
0x2AE8	0x59E0C002  CMP.B	R1, #0
0x2AEC	0x00280ABD  JMPC	R30, Z, #1, L_strlen37
;__Lib_CString.c, 148 :: 		
0x2AF0	0x00300AB7  JMP	L_strlen36
L_strlen37:
;__Lib_CString.c, 149 :: 		
0x2AF4	0x44100032  SUB.L	R1, R0, R3
; s end address is: 12 (R3)
; cp end address is: 0 (R0)
0x2AF8	0x4410C012  SUB.L	R1, R1, #1
0x2AFC	0x4400C00C  BEXTS.L	R0, R1, #0
;__Lib_CString.c, 150 :: 		
L_end_strlen:
0x2B00	0xA0000000  RETURN	
; end of _strlen
__Lib_MmcFat16_nameToUpper:
;__Lib_MmcFat16.c, 183 :: 		
; old start address is: 4 (R1)
; new start address is: 0 (R0)
0x45A4	0x95D00004  LINK	LR, #4
; old end address is: 4 (R1)
; new end address is: 0 (R0)
; new start address is: 0 (R0)
; old start address is: 4 (R1)
;__Lib_MmcFat16.c, 186 :: 		
; i start address is: 20 (R5)
0x45A8	0x64500000  LDK.L	R5, #0
; new end address is: 0 (R0)
; old end address is: 4 (R1)
; i end address is: 20 (R5)
0x45AC	0x44404000  MOVE.L	R4, R0
0x45B0	0x4430C000  MOVE.L	R3, R1
L___Lib_MmcFat16_nameToUpper29:
; i start address is: 20 (R5)
; new start address is: 16 (R4)
; old start address is: 12 (R3)
; old start address is: 12 (R3)
; old end address is: 12 (R3)
; new start address is: 16 (R4)
; new end address is: 16 (R4)
0x45B4	0x59E2C0D2  CMP.B	R5, #13
0x45B8	0x0060117A  JMPC	R30, C, #0, L___Lib_MmcFat16_nameToUpper30
; old end address is: 12 (R3)
; new end address is: 16 (R4)
;__Lib_MmcFat16.c, 187 :: 		
; new start address is: 16 (R4)
; old start address is: 12 (R3)
0x45BC	0x44220050  ADD.L	R2, R4, R5
0x45C0	0xB5F10000  STI.L	SP, #0, R2
0x45C4	0x44218050  ADD.L	R2, R3, R5
0x45C8	0xA8210000  LDI.B	R2, R2, #0
0x45CC	0x4401500D  BEXTU.L	R0, R2, #256
0x45D0	0x00340BFD  CALL	_toupper+0
0x45D4	0xAC2F8000  LDI.L	R2, SP, #0
0x45D8	0xB0200000  STI.B	R2, #0, R0
;__Lib_MmcFat16.c, 186 :: 		
0x45DC	0x4452C010  ADD.L	R5, R5, #1
0x45E0	0x4452D00D  BEXTU.L	R5, R5, #256
;__Lib_MmcFat16.c, 187 :: 		
; old end address is: 12 (R3)
; new end address is: 16 (R4)
; i end address is: 20 (R5)
0x45E4	0x0030116D  JMP	L___Lib_MmcFat16_nameToUpper29
L___Lib_MmcFat16_nameToUpper30:
;__Lib_MmcFat16.c, 188 :: 		
L_end_nameToUpper:
0x45E8	0x99D00000  UNLINK	LR
0x45EC	0xA0000000  RETURN	
; end of __Lib_MmcFat16_nameToUpper
_toupper:
;__Lib_CType.c, 76 :: 		
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 77 :: 		
0x2FF4	0x59E047A2  CMP.B	R0, #122
0x2FF8	0x01A80C04  JMPC	R30, A, #1, L__toupper47
0x2FFC	0x59E04612  CMP.B	R0, #97
0x3000	0x00680C05  JMPC	R30, C, #1, L__toupper48
L__toupper44:
;__Lib_CType.c, 78 :: 		
0x3004	0x44107DF4  AND.L	R1, R0, #-33
0x3008	0x4400D00D  BEXTU.L	R0, R1, #256
; character end address is: 0 (R0)
;__Lib_CType.c, 77 :: 		
0x300C	0x00300C04  JMP	L__toupper46
L__toupper47:
L__toupper46:
; character start address is: 0 (R0)
; character end address is: 0 (R0)
0x3010	0x00300C05  JMP	L__toupper45
L__toupper48:
L__toupper45:
;__Lib_CType.c, 79 :: 		
; character start address is: 0 (R0)
; character end address is: 0 (R0)
;__Lib_CType.c, 80 :: 		
L_end_toupper:
0x3014	0xA0000000  RETURN	
; end of _toupper
_memcpy:
;__Lib_CString.c, 44 :: 		
; n start address is: 8 (R2)
; s1 start address is: 4 (R1)
; d1 start address is: 0 (R0)
0x4460	0x4430C000  MOVE.L	R3, R1
0x4464	0x44104000  MOVE.L	R1, R0
; n end address is: 8 (R2)
; s1 end address is: 4 (R1)
; d1 end address is: 0 (R0)
; d1 start address is: 4 (R1)
; s1 start address is: 12 (R3)
; n start address is: 8 (R2)
;__Lib_CString.c, 48 :: 		
; ss start address is: 0 (R0)
0x4468	0x4401C000  MOVE.L	R0, R3
; s1 end address is: 12 (R3)
;__Lib_CString.c, 49 :: 		
; dd start address is: 20 (R5)
0x446C	0x4450C000  MOVE.L	R5, R1
; d1 end address is: 4 (R1)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
;__Lib_CString.c, 50 :: 		
L_memcpy7:
; dd start address is: 20 (R5)
; ss start address is: 0 (R0)
; n start address is: 8 (R2)
; d1 start address is: 4 (R1)
0x4470	0x4441400C  BEXTS.L	R4, R2, #0
0x4474	0x44314012  SUB.L	R3, R2, #1
0x4478	0x4421C00C  BEXTS.L	R2, R3, #0
; n end address is: 8 (R2)
0x447C	0x5BE24002  CMP.S	R4, #0
0x4480	0x00281126  JMPC	R30, Z, #1, L_memcpy8
; n end address is: 8 (R2)
;__Lib_CString.c, 51 :: 		
; n start address is: 8 (R2)
0x4484	0xA8300000  LDI.B	R3, R0, #0
0x4488	0xB0518000  STI.B	R5, #0, R3
0x448C	0x4452C010  ADD.L	R5, R5, #1
0x4490	0x44004010  ADD.L	R0, R0, #1
; n end address is: 8 (R2)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
0x4494	0x0030111C  JMP	L_memcpy7
L_memcpy8:
;__Lib_CString.c, 53 :: 		
0x4498	0x4400C000  MOVE.L	R0, R1
; d1 end address is: 4 (R1)
;__Lib_CString.c, 54 :: 		
L_end_memcpy:
0x449C	0xA0000000  RETURN	
; end of _memcpy
__Lib_MmcFat16_stat:
;__Lib_MmcFat16.c, 568 :: 		
0x41AC	0x95D00018  LINK	LR, #24
0x41B0	0xB5F00010  STI.L	SP, #16, R0
0x41B4	0xB5F08014  STI.L	SP, #20, R1
;__Lib_MmcFat16.c, 571 :: 		
;__Lib_MmcFat16.c, 575 :: 		
0x41B8	0xAC2F8010  LDI.L	R2, SP, #16
0x41BC	0x5DE14002  CMP.L	R2, #0
0x41C0	0x00201073  JMPC	R30, Z, #0, L___Lib_MmcFat16_stat83
;__Lib_MmcFat16.c, 576 :: 		
0x41C4	0x640FFFFF  LDK.L	R0, #-1
0x41C8	0x003010CC  JMP	L_end_stat
L___Lib_MmcFat16_stat83:
;__Lib_MmcFat16.c, 579 :: 		
0x41CC	0xAC0F8010  LDI.L	R0, SP, #16
0x41D0	0x00340EBF  CALL	__Lib_MmcFat16_f16_normalize+0
;__Lib_MmcFat16.c, 582 :: 		
0x41D4	0xC4300540  LDA.L	R3, __Lib_MmcFat16_f16_boot+16
0x41D8	0xC4200754  LDA.L	R2, __Lib_MmcFat16_f16_currentDir+0
0x41DC	0x5DE10032  CMP.L	R2, R3
0x41E0	0x0020107C  JMPC	R30, Z, #0, L___Lib_MmcFat16_stat84
;__Lib_MmcFat16.c, 583 :: 		
0x41E4	0xC2200538  LDA.S	R2, __Lib_MmcFat16_f16_boot+8
0x41E8	0xB3F10004  STI.S	SP, #4, R2
0x41EC	0x00301080  JMP	L___Lib_MmcFat16_stat85
L___Lib_MmcFat16_stat84:
;__Lib_MmcFat16.c, 585 :: 		
0x41F0	0xC2300758  LDA.S	R3, __Lib_MmcFat16_f16_dirEntryPerSect+0
0x41F4	0xC2200532  LDA.S	R2, __Lib_MmcFat16_f16_boot+2
0x41F8	0xF4210038  MUL.L	R2, R2, R3
0x41FC	0xB3F10004  STI.S	SP, #4, R2
L___Lib_MmcFat16_stat85:
;__Lib_MmcFat16.c, 588 :: 		
0x4200	0xC4200754  LDA.L	R2, __Lib_MmcFat16_f16_currentDir+0
0x4204	0xB5F1000C  STI.L	SP, #12, R2
;__Lib_MmcFat16.c, 589 :: 		
0x4208	0x6420054C  LDK.L	R2, #_f16_sector+0
0x420C	0xB5F10008  STI.L	SP, #8, R2
;__Lib_MmcFat16.c, 591 :: 		
0x4210	0xC4000754  LDA.L	R0, __Lib_MmcFat16_f16_currentDir+0
0x4214	0x00340F94  CALL	_Mmc_Multi_Read_Start+0
;__Lib_MmcFat16.c, 592 :: 		
0x4218	0x64200001  LDK.L	R2, #1
0x421C	0xB820074C  STA.B	_f16_sector+512, R2
;__Lib_MmcFat16.c, 593 :: 		
0x4220	0x6400054C  LDK.L	R0, #_f16_sector+0
0x4224	0x00340DF9  CALL	_Mmc_Multi_Read_Sector+0
;__Lib_MmcFat16.c, 594 :: 		
; i start address is: 24 (R6)
0x4228	0x64600000  LDK.L	R6, #0
; i end address is: 24 (R6)
0x422C	0x4413400D  BEXTU.L	R1, R6, #0
L___Lib_MmcFat16_stat86:
; i start address is: 4 (R1)
0x4230	0xAA2F8004  LDI.S	R2, SP, #4
0x4234	0x5BE08022  CMP.S	R1, R2
0x4238	0x006010C4  JMPC	R30, C, #0, L___Lib_MmcFat16_stat87
;__Lib_MmcFat16.c, 597 :: 		
0x423C	0xB3F08000  STI.S	SP, #0, R1
0x4240	0x6420000B  LDK.L	R2, #11
0x4244	0xAC1F8010  LDI.L	R1, SP, #16
0x4248	0xAC0F8008  LDI.L	R0, SP, #8
0x424C	0x00340DCE  CALL	_memcmp+0
0x4250	0xAA1F8000  LDI.S	R1, SP, #0
0x4254	0x5BE04002  CMP.S	R0, #0
0x4258	0x002010B1  JMPC	R30, Z, #0, L___Lib_MmcFat16_stat89
; i end address is: 4 (R1)
;__Lib_MmcFat16.c, 599 :: 		
0x425C	0x00340DCB  CALL	_Mmc_Multi_Read_Stop+0
0x4260	0x5BE04002  CMP.S	R0, #0
0x4264	0x0028109E  JMPC	R30, Z, #1, L___Lib_MmcFat16_stat90
;__Lib_MmcFat16.c, 601 :: 		
0x4268	0x64200010  LDK.L	R2, #16
0x426C	0xB820054A  STA.B	___f16_errno+0, R2
;__Lib_MmcFat16.c, 602 :: 		
0x4270	0x640FFFFF  LDK.L	R0, #-1
0x4274	0x003010CC  JMP	L_end_stat
;__Lib_MmcFat16.c, 603 :: 		
L___Lib_MmcFat16_stat90:
;__Lib_MmcFat16.c, 605 :: 		
0x4278	0xAC2F8014  LDI.L	R2, SP, #20
0x427C	0x5DE14002  CMP.L	R2, #0
0x4280	0x002810AF  JMPC	R30, Z, #1, L___Lib_MmcFat16_stat91
;__Lib_MmcFat16.c, 608 :: 		
0x4284	0xAC1F8014  LDI.L	R1, SP, #20
0x4288	0xAC0F8008  LDI.L	R0, SP, #8
0x428C	0x00340A03  CALL	__Lib_MmcFat16_f16_DirentToDir+0
;__Lib_MmcFat16.c, 609 :: 		
0x4290	0xAC2F8014  LDI.L	R2, SP, #20
0x4294	0x44314240  ADD.L	R3, R2, #36
0x4298	0xAC2F800C  LDI.L	R2, SP, #12
0x429C	0xB4310000  STI.L	R3, #0, R2
;__Lib_MmcFat16.c, 610 :: 		
0x42A0	0xAC2F8014  LDI.L	R2, SP, #20
0x42A4	0x44414280  ADD.L	R4, R2, #40
0x42A8	0xAC3F8008  LDI.L	R3, SP, #8
0x42AC	0x6420054C  LDK.L	R2, #_f16_sector+0
0x42B0	0x44218022  SUB.L	R2, R3, R2
0x42B4	0x44214059  LSHR.L	R2, R2, #5
0x42B8	0xB2410000  STI.S	R4, #0, R2
;__Lib_MmcFat16.c, 611 :: 		
L___Lib_MmcFat16_stat91:
;__Lib_MmcFat16.c, 612 :: 		
0x42BC	0x64000000  LDK.L	R0, #0
0x42C0	0x003010CC  JMP	L_end_stat
;__Lib_MmcFat16.c, 613 :: 		
L___Lib_MmcFat16_stat89:
;__Lib_MmcFat16.c, 614 :: 		
; i start address is: 4 (R1)
0x42C4	0xAC2F8008  LDI.L	R2, SP, #8
0x42C8	0x44314200  ADD.L	R3, R2, #32
0x42CC	0xB5F18008  STI.L	SP, #8, R3
;__Lib_MmcFat16.c, 615 :: 		
0x42D0	0xC4200750  LDA.L	R2, __Lib_MmcFat16_f16_sectBuffEnd+0
0x42D4	0x5DE18022  CMP.L	R3, R2
0x42D8	0x002010C0  JMPC	R30, Z, #0, L___Lib_MmcFat16_stat92
;__Lib_MmcFat16.c, 617 :: 		
0x42DC	0xAC2F800C  LDI.L	R2, SP, #12
0x42E0	0x44214010  ADD.L	R2, R2, #1
0x42E4	0xB5F1000C  STI.L	SP, #12, R2
;__Lib_MmcFat16.c, 618 :: 		
0x42E8	0x6420054C  LDK.L	R2, #_f16_sector+0
0x42EC	0xB5F10008  STI.L	SP, #8, R2
;__Lib_MmcFat16.c, 619 :: 		
0x42F0	0xB3F08000  STI.S	SP, #0, R1
0x42F4	0x6400054C  LDK.L	R0, #_f16_sector+0
0x42F8	0x00340DF9  CALL	_Mmc_Multi_Read_Sector+0
0x42FC	0xAA1F8000  LDI.S	R1, SP, #0
;__Lib_MmcFat16.c, 620 :: 		
L___Lib_MmcFat16_stat92:
;__Lib_MmcFat16.c, 594 :: 		
0x4300	0x4420C010  ADD.L	R2, R1, #1
; i end address is: 4 (R1)
; i start address is: 24 (R6)
0x4304	0x4461400D  BEXTU.L	R6, R2, #0
;__Lib_MmcFat16.c, 621 :: 		
0x4308	0x4413400D  BEXTU.L	R1, R6, #0
; i end address is: 24 (R6)
0x430C	0x0030108C  JMP	L___Lib_MmcFat16_stat86
L___Lib_MmcFat16_stat87:
;__Lib_MmcFat16.c, 623 :: 		
0x4310	0x00340DCB  CALL	_Mmc_Multi_Read_Stop+0
0x4314	0x5BE04002  CMP.S	R0, #0
0x4318	0x002810CB  JMPC	R30, Z, #1, L___Lib_MmcFat16_stat93
;__Lib_MmcFat16.c, 625 :: 		
0x431C	0x64200010  LDK.L	R2, #16
0x4320	0xB820054A  STA.B	___f16_errno+0, R2
;__Lib_MmcFat16.c, 626 :: 		
0x4324	0x640FFFFF  LDK.L	R0, #-1
0x4328	0x003010CC  JMP	L_end_stat
;__Lib_MmcFat16.c, 627 :: 		
L___Lib_MmcFat16_stat93:
;__Lib_MmcFat16.c, 630 :: 		
0x432C	0x640FFFFF  LDK.L	R0, #-1
;__Lib_MmcFat16.c, 631 :: 		
L_end_stat:
0x4330	0x99D00000  UNLINK	LR
0x4334	0xA0000000  RETURN	
; end of __Lib_MmcFat16_stat
__Lib_MmcFat16_f16_normalize:
;__Lib_MmcFat16.c, 87 :: 		
; s start address is: 0 (R0)
0x3AFC	0x95D00010  LINK	LR, #16
0x3B00	0x44604000  MOVE.L	R6, R0
; s end address is: 0 (R0)
; s start address is: 24 (R6)
;__Lib_MmcFat16.c, 93 :: 		
0x3B04	0x441FC040  ADD.L	R1, SP, #4
; ptr start address is: 28 (R7)
0x3B08	0x4470C000  MOVE.L	R7, R1
;__Lib_MmcFat16.c, 94 :: 		
; olds start address is: 32 (R8)
0x3B0C	0x44834000  MOVE.L	R8, R6
;__Lib_MmcFat16.c, 95 :: 		
0x3B10	0x6420000B  LDK.L	R2, #11
0x3B14	0x4400C000  MOVE.L	R0, R1
0x3B18	0x64100020  LDK.L	R1, #32
0x3B1C	0x003411D8  CALL	_memset+0
; ptr end address is: 28 (R7)
; olds end address is: 32 (R8)
; s end address is: 24 (R6)
0x3B20	0x4453C000  MOVE.L	R5, R7
0x3B24	0x44444000  MOVE.L	R4, R8
;__Lib_MmcFat16.c, 96 :: 		
L___Lib_MmcFat16_f16_normalize0:
; olds start address is: 16 (R4)
; ptr start address is: 20 (R5)
; s start address is: 24 (R6)
0x3B28	0xA8130000  LDI.B	R1, R6, #0
0x3B2C	0x59E0C002  CMP.B	R1, #0
0x3B30	0x00280ED4  JMPC	R30, Z, #1, L___Lib_MmcFat16_f16_normalize401
0x3B34	0xA8130000  LDI.B	R1, R6, #0
0x3B38	0x4400D00D  BEXTU.L	R0, R1, #256
0x3B3C	0x003406B4  CALL	_isspace+0
0x3B40	0x5BE04002  CMP.S	R0, #0
0x3B44	0x00280ED4  JMPC	R30, Z, #1, L___Lib_MmcFat16_f16_normalize400
L___Lib_MmcFat16_f16_normalize399:
;__Lib_MmcFat16.c, 98 :: 		
0x3B48	0x44634010  ADD.L	R6, R6, #1
;__Lib_MmcFat16.c, 99 :: 		
0x3B4C	0x00300ECA  JMP	L___Lib_MmcFat16_f16_normalize0
;__Lib_MmcFat16.c, 96 :: 		
L___Lib_MmcFat16_f16_normalize401:
L___Lib_MmcFat16_f16_normalize400:
;__Lib_MmcFat16.c, 100 :: 		
0x3B50	0x6410023E  LDK.L	R1, #?lstr1___Lib_MmcFat16+0
0x3B54	0x44034000  MOVE.L	R0, R6
0x3B58	0x0034072A  CALL	_strcmp+0
0x3B5C	0x5BE04002  CMP.S	R0, #0
0x3B60	0x00200EE1  JMPC	R30, Z, #0, L___Lib_MmcFat16_f16_normalize4
; ptr end address is: 20 (R5)
; s end address is: 24 (R6)
;__Lib_MmcFat16.c, 102 :: 		
0x3B64	0x442FC040  ADD.L	R2, SP, #4
0x3B68	0x6410002E  LDK.L	R1, #46
0x3B6C	0xB0208000  STI.B	R2, #0, R1
;__Lib_MmcFat16.c, 103 :: 		
0x3B70	0x44214010  ADD.L	R2, R2, #1
0x3B74	0x6410002E  LDK.L	R1, #46
0x3B78	0xB0208000  STI.B	R2, #0, R1
;__Lib_MmcFat16.c, 104 :: 		
0x3B7C	0x44024000  MOVE.L	R0, R4
0x3B80	0x00300F13  JMP	L___Lib_MmcFat16_f16_normalize5
L___Lib_MmcFat16_f16_normalize4:
;__Lib_MmcFat16.c, 105 :: 		
; s start address is: 24 (R6)
; ptr start address is: 20 (R5)
0x3B84	0x64100241  LDK.L	R1, #?lstr2___Lib_MmcFat16+0
0x3B88	0x44034000  MOVE.L	R0, R6
0x3B8C	0x0034072A  CALL	_strcmp+0
0x3B90	0x5BE04002  CMP.S	R0, #0
0x3B94	0x00200EEB  JMPC	R30, Z, #0, L___Lib_MmcFat16_f16_normalize6
; ptr end address is: 20 (R5)
; s end address is: 24 (R6)
;__Lib_MmcFat16.c, 107 :: 		
0x3B98	0x442FC040  ADD.L	R2, SP, #4
0x3B9C	0x6410002E  LDK.L	R1, #46
0x3BA0	0xB0208000  STI.B	R2, #0, R1
;__Lib_MmcFat16.c, 108 :: 		
0x3BA4	0x44024000  MOVE.L	R0, R4
0x3BA8	0x00300F13  JMP	L___Lib_MmcFat16_f16_normalize7
L___Lib_MmcFat16_f16_normalize6:
;__Lib_MmcFat16.c, 111 :: 		
; s start address is: 24 (R6)
; ptr start address is: 20 (R5)
0x3BAC	0x44224000  MOVE.L	R2, R4
; ptr end address is: 20 (R5)
; s end address is: 24 (R6)
0x3BB0	0x4442C000  MOVE.L	R4, R5
0x3BB4	0x44334000  MOVE.L	R3, R6
L___Lib_MmcFat16_f16_normalize8:
; olds end address is: 16 (R4)
; s start address is: 12 (R3)
; ptr start address is: 16 (R4)
; olds start address is: 8 (R2)
0x3BB8	0xA8118000  LDI.B	R1, R3, #0
0x3BBC	0x59E0C002  CMP.B	R1, #0
0x3BC0	0x00280F00  JMPC	R30, Z, #1, L___Lib_MmcFat16_f16_normalize404
0x3BC4	0xA8118000  LDI.B	R1, R3, #0
0x3BC8	0x4400D00D  BEXTU.L	R0, R1, #256
0x3BCC	0x003406B4  CALL	_isspace+0
0x3BD0	0x5BE04002  CMP.S	R0, #0
0x3BD4	0x00200F00  JMPC	R30, Z, #0, L___Lib_MmcFat16_f16_normalize403
0x3BD8	0xA8118000  LDI.B	R1, R3, #0
0x3BDC	0x59E0C2E2  CMP.B	R1, #46
0x3BE0	0x00280F00  JMPC	R30, Z, #1, L___Lib_MmcFat16_f16_normalize402
L___Lib_MmcFat16_f16_normalize398:
;__Lib_MmcFat16.c, 113 :: 		
0x3BE4	0xA8118000  LDI.B	R1, R3, #0
0x3BE8	0xB0408000  STI.B	R4, #0, R1
0x3BEC	0x44124010  ADD.L	R1, R4, #1
; ptr end address is: 16 (R4)
; ptr start address is: 0 (R0)
0x3BF0	0x4400C000  MOVE.L	R0, R1
0x3BF4	0x4431C010  ADD.L	R3, R3, #1
;__Lib_MmcFat16.c, 114 :: 		
; ptr end address is: 0 (R0)
0x3BF8	0x44404000  MOVE.L	R4, R0
0x3BFC	0x00300EEE  JMP	L___Lib_MmcFat16_f16_normalize8
;__Lib_MmcFat16.c, 111 :: 		
L___Lib_MmcFat16_f16_normalize404:
L___Lib_MmcFat16_f16_normalize403:
L___Lib_MmcFat16_f16_normalize402:
;__Lib_MmcFat16.c, 115 :: 		
0x3C00	0xA8118000  LDI.B	R1, R3, #0
0x3C04	0x59E0C2E2  CMP.B	R1, #46
0x3C08	0x00200F05  JMPC	R30, Z, #0, L___Lib_MmcFat16_f16_normalize405
;__Lib_MmcFat16.c, 117 :: 		
0x3C0C	0x4401C010  ADD.L	R0, R3, #1
; s end address is: 12 (R3)
; s start address is: 0 (R0)
; s end address is: 0 (R0)
;__Lib_MmcFat16.c, 118 :: 		
0x3C10	0x00300F06  JMP	L___Lib_MmcFat16_f16_normalize12
L___Lib_MmcFat16_f16_normalize405:
;__Lib_MmcFat16.c, 115 :: 		
0x3C14	0x4401C000  MOVE.L	R0, R3
;__Lib_MmcFat16.c, 118 :: 		
L___Lib_MmcFat16_f16_normalize12:
;__Lib_MmcFat16.c, 119 :: 		
; s start address is: 0 (R0)
0x3C18	0x443FC040  ADD.L	R3, SP, #4
0x3C1C	0x4431C080  ADD.L	R3, R3, #8
; ptr start address is: 12 (R3)
; olds end address is: 8 (R2)
; s end address is: 0 (R0)
; ptr end address is: 12 (R3)
0x3C20	0xB5F00000  STI.L	SP, #0, R0
0x3C24	0x44014000  MOVE.L	R0, R2
0x3C28	0xAC2F8000  LDI.L	R2, SP, #0
;__Lib_MmcFat16.c, 120 :: 		
L___Lib_MmcFat16_f16_normalize13:
; ptr start address is: 12 (R3)
; s start address is: 8 (R2)
; olds start address is: 0 (R0)
0x3C2C	0xA8110000  LDI.B	R1, R2, #0
0x3C30	0x59E0C202  CMP.B	R1, #32
0x3C34	0x01A00F13  JMPC	R30, A, #0, L___Lib_MmcFat16_f16_normalize14
;__Lib_MmcFat16.c, 122 :: 		
0x3C38	0xA8110000  LDI.B	R1, R2, #0
0x3C3C	0xB0308000  STI.B	R3, #0, R1
0x3C40	0x4431C010  ADD.L	R3, R3, #1
0x3C44	0x44214010  ADD.L	R2, R2, #1
;__Lib_MmcFat16.c, 123 :: 		
; ptr end address is: 12 (R3)
; s end address is: 8 (R2)
0x3C48	0x00300F0B  JMP	L___Lib_MmcFat16_f16_normalize13
L___Lib_MmcFat16_f16_normalize14:
;__Lib_MmcFat16.c, 124 :: 		
L___Lib_MmcFat16_f16_normalize7:
; olds end address is: 0 (R0)
; olds start address is: 0 (R0)
; olds end address is: 0 (R0)
L___Lib_MmcFat16_f16_normalize5:
;__Lib_MmcFat16.c, 126 :: 		
; olds start address is: 0 (R0)
0x3C4C	0x441FC040  ADD.L	R1, SP, #4
0x3C50	0x6420000B  LDK.L	R2, #11
; olds end address is: 0 (R0)
0x3C54	0x00341118  CALL	_memcpy+0
;__Lib_MmcFat16.c, 127 :: 		
L_end_f16_normalize:
0x3C58	0x99D00000  UNLINK	LR
0x3C5C	0xA0000000  RETURN	
; end of __Lib_MmcFat16_f16_normalize
_isspace:
;__Lib_CType.c, 35 :: 		
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 36 :: 		
0x1AD0	0x59E04202  CMP.B	R0, #32
0x1AD4	0x002806BD  JMPC	R30, Z, #1, L_isspace15
0x1AD8	0x59E040D2  CMP.B	R0, #13
0x1ADC	0x01A806BB  JMPC	R30, A, #1, L__isspace38
0x1AE0	0x59E04092  CMP.B	R0, #9
0x1AE4	0x006806BB  JMPC	R30, C, #1, L__isspace37
; character end address is: 0 (R0)
0x1AE8	0x003006BD  JMP	L_isspace15
L__isspace38:
L__isspace37:
0x1AEC	0x64100000  LDK.L	R1, #0
0x1AF0	0x003006BE  JMP	L_isspace14
L_isspace15:
0x1AF4	0x64100001  LDK.L	R1, #1
L_isspace14:
0x1AF8	0x4400D00D  BEXTU.L	R0, R1, #256
;__Lib_CType.c, 37 :: 		
L_end_isspace:
0x1AFC	0xA0000000  RETURN	
; end of _isspace
_strcmp:
;__Lib_CString.c, 122 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x1CA8	0x95D00004  LINK	LR, #4
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
0x1CAC	0xB5F08000  STI.L	SP, #0, R1
; s1 end address is: 0 (R0)
; s2 end address is: 4 (R1)
0x1CB0	0x44104000  MOVE.L	R1, R0
0x1CB4	0xAC0F8000  LDI.L	R0, SP, #0
;__Lib_CString.c, 124 :: 		
L_strcmp30:
; s2 start address is: 0 (R0)
; s1 start address is: 4 (R1)
0x1CB8	0xA8208000  LDI.B	R2, R1, #0
0x1CBC	0x59E14002  CMP.B	R2, #0
0x1CC0	0x00280738  JMPC	R30, Z, #1, L__strcmp89
0x1CC4	0xA8308000  LDI.B	R3, R1, #0
0x1CC8	0xA8200000  LDI.B	R2, R0, #0
0x1CCC	0x59E18022  CMP.B	R3, R2
0x1CD0	0x00200738  JMPC	R30, Z, #0, L__strcmp88
L__strcmp87:
;__Lib_CString.c, 125 :: 		
0x1CD4	0x4410C010  ADD.L	R1, R1, #1
0x1CD8	0x44004010  ADD.L	R0, R0, #1
0x1CDC	0x0030072E  JMP	L_strcmp30
;__Lib_CString.c, 124 :: 		
L__strcmp89:
L__strcmp88:
;__Lib_CString.c, 127 :: 		
0x1CE0	0xA8308000  LDI.B	R3, R1, #0
; s1 end address is: 4 (R1)
0x1CE4	0xA8200000  LDI.B	R2, R0, #0
; s2 end address is: 0 (R0)
0x1CE8	0x44218022  SUB.L	R2, R3, R2
0x1CEC	0x4401400C  BEXTS.L	R0, R2, #0
;__Lib_CString.c, 128 :: 		
L_end_strcmp:
0x1CF0	0x99D00000  UNLINK	LR
0x1CF4	0xA0000000  RETURN	
; end of _strcmp
_Mmc_Multi_Read_Start:
;__Lib_Mmc_SDHOST.c, 121 :: 		
; sector start address is: 0 (R0)
; sector end address is: 0 (R0)
; sector start address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 122 :: 		
; sector end address is: 0 (R0)
0x3E50	0xC4600254  LDA.L	R6, __Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_Ptr+0
0x3E54	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 123 :: 		
L_end_Mmc_Multi_Read_Start:
0x3E58	0xA0000000  RETURN	
; end of _Mmc_Multi_Read_Start
__Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SPI:
;__Lib_Mmc_SDHOST.c, 610 :: 		
; sector start address is: 0 (R0)
0x1CF8	0x44204000  MOVE.L	R2, R0
; sector end address is: 0 (R0)
; sector start address is: 8 (R2)
;__Lib_Mmc_SDHOST.c, 614 :: 		
0x1CFC	0x00340DFC  CALL	__Lib_Mmc_SDHOST_Mmc_Select_SPI+0
;__Lib_Mmc_SDHOST.c, 616 :: 		
0x1D00	0xC0100243  LDA.B	R1, __Lib_Mmc_SDHOST_cardType+0
0x1D04	0x5BE0C042  CMP.S	R1, #4
0x1D08	0x00200745  JMPC	R30, Z, #0, L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SPI63
;__Lib_Mmc_SDHOST.c, 617 :: 		
; byte_start start address is: 0 (R0)
0x1D0C	0x44014000  MOVE.L	R0, R2
; sector end address is: 8 (R2)
; byte_start end address is: 0 (R0)
0x1D10	0x00300746  JMP	L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SPI64
L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SPI63:
;__Lib_Mmc_SDHOST.c, 619 :: 		
; sector start address is: 8 (R2)
0x1D14	0x44014098  ASHL.L	R0, R2, #9
; sector end address is: 8 (R2)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SPI64:
;__Lib_Mmc_SDHOST.c, 622 :: 		
; byte_start start address is: 0 (R0)
0x1D18	0x642000FF  LDK.L	R2, #255
0x1D1C	0x44104000  MOVE.L	R1, R0
; byte_start end address is: 0 (R0)
0x1D20	0x64000012  LDK.L	R0, #18
0x1D24	0x00340D58  CALL	__Lib_Mmc_SDHOST_Mmc_Send_Command_SPI+0
;__Lib_Mmc_SDHOST.c, 623 :: 		
0x1D28	0x5BE04002  CMP.S	R0, #0
0x1D2C	0x0028074F  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SPI65
;__Lib_Mmc_SDHOST.c, 625 :: 		
0x1D30	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 626 :: 		
0x1D34	0x64000001  LDK.L	R0, #1
0x1D38	0x00300750  JMP	L_end_Mmc_Multi_Read_Start_SPI
;__Lib_Mmc_SDHOST.c, 627 :: 		
L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SPI65:
;__Lib_Mmc_SDHOST.c, 628 :: 		
0x1D3C	0x64000000  LDK.L	R0, #0
;__Lib_Mmc_SDHOST.c, 629 :: 		
L_end_Mmc_Multi_Read_Start_SPI:
0x1D40	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SPI
__Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SPI:
;__Lib_Mmc_SDHOST.c, 691 :: 		
; sector start address is: 0 (R0)
0x1D44	0x44204000  MOVE.L	R2, R0
; sector end address is: 0 (R0)
; sector start address is: 8 (R2)
;__Lib_Mmc_SDHOST.c, 695 :: 		
0x1D48	0x00340DFC  CALL	__Lib_Mmc_SDHOST_Mmc_Select_SPI+0
;__Lib_Mmc_SDHOST.c, 697 :: 		
0x1D4C	0xC0100243  LDA.B	R1, __Lib_Mmc_SDHOST_cardType+0
0x1D50	0x5BE0C042  CMP.S	R1, #4
0x1D54	0x00200758  JMPC	R30, Z, #0, L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SPI78
;__Lib_Mmc_SDHOST.c, 698 :: 		
; byte_start start address is: 0 (R0)
0x1D58	0x44014000  MOVE.L	R0, R2
; sector end address is: 8 (R2)
; byte_start end address is: 0 (R0)
0x1D5C	0x00300759  JMP	L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SPI79
L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SPI78:
;__Lib_Mmc_SDHOST.c, 700 :: 		
; sector start address is: 8 (R2)
0x1D60	0x44014098  ASHL.L	R0, R2, #9
; sector end address is: 8 (R2)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SPI79:
;__Lib_Mmc_SDHOST.c, 703 :: 		
; byte_start start address is: 0 (R0)
0x1D64	0x642000FF  LDK.L	R2, #255
0x1D68	0x44104000  MOVE.L	R1, R0
; byte_start end address is: 0 (R0)
0x1D6C	0x64000019  LDK.L	R0, #25
0x1D70	0x00340D58  CALL	__Lib_Mmc_SDHOST_Mmc_Send_Command_SPI+0
0x1D74	0x5BE04002  CMP.S	R0, #0
0x1D78	0x00280762  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SPI80
;__Lib_Mmc_SDHOST.c, 705 :: 		
0x1D7C	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 706 :: 		
0x1D80	0x64000001  LDK.L	R0, #1
0x1D84	0x00300769  JMP	L_end_Mmc_Multi_Write_Start_SPI
;__Lib_Mmc_SDHOST.c, 707 :: 		
L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SPI80:
;__Lib_Mmc_SDHOST.c, 711 :: 		
0x1D88	0x640000FF  LDK.L	R0, #255
0x1D8C	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x1D90	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 712 :: 		
0x1D94	0x640000FF  LDK.L	R0, #255
0x1D98	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x1D9C	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 713 :: 		
0x1DA0	0x64000000  LDK.L	R0, #0
;__Lib_Mmc_SDHOST.c, 715 :: 		
L_end_Mmc_Multi_Write_Start_SPI:
0x1DA4	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SPI
__Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SDHost:
;__Lib_Mmc_SDHOST.c, 825 :: 		
; sector start address is: 0 (R0)
; sector end address is: 0 (R0)
; sector start address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 827 :: 		
; sector end address is: 0 (R0)
0x1C8C	0x003402EB  CALL	_SDHost_MultiReadStart+0
0x1C90	0x59E04002  CMP.B	R0, #0
0x1C94	0x00200728  JMPC	R30, Z, #0, L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SDHost94
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SDHost?T141 start address is: 0 (R0)
0x1C98	0x64000000  LDK.L	R0, #0
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SDHost?T141 end address is: 0 (R0)
0x1C9C	0x00300729  JMP	L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SDHost95
L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SDHost94:
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SDHost?T141 start address is: 0 (R0)
0x1CA0	0x64000001  LDK.L	R0, #1
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SDHost?T141 end address is: 0 (R0)
L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SDHost95:
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SDHost?T141 start address is: 0 (R0)
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SDHost?T141 end address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 828 :: 		
L_end_Mmc_Multi_Read_Start_SDHost:
0x1CA4	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SDHost
_SDHost_MultiReadStart:
;__Lib_SDHost.c, 2278 :: 		
; addr start address is: 0 (R0)
0x0BAC	0x95D00004  LINK	LR, #4
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_SDHost.c, 2280 :: 		
;__Lib_SDHost.c, 2282 :: 		
;__Lib_SDHost.c, 2283 :: 		
;__Lib_SDHost.c, 2284 :: 		
;__Lib_SDHost.c, 2289 :: 		
0x0BB0	0xC01007FD  LDA.B	R1, __Lib_SDHost_sdhostCtx+1
0x0BB4	0x59E0C012  CMP.B	R1, #1
0x0BB8	0x002002F1  JMPC	R30, Z, #0, L__SDHost_MultiReadStart380
;__Lib_SDHost.c, 2291 :: 		
0x0BBC	0x44704098  ASHL.L	R7, R0, #9
; addr end address is: 0 (R0)
; addr start address is: 28 (R7)
; addr end address is: 28 (R7)
;__Lib_SDHost.c, 2292 :: 		
0x0BC0	0x003002F2  JMP	L_SDHost_MultiReadStart336
L__SDHost_MultiReadStart380:
;__Lib_SDHost.c, 2289 :: 		
0x0BC4	0x44704000  MOVE.L	R7, R0
;__Lib_SDHost.c, 2292 :: 		
L_SDHost_MultiReadStart336:
;__Lib_SDHost.c, 2308 :: 		
; addr start address is: 28 (R7)
0x0BC8	0x441FC000  ADD.L	R1, SP, #0
0x0BCC	0x4440C000  MOVE.L	R4, R1
0x0BD0	0x64300200  LDK.L	R3, #512
0x0BD4	0x64200000  LDK.L	R2, #0
0x0BD8	0x64100000  LDK.L	R1, #0
0x0BDC	0x64000010  LDK.L	R0, #16
0x0BE0	0x00340644  CALL	_SDHost_SendCMD+0
; sdHostStatus start address is: 0 (R0)
;__Lib_SDHost.c, 2315 :: 		
0x0BE4	0x641F0200  LDK.L	R1, #-65024
0x0BE8	0xBC110404  STA.L	#66564, R1
;__Lib_SDHost.c, 2318 :: 		
0x0BEC	0xBC710408  STA.L	#66568, R7
; addr end address is: 28 (R7)
;__Lib_SDHost.c, 2323 :: 		
0x0BF0	0x6410123A  LDK.L	R1, #4666
0x0BF4	0x4410C108  ASHL.L	R1, R1, #16
0x0BF8	0x4410C365  OR.L	R1, R1, #54
0x0BFC	0xBC11040C  STA.L	#66572, R1
; sdHostStatus end address is: 0 (R0)
0x0C00	0x4440500D  BEXTU.L	R4, R0, #256
;__Lib_SDHost.c, 2326 :: 		
L_SDHost_MultiReadStart337:
; sdHostStatus start address is: 16 (R4)
0x0C04	0x64000013  LDK.L	R0, #19
0x0C08	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x0C0C	0x44104014  AND.L	R1, R0, #1
0x0C10	0x5DE0C002  CMP.L	R1, #0
0x0C14	0x00200307  JMPC	R30, Z, #0, L_SDHost_MultiReadStart338
;__Lib_SDHost.c, 2329 :: 		
0x0C18	0x00300301  JMP	L_SDHost_MultiReadStart337
L_SDHost_MultiReadStart338:
;__Lib_SDHost.c, 2332 :: 		
0x0C1C	0x64100013  LDK.L	R1, #19
0x0C20	0x64000001  LDK.L	R0, #1
0x0C24	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 2334 :: 		
0x0C28	0x4402500D  BEXTU.L	R0, R4, #256
; sdHostStatus end address is: 16 (R4)
;__Lib_SDHost.c, 2335 :: 		
L_end_SDHost_MultiReadStart:
0x0C2C	0x99D00000  UNLINK	LR
0x0C30	0xA0000000  RETURN	
; end of _SDHost_MultiReadStart
__Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SDHost:
;__Lib_Mmc_SDHOST.c, 852 :: 		
; sector start address is: 0 (R0)
; sector end address is: 0 (R0)
; sector start address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 854 :: 		
; sector end address is: 0 (R0)
0x1B00	0x0034025D  CALL	_SDHost_MultiWriteStart+0
0x1B04	0x59E04002  CMP.B	R0, #0
0x1B08	0x002006C5  JMPC	R30, Z, #0, L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SDHost100
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SDHost?T147 start address is: 0 (R0)
0x1B0C	0x64000000  LDK.L	R0, #0
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SDHost?T147 end address is: 0 (R0)
0x1B10	0x003006C6  JMP	L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SDHost101
L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SDHost100:
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SDHost?T147 start address is: 0 (R0)
0x1B14	0x64000001  LDK.L	R0, #1
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SDHost?T147 end address is: 0 (R0)
L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SDHost101:
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SDHost?T147 start address is: 0 (R0)
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SDHost?T147 end address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 855 :: 		
L_end_Mmc_Multi_Write_Start_SDHost:
0x1B18	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SDHost
_SDHost_MultiWriteStart:
;__Lib_SDHost.c, 2409 :: 		
; addr start address is: 0 (R0)
0x0974	0x95D00004  LINK	LR, #4
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_SDHost.c, 2411 :: 		
;__Lib_SDHost.c, 2413 :: 		
;__Lib_SDHost.c, 2414 :: 		
;__Lib_SDHost.c, 2420 :: 		
0x0978	0xC01007FD  LDA.B	R1, __Lib_SDHost_sdhostCtx+1
0x097C	0x59E0C012  CMP.B	R1, #1
0x0980	0x00200263  JMPC	R30, Z, #0, L__SDHost_MultiWriteStart381
;__Lib_SDHost.c, 2422 :: 		
0x0984	0x44704098  ASHL.L	R7, R0, #9
; addr end address is: 0 (R0)
; addr start address is: 28 (R7)
; addr end address is: 28 (R7)
;__Lib_SDHost.c, 2423 :: 		
0x0988	0x00300264  JMP	L_SDHost_MultiWriteStart347
L__SDHost_MultiWriteStart381:
;__Lib_SDHost.c, 2420 :: 		
0x098C	0x44704000  MOVE.L	R7, R0
;__Lib_SDHost.c, 2423 :: 		
L_SDHost_MultiWriteStart347:
;__Lib_SDHost.c, 2441 :: 		
; addr start address is: 28 (R7)
0x0990	0x441FC000  ADD.L	R1, SP, #0
0x0994	0x4440C000  MOVE.L	R4, R1
0x0998	0x64300200  LDK.L	R3, #512
0x099C	0x64200000  LDK.L	R2, #0
0x09A0	0x64100000  LDK.L	R1, #0
0x09A4	0x64000010  LDK.L	R0, #16
0x09A8	0x00340644  CALL	_SDHost_SendCMD+0
; sdHostStatus start address is: 0 (R0)
;__Lib_SDHost.c, 2448 :: 		
0x09AC	0x641F0200  LDK.L	R1, #-65024
0x09B0	0xBC110404  STA.L	#66564, R1
;__Lib_SDHost.c, 2451 :: 		
0x09B4	0xBC710408  STA.L	#66568, R7
; addr end address is: 28 (R7)
;__Lib_SDHost.c, 2456 :: 		
0x09B8	0x6410193A  LDK.L	R1, #6458
0x09BC	0x4410C108  ASHL.L	R1, R1, #16
0x09C0	0x4410C265  OR.L	R1, R1, #38
0x09C4	0xBC11040C  STA.L	#66572, R1
; sdHostStatus end address is: 0 (R0)
0x09C8	0x4440500D  BEXTU.L	R4, R0, #256
;__Lib_SDHost.c, 2459 :: 		
L_SDHost_MultiWriteStart348:
; sdHostStatus start address is: 16 (R4)
0x09CC	0x64000013  LDK.L	R0, #19
0x09D0	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x09D4	0x44104014  AND.L	R1, R0, #1
0x09D8	0x5DE0C002  CMP.L	R1, #0
0x09DC	0x00200279  JMPC	R30, Z, #0, L_SDHost_MultiWriteStart349
;__Lib_SDHost.c, 2462 :: 		
0x09E0	0x00300273  JMP	L_SDHost_MultiWriteStart348
L_SDHost_MultiWriteStart349:
;__Lib_SDHost.c, 2465 :: 		
0x09E4	0x64100013  LDK.L	R1, #19
0x09E8	0x64000001  LDK.L	R0, #1
0x09EC	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 2467 :: 		
0x09F0	0x4402500D  BEXTU.L	R0, R4, #256
; sdHostStatus end address is: 16 (R4)
;__Lib_SDHost.c, 2468 :: 		
L_end_SDHost_MultiWriteStart:
0x09F4	0x99D00000  UNLINK	LR
0x09F8	0xA0000000  RETURN	
; end of _SDHost_MultiWriteStart
_Mmc_Multi_Read_Sector:
;__Lib_Mmc_SDHOST.c, 125 :: 		
; dbuff start address is: 0 (R0)
; dbuff end address is: 0 (R0)
; dbuff start address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 126 :: 		
; dbuff end address is: 0 (R0)
0x37E4	0xC4600244  LDA.L	R6, __Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_Ptr+0
0x37E8	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 127 :: 		
L_end_Mmc_Multi_Read_Sector:
0x37EC	0xA0000000  RETURN	
; end of _Mmc_Multi_Read_Sector
__Lib_Mmc_SDHOST_Mmc_Read_Cid_SPI:
;__Lib_Mmc_SDHOST.c, 527 :: 		
0x1B1C	0x95D00010  LINK	LR, #16
0x1B20	0xB5F00004  STI.L	SP, #4, R0
;__Lib_Mmc_SDHOST.c, 530 :: 		
0x1B24	0x00340DFC  CALL	__Lib_Mmc_SDHOST_Mmc_Select_SPI+0
;__Lib_Mmc_SDHOST.c, 533 :: 		
0x1B28	0x642000FF  LDK.L	R2, #255
0x1B2C	0x64100000  LDK.L	R1, #0
0x1B30	0x6400000A  LDK.L	R0, #10
0x1B34	0x00340D58  CALL	__Lib_Mmc_SDHOST_Mmc_Send_Command_SPI+0
0x1B38	0x5BE04002  CMP.S	R0, #0
0x1B3C	0x002806D3  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Read_Cid_SPI49
;__Lib_Mmc_SDHOST.c, 535 :: 		
0x1B40	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 536 :: 		
0x1B44	0x64000001  LDK.L	R0, #1
0x1B48	0x003006F3  JMP	L_end_Mmc_Read_Cid_SPI
;__Lib_Mmc_SDHOST.c, 537 :: 		
L___Lib_Mmc_SDHOST_Mmc_Read_Cid_SPI49:
;__Lib_Mmc_SDHOST.c, 540 :: 		
L___Lib_Mmc_SDHOST_Mmc_Read_Cid_SPI50:
0x1B4C	0x640000FF  LDK.L	R0, #255
0x1B50	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x1B54	0x08340060  CALLI	R6
0x1B58	0x59E04FE2  CMP.B	R0, #254
0x1B5C	0x002806D9  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Read_Cid_SPI51
;__Lib_Mmc_SDHOST.c, 541 :: 		
0x1B60	0x003006D3  JMP	L___Lib_Mmc_SDHOST_Mmc_Read_Cid_SPI50
L___Lib_Mmc_SDHOST_Mmc_Read_Cid_SPI51:
;__Lib_Mmc_SDHOST.c, 544 :: 		
; i start address is: 12 (R3)
0x1B64	0x64300000  LDK.L	R3, #0
; i end address is: 12 (R3)
0x1B68	0x4421C00D  BEXTU.L	R2, R3, #0
L___Lib_Mmc_SDHOST_Mmc_Read_Cid_SPI52:
; i start address is: 8 (R2)
0x1B6C	0x5BE14102  CMP.S	R2, #16
0x1B70	0x006006EB  JMPC	R30, C, #0, L___Lib_Mmc_SDHOST_Mmc_Read_Cid_SPI53
;__Lib_Mmc_SDHOST.c, 545 :: 		
0x1B74	0xAC1F8004  LDI.L	R1, SP, #4
0x1B78	0x44108020  ADD.L	R1, R1, R2
0x1B7C	0xB5F0800C  STI.L	SP, #12, R1
0x1B80	0xB3F10000  STI.S	SP, #0, R2
0x1B84	0x640000FF  LDK.L	R0, #255
0x1B88	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x1B8C	0x08340060  CALLI	R6
0x1B90	0xAA2F8000  LDI.S	R2, SP, #0
0x1B94	0xAC1F800C  LDI.L	R1, SP, #12
0x1B98	0xB0100000  STI.B	R1, #0, R0
;__Lib_Mmc_SDHOST.c, 544 :: 		
0x1B9C	0x44114010  ADD.L	R1, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x1BA0	0x4430C00D  BEXTU.L	R3, R1, #0
;__Lib_Mmc_SDHOST.c, 546 :: 		
0x1BA4	0x4421C00D  BEXTU.L	R2, R3, #0
; i end address is: 12 (R3)
0x1BA8	0x003006DB  JMP	L___Lib_Mmc_SDHOST_Mmc_Read_Cid_SPI52
L___Lib_Mmc_SDHOST_Mmc_Read_Cid_SPI53:
;__Lib_Mmc_SDHOST.c, 549 :: 		
0x1BAC	0x640000FF  LDK.L	R0, #255
0x1BB0	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x1BB4	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 550 :: 		
0x1BB8	0x640000FF  LDK.L	R0, #255
0x1BBC	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x1BC0	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 552 :: 		
0x1BC4	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 555 :: 		
0x1BC8	0x64000000  LDK.L	R0, #0
;__Lib_Mmc_SDHOST.c, 556 :: 		
L_end_Mmc_Read_Cid_SPI:
0x1BCC	0x99D00000  UNLINK	LR
0x1BD0	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Read_Cid_SPI
__Lib_Mmc_SDHOST_Mmc_Read_Csd_SPI:
;__Lib_Mmc_SDHOST.c, 566 :: 		
0x1BD4	0x95D00010  LINK	LR, #16
0x1BD8	0xB5F00004  STI.L	SP, #4, R0
;__Lib_Mmc_SDHOST.c, 569 :: 		
0x1BDC	0x00340DFC  CALL	__Lib_Mmc_SDHOST_Mmc_Select_SPI+0
;__Lib_Mmc_SDHOST.c, 572 :: 		
0x1BE0	0x642000FF  LDK.L	R2, #255
0x1BE4	0x64100000  LDK.L	R1, #0
0x1BE8	0x64000009  LDK.L	R0, #9
0x1BEC	0x00340D58  CALL	__Lib_Mmc_SDHOST_Mmc_Send_Command_SPI+0
0x1BF0	0x5BE04002  CMP.S	R0, #0
0x1BF4	0x00280701  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Read_Csd_SPI55
;__Lib_Mmc_SDHOST.c, 574 :: 		
0x1BF8	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 575 :: 		
0x1BFC	0x64000001  LDK.L	R0, #1
0x1C00	0x00300721  JMP	L_end_Mmc_Read_Csd_SPI
;__Lib_Mmc_SDHOST.c, 576 :: 		
L___Lib_Mmc_SDHOST_Mmc_Read_Csd_SPI55:
;__Lib_Mmc_SDHOST.c, 579 :: 		
L___Lib_Mmc_SDHOST_Mmc_Read_Csd_SPI56:
0x1C04	0x640000FF  LDK.L	R0, #255
0x1C08	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x1C0C	0x08340060  CALLI	R6
0x1C10	0x59E04FE2  CMP.B	R0, #254
0x1C14	0x00280707  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Read_Csd_SPI57
;__Lib_Mmc_SDHOST.c, 580 :: 		
0x1C18	0x00300701  JMP	L___Lib_Mmc_SDHOST_Mmc_Read_Csd_SPI56
L___Lib_Mmc_SDHOST_Mmc_Read_Csd_SPI57:
;__Lib_Mmc_SDHOST.c, 583 :: 		
; i start address is: 12 (R3)
0x1C1C	0x64300000  LDK.L	R3, #0
; i end address is: 12 (R3)
0x1C20	0x4421C00D  BEXTU.L	R2, R3, #0
L___Lib_Mmc_SDHOST_Mmc_Read_Csd_SPI58:
; i start address is: 8 (R2)
0x1C24	0x5BE14102  CMP.S	R2, #16
0x1C28	0x00600719  JMPC	R30, C, #0, L___Lib_Mmc_SDHOST_Mmc_Read_Csd_SPI59
;__Lib_Mmc_SDHOST.c, 584 :: 		
0x1C2C	0xAC1F8004  LDI.L	R1, SP, #4
0x1C30	0x44108020  ADD.L	R1, R1, R2
0x1C34	0xB5F0800C  STI.L	SP, #12, R1
0x1C38	0xB3F10000  STI.S	SP, #0, R2
0x1C3C	0x640000FF  LDK.L	R0, #255
0x1C40	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x1C44	0x08340060  CALLI	R6
0x1C48	0xAA2F8000  LDI.S	R2, SP, #0
0x1C4C	0xAC1F800C  LDI.L	R1, SP, #12
0x1C50	0xB0100000  STI.B	R1, #0, R0
;__Lib_Mmc_SDHOST.c, 583 :: 		
0x1C54	0x44114010  ADD.L	R1, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x1C58	0x4430C00D  BEXTU.L	R3, R1, #0
;__Lib_Mmc_SDHOST.c, 585 :: 		
0x1C5C	0x4421C00D  BEXTU.L	R2, R3, #0
; i end address is: 12 (R3)
0x1C60	0x00300709  JMP	L___Lib_Mmc_SDHOST_Mmc_Read_Csd_SPI58
L___Lib_Mmc_SDHOST_Mmc_Read_Csd_SPI59:
;__Lib_Mmc_SDHOST.c, 588 :: 		
0x1C64	0x640000FF  LDK.L	R0, #255
0x1C68	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x1C6C	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 589 :: 		
0x1C70	0x640000FF  LDK.L	R0, #255
0x1C74	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x1C78	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 591 :: 		
0x1C7C	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 594 :: 		
0x1C80	0x64000000  LDK.L	R0, #0
;__Lib_Mmc_SDHOST.c, 595 :: 		
L_end_Mmc_Read_Csd_SPI:
0x1C84	0x99D00000  UNLINK	LR
0x1C88	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Read_Csd_SPI
__Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SPI:
;__Lib_Mmc_SDHOST.c, 635 :: 		
0x12EC	0x95D00010  LINK	LR, #16
0x12F0	0xB5F00004  STI.L	SP, #4, R0
;__Lib_Mmc_SDHOST.c, 637 :: 		
0x12F4	0x003400F9  CALL	__Lib_Mmc_SDHOST_Mmc_Wait_Data_Ready_SPI+0
;__Lib_Mmc_SDHOST.c, 639 :: 		
; i start address is: 12 (R3)
0x12F8	0x64300000  LDK.L	R3, #0
; i end address is: 12 (R3)
0x12FC	0x4421C00D  BEXTU.L	R2, R3, #0
L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SPI66:
; i start address is: 8 (R2)
0x1300	0x64100200  LDK.L	R1, #512
0x1304	0x5BE10012  CMP.S	R2, R1
0x1308	0x006004D1  JMPC	R30, C, #0, L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SPI67
;__Lib_Mmc_SDHOST.c, 641 :: 		
0x130C	0xAC1F8004  LDI.L	R1, SP, #4
0x1310	0x44108020  ADD.L	R1, R1, R2
0x1314	0xB5F0800C  STI.L	SP, #12, R1
0x1318	0xB3F10000  STI.S	SP, #0, R2
0x131C	0x640000FF  LDK.L	R0, #255
0x1320	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x1324	0x08340060  CALLI	R6
0x1328	0xAA2F8000  LDI.S	R2, SP, #0
0x132C	0xAC1F800C  LDI.L	R1, SP, #12
0x1330	0xB0100000  STI.B	R1, #0, R0
;__Lib_Mmc_SDHOST.c, 639 :: 		
0x1334	0x44114010  ADD.L	R1, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x1338	0x4430C00D  BEXTU.L	R3, R1, #0
;__Lib_Mmc_SDHOST.c, 642 :: 		
0x133C	0x4421C00D  BEXTU.L	R2, R3, #0
; i end address is: 12 (R3)
0x1340	0x003004C0  JMP	L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SPI66
L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SPI67:
;__Lib_Mmc_SDHOST.c, 645 :: 		
0x1344	0x640000FF  LDK.L	R0, #255
0x1348	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x134C	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 646 :: 		
0x1350	0x640000FF  LDK.L	R0, #255
0x1354	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x1358	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 648 :: 		
0x135C	0x64000000  LDK.L	R0, #0
;__Lib_Mmc_SDHOST.c, 649 :: 		
L_end_Mmc_Multi_Read_Sector_SPI:
0x1360	0x99D00000  UNLINK	LR
0x1364	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SPI
__Lib_Mmc_SDHOST_Mmc_Wait_Data_Ready_SPI:
;__Lib_Mmc_SDHOST.c, 601 :: 		
;__Lib_Mmc_SDHOST.c, 602 :: 		
L___Lib_Mmc_SDHOST_Mmc_Wait_Data_Ready_SPI61:
0x03E4	0x640000FF  LDK.L	R0, #255
0x03E8	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x03EC	0x08340060  CALLI	R6
0x03F0	0x59E04FE2  CMP.B	R0, #254
0x03F4	0x002800FF  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Wait_Data_Ready_SPI62
;__Lib_Mmc_SDHOST.c, 603 :: 		
0x03F8	0x003000F9  JMP	L___Lib_Mmc_SDHOST_Mmc_Wait_Data_Ready_SPI61
L___Lib_Mmc_SDHOST_Mmc_Wait_Data_Ready_SPI62:
;__Lib_Mmc_SDHOST.c, 604 :: 		
L_end_Mmc_Wait_Data_Ready_SPI:
0x03FC	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Wait_Data_Ready_SPI
__Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SPI:
;__Lib_Mmc_SDHOST.c, 721 :: 		
0x1234	0x95D00008  LINK	LR, #8
0x1238	0xB5F00004  STI.L	SP, #4, R0
;__Lib_Mmc_SDHOST.c, 724 :: 		
0x123C	0x640000FC  LDK.L	R0, #252
0x1240	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x1244	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 727 :: 		
; i start address is: 8 (R2)
0x1248	0x64200000  LDK.L	R2, #0
; i end address is: 8 (R2)
0x124C	0x4401400D  BEXTU.L	R0, R2, #0
L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SPI81:
; i start address is: 0 (R0)
0x1250	0x5BE05FF2  CMP.S	R0, #511
0x1254	0x01A804A3  JMPC	R30, A, #1, L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SPI82
;__Lib_Mmc_SDHOST.c, 728 :: 		
0x1258	0xAC1F8004  LDI.L	R1, SP, #4
0x125C	0x44108000  ADD.L	R1, R1, R0
0x1260	0xA8108000  LDI.B	R1, R1, #0
0x1264	0x4460D00D  BEXTU.L	R6, R1, #256
0x1268	0xB3F00000  STI.S	SP, #0, R0
0x126C	0x4403500D  BEXTU.L	R0, R6, #256
0x1270	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x1274	0x08340060  CALLI	R6
0x1278	0xAA0F8000  LDI.S	R0, SP, #0
;__Lib_Mmc_SDHOST.c, 727 :: 		
0x127C	0x44104010  ADD.L	R1, R0, #1
; i end address is: 0 (R0)
; i start address is: 8 (R2)
0x1280	0x4420C00D  BEXTU.L	R2, R1, #0
;__Lib_Mmc_SDHOST.c, 729 :: 		
0x1284	0x4401400D  BEXTU.L	R0, R2, #0
; i end address is: 8 (R2)
0x1288	0x00300494  JMP	L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SPI81
L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SPI82:
;__Lib_Mmc_SDHOST.c, 732 :: 		
0x128C	0x640000FF  LDK.L	R0, #255
0x1290	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x1294	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 733 :: 		
0x1298	0x640000FF  LDK.L	R0, #255
0x129C	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x12A0	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 736 :: 		
0x12A4	0x640000FF  LDK.L	R0, #255
0x12A8	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x12AC	0x08340060  CALLI	R6
; i start address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 737 :: 		
0x12B0	0x441041F4  AND.L	R1, R0, #31
; i end address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 738 :: 		
0x12B4	0x5BE0C052  CMP.S	R1, #5
0x12B8	0x002804B2  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SPI84
;__Lib_Mmc_SDHOST.c, 740 :: 		
0x12BC	0x00340DE7  CALL	__Lib_Mmc_SDHOST_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHOST.c, 741 :: 		
0x12C0	0x64000002  LDK.L	R0, #2
0x12C4	0x003004B9  JMP	L_end_Mmc_Multi_Write_Sector_SPI
;__Lib_Mmc_SDHOST.c, 742 :: 		
L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SPI84:
;__Lib_Mmc_SDHOST.c, 744 :: 		
L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SPI85:
0x12C8	0x640000FF  LDK.L	R0, #255
0x12CC	0xC46007F8  LDA.L	R6, _SPIM_Rd_Ptr+0
0x12D0	0x08340060  CALLI	R6
0x12D4	0x59E04FF2  CMP.B	R0, #255
0x12D8	0x002804B8  JMPC	R30, Z, #1, L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SPI86
;__Lib_Mmc_SDHOST.c, 745 :: 		
0x12DC	0x003004B2  JMP	L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SPI85
L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SPI86:
;__Lib_Mmc_SDHOST.c, 746 :: 		
0x12E0	0x64000000  LDK.L	R0, #0
;__Lib_Mmc_SDHOST.c, 747 :: 		
L_end_Mmc_Multi_Write_Sector_SPI:
0x12E4	0x99D00000  UNLINK	LR
0x12E8	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SPI
__Lib_Mmc_SDHOST_Mmc_Read_Cid_SDHost:
;__Lib_Mmc_SDHOST.c, 805 :: 		
; data_for_registers start address is: 0 (R0)
; data_for_registers end address is: 0 (R0)
; data_for_registers start address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 807 :: 		
; data_for_registers end address is: 0 (R0)
0x121C	0x00340472  CALL	_SDHost_GetCID+0
;__Lib_Mmc_SDHOST.c, 808 :: 		
0x1220	0x64000000  LDK.L	R0, #0
;__Lib_Mmc_SDHOST.c, 809 :: 		
L_end_Mmc_Read_Cid_SDHost:
0x1224	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Read_Cid_SDHost
_SDHost_GetCID:
;__Lib_SDHost.c, 2027 :: 		
; cid start address is: 0 (R0)
; cid end address is: 0 (R0)
; cid start address is: 0 (R0)
;__Lib_SDHost.c, 2032 :: 		
; tmpPtr start address is: 4 (R1)
0x11C8	0x64100800  LDK.L	R1, #__Lib_SDHost_sdhostCtx+4
;__Lib_SDHost.c, 2033 :: 		
; cnt start address is: 16 (R4)
0x11CC	0x64400000  LDK.L	R4, #0
; cid end address is: 0 (R0)
; tmpPtr end address is: 4 (R1)
; cnt end address is: 16 (R4)
0x11D0	0x44304000  MOVE.L	R3, R0
0x11D4	0x4400C000  MOVE.L	R0, R1
L_SDHost_GetCID304:
; cnt start address is: 16 (R4)
; cid start address is: 12 (R3)
; tmpPtr start address is: 0 (R0)
; tmpPtr start address is: 0 (R0)
; tmpPtr end address is: 0 (R0)
; cid start address is: 12 (R3)
; cid end address is: 12 (R3)
0x11D8	0x59E24102  CMP.B	R4, #16
0x11DC	0x0060047F  JMPC	R30, C, #0, L_SDHost_GetCID305
; tmpPtr end address is: 0 (R0)
; cid end address is: 12 (R3)
;__Lib_SDHost.c, 2035 :: 		
; cid start address is: 12 (R3)
; tmpPtr start address is: 0 (R0)
0x11E0	0x44218040  ADD.L	R2, R3, R4
0x11E4	0x44100040  ADD.L	R1, R0, R4
0x11E8	0xA8108000  LDI.B	R1, R1, #0
0x11EC	0xB0208000  STI.B	R2, #0, R1
;__Lib_SDHost.c, 2033 :: 		
0x11F0	0x44424010  ADD.L	R4, R4, #1
0x11F4	0x4442500D  BEXTU.L	R4, R4, #256
;__Lib_SDHost.c, 2036 :: 		
; tmpPtr end address is: 0 (R0)
; cid end address is: 12 (R3)
; cnt end address is: 16 (R4)
0x11F8	0x00300476  JMP	L_SDHost_GetCID304
L_SDHost_GetCID305:
;__Lib_SDHost.c, 2037 :: 		
L_end_SDHost_GetCID:
0x11FC	0xA0000000  RETURN	
; end of _SDHost_GetCID
__Lib_Mmc_SDHOST_Mmc_Read_Csd_SDHost:
;__Lib_Mmc_SDHOST.c, 815 :: 		
; data_for_registers start address is: 0 (R0)
; data_for_registers end address is: 0 (R0)
; data_for_registers start address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 817 :: 		
; data_for_registers end address is: 0 (R0)
0x1228	0x00340446  CALL	_SDHost_GetCSD+0
;__Lib_Mmc_SDHOST.c, 818 :: 		
0x122C	0x64000000  LDK.L	R0, #0
;__Lib_Mmc_SDHOST.c, 819 :: 		
L_end_Mmc_Read_Csd_SDHost:
0x1230	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Read_Csd_SDHost
_SDHost_GetCSD:
;__Lib_SDHost.c, 2043 :: 		
; csd start address is: 0 (R0)
; csd end address is: 0 (R0)
; csd start address is: 0 (R0)
;__Lib_SDHost.c, 2048 :: 		
; tmpPtr start address is: 4 (R1)
0x1118	0x64100810  LDK.L	R1, #__Lib_SDHost_sdhostCtx+20
;__Lib_SDHost.c, 2049 :: 		
; cnt start address is: 16 (R4)
0x111C	0x64400000  LDK.L	R4, #0
; csd end address is: 0 (R0)
; tmpPtr end address is: 4 (R1)
; cnt end address is: 16 (R4)
0x1120	0x44304000  MOVE.L	R3, R0
0x1124	0x4400C000  MOVE.L	R0, R1
L_SDHost_GetCSD307:
; cnt start address is: 16 (R4)
; csd start address is: 12 (R3)
; tmpPtr start address is: 0 (R0)
; tmpPtr start address is: 0 (R0)
; tmpPtr end address is: 0 (R0)
; csd start address is: 12 (R3)
; csd end address is: 12 (R3)
0x1128	0x59E24102  CMP.B	R4, #16
0x112C	0x00600453  JMPC	R30, C, #0, L_SDHost_GetCSD308
; tmpPtr end address is: 0 (R0)
; csd end address is: 12 (R3)
;__Lib_SDHost.c, 2051 :: 		
; csd start address is: 12 (R3)
; tmpPtr start address is: 0 (R0)
0x1130	0x44218040  ADD.L	R2, R3, R4
0x1134	0x44100040  ADD.L	R1, R0, R4
0x1138	0xA8108000  LDI.B	R1, R1, #0
0x113C	0xB0208000  STI.B	R2, #0, R1
;__Lib_SDHost.c, 2049 :: 		
0x1140	0x44424010  ADD.L	R4, R4, #1
0x1144	0x4442500D  BEXTU.L	R4, R4, #256
;__Lib_SDHost.c, 2052 :: 		
; tmpPtr end address is: 0 (R0)
; csd end address is: 12 (R3)
; cnt end address is: 16 (R4)
0x1148	0x0030044A  JMP	L_SDHost_GetCSD307
L_SDHost_GetCSD308:
;__Lib_SDHost.c, 2053 :: 		
L_end_SDHost_GetCSD:
0x114C	0xA0000000  RETURN	
; end of _SDHost_GetCSD
__Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SDHost:
;__Lib_Mmc_SDHOST.c, 834 :: 		
; dbuff start address is: 0 (R0)
; dbuff end address is: 0 (R0)
; dbuff start address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 836 :: 		
; dbuff end address is: 0 (R0)
0x1200	0x00340410  CALL	_SDHost_MultiReadSector+0
0x1204	0x59E04002  CMP.B	R0, #0
0x1208	0x00200485  JMPC	R30, Z, #0, L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SDHost96
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SDHost?T143 start address is: 0 (R0)
0x120C	0x64000000  LDK.L	R0, #0
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SDHost?T143 end address is: 0 (R0)
0x1210	0x00300486  JMP	L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SDHost97
L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SDHost96:
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SDHost?T143 start address is: 0 (R0)
0x1214	0x64000001  LDK.L	R0, #1
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SDHost?T143 end address is: 0 (R0)
L___Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SDHost97:
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SDHost?T143 start address is: 0 (R0)
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SDHost?T143 end address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 837 :: 		
L_end_Mmc_Multi_Read_Sector_SDHost:
0x1218	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SDHost
_SDHost_MultiReadSector:
;__Lib_SDHost.c, 2341 :: 		
; dataBuf start address is: 0 (R0)
0x1040	0x95D00004  LINK	LR, #4
; dataBuf end address is: 0 (R0)
; dataBuf start address is: 0 (R0)
;__Lib_SDHost.c, 2344 :: 		
; sdHostStatus start address is: 16 (R4)
0x1044	0x64400000  LDK.L	R4, #0
;__Lib_SDHost.c, 2345 :: 		
;__Lib_SDHost.c, 2346 :: 		
;__Lib_SDHost.c, 2347 :: 		
;__Lib_SDHost.c, 2348 :: 		
;__Lib_SDHost.c, 2349 :: 		
;__Lib_SDHost.c, 2354 :: 		
0x1048	0x44104034  AND.L	R1, R0, #3
0x104C	0x5DE0C002  CMP.L	R1, #0
0x1050	0x00200419  JMPC	R30, Z, #0, L_SDHost_MultiReadSector339
;__Lib_SDHost.c, 2356 :: 		
0x1054	0xB5F00000  STI.L	SP, #0, R0
;__Lib_SDHost.c, 2357 :: 		
; sdhostStreamMode start address is: 4 (R1)
0x1058	0x64100010  LDK.L	R1, #16
;__Lib_SDHost.c, 2358 :: 		
0x105C	0x4460D00D  BEXTU.L	R6, R1, #256
; sdhostStreamMode end address is: 4 (R1)
0x1060	0x0030041B  JMP	L_SDHost_MultiReadSector340
L_SDHost_MultiReadSector339:
;__Lib_SDHost.c, 2361 :: 		
; sdhostStreamMode start address is: 4 (R1)
0x1064	0x64100000  LDK.L	R1, #0
; sdhostStreamMode end address is: 4 (R1)
0x1068	0x4460D00D  BEXTU.L	R6, R1, #256
;__Lib_SDHost.c, 2362 :: 		
L_SDHost_MultiReadSector340:
;__Lib_SDHost.c, 2364 :: 		
; sdhostStreamMode start address is: 24 (R6)
0x106C	0x44504000  MOVE.L	R5, R0
; dataBuf end address is: 0 (R0)
; sdhostStreamMode end address is: 24 (R6)
; sdHostStatus end address is: 16 (R4)
L_SDHost_MultiReadSector341:
; sdhostStreamMode start address is: 24 (R6)
; sdHostStatus start address is: 16 (R4)
; dataBuf start address is: 20 (R5)
0x1070	0x64000013  LDK.L	R0, #19
0x1074	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x1078	0x44104204  AND.L	R1, R0, #32
0x107C	0x5DE0C002  CMP.L	R1, #0
0x1080	0x00200422  JMPC	R30, Z, #0, L_SDHost_MultiReadSector342
;__Lib_SDHost.c, 2367 :: 		
0x1084	0x0030041C  JMP	L_SDHost_MultiReadSector341
L_SDHost_MultiReadSector342:
;__Lib_SDHost.c, 2369 :: 		
0x1088	0x64100013  LDK.L	R1, #19
0x108C	0x64000020  LDK.L	R0, #32
0x1090	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 2375 :: 		
0x1094	0x59E34102  CMP.B	R6, #16
0x1098	0x0020042D  JMPC	R30, Z, #0, L_SDHost_MultiReadSector343
; sdhostStreamMode end address is: 24 (R6)
; dataBuf end address is: 20 (R5)
;__Lib_SDHost.c, 2377 :: 		
0x109C	0xADAF8000  LDI.L	R26, SP, #0
0x10A0	0x65B10420  LDK.L	R27, #66592
0x10A4	0x65C00200  LDK.L	R28, #512
0x10A8	0xF5AD81CC  STREAMIN.L	R26, R27, R28
;__Lib_SDHost.c, 2378 :: 		
0x10AC	0x4402500D  BEXTU.L	R0, R4, #256
0x10B0	0x00300444  JMP	L_SDHost_MultiReadSector344
L_SDHost_MultiReadSector343:
;__Lib_SDHost.c, 2381 :: 		
; cnt start address is: 12 (R3)
; dataBuf start address is: 20 (R5)
0x10B4	0x64300000  LDK.L	R3, #0
; sdHostStatus end address is: 16 (R4)
; dataBuf end address is: 20 (R5)
; cnt end address is: 12 (R3)
0x10B8	0x4402500D  BEXTU.L	R0, R4, #256
;__Lib_SDHost.c, 2382 :: 		
L_SDHost_MultiReadSector345:
; cnt start address is: 12 (R3)
; dataBuf start address is: 20 (R5)
; sdHostStatus start address is: 0 (R0)
0x10BC	0x64100200  LDK.L	R1, #512
0x10C0	0x5BE18012  CMP.S	R3, R1
0x10C4	0x00600444  JMPC	R30, C, #0, L_SDHost_MultiReadSector346
;__Lib_SDHost.c, 2384 :: 		
; tmp32 start address is: 16 (R4)
0x10C8	0xC4410420  LDA.L	R4, #66592
;__Lib_SDHost.c, 2385 :: 		
0x10CC	0xB0520000  STI.B	R5, #0, R4
0x10D0	0x4422C010  ADD.L	R2, R5, #1
0x10D4	0x44514000  MOVE.L	R5, R2
;__Lib_SDHost.c, 2386 :: 		
0x10D8	0x44124089  LSHR.L	R1, R4, #8
0x10DC	0xB0208000  STI.B	R2, #0, R1
0x10E0	0x4422C010  ADD.L	R2, R5, #1
0x10E4	0x44514000  MOVE.L	R5, R2
;__Lib_SDHost.c, 2387 :: 		
0x10E8	0x44124109  LSHR.L	R1, R4, #16
0x10EC	0xB0208000  STI.B	R2, #0, R1
0x10F0	0x4422C010  ADD.L	R2, R5, #1
0x10F4	0x44514000  MOVE.L	R5, R2
;__Lib_SDHost.c, 2388 :: 		
0x10F8	0x44124189  LSHR.L	R1, R4, #24
; tmp32 end address is: 16 (R4)
0x10FC	0xB0208000  STI.B	R2, #0, R1
0x1100	0x4452C010  ADD.L	R5, R5, #1
;__Lib_SDHost.c, 2389 :: 		
0x1104	0x4431C040  ADD.L	R3, R3, #4
0x1108	0x4431C00D  BEXTU.L	R3, R3, #0
;__Lib_SDHost.c, 2390 :: 		
; dataBuf end address is: 20 (R5)
; cnt end address is: 12 (R3)
0x110C	0x0030042F  JMP	L_SDHost_MultiReadSector345
L_SDHost_MultiReadSector346:
;__Lib_SDHost.c, 2391 :: 		
L_SDHost_MultiReadSector344:
; sdHostStatus end address is: 0 (R0)
;__Lib_SDHost.c, 2393 :: 		
; sdHostStatus start address is: 0 (R0)
; sdHostStatus end address is: 0 (R0)
;__Lib_SDHost.c, 2394 :: 		
L_end_SDHost_MultiReadSector:
0x1110	0x99D00000  UNLINK	LR
0x1114	0xA0000000  RETURN	
; end of _SDHost_MultiReadSector
__Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SDHost:
;__Lib_Mmc_SDHOST.c, 861 :: 		
; dbuff start address is: 0 (R0)
; dbuff end address is: 0 (R0)
; dbuff start address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 863 :: 		
; dbuff end address is: 0 (R0)
0x2564	0x003402AE  CALL	_SDHost_MultiWriteSector+0
0x2568	0x59E04002  CMP.B	R0, #0
0x256C	0x0020095E  JMPC	R30, Z, #0, L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SDHost102
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SDHost?T149 start address is: 0 (R0)
0x2570	0x64000000  LDK.L	R0, #0
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SDHost?T149 end address is: 0 (R0)
0x2574	0x0030095F  JMP	L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SDHost103
L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SDHost102:
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SDHost?T149 start address is: 0 (R0)
0x2578	0x64000001  LDK.L	R0, #1
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SDHost?T149 end address is: 0 (R0)
L___Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SDHost103:
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SDHost?T149 start address is: 0 (R0)
; ?FLOC____Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SDHost?T149 end address is: 0 (R0)
;__Lib_Mmc_SDHOST.c, 864 :: 		
L_end_Mmc_Multi_Write_Sector_SDHost:
0x257C	0xA0000000  RETURN	
; end of __Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SDHost
_SDHost_MultiWriteSector:
;__Lib_SDHost.c, 2474 :: 		
; dataBuf start address is: 0 (R0)
0x0AB8	0x95D00008  LINK	LR, #8
; dataBuf end address is: 0 (R0)
; dataBuf start address is: 0 (R0)
;__Lib_SDHost.c, 2476 :: 		
; sdHostStatus start address is: 16 (R4)
0x0ABC	0x64400000  LDK.L	R4, #0
;__Lib_SDHost.c, 2482 :: 		
0x0AC0	0x44104034  AND.L	R1, R0, #3
0x0AC4	0x5DE0C002  CMP.L	R1, #0
0x0AC8	0x002002B7  JMPC	R30, Z, #0, L_SDHost_MultiWriteSector350
;__Lib_SDHost.c, 2484 :: 		
0x0ACC	0xB5F00004  STI.L	SP, #4, R0
;__Lib_SDHost.c, 2485 :: 		
; sdhostStreamMode start address is: 4 (R1)
0x0AD0	0x64100010  LDK.L	R1, #16
;__Lib_SDHost.c, 2486 :: 		
0x0AD4	0x4460D00D  BEXTU.L	R6, R1, #256
; sdhostStreamMode end address is: 4 (R1)
0x0AD8	0x003002B9  JMP	L_SDHost_MultiWriteSector351
L_SDHost_MultiWriteSector350:
;__Lib_SDHost.c, 2489 :: 		
; sdhostStreamMode start address is: 4 (R1)
0x0ADC	0x64100000  LDK.L	R1, #0
; sdhostStreamMode end address is: 4 (R1)
0x0AE0	0x4460D00D  BEXTU.L	R6, R1, #256
;__Lib_SDHost.c, 2490 :: 		
L_SDHost_MultiWriteSector351:
;__Lib_SDHost.c, 2492 :: 		
; sdhostStreamMode start address is: 24 (R6)
0x0AE4	0x44504000  MOVE.L	R5, R0
; dataBuf end address is: 0 (R0)
; sdhostStreamMode end address is: 24 (R6)
; sdHostStatus end address is: 16 (R4)
L_SDHost_MultiWriteSector352:
; sdhostStreamMode start address is: 24 (R6)
; sdHostStatus start address is: 16 (R4)
; dataBuf start address is: 20 (R5)
0x0AE8	0x64000013  LDK.L	R0, #19
0x0AEC	0x003412FE  CALL	__Lib_SDHost_SDHost_ReadReg+0
0x0AF0	0x44104104  AND.L	R1, R0, #16
0x0AF4	0x5DE0C002  CMP.L	R1, #0
0x0AF8	0x002002C0  JMPC	R30, Z, #0, L_SDHost_MultiWriteSector353
;__Lib_SDHost.c, 2495 :: 		
0x0AFC	0x003002BA  JMP	L_SDHost_MultiWriteSector352
L_SDHost_MultiWriteSector353:
;__Lib_SDHost.c, 2497 :: 		
0x0B00	0x64100013  LDK.L	R1, #19
0x0B04	0x64000010  LDK.L	R0, #16
0x0B08	0x00341419  CALL	__Lib_SDHost_SDHost_WriteReg+0
;__Lib_SDHost.c, 2499 :: 		
0x0B0C	0x59E34102  CMP.B	R6, #16
0x0B10	0x002002CB  JMPC	R30, Z, #0, L_SDHost_MultiWriteSector354
; sdhostStreamMode end address is: 24 (R6)
; dataBuf end address is: 20 (R5)
;__Lib_SDHost.c, 2504 :: 		
0x0B14	0x65A10420  LDK.L	R26, #66592
0x0B18	0xADBF8004  LDI.L	R27, SP, #4
0x0B1C	0x65C00200  LDK.L	R28, #512
0x0B20	0xF5AD81CE  STREAMOUT.L	R26, R27, R28
;__Lib_SDHost.c, 2505 :: 		
0x0B24	0x4402500D  BEXTU.L	R0, R4, #256
0x0B28	0x003002E9  JMP	L_SDHost_MultiWriteSector355
L_SDHost_MultiWriteSector354:
;__Lib_SDHost.c, 2508 :: 		
; cnt start address is: 0 (R0)
; dataBuf start address is: 20 (R5)
0x0B2C	0x64000000  LDK.L	R0, #0
; sdHostStatus end address is: 16 (R4)
; dataBuf end address is: 20 (R5)
; cnt end address is: 0 (R0)
0x0B30	0xB3F00000  STI.S	SP, #0, R0
0x0B34	0x4402500D  BEXTU.L	R0, R4, #256
0x0B38	0x4422C000  MOVE.L	R2, R5
0x0B3C	0xAA4F8000  LDI.S	R4, SP, #0
;__Lib_SDHost.c, 2509 :: 		
L_SDHost_MultiWriteSector356:
; cnt start address is: 16 (R4)
; dataBuf start address is: 8 (R2)
; sdHostStatus start address is: 0 (R0)
0x0B40	0x64100200  LDK.L	R1, #512
0x0B44	0x5BE20012  CMP.S	R4, R1
0x0B48	0x006002E9  JMPC	R30, C, #0, L_SDHost_MultiWriteSector357
;__Lib_SDHost.c, 2511 :: 		
0x0B4C	0xA8110000  LDI.B	R1, R2, #0
; tmp32 start address is: 20 (R5)
0x0B50	0x4450D00D  BEXTU.L	R5, R1, #256
0x0B54	0x44314010  ADD.L	R3, R2, #1
; dataBuf end address is: 8 (R2)
;__Lib_SDHost.c, 2512 :: 		
0x0B58	0xA8118000  LDI.B	R1, R3, #0
0x0B5C	0x4410C088  ASHL.L	R1, R1, #8
0x0B60	0x4410C00D  BEXTU.L	R1, R1, #0
0x0B64	0x44228010  ADD.L	R2, R5, R1
; tmp32 end address is: 20 (R5)
0x0B68	0x4431C010  ADD.L	R3, R3, #1
;__Lib_SDHost.c, 2513 :: 		
0x0B6C	0xA8118000  LDI.B	R1, R3, #0
0x0B70	0x4410C108  ASHL.L	R1, R1, #16
0x0B74	0x44210010  ADD.L	R2, R2, R1
0x0B78	0x4431C010  ADD.L	R3, R3, #1
;__Lib_SDHost.c, 2514 :: 		
0x0B7C	0xA8118000  LDI.B	R1, R3, #0
0x0B80	0x4410C188  ASHL.L	R1, R1, #24
0x0B84	0x44210010  ADD.L	R2, R2, R1
0x0B88	0x4411C010  ADD.L	R1, R3, #1
; dataBuf start address is: 12 (R3)
0x0B8C	0x4430C000  MOVE.L	R3, R1
;__Lib_SDHost.c, 2515 :: 		
0x0B90	0xBC210420  STA.L	#66592, R2
;__Lib_SDHost.c, 2516 :: 		
0x0B94	0x44424040  ADD.L	R4, R4, #4
0x0B98	0x4442400D  BEXTU.L	R4, R4, #0
;__Lib_SDHost.c, 2517 :: 		
; dataBuf end address is: 12 (R3)
; cnt end address is: 16 (R4)
0x0B9C	0x4421C000  MOVE.L	R2, R3
0x0BA0	0x003002D0  JMP	L_SDHost_MultiWriteSector356
L_SDHost_MultiWriteSector357:
;__Lib_SDHost.c, 2518 :: 		
L_SDHost_MultiWriteSector355:
; sdHostStatus end address is: 0 (R0)
;__Lib_SDHost.c, 2520 :: 		
; sdHostStatus start address is: 0 (R0)
; sdHostStatus end address is: 0 (R0)
;__Lib_SDHost.c, 2521 :: 		
L_end_SDHost_MultiWriteSector:
0x0BA4	0x99D00000  UNLINK	LR
0x0BA8	0xA0000000  RETURN	
; end of _SDHost_MultiWriteSector
_memcmp:
;__Lib_CString.c, 30 :: 		
; n start address is: 8 (R2)
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x3738	0x95D00004  LINK	LR, #4
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
; n start address is: 8 (R2)
0x373C	0xB3F10000  STI.S	SP, #0, R2
; s1 end address is: 0 (R0)
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x3740	0x44204000  MOVE.L	R2, R0
0x3744	0xAA0F8000  LDI.S	R0, SP, #0
0x3748	0x4400400C  BEXTS.L	R0, R0, #0
;__Lib_CString.c, 31 :: 		
L_memcmp4:
; n start address is: 0 (R0)
; n start address is: 0 (R0)
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
0x374C	0x4440400C  BEXTS.L	R4, R0, #0
0x3750	0x44304012  SUB.L	R3, R0, #1
0x3754	0x4401C00C  BEXTS.L	R0, R3, #0
; n end address is: 0 (R0)
0x3758	0x5BE24002  CMP.S	R4, #0
0x375C	0x00280DE4  JMPC	R30, Z, #1, L_memcmp5
; n end address is: 0 (R0)
;__Lib_CString.c, 32 :: 		
; n start address is: 0 (R0)
0x3760	0xA8410000  LDI.B	R4, R2, #0
0x3764	0xA8308000  LDI.B	R3, R1, #0
0x3768	0x59E20032  CMP.B	R4, R3
0x376C	0x00280DE1  JMPC	R30, Z, #1, L_memcmp6
; n end address is: 0 (R0)
;__Lib_CString.c, 33 :: 		
0x3770	0xA8410000  LDI.B	R4, R2, #0
; s1 end address is: 8 (R2)
0x3774	0xA8308000  LDI.B	R3, R1, #0
; s2 end address is: 4 (R1)
0x3778	0x44320032  SUB.L	R3, R4, R3
0x377C	0x4401C00C  BEXTS.L	R0, R3, #0
0x3780	0x00300DE5  JMP	L_end_memcmp
L_memcmp6:
;__Lib_CString.c, 37 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
; n start address is: 0 (R0)
0x3784	0x44214010  ADD.L	R2, R2, #1
;__Lib_CString.c, 38 :: 		
0x3788	0x4410C010  ADD.L	R1, R1, #1
;__Lib_CString.c, 39 :: 		
; n end address is: 0 (R0)
; s1 end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x378C	0x00300DD3  JMP	L_memcmp4
L_memcmp5:
;__Lib_CString.c, 40 :: 		
0x3790	0x64000000  LDK.L	R0, #0
;__Lib_CString.c, 41 :: 		
L_end_memcmp:
0x3794	0x99D00000  UNLINK	LR
0x3798	0xA0000000  RETURN	
; end of _memcmp
_Mmc_Multi_Read_Stop:
;__Lib_Mmc_SDHOST.c, 129 :: 		
;__Lib_Mmc_SDHOST.c, 130 :: 		
0x372C	0xC460024C  LDA.L	R6, __Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_Ptr+0
0x3730	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 131 :: 		
L_end_Mmc_Multi_Read_Stop:
0x3734	0xA0000000  RETURN	
; end of _Mmc_Multi_Read_Stop
__Lib_MmcFat16_f16_DirentToDir:
;__Lib_MmcFat16.c, 210 :: 		
; d start address is: 4 (R1)
; f16d start address is: 0 (R0)
0x280C	0x95D00008  LINK	LR, #8
0x2810	0xB5F08000  STI.L	SP, #0, R1
0x2814	0x44104000  MOVE.L	R1, R0
0x2818	0xAC0F8000  LDI.L	R0, SP, #0
; d end address is: 4 (R1)
; f16d end address is: 0 (R0)
; f16d start address is: 4 (R1)
; d start address is: 0 (R0)
;__Lib_MmcFat16.c, 216 :: 		
; p1 start address is: 20 (R5)
0x281C	0x4450C000  MOVE.L	R5, R1
;__Lib_MmcFat16.c, 217 :: 		
; p2 start address is: 16 (R4)
0x2820	0x44404000  MOVE.L	R4, R0
;__Lib_MmcFat16.c, 218 :: 		
; i start address is: 12 (R3)
0x2824	0x64300000  LDK.L	R3, #0
; d end address is: 0 (R0)
; p2 end address is: 16 (R4)
; p1 end address is: 20 (R5)
; f16d end address is: 4 (R1)
; i end address is: 12 (R3)
L___Lib_MmcFat16_f16_DirentToDir36:
; i start address is: 12 (R3)
; p2 start address is: 16 (R4)
; p1 start address is: 20 (R5)
; d start address is: 0 (R0)
; f16d start address is: 4 (R1)
0x2828	0x5BE1C082  CMP.S	R3, #8
0x282C	0x00600A17  JMPC	R30, C, #0, L___Lib_MmcFat16_f16_DirentToDir37
;__Lib_MmcFat16.c, 220 :: 		
0x2830	0xA8228000  LDI.B	R2, R5, #0
0x2834	0x59E14202  CMP.B	R2, #32
0x2838	0x00200A10  JMPC	R30, Z, #0, L___Lib_MmcFat16_f16_DirentToDir39
; p1 end address is: 20 (R5)
; i end address is: 12 (R3)
0x283C	0x00300A17  JMP	L___Lib_MmcFat16_f16_DirentToDir37
L___Lib_MmcFat16_f16_DirentToDir39:
;__Lib_MmcFat16.c, 221 :: 		
; i start address is: 12 (R3)
; p1 start address is: 20 (R5)
0x2840	0xA8228000  LDI.B	R2, R5, #0
0x2844	0xB0410000  STI.B	R4, #0, R2
0x2848	0x44424010  ADD.L	R4, R4, #1
0x284C	0x4452C010  ADD.L	R5, R5, #1
;__Lib_MmcFat16.c, 218 :: 		
0x2850	0x4431C010  ADD.L	R3, R3, #1
0x2854	0x4431C00D  BEXTU.L	R3, R3, #0
;__Lib_MmcFat16.c, 222 :: 		
; p1 end address is: 20 (R5)
; i end address is: 12 (R3)
0x2858	0x00300A0A  JMP	L___Lib_MmcFat16_f16_DirentToDir36
L___Lib_MmcFat16_f16_DirentToDir37:
;__Lib_MmcFat16.c, 223 :: 		
0x285C	0x4420C080  ADD.L	R2, R1, #8
; p1 start address is: 12 (R3)
0x2860	0x44314000  MOVE.L	R3, R2
;__Lib_MmcFat16.c, 224 :: 		
0x2864	0xA8210000  LDI.B	R2, R2, #0
0x2868	0x59E14202  CMP.B	R2, #32
0x286C	0x00280A33  JMPC	R30, Z, #1, L___Lib_MmcFat16_f16_DirentToDir410
;__Lib_MmcFat16.c, 226 :: 		
0x2870	0x6420002E  LDK.L	R2, #46
0x2874	0xB0410000  STI.B	R4, #0, R2
0x2878	0x44624010  ADD.L	R6, R4, #1
; p2 end address is: 16 (R4)
; p2 start address is: 24 (R6)
;__Lib_MmcFat16.c, 227 :: 		
; i start address is: 8 (R2)
0x287C	0x64200000  LDK.L	R2, #0
; d end address is: 0 (R0)
; p1 end address is: 12 (R3)
; i end address is: 8 (R2)
; f16d end address is: 4 (R1)
; p2 end address is: 24 (R6)
0x2880	0x44504000  MOVE.L	R5, R0
0x2884	0x4441C000  MOVE.L	R4, R3
0x2888	0x4431400D  BEXTU.L	R3, R2, #0
L___Lib_MmcFat16_f16_DirentToDir41:
; i start address is: 12 (R3)
; p2 start address is: 24 (R6)
; p1 start address is: 16 (R4)
; f16d start address is: 4 (R1)
; d start address is: 20 (R5)
0x288C	0x5BE1C032  CMP.S	R3, #3
0x2890	0x00600A30  JMPC	R30, C, #0, L___Lib_MmcFat16_f16_DirentToDir42
;__Lib_MmcFat16.c, 229 :: 		
0x2894	0xA8220000  LDI.B	R2, R4, #0
0x2898	0x59E14202  CMP.B	R2, #32
0x289C	0x00200A29  JMPC	R30, Z, #0, L___Lib_MmcFat16_f16_DirentToDir44
; p1 end address is: 16 (R4)
; i end address is: 12 (R3)
0x28A0	0x00300A30  JMP	L___Lib_MmcFat16_f16_DirentToDir42
L___Lib_MmcFat16_f16_DirentToDir44:
;__Lib_MmcFat16.c, 230 :: 		
; i start address is: 12 (R3)
; p1 start address is: 16 (R4)
0x28A4	0xA8220000  LDI.B	R2, R4, #0
0x28A8	0xB0610000  STI.B	R6, #0, R2
0x28AC	0x44634010  ADD.L	R6, R6, #1
0x28B0	0x44424010  ADD.L	R4, R4, #1
;__Lib_MmcFat16.c, 227 :: 		
0x28B4	0x4431C010  ADD.L	R3, R3, #1
0x28B8	0x4431C00D  BEXTU.L	R3, R3, #0
;__Lib_MmcFat16.c, 231 :: 		
; p1 end address is: 16 (R4)
; i end address is: 12 (R3)
0x28BC	0x00300A23  JMP	L___Lib_MmcFat16_f16_DirentToDir41
L___Lib_MmcFat16_f16_DirentToDir42:
;__Lib_MmcFat16.c, 232 :: 		
0x28C0	0x44034000  MOVE.L	R0, R6
; p2 end address is: 24 (R6)
; d end address is: 20 (R5)
0x28C4	0x4460C000  MOVE.L	R6, R1
0x28C8	0x00300A36  JMP	L___Lib_MmcFat16_f16_DirentToDir40
; f16d end address is: 4 (R1)
L___Lib_MmcFat16_f16_DirentToDir410:
;__Lib_MmcFat16.c, 224 :: 		
0x28CC	0x4460C000  MOVE.L	R6, R1
0x28D0	0x44504000  MOVE.L	R5, R0
0x28D4	0x44024000  MOVE.L	R0, R4
;__Lib_MmcFat16.c, 232 :: 		
L___Lib_MmcFat16_f16_DirentToDir40:
;__Lib_MmcFat16.c, 233 :: 		
; f16d start address is: 24 (R6)
; d start address is: 20 (R5)
; p2 start address is: 0 (R0)
0x28D8	0x64200000  LDK.L	R2, #0
0x28DC	0xB0010000  STI.B	R0, #0, R2
; p2 end address is: 0 (R0)
;__Lib_MmcFat16.c, 235 :: 		
0x28E0	0x4432C0D0  ADD.L	R3, R5, #13
0x28E4	0x442340B0  ADD.L	R2, R6, #11
0x28E8	0xA8210000  LDI.B	R2, R2, #0
0x28EC	0xB0310000  STI.B	R3, #0, R2
;__Lib_MmcFat16.c, 236 :: 		
0x28F0	0x4422C1C0  ADD.L	R2, R5, #28
0x28F4	0xB5F10004  STI.L	SP, #4, R2
0x28F8	0x442341C0  ADD.L	R2, R6, #28
0x28FC	0x44014000  MOVE.L	R0, R2
0x2900	0x00341203  CALL	__Lib_MmcFat16_f16_toLong+0
0x2904	0xAC2F8004  LDI.L	R2, SP, #4
0x2908	0xB4200000  STI.L	R2, #0, R0
;__Lib_MmcFat16.c, 237 :: 		
0x290C	0x4422C200  ADD.L	R2, R5, #32
0x2910	0xB5F10004  STI.L	SP, #4, R2
0x2914	0x442341A0  ADD.L	R2, R6, #26
0x2918	0x44014000  MOVE.L	R0, R2
0x291C	0x003409F9  CALL	__Lib_MmcFat16_f16_toInt+0
0x2920	0xAC2F8004  LDI.L	R2, SP, #4
0x2924	0xB2200000  STI.S	R2, #0, R0
;__Lib_MmcFat16.c, 240 :: 		
0x2928	0x442340E0  ADD.L	R2, R6, #14
0x292C	0xA8310000  LDI.B	R3, R2, #0
0x2930	0x44214010  ADD.L	R2, R2, #1
0x2934	0xA8210000  LDI.B	R2, R2, #0
0x2938	0x44214088  ASHL.L	R2, R2, #8
0x293C	0x4421400D  BEXTU.L	R2, R2, #0
0x2940	0x44418020  ADD.L	R4, R3, R2
0x2944	0x4442400D  BEXTU.L	R4, R4, #0
; i start address is: 0 (R0)
0x2948	0x4402400D  BEXTU.L	R0, R4, #0
;__Lib_MmcFat16.c, 241 :: 		
0x294C	0x4422C0E0  ADD.L	R2, R5, #14
0x2950	0x44314030  ADD.L	R3, R2, #3
0x2954	0x4422400D  BEXTU.L	R2, R4, #0
0x2958	0x442140B9  LSHR.L	R2, R2, #11
0x295C	0xB0310000  STI.B	R3, #0, R2
;__Lib_MmcFat16.c, 242 :: 		
0x2960	0x4422C0E0  ADD.L	R2, R5, #14
0x2964	0x44314040  ADD.L	R3, R2, #4
0x2968	0x4420400D  BEXTU.L	R2, R0, #0
0x296C	0x44214059  LSHR.L	R2, R2, #5
0x2970	0x4421400D  BEXTU.L	R2, R2, #0
0x2974	0x442143F4  AND.L	R2, R2, #63
0x2978	0xB0310000  STI.B	R3, #0, R2
;__Lib_MmcFat16.c, 243 :: 		
0x297C	0x4422C0E0  ADD.L	R2, R5, #14
0x2980	0x44314050  ADD.L	R3, R2, #5
0x2984	0x442041F4  AND.L	R2, R0, #31
0x2988	0x4421400D  BEXTU.L	R2, R2, #0
; i end address is: 0 (R0)
0x298C	0x44214018  ASHL.L	R2, R2, #1
0x2990	0xB0310000  STI.B	R3, #0, R2
;__Lib_MmcFat16.c, 246 :: 		
0x2994	0x44234100  ADD.L	R2, R6, #16
0x2998	0xA8310000  LDI.B	R3, R2, #0
0x299C	0x44214010  ADD.L	R2, R2, #1
0x29A0	0xA8210000  LDI.B	R2, R2, #0
0x29A4	0x44214088  ASHL.L	R2, R2, #8
0x29A8	0x4421400D  BEXTU.L	R2, R2, #0
0x29AC	0x44418020  ADD.L	R4, R3, R2
0x29B0	0x4442400D  BEXTU.L	R4, R4, #0
; i start address is: 0 (R0)
0x29B4	0x4402400D  BEXTU.L	R0, R4, #0
;__Lib_MmcFat16.c, 247 :: 		
0x29B8	0x4422C0E0  ADD.L	R2, R5, #14
0x29BC	0x44314020  ADD.L	R3, R2, #2
0x29C0	0x442241F4  AND.L	R2, R4, #31
0x29C4	0xB0310000  STI.B	R3, #0, R2
;__Lib_MmcFat16.c, 248 :: 		
0x29C8	0x4422C0E0  ADD.L	R2, R5, #14
0x29CC	0x44314010  ADD.L	R3, R2, #1
0x29D0	0x4420400D  BEXTU.L	R2, R0, #0
0x29D4	0x44214059  LSHR.L	R2, R2, #5
0x29D8	0x4421400D  BEXTU.L	R2, R2, #0
0x29DC	0x442140F4  AND.L	R2, R2, #15
0x29E0	0xB0310000  STI.B	R3, #0, R2
;__Lib_MmcFat16.c, 249 :: 		
0x29E4	0x4432C0E0  ADD.L	R3, R5, #14
0x29E8	0x4420400D  BEXTU.L	R2, R0, #0
; i end address is: 0 (R0)
0x29EC	0x44214099  LSHR.L	R2, R2, #9
0x29F0	0xB0310000  STI.B	R3, #0, R2
;__Lib_MmcFat16.c, 252 :: 		
0x29F4	0x44234160  ADD.L	R2, R6, #22
0x29F8	0xA8310000  LDI.B	R3, R2, #0
0x29FC	0x44214010  ADD.L	R2, R2, #1
0x2A00	0xA8210000  LDI.B	R2, R2, #0
0x2A04	0x44214088  ASHL.L	R2, R2, #8
0x2A08	0x4421400D  BEXTU.L	R2, R2, #0
0x2A0C	0x44418020  ADD.L	R4, R3, R2
0x2A10	0x4442400D  BEXTU.L	R4, R4, #0
; i start address is: 0 (R0)
0x2A14	0x4402400D  BEXTU.L	R0, R4, #0
;__Lib_MmcFat16.c, 253 :: 		
0x2A18	0x4422C140  ADD.L	R2, R5, #20
0x2A1C	0x44314030  ADD.L	R3, R2, #3
0x2A20	0x4422400D  BEXTU.L	R2, R4, #0
0x2A24	0x442140B9  LSHR.L	R2, R2, #11
0x2A28	0xB0310000  STI.B	R3, #0, R2
;__Lib_MmcFat16.c, 254 :: 		
0x2A2C	0x4422C140  ADD.L	R2, R5, #20
0x2A30	0x44314040  ADD.L	R3, R2, #4
0x2A34	0x4420400D  BEXTU.L	R2, R0, #0
0x2A38	0x44214059  LSHR.L	R2, R2, #5
0x2A3C	0x4421400D  BEXTU.L	R2, R2, #0
0x2A40	0x442143F4  AND.L	R2, R2, #63
0x2A44	0xB0310000  STI.B	R3, #0, R2
;__Lib_MmcFat16.c, 255 :: 		
0x2A48	0x4422C140  ADD.L	R2, R5, #20
0x2A4C	0x44314050  ADD.L	R3, R2, #5
0x2A50	0x442041F4  AND.L	R2, R0, #31
0x2A54	0x4421400D  BEXTU.L	R2, R2, #0
; i end address is: 0 (R0)
0x2A58	0x44214018  ASHL.L	R2, R2, #1
0x2A5C	0xB0310000  STI.B	R3, #0, R2
;__Lib_MmcFat16.c, 258 :: 		
0x2A60	0x44234180  ADD.L	R2, R6, #24
; f16d end address is: 24 (R6)
0x2A64	0xA8310000  LDI.B	R3, R2, #0
0x2A68	0x44214010  ADD.L	R2, R2, #1
0x2A6C	0xA8210000  LDI.B	R2, R2, #0
0x2A70	0x44214088  ASHL.L	R2, R2, #8
0x2A74	0x4421400D  BEXTU.L	R2, R2, #0
0x2A78	0x44418020  ADD.L	R4, R3, R2
0x2A7C	0x4442400D  BEXTU.L	R4, R4, #0
; i start address is: 0 (R0)
0x2A80	0x4402400D  BEXTU.L	R0, R4, #0
;__Lib_MmcFat16.c, 259 :: 		
0x2A84	0x4422C140  ADD.L	R2, R5, #20
0x2A88	0x44314020  ADD.L	R3, R2, #2
0x2A8C	0x442241F4  AND.L	R2, R4, #31
0x2A90	0xB0310000  STI.B	R3, #0, R2
;__Lib_MmcFat16.c, 260 :: 		
0x2A94	0x4422C140  ADD.L	R2, R5, #20
0x2A98	0x44314010  ADD.L	R3, R2, #1
0x2A9C	0x4420400D  BEXTU.L	R2, R0, #0
0x2AA0	0x44214059  LSHR.L	R2, R2, #5
0x2AA4	0x4421400D  BEXTU.L	R2, R2, #0
0x2AA8	0x442140F4  AND.L	R2, R2, #15
0x2AAC	0xB0310000  STI.B	R3, #0, R2
;__Lib_MmcFat16.c, 261 :: 		
0x2AB0	0x4432C140  ADD.L	R3, R5, #20
; d end address is: 20 (R5)
0x2AB4	0x4420400D  BEXTU.L	R2, R0, #0
; i end address is: 0 (R0)
0x2AB8	0x44214099  LSHR.L	R2, R2, #9
0x2ABC	0xB0310000  STI.B	R3, #0, R2
;__Lib_MmcFat16.c, 262 :: 		
L_end_f16_DirentToDir:
0x2AC0	0x99D00000  UNLINK	LR
0x2AC4	0xA0000000  RETURN	
; end of __Lib_MmcFat16_f16_DirentToDir
__Lib_MmcFat16_mkNod:
;__Lib_MmcFat16.c, 795 :: 		
0x4944	0x95D00018  LINK	LR, #24
0x4948	0xB5F0000C  STI.L	SP, #12, R0
0x494C	0xB5F08010  STI.L	SP, #16, R1
0x4950	0xB5F10014  STI.L	SP, #20, R2
;__Lib_MmcFat16.c, 804 :: 		
0x4954	0xAC3F800C  LDI.L	R3, SP, #12
0x4958	0x4431C1A0  ADD.L	R3, R3, #26
0x495C	0x4401C000  MOVE.L	R0, R3
0x4960	0x003409F9  CALL	__Lib_MmcFat16_f16_toInt+0
0x4964	0xAC3F8014  LDI.L	R3, SP, #20
0x4968	0xB2300000  STI.S	R3, #0, R0
;__Lib_MmcFat16.c, 805 :: 		
0x496C	0xAC3F8014  LDI.L	R3, SP, #20
0x4970	0xAA318000  LDI.S	R3, R3, #0
0x4974	0x5BE1C002  CMP.S	R3, #0
0x4978	0x00201270  JMPC	R30, Z, #0, L___Lib_MmcFat16_mkNod118
;__Lib_MmcFat16.c, 807 :: 		
0x497C	0x00340D17  CALL	__Lib_MmcFat16_getFatFreeCluster+0
0x4980	0xAC3F8014  LDI.L	R3, SP, #20
0x4984	0xB2300000  STI.S	R3, #0, R0
;__Lib_MmcFat16.c, 809 :: 		
0x4988	0xAC3F8014  LDI.L	R3, SP, #20
0x498C	0xAA418000  LDI.S	R4, R3, #0
0x4990	0x6430FFFF  LDK.L	R3, #65535
0x4994	0x5BE20032  CMP.S	R4, R3
0x4998	0x0020126B  JMPC	R30, Z, #0, L___Lib_MmcFat16_mkNod119
;__Lib_MmcFat16.c, 811 :: 		
0x499C	0x64300004  LDK.L	R3, #4
0x49A0	0xB830054A  STA.B	___f16_errno+0, R3
;__Lib_MmcFat16.c, 812 :: 		
0x49A4	0x640FFFFF  LDK.L	R0, #-1
0x49A8	0x003012FC  JMP	L_end_mkNod
;__Lib_MmcFat16.c, 813 :: 		
L___Lib_MmcFat16_mkNod119:
;__Lib_MmcFat16.c, 816 :: 		
0x49AC	0xAC3F8014  LDI.L	R3, SP, #20
0x49B0	0xAA318000  LDI.S	R3, R3, #0
0x49B4	0x6410FFFF  LDK.L	R1, #65535
0x49B8	0x4401C00D  BEXTU.L	R0, R3, #0
0x49BC	0x003409AC  CALL	__Lib_MmcFat16_putFatEntry+0
;__Lib_MmcFat16.c, 817 :: 		
L___Lib_MmcFat16_mkNod118:
;__Lib_MmcFat16.c, 820 :: 		
0x49C0	0xAC3F8014  LDI.L	R3, SP, #20
0x49C4	0xAA318000  LDI.S	R3, R3, #0
0x49C8	0x4441C022  SUB.L	R4, R3, #2
0x49CC	0xC2300532  LDA.S	R3, __Lib_MmcFat16_f16_boot+2
0x49D0	0xF4420038  MUL.L	R4, R4, R3
0x49D4	0xC4300544  LDA.L	R3, __Lib_MmcFat16_f16_boot+20
0x49D8	0x44418040  ADD.L	R4, R3, R4
0x49DC	0xAC3F8010  LDI.L	R3, SP, #16
0x49E0	0xB4320000  STI.L	R3, #0, R4
;__Lib_MmcFat16.c, 823 :: 		
0x49E4	0xC4400540  LDA.L	R4, __Lib_MmcFat16_f16_boot+16
0x49E8	0xC4300754  LDA.L	R3, __Lib_MmcFat16_f16_currentDir+0
0x49EC	0x5DE18042  CMP.L	R3, R4
0x49F0	0x00201280  JMPC	R30, Z, #0, L___Lib_MmcFat16_mkNod120
;__Lib_MmcFat16.c, 824 :: 		
0x49F4	0xC2300538  LDA.S	R3, __Lib_MmcFat16_f16_boot+8
0x49F8	0xB3F18006  STI.S	SP, #6, R3
0x49FC	0x00301284  JMP	L___Lib_MmcFat16_mkNod121
L___Lib_MmcFat16_mkNod120:
;__Lib_MmcFat16.c, 826 :: 		
0x4A00	0xC2400758  LDA.S	R4, __Lib_MmcFat16_f16_dirEntryPerSect+0
0x4A04	0xC2300532  LDA.S	R3, __Lib_MmcFat16_f16_boot+2
0x4A08	0xF4318048  MUL.L	R3, R3, R4
0x4A0C	0xB3F18006  STI.S	SP, #6, R3
L___Lib_MmcFat16_mkNod121:
;__Lib_MmcFat16.c, 829 :: 		
0x4A10	0xC4300754  LDA.L	R3, __Lib_MmcFat16_f16_currentDir+0
0x4A14	0xB5F18008  STI.L	SP, #8, R3
;__Lib_MmcFat16.c, 830 :: 		
; free start address is: 0 (R0)
0x4A18	0x6400054C  LDK.L	R0, #_f16_sector+0
;__Lib_MmcFat16.c, 832 :: 		
0x4A1C	0xB5F00000  STI.L	SP, #0, R0
0x4A20	0xC4000754  LDA.L	R0, __Lib_MmcFat16_f16_currentDir+0
0x4A24	0x00340F94  CALL	_Mmc_Multi_Read_Start+0
;__Lib_MmcFat16.c, 833 :: 		
0x4A28	0x64300001  LDK.L	R3, #1
0x4A2C	0xB830074C  STA.B	_f16_sector+512, R3
;__Lib_MmcFat16.c, 834 :: 		
0x4A30	0x6400054C  LDK.L	R0, #_f16_sector+0
0x4A34	0x00340DF9  CALL	_Mmc_Multi_Read_Sector+0
0x4A38	0xAC0F8000  LDI.L	R0, SP, #0
;__Lib_MmcFat16.c, 835 :: 		
0x4A3C	0x64300000  LDK.L	R3, #0
0x4A40	0xB3F18004  STI.S	SP, #4, R3
; free end address is: 0 (R0)
0x4A44	0x44104000  MOVE.L	R1, R0
L___Lib_MmcFat16_mkNod122:
; free start address is: 4 (R1)
0x4A48	0xAA4F8006  LDI.S	R4, SP, #6
0x4A4C	0xAA3F8004  LDI.S	R3, SP, #4
0x4A50	0x5BE18042  CMP.S	R3, R4
0x4A54	0x006012F2  JMPC	R30, C, #0, L___Lib_MmcFat16_mkNod123
;__Lib_MmcFat16.c, 838 :: 		
0x4A58	0xA8308000  LDI.B	R3, R1, #0
0x4A5C	0x59E1CE52  CMP.B	R3, #229
0x4A60	0x0028129D  JMPC	R30, Z, #1, L___Lib_MmcFat16_mkNod428
0x4A64	0xA8308000  LDI.B	R3, R1, #0
0x4A68	0x59E1C202  CMP.B	R3, #32
0x4A6C	0x0068129D  JMPC	R30, C, #1, L___Lib_MmcFat16_mkNod427
0x4A70	0x003012DE  JMP	L___Lib_MmcFat16_mkNod127
L___Lib_MmcFat16_mkNod428:
L___Lib_MmcFat16_mkNod427:
;__Lib_MmcFat16.c, 840 :: 		
0x4A74	0xB5F08000  STI.L	SP, #0, R1
0x4A78	0x00340DCB  CALL	_Mmc_Multi_Read_Stop+0
0x4A7C	0xAC1F8000  LDI.L	R1, SP, #0
0x4A80	0x5BE04002  CMP.S	R0, #0
0x4A84	0x002812A6  JMPC	R30, Z, #1, L___Lib_MmcFat16_mkNod128
; free end address is: 4 (R1)
;__Lib_MmcFat16.c, 842 :: 		
0x4A88	0x64300010  LDK.L	R3, #16
0x4A8C	0xB830054A  STA.B	___f16_errno+0, R3
;__Lib_MmcFat16.c, 843 :: 		
0x4A90	0x640FFFFF  LDK.L	R0, #-1
0x4A94	0x003012FC  JMP	L_end_mkNod
;__Lib_MmcFat16.c, 844 :: 		
L___Lib_MmcFat16_mkNod128:
;__Lib_MmcFat16.c, 847 :: 		
; free start address is: 4 (R1)
0x4A98	0xB5F08000  STI.L	SP, #0, R1
0x4A9C	0x64200020  LDK.L	R2, #32
0x4AA0	0x4400C000  MOVE.L	R0, R1
0x4AA4	0xAC1F800C  LDI.L	R1, SP, #12
0x4AA8	0x00341118  CALL	_memcpy+0
0x4AAC	0xAC1F8000  LDI.L	R1, SP, #0
;__Lib_MmcFat16.c, 848 :: 		
0x4AB0	0x4440C1A0  ADD.L	R4, R1, #26
0x4AB4	0xAC3F8014  LDI.L	R3, SP, #20
0x4AB8	0xAA318000  LDI.S	R3, R3, #0
0x4ABC	0x4431CFF4  AND.L	R3, R3, #255
0x4AC0	0xB0418000  STI.B	R4, #0, R3
;__Lib_MmcFat16.c, 849 :: 		
0x4AC4	0x4430C1A0  ADD.L	R3, R1, #26
0x4AC8	0x4441C010  ADD.L	R4, R3, #1
0x4ACC	0xAC3F8014  LDI.L	R3, SP, #20
0x4AD0	0xAA318000  LDI.S	R3, R3, #0
0x4AD4	0x4431C089  LSHR.L	R3, R3, #8
0x4AD8	0xB0418000  STI.B	R4, #0, R3
;__Lib_MmcFat16.c, 852 :: 		
0x4ADC	0x4440C0E0  ADD.L	R4, R1, #14
0x4AE0	0xC030075A  LDA.B	R3, __Lib_MmcFat16_f16_time+0
0x4AE4	0xB0418000  STI.B	R4, #0, R3
;__Lib_MmcFat16.c, 853 :: 		
0x4AE8	0x4430C0E0  ADD.L	R3, R1, #14
0x4AEC	0x4441C010  ADD.L	R4, R3, #1
0x4AF0	0xC030075B  LDA.B	R3, __Lib_MmcFat16_f16_time+1
0x4AF4	0xB0418000  STI.B	R4, #0, R3
;__Lib_MmcFat16.c, 854 :: 		
0x4AF8	0x4440C100  ADD.L	R4, R1, #16
0x4AFC	0xC030075C  LDA.B	R3, __Lib_MmcFat16_f16_date+0
0x4B00	0xB0418000  STI.B	R4, #0, R3
;__Lib_MmcFat16.c, 855 :: 		
0x4B04	0x4430C100  ADD.L	R3, R1, #16
0x4B08	0x4441C010  ADD.L	R4, R3, #1
0x4B0C	0xC030075D  LDA.B	R3, __Lib_MmcFat16_f16_date+1
0x4B10	0xB0418000  STI.B	R4, #0, R3
;__Lib_MmcFat16.c, 858 :: 		
0x4B14	0x4440C160  ADD.L	R4, R1, #22
0x4B18	0xC030075A  LDA.B	R3, __Lib_MmcFat16_f16_time+0
0x4B1C	0xB0418000  STI.B	R4, #0, R3
;__Lib_MmcFat16.c, 859 :: 		
0x4B20	0x4430C160  ADD.L	R3, R1, #22
0x4B24	0x4441C010  ADD.L	R4, R3, #1
0x4B28	0xC030075B  LDA.B	R3, __Lib_MmcFat16_f16_time+1
0x4B2C	0xB0418000  STI.B	R4, #0, R3
;__Lib_MmcFat16.c, 860 :: 		
0x4B30	0x4440C180  ADD.L	R4, R1, #24
0x4B34	0xC030075C  LDA.B	R3, __Lib_MmcFat16_f16_date+0
0x4B38	0xB0418000  STI.B	R4, #0, R3
;__Lib_MmcFat16.c, 861 :: 		
0x4B3C	0x4430C180  ADD.L	R3, R1, #24
; free end address is: 4 (R1)
0x4B40	0x4441C010  ADD.L	R4, R3, #1
0x4B44	0xC030075D  LDA.B	R3, __Lib_MmcFat16_f16_date+1
0x4B48	0xB0418000  STI.B	R4, #0, R3
;__Lib_MmcFat16.c, 863 :: 		
0x4B4C	0x6410054C  LDK.L	R1, #_f16_sector+0
0x4B50	0xAC0F8008  LDI.L	R0, SP, #8
0x4B54	0x003408CB  CALL	_Mmc_Write_Sector+0
0x4B58	0x5BE04002  CMP.S	R0, #0
0x4B5C	0x002812DC  JMPC	R30, Z, #1, L___Lib_MmcFat16_mkNod129
;__Lib_MmcFat16.c, 865 :: 		
0x4B60	0x64300005  LDK.L	R3, #5
0x4B64	0xB830054A  STA.B	___f16_errno+0, R3
;__Lib_MmcFat16.c, 866 :: 		
0x4B68	0x640FFFFF  LDK.L	R0, #-1
0x4B6C	0x003012FC  JMP	L_end_mkNod
;__Lib_MmcFat16.c, 867 :: 		
L___Lib_MmcFat16_mkNod129:
;__Lib_MmcFat16.c, 869 :: 		
0x4B70	0x64000000  LDK.L	R0, #0
0x4B74	0x003012FC  JMP	L_end_mkNod
;__Lib_MmcFat16.c, 870 :: 		
L___Lib_MmcFat16_mkNod127:
;__Lib_MmcFat16.c, 871 :: 		
; free start address is: 4 (R1)
0x4B78	0x4440C200  ADD.L	R4, R1, #32
; free end address is: 4 (R1)
; free start address is: 28 (R7)
0x4B7C	0x44724000  MOVE.L	R7, R4
;__Lib_MmcFat16.c, 872 :: 		
0x4B80	0xC4300750  LDA.L	R3, __Lib_MmcFat16_f16_sectBuffEnd+0
0x4B84	0x5DE20032  CMP.L	R4, R3
0x4B88	0x002012ED  JMPC	R30, Z, #0, L___Lib_MmcFat16_mkNod429
; free end address is: 28 (R7)
;__Lib_MmcFat16.c, 874 :: 		
0x4B8C	0xAC3F8008  LDI.L	R3, SP, #8
0x4B90	0x4431C010  ADD.L	R3, R3, #1
0x4B94	0xB5F18008  STI.L	SP, #8, R3
;__Lib_MmcFat16.c, 875 :: 		
; free start address is: 0 (R0)
0x4B98	0x6400054C  LDK.L	R0, #_f16_sector+0
;__Lib_MmcFat16.c, 876 :: 		
0x4B9C	0xB5F00000  STI.L	SP, #0, R0
0x4BA0	0x6400054C  LDK.L	R0, #_f16_sector+0
0x4BA4	0x00340DF9  CALL	_Mmc_Multi_Read_Sector+0
; free end address is: 0 (R0)
0x4BA8	0xAC0F8000  LDI.L	R0, SP, #0
0x4BAC	0x44704000  MOVE.L	R7, R0
;__Lib_MmcFat16.c, 877 :: 		
0x4BB0	0x003012ED  JMP	L___Lib_MmcFat16_mkNod130
L___Lib_MmcFat16_mkNod429:
;__Lib_MmcFat16.c, 872 :: 		
;__Lib_MmcFat16.c, 877 :: 		
L___Lib_MmcFat16_mkNod130:
;__Lib_MmcFat16.c, 835 :: 		
; free start address is: 28 (R7)
0x4BB4	0xAA3F8004  LDI.S	R3, SP, #4
0x4BB8	0x4431C010  ADD.L	R3, R3, #1
0x4BBC	0xB3F18004  STI.S	SP, #4, R3
;__Lib_MmcFat16.c, 878 :: 		
0x4BC0	0x4413C000  MOVE.L	R1, R7
; free end address is: 28 (R7)
0x4BC4	0x00301292  JMP	L___Lib_MmcFat16_mkNod122
L___Lib_MmcFat16_mkNod123:
;__Lib_MmcFat16.c, 880 :: 		
0x4BC8	0x00340DCB  CALL	_Mmc_Multi_Read_Stop+0
0x4BCC	0x5BE04002  CMP.S	R0, #0
0x4BD0	0x002812F9  JMPC	R30, Z, #1, L___Lib_MmcFat16_mkNod131
;__Lib_MmcFat16.c, 882 :: 		
0x4BD4	0x64300010  LDK.L	R3, #16
0x4BD8	0xB830054A  STA.B	___f16_errno+0, R3
;__Lib_MmcFat16.c, 883 :: 		
0x4BDC	0x640FFFFF  LDK.L	R0, #-1
0x4BE0	0x003012FC  JMP	L_end_mkNod
;__Lib_MmcFat16.c, 884 :: 		
L___Lib_MmcFat16_mkNod131:
;__Lib_MmcFat16.c, 887 :: 		
0x4BE4	0x64300006  LDK.L	R3, #6
0x4BE8	0xB830054A  STA.B	___f16_errno+0, R3
;__Lib_MmcFat16.c, 888 :: 		
0x4BEC	0x640FFFFF  LDK.L	R0, #-1
;__Lib_MmcFat16.c, 889 :: 		
L_end_mkNod:
0x4BF0	0x99D00000  UNLINK	LR
0x4BF4	0xA0000000  RETURN	
; end of __Lib_MmcFat16_mkNod
__Lib_MmcFat16_getFatFreeCluster:
;__Lib_MmcFat16.c, 505 :: 		
0x345C	0x95D00008  LINK	LR, #8
;__Lib_MmcFat16.c, 514 :: 		
0x3460	0xC2300548  LDA.S	R3, __Lib_MmcFat16_f16_clustPerSect+0
0x3464	0xC200053A  LDA.S	R0, __Lib_MmcFat16_f16_boot+10
0x3468	0xF4000038  MUL.L	R0, R0, R3
0x346C	0xB3F00000  STI.S	SP, #0, R0
;__Lib_MmcFat16.c, 516 :: 		
0x3470	0x64000002  LDK.L	R0, #2
0x3474	0xB3F00002  STI.S	SP, #2, R0
;__Lib_MmcFat16.c, 518 :: 		
0x3478	0x64100002  LDK.L	R1, #2
0x347C	0xF4008030  UDIV.L	R0, R1, R3
0x3480	0x4400400D  BEXTU.L	R0, R0, #0
; s start address is: 16 (R4)
0x3484	0x4440400D  BEXTU.L	R4, R0, #0
;__Lib_MmcFat16.c, 519 :: 		
0x3488	0xC400053C  LDA.L	R0, __Lib_MmcFat16_f16_boot+12
0x348C	0x44220000  ADD.L	R2, R4, R0
; s end address is: 16 (R4)
;__Lib_MmcFat16.c, 521 :: 		
0x3490	0xF4008031  UMOD.L	R0, R1, R3
0x3494	0x4400400D  BEXTU.L	R0, R0, #0
;__Lib_MmcFat16.c, 522 :: 		
0x3498	0x44104018  ASHL.L	R1, R0, #1
0x349C	0x4410C00D  BEXTU.L	R1, R1, #0
;__Lib_MmcFat16.c, 524 :: 		
0x34A0	0x6400054C  LDK.L	R0, #_f16_sector+0
0x34A4	0x44000010  ADD.L	R0, R0, R1
0x34A8	0xB5F00004  STI.L	SP, #4, R0
;__Lib_MmcFat16.c, 526 :: 		
0x34AC	0x44014000  MOVE.L	R0, R2
0x34B0	0x00340F94  CALL	_Mmc_Multi_Read_Start+0
;__Lib_MmcFat16.c, 527 :: 		
0x34B4	0x64000001  LDK.L	R0, #1
0x34B8	0xB800074C  STA.B	_f16_sector+512, R0
;__Lib_MmcFat16.c, 528 :: 		
0x34BC	0x6400054C  LDK.L	R0, #_f16_sector+0
0x34C0	0x00340DF9  CALL	_Mmc_Multi_Read_Sector+0
;__Lib_MmcFat16.c, 529 :: 		
L___Lib_MmcFat16_getFatFreeCluster76:
0x34C4	0xAA1F8000  LDI.S	R1, SP, #0
0x34C8	0xAA0F8002  LDI.S	R0, SP, #2
0x34CC	0x5BE00012  CMP.S	R0, R1
0x34D0	0x00600D48  JMPC	R30, C, #0, L___Lib_MmcFat16_getFatFreeCluster77
;__Lib_MmcFat16.c, 531 :: 		
0x34D4	0xAC0F8004  LDI.L	R0, SP, #4
0x34D8	0xAA000000  LDI.S	R0, R0, #0
0x34DC	0x5BE04002  CMP.S	R0, #0
0x34E0	0x00200D3A  JMPC	R30, Z, #0, L___Lib_MmcFat16_getFatFreeCluster78
;__Lib_MmcFat16.c, 532 :: 		
0x34E4	0x00300D48  JMP	L___Lib_MmcFat16_getFatFreeCluster77
L___Lib_MmcFat16_getFatFreeCluster78:
;__Lib_MmcFat16.c, 534 :: 		
0x34E8	0xAC0F8004  LDI.L	R0, SP, #4
0x34EC	0x44104020  ADD.L	R1, R0, #2
0x34F0	0xB5F08004  STI.L	SP, #4, R1
;__Lib_MmcFat16.c, 535 :: 		
0x34F4	0xAA0F8002  LDI.S	R0, SP, #2
0x34F8	0x44004010  ADD.L	R0, R0, #1
0x34FC	0xB3F00002  STI.S	SP, #2, R0
;__Lib_MmcFat16.c, 537 :: 		
0x3500	0xC4000750  LDA.L	R0, __Lib_MmcFat16_f16_sectBuffEnd+0
0x3504	0x5DE08002  CMP.L	R1, R0
0x3508	0x00200D47  JMPC	R30, Z, #0, L___Lib_MmcFat16_getFatFreeCluster79
;__Lib_MmcFat16.c, 539 :: 		
0x350C	0x6400054C  LDK.L	R0, #_f16_sector+0
0x3510	0xB5F00004  STI.L	SP, #4, R0
;__Lib_MmcFat16.c, 540 :: 		
0x3514	0x6400054C  LDK.L	R0, #_f16_sector+0
0x3518	0x00340DF9  CALL	_Mmc_Multi_Read_Sector+0
;__Lib_MmcFat16.c, 541 :: 		
L___Lib_MmcFat16_getFatFreeCluster79:
;__Lib_MmcFat16.c, 542 :: 		
0x351C	0x00300D31  JMP	L___Lib_MmcFat16_getFatFreeCluster76
L___Lib_MmcFat16_getFatFreeCluster77:
;__Lib_MmcFat16.c, 544 :: 		
0x3520	0x00340DCB  CALL	_Mmc_Multi_Read_Stop+0
0x3524	0x5BE04002  CMP.S	R0, #0
0x3528	0x00280D4F  JMPC	R30, Z, #1, L___Lib_MmcFat16_getFatFreeCluster80
;__Lib_MmcFat16.c, 546 :: 		
0x352C	0x64000010  LDK.L	R0, #16
0x3530	0xB800054A  STA.B	___f16_errno+0, R0
;__Lib_MmcFat16.c, 547 :: 		
0x3534	0x6400FFFF  LDK.L	R0, #65535
0x3538	0x00300D56  JMP	L_end_getFatFreeCluster
;__Lib_MmcFat16.c, 548 :: 		
L___Lib_MmcFat16_getFatFreeCluster80:
;__Lib_MmcFat16.c, 550 :: 		
0x353C	0xAA1F8000  LDI.S	R1, SP, #0
0x3540	0xAA0F8002  LDI.S	R0, SP, #2
0x3544	0x5BE00012  CMP.S	R0, R1
0x3548	0x00200D55  JMPC	R30, Z, #0, L___Lib_MmcFat16_getFatFreeCluster81
;__Lib_MmcFat16.c, 551 :: 		
0x354C	0x6400FFFF  LDK.L	R0, #65535
0x3550	0x00300D56  JMP	L_end_getFatFreeCluster
L___Lib_MmcFat16_getFatFreeCluster81:
;__Lib_MmcFat16.c, 553 :: 		
0x3554	0xAA0F8002  LDI.S	R0, SP, #2
;__Lib_MmcFat16.c, 554 :: 		
L_end_getFatFreeCluster:
0x3558	0x99D00000  UNLINK	LR
0x355C	0xA0000000  RETURN	
; end of __Lib_MmcFat16_getFatFreeCluster
__Lib_MmcFat16_putFatEntry:
;__Lib_MmcFat16.c, 456 :: 		
; c start address is: 0 (R0)
0x26B0	0x95D00010  LINK	LR, #16
0x26B4	0xB3F0800C  STI.S	SP, #12, R1
0x26B8	0x4410400D  BEXTU.L	R1, R0, #0
; c end address is: 0 (R0)
; c start address is: 4 (R1)
;__Lib_MmcFat16.c, 463 :: 		
0x26BC	0xC2200548  LDA.S	R2, __Lib_MmcFat16_f16_clustPerSect+0
0x26C0	0xF4208020  UDIV.L	R2, R1, R2
0x26C4	0x4421400D  BEXTU.L	R2, R2, #0
0x26C8	0xB5F10008  STI.L	SP, #8, R2
;__Lib_MmcFat16.c, 464 :: 		
0x26CC	0xC430053C  LDA.L	R3, __Lib_MmcFat16_f16_boot+12
0x26D0	0xAC2F8008  LDI.L	R2, SP, #8
0x26D4	0x44310030  ADD.L	R3, R2, R3
0x26D8	0xB5F18008  STI.L	SP, #8, R3
;__Lib_MmcFat16.c, 466 :: 		
0x26DC	0x64200001  LDK.L	R2, #1
0x26E0	0xB820074C  STA.B	_f16_sector+512, R2
;__Lib_MmcFat16.c, 467 :: 		
0x26E4	0xB3F08000  STI.S	SP, #0, R1
0x26E8	0x6410054C  LDK.L	R1, #_f16_sector+0
0x26EC	0x4401C000  MOVE.L	R0, R3
0x26F0	0x003411D5  CALL	_Mmc_Read_Sector+0
0x26F4	0xAA1F8000  LDI.S	R1, SP, #0
0x26F8	0x5BE04002  CMP.S	R0, #0
0x26FC	0x002809C4  JMPC	R30, Z, #1, L___Lib_MmcFat16_putFatEntry70
; c end address is: 4 (R1)
;__Lib_MmcFat16.c, 469 :: 		
0x2700	0x64200010  LDK.L	R2, #16
0x2704	0xB820054A  STA.B	___f16_errno+0, R2
;__Lib_MmcFat16.c, 470 :: 		
0x2708	0x6400FFFF  LDK.L	R0, #65535
0x270C	0x003009F7  JMP	L_end_putFatEntry
;__Lib_MmcFat16.c, 471 :: 		
L___Lib_MmcFat16_putFatEntry70:
;__Lib_MmcFat16.c, 474 :: 		
; c start address is: 4 (R1)
0x2710	0xC2200548  LDA.S	R2, __Lib_MmcFat16_f16_clustPerSect+0
0x2714	0xF4208021  UMOD.L	R2, R1, R2
0x2718	0x4421400D  BEXTU.L	R2, R2, #0
; c end address is: 4 (R1)
;__Lib_MmcFat16.c, 475 :: 		
0x271C	0x44314018  ASHL.L	R3, R2, #1
0x2720	0x4431C00D  BEXTU.L	R3, R3, #0
; o start address is: 0 (R0)
0x2724	0x4401C00D  BEXTU.L	R0, R3, #0
;__Lib_MmcFat16.c, 478 :: 		
0x2728	0x6420054C  LDK.L	R2, #_f16_sector+0
0x272C	0x44310030  ADD.L	R3, R2, R3
0x2730	0x444FC0C0  ADD.L	R4, SP, #12
0x2734	0xA8220000  LDI.B	R2, R4, #0
0x2738	0xB0310000  STI.B	R3, #0, R2
;__Lib_MmcFat16.c, 479 :: 		
0x273C	0x44304010  ADD.L	R3, R0, #1
0x2740	0x4431C00D  BEXTU.L	R3, R3, #0
; o end address is: 0 (R0)
0x2744	0x6420054C  LDK.L	R2, #_f16_sector+0
0x2748	0x44310030  ADD.L	R3, R2, R3
0x274C	0x44224010  ADD.L	R2, R4, #1
0x2750	0xA8210000  LDI.B	R2, R2, #0
0x2754	0xB0310000  STI.B	R3, #0, R2
;__Lib_MmcFat16.c, 482 :: 		
0x2758	0x6410054C  LDK.L	R1, #_f16_sector+0
0x275C	0xAC0F8008  LDI.L	R0, SP, #8
0x2760	0x003408CB  CALL	_Mmc_Write_Sector+0
0x2764	0x5BE04002  CMP.S	R0, #0
0x2768	0x002809DF  JMPC	R30, Z, #1, L___Lib_MmcFat16_putFatEntry71
;__Lib_MmcFat16.c, 484 :: 		
0x276C	0x64200005  LDK.L	R2, #5
0x2770	0xB820054A  STA.B	___f16_errno+0, R2
;__Lib_MmcFat16.c, 485 :: 		
0x2774	0x6400FFFF  LDK.L	R0, #65535
0x2778	0x003009F7  JMP	L_end_putFatEntry
;__Lib_MmcFat16.c, 486 :: 		
L___Lib_MmcFat16_putFatEntry71:
;__Lib_MmcFat16.c, 489 :: 		
0x277C	0x64200001  LDK.L	R2, #1
0x2780	0xB3F10004  STI.S	SP, #4, R2
L___Lib_MmcFat16_putFatEntry72:
0x2784	0xC0300536  LDA.B	R3, __Lib_MmcFat16_f16_boot+6
0x2788	0xAA2F8004  LDI.S	R2, SP, #4
0x278C	0x5BE10032  CMP.S	R2, R3
0x2790	0x006009F6  JMPC	R30, C, #0, L___Lib_MmcFat16_putFatEntry73
;__Lib_MmcFat16.c, 491 :: 		
0x2794	0xC230053A  LDA.S	R3, __Lib_MmcFat16_f16_boot+10
0x2798	0xAC2F8008  LDI.L	R2, SP, #8
0x279C	0x44210030  ADD.L	R2, R2, R3
0x27A0	0xB5F10008  STI.L	SP, #8, R2
;__Lib_MmcFat16.c, 492 :: 		
0x27A4	0x6410054C  LDK.L	R1, #_f16_sector+0
0x27A8	0x44014000  MOVE.L	R0, R2
0x27AC	0x003408CB  CALL	_Mmc_Write_Sector+0
0x27B0	0x5BE04002  CMP.S	R0, #0
0x27B4	0x002809F2  JMPC	R30, Z, #1, L___Lib_MmcFat16_putFatEntry75
;__Lib_MmcFat16.c, 494 :: 		
0x27B8	0x64200005  LDK.L	R2, #5
0x27BC	0xB820054A  STA.B	___f16_errno+0, R2
;__Lib_MmcFat16.c, 495 :: 		
0x27C0	0x6400FFFF  LDK.L	R0, #65535
0x27C4	0x003009F7  JMP	L_end_putFatEntry
;__Lib_MmcFat16.c, 496 :: 		
L___Lib_MmcFat16_putFatEntry75:
;__Lib_MmcFat16.c, 489 :: 		
0x27C8	0xAA2F8004  LDI.S	R2, SP, #4
0x27CC	0x44214010  ADD.L	R2, R2, #1
0x27D0	0xB3F10004  STI.S	SP, #4, R2
;__Lib_MmcFat16.c, 497 :: 		
0x27D4	0x003009E1  JMP	L___Lib_MmcFat16_putFatEntry72
L___Lib_MmcFat16_putFatEntry73:
;__Lib_MmcFat16.c, 499 :: 		
0x27D8	0x64000000  LDK.L	R0, #0
;__Lib_MmcFat16.c, 500 :: 		
L_end_putFatEntry:
0x27DC	0x99D00000  UNLINK	LR
0x27E0	0xA0000000  RETURN	
; end of __Lib_MmcFat16_putFatEntry
_Mmc_Write_Sector:
;__Lib_Mmc_SDHOST.c, 109 :: 		
; dbuff start address is: 4 (R1)
; sector start address is: 0 (R0)
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
; sector start address is: 0 (R0)
; dbuff start address is: 4 (R1)
;__Lib_Mmc_SDHOST.c, 110 :: 		
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
0x232C	0xC4600248  LDA.L	R6, __Lib_Mmc_SDHOST_Mmc_Write_Sector_Ptr+0
0x2330	0x08340060  CALLI	R6
;__Lib_Mmc_SDHOST.c, 111 :: 		
L_end_Mmc_Write_Sector:
0x2334	0xA0000000  RETURN	
; end of _Mmc_Write_Sector
_applicationTask:
;Click_MP3_FT90x.c, 89 :: 		void applicationTask()
;Click_MP3_FT90x.c, 91 :: 		Mmc_Fat_Reset(&file_size);
0x6F00	0x64000328  LDK.L	R0, #_file_size+0
0x6F04	0x00341A62  CALL	_Mmc_Fat_Reset+0
;Click_MP3_FT90x.c, 92 :: 		mikrobus_logWrite(" --- Play audio.",_LOG_LINE);
0x6F08	0x6400021D  LDK.L	R0, #?lstr2_Click_MP3_FT90x+0
0x6F0C	0x64100002  LDK.L	R1, #2
0x6F10	0x00341B00  CALL	_mikrobus_logWrite+0
;Click_MP3_FT90x.c, 93 :: 		while (file_size > BUFFER_SIZE)
L_applicationTask6:
0x6F14	0xC4100328  LDA.L	R1, _file_size+0
0x6F18	0x64000200  LDK.L	R0, #512
0x6F1C	0x5DE08002  CMP.L	R1, R0
0x6F20	0x01A01BEE  JMPC	R30, A, #0, L_applicationTask7
;Click_MP3_FT90x.c, 95 :: 		for (cnt = 0; cnt < BUFFER_SIZE; cnt++)
0x6F24	0x64000000  LDK.L	R0, #0
0x6F28	0xBA00022E  STA.S	_cnt+0, R0
L_applicationTask8:
0x6F2C	0xC210022E  LDA.S	R1, _cnt+0
0x6F30	0x64000200  LDK.L	R0, #512
0x6F34	0x5BE08002  CMP.S	R1, R0
0x6F38	0x00601BD7  JMPC	R30, C, #0, L_applicationTask9
;Click_MP3_FT90x.c, 97 :: 		Mmc_Fat_Read(mp3_buffer + cnt);
0x6F3C	0xC210022E  LDA.S	R1, _cnt+0
0x6F40	0x6400032C  LDK.L	R0, #_mp3_buffer+0
0x6F44	0x44000010  ADD.L	R0, R0, R1
0x6F48	0x00341A75  CALL	_Mmc_Fat_Read+0
;Click_MP3_FT90x.c, 95 :: 		for (cnt = 0; cnt < BUFFER_SIZE; cnt++)
0x6F4C	0xC200022E  LDA.S	R0, _cnt+0
0x6F50	0x44004010  ADD.L	R0, R0, #1
0x6F54	0xBA00022E  STA.S	_cnt+0, R0
;Click_MP3_FT90x.c, 98 :: 		}
0x6F58	0x00301BCB  JMP	L_applicationTask8
L_applicationTask9:
;Click_MP3_FT90x.c, 99 :: 		for (cnt = 0; cnt < BUFFER_SIZE / BYTES_2_WRITE; cnt++)
0x6F5C	0x64000000  LDK.L	R0, #0
0x6F60	0xBA00022E  STA.S	_cnt+0, R0
L_applicationTask11:
0x6F64	0xC200022E  LDA.S	R0, _cnt+0
0x6F68	0x5BE04102  CMP.S	R0, #16
0x6F6C	0x00601BE9  JMPC	R30, C, #0, L_applicationTask12
;Click_MP3_FT90x.c, 101 :: 		while( mp3_dataWrite32( mp3_buffer + cnt * BYTES_2_WRITE ));
L_applicationTask14:
0x6F70	0xC200022E  LDA.S	R0, _cnt+0
0x6F74	0x44104058  ASHL.L	R1, R0, #5
0x6F78	0x4410C00D  BEXTU.L	R1, R1, #0
0x6F7C	0x6400032C  LDK.L	R0, #_mp3_buffer+0
0x6F80	0x44000010  ADD.L	R0, R0, R1
0x6F84	0x00341A36  CALL	_mp3_dataWrite32+0
0x6F88	0x59E04002  CMP.B	R0, #0
0x6F8C	0x00281BE5  JMPC	R30, Z, #1, L_applicationTask15
0x6F90	0x00301BDC  JMP	L_applicationTask14
L_applicationTask15:
;Click_MP3_FT90x.c, 99 :: 		for (cnt = 0; cnt < BUFFER_SIZE / BYTES_2_WRITE; cnt++)
0x6F94	0xC200022E  LDA.S	R0, _cnt+0
0x6F98	0x44004010  ADD.L	R0, R0, #1
0x6F9C	0xBA00022E  STA.S	_cnt+0, R0
;Click_MP3_FT90x.c, 102 :: 		}
0x6FA0	0x00301BD9  JMP	L_applicationTask11
L_applicationTask12:
;Click_MP3_FT90x.c, 103 :: 		file_size -= BUFFER_SIZE;
0x6FA4	0xC4100328  LDA.L	R1, _file_size+0
0x6FA8	0x64000200  LDK.L	R0, #512
0x6FAC	0x44008002  SUB.L	R0, R1, R0
0x6FB0	0xBC000328  STA.L	_file_size+0, R0
;Click_MP3_FT90x.c, 104 :: 		}
0x6FB4	0x00301BC5  JMP	L_applicationTask6
L_applicationTask7:
;Click_MP3_FT90x.c, 105 :: 		for (cnt = 0; cnt < file_size; cnt++)
0x6FB8	0x64000000  LDK.L	R0, #0
0x6FBC	0xBA00022E  STA.S	_cnt+0, R0
L_applicationTask16:
0x6FC0	0xC4100328  LDA.L	R1, _file_size+0
0x6FC4	0xC200022E  LDA.S	R0, _cnt+0
0x6FC8	0x5DE00012  CMP.L	R0, R1
0x6FCC	0x00601BFC  JMPC	R30, C, #0, L_applicationTask17
;Click_MP3_FT90x.c, 107 :: 		Mmc_Fat_Read(mp3_buffer + cnt);
0x6FD0	0xC210022E  LDA.S	R1, _cnt+0
0x6FD4	0x6400032C  LDK.L	R0, #_mp3_buffer+0
0x6FD8	0x44000010  ADD.L	R0, R0, R1
0x6FDC	0x00341A75  CALL	_Mmc_Fat_Read+0
;Click_MP3_FT90x.c, 105 :: 		for (cnt = 0; cnt < file_size; cnt++)
0x6FE0	0xC200022E  LDA.S	R0, _cnt+0
0x6FE4	0x44004010  ADD.L	R0, R0, #1
0x6FE8	0xBA00022E  STA.S	_cnt+0, R0
;Click_MP3_FT90x.c, 108 :: 		}
0x6FEC	0x00301BF0  JMP	L_applicationTask16
L_applicationTask17:
;Click_MP3_FT90x.c, 109 :: 		for (cnt = 0; cnt < file_size; cnt++)
0x6FF0	0x64000000  LDK.L	R0, #0
0x6FF4	0xBA00022E  STA.S	_cnt+0, R0
L_applicationTask19:
0x6FF8	0xC4100328  LDA.L	R1, _file_size+0
0x6FFC	0xC200022E  LDA.S	R0, _cnt+0
0x7000	0x5DE00012  CMP.L	R0, R1
0x7004	0x00601C0E  JMPC	R30, C, #0, L_applicationTask20
;Click_MP3_FT90x.c, 111 :: 		while( mp3_dataWrite(mp3_buffer + cnt));
L_applicationTask22:
0x7008	0xC210022E  LDA.S	R1, _cnt+0
0x700C	0x6400032C  LDK.L	R0, #_mp3_buffer+0
0x7010	0x44000010  ADD.L	R0, R0, R1
0x7014	0x4400500D  BEXTU.L	R0, R0, #256
0x7018	0x00341A4A  CALL	_mp3_dataWrite+0
0x701C	0x59E04002  CMP.B	R0, #0
0x7020	0x00281C0A  JMPC	R30, Z, #1, L_applicationTask23
0x7024	0x00301C02  JMP	L_applicationTask22
L_applicationTask23:
;Click_MP3_FT90x.c, 109 :: 		for (cnt = 0; cnt < file_size; cnt++)
0x7028	0xC200022E  LDA.S	R0, _cnt+0
0x702C	0x44004010  ADD.L	R0, R0, #1
0x7030	0xBA00022E  STA.S	_cnt+0, R0
;Click_MP3_FT90x.c, 112 :: 		}
0x7034	0x00301BFE  JMP	L_applicationTask19
L_applicationTask20:
;Click_MP3_FT90x.c, 113 :: 		mikrobus_logWrite(" --- Finish! ",_LOG_LINE);
0x7038	0x64000230  LDK.L	R0, #?lstr3_Click_MP3_FT90x+0
0x703C	0x64100002  LDK.L	R1, #2
0x7040	0x00341B00  CALL	_mikrobus_logWrite+0
;Click_MP3_FT90x.c, 114 :: 		Delay_100ms();
0x7044	0x00341931  CALL	_Delay_100ms+0
;Click_MP3_FT90x.c, 115 :: 		}
L_end_applicationTask:
0x7048	0xA0000000  RETURN	
; end of _applicationTask
_Mmc_Fat_Reset:
;__Lib_MmcFat16.c, 1927 :: 		
; size start address is: 0 (R0)
0x6988	0x95D00004  LINK	LR, #4
; size end address is: 0 (R0)
; size start address is: 0 (R0)
;__Lib_MmcFat16.c, 1929 :: 		
0x698C	0xC21007DC  LDA.S	R1, __Lib_MmcFat16_f16_cFD+28
0x6990	0x4410C014  AND.L	R1, R1, #1
0x6994	0x4410C00D  BEXTU.L	R1, R1, #0
0x6998	0x5BE0C002  CMP.S	R1, #0
0x699C	0x00201A6D  JMPC	R30, Z, #0, L_Mmc_Fat_Reset295
;__Lib_MmcFat16.c, 1931 :: 		
0x69A0	0x64100000  LDK.L	R1, #0
0x69A4	0xB4008000  STI.L	R0, #0, R1
; size end address is: 0 (R0)
;__Lib_MmcFat16.c, 1932 :: 		
0x69A8	0x64100007  LDK.L	R1, #7
0x69AC	0xB810054A  STA.B	___f16_errno+0, R1
;__Lib_MmcFat16.c, 1933 :: 		
0x69B0	0x00301A73  JMP	L_end_Mmc_Fat_Reset
;__Lib_MmcFat16.c, 1934 :: 		
L_Mmc_Fat_Reset295:
;__Lib_MmcFat16.c, 1936 :: 		
; size start address is: 0 (R0)
0x69B4	0xB5F00000  STI.L	SP, #0, R0
0x69B8	0x64000000  LDK.L	R0, #0
0x69BC	0x003414F6  CALL	_Mmc_Fat_Seek+0
0x69C0	0xAC0F8000  LDI.L	R0, SP, #0
;__Lib_MmcFat16.c, 1938 :: 		
0x69C4	0xC41007D8  LDA.L	R1, __Lib_MmcFat16_f16_cFD+24
0x69C8	0xB4008000  STI.L	R0, #0, R1
; size end address is: 0 (R0)
;__Lib_MmcFat16.c, 1939 :: 		
L_end_Mmc_Fat_Reset:
0x69CC	0x99D00000  UNLINK	LR
0x69D0	0xA0000000  RETURN	
; end of _Mmc_Fat_Reset
_Mmc_Fat_Seek:
;__Lib_MmcFat16.c, 1646 :: 		
; pos start address is: 0 (R0)
0x53D8	0x95D00004  LINK	LR, #4
; pos end address is: 0 (R0)
; pos start address is: 0 (R0)
;__Lib_MmcFat16.c, 1653 :: 		
0x53DC	0xC21007DC  LDA.S	R1, __Lib_MmcFat16_f16_cFD+28
0x53E0	0x5BE0C002  CMP.S	R1, #0
0x53E4	0x002014FE  JMPC	R30, Z, #0, L_Mmc_Fat_Seek235
; pos end address is: 0 (R0)
;__Lib_MmcFat16.c, 1655 :: 		
0x53E8	0x64100007  LDK.L	R1, #7
0x53EC	0xB810054A  STA.B	___f16_errno+0, R1
;__Lib_MmcFat16.c, 1656 :: 		
0x53F0	0x640FFFFF  LDK.L	R0, #-1
0x53F4	0x00301535  JMP	L_end_Mmc_Fat_Seek
;__Lib_MmcFat16.c, 1657 :: 		
L_Mmc_Fat_Seek235:
;__Lib_MmcFat16.c, 1659 :: 		
; pos start address is: 0 (R0)
0x53F8	0x64100001  LDK.L	R1, #1
0x53FC	0xB810074C  STA.B	_f16_sector+512, R1
;__Lib_MmcFat16.c, 1664 :: 		
0x5400	0xC41007D8  LDA.L	R1, __Lib_MmcFat16_f16_cFD+24
0x5404	0x5DE00012  CMP.L	R0, R1
0x5408	0x01A01506  JMPC	R30, A, #0, L_Mmc_Fat_Seek236
; pos end address is: 0 (R0)
;__Lib_MmcFat16.c, 1666 :: 		
0x540C	0xC41007D8  LDA.L	R1, __Lib_MmcFat16_f16_cFD+24
0x5410	0xBC1007C8  STA.L	__Lib_MmcFat16_f16_cFD+8, R1
;__Lib_MmcFat16.c, 1667 :: 		
0x5414	0x00301507  JMP	L_Mmc_Fat_Seek237
L_Mmc_Fat_Seek236:
;__Lib_MmcFat16.c, 1670 :: 		
; pos start address is: 0 (R0)
0x5418	0xBC0007C8  STA.L	__Lib_MmcFat16_f16_cFD+8, R0
; pos end address is: 0 (R0)
;__Lib_MmcFat16.c, 1671 :: 		
L_Mmc_Fat_Seek237:
;__Lib_MmcFat16.c, 1676 :: 		
0x541C	0xC2200530  LDA.S	R2, __Lib_MmcFat16_f16_boot+0
0x5420	0xC41007C8  LDA.L	R1, __Lib_MmcFat16_f16_cFD+8
0x5424	0xF4208020  UDIV.L	R2, R1, R2
0x5428	0xC2100532  LDA.S	R1, __Lib_MmcFat16_f16_boot+2
0x542C	0xF4110010  UDIV.L	R1, R2, R1
; cl start address is: 8 (R2)
0x5430	0x4420C00D  BEXTU.L	R2, R1, #0
;__Lib_MmcFat16.c, 1677 :: 		
0x5434	0xC21007C6  LDA.S	R1, __Lib_MmcFat16_f16_cFD+6
0x5438	0xBA1007CC  STA.S	__Lib_MmcFat16_f16_cFD+12, R1
; cl end address is: 8 (R2)
;__Lib_MmcFat16.c, 1678 :: 		
L_Mmc_Fat_Seek238:
; cl start address is: 8 (R2)
0x543C	0x5BE14002  CMP.S	R2, #0
0x5440	0x01A01523  JMPC	R30, A, #0, L_Mmc_Fat_Seek239
;__Lib_MmcFat16.c, 1680 :: 		
0x5444	0xC21007CC  LDA.S	R1, __Lib_MmcFat16_f16_cFD+12
0x5448	0xB3F10000  STI.S	SP, #0, R2
0x544C	0x4400C00D  BEXTU.L	R0, R1, #0
0x5450	0x00340FCA  CALL	__Lib_MmcFat16_getFatEntry+0
0x5454	0xAA2F8000  LDI.S	R2, SP, #0
0x5458	0xBA0007CC  STA.S	__Lib_MmcFat16_f16_cFD+12, R0
0x545C	0x6410FFFF  LDK.L	R1, #65535
0x5460	0x5BE00012  CMP.S	R0, R1
0x5464	0x00201520  JMPC	R30, Z, #0, L_Mmc_Fat_Seek240
; cl end address is: 8 (R2)
;__Lib_MmcFat16.c, 1682 :: 		
0x5468	0xC41007D8  LDA.L	R1, __Lib_MmcFat16_f16_cFD+24
0x546C	0xBC1007C8  STA.L	__Lib_MmcFat16_f16_cFD+8, R1
;__Lib_MmcFat16.c, 1683 :: 		
0x5470	0x6410000A  LDK.L	R1, #10
0x5474	0xB810054A  STA.B	___f16_errno+0, R1
;__Lib_MmcFat16.c, 1684 :: 		
0x5478	0x64000000  LDK.L	R0, #0
0x547C	0x00301535  JMP	L_end_Mmc_Fat_Seek
;__Lib_MmcFat16.c, 1685 :: 		
L_Mmc_Fat_Seek240:
;__Lib_MmcFat16.c, 1686 :: 		
; cl start address is: 8 (R2)
0x5480	0x44214012  SUB.L	R2, R2, #1
0x5484	0x4421400D  BEXTU.L	R2, R2, #0
;__Lib_MmcFat16.c, 1687 :: 		
; cl end address is: 8 (R2)
0x5488	0x0030150F  JMP	L_Mmc_Fat_Seek238
L_Mmc_Fat_Seek239:
;__Lib_MmcFat16.c, 1689 :: 		
0x548C	0xC2500530  LDA.S	R5, __Lib_MmcFat16_f16_boot+0
0x5490	0xC44007C8  LDA.L	R4, __Lib_MmcFat16_f16_cFD+8
0x5494	0xF4220050  UDIV.L	R2, R4, R5
0x5498	0xC2100532  LDA.S	R1, __Lib_MmcFat16_f16_boot+2
0x549C	0xF4310011  UMOD.L	R3, R2, R1
0x54A0	0xBA3007D4  STA.S	__Lib_MmcFat16_f16_cFD+20, R3
;__Lib_MmcFat16.c, 1690 :: 		
0x54A4	0xC21007CC  LDA.S	R1, __Lib_MmcFat16_f16_cFD+12
0x54A8	0x4420C022  SUB.L	R2, R1, #2
0x54AC	0xC2100532  LDA.S	R1, __Lib_MmcFat16_f16_boot+2
0x54B0	0xF4210018  MUL.L	R2, R2, R1
0x54B4	0xC4100544  LDA.L	R1, __Lib_MmcFat16_f16_boot+20
0x54B8	0x44208020  ADD.L	R2, R1, R2
0x54BC	0x4411C00D  BEXTU.L	R1, R3, #0
0x54C0	0x44110010  ADD.L	R1, R2, R1
0x54C4	0xBC1007D0  STA.L	__Lib_MmcFat16_f16_cFD+16, R1
;__Lib_MmcFat16.c, 1691 :: 		
0x54C8	0xF4120051  UMOD.L	R1, R4, R5
0x54CC	0xBA1007D6  STA.S	__Lib_MmcFat16_f16_cFD+22, R1
;__Lib_MmcFat16.c, 1693 :: 		
0x54D0	0xC40007C8  LDA.L	R0, __Lib_MmcFat16_f16_cFD+8
;__Lib_MmcFat16.c, 1694 :: 		
L_end_Mmc_Fat_Seek:
0x54D4	0x99D00000  UNLINK	LR
0x54D8	0xA0000000  RETURN	
; end of _Mmc_Fat_Seek
__Lib_MmcFat16_getFatEntry:
;__Lib_MmcFat16.c, 428 :: 		
; c start address is: 0 (R0)
0x3F28	0x95D00004  LINK	LR, #4
0x3F2C	0x4430400D  BEXTU.L	R3, R0, #0
; c end address is: 0 (R0)
; c start address is: 12 (R3)
;__Lib_MmcFat16.c, 434 :: 		
0x3F30	0xC2100548  LDA.S	R1, __Lib_MmcFat16_f16_clustPerSect+0
0x3F34	0xF4118010  UDIV.L	R1, R3, R1
0x3F38	0x4410C00D  BEXTU.L	R1, R1, #0
; s start address is: 0 (R0)
0x3F3C	0x4400C00D  BEXTU.L	R0, R1, #0
;__Lib_MmcFat16.c, 435 :: 		
0x3F40	0xC410053C  LDA.L	R1, __Lib_MmcFat16_f16_boot+12
0x3F44	0x44200010  ADD.L	R2, R0, R1
; s end address is: 0 (R0)
;__Lib_MmcFat16.c, 437 :: 		
0x3F48	0x64100001  LDK.L	R1, #1
0x3F4C	0xB810074C  STA.B	_f16_sector+512, R1
;__Lib_MmcFat16.c, 438 :: 		
0x3F50	0xB3F18000  STI.S	SP, #0, R3
0x3F54	0x6410054C  LDK.L	R1, #_f16_sector+0
0x3F58	0x44014000  MOVE.L	R0, R2
0x3F5C	0x003411D5  CALL	_Mmc_Read_Sector+0
0x3F60	0xAA3F8000  LDI.S	R3, SP, #0
0x3F64	0x5BE04002  CMP.S	R0, #0
0x3F68	0x00280FDF  JMPC	R30, Z, #1, L___Lib_MmcFat16_getFatEntry69
; c end address is: 12 (R3)
;__Lib_MmcFat16.c, 440 :: 		
0x3F6C	0x64100010  LDK.L	R1, #16
0x3F70	0xB810054A  STA.B	___f16_errno+0, R1
;__Lib_MmcFat16.c, 441 :: 		
0x3F74	0x6400FFFF  LDK.L	R0, #65535
0x3F78	0x00300FE8  JMP	L_end_getFatEntry
;__Lib_MmcFat16.c, 442 :: 		
L___Lib_MmcFat16_getFatEntry69:
;__Lib_MmcFat16.c, 445 :: 		
; c start address is: 12 (R3)
0x3F7C	0xC2100548  LDA.S	R1, __Lib_MmcFat16_f16_clustPerSect+0
0x3F80	0xF4118011  UMOD.L	R1, R3, R1
0x3F84	0x4410C00D  BEXTU.L	R1, R1, #0
; c end address is: 12 (R3)
;__Lib_MmcFat16.c, 446 :: 		
0x3F88	0x4420C018  ASHL.L	R2, R1, #1
0x3F8C	0x4421400D  BEXTU.L	R2, R2, #0
;__Lib_MmcFat16.c, 449 :: 		
0x3F90	0x6410054C  LDK.L	R1, #_f16_sector+0
0x3F94	0x44108020  ADD.L	R1, R1, R2
0x3F98	0x4400C000  MOVE.L	R0, R1
0x3F9C	0x003409F9  CALL	__Lib_MmcFat16_f16_toInt+0
;__Lib_MmcFat16.c, 450 :: 		
;__Lib_MmcFat16.c, 451 :: 		
L_end_getFatEntry:
0x3FA0	0x99D00000  UNLINK	LR
0x3FA4	0xA0000000  RETURN	
; end of __Lib_MmcFat16_getFatEntry
_Mmc_Fat_Read:
;__Lib_MmcFat16.c, 1329 :: 		
0x69D4	0x95D00004  LINK	LR, #4
0x69D8	0xB5F00000  STI.L	SP, #0, R0
;__Lib_MmcFat16.c, 1331 :: 		
;__Lib_MmcFat16.c, 1336 :: 		
0x69DC	0xC21007DC  LDA.S	R1, __Lib_MmcFat16_f16_cFD+28
0x69E0	0x4410C014  AND.L	R1, R1, #1
0x69E4	0x4410C00D  BEXTU.L	R1, R1, #0
0x69E8	0x5BE0C002  CMP.S	R1, #0
0x69EC	0x00201A7F  JMPC	R30, Z, #0, L_Mmc_Fat_Read189
;__Lib_MmcFat16.c, 1338 :: 		
0x69F0	0x64100007  LDK.L	R1, #7
0x69F4	0xB810054A  STA.B	___f16_errno+0, R1
;__Lib_MmcFat16.c, 1339 :: 		
0x69F8	0x00301AD1  JMP	L_end_Mmc_Fat_Read
;__Lib_MmcFat16.c, 1340 :: 		
L_Mmc_Fat_Read189:
;__Lib_MmcFat16.c, 1345 :: 		
0x69FC	0xC42007D8  LDA.L	R2, __Lib_MmcFat16_f16_cFD+24
0x6A00	0xC41007C8  LDA.L	R1, __Lib_MmcFat16_f16_cFD+8
0x6A04	0x5DE08022  CMP.L	R1, R2
0x6A08	0x00681A86  JMPC	R30, C, #1, L_Mmc_Fat_Read190
;__Lib_MmcFat16.c, 1347 :: 		
0x6A0C	0x6410000B  LDK.L	R1, #11
0x6A10	0xB810054A  STA.B	___f16_errno+0, R1
;__Lib_MmcFat16.c, 1348 :: 		
0x6A14	0x00301AD1  JMP	L_end_Mmc_Fat_Read
;__Lib_MmcFat16.c, 1349 :: 		
L_Mmc_Fat_Read190:
;__Lib_MmcFat16.c, 1354 :: 		
0x6A18	0xC22007D6  LDA.S	R2, __Lib_MmcFat16_f16_cFD+22
0x6A1C	0x64100200  LDK.L	R1, #512
0x6A20	0x5BE10012  CMP.S	R2, R1
0x6A24	0x00201AB7  JMPC	R30, Z, #0, L_Mmc_Fat_Read191
;__Lib_MmcFat16.c, 1359 :: 		
0x6A28	0x64100000  LDK.L	R1, #0
0x6A2C	0xBA1007D6  STA.S	__Lib_MmcFat16_f16_cFD+22, R1
;__Lib_MmcFat16.c, 1361 :: 		
0x6A30	0xC21007D4  LDA.S	R1, __Lib_MmcFat16_f16_cFD+20
0x6A34	0x4420C010  ADD.L	R2, R1, #1
0x6A38	0xBA2007D4  STA.S	__Lib_MmcFat16_f16_cFD+20, R2
;__Lib_MmcFat16.c, 1362 :: 		
0x6A3C	0xC2100532  LDA.S	R1, __Lib_MmcFat16_f16_boot+2
0x6A40	0x5BE10012  CMP.S	R2, R1
0x6A44	0x00201AA8  JMPC	R30, Z, #0, L_Mmc_Fat_Read192
;__Lib_MmcFat16.c, 1367 :: 		
0x6A48	0x64100000  LDK.L	R1, #0
0x6A4C	0xBA1007D4  STA.S	__Lib_MmcFat16_f16_cFD+20, R1
;__Lib_MmcFat16.c, 1368 :: 		
0x6A50	0xC21007CC  LDA.S	R1, __Lib_MmcFat16_f16_cFD+12
0x6A54	0x4400C00D  BEXTU.L	R0, R1, #0
0x6A58	0x00340FCA  CALL	__Lib_MmcFat16_getFatEntry+0
0x6A5C	0xBA0007CC  STA.S	__Lib_MmcFat16_f16_cFD+12, R0
0x6A60	0x6410FFFF  LDK.L	R1, #65535
0x6A64	0x5BE00012  CMP.S	R0, R1
0x6A68	0x00201AA0  JMPC	R30, Z, #0, L_Mmc_Fat_Read193
;__Lib_MmcFat16.c, 1370 :: 		
0x6A6C	0xC41007D8  LDA.L	R1, __Lib_MmcFat16_f16_cFD+24
0x6A70	0xBC1007C8  STA.L	__Lib_MmcFat16_f16_cFD+8, R1
;__Lib_MmcFat16.c, 1371 :: 		
0x6A74	0x6410000A  LDK.L	R1, #10
0x6A78	0xB810054A  STA.B	___f16_errno+0, R1
;__Lib_MmcFat16.c, 1372 :: 		
0x6A7C	0x00301AD1  JMP	L_end_Mmc_Fat_Read
;__Lib_MmcFat16.c, 1373 :: 		
L_Mmc_Fat_Read193:
;__Lib_MmcFat16.c, 1374 :: 		
0x6A80	0xC21007CC  LDA.S	R1, __Lib_MmcFat16_f16_cFD+12
0x6A84	0x4420C022  SUB.L	R2, R1, #2
0x6A88	0xC2100532  LDA.S	R1, __Lib_MmcFat16_f16_boot+2
0x6A8C	0xF4210018  MUL.L	R2, R2, R1
0x6A90	0xC4100544  LDA.L	R1, __Lib_MmcFat16_f16_boot+20
0x6A94	0x44108020  ADD.L	R1, R1, R2
0x6A98	0xBC1007D0  STA.L	__Lib_MmcFat16_f16_cFD+16, R1
;__Lib_MmcFat16.c, 1375 :: 		
0x6A9C	0x00301AAB  JMP	L_Mmc_Fat_Read194
L_Mmc_Fat_Read192:
;__Lib_MmcFat16.c, 1378 :: 		
0x6AA0	0xC41007D0  LDA.L	R1, __Lib_MmcFat16_f16_cFD+16
0x6AA4	0x4410C010  ADD.L	R1, R1, #1
0x6AA8	0xBC1007D0  STA.L	__Lib_MmcFat16_f16_cFD+16, R1
;__Lib_MmcFat16.c, 1379 :: 		
L_Mmc_Fat_Read194:
;__Lib_MmcFat16.c, 1384 :: 		
0x6AAC	0x64100000  LDK.L	R1, #0
0x6AB0	0xB810074C  STA.B	_f16_sector+512, R1
;__Lib_MmcFat16.c, 1385 :: 		
0x6AB4	0xC41007D0  LDA.L	R1, __Lib_MmcFat16_f16_cFD+16
0x6AB8	0x4400C000  MOVE.L	R0, R1
0x6ABC	0x6410054C  LDK.L	R1, #_f16_sector+0
0x6AC0	0x003411D5  CALL	_Mmc_Read_Sector+0
0x6AC4	0x5BE04002  CMP.S	R0, #0
0x6AC8	0x00281AB6  JMPC	R30, Z, #1, L_Mmc_Fat_Read195
;__Lib_MmcFat16.c, 1387 :: 		
0x6ACC	0x64100010  LDK.L	R1, #16
0x6AD0	0xB810054A  STA.B	___f16_errno+0, R1
;__Lib_MmcFat16.c, 1388 :: 		
0x6AD4	0x00301AD1  JMP	L_end_Mmc_Fat_Read
;__Lib_MmcFat16.c, 1389 :: 		
L_Mmc_Fat_Read195:
;__Lib_MmcFat16.c, 1390 :: 		
0x6AD8	0x00301AC5  JMP	L_Mmc_Fat_Read196
L_Mmc_Fat_Read191:
;__Lib_MmcFat16.c, 1391 :: 		
0x6ADC	0xC010074C  LDA.B	R1, _f16_sector+512
0x6AE0	0x59E0C002  CMP.B	R1, #0
0x6AE4	0x00281AC5  JMPC	R30, Z, #1, L_Mmc_Fat_Read197
;__Lib_MmcFat16.c, 1396 :: 		
0x6AE8	0x64100000  LDK.L	R1, #0
0x6AEC	0xB810074C  STA.B	_f16_sector+512, R1
;__Lib_MmcFat16.c, 1397 :: 		
0x6AF0	0xC41007D0  LDA.L	R1, __Lib_MmcFat16_f16_cFD+16
0x6AF4	0x4400C000  MOVE.L	R0, R1
0x6AF8	0x6410054C  LDK.L	R1, #_f16_sector+0
0x6AFC	0x003411D5  CALL	_Mmc_Read_Sector+0
0x6B00	0x5BE04002  CMP.S	R0, #0
0x6B04	0x00281AC5  JMPC	R30, Z, #1, L_Mmc_Fat_Read198
;__Lib_MmcFat16.c, 1399 :: 		
0x6B08	0x64100010  LDK.L	R1, #16
0x6B0C	0xB810054A  STA.B	___f16_errno+0, R1
;__Lib_MmcFat16.c, 1400 :: 		
0x6B10	0x00301AD1  JMP	L_end_Mmc_Fat_Read
;__Lib_MmcFat16.c, 1401 :: 		
L_Mmc_Fat_Read198:
;__Lib_MmcFat16.c, 1402 :: 		
L_Mmc_Fat_Read197:
L_Mmc_Fat_Read196:
;__Lib_MmcFat16.c, 1404 :: 		
0x6B14	0xC22007D6  LDA.S	R2, __Lib_MmcFat16_f16_cFD+22
0x6B18	0x6410054C  LDK.L	R1, #_f16_sector+0
0x6B1C	0x44108020  ADD.L	R1, R1, R2
0x6B20	0xA8208000  LDI.B	R2, R1, #0
0x6B24	0xAC1F8000  LDI.L	R1, SP, #0
0x6B28	0xB0110000  STI.B	R1, #0, R2
0x6B2C	0xC21007D6  LDA.S	R1, __Lib_MmcFat16_f16_cFD+22
0x6B30	0x4410C010  ADD.L	R1, R1, #1
0x6B34	0xBA1007D6  STA.S	__Lib_MmcFat16_f16_cFD+22, R1
;__Lib_MmcFat16.c, 1405 :: 		
0x6B38	0xC41007C8  LDA.L	R1, __Lib_MmcFat16_f16_cFD+8
0x6B3C	0x4410C010  ADD.L	R1, R1, #1
0x6B40	0xBC1007C8  STA.L	__Lib_MmcFat16_f16_cFD+8, R1
;__Lib_MmcFat16.c, 1406 :: 		
L_end_Mmc_Fat_Read:
0x6B44	0x99D00000  UNLINK	LR
0x6B48	0xA0000000  RETURN	
; end of _Mmc_Fat_Read
_mp3_dataWrite32:
;__mp3_Driver.c, 188 :: 		uint8_t mp3_dataWrite32( uint8_t *input32 )
0x68D8	0x95D00004  LINK	LR, #4
0x68DC	0xB5F00000  STI.L	SP, #0, R0
;__mp3_Driver.c, 190 :: 		if (!hal_gpio_anGet())
0x68E0	0xC4600868  LDA.L	R6, __mp3_Driver_hal_gpio_anGet+0
0x68E4	0x08340060  CALLI	R6
0x68E8	0x59E04002  CMP.B	R0, #0
0x68EC	0x00201A3E  JMPC	R30, Z, #0, L_mp3_dataWrite3215
;__mp3_Driver.c, 192 :: 		return 1;
0x68F0	0x64000001  LDK.L	R0, #1
0x68F4	0x00301A48  JMP	L_end_mp3_dataWrite32
;__mp3_Driver.c, 193 :: 		}
L_mp3_dataWrite3215:
;__mp3_Driver.c, 195 :: 		hal_gpio_intSet( 0 );
0x68F8	0x64000000  LDK.L	R0, #0
0x68FC	0xC460086C  LDA.L	R6, __mp3_Driver_hal_gpio_intSet+0
0x6900	0x08340060  CALLI	R6
;__mp3_Driver.c, 196 :: 		hal_spiWrite( input32, 32 );
0x6904	0x64100020  LDK.L	R1, #32
0x6908	0xAC0F8000  LDI.L	R0, SP, #0
0x690C	0x003418FD  CALL	__mp3_Driver_hal_spiWrite+0
;__mp3_Driver.c, 197 :: 		hal_gpio_intSet( 1 );
0x6910	0x64000001  LDK.L	R0, #1
0x6914	0xC460086C  LDA.L	R6, __mp3_Driver_hal_gpio_intSet+0
0x6918	0x08340060  CALLI	R6
;__mp3_Driver.c, 199 :: 		return 0;
0x691C	0x64000000  LDK.L	R0, #0
;__mp3_Driver.c, 200 :: 		}
L_end_mp3_dataWrite32:
0x6920	0x99D00000  UNLINK	LR
0x6924	0xA0000000  RETURN	
; end of _mp3_dataWrite32
_mp3_dataWrite:
;__mp3_Driver.c, 170 :: 		uint8_t mp3_dataWrite( uint8_t input )
; input start address is: 0 (R0)
0x6928	0x95D00008  LINK	LR, #8
0x692C	0x4410500D  BEXTU.L	R1, R0, #256
; input end address is: 0 (R0)
; input start address is: 4 (R1)
;__mp3_Driver.c, 174 :: 		if (!hal_gpio_anGet())
0x6930	0xC4600868  LDA.L	R6, __mp3_Driver_hal_gpio_anGet+0
0x6934	0xB1F08000  STI.B	SP, #0, R1
0x6938	0x08340060  CALLI	R6
0x693C	0xA81F8000  LDI.B	R1, SP, #0
0x6940	0x59E04002  CMP.B	R0, #0
0x6944	0x00201A54  JMPC	R30, Z, #0, L_mp3_dataWrite14
; input end address is: 4 (R1)
;__mp3_Driver.c, 176 :: 		return 1;
0x6948	0x64000001  LDK.L	R0, #1
0x694C	0x00301A60  JMP	L_end_mp3_dataWrite
;__mp3_Driver.c, 177 :: 		}
L_mp3_dataWrite14:
;__mp3_Driver.c, 179 :: 		tmp = input;
; input start address is: 4 (R1)
0x6950	0xB1F08004  STI.B	SP, #4, R1
; input end address is: 4 (R1)
;__mp3_Driver.c, 181 :: 		hal_gpio_intSet( 0 );
0x6954	0x64000000  LDK.L	R0, #0
0x6958	0xC460086C  LDA.L	R6, __mp3_Driver_hal_gpio_intSet+0
0x695C	0x08340060  CALLI	R6
;__mp3_Driver.c, 182 :: 		hal_spiWrite( &tmp, 1 );
0x6960	0x441FC040  ADD.L	R1, SP, #4
0x6964	0x4400C000  MOVE.L	R0, R1
0x6968	0x64100001  LDK.L	R1, #1
0x696C	0x003418FD  CALL	__mp3_Driver_hal_spiWrite+0
;__mp3_Driver.c, 183 :: 		hal_gpio_intSet( 1 );
0x6970	0x64000001  LDK.L	R0, #1
0x6974	0xC460086C  LDA.L	R6, __mp3_Driver_hal_gpio_intSet+0
0x6978	0x08340060  CALLI	R6
;__mp3_Driver.c, 185 :: 		return 0;
0x697C	0x64000000  LDK.L	R0, #0
;__mp3_Driver.c, 186 :: 		}
L_end_mp3_dataWrite:
0x6980	0x99D00000  UNLINK	LR
0x6984	0xA0000000  RETURN	
; end of _mp3_dataWrite
___CC2DB:
;__Lib_System.c, 4 :: 		
;__Lib_System.c, 6 :: 		
L_loopCC2DB:
;__Lib_System.c, 7 :: 		
0x6E54	0xC99E0000  LPMI.B	R25, R28, #0
;__Lib_System.c, 8 :: 		
0x6E58	0xB1BC8000  STI.B	R27, #0, R25
;__Lib_System.c, 9 :: 		
0x6E5C	0x45CE4010  ADD.L	R28, R28, #1
;__Lib_System.c, 10 :: 		
0x6E60	0x45BDC010  ADD.L	R27, R27, #1
;__Lib_System.c, 11 :: 		
0x6E64	0x5DED81A2  CMP.L	R27, R26
;__Lib_System.c, 12 :: 		
0x6E68	0x00201B95  JMPC	R30, Z, #0, L_loopCC2DB
;__Lib_System.c, 14 :: 		
L_end___CC2DB:
0x6E6C	0xA0000000  RETURN	
; end of ___CC2DB
__Lib_System_InitialSetUpCLKPMC:
;__Lib_System.c, 43 :: 		
;__Lib_System.c, 48 :: 		
0x70D8	0x6C001C39  LPM.L	R0, $+12
0x70DC	0xBC000850  STA.L	___System_CLOCK_IN_KHZ+0, R0
;__Lib_System.c, 52 :: 		
L_end_InitialSetUpCLKPMC:
0x70E0	0xA0000000  RETURN	
0x70E4	0x000186A0  	#100000
; end of __Lib_System_InitialSetUpCLKPMC
___GenExcept:
;__Lib_System.c, 79 :: 		
;__Lib_System.c, 80 :: 		
L___GenExcept4:
0x70D0	0x00301C34  JMP	L___GenExcept4
;__Lib_System.c, 81 :: 		
L_end___GenExcept:
0x70D4	0xA0000000  RETURN	
; end of ___GenExcept
0x74A4	0x65B00004  LDK.L	R27, #4
0x74A8	0x65A00328  LDK.L	R26, #808
0x74AC	0x65C0710C  LDK.L	R28, #28940
0x74B0	0x00341B95  CALL	___CC2DB
0x74B4	0xA0000000  RETURN	
0x74B8	0x64000004  LDK.L	R0, #4
0x74BC	0x64100000  LDK.L	R1, #0
0x74C0	0x64200878  LDK.L	R2, #2168
0x74C4	0xF0008027  MEMSET.B	R0, R1, R2
0x74C8	0xA0000000  RETURN	
;,0 :: _initBlock_0 [554]
; Containing: ?ICS?lstr1_Click_MP3_FT90x [25]
;             ?ICS_mp3_filename [512]
;             ?ICS?lstr2_Click_MP3_FT90x [17]
0x710C	0x2D2D2D20 ;_initBlock_0+0 : ?ICS?lstr1_Click_MP3_FT90x at 0x710C
0x7110	0x434D4D20 ;_initBlock_0+4
0x7114	0x54414620 ;_initBlock_0+8
0x7118	0x696E6920 ;_initBlock_0+12
0x711C	0x6C616974 ;_initBlock_0+16
0x7120	0x64657A69 ;_initBlock_0+20
0x7124	0x756F7300 ;_initBlock_0+24 : ?ICS_mp3_filename at 0x7125
0x7128	0x6D2E646E ;_initBlock_0+28
0x712C	0x00003370 ;_initBlock_0+32
0x7130	0x00000000 ;_initBlock_0+36
0x7134	0x00000000 ;_initBlock_0+40
0x7138	0x00000000 ;_initBlock_0+44
0x713C	0x00000000 ;_initBlock_0+48
0x7140	0x00000000 ;_initBlock_0+52
0x7144	0x00000000 ;_initBlock_0+56
0x7148	0x00000000 ;_initBlock_0+60
0x714C	0x00000000 ;_initBlock_0+64
0x7150	0x00000000 ;_initBlock_0+68
0x7154	0x00000000 ;_initBlock_0+72
0x7158	0x00000000 ;_initBlock_0+76
0x715C	0x00000000 ;_initBlock_0+80
0x7160	0x00000000 ;_initBlock_0+84
0x7164	0x00000000 ;_initBlock_0+88
0x7168	0x00000000 ;_initBlock_0+92
0x716C	0x00000000 ;_initBlock_0+96
0x7170	0x00000000 ;_initBlock_0+100
0x7174	0x00000000 ;_initBlock_0+104
0x7178	0x00000000 ;_initBlock_0+108
0x717C	0x00000000 ;_initBlock_0+112
0x7180	0x00000000 ;_initBlock_0+116
0x7184	0x00000000 ;_initBlock_0+120
0x7188	0x00000000 ;_initBlock_0+124
0x718C	0x00000000 ;_initBlock_0+128
0x7190	0x00000000 ;_initBlock_0+132
0x7194	0x00000000 ;_initBlock_0+136
0x7198	0x00000000 ;_initBlock_0+140
0x719C	0x00000000 ;_initBlock_0+144
0x71A0	0x00000000 ;_initBlock_0+148
0x71A4	0x00000000 ;_initBlock_0+152
0x71A8	0x00000000 ;_initBlock_0+156
0x71AC	0x00000000 ;_initBlock_0+160
0x71B0	0x00000000 ;_initBlock_0+164
0x71B4	0x00000000 ;_initBlock_0+168
0x71B8	0x00000000 ;_initBlock_0+172
0x71BC	0x00000000 ;_initBlock_0+176
0x71C0	0x00000000 ;_initBlock_0+180
0x71C4	0x00000000 ;_initBlock_0+184
0x71C8	0x00000000 ;_initBlock_0+188
0x71CC	0x00000000 ;_initBlock_0+192
0x71D0	0x00000000 ;_initBlock_0+196
0x71D4	0x00000000 ;_initBlock_0+200
0x71D8	0x00000000 ;_initBlock_0+204
0x71DC	0x00000000 ;_initBlock_0+208
0x71E0	0x00000000 ;_initBlock_0+212
0x71E4	0x00000000 ;_initBlock_0+216
0x71E8	0x00000000 ;_initBlock_0+220
0x71EC	0x00000000 ;_initBlock_0+224
0x71F0	0x00000000 ;_initBlock_0+228
0x71F4	0x00000000 ;_initBlock_0+232
0x71F8	0x00000000 ;_initBlock_0+236
0x71FC	0x00000000 ;_initBlock_0+240
0x7200	0x00000000 ;_initBlock_0+244
0x7204	0x00000000 ;_initBlock_0+248
0x7208	0x00000000 ;_initBlock_0+252
0x720C	0x00000000 ;_initBlock_0+256
0x7210	0x00000000 ;_initBlock_0+260
0x7214	0x00000000 ;_initBlock_0+264
0x7218	0x00000000 ;_initBlock_0+268
0x721C	0x00000000 ;_initBlock_0+272
0x7220	0x00000000 ;_initBlock_0+276
0x7224	0x00000000 ;_initBlock_0+280
0x7228	0x00000000 ;_initBlock_0+284
0x722C	0x00000000 ;_initBlock_0+288
0x7230	0x00000000 ;_initBlock_0+292
0x7234	0x00000000 ;_initBlock_0+296
0x7238	0x00000000 ;_initBlock_0+300
0x723C	0x00000000 ;_initBlock_0+304
0x7240	0x00000000 ;_initBlock_0+308
0x7244	0x00000000 ;_initBlock_0+312
0x7248	0x00000000 ;_initBlock_0+316
0x724C	0x00000000 ;_initBlock_0+320
0x7250	0x00000000 ;_initBlock_0+324
0x7254	0x00000000 ;_initBlock_0+328
0x7258	0x00000000 ;_initBlock_0+332
0x725C	0x00000000 ;_initBlock_0+336
0x7260	0x00000000 ;_initBlock_0+340
0x7264	0x00000000 ;_initBlock_0+344
0x7268	0x00000000 ;_initBlock_0+348
0x726C	0x00000000 ;_initBlock_0+352
0x7270	0x00000000 ;_initBlock_0+356
0x7274	0x00000000 ;_initBlock_0+360
0x7278	0x00000000 ;_initBlock_0+364
0x727C	0x00000000 ;_initBlock_0+368
0x7280	0x00000000 ;_initBlock_0+372
0x7284	0x00000000 ;_initBlock_0+376
0x7288	0x00000000 ;_initBlock_0+380
0x728C	0x00000000 ;_initBlock_0+384
0x7290	0x00000000 ;_initBlock_0+388
0x7294	0x00000000 ;_initBlock_0+392
0x7298	0x00000000 ;_initBlock_0+396
0x729C	0x00000000 ;_initBlock_0+400
0x72A0	0x00000000 ;_initBlock_0+404
0x72A4	0x00000000 ;_initBlock_0+408
0x72A8	0x00000000 ;_initBlock_0+412
0x72AC	0x00000000 ;_initBlock_0+416
0x72B0	0x00000000 ;_initBlock_0+420
0x72B4	0x00000000 ;_initBlock_0+424
0x72B8	0x00000000 ;_initBlock_0+428
0x72BC	0x00000000 ;_initBlock_0+432
0x72C0	0x00000000 ;_initBlock_0+436
0x72C4	0x00000000 ;_initBlock_0+440
0x72C8	0x00000000 ;_initBlock_0+444
0x72CC	0x00000000 ;_initBlock_0+448
0x72D0	0x00000000 ;_initBlock_0+452
0x72D4	0x00000000 ;_initBlock_0+456
0x72D8	0x00000000 ;_initBlock_0+460
0x72DC	0x00000000 ;_initBlock_0+464
0x72E0	0x00000000 ;_initBlock_0+468
0x72E4	0x00000000 ;_initBlock_0+472
0x72E8	0x00000000 ;_initBlock_0+476
0x72EC	0x00000000 ;_initBlock_0+480
0x72F0	0x00000000 ;_initBlock_0+484
0x72F4	0x00000000 ;_initBlock_0+488
0x72F8	0x00000000 ;_initBlock_0+492
0x72FC	0x00000000 ;_initBlock_0+496
0x7300	0x00000000 ;_initBlock_0+500
0x7304	0x00000000 ;_initBlock_0+504
0x7308	0x00000000 ;_initBlock_0+508
0x730C	0x00000000 ;_initBlock_0+512
0x7310	0x00000000 ;_initBlock_0+516
0x7314	0x00000000 ;_initBlock_0+520
0x7318	0x00000000 ;_initBlock_0+524
0x731C	0x00000000 ;_initBlock_0+528
0x7320	0x00000000 ;_initBlock_0+532
0x7324	0x2D2D2000 ;_initBlock_0+536 : ?ICS?lstr2_Click_MP3_FT90x at 0x7325
0x7328	0x6C50202D ;_initBlock_0+540
0x732C	0x61207961 ;_initBlock_0+544
0x7330	0x6F696475 ;_initBlock_0+548
0x7334	0x002E ;_initBlock_0+552
; end of _initBlock_0
;Click_MP3_FT90x.c,0 :: ?ICS_cnt [2]
0x7336	0x0000 ;?ICS_cnt+0
; end of ?ICS_cnt
;Click_MP3_FT90x.c,0 :: ?ICS?lstr3_Click_MP3_FT90x [14]
0x7338	0x2D2D2D20 ;?ICS?lstr3_Click_MP3_FT90x+0
0x733C	0x6E694620 ;?ICS?lstr3_Click_MP3_FT90x+4
0x7340	0x21687369 ;?ICS?lstr3_Click_MP3_FT90x+8
0x7344	0x0020 ;?ICS?lstr3_Click_MP3_FT90x+12
; end of ?ICS?lstr3_Click_MP3_FT90x
;,0 :: _initBlock_3 [6]
; Containing: ?ICS?lstr1___Lib_MmcFat16 [3]
;             ?ICS?lstr2___Lib_MmcFat16 [2]
;             ?ICS__Lib_Mmc_SDHOST_cardType [1]
0x7346	0x2E002E2E ;_initBlock_3+0 : ?ICS?lstr1___Lib_MmcFat16 at 0x7346 : ?ICS?lstr2___Lib_MmcFat16 at 0x7349
0x734A	0x0000 ;_initBlock_3+4 : ?ICS__Lib_Mmc_SDHOST_cardType at 0x734B
; end of _initBlock_3
;__Lib_Mmc_SDHOST.c,0 :: ?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_Ptr [4]
0x734C	0x000012EC ;?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_Ptr+0
; end of ?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_Ptr
;__Lib_Mmc_SDHOST.c,0 :: ?ICS__Lib_Mmc_SDHOST_Mmc_Write_Sector_Ptr [4]
0x7350	0x00003018 ;?ICS__Lib_Mmc_SDHOST_Mmc_Write_Sector_Ptr+0
; end of ?ICS__Lib_Mmc_SDHOST_Mmc_Write_Sector_Ptr
;__Lib_Mmc_SDHOST.c,0 :: ?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_Ptr [4]
0x7354	0x00003E5C ;?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_Ptr+0
; end of ?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_Ptr
;__Lib_Mmc_SDHOST.c,0 :: ?ICS__Lib_Mmc_SDHOST_Mmc_Read_Sector_Ptr [4]
0x7358	0x00003134 ;?ICS__Lib_Mmc_SDHOST_Mmc_Read_Sector_Ptr+0
; end of ?ICS__Lib_Mmc_SDHOST_Mmc_Read_Sector_Ptr
;__Lib_Mmc_SDHOST.c,0 :: ?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_Ptr [4]
0x735C	0x00001CF8 ;?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_Ptr+0
; end of ?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_Ptr
;__Lib_Mmc_SDHOST.c,0 :: ?ICS__Lib_Mmc_SDHOST_Mmc_Init_Ptr [4]
0x7360	0x00003FA8 ;?ICS__Lib_Mmc_SDHOST_Mmc_Init_Ptr+0
; end of ?ICS__Lib_Mmc_SDHOST_Mmc_Init_Ptr
;__Lib_Mmc_SDHOST.c,0 :: ?ICS__Lib_Mmc_SDHOST_Mmc_Read_Cid_Ptr [4]
0x7364	0x00001B1C ;?ICS__Lib_Mmc_SDHOST_Mmc_Read_Cid_Ptr+0
; end of ?ICS__Lib_Mmc_SDHOST_Mmc_Read_Cid_Ptr
;__Lib_Mmc_SDHOST.c,0 :: ?ICS__Lib_Mmc_SDHOST_Mmc_Read_Csd_Ptr [4]
0x7368	0x00001BD4 ;?ICS__Lib_Mmc_SDHOST_Mmc_Read_Csd_Ptr+0
; end of ?ICS__Lib_Mmc_SDHOST_Mmc_Read_Csd_Ptr
;__Lib_Mmc_SDHOST.c,0 :: ?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_Ptr [4]
0x736C	0x00001D44 ;?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_Ptr+0
; end of ?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_Ptr
;__Lib_Mmc_SDHOST.c,0 :: ?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_Ptr [4]
0x7370	0x00001234 ;?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_Ptr+0
; end of ?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_Ptr
;__Lib_Mmc_SDHOST.c,0 :: ?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_Ptr [4]
0x7374	0x0000417C ;?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_Ptr+0
; end of ?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_Ptr
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1Struct [88]
0x7378	0x00010320 ;?ICS__Lib_UART_UART1Struct+0
0x737C	0x00010320 ;?ICS__Lib_UART_UART1Struct+4
0x7380	0x00010321 ;?ICS__Lib_UART_UART1Struct+8
0x7384	0x00010320 ;?ICS__Lib_UART_UART1Struct+12
0x7388	0x00010321 ;?ICS__Lib_UART_UART1Struct+16
0x738C	0x00010322 ;?ICS__Lib_UART_UART1Struct+20
0x7390	0x00010322 ;?ICS__Lib_UART_UART1Struct+24
0x7394	0x00010323 ;?ICS__Lib_UART_UART1Struct+28
0x7398	0x00010324 ;?ICS__Lib_UART_UART1Struct+32
0x739C	0x00010325 ;?ICS__Lib_UART_UART1Struct+36
0x73A0	0x00010326 ;?ICS__Lib_UART_UART1Struct+40
0x73A4	0x00010327 ;?ICS__Lib_UART_UART1Struct+44
0x73A8	0x00010322 ;?ICS__Lib_UART_UART1Struct+48
0x73AC	0x00010324 ;?ICS__Lib_UART_UART1Struct+52
0x73B0	0x00010325 ;?ICS__Lib_UART_UART1Struct+56
0x73B4	0x00010326 ;?ICS__Lib_UART_UART1Struct+60
0x73B8	0x00010327 ;?ICS__Lib_UART_UART1Struct+64
0x73BC	0x00010321 ;?ICS__Lib_UART_UART1Struct+68
0x73C0	0x00010323 ;?ICS__Lib_UART_UART1Struct+72
0x73C4	0x00010324 ;?ICS__Lib_UART_UART1Struct+76
0x73C8	0x00010325 ;?ICS__Lib_UART_UART1Struct+80
0x73CC	0x00000000 ;?ICS__Lib_UART_UART1Struct+84
; end of ?ICS__Lib_UART_UART1Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2Struct [88]
0x73D0	0x00010330 ;?ICS__Lib_UART_UART2Struct+0
0x73D4	0x00010330 ;?ICS__Lib_UART_UART2Struct+4
0x73D8	0x00010331 ;?ICS__Lib_UART_UART2Struct+8
0x73DC	0x00010330 ;?ICS__Lib_UART_UART2Struct+12
0x73E0	0x00010331 ;?ICS__Lib_UART_UART2Struct+16
0x73E4	0x00010332 ;?ICS__Lib_UART_UART2Struct+20
0x73E8	0x00010332 ;?ICS__Lib_UART_UART2Struct+24
0x73EC	0x00010333 ;?ICS__Lib_UART_UART2Struct+28
0x73F0	0x00010334 ;?ICS__Lib_UART_UART2Struct+32
0x73F4	0x00010335 ;?ICS__Lib_UART_UART2Struct+36
0x73F8	0x00010336 ;?ICS__Lib_UART_UART2Struct+40
0x73FC	0x00010337 ;?ICS__Lib_UART_UART2Struct+44
0x7400	0x00010332 ;?ICS__Lib_UART_UART2Struct+48
0x7404	0x00010334 ;?ICS__Lib_UART_UART2Struct+52
0x7408	0x00010335 ;?ICS__Lib_UART_UART2Struct+56
0x740C	0x00010336 ;?ICS__Lib_UART_UART2Struct+60
0x7410	0x00010337 ;?ICS__Lib_UART_UART2Struct+64
0x7414	0x00010331 ;?ICS__Lib_UART_UART2Struct+68
0x7418	0x00010333 ;?ICS__Lib_UART_UART2Struct+72
0x741C	0x00010334 ;?ICS__Lib_UART_UART2Struct+76
0x7420	0x00010335 ;?ICS__Lib_UART_UART2Struct+80
0x7424	0x00000000 ;?ICS__Lib_UART_UART2Struct+84
; end of ?ICS__Lib_UART_UART2Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1 [4]
0x7428	0x00000270 ;?ICS__Lib_UART_UART1+0
; end of ?ICS__Lib_UART_UART1
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2 [4]
0x742C	0x000002C8 ;?ICS__Lib_UART_UART2+0
; end of ?ICS__Lib_UART_UART2
;easyft90x_v7_FT900.c,47 :: __MIKROBUS1_GPIO [96]
0x7430	0x00006300 ;__MIKROBUS1_GPIO+0
0x7434	0x000062C4 ;__MIKROBUS1_GPIO+4
0x7438	0x000062B0 ;__MIKROBUS1_GPIO+8
0x743C	0x000062EC ;__MIKROBUS1_GPIO+12
0x7440	0x000062D8 ;__MIKROBUS1_GPIO+16
0x7444	0x00005BFC ;__MIKROBUS1_GPIO+20
0x7448	0x00005BE8 ;__MIKROBUS1_GPIO+24
0x744C	0x00005C24 ;__MIKROBUS1_GPIO+28
0x7450	0x00005C10 ;__MIKROBUS1_GPIO+32
0x7454	0x00005BD4 ;__MIKROBUS1_GPIO+36
0x7458	0x00005B98 ;__MIKROBUS1_GPIO+40
0x745C	0x00005B84 ;__MIKROBUS1_GPIO+44
0x7460	0x00006540 ;__MIKROBUS1_GPIO+48
0x7464	0x00006534 ;__MIKROBUS1_GPIO+52
0x7468	0x0000654C ;__MIKROBUS1_GPIO+56
0x746C	0x00006510 ;__MIKROBUS1_GPIO+60
0x7470	0x00006504 ;__MIKROBUS1_GPIO+64
0x7474	0x00006528 ;__MIKROBUS1_GPIO+68
0x7478	0x0000651C ;__MIKROBUS1_GPIO+72
0x747C	0x00006488 ;__MIKROBUS1_GPIO+76
0x7480	0x000063AC ;__MIKROBUS1_GPIO+80
0x7484	0x000063A0 ;__MIKROBUS1_GPIO+84
0x7488	0x000063C4 ;__MIKROBUS1_GPIO+88
0x748C	0x000063B8 ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;Click_MP3_FT90x.c,4 :: __MP3_SPI_CFG [12]
0x7490	0x00000003 ;__MP3_SPI_CFG+0
0x7494	0x00000069 ;__MP3_SPI_CFG+4
0x7498	0x00000000 ;__MP3_SPI_CFG+8
; end of __MP3_SPI_CFG
;easyft90x_v7_FT900.c,15 :: __MIKROBUS1_SPI [8]
0x749C	0x00006314 ;__MIKROBUS1_SPI+0
0x74A0	0x000018F4 ;__MIKROBUS1_SPI+4
; end of __MIKROBUS1_SPI
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0090     [376]    __Lib_UART_UARTx_Write_Reg
0x0208     [476]    __Lib_UART_UARTx_Read_Reg
0x03E4      [28]    __Lib_Mmc_SDHOST_Mmc_Wait_Data_Ready_SPI
0x0400     [112]    __Lib_UART_UARTx_Write_RegDLM
0x0470    [1284]    __Lib_UART_UARTX_Read_Reg550
0x0974     [136]    _SDHost_MultiWriteStart
0x09FC     [188]    __Lib_UART_UARTx_Write_ICR
0x0AB8     [244]    _SDHost_MultiWriteSector
0x0BAC     [136]    _SDHost_MultiReadStart
0x0C34     [112]    __Lib_UART_UARTx_Write_RegDLL
0x0CA4     [768]    __Lib_SDHost_SDHost_GenerateCMD
0x0FA4     [156]    __Lib_SDHost_SDHost_ErrorRecovery
0x1040     [216]    _SDHost_MultiReadSector
0x1118      [56]    _SDHost_GetCSD
0x1150     [120]    __Lib_SDHost_SDHost_GetResponse
0x11C8      [56]    _SDHost_GetCID
0x1200      [28]    __Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SDHost
0x121C      [12]    __Lib_Mmc_SDHOST_Mmc_Read_Cid_SDHost
0x1228      [12]    __Lib_Mmc_SDHOST_Mmc_Read_Csd_SDHost
0x1234     [184]    __Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SPI
0x12EC     [124]    __Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_SPI
0x1368     [112]    _SDHost_Abort
0x13D8     [404]    _SDHost_ReadSector
0x156C     [416]    _SDHost_WriteSector
0x170C      [40]    _Delay_10us
0x1734     [448]    _GPIO_Pin_Config
0x18F4      [28]    _SPIM1_Read
0x1910     [448]    _SDHost_SendCMD
0x1AD0      [48]    _isspace
0x1B00      [28]    __Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SDHost
0x1B1C     [184]    __Lib_Mmc_SDHOST_Mmc_Read_Cid_SPI
0x1BD4     [184]    __Lib_Mmc_SDHOST_Mmc_Read_Csd_SPI
0x1C8C      [28]    __Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SDHost
0x1CA8      [80]    _strcmp
0x1CF8      [76]    __Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_SPI
0x1D44     [100]    __Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_SPI
0x1DA8     [880]    __Lib_UART_UARTX_Write_Reg550
0x2118     [332]    __Lib_UART_UARTx_Read_ICR
0x2264     [184]    __Lib_UART_UARTx_Set_Baud_Rate
0x231C      [16]    __Lib_UART_UARTx_Soft_Reset
0x232C      [12]    _Mmc_Write_Sector
0x2338      [60]    _Get_Peripheral_Clock_kHz
0x2374     [180]    __Lib_UART_UARTx_Sys_Init
0x2428     [280]    __Lib_UART_UARTx_Set_Polarity
0x2540      [36]    __Lib_UART_UARTx_Set_Flow_Control
0x2564      [28]    __Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_SDHost
0x2580      [84]    __Lib_UART_UARTx_Set_Stop_Bits
0x25D4     [220]    __Lib_UART_UARTx_Set_Data_Bits
0x26B0     [308]    __Lib_MmcFat16_putFatEntry
0x27E4      [40]    __Lib_MmcFat16_f16_toInt
0x280C     [700]    __Lib_MmcFat16_f16_DirentToDir
0x2AC8       [8]    _SDHost_MultiWriteStop
0x2AD0      [52]    _strlen
0x2B04    [1264]    _SDHost_CardInit
0x2FF4      [36]    _toupper
0x3018     [276]    __Lib_Mmc_SDHOST_Mmc_Write_Sector_SPI
0x312C       [8]    _SDHost_MultiReadStop
0x3134     [216]    __Lib_Mmc_SDHOST_Mmc_Read_Sector_SPI
0x320C      [48]    __Lib_Mmc_SDHOST_Mmc_Read_Sector_SDHost
0x323C      [48]    __Lib_Mmc_SDHOST_Mmc_Write_Sector_SDHost
0x326C     [496]    _GPIO_Config
0x345C     [260]    __Lib_MmcFat16_getFatFreeCluster
0x3560     [212]    __Lib_Mmc_SDHOST_Mmc_Send_Command_SPI
0x3634     [248]    __Lib_UART_UARTx_Init_Advanced
0x372C      [12]    _Mmc_Multi_Read_Stop
0x3738     [100]    _memcmp
0x379C      [28]    __Lib_Mmc_SDHOST_Mmc_DeSelect_SPI
0x37B8      [44]    ___mE_Lib_GPIO
0x37E4      [12]    _Mmc_Multi_Read_Sector
0x37F0      [16]    __Lib_Mmc_SDHOST_Mmc_Select_SPI
0x3800     [372]    __Lib_SPI_SPIx_Pad_Init
0x3974     [392]    __Lib_Mmc_SDHOST_Mmc_UnIdle_SPI
0x3AFC     [356]    __Lib_MmcFat16_f16_normalize
0x3C60     [496]    __Lib_SPI_SPIx_Init_Advanced
0x3E50      [12]    _Mmc_Multi_Read_Start
0x3E5C     [204]    __Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SPI
0x3F28     [128]    __Lib_MmcFat16_getFatEntry
0x3FA8     [344]    __Lib_Mmc_SDHOST_Mmc_Init_SPI
0x4100      [28]    __Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SDHost
0x411C      [28]    __Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_SDHost
0x4138      [28]    __Lib_Mmc_SDHOST_Mmc_Init_SDHost
0x4154      [20]    _GPIO_Digital_Input
0x4168      [20]    _GPIO_Digital_Output
0x417C      [48]    __Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_SPI
0x41AC     [396]    __Lib_MmcFat16_stat
0x4338     [296]    _SPIM1_Init_Advanced
0x4460      [64]    _memcpy
0x44A0     [260]    __Lib_MmcFat16_checkFileName
0x45A4      [76]    __Lib_MmcFat16_nameToUpper
0x45F0      [44]    _UART2_Init
0x461C      [56]    __Lib_UART_UARTx_Write
0x4654      [44]    _UART1_Init
0x4680     [100]    __Lib_SPI_SPIx_Read
0x46E4      [20]    __Lib_SPI_SPIx_Disable_SS
0x46F8      [28]    __Lib_SPI_SPIx_Enable_SS
0x4714      [64]    __Lib_UART_UARTx_Data_Ready
0x4754      [12]    _Mmc_Read_Sector
0x4760      [60]    _memset
0x479C      [40]    __Lib_UART_UARTx_Tx_Idle
0x47C4      [72]    __Lib_UART_UARTx_Read
0x480C      [60]    __Lib_MmcFat16_f16_toLong
0x4848     [252]    __Lib_MmcFat16_getBoot
0x4944     [692]    __Lib_MmcFat16_mkNod
0x4BF8    [1008]    __Lib_SDHost_SDHost_ReadReg
0x4FE8      [28]    easyft90x_v7_FT900__log_write
0x5004      [96]    __Lib_SDHost_SDHost_SysInit
0x5064     [844]    __Lib_SDHost_SDHost_WriteReg
0x53B0      [40]    _Delay_10ms
0x53D8     [260]    _Mmc_Fat_Seek
0x54DC     [812]    _Mmc_Fat_Open
0x5808     [640]    __Lib_MmcFat16_Mmc_Fat_Get_Info
0x5A88      [12]    _Mmc_Init
0x5A94     [240]    _Mmc_Init_Vars
0x5B84      [20]    easyft90x_v7_FT900__setSDA_1
0x5B98      [20]    easyft90x_v7_FT900__setSCL_1
0x5BAC      [20]    easyft90x_v7_FT900__setRST_2
0x5BC0      [20]    easyft90x_v7_FT900__setAN_2
0x5BD4      [20]    easyft90x_v7_FT900__setTX_1
0x5BE8      [20]    easyft90x_v7_FT900__setPWM_1
0x5BFC      [20]    easyft90x_v7_FT900__setMOSI_1
0x5C10      [20]    easyft90x_v7_FT900__setRX_1
0x5C24      [20]    easyft90x_v7_FT900__setINT_1
0x5C38      [20]    easyft90x_v7_FT900__setCS_2
0x5C4C      [20]    easyft90x_v7_FT900__setTX_2
0x5C60      [20]    easyft90x_v7_FT900__setRX_2
0x5C74      [20]    easyft90x_v7_FT900__setSDA_2
0x5C88      [20]    easyft90x_v7_FT900__setSCL_2
0x5C9C      [20]    easyft90x_v7_FT900__setINT_2
0x5CB0      [20]    easyft90x_v7_FT900__setMISO_2
0x5CC4      [20]    easyft90x_v7_FT900__setSCK_2
0x5CD8      [20]    easyft90x_v7_FT900__setPWM_2
0x5CEC      [20]    easyft90x_v7_FT900__setMOSI_2
0x5D00      [20]    easyft90x_v7_FT900__log_initUart
0x5D14      [20]    easyft90x_v7_FT900__log_init2
0x5D28      [52]    __mp3_Driver_hal_gpioMap
0x5D5C      [24]    __mp3_Driver_hal_spiMap
0x5D74      [20]    easyft90x_v7_FT900__log_init1
0x5D88     [600]    easyft90x_v7_FT900__gpioInit_2
0x5FE0     [600]    easyft90x_v7_FT900__gpioInit_1
0x6238      [44]    easyft90x_v7_FT900__spiInit_2
0x6264      [44]    easyft90x_v7_FT900__spiInit_1
0x6290      [32]    _UART1_Write
0x62B0      [20]    easyft90x_v7_FT900__setCS_1
0x62C4      [20]    easyft90x_v7_FT900__setRST_1
0x62D8      [20]    easyft90x_v7_FT900__setMISO_1
0x62EC      [20]    easyft90x_v7_FT900__setSCK_1
0x6300      [20]    easyft90x_v7_FT900__setAN_1
0x6314      [28]    _SPIM1_Write
0x6330      [32]    _UART2_Write
0x6350      [16]    _SPIM1_Disable_SS
0x6360      [16]    _SPIM1_Enable_SS
0x6370      [12]    easyft90x_v7_FT900__getRST_2
0x637C      [12]    easyft90x_v7_FT900__getAN_2
0x6388      [12]    easyft90x_v7_FT900__getSCK_2
0x6394      [12]    easyft90x_v7_FT900__getCS_2
0x63A0      [12]    easyft90x_v7_FT900__getTX_1
0x63AC      [12]    easyft90x_v7_FT900__getRX_1
0x63B8      [12]    easyft90x_v7_FT900__getSDA_1
0x63C4      [12]    easyft90x_v7_FT900__getSCL_1
0x63D0      [12]    easyft90x_v7_FT900__getMISO_2
0x63DC      [12]    easyft90x_v7_FT900__getSCL_2
0x63E8      [12]    easyft90x_v7_FT900__getTX_2
0x63F4      [88]    __mp3_Driver_hal_spiWrite
0x644C      [12]    easyft90x_v7_FT900__getSDA_2
0x6458      [12]    easyft90x_v7_FT900__getPWM_2
0x6464      [12]    easyft90x_v7_FT900__getMOSI_2
0x6470      [12]    easyft90x_v7_FT900__getRX_2
0x647C      [12]    easyft90x_v7_FT900__getINT_2
0x6488      [12]    easyft90x_v7_FT900__getINT_1
0x6494      [12]    _UART2_Read
0x64A0      [12]    _UART2_Data_Ready
0x64AC      [12]    _UART2_Tx_Idle
0x64B8      [12]    _UART1_Tx_Idle
0x64C4      [40]    _Delay_100ms
0x64EC      [12]    _UART1_Read
0x64F8      [12]    _UART1_Data_Ready
0x6504      [12]    easyft90x_v7_FT900__getMISO_1
0x6510      [12]    easyft90x_v7_FT900__getSCK_1
0x651C      [12]    easyft90x_v7_FT900__getPWM_1
0x6528      [12]    easyft90x_v7_FT900__getMOSI_1
0x6534      [12]    easyft90x_v7_FT900__getRST_1
0x6540      [12]    easyft90x_v7_FT900__getAN_1
0x654C      [12]    easyft90x_v7_FT900__getCS_1
0x6558     [536]    _SDHost_Init
0x6770     [200]    _Mmc_Set_Interface
0x6838      [32]    _mp3_setVolume
0x6858      [60]    _mikrobus_spiInit
0x6894      [68]    _mikrobus_gpioInit
0x68D8      [80]    _mp3_dataWrite32
0x6928      [96]    _mp3_dataWrite
0x6988      [76]    _Mmc_Fat_Reset
0x69D4     [376]    _Mmc_Fat_Read
0x6B4C     [180]    _Mmc_Fat_Assign
0x6C00     [184]    _mikrobus_logWrite
0x6CB8      [36]    _mp3_spiDriverInit
0x6CDC      [84]    _Mmc_Fat_Init
0x6D30      [80]    _mikrobus_logInit
0x6D80      [52]    _mp3_reset
0x6DB4     [120]    _mp3_cmdWrite
0x6E2C      [40]    _mp3_init
0x6E54      [28]    ___CC2DB
0x6E70     [144]    _applicationInit
0x6F00     [332]    _applicationTask
0x704C     [132]    _systemInit
0x70D0       [8]    ___GenExcept
0x70D8      [16]    __Lib_System_InitialSetUpCLKPMC
0x70E8      [36]    _main
0x74A4      [20]    _InitStaticLink
0x74B8      [20]    _ZeroStaticLink
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0004      [25]    ?lstr1_Click_MP3_FT90x
0x001D     [512]    _mp3_filename
0x021D      [17]    ?lstr2_Click_MP3_FT90x
0x022E       [2]    _cnt
0x0230      [14]    ?lstr3_Click_MP3_FT90x
0x023E       [3]    ?lstr1___Lib_MmcFat16
0x0241       [2]    ?lstr2___Lib_MmcFat16
0x0243       [1]    __Lib_Mmc_SDHOST_cardType
0x0244       [4]    __Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_Ptr
0x0248       [4]    __Lib_Mmc_SDHOST_Mmc_Write_Sector_Ptr
0x024C       [4]    __Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_Ptr
0x0250       [4]    __Lib_Mmc_SDHOST_Mmc_Read_Sector_Ptr
0x0254       [4]    __Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_Ptr
0x0258       [4]    __Lib_Mmc_SDHOST_Mmc_Init_Ptr
0x025C       [4]    __Lib_Mmc_SDHOST_Mmc_Read_Cid_Ptr
0x0260       [4]    __Lib_Mmc_SDHOST_Mmc_Read_Csd_Ptr
0x0264       [4]    __Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_Ptr
0x0268       [4]    __Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_Ptr
0x026C       [4]    __Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_Ptr
0x0270      [88]    __Lib_UART_UART1Struct
0x02C8      [88]    __Lib_UART_UART2Struct
0x0320       [4]    __Lib_UART_UART1
0x0324       [4]    __Lib_UART_UART2
0x0328       [4]    _file_size
0x032C     [512]    _mp3_buffer
0x052C       [4]    _logger
0x0530      [24]    __Lib_MmcFat16_f16_boot
0x0548       [2]    __Lib_MmcFat16_f16_clustPerSect
0x054A       [1]    ___f16_errno
0x054B       [1]    __Lib_MmcFat16_f16_activePart
0x054C     [516]    _f16_sector
0x0750       [4]    __Lib_MmcFat16_f16_sectBuffEnd
0x0754       [4]    __Lib_MmcFat16_f16_currentDir
0x0758       [2]    __Lib_MmcFat16_f16_dirEntryPerSect
0x075A       [2]    __Lib_MmcFat16_f16_time
0x075C       [2]    __Lib_MmcFat16_f16_date
0x075E       [1]    __Lib_MmcFat16_f16_currentHandle
0x0760      [32]    __Lib_MmcFat16_f16_part
0x0780      [64]    _f16_fileDesc
0x07C0      [32]    __Lib_MmcFat16_f16_cFD
0x07E0       [2]    __Lib_MmcFat16_f16_dirEntry
0x07E4       [4]    __Lib_MmcFat16_f16_openedDir
0x07E8      [13]    __Lib_MmcFat16_tmpBuf
0x07F8       [4]    _SPIM_Rd_Ptr
0x07FC      [44]    __Lib_SDHost_sdhostCtx
0x0828       [4]    _SPIM_WrBytes_Ptr
0x082C       [4]    _SPIM_Wr_Ptr
0x0830       [4]    _SPIM_RdBytes_Ptr
0x0834       [4]    _SPIM_EnSS_Ptr
0x0838       [4]    _SPIM_DisSS_Ptr
0x083C       [4]    __Lib_SPI_spiBase
0x0840      [14]    __Lib_SPI_spiConf
0x0850       [4]    ___System_CLOCK_IN_KHZ
0x0854       [4]    _UART_Rd_Ptr
0x0858       [4]    _UART_Wr_Ptr
0x085C       [4]    _UART_Rdy_Ptr
0x0860       [4]    _UART_Tx_Idle_Ptr
0x0864       [4]    __mp3_Driver_fp_spiWrite
0x0868       [4]    __mp3_Driver_hal_gpio_anGet
0x086C       [4]    __mp3_Driver_hal_gpio_intSet
0x0870       [4]    __mp3_Driver_hal_gpio_csSet
0x0874       [4]    __mp3_Driver_hal_gpio_rstSet
0x0878       [4]    __mp3_Driver_fp_spiRead
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x710C      [25]    ?ICS?lstr1_Click_MP3_FT90x
0x7125     [512]    ?ICS_mp3_filename
0x7325      [17]    ?ICS?lstr2_Click_MP3_FT90x
0x7336       [2]    ?ICS_cnt
0x7338      [14]    ?ICS?lstr3_Click_MP3_FT90x
0x7346       [3]    ?ICS?lstr1___Lib_MmcFat16
0x7349       [2]    ?ICS?lstr2___Lib_MmcFat16
0x734B       [1]    ?ICS__Lib_Mmc_SDHOST_cardType
0x734C       [4]    ?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Read_Sector_Ptr
0x7350       [4]    ?ICS__Lib_Mmc_SDHOST_Mmc_Write_Sector_Ptr
0x7354       [4]    ?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Read_Stop_Ptr
0x7358       [4]    ?ICS__Lib_Mmc_SDHOST_Mmc_Read_Sector_Ptr
0x735C       [4]    ?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Read_Start_Ptr
0x7360       [4]    ?ICS__Lib_Mmc_SDHOST_Mmc_Init_Ptr
0x7364       [4]    ?ICS__Lib_Mmc_SDHOST_Mmc_Read_Cid_Ptr
0x7368       [4]    ?ICS__Lib_Mmc_SDHOST_Mmc_Read_Csd_Ptr
0x736C       [4]    ?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Write_Start_Ptr
0x7370       [4]    ?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Write_Sector_Ptr
0x7374       [4]    ?ICS__Lib_Mmc_SDHOST_Mmc_Multi_Write_Stop_Ptr
0x7378      [88]    ?ICS__Lib_UART_UART1Struct
0x73D0      [88]    ?ICS__Lib_UART_UART2Struct
0x7428       [4]    ?ICS__Lib_UART_UART1
0x742C       [4]    ?ICS__Lib_UART_UART2
0x7430      [96]    __MIKROBUS1_GPIO
0x7490      [12]    __MP3_SPI_CFG
0x749C       [8]    __MIKROBUS1_SPI
