wb_dma_ch_pri_enc/wire_pri27_out 1.317983 0.251736 0.005348 -1.340696 0.411304 0.141209 -0.814526 -1.803785 1.085933 -0.804370 1.338654 3.484787 -0.994494 -2.035360 0.317043 -0.868761 -0.098321 0.486313 1.466205 -0.832342
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 2.550425 2.666898 -0.632528 -0.996540 1.025530 1.641663 -0.938065 -3.874667 -0.020218 -0.686509 0.021512 -0.216990 2.882608 -2.523898 -0.561775 0.470977 2.043253 0.147726 2.701697 2.203895
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.345211 -0.948127 -0.790080 0.351083 0.794117 -1.384291 -0.595879 0.380667 0.859934 -0.784077 0.951192 1.591783 -0.887532 -1.797260 1.150080 -1.421535 -2.289618 0.330574 -0.470358 0.052529
wb_dma_ch_sel/always_5/stmt_1/expr_1 0.788467 1.197738 -1.375334 -0.687575 0.195855 -2.752679 -4.325123 -0.209245 2.428968 0.380821 -2.110930 0.377470 2.773458 -2.941454 1.348405 2.806599 -1.271739 -1.256567 1.960540 1.946902
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -1.329926 2.417228 -0.475120 -1.967012 1.634378 -2.378211 1.397061 0.925835 2.419385 -0.284152 -1.400793 -1.197623 -0.916362 -2.026129 -1.823129 -1.126932 -2.560773 -0.982314 -2.898576 -1.078943
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -1.822733 -0.413500 0.745042 -0.808552 -0.881161 0.410436 1.289553 -1.492145 1.115812 -1.586073 2.636834 1.621218 -1.286622 -5.007602 -0.258345 -2.408742 1.792237 -0.403514 -0.935023 -2.520243
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.959108 1.462975 0.386700 -2.177661 -1.641329 2.073609 0.157231 -1.979563 -0.328904 -1.388162 0.911107 0.320227 -1.397641 -1.588514 -0.807401 -0.168285 2.367631 0.139228 0.040737 -1.466987
wb_dma_ch_rf/assign_1_ch_adr0 -3.344872 -0.631602 -1.530890 -5.852952 -3.860369 -0.518819 -0.204771 0.816094 -0.394415 1.414324 -1.707435 -2.334196 -2.880726 2.986113 -0.255768 -0.837597 -0.133574 0.646597 -3.046475 -0.750281
wb_dma_ch_rf/reg_ch_busy -2.089748 2.470269 -0.545221 -1.506631 2.077773 -2.855889 0.211683 1.318565 2.871048 1.096562 -2.779825 -2.566248 -1.351067 -2.720498 -1.885500 -0.777617 -4.343985 -2.484579 -4.390503 0.025038
wb_dma_wb_slv/always_5 3.447307 1.534271 0.712498 -0.366283 -0.842071 -2.200344 -0.598735 3.841421 -0.561068 -3.627872 2.142015 -0.810965 1.330322 6.428479 0.257909 -0.141187 1.324213 -1.852755 1.769635 1.777606
wb_dma_wb_slv/always_4 -3.082560 1.263469 -1.155627 -2.318689 -3.327044 -3.961121 -1.682616 -0.302241 -3.946300 0.126320 0.478034 -4.016205 1.885935 3.500133 0.408667 -5.160548 0.410705 -3.676327 0.819188 8.195265
wb_dma_wb_slv/always_3 -1.934642 -0.838741 -3.147394 -3.218671 0.103405 -1.995314 2.411500 -2.549761 -1.235602 -2.178511 -1.277042 -3.713871 1.284155 -1.482080 0.778355 -3.332777 1.233791 1.234530 -5.000957 1.337589
wb_dma_wb_slv/always_1 -3.901292 0.083514 -1.229627 -3.174483 -1.236009 -4.628626 -0.042758 1.822625 0.318751 -0.364943 -1.428110 -1.389069 0.182689 -0.839377 2.195163 -5.469970 -3.242895 -1.014147 -1.771231 7.156198
wb_dma_ch_sel/always_44/case_1/cond -3.171236 2.224981 -0.255868 -5.936342 -4.725494 -1.367492 0.606884 -0.488432 0.863655 -1.628601 -0.222104 -3.755296 -2.726584 1.064173 -1.295503 -0.272481 1.455684 -0.379464 -2.217571 -0.585575
wb_dma_rf/wire_ch0_csr -2.535801 0.955545 -1.614334 -2.403345 0.866925 -3.588226 2.105326 2.800036 0.011122 1.597079 -4.618550 -1.032644 0.487104 -0.201622 -0.233976 -1.593211 -5.002619 0.942454 -2.057736 3.664093
wb_dma_de/wire_done 2.547654 0.858988 -1.506467 0.558513 3.274083 1.202125 -2.219610 0.896364 -1.508431 0.838199 -2.280215 1.536778 0.836214 -3.665246 0.944870 -1.283509 -1.041901 -0.983425 0.270835 0.636204
wb_dma_ch_pri_enc/wire_pri11_out 1.302566 0.237719 0.073071 -1.331033 0.410922 0.241695 -0.774669 -1.845978 1.134161 -0.813695 1.374055 3.452209 -1.000556 -2.013700 0.248702 -0.849215 -0.063910 0.446840 1.495336 -0.931701
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.649325 -0.747307 0.197773 3.698556 4.354323 1.361660 0.235724 2.555131 -0.875985 1.398667 -1.658002 0.303850 1.836277 -5.396299 0.455171 -1.387698 0.264342 -1.845898 -0.906123 -1.725552
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.645820 -0.421752 2.301389 1.574783 0.953399 1.714841 2.243665 -0.551029 0.843668 0.604387 0.803917 0.859257 0.899271 -2.536190 -1.312040 0.345605 3.283275 -0.619730 0.626904 -3.362911
wb_dma_de/always_13/stmt_1 2.738748 1.476328 -1.461758 -2.774248 0.327226 -1.320944 -2.229444 -1.271686 1.991197 0.943663 -3.835294 1.306970 0.989677 -1.777486 0.225626 2.609783 -0.848471 0.402910 -0.004200 0.868802
wb_dma_de/always_4/if_1 2.905865 -0.077343 -0.361921 -1.065376 1.934968 -0.250275 -2.308260 2.625654 0.015822 0.667978 -2.291315 2.639967 -0.847615 -2.498487 1.171832 -1.184163 -0.743758 -1.998635 -0.519671 -1.106281
wb_dma_ch_arb/input_req -2.315729 2.717277 -1.604551 -1.392534 -0.881508 -0.862256 5.135415 0.989443 -2.133108 -2.361194 0.694148 1.729100 1.342745 -2.720576 -2.382879 -3.990536 1.660135 2.761469 -1.025548 -1.584185
wb_dma_ch_pri_enc/wire_pri20_out 1.404596 0.268054 0.042810 -1.286796 0.416142 0.237521 -0.792045 -1.768880 1.106432 -0.788520 1.362732 3.458172 -0.990081 -1.998803 0.299783 -0.860988 -0.056179 0.428686 1.515830 -0.868503
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.671377 0.875146 -0.584849 -2.587862 -0.632587 -0.568474 -0.255474 3.479262 -0.940816 -0.650700 -1.426581 -0.042629 0.407157 3.487147 -0.221303 0.408033 1.787195 -0.378577 0.431593 -1.584926
wb_dma_ch_rf/always_26/if_1/if_1 1.149448 1.633463 -1.706729 -0.661213 -0.974324 -3.077922 -1.276253 -1.398375 1.262401 -2.223960 -2.694383 0.517308 1.320040 -3.172773 1.472892 2.361822 -0.547767 0.735804 -2.502145 2.259259
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -3.382399 0.831430 0.337754 1.138011 -2.060310 0.779357 -0.506806 -2.090288 -1.633765 2.401751 -1.181784 0.009104 -1.736907 -3.485096 -0.561608 -0.409805 -0.442876 -0.628564 -1.227100 1.136695
wb_dma_ch_sel/assign_145_req_p0/expr_1 3.395419 2.271161 0.620206 -1.290208 -1.328140 -0.747237 -1.493074 2.036741 -0.723430 -1.028192 -0.853485 -0.526450 0.368873 2.369468 -0.680158 1.116936 2.103852 -2.676888 -0.273652 0.103838
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.249820 0.428680 1.103911 0.467960 0.955607 1.941509 0.444215 -0.290118 0.094405 0.098429 -0.063706 1.085062 -0.008826 -0.648372 -0.631612 1.107709 1.674946 0.062997 1.166866 -2.269890
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -2.211793 0.951665 0.290933 1.380630 -0.727806 -2.080831 -1.469741 -0.369394 -0.139421 0.964946 -0.004574 0.857893 0.086526 -0.954624 0.062842 0.263592 -1.540692 -0.963959 1.091057 1.456576
wb_dma_ch_sel/wire_ch_sel -1.847328 0.088006 -1.426301 -4.341627 -0.503120 -2.514691 1.860310 2.233134 2.823673 1.136629 -3.029791 -1.624036 0.677679 -1.527692 -1.249277 -1.494771 -1.543080 -0.141940 -4.147641 -0.075019
wb_dma_rf/inst_u19 3.726564 1.043980 -0.635403 -3.857955 -0.251226 -0.491035 -0.993440 1.644892 0.162575 -1.415839 -0.083363 3.383037 -0.561998 1.302061 0.071583 -0.526608 1.612880 0.169490 1.795150 -2.457920
wb_dma_rf/inst_u18 3.793998 1.076752 -0.670377 -3.915502 -0.190818 -0.551540 -1.081192 1.762541 0.214129 -1.485177 -0.031638 3.441159 -0.620702 1.411201 0.131768 -0.624915 1.488936 0.119464 1.857312 -2.313693
wb_dma_rf/inst_u17 3.782383 0.970166 -0.533864 -3.765023 -0.200111 -0.329755 -1.006367 1.600057 0.232442 -1.396866 -0.052952 3.438573 -0.671633 1.213913 0.077088 -0.438071 1.643234 0.146214 1.856344 -2.614106
wb_dma_rf/inst_u16 3.682054 1.117602 -0.649907 -3.899195 -0.342066 -0.509475 -1.000319 1.635667 0.127548 -1.381624 -0.093895 3.283805 -0.605782 1.423307 0.063607 -0.544420 1.541282 0.108831 1.827936 -2.275016
wb_dma_rf/inst_u15 3.444109 1.100867 -0.731285 -3.859889 -0.402579 -0.532726 -0.981685 1.571473 0.114816 -1.336662 -0.163112 3.106884 -0.571378 1.367327 0.040635 -0.455605 1.554489 0.135272 1.640757 -2.328797
wb_dma_rf/inst_u14 3.812733 1.069046 -0.567064 -3.870086 -0.291729 -0.475252 -1.032147 1.717442 0.184689 -1.483793 -0.000615 3.317606 -0.635891 1.581012 0.130514 -0.509300 1.547513 0.080797 1.895767 -2.300632
wb_dma_rf/inst_u13 3.783161 1.096405 -0.572490 -3.904575 -0.347649 -0.471982 -1.050394 1.602199 0.202354 -1.480410 0.040485 3.248886 -0.647924 1.623581 0.066713 -0.444695 1.614849 0.116837 1.900633 -2.351906
wb_dma_rf/inst_u12 3.759762 1.012027 -0.600645 -3.778035 -0.228764 -0.526063 -1.024816 1.757234 0.204640 -1.496714 0.005002 3.319808 -0.613752 1.486184 0.113436 -0.541442 1.522386 0.087245 1.846951 -2.333529
wb_dma_rf/inst_u11 3.502521 0.995597 -0.538477 -3.735558 -0.316598 -0.463861 -0.982766 1.484295 0.229199 -1.390370 0.050247 3.287609 -0.746312 1.346068 0.075324 -0.419599 1.452749 0.144102 1.799018 -2.429251
wb_dma_rf/inst_u10 3.930865 1.118258 -0.570470 -3.866738 -0.214594 -0.431020 -1.053717 1.768845 0.193690 -1.497716 -0.020695 3.409183 -0.606059 1.526022 0.113593 -0.474069 1.620338 0.089345 1.962217 -2.478621
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 1.698192 -4.054525 1.263291 0.905655 2.878799 -0.407198 -0.154129 5.513704 -2.402274 3.589680 -2.693516 3.102388 -0.153241 0.734076 2.492514 -4.597861 0.564900 -2.859113 -1.584868 -0.042030
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 0.300639 4.488476 -0.758446 -1.673166 -3.638822 0.338007 -1.028669 -5.445674 -3.280014 1.311422 0.746714 1.520969 -1.115361 2.633222 -3.868652 2.385255 2.623791 -0.082463 1.215879 -1.632690
wb_dma/input_wb1_ack_i -3.009228 2.818439 -2.881296 -0.587727 0.870320 -2.604572 -0.185384 0.015784 -1.962779 -1.744730 -0.884368 2.284844 -0.842466 -4.113830 0.798169 -2.373762 -1.230917 0.299244 -2.921031 -0.304684
wb_dma/wire_slv0_we -1.876679 -0.972346 -3.384504 -3.237300 0.149246 -1.967839 1.589791 -2.296363 -1.082909 -1.291620 -1.980253 -4.370800 1.193280 -1.582444 0.598275 -3.065499 0.528702 0.395372 -5.944300 1.852033
wb_dma_ch_rf/reg_ch_sz_inf -0.984059 -0.188889 0.370232 1.361421 0.685889 -0.259806 -1.531016 0.167913 0.659535 1.425987 -1.321912 -1.630416 -1.151925 -1.078751 0.310480 0.662600 -2.447262 -1.752575 -1.806002 1.380860
wb_dma_ch_rf -4.927265 0.927501 -2.562658 -0.982423 -2.164309 -2.224112 0.729790 -0.589428 -2.222720 1.151308 -2.511304 -2.927845 0.690226 -3.501175 -0.667104 -2.247106 -1.480426 -0.669604 -4.528046 2.922816
wb_dma_ch_sel/wire_gnt_p1_d -1.336143 -0.881944 -0.766154 0.324386 0.733984 -1.377079 -0.552740 0.382694 0.759025 -0.729766 0.908718 1.512818 -0.854175 -1.703218 1.130412 -1.385295 -2.171072 0.318285 -0.489030 0.093051
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -1.295678 -0.974322 -0.803696 0.303635 0.815925 -1.436087 -0.624980 0.470980 0.870102 -0.771093 0.983338 1.667226 -0.901368 -1.783703 1.175530 -1.439270 -2.302673 0.291417 -0.446985 0.010046
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 2.243695 1.419384 0.327276 0.553005 2.380066 0.946031 -0.524617 0.133022 -0.229347 1.214432 -2.405324 -1.440330 3.759118 -4.483676 -0.383363 -0.508826 2.908239 -2.885101 0.233310 0.982128
wb_dma_ch_sel/input_ch1_txsz -1.184538 0.701042 -2.135297 -0.240500 0.793697 -0.357830 -1.199623 -3.182482 -0.483027 -0.781457 1.411451 1.491793 0.645456 -2.499710 0.809439 -2.061832 -2.113522 1.432664 1.216245 3.053539
wb_dma/wire_ch3_txsz 2.768932 1.188283 0.853160 -1.682780 -0.320496 1.628242 -0.222151 -2.237355 0.314210 -0.063870 0.455824 1.981361 -0.129057 -0.212330 -0.878703 0.551541 2.157907 0.165748 2.059194 -0.915984
wb_dma_ch_sel/assign_7_pri2 2.178853 0.431527 1.023264 0.447857 0.931765 1.911125 0.431630 -0.239097 0.082219 0.114708 -0.070184 1.027765 -0.007100 -0.659819 -0.607912 1.072527 1.643296 0.042451 1.107302 -2.217998
wb_dma_ch_pri_enc/inst_u30 1.325094 0.240441 0.023824 -1.314550 0.463267 0.182995 -0.853586 -1.830933 1.165525 -0.865537 1.411690 3.626555 -1.056864 -2.111217 0.353685 -0.925888 -0.153013 0.468918 1.508427 -0.926088
wb_dma/assign_3_dma_nd 4.842152 0.267170 0.390628 -0.482735 1.918727 1.764615 0.492236 4.207447 -1.665991 0.195988 -2.426434 1.689088 1.304978 0.059789 -0.031621 0.046341 3.443767 -0.785378 0.806751 -3.764781
wb_dma_ch_rf/assign_6_pointer -3.086910 1.866176 2.400940 0.651977 -2.527035 1.486153 2.071632 -5.088403 -1.238279 4.269652 -1.377359 3.034668 -2.454195 -5.098104 -2.961815 -0.660203 1.647312 -0.290179 -0.758028 -0.685445
wb_dma_ch_rf/wire_ch_adr0_dewe -0.034745 0.912956 0.102906 -1.661514 -1.644096 -0.520357 -0.218276 -0.736955 0.813167 -0.773699 0.991846 -0.800054 -0.912758 3.079807 -0.732708 1.343999 -0.089140 0.437431 0.707849 0.021107
wb_dma_ch_pri_enc/always_2/if_1/cond 1.306547 0.216859 -0.002506 -1.284811 0.462953 0.162280 -0.831603 -1.883205 1.160149 -0.818676 1.393760 3.573292 -1.029443 -2.165894 0.326727 -0.919247 -0.143347 0.497904 1.485457 -0.908578
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 1.636253 2.145274 1.072061 -1.958138 -0.871551 1.063984 1.051505 -3.606677 -0.359594 1.471678 -1.000561 3.585016 -1.831698 -0.460204 -1.945213 0.289670 1.026396 1.128135 0.936881 -0.795139
wb_dma_ch_sel/input_ch0_txsz 3.927504 2.397407 -1.054480 -0.855689 2.420529 0.962752 -2.445332 0.579282 -0.948491 0.740430 -3.608358 -1.266631 2.987210 -2.922745 0.303405 0.174261 1.350338 -2.381098 0.516760 2.078208
wb_dma_ch_sel/always_2 4.736207 0.289856 0.347138 -0.539758 1.881423 1.757387 0.460035 4.111443 -1.677479 0.251764 -2.442092 1.760182 1.270740 -0.097037 -0.056363 0.076926 3.461267 -0.716488 0.750695 -3.838049
wb_dma_ch_sel/always_3 3.037358 1.061312 0.271661 -0.054553 1.771903 2.502508 1.732357 0.035594 -2.065928 0.678841 -0.987474 1.230765 3.624489 -2.558070 -1.143463 -1.229535 5.124663 -0.307341 1.962126 -1.757397
wb_dma_rf/input_de_txsz_we 4.725127 1.248770 0.849815 3.211541 4.528889 2.715572 -1.761322 2.264564 -1.456974 0.560713 -1.672976 -1.264306 1.398261 0.457694 0.454774 0.713277 -0.703605 -2.130182 1.795116 1.697608
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.987930 1.497278 0.376787 -2.194134 -1.615003 2.072258 0.118591 -1.936723 -0.377748 -1.356256 0.839062 0.304734 -1.443204 -1.603094 -0.790284 -0.177520 2.326364 0.074917 0.026786 -1.481140
wb_dma_ch_sel/assign_145_req_p0 3.240858 2.256764 0.535727 -1.263183 -1.362756 -0.830460 -1.488376 1.982144 -0.800723 -0.943992 -0.931682 -0.583405 0.389413 2.137256 -0.698594 1.037877 2.063760 -2.689682 -0.417901 0.178965
wb_dma_de/always_3/if_1/if_1/cond -0.402161 0.521263 0.032433 1.448967 -0.868269 -1.429099 0.383957 0.796360 -0.763315 -1.851135 1.387370 -0.513656 1.342112 0.212096 0.066588 -0.518167 0.884511 -0.879350 -0.726548 1.094472
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.832290 1.510001 0.361023 -2.209135 -1.737866 2.060665 0.183523 -2.021642 -0.343567 -1.370233 0.912586 0.256024 -1.466028 -1.623098 -0.865530 -0.160212 2.324145 0.171515 -0.054356 -1.440869
wb_dma_rf/always_1/case_1 -7.112342 0.416647 0.855170 -1.574571 -1.130660 -6.223379 0.467336 1.619323 -0.308052 0.627024 -4.562130 -3.585207 -1.742418 -4.436169 2.925784 -3.518969 -2.468990 -2.881910 -3.117990 4.723843
wb_dma_rf/always_2/if_1/if_1/stmt_1 -1.022001 2.056531 0.793280 -0.925566 -0.350801 -3.869869 -1.163937 -0.704675 1.247578 -1.418433 -0.949483 -0.552462 -1.474392 -0.933424 0.672281 -0.493505 -1.813588 -1.862181 -0.320915 2.304897
wb_dma_ch_sel/assign_99_valid/expr_1 -1.445868 -1.266448 -2.277850 -3.716221 -4.471570 -1.117647 -1.126195 1.955561 -1.449661 1.392439 -1.793479 -3.780116 3.690351 0.750568 -0.565987 0.503884 5.027672 -2.231926 -2.640856 -1.149173
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.676337 0.860164 -0.587516 -2.584018 -0.639998 -0.633440 -0.265335 3.568788 -0.936490 -0.678977 -1.412298 -0.092413 0.405464 3.614088 -0.200377 0.383544 1.738085 -0.403591 0.442335 -1.591556
wb_dma_wb_slv/reg_slv_adr -3.991168 0.113031 -1.355198 -3.182495 -1.490003 -4.670437 -0.270585 1.575959 0.330261 -0.340044 -1.322412 -1.545994 0.200960 -0.765227 2.184278 -5.368537 -3.249795 -1.079675 -1.825699 7.341960
wb_dma_ch_sel/assign_8_pri2 2.253066 0.435774 1.095292 0.471036 0.973881 1.953115 0.463028 -0.286937 0.074911 0.089634 -0.027651 1.065133 0.009495 -0.705673 -0.609938 1.109576 1.701696 0.037032 1.164404 -2.274448
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.172333 -0.198194 0.306425 1.379017 0.652640 -0.328657 -1.560861 0.195119 0.632835 1.489743 -1.468511 -1.824724 -1.145887 -1.151120 0.321396 0.606039 -2.614278 -1.810894 -1.985399 1.524115
wb_dma_wb_mast/wire_wb_cyc_o -1.390253 -0.979419 -0.823109 0.341738 0.815401 -1.470202 -0.659717 0.425430 0.905711 -0.829283 0.983438 1.689567 -0.920595 -1.888517 1.211478 -1.492229 -2.363445 0.302250 -0.503256 0.060321
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -2.152085 0.352004 -1.229415 0.164341 -0.767816 0.193208 0.356435 -1.869719 -1.227064 -0.423649 -0.186111 -1.836692 -0.260650 -1.572321 -0.218808 -0.543958 0.129055 0.252289 -2.390135 0.439404
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.386632 0.301940 0.006300 -1.394688 0.319600 0.227935 -0.780536 -1.893010 1.048460 -0.801104 1.314560 3.478933 -0.923112 -1.985488 0.257271 -0.861364 0.004074 0.450366 1.526923 -0.845418
wb_dma/wire_paused -2.086046 1.030158 0.345214 1.237225 -0.622802 -2.049309 -1.380238 -0.302060 -0.040745 0.917654 -0.110682 0.885348 0.015911 -1.035356 0.041084 0.269830 -1.443339 -0.970100 1.078243 1.279424
wb_dma_ch_rf/always_8/stmt_1/expr_1 -2.051003 2.433336 -0.632578 -1.477169 2.032369 -2.759838 0.221952 1.159310 2.787920 1.045002 -2.753800 -2.662613 -1.307662 -2.764758 -1.838760 -0.761214 -4.265707 -2.429826 -4.450790 0.134698
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -1.246560 -0.917902 -0.785647 0.304254 0.793927 -1.379028 -0.650376 0.379374 0.824081 -0.808907 0.968744 1.616777 -0.869833 -1.741904 1.154412 -1.397908 -2.207365 0.288300 -0.414833 0.023074
wb_dma/wire_ch1_adr1 -1.502308 -0.876089 1.242510 1.073448 -0.014818 -0.163429 1.799126 -0.341337 0.738368 0.516683 0.890044 -0.148992 0.911277 -1.842181 -0.689398 -0.738331 1.635238 -0.659124 -0.412710 -1.074438
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -4.241485 0.756762 -2.657908 -0.679405 -1.480638 -2.207472 -0.612819 0.400822 -1.157632 4.529449 -1.036480 0.646841 3.166438 -0.520695 -2.592876 -0.601030 -0.789410 -0.549205 -0.883579 -0.123062
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -0.756032 0.569399 1.585859 -0.988718 -1.626822 1.756644 1.912513 -2.031204 0.360574 -0.837890 1.732701 -0.020249 -0.449127 -3.359562 -1.458493 -1.007660 3.903968 -0.715398 -0.542484 -2.451277
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.088582 0.138212 -1.556644 -1.058132 -1.043917 -1.070875 1.895507 5.827515 -2.165844 -2.366202 -0.101706 -0.721547 3.341354 4.195895 -0.093314 -1.438005 2.011192 0.785450 0.421318 0.386358
wb_dma_ch_arb/always_2/block_1/case_1/if_1 1.209342 0.569856 0.223432 -1.906314 -2.610332 0.726783 3.748273 3.379889 -1.568193 -3.179595 1.865610 -0.681953 2.566184 0.864150 -1.409635 -2.349399 5.495008 0.181390 0.074179 -1.864760
wb_dma_ch_arb/always_2/block_1/case_1/if_4 0.888911 1.457371 0.389835 -2.224343 -1.725754 2.137995 0.220722 -1.955593 -0.390503 -1.371524 0.920933 0.286077 -1.476257 -1.595391 -0.872998 -0.194512 2.436232 0.141078 -0.030269 -1.518513
wb_dma_ch_sel/always_39/case_1/stmt_4 2.196200 0.433334 1.081017 0.479707 0.955789 1.972849 0.492585 -0.304011 0.072879 0.112770 -0.051384 1.019033 -0.017856 -0.684907 -0.642518 1.100226 1.695861 0.045067 1.082784 -2.266589
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.291110 0.231894 -0.027196 -1.307884 0.419518 0.193417 -0.790230 -1.773834 1.089828 -0.774718 1.305969 3.415511 -0.986005 -2.053537 0.263245 -0.898950 -0.115805 0.436873 1.436942 -0.827077
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 2.361368 0.203792 -1.518197 -1.220912 -0.959899 -1.043237 1.762198 5.881396 -2.125256 -2.358987 -0.220796 -0.599356 3.292029 4.242456 -0.058987 -1.393653 2.033946 0.717660 0.551757 0.323612
wb_dma_ch_pri_enc/wire_pri14_out 1.247537 0.264501 0.072361 -1.248469 0.410971 0.195668 -0.760066 -1.953237 1.160266 -0.777138 1.383364 3.467980 -1.045007 -2.069988 0.249091 -0.826492 -0.113849 0.458021 1.501007 -0.872514
wb_dma_ch_sel/always_39/case_1/stmt_1 4.740875 0.300019 0.326812 -0.527750 1.872537 1.764614 0.483746 4.086558 -1.674471 0.212501 -2.473644 1.705495 1.299182 -0.109849 -0.047585 0.050240 3.469124 -0.726045 0.779127 -3.782835
wb_dma_rf/wire_ch6_csr -2.683627 -0.089821 -2.839482 -0.521872 -3.134765 0.130542 -0.344816 -0.524703 -3.219855 1.670201 -2.167935 -1.336603 1.180838 -1.969445 -0.308440 -0.647589 0.514194 0.386438 -3.582048 2.071609
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 4.160657 0.055597 0.649538 -0.225869 1.695082 -0.264722 -0.744571 4.148192 -0.635546 -1.148036 -0.190538 0.534734 0.931639 3.514242 0.946037 -0.946257 0.596074 -1.477071 1.873746 0.628131
wb_dma_wb_if/input_wb_we_i 3.682821 -1.384724 -1.094949 0.059296 1.653681 -1.059657 -1.207857 2.837702 -2.177883 -1.646730 3.922543 3.894754 0.817450 8.472165 1.523265 -4.402727 -1.983019 0.663431 2.940633 3.992997
wb_dma_ch_sel/assign_141_req_p0 3.526138 2.270565 0.646769 -1.130920 -1.121768 -0.701109 -1.540908 1.969088 -0.696636 -0.950309 -0.968364 -0.401072 0.280916 2.070531 -0.690980 1.109631 1.992014 -2.780349 -0.255818 0.073202
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.671572 -0.416877 -1.564237 -2.607327 -0.281111 0.304995 1.537174 5.312980 -1.350619 -0.746267 -1.394569 -0.263355 2.037635 4.257512 -0.185323 -0.842255 1.286605 1.634108 1.211376 -0.795475
wb_dma_ch_sel_checker 0.448674 0.779756 -0.234166 -2.172346 -1.325425 -0.316142 -0.656353 -2.066606 0.234110 -0.164881 0.486395 0.911783 -0.153357 0.372246 -0.253562 -0.489549 0.506011 0.122240 0.889189 1.354966
wb_dma_ch_rf/reg_ch_dis 2.501842 1.992909 -1.433831 -1.542581 -0.567736 -2.716362 -1.915703 -0.661681 1.334118 -0.769891 -2.525431 0.897032 2.390172 -1.620042 0.275948 2.182277 0.165838 -0.453119 -0.651141 1.837293
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 -0.218566 1.266207 2.218370 -0.808468 -0.989056 0.676948 2.895319 -3.942581 0.416539 2.006396 -0.115507 3.198358 -0.853558 -2.258346 -2.640896 -0.536843 2.579772 0.436524 0.360871 -1.685837
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.932012 0.100704 -1.502232 -1.058642 -1.111504 -1.166985 1.893051 5.763398 -2.037037 -2.408316 -0.006539 -0.812975 3.207429 4.263617 -0.037661 -1.471113 1.863514 0.778963 0.405718 0.455380
wb_dma_ch_rf/wire_pointer_we -2.069527 0.295027 -1.268044 -0.002878 -0.782197 0.090662 0.448591 -1.784629 -1.122799 -0.501316 -0.212731 -1.905833 -0.172869 -1.518199 -0.169764 -0.596282 0.258031 0.250974 -2.447256 0.412640
wb_dma_ch_sel/always_46/case_1/stmt_1 0.400085 -1.566832 -1.052496 -0.350551 0.222114 1.223794 -0.726250 -0.148274 -1.338922 2.141878 0.464454 1.504010 -0.094292 3.028615 -0.280999 -0.978008 -0.940821 0.912896 0.248074 0.225416
wb_dma_wb_slv/always_3/stmt_1 -1.985009 -0.986452 -3.542833 -3.502443 -0.156393 -1.975460 2.209118 -2.553546 -1.421654 -2.044746 -1.385270 -3.737317 1.239469 -1.278626 0.881432 -3.422911 1.136437 1.381794 -5.349482 1.496203
wb_dma_ch_rf/always_2/if_1/if_1 -0.105209 1.286822 2.259291 -0.688302 -0.902648 0.679127 2.900197 -3.764160 0.326558 2.051364 -0.185825 3.202020 -0.864890 -2.261009 -2.613769 -0.511763 2.522702 0.351817 0.296274 -1.715403
wb_dma_pri_enc_sub/assign_1_pri_out 1.534698 0.263173 0.060392 -1.455422 0.403131 0.298654 -0.811756 -1.925326 1.183219 -0.832728 1.423052 3.660748 -1.001974 -1.945488 0.284368 -0.833653 0.008036 0.518377 1.657624 -0.898355
wb_dma_ch_sel/input_ch0_adr0 0.071788 0.550103 0.597612 -4.421865 -3.961194 -0.885087 -1.048471 -0.528344 0.964430 -0.523999 0.260043 -2.870378 -1.402615 4.532382 -0.278270 1.082080 1.484986 -1.031730 0.380419 1.544836
wb_dma_ch_sel/input_ch0_adr1 -0.392575 0.505047 -0.001015 1.364663 -0.859943 -1.438546 0.305162 0.676874 -0.770315 -1.716445 1.312353 -0.437464 1.250487 0.182384 0.101743 -0.541816 0.782560 -0.851241 -0.728837 1.105526
wb_dma_wb_slv/assign_4 -6.926662 1.911057 -2.109835 1.179476 2.658661 -3.101438 3.086190 2.896424 -2.649994 0.511256 -1.170932 -1.871218 1.016682 -1.278385 -0.688912 -2.723100 -3.274620 0.232235 -2.139435 0.164712
wb_dma_wb_mast/input_wb_data_i -3.319657 3.003158 -1.632195 0.364291 -1.468024 -1.248183 0.826733 -1.872927 -3.045695 0.767108 -2.703121 -0.520038 -0.974662 -1.337848 -0.321689 -1.337476 -0.582292 1.204278 -3.844949 3.632647
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -0.749750 0.541789 1.507601 -1.121309 -1.764536 1.810393 1.930823 -2.229749 0.336189 -0.788018 1.751557 0.047700 -0.432571 -3.382114 -1.449178 -1.059897 3.915988 -0.590065 -0.509031 -2.404520
wb_dma_de/wire_adr1_cnt_next1 -0.067231 -3.603012 0.020674 0.093869 -0.309394 0.234677 2.854945 1.788044 2.305351 0.521923 -0.251434 -0.214063 4.031524 -1.034267 0.116781 0.514873 2.116581 1.892657 0.469766 -1.219550
wb_dma_ch_sel/inst_u2 -1.276542 -0.940317 -0.781639 0.300469 0.773831 -1.400879 -0.629790 0.424468 0.882075 -0.813518 0.987460 1.621798 -0.917712 -1.756136 1.166953 -1.454289 -2.283420 0.332389 -0.410183 0.007172
wb_dma_ch_sel/inst_u1 -0.245200 2.153965 -1.097718 -2.392655 -1.973181 -0.077971 5.123344 0.342899 -0.752023 -1.502597 -1.179762 0.385184 3.568116 -1.691790 -2.645003 -0.493568 4.209377 3.204975 -0.517557 -2.068160
wb_dma_ch_sel/inst_u0 1.257396 0.268791 -0.013830 -1.350873 0.382325 0.148659 -0.806303 -1.754669 1.072957 -0.779555 1.305151 3.381753 -0.980130 -2.002418 0.299004 -0.892075 -0.102348 0.422241 1.453358 -0.788009
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.357575 0.143582 0.050745 -1.215566 0.515823 0.195590 -0.836279 -1.722687 1.191930 -0.878724 1.436835 3.609131 -1.038900 -2.079456 0.350202 -0.928792 -0.178389 0.466952 1.548052 -0.936342
wb_dma/wire_adr0 -3.181538 2.167569 -0.235582 -5.943213 -4.686144 -1.282928 0.565805 -0.489463 0.894235 -1.578351 -0.215568 -3.745840 -2.773453 1.143837 -1.263108 -0.248261 1.372696 -0.334243 -2.219005 -0.633794
wb_dma/wire_adr1 -1.854033 -0.363036 1.292957 2.423624 -0.862057 -1.523620 2.089298 0.417441 0.081984 -1.187773 2.197977 -0.626034 2.119336 -1.503690 -0.569831 -1.153595 2.443543 -1.493212 -1.059801 -0.053892
wb_dma_ch_sel/assign_131_req_p0/expr_1 0.569475 0.441140 0.508600 -0.719482 -1.986999 0.718177 2.232996 3.457259 -0.944920 -1.751637 0.560596 -2.015107 1.419062 -0.092827 -1.179469 -1.624668 3.208084 -1.321166 -1.520856 -0.666899
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.882049 1.486384 0.332863 -2.155100 -1.605747 2.023724 0.090582 -1.946615 -0.385109 -1.327625 0.886995 0.296841 -1.436627 -1.557330 -0.783308 -0.225415 2.228077 0.096580 0.028419 -1.360872
wb_dma_ch_rf/assign_18_pointer_we -2.140086 0.341252 -1.268608 0.092233 -0.754902 0.121595 0.343322 -1.785709 -1.192601 -0.450298 -0.238510 -1.894352 -0.244627 -1.565838 -0.169406 -0.576481 0.172447 0.230186 -2.496617 0.438571
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 0.331915 -1.687907 -1.130770 -0.364603 0.203045 1.246110 -0.734315 -0.119308 -1.376188 2.274141 0.460835 1.512975 -0.060864 3.213541 -0.322920 -0.990528 -1.016334 0.969883 0.202725 0.229763
wb_dma_ch_sel/wire_req_p0 -1.306784 3.774478 -0.741440 -1.688025 -1.565075 0.414615 5.944684 0.307523 -2.767424 -1.674779 -0.167176 0.299099 2.150017 -1.403706 -3.582496 -2.709742 3.745505 2.540955 -0.666152 -1.587088
wb_dma_ch_sel/wire_req_p1 -1.379445 -0.971785 -0.854118 0.326155 0.790562 -1.479939 -0.626613 0.486068 0.819372 -0.796940 0.941412 1.634422 -0.908867 -1.801248 1.198680 -1.497247 -2.324408 0.326682 -0.507512 0.065493
wb_dma/wire_ndnr 2.873184 1.034963 0.250928 0.076827 1.722270 2.493092 1.724854 -0.041313 -2.129635 0.738524 -0.979323 1.156075 3.595711 -2.633076 -1.162796 -1.239613 5.074064 -0.290372 1.851923 -1.733289
wb_dma_de/reg_mast0_drdy_r 2.087398 3.031280 -0.328364 -1.704992 -0.683222 2.319515 -0.405540 -4.657466 -0.542675 -0.644681 1.311607 -0.077843 0.784531 1.583414 -1.698955 1.718213 1.590249 1.616952 3.361459 1.120102
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.347852 0.258839 -0.025326 -1.336771 0.425046 0.167158 -0.824319 -1.824261 1.125999 -0.843599 1.402464 3.549005 -1.010668 -2.047703 0.338462 -0.887121 -0.143055 0.478614 1.522934 -0.851647
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -3.280179 -0.728875 -1.603785 -5.781085 -3.589520 -0.548517 -0.331521 0.961161 -0.438545 1.567352 -1.931597 -2.238603 -2.704067 2.718221 -0.096530 -1.009078 -0.247077 0.585599 -3.027238 -0.619116
wb_dma_ch_sel/assign_137_req_p0 3.289868 2.188669 0.573810 -1.237759 -1.183847 -0.755641 -1.495544 1.995273 -0.739556 -0.823666 -0.984745 -0.488952 0.350531 2.097086 -0.637034 1.015511 1.959412 -2.674941 -0.336554 0.140188
wb_dma_rf/wire_pointer2 0.534159 0.795850 -0.190347 -2.149997 -1.310205 -0.284456 -0.648155 -2.036348 0.215241 -0.161625 0.484854 0.950289 -0.134124 0.399047 -0.267913 -0.489754 0.533803 0.137516 0.935282 1.294200
wb_dma_rf/wire_pointer3 1.707837 2.198296 1.128351 -1.961416 -0.916287 1.089044 1.132439 -3.789327 -0.360790 1.538646 -1.040854 3.694175 -1.847411 -0.394765 -2.051275 0.346435 1.129240 1.174080 1.013507 -0.813906
wb_dma_rf/wire_pointer0 -2.167878 0.841635 2.361572 0.943863 -1.992444 2.097228 0.878920 -3.748798 -0.430289 2.899600 0.030294 1.657927 -1.081372 -5.104240 -1.921823 -0.318754 2.633739 -1.201583 0.261891 -1.055608
wb_dma_rf/wire_pointer1 2.630355 1.184579 0.808354 -1.604611 -0.336240 1.593954 -0.199956 -2.259746 0.299462 -0.032829 0.399992 1.910173 -0.116021 -0.308093 -0.876604 0.586681 2.119935 0.152613 1.943356 -0.891628
wb_dma_rf/wire_sw_pointer0 -1.039734 0.304965 -0.647424 0.164107 -0.597153 -0.954591 0.273466 -0.634612 0.027856 -1.642765 -0.953768 -0.467203 -0.769224 -2.137683 1.162864 0.350654 -0.612422 0.974475 -2.188795 0.660097
wb_dma_de/always_21/stmt_1 2.109245 3.016627 -0.238132 -1.720997 -0.708949 2.388972 -0.357484 -4.631198 -0.498728 -0.675913 1.331898 -0.000890 0.665617 1.577740 -1.738441 1.750172 1.703923 1.582556 3.363469 0.947868
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 3.289183 1.584271 0.059642 -0.878606 1.844424 1.072500 0.917628 0.136232 -0.636785 -0.190888 -1.165594 0.172239 4.908101 -3.515234 -0.658583 -1.146091 5.256050 -1.344755 1.943975 -0.451858
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 3.589331 0.642173 0.741461 -0.973587 1.044506 -0.771731 -2.880731 2.263716 0.230708 0.141329 -1.035638 -0.191905 -0.342248 2.692043 1.007642 -0.731748 -1.290857 -3.023529 0.928657 3.237649
wb_dma_ch_arb/input_advance 4.775068 0.283364 0.306373 -0.536966 1.902998 1.727336 0.416909 4.139922 -1.666443 0.182095 -2.452235 1.692252 1.323127 0.005008 -0.019295 0.016272 3.414942 -0.797634 0.820139 -3.671371
wb_dma_de/always_7/stmt_1 3.213154 1.116691 -0.543202 2.264479 3.680266 2.763927 -1.019817 2.401527 -2.632278 1.804764 -3.791884 -1.042838 1.854284 -2.347976 0.022834 0.539730 0.615616 -1.463248 -0.325833 -0.447024
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 3.871363 1.100811 -0.632758 -3.955026 -0.288998 -0.551889 -1.089707 1.723904 0.207908 -1.507970 -0.026975 3.407897 -0.643028 1.556782 0.129132 -0.520943 1.553446 0.093640 1.935519 -2.390357
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.029384 1.449902 0.392206 -2.257155 -1.691671 2.119088 0.086702 -2.000521 -0.365135 -1.343543 0.931125 0.355455 -1.423900 -1.464413 -0.823501 -0.169256 2.366278 0.109395 0.085961 -1.419513
wb_dma_de/always_3/if_1/cond -0.452626 0.465822 0.040514 1.456004 -0.882308 -1.428770 0.373138 0.758465 -0.731623 -1.770731 1.396314 -0.516012 1.273972 0.286337 0.105736 -0.537546 0.807707 -0.851254 -0.708763 1.053640
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 2.673924 -0.385738 -1.531746 -2.548122 -0.274969 0.284327 1.542157 5.319968 -1.372055 -0.717814 -1.412588 -0.279649 2.057749 4.228248 -0.174263 -0.836873 1.307358 1.606496 1.211452 -0.782598
wb_dma_ch_sel/assign_101_valid -1.347736 -1.312676 -2.135504 -3.380325 -4.388124 -1.023282 -1.094651 2.089778 -1.435551 1.318328 -1.559864 -3.839592 3.788696 0.777461 -0.638679 0.693830 5.240371 -2.290504 -2.564544 -1.561724
wb_dma_ch_sel/assign_98_valid -1.559362 -1.468884 -2.346390 -3.361713 -4.363766 -1.214152 -1.093171 2.226651 -1.587614 1.547608 -1.714490 -3.797092 3.881451 1.114066 -0.550070 0.521335 4.909358 -2.166690 -2.635070 -1.259226
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.506071 0.893951 -0.675549 -2.631250 -0.740741 -0.645489 -0.261771 3.427649 -0.978568 -0.569708 -1.466800 -0.100787 0.386068 3.423965 -0.227877 0.426066 1.779036 -0.361745 0.335797 -1.602895
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.866117 0.149703 -1.576776 -1.240983 -1.175454 -1.114009 1.843447 5.614217 -2.080012 -2.230674 -0.195669 -0.765233 3.135353 4.012573 -0.131694 -1.386227 1.944531 0.819820 0.300094 0.338259
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.377488 0.244008 -0.007079 -1.311440 0.442234 0.200569 -0.843774 -1.758824 1.068437 -0.814538 1.340823 3.493142 -0.980069 -2.001684 0.328544 -0.885070 -0.082341 0.466095 1.483436 -0.888100
wb_dma_rf/wire_ch7_csr -2.896503 -0.042952 -2.959415 -0.448397 -3.277858 0.071521 -0.289366 -0.401063 -3.351168 1.746373 -2.080815 -1.236548 1.082712 -1.815249 -0.477552 -0.720947 0.406769 0.441397 -3.728633 1.859604
wb_dma_ch_sel/reg_csr -0.601161 0.222260 -1.290270 -0.846847 0.027079 1.690098 0.268778 0.746822 -3.002977 2.606163 -3.909924 1.245249 -3.783176 0.278494 0.550641 -2.118885 -4.675014 2.140667 -2.073165 3.537859
wb_dma_de/reg_next_state -2.777023 1.829207 -1.520451 -0.976216 0.872511 -4.549841 0.238837 -0.262723 -0.482262 4.023440 -2.903190 1.486041 2.206299 -0.226568 -2.186512 -1.195484 -1.499947 -1.081688 -0.943046 0.277935
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 3.296092 -2.209133 1.953128 -3.750601 0.824056 1.409155 1.881517 1.085731 -2.965962 5.780556 -4.436851 5.777120 -1.394559 2.927245 0.229447 -3.998028 2.988579 0.158488 0.966566 -0.542682
wb_dma_de/always_11/stmt_1/expr_1 -0.332533 0.474154 0.076359 1.461128 -0.888236 -1.433781 0.362345 0.891677 -0.742783 -1.870726 1.429082 -0.527401 1.347701 0.417012 0.123624 -0.485790 0.885479 -0.834684 -0.648283 1.061885
wb_dma_ch_rf/input_ptr_set 2.773466 1.203146 0.882702 -1.646920 -0.319467 1.660124 -0.205160 -2.280728 0.337270 -0.034386 0.418272 1.987095 -0.145154 -0.273758 -0.915653 0.598981 2.200948 0.183399 2.051664 -0.986789
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.977609 -0.339836 1.250340 2.472339 -0.849213 -1.561362 2.176098 0.343183 0.013732 -1.254139 2.224256 -0.624616 2.190365 -1.675213 -0.580618 -1.245384 2.453609 -1.447910 -1.141309 -0.013322
wb_dma_ch_sel/assign_12_pri3 2.724424 1.205793 0.861048 -1.728776 -0.359846 1.587257 -0.210855 -2.354103 0.334510 -0.037869 0.467707 2.031008 -0.149683 -0.286958 -0.896387 0.585071 2.145817 0.209784 2.028901 -0.903450
wb_dma_de/assign_65_done/expr_1/expr_1 2.781735 -0.115043 -0.392499 -0.997687 1.934094 -0.216324 -2.228636 2.520725 0.056372 0.658283 -2.242155 2.625541 -0.898030 -2.650926 1.170819 -1.231237 -0.828500 -1.932578 -0.606429 -1.034537
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 2.663074 1.223717 0.811019 -1.673742 -0.344449 1.612924 -0.186304 -2.279176 0.276433 -0.001964 0.378726 1.954527 -0.090185 -0.300688 -0.866391 0.540974 2.162650 0.190859 2.007986 -0.891544
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -1.402902 -0.939674 -0.810807 0.370040 0.809011 -1.441461 -0.607609 0.448594 0.863603 -0.749657 0.959019 1.589707 -0.870980 -1.830160 1.178551 -1.473289 -2.351914 0.337409 -0.518189 0.078086
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.619084 -0.488746 -1.466434 -2.525033 -0.231591 0.297174 1.524273 5.365777 -1.354613 -0.758383 -1.297526 -0.267823 2.058027 4.326416 -0.125468 -0.930885 1.229368 1.588184 1.304225 -0.664347
assert_wb_dma_ch_sel/input_valid 2.265280 0.465433 1.083941 0.474878 0.959007 1.992670 0.473790 -0.289701 0.077814 0.134515 -0.098648 1.065505 -0.018395 -0.694672 -0.639927 1.108401 1.727207 0.024989 1.128032 -2.305496
wb_dma/input_wb0_stb_i 3.675489 1.552356 0.812977 -0.445306 -0.772148 -2.122091 -0.675368 3.874752 -0.558259 -3.567307 2.104941 -0.663877 1.218259 6.559953 0.308957 -0.082352 1.311706 -1.891022 1.870080 1.744116
wb_dma/wire_ch1_csr -0.922577 -0.483355 -3.309976 0.339024 -2.765018 0.184965 -1.907920 -0.425181 -3.433138 1.664736 -2.595804 -1.203897 1.268909 -0.025246 0.717691 0.855134 -0.932485 0.679229 -2.728196 3.774568
wb_dma_rf/assign_5_pause_req -1.730687 4.033674 -0.338218 -2.443670 0.694390 -4.346939 -0.393786 0.641993 1.702557 1.751825 -2.820295 2.432807 -2.992138 -1.896705 -2.318052 -1.018547 -4.679360 -1.520790 -1.949871 -0.626040
wb_dma_de/always_12/stmt_1 2.693463 -0.067114 -0.352245 -0.881946 1.955000 -0.209476 -2.293144 2.481804 0.021560 0.735369 -2.226176 2.477382 -0.881458 -2.577172 1.132162 -1.220254 -0.815392 -1.991609 -0.641404 -0.941049
wb_dma_wb_if/wire_wb_ack_o -2.401100 3.498581 -1.546420 1.002820 1.068040 -1.278093 0.185212 -0.800823 -1.835580 -1.248885 -0.702959 -0.044488 -0.307054 -2.197212 -0.213244 -0.433511 -0.825737 -0.188274 -2.287090 0.476579
wb_dma_ch_rf/always_5/if_1/block_1 -2.106721 0.430007 -1.200149 0.279412 -0.709159 0.198421 0.256181 -1.900074 -1.290470 -0.368667 -0.195709 -1.767777 -0.405253 -1.650380 -0.206881 -0.545104 0.070498 0.185936 -2.375262 0.483551
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 3.706837 1.113243 -0.623934 -3.826806 -0.255569 -0.543207 -1.075339 1.532241 0.266182 -1.443072 -0.018205 3.368566 -0.613743 1.345248 0.110693 -0.492835 1.474531 0.117122 1.833984 -2.302069
wb_dma_ch_arb/assign_1_gnt -1.337909 1.254885 -1.957122 -2.088519 -1.345877 -1.234624 4.491164 0.828854 -0.191756 -2.262255 -0.317402 1.734052 2.950873 -3.255128 -1.574748 -1.670893 2.392213 3.445302 -0.894395 -2.166668
wb_dma_rf/input_dma_err 3.959074 1.107508 -0.520470 -3.867180 -0.259139 -0.346100 -1.012929 1.606311 0.211099 -1.459982 0.021062 3.351076 -0.631568 1.577532 0.041374 -0.372503 1.654020 0.106679 2.006305 -2.481313
wb_dma/wire_wb0_addr_o -0.412552 0.499201 0.066295 1.465371 -0.910922 -1.484113 0.368303 0.842199 -0.720747 -1.901118 1.427043 -0.525876 1.352991 0.343087 0.143152 -0.494506 0.841489 -0.874384 -0.718071 1.096412
wb_dma_de/assign_73_dma_busy/expr_1 -0.140120 2.620453 0.617342 -0.626370 2.974115 -0.780173 0.772318 0.850148 2.926063 0.997515 -2.479974 -1.935862 -1.429869 -3.302614 -2.363765 0.272474 -2.802075 -2.349237 -3.361923 -1.940309
wb_dma/input_dma_nd_i 4.801946 0.320154 0.316817 -0.523415 1.932835 1.756211 0.470183 4.155541 -1.698770 0.252167 -2.477807 1.751525 1.329591 -0.099090 -0.086490 0.057120 3.467958 -0.795103 0.791317 -3.832478
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -0.965289 0.745412 0.501287 -0.249771 -0.949060 -0.782692 -1.766113 -0.584572 1.443051 0.621405 -0.327832 -2.411575 -2.071523 1.963541 -0.415001 2.013946 -2.546980 -1.286609 -1.024477 1.415530
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -0.962822 0.838678 0.475909 -0.302244 -1.006786 -0.757561 -1.781916 -0.611164 1.468888 0.619776 -0.350551 -2.468689 -2.041342 2.006544 -0.456487 2.031023 -2.499891 -1.316610 -1.015330 1.390005
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -1.244718 -0.939356 -0.769827 0.360232 0.785087 -1.412311 -0.623721 0.398075 0.866203 -0.791915 1.025891 1.695749 -0.930597 -1.773653 1.205247 -1.431208 -2.302037 0.305616 -0.387942 0.022478
wb_dma_de/always_14/stmt_1/expr_1/expr_1 3.581835 1.019542 -0.688528 -3.743050 -0.209258 -0.505777 -0.997274 1.663645 0.114505 -1.354353 -0.142096 3.292219 -0.589877 1.211301 0.121680 -0.556020 1.492860 0.142505 1.688028 -2.380111
wb_dma_ch_sel/assign_3_pri0 4.849893 0.250582 0.373141 -0.473437 1.981684 1.773218 0.443437 4.145200 -1.697964 0.195158 -2.462572 1.775022 1.298530 -0.053817 -0.040861 0.072571 3.454344 -0.780770 0.818836 -3.842677
wb_dma_de/always_23/block_1/stmt_8 -0.449283 0.517120 0.030226 1.520983 -0.884450 -1.491576 0.364101 0.779228 -0.771768 -1.900878 1.429968 -0.529612 1.364566 0.228322 0.097935 -0.551870 0.866884 -0.863625 -0.706332 1.121699
wb_dma_ch_arb/always_2/block_1/stmt_1 -1.124931 1.273713 -1.834518 -2.212908 -1.428129 -1.324768 4.518148 0.965101 -0.045152 -2.143818 -0.511950 1.857600 2.925721 -3.077778 -1.655594 -1.507046 2.452044 3.476173 -0.951589 -2.362478
wb_dma_de/always_23/block_1/stmt_1 -2.377831 1.645675 -1.424287 -1.057826 1.027134 -4.354335 0.239625 -0.330333 -0.285084 3.845236 -2.840274 1.461455 2.241957 -0.036409 -2.056708 -1.285465 -1.523929 -1.030514 -0.673223 0.509798
wb_dma_de/always_23/block_1/stmt_2 3.686355 1.804104 -0.664058 0.301186 2.490540 2.524884 -1.582646 0.441427 -2.373589 1.632960 -3.239499 -0.166886 1.642826 -1.878780 -0.188158 0.119987 1.021343 -1.304791 0.631167 0.846111
wb_dma_de/always_23/block_1/stmt_4 3.118186 4.139217 -0.493814 -2.396354 0.495843 0.246851 -1.398124 -1.582755 -0.795558 1.500396 -3.829237 -0.289677 0.424990 -0.138748 -1.512875 1.369040 0.304690 -0.957714 0.406359 1.978294
wb_dma_de/always_23/block_1/stmt_5 6.293689 0.461160 0.148614 -2.022278 1.974946 2.592150 0.461611 1.004005 -2.718266 0.573442 -1.411673 4.091519 1.573755 1.598677 0.182951 -2.349126 3.679801 0.636064 3.028379 -0.221713
wb_dma_de/always_23/block_1/stmt_6 4.265312 0.078781 0.660457 -0.250849 1.704340 -0.279106 -0.757633 4.268322 -0.607065 -1.217855 -0.183094 0.587940 0.973118 3.580323 0.970594 -0.943316 0.599727 -1.506896 1.950135 0.608341
wb_dma_rf/inst_u25 3.732184 1.042145 -0.569864 -3.810189 -0.243721 -0.461374 -1.022563 1.591744 0.172587 -1.426286 -0.018375 3.341159 -0.581746 1.319835 0.090267 -0.505177 1.555352 0.119378 1.866644 -2.300502
wb_dma_wb_mast/input_mast_go -1.182203 -0.910355 -0.769136 0.268892 0.787319 -1.330574 -0.623015 0.424544 0.853984 -0.811753 0.979418 1.656996 -0.854497 -1.738523 1.147297 -1.381923 -2.160336 0.346959 -0.385898 -0.041618
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 1.084653 -0.105126 0.825232 1.415380 1.651479 -0.446650 -1.756984 2.572450 0.464232 0.641249 -1.574288 -1.560335 -0.836825 0.642748 0.926297 0.287323 -2.389467 -2.496156 -0.989707 1.697137
wb_dma_ch_sel/assign_125_de_start/expr_1 0.374533 1.618289 -1.273302 0.631773 -0.486290 -4.124989 -3.962653 0.521823 1.797059 -1.167941 -0.971827 -0.038088 3.776563 -2.651968 1.349024 2.351484 -0.723841 -2.043582 1.129694 2.846806
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -3.226245 3.356432 -0.603894 -1.009581 0.808914 -4.185022 0.228124 0.629848 1.885344 0.579455 -1.576620 -0.462609 -0.372532 -2.871320 -1.850504 -0.981415 -3.431895 -1.664530 -1.955852 0.218650
wb_dma_ch_sel/assign_151_req_p0 3.292279 2.218371 0.511178 -1.294506 -1.261352 -0.832755 -1.499852 1.962309 -0.755082 -0.939069 -0.946199 -0.446687 0.352747 2.112949 -0.633523 0.970647 2.015908 -2.711248 -0.358609 0.198245
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 3.383399 2.000777 -1.661117 -2.217043 0.997453 0.993275 -0.929836 -0.116210 -1.318603 -1.312747 -0.014808 2.265299 1.044489 0.329526 -0.082894 -0.466611 1.290723 1.135533 2.644327 -0.718923
wb_dma_wb_mast/reg_mast_dout -3.029516 2.833959 -1.518275 0.358811 -1.295576 -1.059572 0.826709 -1.777608 -2.956884 0.832081 -2.695480 -0.480170 -0.902920 -1.272827 -0.285673 -1.259700 -0.553760 1.143132 -3.690616 3.420304
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -3.385396 -0.599602 -1.598147 -5.846657 -3.797945 -0.523516 -0.295653 0.880227 -0.516360 1.504474 -1.895523 -2.421319 -2.796515 2.688824 -0.182840 -0.924420 -0.140447 0.535436 -3.108649 -0.660483
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.276299 -0.957907 -0.808801 0.345285 0.790792 -1.402368 -0.607477 0.389371 0.848275 -0.798337 0.987518 1.671711 -0.930762 -1.810441 1.171127 -1.427477 -2.307366 0.320629 -0.426005 0.027970
wb_dma_ch_sel/assign_100_valid -1.506313 -1.352699 -2.349314 -3.600197 -4.484359 -1.196369 -1.138558 2.049995 -1.461544 1.443836 -1.620821 -3.756231 3.725726 1.014098 -0.585393 0.429554 4.846329 -2.168658 -2.612009 -1.144788
wb_dma_ch_sel/assign_131_req_p0 0.486752 0.412315 0.545144 -0.750220 -2.114729 0.618118 2.272821 3.538118 -0.981894 -1.846064 0.547986 -2.157737 1.431729 -0.039227 -1.204266 -1.625061 3.329440 -1.433497 -1.680827 -0.660579
wb_dma_ch_sel/assign_135_req_p0/expr_1 3.410486 2.313488 0.602396 -1.254197 -1.235730 -0.766769 -1.544125 1.986616 -0.698554 -0.959227 -0.909113 -0.436608 0.295538 2.149654 -0.716561 1.060280 2.027141 -2.744583 -0.310151 0.107865
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.636694 0.815653 -0.607167 -2.552119 -0.593558 -0.587773 -0.241548 3.527529 -0.974029 -0.636347 -1.394037 -0.038200 0.441260 3.505185 -0.170241 0.330876 1.734264 -0.357410 0.428354 -1.548026
wb_dma_ch_rf/input_dma_done_all 3.749855 1.763672 -0.587126 0.240901 2.458019 2.544458 -1.639513 0.478307 -2.234243 1.658612 -3.246109 -0.075497 1.507620 -1.913994 -0.143498 0.170095 1.013519 -1.351566 0.627029 0.663680
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 4.368505 2.436644 -0.797171 -1.009342 2.285151 3.031838 1.758006 -2.114045 -4.617278 2.194959 -2.888569 4.381095 1.390023 0.135760 -1.113306 -2.555657 2.087749 2.489663 2.331887 1.531126
wb_dma_pri_enc_sub/wire_pri_out 1.365551 0.208105 0.048778 -1.301126 0.473335 0.204760 -0.831752 -1.824354 1.148078 -0.846901 1.404171 3.585243 -1.057381 -2.051646 0.327002 -0.896102 -0.153816 0.496260 1.548935 -0.886831
wb_dma_ch_rf/input_wb_rf_din -2.696807 0.194437 -1.943424 -1.446323 -3.312344 -1.448344 -2.400821 -0.328928 -4.774418 1.556307 0.636357 -5.203246 2.406881 4.048271 0.081381 -4.507124 0.518590 -3.714168 -0.287439 8.449625
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 2.476023 0.866544 -1.387351 0.645659 3.197850 1.186494 -2.202864 0.910552 -1.465294 0.845195 -2.243511 1.362579 0.741095 -3.486490 0.954750 -1.198310 -1.134046 -1.050452 0.199435 0.725667
wb_dma_ch_sel/assign_157_req_p0/expr_1 3.580819 2.270785 0.596543 -1.368442 -1.251045 -0.729591 -1.506272 2.126356 -0.712683 -1.008518 -0.912857 -0.434845 0.349196 2.362618 -0.687462 1.035501 2.126881 -2.739215 -0.235632 0.078532
wb_dma_ch_sel/assign_139_req_p0 3.443846 2.198974 0.572864 -1.254564 -1.174469 -0.647612 -1.502443 1.976788 -0.730968 -0.822702 -1.052971 -0.366491 0.297816 1.978012 -0.693607 1.088788 2.054382 -2.689089 -0.372924 -0.043497
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.157841 -0.932101 -0.768635 0.320307 0.802551 -1.378442 -0.625087 0.381514 0.847093 -0.827486 0.984931 1.677766 -0.881648 -1.739338 1.164492 -1.409979 -2.223461 0.336560 -0.340255 -0.019184
wb_dma_ch_sel/always_38/case_1 0.482074 1.549629 -1.300048 0.399858 -0.663527 -3.977787 -3.874716 0.483870 1.887479 -1.125394 -1.017704 -0.130826 3.877761 -2.679973 1.298074 2.480341 -0.380392 -1.974368 1.057689 2.568858
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -4.952165 0.941667 -3.114091 -1.280143 -2.614182 -3.079558 -0.246433 1.178323 -0.953057 3.360741 -0.348579 0.837958 3.674151 -0.978051 -2.685501 -0.102225 0.167304 -0.145362 -0.370396 -1.928200
wb_dma/constraint_wb0_cyc_o -1.338387 -0.916551 -0.800123 0.358095 0.779397 -1.393947 -0.589241 0.400768 0.827144 -0.795661 0.944325 1.603494 -0.877881 -1.786511 1.198131 -1.434600 -2.266275 0.312135 -0.454085 0.076985
wb_dma/input_wb0_addr_i -4.582676 1.640996 -1.988711 -1.793724 -0.323699 -4.371951 0.145908 1.229961 -0.724631 -0.879734 -1.495458 -1.251202 0.428677 -1.260664 1.925367 -4.370077 -2.596684 -0.824367 -3.094363 6.005925
wb_dma_de/input_mast1_drdy -0.251441 -0.345386 -1.830739 -2.400877 -0.155849 -1.644804 -0.672496 0.964250 -0.196673 -0.378993 -0.954521 2.930613 -0.356309 -2.679612 1.110949 -2.236305 -0.390597 0.448175 -0.865923 -0.768879
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -0.991159 -0.195171 0.360388 1.365681 0.710919 -0.279112 -1.524330 0.221132 0.611801 1.429461 -1.413219 -1.655201 -1.174871 -1.107910 0.309138 0.662642 -2.489496 -1.732858 -1.847783 1.413287
wb_dma_wb_if/input_wb_ack_i -4.666199 5.844813 -4.036864 1.468914 0.336289 -3.242057 -0.650522 -2.146779 -5.577261 -0.761034 -1.977166 0.106784 -0.148973 -2.739972 -0.288478 -1.676063 -0.278360 -0.410671 -4.713390 1.976651
wb_dma_ch_sel/wire_pri_out 1.324489 0.243182 0.028919 -1.315604 0.421239 0.189828 -0.810580 -1.886146 1.138051 -0.840252 1.401053 3.530774 -1.016105 -2.070720 0.321369 -0.898117 -0.153575 0.472700 1.556051 -0.820423
wb_dma_ch_rf/assign_3_ch_am0 0.381196 -1.645977 -1.038772 -0.319626 0.207808 1.199404 -0.657988 -0.028719 -1.355296 2.162824 0.451392 1.418570 -0.101351 3.227727 -0.265123 -0.939827 -0.995101 0.951913 0.277622 0.192623
wb_dma_rf/input_ch_sel -0.885871 5.390610 -0.053417 -2.455891 1.566197 -0.590317 1.371252 -3.875988 1.994498 1.880697 -2.535141 -1.443968 -2.362767 -0.942646 -4.185177 0.885752 -3.997632 0.020494 -1.979317 0.781513
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -3.372024 -0.556216 -1.575470 -5.798380 -3.598359 -0.628576 -0.346659 0.967674 -0.428366 1.439827 -1.977063 -2.411882 -2.826096 2.411403 -0.049739 -0.918558 -0.213393 0.457065 -3.136658 -0.693480
wb_dma_de/always_23/block_1/case_1 -2.642452 1.626086 -1.408121 -1.014410 0.865466 -4.615702 0.261203 0.084002 -0.390957 3.970509 -2.807993 1.441334 2.222516 0.133970 -2.161275 -1.359892 -1.520289 -1.226063 -0.823050 0.344045
wb_dma/wire_pause_req -1.749335 4.030936 -0.283673 -2.476705 0.563686 -4.346166 -0.409962 0.475527 1.740786 1.469752 -2.587819 2.271854 -3.099584 -1.933976 -2.277825 -1.145757 -4.650345 -1.591240 -2.013438 -0.429133
wb_dma_wb_if/input_mast_go -1.293983 -0.943581 -0.778035 0.343824 0.754383 -1.383216 -0.606259 0.401252 0.849773 -0.778622 0.921153 1.546116 -0.863265 -1.719921 1.172168 -1.426812 -2.269321 0.272178 -0.468152 0.040569
wb_dma_ch_rf/input_de_csr 1.067013 3.028644 -0.163303 -0.286064 0.428945 2.389714 1.183599 -5.151484 -2.025242 1.688803 -1.129512 2.326182 -0.039305 -1.608865 -2.075429 0.105094 0.574070 2.134045 1.540787 1.059960
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.441613 0.233566 -0.022555 -1.370619 0.424011 0.214613 -0.818307 -1.707295 1.107998 -0.819346 1.328514 3.559154 -0.942439 -2.027097 0.317521 -0.894979 -0.053967 0.464071 1.498848 -0.970713
wb_dma_de/input_mast0_din 2.071808 3.251199 -0.084869 -1.510165 0.068243 2.741736 1.487307 -6.416167 -2.259989 1.377573 0.103959 2.816174 -0.486660 2.578625 -2.262717 -0.422987 0.301099 3.510982 3.223101 2.961548
wb_dma_pri_enc_sub/always_3 1.397571 0.201557 0.035967 -1.329622 0.414232 0.194158 -0.820618 -1.761602 1.136644 -0.821773 1.369058 3.545862 -1.025550 -2.014390 0.344000 -0.881600 -0.099015 0.483113 1.548286 -0.873712
wb_dma_pri_enc_sub/always_1 1.537921 0.241746 0.099143 -1.309278 0.493392 0.278091 -0.792033 -1.759386 1.149629 -0.841640 1.398203 3.573356 -0.996564 -1.999944 0.298889 -0.795020 -0.021059 0.446605 1.617058 -0.983953
wb_dma_ch_sel/reg_adr0 -3.218795 2.091200 -0.246817 -5.922822 -4.733720 -1.322764 0.547138 -0.497785 0.866752 -1.549176 -0.146061 -3.785711 -2.794888 1.247950 -1.235312 -0.272771 1.350278 -0.408294 -2.243585 -0.513218
wb_dma_ch_sel/reg_adr1 -1.985765 -0.413112 1.311361 2.543771 -0.824845 -1.516372 2.208253 0.326409 0.011525 -1.175251 2.236088 -0.632333 2.173557 -1.678921 -0.613195 -1.265212 2.471334 -1.514970 -1.117530 -0.053283
wb_dma_ch_sel/assign_1_pri0 4.860702 0.283433 0.291491 -0.596113 1.888556 1.806743 0.508240 4.175300 -1.735121 0.272240 -2.552295 1.777981 1.339229 -0.156840 -0.100772 0.062846 3.591093 -0.777251 0.749492 -3.947489
wb_dma_ch_pri_enc/wire_pri26_out 1.356709 0.237730 -0.015406 -1.374628 0.444190 0.173204 -0.831474 -1.874585 1.141939 -0.830403 1.346845 3.590942 -0.995323 -2.131124 0.314604 -0.901271 -0.117635 0.472098 1.525033 -0.884478
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.662081 0.883206 -0.601620 -2.603233 -0.673369 -0.601668 -0.290389 3.531536 -0.961234 -0.675459 -1.407981 -0.045342 0.384501 3.606203 -0.203992 0.392422 1.804825 -0.408495 0.444387 -1.562972
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 2.476488 -0.104330 -0.411374 -0.846509 1.933061 -0.338126 -2.250697 2.630634 0.001240 0.759587 -2.317658 2.344684 -0.899361 -2.653309 1.179045 -1.275401 -0.943092 -2.034785 -0.849081 -0.918762
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 4.392956 -0.316400 0.267987 -3.344519 -0.373130 -0.699118 -1.394235 2.986227 -2.207762 0.453832 0.479042 0.507808 0.446811 10.351182 0.853073 -4.340873 -1.357196 -1.200741 3.026732 7.687703
wb_dma/wire_ptr_set 2.750801 1.204395 0.853496 -1.676900 -0.322946 1.671512 -0.194484 -2.307070 0.286014 -0.017769 0.453801 1.981740 -0.111145 -0.303659 -0.882679 0.575285 2.191382 0.189930 2.032757 -0.944570
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.407977 0.250404 0.069342 -1.378257 0.360986 0.217474 -0.820873 -1.871752 1.105870 -0.839088 1.400969 3.494136 -0.984273 -1.917150 0.286774 -0.893627 -0.038896 0.443350 1.547767 -0.798314
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 2.518562 0.899105 -1.500895 0.570729 3.264700 1.083366 -2.280199 1.037825 -1.552603 0.786698 -2.315711 1.360320 0.874796 -3.458099 0.993751 -1.291382 -1.136828 -1.069241 0.197352 0.831490
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.572818 0.846187 -0.615474 -2.609025 -0.613151 -0.642285 -0.197439 3.578182 -0.976062 -0.646022 -1.434719 -0.094180 0.470727 3.523113 -0.194233 0.321052 1.738842 -0.363914 0.389881 -1.513918
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.652703 -0.127125 -0.753858 -1.039550 0.957544 -0.125919 -0.013076 4.418771 -1.801294 0.128746 -2.402725 0.731044 1.330369 0.602358 0.556393 -1.001189 1.883140 -0.808669 -0.294651 -1.635498
wb_dma_de/reg_ptr_set 2.545633 1.465642 -0.451406 -2.119780 -0.642459 0.363779 -3.081977 -4.196335 3.719917 0.081903 -1.417520 -2.541863 2.477434 -0.936610 -0.158127 5.054067 0.514725 -0.270125 1.534342 2.409900
wb_dma/wire_dma_nd 4.745097 0.287139 0.304115 -0.510284 1.877134 1.749191 0.475899 4.174197 -1.724201 0.214690 -2.468127 1.656607 1.312087 -0.044453 -0.040967 0.023793 3.399244 -0.778753 0.720837 -3.713371
wb_dma_rf/assign_3_csr -2.324945 1.005835 0.286380 1.423238 -0.753738 -2.106426 -1.425708 -0.357173 -0.141308 0.992485 -0.004111 0.827649 0.093119 -0.958105 0.033865 0.220805 -1.516462 -0.950801 1.103521 1.444070
wb_dma_rf/assign_4_dma_abort 3.710220 1.102113 -0.657686 -3.867637 -0.218908 -0.528038 -1.056507 1.612395 0.193487 -1.445370 -0.027875 3.433222 -0.631628 1.285190 0.151474 -0.547750 1.502776 0.148395 1.849115 -2.373940
wb_dma_ch_sel/assign_123_valid 3.912337 1.798588 0.513483 -2.742313 -0.348010 0.675185 -1.893962 1.289027 -0.020255 0.783042 -2.326803 0.100366 -0.919883 1.859646 -0.749581 1.554325 1.264439 -1.888410 0.396211 -1.024822
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 2.796669 -1.417914 -1.583105 -0.932004 1.407837 0.801031 1.769346 6.222229 -2.141475 0.017493 -2.299580 0.617006 2.912122 1.466032 0.643372 -2.190659 1.349487 1.152585 0.621648 -0.894764
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -1.114528 -0.205916 0.333866 1.442343 0.699303 -0.285047 -1.541913 0.194859 0.635986 1.481306 -1.410107 -1.769276 -1.164710 -1.171517 0.349452 0.625805 -2.532246 -1.755849 -1.913799 1.412340
wb_dma_rf/wire_ch4_csr -2.794652 -0.182584 -2.833612 -0.500108 -3.174204 0.243935 -0.296175 -0.442285 -3.215534 1.705790 -2.070820 -1.384984 1.045928 -1.820125 -0.407265 -0.619543 0.543397 0.405098 -3.614815 1.748045
wb_dma_ch_rf/always_1/stmt_1/expr_1 -0.906625 0.842598 0.492717 -0.289290 -0.969479 -0.756329 -1.824772 -0.642974 1.467689 0.607293 -0.346017 -2.418166 -2.142302 2.029000 -0.425158 2.079822 -2.544052 -1.309438 -0.990041 1.355927
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -3.363074 -0.587176 -1.564435 -5.824419 -3.808676 -0.441467 -0.300854 0.766078 -0.514447 1.412601 -1.787882 -2.348045 -2.920799 2.647324 -0.130343 -0.895775 -0.104398 0.604006 -3.087924 -0.747133
wb_dma_ch_pri_enc/wire_pri0_out 1.661748 0.291644 0.166244 -1.378160 0.455238 0.331687 -0.790219 -1.816476 1.155725 -0.857827 1.431136 3.601933 -1.006789 -1.919943 0.259917 -0.745764 0.065027 0.426829 1.728840 -1.014017
wb_dma_ch_rf/assign_10_ch_enable -4.885618 1.094073 -3.123759 -1.478974 -2.604370 -3.017941 -0.168303 1.070775 -1.006712 3.359775 -0.348075 1.004972 3.498796 -1.055674 -2.886894 -0.195815 0.329922 -0.122222 -0.517227 -2.252880
wb_dma_wb_slv/reg_slv_we -1.865517 -0.927644 -3.380634 -3.455367 -0.130818 -1.868243 2.232849 -2.804930 -1.429341 -2.042706 -1.336959 -3.565336 1.282314 -1.584559 0.822990 -3.446429 1.551613 1.253962 -5.172801 1.308307
wb_dma_de/input_txsz 1.346324 0.613480 -0.450996 0.699915 3.148197 -0.237043 -1.358682 0.377988 0.580996 0.573245 -1.552245 0.197811 2.895584 -6.200917 0.709908 -1.763306 0.800742 -2.699484 -0.069997 0.985959
wb_dma_wb_if/wire_mast_dout -3.275499 3.098569 -1.618450 0.342975 -1.443663 -1.194592 0.869617 -1.911922 -3.068714 0.735388 -2.712460 -0.639682 -1.007942 -1.256608 -0.376908 -1.352412 -0.639064 1.164376 -3.871384 3.693314
wb_dma_ch_rf/wire_ch_enable -5.029282 1.058785 -3.501579 -1.626861 -2.608720 -3.168498 -0.350382 1.166729 -1.162071 3.515846 -0.512119 0.990175 3.886811 -1.061085 -2.745496 -0.340274 0.219600 -0.034371 -0.491070 -2.012924
wb_dma_rf/wire_csr_we 2.246902 2.554001 0.689683 -4.015615 0.161263 -2.688748 -0.710217 -0.406335 1.390577 -0.958896 -3.006653 1.542850 -5.008461 0.261653 -0.030564 -0.768939 -2.397296 -1.299206 -2.328390 0.265285
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -1.324710 -0.972740 -0.829269 0.315629 0.788410 -1.433977 -0.630797 0.428016 0.857963 -0.832564 0.999457 1.688381 -0.901998 -1.793440 1.225543 -1.507549 -2.315693 0.339817 -0.480391 0.040038
wb_dma_ch_sel_checker/input_dma_busy 0.498051 0.742937 -0.198736 -2.155920 -1.299189 -0.308051 -0.631361 -2.070657 0.256478 -0.154910 0.539283 0.900553 -0.166095 0.424218 -0.245154 -0.502489 0.497981 0.139686 0.906828 1.332102
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.152720 -0.905263 -0.751805 0.311881 0.832332 -1.336894 -0.657291 0.406679 0.873067 -0.826170 0.981439 1.733061 -0.912500 -1.768178 1.185030 -1.381893 -2.209713 0.309443 -0.331033 -0.053943
wb_dma_ch_rf/assign_9_ch_txsz 0.658942 0.672772 -0.221833 1.800478 2.931976 -0.757021 -1.902428 -0.910621 1.545304 -0.999316 -0.231752 -1.480091 2.745419 -7.470179 1.334065 -2.172871 1.046566 -3.527570 -1.547348 2.100162
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.931211 1.497691 0.368716 -2.227217 -1.686999 2.086290 0.140470 -1.976585 -0.397544 -1.421234 0.936525 0.280647 -1.420588 -1.517557 -0.788378 -0.187917 2.382179 0.113467 0.029520 -1.414006
wb_dma_de/assign_65_done 2.516825 0.826050 -1.421988 0.698936 3.307692 1.199428 -2.190387 0.943062 -1.527898 0.777338 -2.250634 1.398503 0.803959 -3.610168 1.003041 -1.178355 -1.098971 -0.982825 0.224448 0.728869
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 3.169231 1.992616 -1.723267 -2.368142 -0.839412 -2.613039 -0.515550 -0.609926 0.826854 -2.188644 -1.147482 2.387936 3.376082 -0.779112 0.223817 1.401123 2.049326 1.116837 0.985621 0.660741
wb_dma_de/always_2/if_1/if_1 -2.737503 -3.336956 -3.180952 -3.024998 -2.456001 0.446978 -0.148567 0.717742 0.807901 1.635739 -2.097326 -1.180574 0.809047 -0.961652 0.716434 1.023066 0.040106 2.684626 -3.942101 -2.175236
wb_dma_ch_sel/assign_154_req_p0/expr_1 3.355899 2.192411 0.535251 -1.249162 -1.195988 -0.776563 -1.498705 2.065039 -0.795577 -0.878283 -0.963187 -0.448870 0.381314 2.195059 -0.669845 1.043209 2.072090 -2.677931 -0.330775 0.108201
wb_dma_ch_sel/assign_156_req_p0/expr_1 3.231674 2.099685 0.596624 -1.167893 -1.234719 -0.655809 -1.358468 1.930099 -0.693804 -0.906278 -0.913813 -0.380891 0.325446 1.967675 -0.708469 1.059765 2.080842 -2.569691 -0.418817 -0.092306
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.321343 0.268507 0.019640 -1.282234 0.421448 0.183703 -0.787816 -1.848549 1.120822 -0.807101 1.364865 3.493117 -1.035402 -2.039945 0.318711 -0.883487 -0.159124 0.455337 1.466771 -0.823016
wb_dma_ch_rf/always_9/stmt_1/expr_1 3.577968 1.034245 -0.589704 -3.767844 -0.289952 -0.496029 -0.984598 1.540986 0.211082 -1.416554 0.013776 3.353579 -0.665058 1.330268 0.106803 -0.453924 1.522192 0.171848 1.792226 -2.448258
wb_dma_ch_sel/assign_112_valid 3.837930 1.809967 0.410088 -2.792909 -0.422944 0.587744 -1.897680 1.467011 -0.128303 0.828901 -2.514189 0.006738 -0.763015 1.913344 -0.748586 1.464951 1.282095 -1.894692 0.255485 -0.913390
wb_dma_de/always_23/block_1/case_1/block_8 2.613928 3.538252 -0.531324 -2.581084 -0.513016 1.103459 -1.161337 -4.480640 0.791478 -1.408461 0.921408 -1.026472 2.038265 0.476000 -1.264505 1.837001 2.042398 0.524997 3.396999 2.101659
wb_dma_de/always_23/block_1/case_1/block_9 2.665671 3.564481 -0.506470 -2.714890 -0.595950 1.099881 -1.248768 -4.520134 0.875631 -1.471725 0.942440 -0.916056 1.979325 0.536983 -1.282431 1.848642 2.038215 0.520528 3.436487 2.099850
wb_dma_ch_rf/assign_28_this_ptr_set 1.426590 2.050348 1.049758 -1.787603 -0.868057 0.961325 1.101248 -3.412833 -0.369341 1.493439 -1.016729 3.340678 -1.785145 -0.394892 -1.922664 0.246167 0.913054 1.087991 0.750885 -0.733230
wb_dma_ch_rf/always_22 0.357052 -1.540833 -1.160576 -0.326875 0.264392 1.215906 -0.732445 -0.104936 -1.425736 2.171276 0.452294 1.487361 -0.044337 3.043798 -0.273121 -1.035216 -1.020388 0.894999 0.217542 0.283422
wb_dma_de/always_23/block_1/case_1/block_1 -2.490338 0.029030 -1.569368 -0.078789 -0.776189 -3.495939 -0.922854 -0.366652 -2.518483 4.646256 -2.674795 2.491488 3.421856 0.580307 -0.617386 -0.984395 0.272449 -0.403492 1.242174 1.769348
wb_dma_de/always_23/block_1/case_1/block_2 -2.892653 3.251491 -0.526178 -1.176067 0.872983 -4.244859 0.137112 0.773267 2.017874 0.477928 -1.520797 -0.395152 -0.235467 -2.485836 -1.751601 -0.993694 -3.398304 -1.738640 -1.676741 0.302387
wb_dma_de/always_23/block_1/case_1/block_3 0.686884 -3.730465 -0.902657 -0.866796 2.470271 -0.251930 1.469214 3.226762 -0.819792 2.838520 -2.991579 2.609512 3.259997 -0.719553 1.831009 -3.580911 0.503294 1.192784 0.070722 0.912172
wb_dma_de/always_23/block_1/case_1/block_4 1.026904 -4.103937 -1.038608 -2.302083 3.094267 0.835405 1.107346 2.776009 -0.074105 4.242116 -4.180157 2.723041 2.288052 -0.714374 1.775738 -3.165788 -0.273364 1.916139 0.834167 0.267241
wb_dma_ch_rf/always_27 2.354981 1.908914 -1.459057 -1.492730 -0.491289 -2.726375 -1.806949 -0.625871 1.352056 -0.729505 -2.498285 1.065988 2.250698 -1.650178 0.303591 2.057526 -0.050475 -0.310709 -0.644622 1.792067
wb_dma_de/always_23/block_1/case_1/block_7 0.211656 5.579410 -2.121111 -1.074111 -2.162968 0.377372 -1.641156 -6.661991 -3.412704 0.756527 0.167726 -0.512506 1.756435 0.333705 -3.395139 2.227559 2.483110 -0.078933 1.761846 1.095483
wb_dma/assign_4_dma_rest -0.898375 1.053194 0.260458 -0.366880 -0.559198 -0.458741 1.251395 -1.568642 -0.639311 1.515991 -1.399689 1.738391 -1.634220 -0.229366 -1.157206 -0.202104 -0.983813 1.000983 -0.959398 0.051926
wb_dma_ch_rf/always_23/if_1 -1.897751 -0.393110 1.327417 2.505024 -0.792928 -1.528507 2.142190 0.426770 0.064089 -1.194678 2.219322 -0.649814 2.180066 -1.654386 -0.567240 -1.234484 2.479229 -1.533461 -1.066793 -0.078866
wb_dma_ch_sel/reg_ndr_r 4.762394 0.272252 0.323659 -0.499393 1.912752 1.751572 0.456029 4.088504 -1.670224 0.213480 -2.462942 1.789609 1.281601 -0.136146 -0.049591 0.058700 3.473219 -0.770494 0.790470 -3.815659
wb_dma_de/assign_66_dma_done/expr_1 2.746678 1.454924 -1.529181 -2.778140 0.460921 -1.420838 -2.323099 -1.249443 2.037230 0.964795 -3.915059 1.332752 1.088910 -2.112642 0.343568 2.459949 -0.910583 0.252329 -0.073170 0.963708
wb_dma_ch_sel/reg_req_r 1.760348 4.398153 -0.204960 -2.983990 -1.049393 0.541738 -0.008324 -5.666426 0.365745 0.021434 -0.425948 0.651955 0.481488 0.281047 -2.256153 1.577215 1.082102 1.376337 2.426710 2.096628
wb_dma_ch_rf/reg_pointer_r -5.016146 1.166188 -0.995092 0.978285 -2.735972 0.764278 -0.242860 -3.366106 -2.820952 1.932835 -1.605000 -1.736665 -1.587560 -4.719304 -0.728768 -1.005459 -0.133625 -0.502671 -3.463194 1.660882
wb_dma_ch_sel/assign_105_valid 3.955874 1.802952 0.550165 -2.686738 -0.307069 0.636718 -1.905148 1.386115 -0.028060 0.766739 -2.299631 0.062204 -0.883938 1.995310 -0.733755 1.551260 1.273574 -1.912470 0.447727 -0.933659
wb_dma_ch_pri_enc/wire_pri5_out 1.513328 0.238119 0.068430 -1.334173 0.483090 0.275605 -0.819600 -1.809968 1.141184 -0.813326 1.355615 3.656518 -0.964113 -2.073018 0.284038 -0.869845 -0.029610 0.458289 1.638350 -0.956490
wb_dma_ch_sel/always_39/case_1 4.850407 0.255340 0.329143 -0.544544 1.886611 1.779751 0.481933 4.111755 -1.675911 0.211452 -2.453945 1.776603 1.314234 -0.100088 -0.084272 0.095869 3.478600 -0.731708 0.801311 -3.827812
wb_dma_ch_sel/always_6 2.501785 3.531534 -0.579756 -2.650871 -0.570922 0.955358 -1.239535 -4.407193 0.885464 -1.439460 0.879028 -1.150523 2.022682 0.465194 -1.219622 1.844582 1.974573 0.452028 3.299678 2.177598
wb_dma_ch_sel/always_7 2.066430 2.173110 -0.415039 -0.238736 0.818337 2.807656 -0.124841 -3.893419 -1.294705 0.128696 0.289106 0.702248 1.575178 -1.419383 -1.021692 0.415431 1.733779 1.131298 2.583628 0.976052
wb_dma_ch_sel/always_4 3.344870 1.252140 -1.751548 -1.132325 0.122745 -2.204479 -3.234864 0.499381 1.870322 -2.309517 -1.098371 -0.691219 3.896512 -1.711383 1.413052 2.282190 0.936666 -1.424172 0.360493 1.968585
wb_dma_ch_sel/always_5 0.932251 1.155552 -1.274917 -0.851568 0.178527 -2.784789 -4.307027 -0.053291 2.494452 0.206510 -2.101065 0.299207 2.659761 -2.683311 1.371665 2.822215 -1.255491 -1.264582 1.881130 1.931119
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -1.903211 0.006582 -1.415684 -4.259104 -0.486105 -2.299577 1.800591 1.983733 2.829241 1.126043 -2.728224 -1.624303 0.755853 -1.606294 -1.288302 -1.452817 -1.460405 -0.072585 -3.884152 -0.060616
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.988710 0.156378 -1.565399 -1.043614 -1.043796 -1.111792 1.948376 5.846235 -2.121580 -2.428418 -0.091267 -0.787634 3.382099 4.075787 -0.092496 -1.450036 1.928764 0.779754 0.396605 0.474587
wb_dma_ch_sel/always_1 1.540553 4.366664 -0.278677 -2.749927 -0.927717 0.556085 0.048458 -5.687655 0.206994 0.138152 -0.504638 0.574945 0.473827 0.179292 -2.265074 1.505905 0.918997 1.385621 2.343951 2.205358
wb_dma_ch_arb/always_2/block_1/case_1/cond 2.684015 1.225848 0.873379 -1.688643 -0.360678 1.634789 -0.198120 -2.332070 0.285004 -0.023781 0.454228 1.935465 -0.139002 -0.303711 -0.935737 0.581402 2.219651 0.188005 2.031328 -0.923795
wb_dma_ch_sel/always_8 1.681096 2.223495 1.066638 -2.019413 -0.929681 1.051632 1.120469 -3.786346 -0.414728 1.566181 -1.055179 3.709193 -1.874044 -0.423654 -2.036087 0.268897 1.086494 1.202869 0.968315 -0.788523
wb_dma_ch_sel/always_9 2.682376 1.208762 0.853942 -1.687498 -0.326333 1.630092 -0.196795 -2.298092 0.293706 -0.055674 0.449798 1.955559 -0.147314 -0.240857 -0.875938 0.564293 2.158177 0.172683 2.011426 -0.912505
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.271186 0.210911 -0.004577 -1.359299 0.398432 0.095203 -0.802168 -1.707369 1.085526 -0.819429 1.332417 3.486198 -1.022577 -2.054707 0.318223 -0.952701 -0.160270 0.453420 1.450870 -0.823030
wb_dma_de/assign_67_dma_done_all 3.723885 1.888885 -0.749830 0.321143 2.523097 2.537706 -1.594340 0.445345 -2.510833 1.672980 -3.349544 -0.234131 1.791714 -1.983313 -0.223988 0.100433 1.150343 -1.329980 0.568556 0.824849
wb_dma_ch_rf/wire_ch_txsz 0.299451 0.834723 -0.318854 1.713876 2.721309 -0.821002 -1.772767 -1.227359 1.498692 -0.920744 -0.341491 -1.512698 2.847429 -7.811411 1.243060 -2.195673 1.168463 -3.474560 -1.684066 2.185570
wb_dma_ch_sel/assign_99_valid -1.207148 -1.461472 -2.165338 -3.507897 -4.346345 -0.999452 -1.249322 1.909647 -1.402724 1.481342 -1.497439 -3.588579 3.638866 1.225424 -0.517832 0.524498 4.932630 -2.223849 -2.441076 -1.135525
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.915143 -0.408071 1.306690 2.514565 -0.862150 -1.598452 2.165495 0.488074 0.058398 -1.258036 2.295003 -0.661065 2.158426 -1.511581 -0.571838 -1.209920 2.443224 -1.520597 -1.127348 -0.047268
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -2.622102 -0.686058 -4.034081 -3.775693 -0.361234 -1.119078 2.117248 0.668744 -2.163960 2.494101 -2.152158 -2.478915 3.965456 0.415023 -1.865920 -2.400821 0.709869 0.882762 -2.511859 0.295358
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 1.669151 1.115209 0.176371 -0.634468 -0.673733 -3.999990 -3.242722 2.483357 1.158804 -3.155192 2.356140 0.006634 -0.869212 4.140738 1.454118 -1.282018 -2.878389 -3.111167 0.500245 4.420718
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -0.554408 0.582137 1.556466 -1.090409 -1.667429 1.752392 1.910944 -2.135715 0.340721 -0.793788 1.687147 0.107488 -0.410734 -3.257162 -1.475155 -0.916319 3.919857 -0.616126 -0.430436 -2.420816
wb_dma/wire_ch2_txsz 2.157910 2.180556 -0.425916 -0.150183 0.909506 2.950383 -0.109269 -3.979809 -1.377373 0.166448 0.293371 0.753376 1.617206 -1.505774 -1.043509 0.422667 1.807757 1.172425 2.667176 0.950314
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.003495 -3.928456 -1.014169 -2.354769 3.180874 0.701102 1.094521 2.578305 0.134515 4.180044 -4.293408 2.904634 2.249058 -1.273985 1.795459 -3.102410 -0.316976 1.908659 0.743879 0.177411
wb_dma_de/always_23/block_1 -2.376345 1.441607 -1.365858 -0.929316 1.058820 -4.382838 0.285869 0.007173 -0.510104 4.050428 -2.715550 1.644140 2.414521 0.331406 -2.012755 -1.466388 -1.416258 -1.053939 -0.500587 0.487585
wb_dma_ch_rf/always_22/if_1 0.382588 -1.632367 -1.141136 -0.351787 0.217838 1.249207 -0.713125 -0.131640 -1.379892 2.215796 0.458573 1.498872 -0.085624 3.223018 -0.290266 -0.990986 -1.011797 0.978105 0.225137 0.228388
wb_dma_de/wire_mast1_dout 0.994690 0.460131 -1.165548 1.829121 2.559807 2.440888 0.593741 -2.724875 -2.835535 0.640802 0.352015 0.562573 2.171177 0.203477 0.315168 -1.987408 -0.415727 2.176228 2.173317 3.820486
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -2.187428 0.375433 -1.215603 0.245682 -0.756503 0.189015 0.266215 -1.861730 -1.254911 -0.388297 -0.201391 -1.899073 -0.409616 -1.571244 -0.201182 -0.526718 0.071800 0.158137 -2.422346 0.453736
wb_dma_de/always_8/stmt_1 2.638057 -0.147215 -0.328201 -0.726340 2.078541 -0.301901 -2.295721 2.675675 0.074159 0.693463 -2.215005 2.487251 -0.955795 -2.656603 1.238733 -1.242160 -1.034021 -2.034424 -0.674362 -0.987696
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -2.327637 0.366246 -1.291705 0.209075 -0.850112 0.104359 0.339552 -1.866318 -1.332165 -0.354992 -0.256631 -2.021174 -0.269419 -1.608612 -0.207668 -0.598136 0.103339 0.222326 -2.600087 0.536856
wb_dma_ch_rf/wire_ch_done_we 2.022544 1.728199 -1.528009 -0.925766 1.553947 0.599507 -2.398069 0.068884 -0.843618 0.194548 -1.423778 0.409924 -0.059385 -0.879713 0.224754 0.009350 -1.283918 -0.537484 0.656854 0.860655
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.605319 0.856178 -0.623538 -2.576805 -0.611340 -0.558478 -0.223051 3.515731 -0.978901 -0.564872 -1.477728 -0.041137 0.476902 3.316760 -0.214178 0.393110 1.787511 -0.374708 0.408967 -1.635359
wb_dma_wb_slv/wire_wb_ack_o -2.387290 3.458357 -1.360604 1.135968 1.032455 -1.184522 0.267986 -0.705007 -1.780781 -1.255958 -0.553165 -0.156466 -0.419096 -1.929482 -0.310465 -0.183097 -0.756224 -0.209701 -2.274817 0.212994
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -0.559568 0.582321 1.603381 -1.058501 -1.618097 1.871973 1.992127 -2.050442 0.393571 -0.862388 1.790094 0.100501 -0.437867 -3.390983 -1.489051 -0.971974 4.050580 -0.621356 -0.433252 -2.613702
wb_dma_de/reg_ld_desc_sel 0.279287 -1.005116 1.859235 -2.784742 1.228918 -0.579547 0.417345 4.603342 0.257812 4.598730 -4.999515 0.274213 -1.926506 1.178823 -0.521526 -0.464191 1.077245 -2.693578 -1.819117 -4.153448
wb_dma_wb_mast/assign_2_mast_pt_out -2.560380 3.505673 -1.544879 1.153769 1.228579 -1.328391 0.292508 -0.592747 -1.899438 -1.285100 -0.706909 -0.140142 -0.246565 -2.182172 -0.247484 -0.473173 -0.894643 -0.192737 -2.356616 0.441957
wb_dma_de/assign_83_wr_ack 2.530194 0.873574 -1.520927 0.427182 3.230242 1.056178 -2.240018 0.983569 -1.472913 0.744185 -2.252403 1.595484 0.797927 -3.643635 1.021909 -1.356466 -1.146822 -0.971596 0.237432 0.723642
wb_dma/wire_dma_done_all 3.586074 1.732741 -0.669054 0.259282 2.443249 2.503373 -1.548589 0.460874 -2.344614 1.730033 -3.340523 -0.218745 1.609262 -1.990708 -0.200541 0.115348 1.028465 -1.332553 0.493253 0.699509
assert_wb_dma_rf/input_ch0_am1 -1.079513 0.410066 -0.737822 0.158938 -0.553428 -0.875226 0.270051 -0.512059 -0.097161 -1.485773 -1.119819 -0.414362 -0.766316 -2.256498 1.107477 0.309967 -0.578830 0.912918 -2.328239 0.501208
wb_dma_ch_arb/reg_state -1.392696 1.292613 -1.817209 -2.137646 -1.483406 -1.370889 4.567228 1.017816 -0.104738 -2.336546 -0.334845 1.751190 2.797537 -3.130703 -1.674150 -1.563311 2.485734 3.404028 -1.040480 -2.446423
wb_dma_ch_sel/input_ch0_csr -1.312960 0.139863 -1.180721 0.270096 -1.657385 -2.041124 -1.405717 1.048246 -1.067057 2.099451 -4.196472 1.546139 0.043612 -1.380699 1.597568 0.162296 -3.568346 0.897588 -1.294779 5.190602
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 2.602903 3.725377 -0.517773 -2.713048 -0.563621 1.003515 -1.292045 -4.684350 0.957297 -1.543513 0.986609 -1.107970 2.061167 0.466543 -1.265004 1.956961 2.011330 0.466416 3.505115 2.231575
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 0.800610 -3.601702 -1.056742 -1.120172 2.481048 -0.405358 1.434667 3.471210 -0.828660 2.798377 -3.318735 2.548406 3.361514 -0.801877 1.890803 -3.683407 0.436459 1.188351 -0.046741 1.104423
wb_dma_ch_sel/assign_153_req_p0/expr_1 3.291297 2.270554 0.590738 -1.290983 -1.284779 -0.750978 -1.521654 1.902731 -0.682328 -0.888703 -1.013721 -0.533354 0.241851 2.104285 -0.701854 1.067887 1.936168 -2.748337 -0.412400 0.163848
wb_dma_wb_mast -3.862812 5.384150 -3.869788 2.307303 -0.260996 -3.103031 0.464656 -0.803290 -5.706771 -1.288076 -1.579653 0.237470 1.171589 -1.982635 -0.619294 -1.828257 0.134442 -0.072274 -4.657096 2.611388
wb_dma_ch_sel/assign_124_valid 4.060738 1.766896 0.552219 -2.692269 -0.297445 0.705019 -1.907711 1.480861 -0.083315 0.713943 -2.345009 0.118320 -0.825866 2.019410 -0.738588 1.491305 1.305977 -1.896617 0.478594 -1.003406
wb_dma_de/always_18/stmt_1 -1.330258 2.301085 -2.026752 2.905389 -2.212824 -1.439482 -1.623407 -0.828807 -4.741858 -1.110708 2.150641 -1.416359 2.813990 0.652231 -1.329182 0.383533 2.813387 -2.363734 -0.840416 0.088115
wb_dma_ch_rf/wire_ch_csr_dewe 4.257914 2.299379 -0.871787 -0.799420 2.442333 3.119961 1.802894 -2.059406 -4.718283 2.231581 -2.900165 4.318854 1.457589 0.088332 -1.091054 -2.609786 2.053726 2.545035 2.308759 1.547170
wb_dma_ch_pri_enc/input_pri2 2.623188 1.217290 0.836353 -1.623728 -0.372028 1.607678 -0.152359 -2.307706 0.284577 -0.010164 0.388190 1.896590 -0.143183 -0.312926 -0.900773 0.590006 2.161063 0.179561 1.970206 -0.930435
wb_dma_ch_pri_enc/input_pri3 2.724293 1.230328 0.851566 -1.681869 -0.341022 1.658891 -0.195524 -2.385246 0.279357 -0.004666 0.427139 2.014723 -0.137612 -0.344758 -0.943042 0.575714 2.244916 0.187045 2.025307 -0.971820
wb_dma_ch_pri_enc/input_pri0 2.199768 0.422841 1.047236 0.432589 0.916738 1.904068 0.457838 -0.304071 0.062877 0.117021 -0.052950 1.035630 0.000426 -0.680153 -0.644032 1.077366 1.675709 0.056602 1.100539 -2.249914
wb_dma_ch_pri_enc/input_pri1 1.432867 0.236858 0.054250 -1.297652 0.463157 0.235762 -0.836319 -1.848463 1.165984 -0.821373 1.372200 3.569639 -1.018305 -2.097270 0.304139 -0.856375 -0.055550 0.461568 1.588007 -0.943116
wb_dma_wb_if/input_slv_pt_in -2.430740 3.184253 -1.390324 0.932206 0.934947 -1.303947 0.279288 -0.618852 -1.629783 -1.177263 -0.587432 -0.238964 -0.325718 -1.898624 -0.240206 -0.368113 -0.820454 -0.203070 -2.263600 0.416513
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.010836 0.977127 0.108972 -1.622802 -1.635050 -0.481999 -0.262977 -0.837988 0.815887 -0.788172 0.996152 -0.812406 -0.873805 3.055581 -0.741420 1.377059 -0.045222 0.421114 0.744534 0.028043
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 3.723571 1.127949 -0.559325 -3.805199 -0.290686 -0.432913 -1.036142 1.559314 0.196045 -1.417337 -0.040079 3.242365 -0.639395 1.458547 0.055781 -0.380857 1.620545 0.119091 1.824300 -2.394606
wb_dma/wire_de_adr1_we -0.261166 0.497980 0.065045 1.426388 -0.834266 -1.421623 0.308385 0.822602 -0.726524 -1.835394 1.376930 -0.478902 1.332694 0.358070 0.113417 -0.488685 0.871522 -0.852535 -0.625936 1.050504
wb_dma_ch_sel/assign_6_pri1 1.471467 0.238466 0.078490 -1.285966 0.467210 0.267287 -0.792454 -1.740362 1.133723 -0.836641 1.345540 3.518351 -1.022676 -1.981228 0.279166 -0.834071 -0.067918 0.457529 1.565493 -0.952306
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 2.222072 0.434313 1.078044 0.467132 0.969967 1.956646 0.430392 -0.292439 0.095600 0.119018 -0.074269 1.052944 0.007790 -0.703129 -0.630753 1.068966 1.668709 0.035494 1.156850 -2.221215
wb_dma_ch_sel/assign_129_req_p0/expr_1 3.062765 -0.577815 -0.232725 2.282812 1.947516 0.826907 1.029711 6.551204 -2.159495 -0.219039 -2.276275 -0.723239 2.903626 -0.183495 0.360760 -1.047924 1.069872 -1.345052 -1.023315 -0.322438
wb_dma_rf/wire_csr -2.166350 0.937822 0.392108 1.371791 -0.589994 -2.019004 -1.427459 -0.330244 0.036024 0.927183 -0.011626 0.858606 -0.049485 -1.041720 0.098207 0.312809 -1.598931 -0.990033 1.112537 1.311108
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 0.116918 0.926325 0.165985 -1.631407 -1.592994 -0.449654 -0.256184 -0.739236 0.832429 -0.782168 1.015926 -0.735387 -0.882195 3.075391 -0.733063 1.363167 0.016094 0.441610 0.814974 -0.050280
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 1.264404 2.732732 -1.375566 -2.290009 0.160309 -0.235243 -1.825244 -4.211712 1.542101 -2.205207 1.854983 0.449146 1.237654 -1.244106 -0.157508 0.489783 -0.165249 0.843446 2.998453 2.255028
wb_dma_ch_sel/always_37/if_1 -1.679027 -0.239690 -1.526584 -5.440732 0.351984 -1.434124 1.607836 1.465988 3.569274 2.265912 -3.732257 -1.420921 -0.213855 -1.729491 -1.275763 -1.189849 -2.284080 0.629605 -3.174996 -0.777644
wb_dma_de/always_6/if_1/cond 5.601065 2.612051 0.335558 -0.082368 3.227961 0.968712 -3.121778 0.335316 0.160388 -0.507886 -1.498041 -1.233876 2.649644 -0.264465 0.699503 0.213799 0.263270 -2.970630 2.748945 4.084929
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 0.800079 -3.605680 -0.908309 -1.088872 2.366727 -0.299407 1.409009 3.087854 -0.753767 2.865816 -3.138175 2.658322 3.276128 -0.893017 1.771866 -3.508164 0.654559 1.180090 0.051762 0.943721
wb_dma_ch_rf/always_8/stmt_1 -1.806755 2.432175 -0.553388 -1.447084 2.019159 -2.573365 0.237907 1.074214 2.791816 0.874336 -2.516743 -2.563300 -1.304153 -2.707184 -1.854157 -0.718789 -4.130490 -2.381749 -4.267360 0.012132
wb_dma_ch_sel/assign_108_valid 4.117186 1.829034 0.490120 -2.867890 -0.373882 0.567153 -1.918131 1.629328 -0.088083 0.758182 -2.399804 0.060837 -0.790198 2.205245 -0.715578 1.487856 1.341742 -1.954961 0.456585 -0.901958
wb_dma_ch_pri_enc/wire_pri9_out 1.258176 0.222444 0.049542 -1.243028 0.435382 0.154188 -0.839758 -1.835815 1.140214 -0.803872 1.404137 3.453422 -1.033124 -2.053240 0.338763 -0.862772 -0.205662 0.479667 1.462760 -0.798345
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.904516 1.518882 0.354219 -2.381521 -1.845679 2.103210 0.138714 -2.062777 -0.405054 -1.397278 0.918735 0.254775 -1.518398 -1.493861 -0.860436 -0.203994 2.428270 0.128245 0.012661 -1.419266
wb_dma_ch_sel/wire_pri2 2.753556 1.225967 0.851966 -1.803534 -0.440783 1.587522 -0.249170 -2.410406 0.300678 -0.071908 0.490459 1.993983 -0.125763 -0.208865 -0.896818 0.566931 2.228701 0.164103 2.064903 -0.798921
wb_dma_ch_sel/wire_pri3 2.753850 1.250468 0.879740 -1.699928 -0.315115 1.662670 -0.198559 -2.328765 0.299019 -0.024691 0.420451 1.982136 -0.111564 -0.314340 -0.895160 0.609367 2.225891 0.177910 2.042875 -0.985670
wb_dma_ch_sel/wire_pri0 4.920704 0.330000 0.395180 -0.535482 1.965251 1.790050 0.459219 4.111134 -1.671135 0.207934 -2.413018 1.765498 1.293099 -0.045110 -0.095600 0.076193 3.480124 -0.777482 0.875828 -3.855955
wb_dma_ch_sel/wire_pri1 1.422712 0.227903 0.025628 -1.260038 0.487882 0.278849 -0.773781 -1.789041 1.104935 -0.771770 1.312288 3.512367 -0.960848 -2.109190 0.299269 -0.786698 -0.064156 0.487452 1.506122 -0.946920
wb_dma_de/always_4/if_1/if_1/cond/expr_1 4.125012 0.908193 0.431642 -1.307784 1.199186 1.134238 -1.675570 2.255116 -0.832296 1.480048 -3.298749 0.880881 0.009886 -0.822956 -0.027242 0.189942 1.467656 -2.330029 -0.233411 -1.054971
wb_dma_rf/input_ptr_set 2.632802 1.201658 0.821357 -1.645301 -0.333480 1.584315 -0.184487 -2.250393 0.296691 -0.019722 0.379240 1.887084 -0.117630 -0.274637 -0.883654 0.537494 2.150543 0.141552 1.962124 -0.926722
wb_dma_rf/always_2/if_1/if_1 -0.259034 3.154289 0.944028 -2.426648 -0.576257 -4.268987 -1.486571 -0.876278 1.059002 -0.050697 -2.691416 2.276988 -4.598300 -1.002616 -0.086692 -0.675884 -3.392994 -1.789430 -1.246615 1.254231
wb_dma_de/assign_77_read_hold -1.392658 -0.939579 -0.824676 0.388966 0.775829 -1.445694 -0.624524 0.390756 0.852382 -0.761556 0.967608 1.590417 -0.908149 -1.841760 1.211020 -1.430472 -2.338724 0.313441 -0.482104 0.089092
wb_dma_pri_enc_sub/input_valid -1.191570 -0.936601 -0.765857 0.343487 0.785499 -1.361608 -0.635898 0.408155 0.841872 -0.776439 0.966370 1.621210 -0.871147 -1.733798 1.189291 -1.416564 -2.230797 0.298889 -0.394611 0.034182
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.538678 0.304576 0.061673 -1.377934 0.458651 0.269064 -0.859252 -1.785814 1.115429 -0.817356 1.327000 3.560604 -0.960261 -1.997069 0.287825 -0.821628 -0.014305 0.446432 1.615623 -0.896937
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 4.767361 -0.917002 -0.523410 -0.508254 2.233951 2.568925 2.210294 5.801429 -2.008301 0.030021 -2.307109 1.552321 2.848270 0.730362 -0.034124 -1.204388 2.868621 1.138927 1.648950 -2.870729
wb_dma_ch_rf/always_27/stmt_1 2.190665 1.978827 -1.551579 -1.310863 -0.448281 -2.708560 -1.842024 -0.696671 1.176134 -0.696036 -2.499426 0.829478 2.460384 -1.796219 0.295772 2.020631 -0.057536 -0.354741 -0.736736 2.042360
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -7.807139 2.050395 -5.033519 1.388707 0.838485 -1.474986 2.854610 2.683336 -5.267040 0.455097 -2.203749 -2.554694 1.530090 -5.342668 -0.892112 -5.543539 -4.337680 2.393703 -3.245095 2.429576
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 2.450678 3.462559 -0.567182 -2.526483 -0.469288 0.981517 -1.238127 -4.322212 0.833648 -1.427040 0.838178 -1.098644 2.092543 0.382046 -1.140180 1.773470 1.885798 0.433119 3.305587 2.209789
wb_dma_ch_sel/wire_valid -4.776258 0.998221 -3.008193 -1.384380 -2.394865 -2.903311 -0.185666 1.053060 -0.836888 3.434623 -0.491260 1.086366 3.658154 -1.269281 -2.735530 -0.036219 0.383771 -0.083071 -0.278249 -2.340961
wb_dma_ch_sel/assign_162_req_p1/expr_1 -1.309260 -0.959704 -0.796476 0.367532 0.843157 -1.470454 -0.647773 0.452111 0.900665 -0.817027 1.015936 1.724136 -0.951132 -1.831782 1.255297 -1.496041 -2.347843 0.341438 -0.458320 0.042754
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 2.307249 0.414562 1.099007 0.468895 0.954725 1.945427 0.428852 -0.255897 0.105029 0.099463 -0.056443 1.079655 0.017619 -0.661315 -0.630852 1.078858 1.739152 0.043462 1.153112 -2.279603
wb_dma_de/wire_chunk_cnt_is_0_d 2.613627 -0.154677 -0.457500 -0.833945 2.027883 -0.359816 -2.236610 2.765069 -0.025885 0.667886 -2.299080 2.447044 -0.849922 -2.635057 1.237977 -1.352044 -0.962429 -1.986197 -0.754959 -0.915125
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 0.795591 1.467073 0.364288 -2.233128 -1.767368 2.091507 0.226820 -2.100093 -0.368142 -1.362603 0.985829 0.263796 -1.472038 -1.580252 -0.843740 -0.172118 2.387555 0.203338 -0.039253 -1.440706
wb_dma_ch_sel/assign_109_valid 3.845890 1.783739 0.484378 -2.805735 -0.465093 0.648110 -1.777638 1.334614 0.000672 0.753522 -2.226379 0.046598 -0.885901 2.028330 -0.790849 1.553546 1.366556 -1.796038 0.449353 -1.075817
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.467658 0.251538 0.016255 -1.391371 0.500398 0.211795 -0.843469 -1.845999 1.143149 -0.811457 1.355014 3.666497 -1.025382 -2.135636 0.319628 -0.908659 -0.087770 0.496097 1.591809 -0.924907
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 4.230194 2.431141 1.317701 -1.765237 -0.336155 -3.520973 -0.229300 3.398706 0.554549 -5.710824 1.186801 -2.114876 -0.417594 5.878197 0.933666 -0.690823 0.822118 -2.600256 0.212181 2.450668
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.021211 0.123775 -1.469290 -1.101177 -1.092284 -1.060739 1.865433 5.840561 -2.052737 -2.346296 -0.156064 -0.736539 3.160988 4.133948 -0.070769 -1.327923 2.039992 0.766306 0.351863 0.187710
wb_dma_de/assign_75_mast1_dout 1.001423 0.489575 -1.168921 1.682405 2.496132 2.464298 0.609309 -2.715629 -2.796124 0.672096 0.375870 0.609349 2.186197 0.260876 0.241540 -1.979661 -0.307111 2.241611 2.217847 3.782818
wb_dma/constraint_csr -0.923523 -0.150477 0.325662 1.313624 0.673122 -0.251803 -1.520216 0.230620 0.600204 1.396399 -1.390305 -1.627209 -1.079885 -1.104187 0.317708 0.640880 -2.414216 -1.741404 -1.805251 1.354459
wb_dma_ch_rf/always_5/if_1 -2.420995 0.360676 -1.223393 0.399348 -0.773401 0.173189 0.309361 -1.872076 -1.348906 -0.298968 -0.225621 -1.945946 -0.351593 -1.673960 -0.218637 -0.569794 -0.061699 0.189325 -2.515903 0.596229
wb_dma_ch_pri_enc/wire_pri21_out 1.287329 0.222801 0.042749 -1.203634 0.460546 0.216672 -0.820733 -1.816021 1.082796 -0.783255 1.383032 3.421172 -0.994233 -2.006479 0.294655 -0.824221 -0.142025 0.419781 1.493599 -0.819561
wb_dma_ch_sel/assign_157_req_p0 3.347380 2.241650 0.596066 -1.251696 -1.279401 -0.753023 -1.463428 1.986342 -0.722488 -0.930055 -0.892462 -0.480841 0.323286 2.169390 -0.682458 1.098321 2.091715 -2.649215 -0.290351 0.073319
wb_dma_wb_mast/assign_1/expr_1 -0.124909 -1.066714 -2.648331 3.168686 2.712691 0.539442 1.962741 0.655156 -2.937908 -2.119766 2.606147 1.410259 4.208320 -0.132255 1.508531 -4.813082 -1.864512 3.311705 1.954791 5.273240
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.483241 0.789782 -0.655563 -2.523154 -0.637273 -0.547243 -0.182208 3.439127 -0.969614 -0.580071 -1.462282 -0.088078 0.438923 3.386490 -0.233320 0.385889 1.772291 -0.324115 0.389162 -1.680764
wb_dma_de/reg_mast1_adr -0.524839 -0.430165 -1.421425 -3.261271 -1.315874 -1.222693 2.126621 0.954624 3.225933 -0.802446 -0.962529 -0.430794 2.113109 1.209213 -0.927503 2.168294 -0.009455 3.691288 0.721076 -1.782249
wb_dma_ch_pri_enc/wire_pri17_out 1.257614 0.201278 -0.041118 -1.364053 0.389566 0.080468 -0.877416 -1.775313 1.131600 -0.838602 1.370529 3.478494 -0.992551 -2.030964 0.372139 -0.957983 -0.230628 0.452349 1.472225 -0.744819
wb_dma_ch_sel/assign_141_req_p0/expr_1 3.143425 2.230437 0.499474 -1.199818 -1.280703 -0.796559 -1.403836 1.889660 -0.819477 -0.912142 -0.979277 -0.573846 0.463025 1.934440 -0.694642 0.970370 2.061198 -2.656915 -0.459658 0.189904
wb_dma_ch_sel/input_ch2_csr -1.201050 -0.656943 -3.603346 0.490690 -3.012875 0.218176 -1.977023 -0.529215 -3.637694 1.857445 -2.719948 -1.341996 1.355003 -0.075056 0.723509 0.981930 -1.054403 0.899881 -3.118184 3.826931
wb_dma_ch_rf/assign_13_ch_txsz_we 2.266565 1.470802 0.261965 0.322400 2.289901 0.836175 -0.522820 0.181998 -0.250624 1.285507 -2.530533 -1.466254 3.792558 -4.450249 -0.408256 -0.590210 2.991133 -2.970609 0.154602 0.977433
wb_dma_ch_sel/assign_130_req_p0 3.202960 -0.619623 -0.203576 2.309318 2.064067 0.930402 1.081697 6.676454 -2.163603 -0.182181 -2.334685 -0.684360 2.947740 -0.147852 0.414671 -1.082584 1.070435 -1.311261 -0.931301 -0.334844
wb_dma_ch_arb/always_1/if_1/stmt_2 -1.208186 1.224553 -1.759331 -2.217914 -1.469279 -1.317316 4.451103 0.747519 0.065234 -2.314915 -0.225421 1.960787 2.796082 -3.265007 -1.601183 -1.510125 2.553765 3.439260 -0.935805 -2.469462
wb_dma_ch_sel/assign_106_valid 3.890058 1.791435 0.511525 -2.794522 -0.410410 0.639442 -1.878058 1.276804 -0.077020 0.807717 -2.331342 0.119530 -0.849328 1.924180 -0.784288 1.497638 1.366814 -1.827900 0.426916 -0.972741
wb_dma_ch_pri_enc/wire_pri28_out 1.280156 0.254686 -0.012220 -1.367349 0.378651 0.118563 -0.864292 -1.884572 1.160004 -0.818100 1.395949 3.508431 -1.033088 -2.000167 0.325511 -0.918624 -0.161307 0.460688 1.499036 -0.781941
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 2.214777 0.448496 1.043910 0.439127 0.948995 1.925699 0.444544 -0.306961 0.057380 0.126356 -0.085490 1.039730 0.018258 -0.684671 -0.662172 1.068887 1.662439 0.068746 1.128316 -2.258723
wb_dma_ch_rf/always_10/if_1/if_1/block_1 3.860853 1.055057 -0.550846 -3.818120 -0.226420 -0.409114 -1.058470 1.654676 0.214988 -1.412025 -0.046628 3.400247 -0.582578 1.336774 0.117398 -0.488441 1.592261 0.073789 1.880076 -2.425638
wb_dma_ch_rf/always_11/if_1/if_1 3.472915 -0.710416 -0.392569 -0.099847 2.783207 0.356127 -0.190452 4.494061 -0.728046 -0.624914 -1.332790 3.418188 0.317840 -1.857564 1.162312 -1.393791 1.085353 -0.429321 0.451789 -3.751921
wb_dma_wb_if/wire_slv_adr -3.726967 0.037573 -1.245152 -3.088879 -1.410922 -4.624003 -0.414658 1.668049 0.346566 -0.353468 -1.486995 -1.397344 0.236841 -0.857977 2.339653 -5.160259 -3.126301 -1.093670 -1.745996 7.257861
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 0.401211 -1.717035 -1.125350 -0.332982 0.225652 1.314190 -0.757331 -0.113921 -1.371153 2.272177 0.496972 1.546894 -0.103071 3.275935 -0.258891 -0.985281 -1.013787 0.987472 0.293520 0.190597
wb_dma_ch_sel/input_ch1_csr -0.717935 -0.540722 -3.411261 0.317137 -2.863079 0.203192 -2.053917 -0.578369 -3.471332 1.783943 -2.575562 -1.236506 1.443582 0.258169 0.660483 0.965090 -0.842681 0.713071 -2.695113 3.828820
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -1.140960 -0.965971 -0.743966 0.298220 0.827707 -1.360395 -0.645550 0.476605 0.883167 -0.839363 1.015921 1.785849 -0.897854 -1.778077 1.193560 -1.426196 -2.254978 0.326627 -0.341988 -0.059237
wb_dma/wire_pt1_sel_i 1.198372 -0.829697 -2.073473 1.552470 2.852000 3.248244 2.386777 -0.430172 -3.129226 0.492847 0.280895 0.277368 3.831730 1.230191 0.331432 -3.162335 -0.750304 4.023210 2.913937 4.419481
wb_dma_ch_sel/always_47/case_1/stmt_1 1.206230 -1.728770 -0.233614 -0.885703 -0.720796 -0.371644 -0.442011 0.076724 2.226657 0.093646 -1.043069 0.164615 1.653184 -0.265924 0.750616 2.646030 1.083717 0.906352 0.068020 -1.147738
wb_dma/wire_pt1_sel_o -3.226524 0.240386 -3.025683 0.534204 -2.415085 -0.725238 -0.843895 1.330660 -2.069848 -0.191943 -1.174282 -0.251844 -0.759725 -6.064141 -0.127810 -2.696481 -2.316191 0.873734 -3.025467 0.331164
wb_dma_ch_sel/assign_127_req_p0/expr_1 4.760716 0.265222 0.304733 -0.544713 1.880966 1.770213 0.447667 4.068383 -1.710396 0.263303 -2.468263 1.733384 1.296901 -0.160567 -0.053166 0.089530 3.504974 -0.762395 0.766113 -3.864769
wb_dma_ch_pri_enc/inst_u16 1.328065 0.243816 0.021300 -1.400102 0.384532 0.156913 -0.872707 -1.992950 1.184449 -0.820729 1.435244 3.639086 -1.047842 -2.111899 0.332841 -0.902830 -0.168046 0.487881 1.584987 -0.795357
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.385111 0.211067 0.021323 -1.331198 0.447280 0.178454 -0.832567 -1.788407 1.161522 -0.844148 1.355793 3.617932 -0.998790 -2.090536 0.308578 -0.871358 -0.076335 0.486702 1.560270 -0.979348
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.919890 -0.326668 1.169011 2.397643 -0.875514 -1.597934 2.047756 0.407689 0.007407 -1.200084 2.149585 -0.652749 2.139321 -1.622580 -0.570170 -1.225149 2.379895 -1.527233 -1.157323 0.018078
wb_dma_ch_sel/always_48/case_1 -1.141395 1.298082 -1.780740 -2.203786 -1.531319 -1.240707 4.435482 0.732664 -0.020449 -2.478295 0.010271 1.852678 2.903593 -3.000454 -1.651215 -1.548460 2.660073 3.454460 -0.727145 -2.326390
wb_dma_ch_sel/input_ch7_csr -2.421585 -0.082867 -2.894047 -0.514146 -3.280686 0.345563 -0.409617 -0.476423 -3.333498 1.611748 -2.012162 -1.301116 1.035885 -1.598446 -0.413748 -0.558187 0.445659 0.474664 -3.516631 2.072748
assert_wb_dma_rf/input_ch0_txsz -0.446018 0.652243 -0.309463 0.738139 -0.126682 -0.601073 -0.798034 -1.680574 0.699412 -1.430488 0.494143 -1.657133 0.551995 -2.789180 0.606258 -0.683132 0.710574 -1.091965 -1.917543 1.529464
assert_wb_dma_rf -1.210759 1.095336 -1.091703 0.617320 -0.606538 -1.507048 -0.529311 -1.824104 0.488248 -2.774692 -0.751645 -1.932585 -0.045878 -4.582515 1.585397 -0.507603 0.181096 -0.190844 -4.026239 2.004313
wb_dma_ch_rf/reg_ch_am0_r 0.438421 -1.518282 -1.102934 -0.358955 0.222815 1.177019 -0.692314 -0.109628 -1.342530 2.118799 0.444635 1.452196 -0.068662 3.045958 -0.331745 -0.942439 -0.958969 0.925237 0.234144 0.178363
wb_dma_ch_rf/always_4/if_1 -4.796145 1.143793 -0.916761 0.803896 -2.675098 0.697304 -0.249069 -3.279413 -2.681525 1.857192 -1.530421 -1.723070 -1.583391 -4.489868 -0.662206 -1.015675 -0.067884 -0.578459 -3.335122 1.588912
wb_dma_de/always_4/if_1/if_1/stmt_1 4.067713 0.885232 0.425842 -1.204827 1.256212 1.187589 -1.633577 2.246536 -0.803736 1.536699 -3.357638 0.831591 -0.026725 -0.910629 -0.032153 0.238816 1.404481 -2.364130 -0.250095 -1.111010
wb_dma_de/always_14/stmt_1/expr_1 3.807700 1.108491 -0.550282 -3.868221 -0.233448 -0.447487 -1.043245 1.538998 0.258428 -1.493981 0.027269 3.425648 -0.709303 1.404426 0.107512 -0.446136 1.497640 0.154499 1.934074 -2.379670
wb_dma_de/wire_use_ed 4.936445 -1.422058 0.891630 -4.697459 0.987155 1.915975 0.458739 1.500305 -3.738412 5.388117 -5.386820 6.002662 -2.086473 4.263024 0.791420 -3.243484 1.927674 0.883990 1.507546 -0.051208
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -3.244811 3.284306 -0.667809 -1.169182 0.703775 -4.200076 0.275790 0.634632 1.844759 0.702173 -1.590708 -0.410892 -0.145343 -2.680502 -1.935387 -1.096198 -3.287186 -1.602152 -1.845619 0.249702
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.345408 0.292292 0.042745 -1.304274 0.456858 0.220848 -0.801303 -1.880306 1.124788 -0.826543 1.388356 3.513904 -1.031425 -2.086859 0.292219 -0.854150 -0.055874 0.458173 1.538164 -0.877144
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.631552 0.811077 -0.571528 -2.531682 -0.623265 -0.575548 -0.249960 3.497897 -0.931475 -0.657528 -1.353387 -0.052868 0.428461 3.547683 -0.201179 0.385882 1.774406 -0.369790 0.475873 -1.543217
wb_dma_ch_sel/always_7/stmt_1/expr_1 2.204312 2.082541 -0.361902 -0.081431 0.972885 2.962204 -0.129710 -3.913232 -1.319890 0.092133 0.359730 0.820755 1.569547 -1.414660 -1.032874 0.405294 1.752281 1.177351 2.734994 0.882683
wb_dma_ch_sel/input_nd_i 4.783937 0.258981 0.395716 -0.485246 1.882562 1.810094 0.450324 4.021046 -1.642101 0.208229 -2.339463 1.765209 1.231516 -0.022644 -0.041167 0.130624 3.461411 -0.709230 0.840389 -3.814078
assert_wb_dma_ch_sel/input_req_i 2.203116 0.394675 1.038152 0.465673 0.930257 1.923766 0.466899 -0.228570 0.082189 0.137297 -0.062631 1.025710 -0.014000 -0.665258 -0.635673 1.083190 1.641588 0.049287 1.104723 -2.223242
wb_dma_ch_rf/reg_ch_rl -0.969699 0.724745 0.505212 -0.173544 -0.904239 -0.733540 -1.802126 -0.583726 1.454618 0.674721 -0.368441 -2.521526 -2.092604 1.894440 -0.432105 2.033229 -2.623696 -1.380947 -1.121411 1.425616
wb_dma_de/reg_paused -2.273832 0.966304 0.300423 1.379065 -0.761435 -2.043978 -1.391405 -0.409995 -0.163480 0.997810 -0.022663 0.789291 0.097940 -0.935898 0.041503 0.247218 -1.488746 -0.936653 1.135796 1.444450
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 2.315405 0.877811 -1.500778 0.601794 3.165245 1.118380 -2.244984 0.807356 -1.584287 0.839580 -2.205449 1.303015 0.825877 -3.537795 0.962902 -1.295969 -1.218391 -1.008036 0.168938 0.891797
wb_dma_wb_if/wire_mast_drdy 1.601255 3.378092 -3.516773 -0.254216 -0.244097 0.783101 -2.599073 -1.660721 -4.970746 -0.754643 1.025922 0.956944 2.312072 0.269507 -1.317519 0.276360 2.746230 -0.303568 2.162897 -1.517601
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 2.293026 1.378080 1.238247 -1.181032 -0.681645 1.467772 0.184410 -1.070088 0.915747 -0.701294 0.987224 0.279526 -0.934883 2.424957 -1.396551 2.480813 1.669400 0.484932 1.887436 -2.280706
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 2.167776 2.138400 -0.415692 -0.096495 0.930526 2.892342 -0.140688 -3.909458 -1.348391 0.118017 0.330353 0.733725 1.610211 -1.455695 -1.015739 0.403960 1.735169 1.189449 2.703054 1.021211
wb_dma_ch_sel/assign_100_valid/expr_1 -1.226351 -1.420698 -2.210636 -3.390045 -4.049319 -1.085441 -1.160201 2.329151 -1.527185 1.576161 -1.824181 -3.684798 3.831371 0.963426 -0.440320 0.395856 4.864825 -2.339555 -2.422408 -1.161140
wb_dma_wb_if/inst_u1 -5.452067 1.197115 -3.154672 -0.082346 -1.887049 -2.345851 0.635279 -0.495470 -2.916974 0.089842 -1.203344 -1.635867 0.680260 -4.203342 -0.450110 -3.373496 -1.239382 0.657061 -3.104887 1.489740
wb_dma_wb_if/inst_u0 -3.852440 5.333088 -3.940761 2.268392 -0.307364 -3.105621 0.401174 -0.833240 -5.765160 -1.156125 -1.521417 0.259569 1.211444 -1.818987 -0.641706 -1.847859 0.130061 -0.055914 -4.606349 2.555485
wb_dma_ch_sel -3.742837 1.849282 -2.455751 -1.074654 -1.895844 -2.196830 0.186380 0.622230 -1.336963 2.224691 -2.507371 -1.154695 0.800629 -1.987300 -2.001559 -0.973417 -1.975866 -0.616167 -3.643676 1.311672
wb_dma_rf/input_de_csr_we 4.251554 2.224565 -0.778761 -0.788157 2.450220 3.064719 1.891488 -1.901324 -4.643415 2.214562 -2.908255 4.318047 1.373441 0.201936 -1.077764 -2.596947 1.988113 2.529051 2.220472 1.460439
wb_dma_rf/wire_ch0_adr0 -0.080512 -2.137764 -0.672188 -4.661942 -3.055595 -0.082883 -1.705000 0.915055 -0.319174 2.513223 -1.551897 -1.363630 -1.566841 5.905540 0.720283 0.407916 0.081702 -0.007495 -0.548466 1.098883
wb_dma_rf/wire_ch0_adr1 -0.550254 1.167469 -0.225059 1.955093 -0.997920 -1.877210 -0.658370 -0.798069 -0.110939 -2.992361 1.700531 -1.927558 1.706498 -2.153772 0.673577 -1.035949 1.502912 -1.942079 -2.403197 2.514788
wb_dma_de/always_9/stmt_1/expr_1 1.388569 0.778145 -1.542892 1.860079 2.903462 1.018654 -1.480480 2.708764 -2.724605 1.690418 -3.758485 -1.991119 1.883587 -1.587439 0.651971 -0.359759 -0.919897 -1.521517 -1.231655 1.619317
wb_dma_ch_sel/always_42/case_1/cond -0.280486 2.674536 -1.147365 -1.035983 0.444227 0.247599 -0.774235 -2.727612 -0.874615 1.940544 -2.687606 1.974379 -2.410052 -2.195414 -1.203368 0.410255 -2.699845 1.035957 -1.017987 0.446450
wb_dma_wb_slv/input_wb_cyc_i -2.430683 2.404742 -2.855885 1.895881 -0.011876 -0.240160 2.153411 3.409068 -5.323217 -2.393208 -1.148254 -4.072528 1.522641 -0.751584 -0.231750 -3.981387 -1.906705 1.336258 -1.824742 4.292552
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 0.816481 1.440547 0.354556 -2.202336 -1.723624 2.061029 0.165637 -1.903465 -0.406590 -1.374530 0.899570 0.207626 -1.484878 -1.521446 -0.809755 -0.219309 2.290138 0.110594 -0.096878 -1.418530
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 0.041359 1.257722 2.253631 -0.845563 -0.963097 0.712686 2.749847 -3.768691 0.411071 1.976257 -0.086922 3.292577 -0.890813 -2.027783 -2.566832 -0.489672 2.552229 0.363226 0.466141 -1.663840
wb_dma_de/reg_tsz_cnt 1.242168 0.548553 -0.406540 0.671008 3.047531 -0.350032 -1.225840 0.487208 0.644393 0.458438 -1.426368 0.147466 2.833134 -6.021617 0.704600 -1.755597 0.857597 -2.639422 -0.079229 0.812282
wb_dma_ch_sel/reg_ndr 4.919028 0.305348 0.366460 -0.578703 1.898727 1.777502 0.453192 4.210343 -1.688146 0.190086 -2.442555 1.758042 1.318741 0.022033 -0.069051 0.100142 3.481846 -0.794098 0.861885 -3.796540
wb_dma_de/assign_83_wr_ack/expr_1 2.422361 0.966408 -1.468356 0.545355 3.174088 1.076150 -2.235249 0.879575 -1.577965 0.843295 -2.314903 1.275418 0.797166 -3.391650 0.931173 -1.238822 -1.180584 -1.075530 0.202492 0.914649
wb_dma_de/reg_de_txsz_we 4.577806 1.253532 0.861074 3.133831 4.444224 2.601705 -1.712217 2.168809 -1.367694 0.545605 -1.621938 -1.323246 1.337185 0.519560 0.486451 0.690174 -0.728714 -2.154076 1.730524 1.738218
wb_dma_ch_rf/reg_pointer_sr -1.974844 0.319242 -1.113960 0.194987 -0.721585 0.210041 0.295678 -1.698301 -1.118509 -0.434747 -0.172219 -1.777441 -0.330353 -1.470388 -0.194164 -0.452908 0.175498 0.218769 -2.319643 0.358151
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 2.276557 0.444837 1.081614 0.483936 0.985006 1.972421 0.479273 -0.265573 0.099845 0.095224 -0.039429 1.075458 -0.020890 -0.674876 -0.632359 1.122972 1.694194 0.040936 1.158355 -2.321376
wb_dma_rf/input_de_adr1_we -0.388115 0.545356 0.041860 1.453691 -0.872821 -1.468458 0.359889 0.790786 -0.785776 -1.828954 1.411221 -0.498635 1.346245 0.237163 0.114563 -0.521831 0.882218 -0.856710 -0.725250 1.086886
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.058641 -3.945280 -1.100492 -2.328363 3.274965 0.761714 1.097986 2.519122 -0.069673 4.185315 -4.246375 3.026444 2.322516 -1.287631 1.800683 -3.331250 -0.312205 1.923136 0.786185 0.301430
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.249342 0.247747 -0.034973 -1.383545 0.357936 0.092354 -0.817111 -1.861233 1.128753 -0.816406 1.363787 3.551328 -1.026736 -2.104512 0.335025 -0.952747 -0.184244 0.499864 1.464992 -0.825763
wb_dma_ch_sel/always_43/case_1/cond 1.320765 0.552675 -0.359710 0.579292 3.103923 -0.449357 -1.226627 0.622145 0.685643 0.408583 -1.426861 0.301712 2.847023 -6.071050 0.744862 -1.915831 0.809631 -2.772363 -0.084934 0.905302
wb_dma_ch_rf/reg_ch_adr0_r -3.443244 -0.604185 -1.548631 -5.844552 -3.776561 -0.693229 -0.323022 1.035774 -0.417607 1.344525 -1.946282 -2.533710 -2.877216 2.644327 -0.079093 -0.945724 -0.236211 0.417831 -3.212102 -0.623761
wb_dma_ch_pri_enc/input_valid -1.316617 -0.933218 -0.840461 0.294926 0.755282 -1.436509 -0.624075 0.470349 0.803242 -0.788650 0.967355 1.609339 -0.860804 -1.738276 1.178343 -1.460386 -2.265467 0.310405 -0.458152 0.031113
wb_dma_ch_pri_enc/reg_pri_out1 1.360153 0.255220 0.066451 -1.317551 0.412813 0.262942 -0.793469 -1.876579 1.086272 -0.797472 1.365574 3.538737 -1.015182 -2.047233 0.255520 -0.862612 -0.059432 0.480117 1.550974 -0.889801
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -1.157758 1.820534 -2.087795 1.622709 -1.426545 -0.023655 -1.908530 -1.641710 -4.052113 0.648015 0.837851 -1.100582 1.556662 0.257782 -1.449266 0.917105 2.011209 -1.549728 -0.249527 -0.990550
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.018136 0.924554 0.132188 -1.634118 -1.688144 -0.515347 -0.268861 -0.753007 0.869726 -0.817778 1.045385 -0.830861 -0.936004 3.110537 -0.768239 1.385544 -0.044274 0.440622 0.747468 0.034370
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -0.895073 1.100198 0.276043 -0.384848 -0.600774 -0.439492 1.273853 -1.655245 -0.672078 1.590528 -1.412441 1.818101 -1.719565 -0.149316 -1.232522 -0.173536 -0.951000 1.049258 -0.908711 0.078810
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -1.697624 -0.272822 0.731356 -0.885079 -0.952457 0.454950 1.204565 -1.718994 1.082394 -1.586018 2.622927 1.664553 -1.291313 -4.908487 -0.290331 -2.313796 1.794723 -0.386075 -0.830413 -2.361891
wb_dma_ch_sel/input_req_i 1.482315 4.258145 -0.363395 -2.855161 -0.977116 0.501183 0.146940 -5.498303 0.169947 0.094274 -0.536399 0.541705 0.450152 0.230318 -2.244728 1.406526 0.906897 1.458489 2.224711 2.125487
wb_dma_rf/assign_4_dma_abort/expr_1 3.942579 1.101115 -0.617463 -3.950515 -0.299016 -0.442498 -1.068498 1.744329 0.147056 -1.450056 -0.104690 3.403523 -0.570232 1.463195 0.091481 -0.483142 1.714917 0.095904 1.907590 -2.445769
wb_dma_rf/always_1/case_1/stmt_8 0.277000 -1.493896 1.251274 -2.564609 -0.261117 -1.176838 -0.746518 2.630107 0.138207 1.816255 -3.639084 -0.331261 -1.704870 0.687267 2.034717 -0.335170 0.376540 -1.579416 -0.552567 0.035077
wb_dma_ch_rf/wire_ptr_inv 0.470425 -0.466244 2.312757 1.638084 0.922785 1.695430 2.318819 -0.574865 0.827662 0.658311 0.813744 0.771318 0.884395 -2.602307 -1.310910 0.278330 3.280752 -0.626935 0.547945 -3.330980
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.131277 -0.199603 -0.891700 -2.050162 0.167289 -1.807475 -1.753936 0.161345 0.610347 -1.329373 1.426812 2.885177 -0.395967 0.270065 1.315738 -2.513013 -1.339004 -0.322084 1.394151 1.651949
wb_dma_ch_sel/assign_138_req_p0 3.331069 2.234975 0.573491 -1.072115 -1.166948 -0.707423 -1.439001 2.013076 -0.728355 -1.005713 -0.896885 -0.506107 0.416864 2.011868 -0.670932 1.041590 2.014620 -2.729360 -0.385002 0.088925
wb_dma_rf/always_1/case_1/stmt_1 -2.206822 0.982507 0.363424 1.271741 -0.624426 -2.073628 -1.434966 -0.321856 -0.036290 1.046151 -0.094521 0.864718 -0.042784 -0.968828 0.018056 0.249267 -1.618219 -1.023073 1.065565 1.365426
wb_dma_rf/always_1/case_1/stmt_6 -4.101177 -0.481318 0.125323 -1.242336 2.169215 -3.712173 3.185779 3.397514 0.639127 -0.543619 -1.309391 -3.158409 -0.755974 0.502859 0.238740 -2.826939 -3.575225 -0.597298 -1.411464 0.510956
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.047343 0.309448 -1.522010 -1.159365 -1.159985 -1.197972 1.805620 5.702097 -2.130035 -2.391469 -0.104531 -0.793239 3.278340 4.221144 -0.102980 -1.365150 2.014365 0.682514 0.399799 0.390103
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 2.133725 0.429104 1.048868 0.478670 0.942491 1.889747 0.469634 -0.248243 0.085753 0.140545 -0.061782 0.968100 -0.011402 -0.660922 -0.606109 1.051923 1.621081 0.059157 1.054963 -2.224412
wb_dma_ch_sel/always_43/case_1 1.532072 0.647838 -0.419052 0.654278 3.223588 -0.283793 -1.292482 0.759262 0.529673 0.482011 -1.604634 0.189981 2.995737 -5.968488 0.695745 -1.795817 0.872539 -2.769132 -0.028040 0.848341
wb_dma_ch_sel/assign_9_pri2 2.779722 1.267927 0.888397 -1.721016 -0.338219 1.727041 -0.192943 -2.383020 0.302083 -0.043855 0.433224 2.030280 -0.136637 -0.301274 -0.957986 0.621784 2.322180 0.177091 2.074120 -0.984509
wb_dma_pri_enc_sub/always_1/case_1 1.428945 0.236801 0.072231 -1.315639 0.471896 0.200728 -0.862207 -1.781573 1.172468 -0.831398 1.382025 3.580010 -1.002096 -2.075342 0.344749 -0.871849 -0.102844 0.435711 1.576645 -0.867539
wb_dma_rf/always_2/if_1 0.349366 3.275834 0.923629 -2.677572 -0.657148 -4.229248 -1.808422 -0.786987 0.962229 -0.213740 -2.680369 2.239345 -4.464064 -0.295538 -0.012031 -0.569917 -3.203214 -1.891716 -0.960396 1.575143
wb_dma/wire_dma_abort 3.631990 1.005278 -0.657026 -3.756000 -0.227794 -0.556079 -1.025837 1.739958 0.171917 -1.423000 -0.083060 3.317017 -0.586837 1.329148 0.125965 -0.571397 1.443485 0.096466 1.735542 -2.330227
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 2.614262 3.497616 -0.463720 -2.469711 -0.452592 1.146008 -1.210883 -4.384709 0.803818 -1.446617 0.947690 -1.000920 1.986555 0.459115 -1.228228 1.888361 1.975726 0.482819 3.414675 2.065236
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.940135 1.529649 0.350303 -2.372185 -1.797728 2.144934 0.125310 -2.035677 -0.364317 -1.419022 0.949586 0.339764 -1.540267 -1.609012 -0.826577 -0.184391 2.427510 0.141948 -0.014364 -1.495183
wb_dma_wb_if/input_wb_stb_i 3.353073 1.539006 0.747140 -0.427522 -0.863501 -2.168136 -0.597423 3.780368 -0.485135 -3.578366 2.102786 -0.859125 1.243190 6.379219 0.247197 -0.083420 1.234049 -1.837079 1.743807 1.788196
wb_dma_rf/input_de_txsz 3.228573 1.104097 -0.446397 2.389871 3.778351 2.776728 -0.992382 2.398402 -2.553792 1.789703 -3.798671 -1.080926 1.739244 -2.328755 0.047156 0.669210 0.510738 -1.489505 -0.279626 -0.599660
wb_dma_ch_pri_enc/wire_pri3_out 1.324842 0.227553 -0.009848 -1.377208 0.407918 0.093138 -0.848622 -1.795322 1.142124 -0.838997 1.402828 3.570133 -1.001506 -1.986327 0.349459 -0.925127 -0.177454 0.476470 1.560568 -0.781361
wb_dma_ch_sel/wire_gnt_p1 -1.350819 -0.978207 -0.867555 0.278931 0.746549 -1.440054 -0.625181 0.503468 0.813301 -0.785962 0.894688 1.599775 -0.873282 -1.778462 1.186630 -1.513159 -2.303949 0.315492 -0.524209 0.037659
wb_dma_ch_sel/wire_gnt_p0 -0.318714 2.185795 -1.087215 -2.367031 -2.149017 -0.168344 5.242769 0.382722 -0.750627 -1.625168 -1.171657 0.267922 3.733626 -1.774516 -2.750123 -0.319890 4.558110 3.211552 -0.662224 -2.287719
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.140615 0.086395 -1.465517 -1.061638 -1.059046 -1.079081 1.906688 5.904380 -2.079700 -2.440667 -0.081590 -0.760632 3.296614 4.250236 -0.067659 -1.415426 1.958249 0.744881 0.456463 0.379671
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 2.198301 0.447143 1.070247 0.465795 0.965058 1.928331 0.446527 -0.267311 0.045903 0.119920 -0.062383 1.032907 0.018291 -0.685884 -0.630097 1.063271 1.662055 0.037510 1.119520 -2.229051
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -2.178274 0.982066 0.350752 1.268556 -0.626603 -2.096107 -1.451068 -0.299552 0.005724 1.011830 -0.117238 0.835572 0.048060 -1.053941 0.055985 0.274470 -1.577653 -1.029045 1.054750 1.315520
wb_dma/input_wb0_err_i 3.936879 1.035586 -0.559067 -3.896807 -0.232228 -0.486110 -1.113728 1.676193 0.300224 -1.532804 0.103862 3.547055 -0.679362 1.517749 0.128115 -0.492965 1.560517 0.135238 2.057108 -2.470210
wb_dma_ch_sel/always_44/case_1/stmt_4 -3.610014 1.736326 -0.869842 -1.634807 -1.173439 -0.673121 1.631526 -0.055342 -0.011048 -1.290800 -0.350217 -1.247115 -1.629064 -3.198319 -1.046943 -1.103607 -0.109685 0.655419 -2.871028 -2.191489
wb_dma_ch_sel/always_44/case_1/stmt_1 0.152040 0.511568 0.657287 -4.564248 -3.961789 -0.904728 -0.998318 -0.482385 0.981408 -0.483661 0.275350 -2.838836 -1.427879 4.729385 -0.283626 1.043080 1.543637 -1.031092 0.463475 1.513335
wb_dma_wb_mast/wire_wb_data_o 1.060727 0.427296 -1.189373 1.746684 2.667355 2.543615 0.658055 -2.712153 -2.824455 0.705294 0.351849 0.668114 2.270025 0.205093 0.281247 -2.021261 -0.351048 2.286493 2.264557 3.802958
wb_dma_de/always_6/if_1/if_1/stmt_1 0.765438 -0.622199 0.071184 3.630649 4.428379 1.353126 0.108185 2.543379 -0.976176 1.477292 -1.836408 0.363954 1.767681 -5.395413 0.489608 -1.378117 0.151383 -1.858378 -0.899564 -1.626447
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -1.243606 -0.976160 -0.766064 0.325328 0.836046 -1.408070 -0.664784 0.411977 0.937273 -0.864875 1.028558 1.767290 -0.961311 -1.864843 1.245489 -1.484631 -2.345385 0.318384 -0.381863 -0.046874
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 2.138734 0.408546 1.003593 0.427838 0.912152 1.864795 0.442837 -0.272080 0.077177 0.109168 -0.065387 0.999515 0.016786 -0.714990 -0.640663 1.032387 1.631725 0.057397 1.051531 -2.216883
wb_dma_ch_sel/always_38/case_1/cond 3.166446 1.149246 -1.898089 -1.207885 0.129824 -2.353013 -3.201416 0.645629 1.922009 -2.182103 -1.304485 -0.812408 4.017757 -1.846280 1.432571 2.182106 0.825270 -1.390849 0.159324 2.047501
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 2.938453 2.810009 -0.600275 -1.190371 1.106241 1.689121 -1.061618 -3.915087 0.076703 -0.737396 -0.002875 -0.085469 3.020157 -2.488376 -0.547365 0.632746 2.270594 0.094323 2.923559 2.089454
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 3.200997 1.048980 -0.532113 2.409503 3.792098 2.747033 -1.073935 2.533600 -2.598494 1.773306 -3.759546 -1.192584 1.796578 -2.172942 0.139394 0.637155 0.438488 -1.466672 -0.296272 -0.384721
wb_dma_de/assign_4_use_ed 4.805629 -1.528538 0.890721 -4.757498 1.012883 1.793115 0.540731 1.700624 -3.711823 5.432790 -5.534891 5.918201 -2.159114 4.417490 0.813887 -3.257693 1.738631 0.874179 1.295307 0.010244
assert_wb_dma_wb_if/assert_a_wb_stb -2.503486 0.710899 -1.813514 0.759094 -2.658840 0.404706 -0.314588 0.416267 -2.158516 0.479439 -1.479683 -1.435522 -0.569995 -4.635651 -0.768924 -1.432346 -0.985194 0.620098 -2.457124 0.628594
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 3.517354 0.088364 0.655207 0.879381 2.467838 1.434390 -1.006370 4.148328 -0.978483 1.605961 -3.660380 -0.041564 0.100933 -1.161148 0.257614 0.646512 0.845914 -2.462610 -1.078089 -2.263501
wb_dma_ch_sel/assign_132_req_p0 0.527763 0.441023 0.673762 -0.742317 -2.059320 0.626849 2.256272 3.388621 -0.859905 -1.910557 0.680496 -2.152857 1.336481 -0.072138 -1.173767 -1.631312 3.309260 -1.456852 -1.539795 -0.596322
wb_dma_ch_rf/always_25/if_1 0.307135 -1.158197 -0.893296 -0.616980 -1.235948 -1.230429 -0.301755 -0.646275 2.006378 -1.603871 -1.894845 -0.170853 0.818655 -2.393850 1.872891 2.870160 0.539774 1.759201 -2.040639 -0.442812
wb_dma_de/wire_rd_ack 2.376687 0.887543 -1.423741 0.564693 3.217967 1.130073 -2.258458 0.863333 -1.483633 0.923617 -2.369169 1.420282 0.717037 -3.666894 0.980378 -1.264365 -1.193501 -1.043955 0.064066 0.774211
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.706824 0.816075 -0.487369 -2.526786 -0.603984 -0.568912 -0.279536 3.512097 -0.879203 -0.739934 -1.249694 -0.059190 0.324241 3.652653 -0.195257 0.423245 1.714617 -0.377030 0.536265 -1.550624
wb_dma/wire_slv0_adr -4.283133 0.146726 -1.741478 -3.265504 -1.318653 -4.912656 -0.759767 1.860714 0.502903 0.480502 -2.369483 -2.518134 0.517708 -1.271107 1.940979 -5.298953 -3.952484 -1.801196 -2.944856 8.064388
wb_dma_rf/input_dma_busy -1.791189 2.434697 -0.558919 -1.502001 2.056387 -2.728175 0.220644 1.152674 2.767588 0.855699 -2.634485 -2.584990 -1.213608 -2.677602 -1.766756 -0.722716 -4.055921 -2.427016 -4.240686 0.110395
wb_dma_ch_sel/assign_96_valid/expr_1 0.835818 -2.032716 -3.140887 -2.961425 -3.855757 -2.053757 -3.028520 1.508069 -1.739024 2.485061 -2.574471 0.066462 2.444224 3.061460 0.634431 1.514101 1.554218 -0.812451 -1.479622 0.695837
wb_dma_ch_sel/always_4/stmt_1 3.365843 1.070737 -1.784841 -1.221210 0.101532 -2.294240 -3.239872 0.849018 1.967437 -2.265378 -1.233237 -0.806615 3.991656 -1.520657 1.470128 2.429337 0.894825 -1.401298 0.270328 1.892380
wb_dma_rf/wire_pointer2_s -2.198031 0.328794 -1.163754 0.285021 -0.765908 0.158738 0.257543 -1.710050 -1.187548 -0.336060 -0.178218 -1.864272 -0.384708 -1.484349 -0.164872 -0.542776 0.014798 0.119940 -2.428143 0.443061
wb_dma_de/reg_chunk_dec 2.741771 -0.088393 -0.271777 -0.824476 2.030470 -0.257658 -2.379498 2.506508 0.142687 0.710986 -2.256846 2.489484 -1.019261 -2.654659 1.196875 -1.135842 -0.992131 -2.057145 -0.594094 -0.950067
wb_dma_de/reg_chunk_cnt_is_0_r 3.838717 0.820419 0.346442 -1.274061 1.089442 1.004696 -1.672634 2.093825 -0.820355 1.528853 -3.222276 0.779366 -0.033562 -0.825703 0.003903 0.107243 1.291430 -2.320310 -0.334059 -0.806589
wb_dma_ch_sel/assign_158_req_p1/expr_1 -1.363968 -0.989290 -0.850804 0.326475 0.783098 -1.493551 -0.645691 0.464124 0.834899 -0.804230 0.955100 1.606863 -0.911126 -1.844950 1.236182 -1.504252 -2.353570 0.330447 -0.501020 0.057099
wb_dma/wire_wb0_cyc_o -1.221453 -0.920778 -0.752424 0.341868 0.813229 -1.379793 -0.648150 0.422273 0.881147 -0.777988 0.946087 1.651090 -0.924521 -1.751933 1.158205 -1.410848 -2.237558 0.283979 -0.384495 -0.005200
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 0.919556 1.493691 0.408910 -2.202774 -1.697371 2.179371 0.166181 -1.978428 -0.388633 -1.435070 0.990937 0.272431 -1.529814 -1.554464 -0.846540 -0.168391 2.368695 0.132323 0.021265 -1.508511
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -3.587253 0.079905 -3.453340 -2.020422 -1.185251 -1.202437 1.321448 0.236241 -1.685083 3.016593 -0.202046 0.457737 3.389865 0.204093 -2.443306 -1.915527 0.768079 1.113453 -1.435758 -1.220582
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 -2.128115 2.100968 -1.204090 -1.729422 0.352708 0.577741 3.621628 0.653145 -0.817699 0.260100 -1.480518 0.883589 -0.622693 -3.595613 -2.383773 -2.873026 -0.700401 2.105509 -1.548257 -1.659302
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.893386 -0.350401 1.250999 2.480552 -0.917566 -1.659442 2.066940 0.527313 0.005193 -1.287805 2.228979 -0.677130 2.201906 -1.483867 -0.569749 -1.243092 2.435139 -1.537492 -1.162063 0.011957
wb_dma_ch_rf/reg_ch_adr1_r -1.915641 -0.374912 1.268879 2.488996 -0.863681 -1.553362 2.142733 0.326994 0.042060 -1.208985 2.238916 -0.610873 2.185261 -1.661907 -0.621505 -1.254395 2.523284 -1.525928 -1.148032 -0.046396
wb_dma/input_wb0_cyc_i -0.408430 2.235119 -2.366014 1.782452 3.730168 -0.286682 3.518958 3.571753 -4.869777 -2.960362 -0.110452 -2.466300 3.735856 3.563317 0.598861 -3.413274 -1.059799 2.030113 0.729635 4.521323
wb_dma_ch_sel/always_8/stmt_1 1.565298 2.125913 1.072791 -1.933179 -0.849387 1.009367 1.094153 -3.604696 -0.317145 1.507632 -0.995045 3.557966 -1.814170 -0.440810 -1.984156 0.291021 1.024157 1.121626 0.889632 -0.801359
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 1.062412 3.034659 -0.120873 -0.285507 0.399765 2.334072 1.199066 -5.150402 -1.981365 1.659117 -1.131278 2.374524 -0.141538 -1.463967 -2.091218 0.167205 0.585922 2.138271 1.548687 1.019430
wb_dma_wb_slv -5.131516 1.246223 -3.021784 -0.262248 -2.077637 -2.130005 0.674309 -0.595771 -3.014645 0.065710 -1.414913 -1.691828 0.548015 -4.289853 -0.476434 -3.351510 -0.839116 0.603962 -3.281058 1.319545
wb_dma_de/inst_u0 -2.715991 -3.362921 -3.170372 -3.047785 -2.400490 0.394035 -0.155295 0.854855 0.933329 1.656805 -2.141842 -1.167357 0.713302 -0.870809 0.764341 1.028399 -0.092412 2.666933 -3.961455 -2.246591
wb_dma_de/inst_u1 0.050146 -3.613355 0.042191 0.064827 -0.247641 0.226234 2.829843 1.611631 2.426832 0.568418 -0.285906 -0.082197 4.141057 -1.185943 0.167228 0.552117 2.130502 1.946595 0.555829 -1.143405
wb_dma_pri_enc_sub/input_pri_in 1.193353 0.219633 -0.026437 -1.333717 0.399101 0.067721 -0.843699 -1.821587 1.145201 -0.816153 1.400903 3.525821 -1.030844 -2.153148 0.373905 -0.979317 -0.260868 0.455282 1.454378 -0.782748
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 4.690668 1.230420 0.841058 3.107890 4.461335 2.614566 -1.691337 2.280796 -1.465424 0.557481 -1.621514 -1.216845 1.421325 0.491154 0.487750 0.666903 -0.663339 -2.100648 1.764437 1.617516
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 0.932284 1.404191 0.475814 -2.137738 -1.636747 2.128544 0.197957 -2.100252 -0.307679 -1.345729 1.033955 0.392486 -1.481629 -1.537224 -0.849368 -0.150205 2.375278 0.163473 0.124785 -1.484970
wb_dma_ch_sel/assign_146_req_p0/expr_1 3.283365 2.223761 0.565737 -1.201512 -1.252575 -0.734244 -1.454331 1.977744 -0.784003 -0.944468 -0.957315 -0.493620 0.419495 2.081483 -0.655839 1.024436 2.064976 -2.691314 -0.382876 0.078735
wb_dma_ch_sel/assign_101_valid/expr_1 -1.401700 -1.115232 -2.294499 -3.618436 -4.479120 -1.205789 -1.087139 1.957857 -1.489926 1.312552 -1.577972 -3.711826 3.829998 0.927340 -0.686588 0.495340 5.135324 -2.216126 -2.518801 -1.229764
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 2.220939 0.433399 1.073536 0.436072 0.928574 1.900034 0.467646 -0.302754 0.083754 0.114880 -0.098396 1.070886 -0.011228 -0.684401 -0.627524 1.070416 1.690433 0.069076 1.135410 -2.241374
wb_dma_de/reg_de_adr1_we -0.307209 0.484379 0.039484 1.423426 -0.870401 -1.438375 0.321796 0.846848 -0.712819 -1.806420 1.377373 -0.486117 1.294099 0.345839 0.112130 -0.466404 0.887454 -0.848456 -0.694396 1.031582
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 3.049294 2.136266 -1.836501 -2.584445 -0.956735 -2.617893 -0.499745 -0.760381 0.722589 -2.074194 -1.278730 2.201748 3.425199 -0.680313 0.102998 1.383818 2.096185 1.113454 0.923113 0.821807
wb_dma_ch_sel/always_46/case_1 0.334802 -1.596299 -1.096546 -0.328587 0.208495 1.219246 -0.727647 -0.150950 -1.402565 2.220979 0.480582 1.459371 -0.098549 3.102722 -0.305256 -1.011223 -1.036782 0.926977 0.232036 0.225488
wb_dma_ch_rf/assign_11_ch_csr_we -2.646452 -0.882263 -4.004274 -3.944835 -0.453106 -1.327177 2.143281 0.655926 -2.027610 2.460229 -2.130489 -2.296994 3.965490 0.425494 -1.718280 -2.598108 0.655423 0.980041 -2.532710 0.512461
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 0.747181 1.149597 0.214526 3.420679 2.887531 2.996002 -0.984262 -1.709166 -0.929064 1.689386 -1.465602 -1.819557 0.616307 -2.851339 -0.509217 1.583069 -1.161706 -0.686182 0.036401 1.006307
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.941872 1.535364 0.354861 -2.270106 -1.706311 2.050290 0.141543 -2.122488 -0.346164 -1.345058 0.934995 0.330058 -1.462484 -1.582649 -0.823527 -0.171882 2.343360 0.100569 0.026239 -1.400768
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.987239 0.137807 -1.555012 -1.037754 -1.064480 -1.047157 1.960180 5.824684 -2.187572 -2.378300 -0.122074 -0.768164 3.328250 4.092371 -0.094749 -1.451477 2.033662 0.810470 0.338589 0.276709
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.592874 0.842940 -0.655325 -2.542884 -0.647399 -0.630334 -0.229102 3.531571 -1.017838 -0.617346 -1.468546 -0.128513 0.499763 3.489185 -0.183544 0.314734 1.740101 -0.374485 0.385821 -1.476103
wb_dma/wire_de_adr0_we -0.017512 1.037920 0.067535 -1.657560 -1.696120 -0.542763 -0.287113 -0.826343 0.778553 -0.782921 0.988616 -0.810843 -0.916561 3.065752 -0.779931 1.348498 -0.058489 0.418074 0.727258 0.067963
wb_dma_wb_slv/wire_rf_sel -1.063534 5.238951 0.347715 1.838440 1.496382 -4.213822 0.518362 2.882649 -1.274063 -4.644598 0.957740 -1.541613 -1.328284 2.459249 -0.143426 -0.507334 -1.692965 -2.489567 -1.830210 0.987789
assert_wb_dma_wb_if -2.681503 0.696954 -1.813202 0.801859 -2.586694 0.358505 -0.190977 0.521575 -2.162534 0.447019 -1.414555 -1.471582 -0.558248 -4.550609 -0.820807 -1.523538 -1.132797 0.671540 -2.424457 0.579011
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 2.224869 0.425918 1.100822 0.503839 0.942649 1.963841 0.445883 -0.272543 0.077510 0.111813 -0.048371 1.052904 -0.016604 -0.688672 -0.627113 1.091298 1.667391 0.061213 1.106737 -2.275942
wb_dma_ch_sel/assign_120_valid 4.005177 1.758160 0.508597 -2.869494 -0.426620 0.686149 -1.898034 1.503367 -0.035327 0.839723 -2.474447 0.064845 -0.889276 1.970950 -0.796980 1.614684 1.421120 -1.902170 0.330508 -1.142327
wb_dma/wire_wb1s_data_o 0.966482 0.362625 -1.153547 1.761349 2.564567 2.447375 0.561497 -2.571151 -2.782825 0.686433 0.297527 0.567285 2.152676 0.278721 0.303802 -1.978619 -0.420574 2.178552 2.163402 3.760196
wb_dma_de/wire_adr0_cnt_next1 -2.662037 -3.212061 -3.200027 -3.158001 -2.576686 0.472046 -0.115655 0.721263 0.757054 1.549086 -2.093156 -1.177721 0.621349 -0.827768 0.606302 1.050034 0.159625 2.649386 -3.972339 -2.368903
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 2.256716 0.470635 1.060901 0.457495 0.928285 1.939198 0.472263 -0.307384 0.071424 0.086901 -0.062000 1.062353 0.006685 -0.696196 -0.638627 1.066355 1.692229 0.079112 1.133679 -2.276279
wb_dma/wire_pt0_sel_o 1.344155 -0.625988 -1.957040 1.622183 2.918049 3.309243 2.145706 -0.843175 -3.064493 0.482808 0.385783 0.338505 3.737659 1.155320 0.297305 -2.996270 -0.752164 3.931360 3.083562 4.519065
wb_dma/wire_pt0_sel_i -3.210836 0.247960 -2.972253 0.544653 -2.181629 -0.797142 -0.697724 1.307133 -2.077642 -0.126100 -1.155297 -0.182053 -0.673573 -5.795528 -0.087133 -2.801311 -2.231131 0.869801 -2.942486 0.405402
wb_dma_ch_rf/always_11 3.541858 -0.604384 -0.419352 -0.156929 2.706695 0.416226 -0.136094 4.524733 -0.840136 -0.568596 -1.480764 3.291313 0.432702 -1.790396 1.091806 -1.357455 1.179443 -0.486978 0.374094 -3.751649
wb_dma_ch_rf/always_10 3.967844 1.173211 -0.539613 -3.913272 -0.287751 -0.366717 -1.066266 1.564942 0.203063 -1.473871 0.017801 3.325633 -0.609317 1.578104 0.046883 -0.375929 1.678681 0.094752 2.018734 -2.326077
wb_dma_ch_rf/always_17 1.564333 0.614825 -0.405739 0.603203 3.118992 -0.252627 -1.268599 0.543127 0.579478 0.494023 -1.542279 0.305567 2.876046 -5.976330 0.687499 -1.698787 0.989196 -2.702471 0.041473 0.768046
wb_dma_ch_rf/always_19 -0.939533 -0.159880 0.346022 1.283748 0.644454 -0.249466 -1.499181 0.246192 0.610367 1.401521 -1.358995 -1.637175 -1.125568 -1.055683 0.328484 0.623599 -2.368171 -1.723386 -1.785670 1.339563
wb_dma_ch_rf/input_de_csr_we 4.153592 2.285934 -0.789558 -0.836855 2.454945 3.056703 1.848033 -2.056145 -4.611718 2.180171 -2.859214 4.328001 1.379152 0.052942 -1.056738 -2.622917 1.942337 2.558258 2.295170 1.547375
wb_dma_ch_sel/assign_147_req_p0 3.204310 2.266295 0.522345 -1.306283 -1.266143 -0.758220 -1.486170 1.788826 -0.680516 -0.912982 -0.929714 -0.403429 0.253492 1.985545 -0.692120 1.035660 1.918692 -2.567973 -0.362361 0.116586
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.054738 0.151226 -1.507745 -1.079009 -1.098577 -1.139427 1.863826 5.855576 -2.017116 -2.436423 -0.059971 -0.816064 3.200342 4.260208 -0.073122 -1.362239 1.928403 0.745047 0.423442 0.373732
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 2.223561 0.071084 0.531379 0.023067 1.071680 -0.178361 -0.255423 2.466413 -0.085093 -0.811163 -0.127102 0.230356 0.285826 1.858953 0.638050 -0.350360 0.100592 -0.735008 0.961327 0.263837
wb_dma_wb_if/wire_slv_dout -3.121372 1.231216 -1.031428 -2.227939 -3.217741 -3.895114 -1.536025 -0.262173 -3.596552 -0.085155 0.451727 -4.024780 1.609064 3.242009 0.475841 -5.157503 0.191061 -3.531605 0.578858 8.080029
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 0.003276 3.068717 -1.036471 -0.139670 1.016630 -2.417694 -4.132073 -0.389965 0.562151 0.190121 -1.164483 0.284683 0.944608 -2.608156 0.639462 0.393912 -2.514317 -2.253943 1.994140 3.050552
wb_dma/wire_pointer -0.102096 1.225202 2.213063 -0.837412 -0.984610 0.650545 2.737056 -3.802622 0.440033 1.998129 -0.114132 3.141096 -0.827134 -2.130876 -2.525874 -0.540312 2.538581 0.352557 0.371373 -1.631026
wb_dma_de/assign_75_mast1_dout/expr_1 0.891272 0.398759 -1.219474 1.793465 2.546712 2.474343 0.647117 -2.655086 -2.869751 0.678293 0.302788 0.449821 2.261814 0.293753 0.285542 -2.036871 -0.388349 2.255447 2.147759 3.939336
wb_dma/wire_ch3_csr -0.991220 -0.583861 -3.480618 0.277801 -2.994495 0.150655 -2.061276 -0.525979 -3.635862 1.936074 -2.737637 -1.144125 1.299298 0.063317 0.709188 0.907682 -0.944265 0.780349 -2.878585 3.875424
wb_dma_ch_rf/assign_27_ptr_inv 0.630533 -0.414757 2.275982 1.565660 0.889788 1.716509 2.186755 -0.553752 0.838912 0.599369 0.778188 0.822003 0.860926 -2.464747 -1.293030 0.353556 3.200997 -0.649148 0.622225 -3.240365
wb_dma_de/reg_adr1_inc -0.415510 0.517775 0.027537 1.420591 -0.881323 -1.438069 0.337356 0.772059 -0.778613 -1.798213 1.351305 -0.480295 1.306022 0.243050 0.097474 -0.542407 0.853839 -0.846370 -0.715680 1.088406
wb_dma_ch_sel/input_ch6_csr -2.558004 0.070383 -2.944130 -0.523426 -3.278283 0.148881 -0.375031 -0.325457 -3.210875 1.439590 -2.202722 -1.545401 1.174575 -1.822335 -0.327315 -0.466161 0.454385 0.412551 -3.763997 2.143440
wb_dma_de/input_mast0_err 3.769886 1.065204 -0.594020 -3.769333 -0.221217 -0.519829 -1.053176 1.695964 0.132097 -1.394140 -0.019479 3.320096 -0.571714 1.433014 0.128954 -0.553836 1.550562 0.055062 1.866661 -2.264949
wb_dma_de/assign_68_de_txsz/expr_1 3.414188 1.737953 -0.835110 1.390144 3.735876 1.450055 -1.838260 2.206748 -1.246461 1.029022 -4.136108 -2.108738 3.109751 -3.488634 0.480261 0.758620 0.843285 -2.397552 -0.350711 0.794711
wb_dma/wire_ch2_csr -0.747815 -0.570235 -3.431202 0.295936 -2.950115 0.121731 -2.237323 -0.741519 -3.445441 1.784344 -2.569121 -1.279836 1.533764 0.220898 0.803254 0.959655 -0.788693 0.635968 -2.648386 4.186416
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.425279 0.192474 0.058551 -1.321973 0.462269 0.180033 -0.873072 -1.833406 1.185909 -0.852476 1.412912 3.637282 -1.036516 -2.058501 0.361824 -0.905130 -0.164275 0.464727 1.597315 -0.879963
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 2.226506 0.438722 1.067469 0.457766 0.973722 1.972249 0.440990 -0.294188 0.081970 0.117182 -0.073602 1.059944 -0.002193 -0.690227 -0.657031 1.101826 1.675531 0.047876 1.123930 -2.284542
wb_dma_rf/input_ndnr 2.740954 0.996248 0.203235 0.127158 1.765489 2.364522 1.727105 0.090754 -2.175817 0.713168 -0.933024 1.038636 3.662345 -2.612336 -1.108662 -1.359489 4.971341 -0.345864 1.769796 -1.599028
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 2.164953 0.451375 1.074512 0.502906 0.936663 1.889441 0.456031 -0.253014 0.077557 0.129293 -0.082557 1.004162 0.000441 -0.669665 -0.613768 1.088170 1.649859 0.061731 1.079842 -2.247399
wb_dma_de/always_19/stmt_1 -0.420875 -0.274711 -1.365853 -3.257037 -1.407799 -1.132327 2.101731 0.925304 3.117582 -0.920869 -0.850335 -0.471384 1.943980 1.394374 -0.967319 2.140436 0.057026 3.571608 0.729604 -1.771489
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 1.439280 0.553203 0.296793 -0.934056 0.034264 -0.640111 -2.684035 -0.097471 0.417607 0.907494 -0.841790 -0.451566 -0.677686 0.930239 0.413364 -0.345444 -1.532995 -2.362460 0.002295 3.099732
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 2.066161 -4.130053 0.615027 -2.994932 0.498990 -1.135769 -2.557995 -0.551682 1.539315 3.493577 -0.480943 3.508476 -0.047647 2.751633 2.036731 -3.048064 -0.969039 -1.343785 1.259883 3.663881
wb_dma_ch_sel/assign_139_req_p0/expr_1 3.282333 2.229498 0.582288 -1.162728 -1.273166 -0.766156 -1.491097 2.026755 -0.776710 -0.942489 -0.901090 -0.504469 0.389358 2.124583 -0.657932 1.002435 2.068349 -2.740621 -0.377472 0.159144
wb_dma_de/assign_78_mast0_go/expr_1 -1.320835 -0.978537 -0.801298 0.332095 0.797850 -1.434938 -0.637871 0.436862 0.858025 -0.825397 0.991406 1.647488 -0.885985 -1.780481 1.179724 -1.453129 -2.289421 0.335255 -0.424278 0.001568
wb_dma/assign_6_pt1_sel_i 1.242622 -0.755635 -2.048018 1.794314 3.010847 3.396636 2.447776 -0.617935 -3.272159 0.511925 0.320720 0.333206 3.941911 1.123913 0.308668 -3.238806 -0.689171 4.087423 3.040909 4.536285
wb_dma/wire_mast1_adr -0.338731 -0.156454 -1.425433 -3.341613 -1.327200 -1.177210 2.114841 0.899860 3.094419 -0.862791 -0.965365 -0.442423 2.110649 1.422892 -1.034398 2.142060 0.040026 3.615445 0.816439 -1.710776
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.238111 -0.950563 -0.811241 0.321597 0.811432 -1.422926 -0.671796 0.448721 0.892260 -0.815468 1.016348 1.718605 -0.916075 -1.774211 1.222616 -1.418564 -2.262562 0.317959 -0.378340 -0.016148
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 3.569768 1.055626 -0.713888 -3.856447 -0.261578 -0.555422 -0.989711 1.739768 0.106922 -1.369791 -0.149301 3.321903 -0.620183 1.260508 0.138582 -0.577724 1.465011 0.141682 1.684613 -2.417086
wb_dma_wb_slv/input_wb_stb_i 3.522847 1.576845 0.731256 -0.413328 -0.789923 -2.134441 -0.599199 3.794904 -0.554153 -3.596857 2.107347 -0.690312 1.266919 6.357622 0.260022 -0.124467 1.279468 -1.840079 1.803762 1.764653
wb_dma_de/reg_adr1_cnt -0.086766 -3.083085 0.139836 1.321076 -1.057712 -1.074122 3.105004 2.352698 1.735941 -1.203565 0.998978 -0.432845 5.438926 -0.986511 0.255869 0.163465 3.211093 1.014707 -0.085804 -0.320718
wb_dma_ch_sel/always_42/case_1/stmt_4 1.144407 3.029082 -0.114697 -0.381566 0.374759 2.317753 1.159312 -5.110831 -1.910394 1.631310 -1.143232 2.372868 -0.139737 -1.516639 -2.083750 0.178137 0.627079 2.126689 1.535382 0.950636
wb_dma_ch_sel/always_42/case_1/stmt_2 0.844523 1.075538 -1.145493 0.336340 1.785334 1.514127 -0.703578 -3.307514 -0.480617 -0.661311 1.296409 2.281475 0.678816 -3.167392 0.176461 -1.005248 -0.566145 1.419143 2.166816 0.882514
wb_dma_ch_sel/always_42/case_1/stmt_3 2.446675 2.144478 -0.273051 -0.075802 1.057078 3.129164 -0.108769 -3.952506 -1.301133 0.110217 0.384246 0.931178 1.624289 -1.465611 -1.045125 0.487066 1.932978 1.202534 2.852763 0.759097
wb_dma_ch_sel/always_42/case_1/stmt_1 0.294496 0.310399 -0.755311 -0.395724 0.280919 3.176953 -0.083228 1.435452 -3.004340 2.100057 -3.830189 -1.756765 -2.080333 0.778686 0.663371 -0.874283 -2.528484 1.005642 -1.439551 3.535448
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -4.916641 1.147756 -0.885415 0.897029 -2.618739 0.608895 -0.268349 -3.121561 -2.745748 2.039752 -1.645736 -1.656518 -1.591748 -4.580341 -0.714508 -1.106466 -0.234534 -0.707648 -3.306618 1.706708
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 2.688939 0.088006 0.160626 0.921033 0.298293 -1.358756 -0.239186 5.860909 -0.364962 -2.239195 0.676363 -2.453568 1.790919 5.982459 0.582856 -0.749125 -1.562433 -1.491066 0.825505 3.794859
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.354374 -1.003037 -0.855535 0.280267 0.786941 -1.481398 -0.630126 0.508164 0.861019 -0.821004 0.963344 1.707414 -0.898969 -1.841907 1.234814 -1.526158 -2.349660 0.320687 -0.476376 0.001171
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 2.253945 -4.934837 -0.069787 -3.010513 0.837106 -0.445169 -0.873266 1.366313 1.097399 3.225405 -0.627033 3.185713 1.466457 3.296026 2.014578 -4.206458 -1.206378 0.146715 2.041312 4.359834
wb_dma_ch_sel/always_3/stmt_1/expr_1 2.868537 0.963078 0.235217 0.093290 1.762142 2.468149 1.764949 0.146837 -2.139611 0.687140 -0.927829 1.027966 3.616094 -2.404827 -1.093658 -1.285969 4.998001 -0.286552 1.816749 -1.614765
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.842288 1.468981 0.345752 -2.142140 -1.653115 2.058809 0.202700 -1.958467 -0.346066 -1.347908 0.908885 0.264646 -1.393791 -1.601262 -0.847908 -0.183575 2.352246 0.147422 -0.049659 -1.477426
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 2.712446 -1.387988 -1.566317 -0.896746 1.330143 0.781995 1.796135 6.168745 -2.117128 -0.043895 -2.229161 0.513680 2.947034 1.416853 0.577253 -2.167234 1.361502 1.169667 0.572006 -0.781961
wb_dma/wire_txsz 1.138793 0.700673 -0.475921 0.591185 3.067723 -0.469177 -1.340724 0.373908 0.574797 0.557525 -1.594949 0.067777 2.815513 -6.035199 0.701460 -1.892312 0.640488 -2.744000 -0.185175 1.204173
wb_dma_de/always_14/stmt_1 3.661587 1.073397 -0.631415 -3.840685 -0.281378 -0.526119 -1.014853 1.674961 0.180681 -1.423330 -0.031625 3.258177 -0.595477 1.409819 0.079133 -0.524331 1.523877 0.115365 1.775699 -2.303258
wb_dma_wb_slv/reg_rf_ack 3.469848 1.566948 0.754275 -0.346530 -0.786368 -2.151374 -0.633175 3.771172 -0.536898 -3.640874 2.115535 -0.796143 1.320337 6.280038 0.253649 -0.139212 1.310838 -1.849588 1.775837 1.826550
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 3.106343 0.995633 -1.909179 -1.200171 0.110100 -2.442110 -3.262021 0.644160 2.098330 -2.199421 -1.362550 -0.711230 4.039631 -2.012028 1.509699 2.368782 0.752648 -1.353235 0.067491 1.976273
wb_dma/wire_de_csr_we 4.203010 2.286162 -0.770670 -0.916521 2.311188 2.962443 1.836752 -1.878945 -4.536119 2.172418 -2.880921 4.242370 1.352752 0.189517 -1.097856 -2.514293 2.049262 2.447649 2.195893 1.411539
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.203635 0.180146 -1.523162 -1.134889 -1.105430 -1.063999 1.842130 5.844023 -2.166175 -2.382026 -0.080156 -0.671540 3.317608 4.268256 -0.108972 -1.384064 2.099468 0.719392 0.466661 0.292134
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -1.270599 5.283504 0.203532 1.929808 1.365129 -4.175898 0.687379 2.715394 -1.342535 -4.641808 1.065879 -1.673245 -1.151096 2.341521 -0.326611 -0.479938 -1.583425 -2.360271 -1.872569 0.998678
wb_dma/wire_ch1_txsz -1.218967 0.776019 -2.178931 -0.174129 0.866540 -0.279595 -1.189956 -3.288636 -0.527921 -0.755872 1.435266 1.416109 0.747790 -2.587373 0.757623 -2.044280 -2.129221 1.431265 1.219210 3.151508
wb_dma_rf/inst_u9 3.825433 1.123259 -0.557487 -3.891612 -0.344818 -0.359944 -0.984659 1.618627 0.148532 -1.355398 -0.138202 3.231694 -0.559531 1.498615 0.010757 -0.368095 1.726549 0.134952 1.857601 -2.429550
wb_dma_rf/inst_u8 3.875942 1.155188 -0.578965 -3.854218 -0.258501 -0.453057 -1.049587 1.565618 0.191958 -1.442335 0.002686 3.374794 -0.631552 1.473601 0.057047 -0.417006 1.624822 0.132121 1.917393 -2.434271
wb_dma_rf/inst_u7 -3.064278 -0.096972 -3.023180 -0.637159 -3.376749 -0.021368 -0.385249 -0.398541 -3.316881 1.850626 -2.283361 -1.467191 1.057956 -1.816180 -0.389283 -0.635754 0.338924 0.407430 -3.824888 2.051740
wb_dma_rf/inst_u6 -2.861356 -0.203581 -2.941618 -0.481790 -3.223473 0.272026 -0.319384 -0.372590 -3.300679 1.738172 -2.128750 -1.343185 0.950539 -1.960487 -0.306435 -0.748997 0.350226 0.477611 -3.797801 1.944699
wb_dma_rf/inst_u5 -2.852433 -0.038721 -2.996693 -0.311956 -3.089838 0.248056 -0.311999 -0.494520 -3.184491 1.649156 -2.158961 -1.398450 1.142339 -2.124729 -0.372540 -0.577300 0.239304 0.513994 -3.796567 1.994636
wb_dma_rf/inst_u4 -2.934556 -0.069983 -3.014236 -0.513716 -3.296134 0.089657 -0.374006 -0.445177 -3.193815 1.722053 -2.117834 -1.516812 1.198550 -1.841757 -0.474023 -0.516822 0.493437 0.376987 -3.782714 1.748955
wb_dma_rf/inst_u3 -2.568995 -0.046151 -3.026479 -0.570850 -3.176590 0.098596 -0.498790 -0.414826 -3.151569 1.477794 -1.978506 -1.431216 1.382267 -1.834153 -0.347001 -0.570897 0.508754 0.328545 -3.489878 2.003680
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.741944 0.834243 -0.625428 -2.588585 -0.622301 -0.555441 -0.245057 3.590269 -0.983162 -0.604819 -1.484391 -0.016274 0.433628 3.509758 -0.212495 0.385679 1.807696 -0.393172 0.474330 -1.653180
wb_dma_rf/inst_u1 -2.865487 0.067485 -2.868881 -0.482350 -3.356089 0.105052 -0.212242 -0.404355 -3.208524 1.386016 -1.887564 -1.435730 1.033225 -1.846368 -0.482682 -0.614665 0.511094 0.454582 -3.752204 1.785704
wb_dma_rf/inst_u0 -4.630300 1.239569 -2.227018 -0.861338 -2.050171 -2.680675 0.550645 0.179638 -1.771737 1.441129 -2.710692 -2.307083 1.186784 -3.550237 -0.658412 -2.110279 -1.655563 -0.866263 -3.853164 3.308267
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 0.551425 -3.650420 -0.916559 -0.837819 2.576058 -0.427660 1.410795 3.258848 -0.805423 3.028054 -3.367817 2.593982 3.300328 -1.158243 1.902528 -3.667605 0.327771 1.084684 -0.035405 1.179149
wb_dma_inc30r/assign_2_out -0.125403 -5.127324 -0.048487 -0.175241 0.238540 -0.143767 2.502089 3.417007 2.522830 1.650043 -2.455194 -0.082315 3.894074 -1.665541 1.602669 0.878471 1.652503 1.952049 -0.263323 -1.645416
wb_dma/wire_mast1_din 1.023255 0.507686 -1.210423 1.754614 2.583165 2.540094 0.614882 -2.755841 -2.890803 0.687251 0.366100 0.543655 2.252478 0.306390 0.249626 -1.985289 -0.348886 2.261035 2.269974 3.933970
wb_dma_ch_sel/assign_2_pri0 4.849081 0.335902 0.358020 -0.601340 1.902329 1.775875 0.464425 4.137412 -1.657130 0.216131 -2.451505 1.758906 1.301546 -0.061454 -0.093734 0.058154 3.480672 -0.758203 0.819110 -3.840550
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.903586 0.136196 -1.570251 -1.089215 -1.111524 -1.077359 1.906947 5.676814 -2.115332 -2.242411 -0.233356 -0.763767 3.241785 3.871764 -0.105735 -1.404426 1.990295 0.761014 0.235714 0.271326
wb_dma_rf/input_de_adr0_we 0.010704 0.972909 0.142974 -1.621434 -1.666977 -0.509695 -0.249857 -0.789674 0.841730 -0.799437 1.023530 -0.783362 -0.910302 3.051529 -0.763945 1.369386 -0.021207 0.384378 0.771313 0.024162
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.894205 1.475590 0.390457 -2.289369 -1.777511 2.142613 0.163575 -1.968901 -0.370695 -1.429380 0.935268 0.243755 -1.529881 -1.532405 -0.818453 -0.179813 2.395595 0.113628 -0.065767 -1.462289
wb_dma_wb_mast/always_1/if_1/stmt_1 -3.434011 2.953659 -1.687034 0.440816 -1.486593 -1.325909 0.779671 -1.769727 -3.115354 0.846265 -2.787453 -0.514570 -0.894359 -1.511465 -0.252075 -1.390079 -0.543623 1.071780 -4.008145 3.579998
wb_dma_ch_sel/always_48/case_1/cond 1.407728 0.200944 0.049965 -1.289606 0.510730 0.184864 -0.811875 -1.771222 1.169428 -0.835585 1.425950 3.618053 -1.015651 -2.095212 0.342458 -0.904153 -0.149123 0.482024 1.541763 -0.986081
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.135766 0.148738 -1.467189 -1.115824 -1.053641 -1.091536 1.733109 5.756575 -2.049371 -2.387061 -0.052332 -0.715749 3.152867 4.252588 -0.025413 -1.387832 1.920459 0.689578 0.448647 0.367925
wb_dma_rf/input_wb_rf_we -1.770035 -0.968386 -3.468080 -3.517992 -0.039168 -1.833972 1.602585 -2.358353 -1.172680 -1.236236 -2.005257 -4.715662 1.425712 -1.181170 0.545868 -3.132186 0.718044 0.409792 -5.843280 2.216785
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.300011 0.277653 -0.035208 -1.423510 0.363400 0.146759 -0.836250 -1.864806 1.114977 -0.799694 1.359736 3.558782 -1.004771 -2.084709 0.274567 -0.941569 -0.080406 0.465823 1.481594 -0.851063
wb_dma/assign_7_pt0_sel_i -3.111458 0.122947 -2.926381 0.385918 -2.276511 -0.734533 -0.840824 1.121387 -1.905754 -0.112150 -1.133452 -0.153392 -0.737933 -5.868485 0.004903 -2.626642 -2.179259 0.874332 -2.947700 0.371995
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.453287 -0.492369 2.320211 1.667584 0.969565 1.622718 2.336535 -0.504662 0.857439 0.677191 0.830570 0.731038 0.960313 -2.606263 -1.334128 0.235583 3.325904 -0.730720 0.515728 -3.301450
wb_dma_wb_mast/wire_mast_pt_out -2.380201 3.578549 -1.367056 1.121345 1.246202 -1.338399 0.324558 -0.650042 -1.688793 -1.475584 -0.495835 -0.049795 -0.361000 -2.004594 -0.190339 -0.352685 -0.879380 -0.205337 -2.212789 0.274326
assert_wb_dma_ch_arb/input_state 2.522451 -0.163753 -0.727716 -0.961973 0.945322 -0.084131 0.043907 4.276083 -1.781155 0.159235 -2.349136 0.729190 1.279294 0.508692 0.541532 -0.975242 1.826574 -0.779469 -0.318741 -1.675821
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 2.300453 0.459296 1.092738 0.462422 0.982458 1.985886 0.454422 -0.300040 0.064176 0.104988 -0.085056 1.063871 -0.013644 -0.707975 -0.636147 1.095515 1.746227 0.040457 1.152006 -2.331007
wb_dma_de/always_8/stmt_1/expr_1 2.744676 -0.087730 -0.399528 -0.846603 2.023585 -0.232526 -2.283911 2.672825 -0.010738 0.717153 -2.321572 2.517034 -0.909877 -2.680747 1.160653 -1.231372 -0.881577 -2.014952 -0.674031 -1.020564
wb_dma/wire_ch0_csr -0.023998 1.108579 -1.925660 -1.321029 -1.106216 -1.456155 -0.982208 0.989910 0.126992 2.318737 -4.632351 1.463823 0.664534 -1.870941 0.133455 0.268615 -3.473984 1.073213 -2.184602 4.184639
wb_dma_de/assign_69_de_adr0/expr_1 -3.298780 -0.661123 -1.642393 -5.942070 -3.777535 -0.454110 -0.353273 0.882064 -0.493591 1.554197 -1.865296 -2.336787 -2.756197 2.901515 -0.192887 -0.979780 -0.172507 0.574662 -3.068024 -0.603269
wb_dma_wb_slv/wire_pt_sel -7.894946 2.115729 -5.059920 1.440991 0.758124 -1.437220 2.806021 2.702595 -5.393494 0.692406 -2.286824 -2.522643 1.451783 -5.510365 -1.084005 -5.596194 -4.458444 2.309525 -3.393497 2.380968
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -0.645688 2.473758 0.487896 -0.930866 -0.819825 -2.932729 -2.328365 0.085010 0.044327 2.310723 -2.355728 3.890608 -3.269458 -0.596022 -0.637882 0.174382 -3.340628 -1.349663 0.275363 0.438752
wb_dma_ch_sel/wire_de_start 0.544068 1.603005 -1.245870 0.606185 -0.566881 -3.986836 -3.938405 0.325922 1.900041 -1.338658 -0.733656 -0.111198 3.889384 -2.463844 1.358561 2.482039 -0.544926 -1.940135 1.268739 2.859247
wb_dma_wb_mast/assign_3_mast_drdy 1.667322 3.430268 -3.591426 -0.362379 -0.370375 0.746034 -2.615630 -1.551982 -5.109916 -0.699904 0.923621 0.801768 2.364846 0.513348 -1.372316 0.278320 2.834199 -0.364302 2.104390 -1.497460
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 3.720181 1.838503 -0.684465 0.306041 2.548095 2.504148 -1.607973 0.503262 -2.411100 1.567744 -3.256381 -0.264337 1.710548 -1.806308 -0.145103 0.062065 0.968059 -1.354586 0.661337 1.007209
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.554789 0.860166 -0.654015 -2.618560 -0.716679 -0.618558 -0.243390 3.445253 -0.975902 -0.631012 -1.432529 -0.059693 0.411290 3.492236 -0.212272 0.426407 1.775781 -0.328831 0.388156 -1.629391
wb_dma_de/always_5/stmt_1 4.092090 0.882025 0.397783 -1.379720 1.167020 1.135568 -1.668929 2.176793 -0.842132 1.524025 -3.335215 0.918013 0.006669 -0.884111 0.007316 0.175882 1.443658 -2.327476 -0.215635 -0.983105
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.168590 -0.926406 -0.815172 0.293867 0.785720 -1.363990 -0.679216 0.447808 0.856821 -0.823011 1.002455 1.762346 -0.907197 -1.723289 1.217950 -1.435545 -2.243064 0.333832 -0.368040 -0.038579
wb_dma_de/input_mast1_err 3.896182 1.098175 -0.674897 -3.988012 -0.255169 -0.423813 -1.028714 1.752465 0.114746 -1.393846 -0.148016 3.453931 -0.521005 1.401451 0.092638 -0.530241 1.686856 0.130579 1.871188 -2.421049
wb_dma_de/reg_mast0_adr -1.256976 2.347044 -2.007985 2.907055 -2.251508 -1.403347 -1.605328 -0.849042 -4.676850 -1.205343 2.237073 -1.448704 2.907199 0.650712 -1.350184 0.463433 2.867085 -2.377200 -0.709980 0.112905
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 2.220495 3.048256 -0.244246 -1.662792 -0.627688 2.429633 -0.385769 -4.681016 -0.488348 -0.681957 1.376794 0.029392 0.722028 1.574472 -1.754381 1.757727 1.652761 1.572729 3.475617 1.023726
wb_dma_ch_rf/assign_15_ch_am0_we 0.385710 -1.495291 -1.127435 -0.349266 0.225716 1.222321 -0.699303 -0.147837 -1.355921 2.132865 0.458655 1.466766 -0.044351 3.059488 -0.326488 -0.994465 -0.989871 0.906037 0.218363 0.221787
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 2.664768 1.199590 0.805323 -1.745021 -0.380400 1.579241 -0.229780 -2.313719 0.303457 -0.023996 0.414459 1.932894 -0.120830 -0.257780 -0.880318 0.512808 2.162186 0.163725 1.996182 -0.839627
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 2.242267 0.437308 1.078782 0.462728 0.941069 1.886270 0.457798 -0.271298 0.090268 0.083865 -0.060355 1.058753 -0.002025 -0.647170 -0.615371 1.055970 1.641648 0.063805 1.161941 -2.203856
wb_dma_rf/inst_u2 -3.165209 -0.179007 -3.260035 -0.477394 -3.364696 0.358976 -0.408311 -1.663020 -3.562242 1.165441 -1.946856 -2.312177 0.742824 -2.252407 -0.248332 -0.725679 0.683127 0.318148 -4.709333 2.058291
wb_dma_ch_rf/wire_ch_adr1_dewe -0.334326 0.472102 0.092171 1.408913 -0.857015 -1.422409 0.345481 0.828546 -0.705262 -1.861471 1.418242 -0.471470 1.292762 0.359148 0.095289 -0.473099 0.840363 -0.865742 -0.654289 1.006396
wb_dma_ch_rf/always_17/if_1 1.340872 0.581288 -0.447715 0.640016 3.122137 -0.323275 -1.204053 0.513459 0.531391 0.487282 -1.545895 0.223093 2.912443 -6.060491 0.687209 -1.872427 0.849921 -2.599149 -0.044425 0.966853
wb_dma_de/assign_71_de_csr 1.195785 3.109347 -0.099425 -0.455184 0.314301 2.393063 1.077444 -5.383574 -1.887932 1.628511 -1.029130 2.423260 -0.073691 -1.646381 -2.142735 0.222386 0.769404 2.108935 1.672335 0.952100
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -1.364877 -0.941978 -0.848007 0.322860 0.769751 -1.438626 -0.649665 0.427164 0.804015 -0.782933 0.929636 1.607009 -0.870344 -1.783673 1.216336 -1.492560 -2.311678 0.325219 -0.472019 0.032837
wb_dma_ch_sel/always_42/case_1 -0.547077 0.173138 -1.297110 -0.790061 0.022895 1.760016 0.170153 1.092522 -3.057829 2.622135 -4.222876 1.095591 -3.816854 0.092078 0.681701 -1.960567 -4.688296 2.009648 -2.276491 3.527448
wb_dma_ch_sel/always_1/stmt_1/expr_1 1.790624 4.331440 -0.100426 -2.724005 -0.869065 0.609181 0.179083 -5.549827 0.223221 0.154631 -0.531759 0.858895 0.330831 0.188517 -2.305688 1.512457 1.003915 1.424150 2.367841 1.920531
wb_dma_ch_sel/always_6/stmt_1 2.771970 3.593228 -0.478858 -2.603437 -0.419374 1.043337 -1.279934 -4.418245 0.953954 -1.495884 0.901246 -0.959029 2.090936 0.412488 -1.184833 1.881510 2.015684 0.445247 3.475789 2.129142
wb_dma_ch_rf/reg_ch_chk_sz_r 2.736799 -0.063871 -0.376292 -0.932578 1.918651 -0.217401 -2.288065 2.598560 -0.020346 0.760606 -2.374118 2.419135 -0.922077 -2.640557 1.119569 -1.166173 -0.823479 -2.062133 -0.741362 -0.979849
wb_dma_ch_sel/always_3/stmt_1 2.689378 1.011848 0.127423 -0.018252 1.649903 2.392213 1.803657 0.068126 -2.175975 0.751055 -1.053077 1.111992 3.633164 -2.652145 -1.140937 -1.355254 4.924376 -0.241819 1.672591 -1.624547
wb_dma/wire_pointer2_s -2.115221 0.293925 -1.307198 -0.015593 -0.854115 0.125744 0.444546 -1.881069 -1.155043 -0.542714 -0.219330 -1.956235 -0.159589 -1.597925 -0.174604 -0.576083 0.333290 0.337872 -2.516075 0.466606
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.438362 0.294338 0.066256 -1.360098 0.404181 0.285210 -0.793719 -1.864765 1.081369 -0.788437 1.315899 3.471309 -0.983025 -1.978413 0.247858 -0.788735 0.025945 0.449698 1.555792 -0.926306
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -5.374650 3.285750 -1.091113 2.635351 1.795960 -2.072756 1.095609 0.562535 -1.601106 0.305792 0.002503 0.096889 -0.492688 -2.018772 -1.095252 -0.620308 -2.570761 -0.372972 -1.945767 -0.772228
wb_dma_ch_rf/input_de_txsz 3.222124 1.069435 -0.389981 2.364437 3.767466 2.779474 -0.985201 2.356241 -2.459739 1.748878 -3.677159 -0.950748 1.686922 -2.287392 0.072082 0.649973 0.524178 -1.458899 -0.258854 -0.601813
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.804886 1.498138 0.367170 -2.297351 -1.796860 2.026902 0.176472 -2.181758 -0.338877 -1.308534 0.966543 0.320200 -1.462674 -1.532363 -0.863290 -0.169464 2.372366 0.147122 0.034727 -1.333527
wb_dma_wb_if/input_pt_sel_i -2.893309 0.126505 -3.983526 0.876128 -1.507543 1.135727 0.300690 0.473221 -3.315425 0.155694 -1.490281 -1.402734 0.952289 -5.446895 -0.107189 -4.020678 -2.550628 2.726070 -2.212091 3.183260
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.649671 0.838992 -0.564942 -2.597862 -0.674573 -0.597937 -0.290448 3.544726 -0.949017 -0.674663 -1.364884 -0.045894 0.394415 3.592149 -0.218772 0.401412 1.821380 -0.365921 0.479644 -1.592264
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 2.754547 1.218000 0.849640 -1.729624 -0.400837 1.612566 -0.196198 -2.382896 0.321168 -0.047210 0.463782 1.996014 -0.142967 -0.294600 -0.902585 0.585470 2.224216 0.203970 2.057221 -0.881413
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 1.027944 3.589059 -2.232868 1.391712 -0.456102 2.779500 -1.970668 -5.273867 -4.987865 0.714119 1.196294 -0.325752 3.005111 -1.133437 -2.308678 1.228936 3.607470 -0.401854 2.373938 0.018582
wb_dma/wire_mast0_go -1.348565 -0.976701 -0.834661 0.328299 0.735746 -1.429844 -0.605443 0.413750 0.805127 -0.798420 0.956330 1.605745 -0.869117 -1.779816 1.212693 -1.480571 -2.274601 0.332608 -0.505061 0.079092
wb_dma_ch_rf/always_1/stmt_1 -1.044718 0.795560 0.445281 -0.256721 -0.973321 -0.828322 -1.819788 -0.611241 1.474786 0.696871 -0.436552 -2.498989 -2.130099 1.949339 -0.448757 2.063444 -2.601574 -1.325627 -1.105911 1.425218
wb_dma_ch_rf/always_10/if_1 3.691063 1.046888 -0.612051 -3.862508 -0.267222 -0.446600 -0.983896 1.645885 0.208376 -1.375534 -0.098457 3.401614 -0.597057 1.244730 0.072266 -0.462957 1.598797 0.163634 1.795840 -2.486999
wb_dma_ch_sel/assign_165_req_p1 -1.306552 -0.925945 -0.850472 0.284365 0.746593 -1.457523 -0.641027 0.492523 0.798071 -0.770823 0.940919 1.617308 -0.848585 -1.765087 1.179140 -1.455473 -2.282358 0.286091 -0.473175 0.015250
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 2.809229 -0.061502 -0.386392 -0.992664 1.958907 -0.332937 -2.326684 2.766030 -0.022646 0.738824 -2.424994 2.456734 -0.872544 -2.554199 1.190557 -1.278339 -0.875391 -2.091775 -0.699749 -0.920933
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.781736 1.400200 -0.119586 2.085454 2.229969 3.303394 0.497474 -2.019750 -1.572374 0.292503 -0.134897 -0.118577 1.730973 -1.804499 -0.823093 0.977826 1.316213 1.025627 1.822786 -0.367042
wb_dma_de/always_23/block_1/case_1/block_8/if_3 2.569595 3.602543 -0.545997 -2.748270 -0.622896 1.028272 -1.240507 -4.569009 0.850171 -1.425863 0.928756 -1.074268 2.082438 0.513777 -1.309731 1.889761 2.055158 0.512223 3.390702 2.145756
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.329858 2.186747 -0.397475 -0.014642 1.069203 3.102233 -0.078233 -3.956818 -1.398213 0.150354 0.310029 0.750106 1.690778 -1.494068 -1.071490 0.523683 1.878847 1.213421 2.769711 0.864776
wb_dma_ch_sel/always_2/stmt_1 4.723925 0.275804 0.290770 -0.540948 1.865626 1.727787 0.493051 4.133317 -1.722594 0.216508 -2.486482 1.651941 1.311340 -0.088160 -0.057171 0.031005 3.434997 -0.790774 0.727992 -3.718206
wb_dma_ch_sel/assign_115_valid 3.760617 1.819117 0.489582 -2.773014 -0.411961 0.635638 -1.923901 1.181082 0.048935 0.841613 -2.313174 0.013127 -0.967001 1.889019 -0.774039 1.609388 1.225887 -1.867147 0.360161 -0.914177
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 0.496354 -2.650959 0.260468 -2.508730 2.411596 -0.163060 0.670260 -0.142354 -0.219815 6.026536 -5.468980 4.735694 -0.572888 -1.192243 0.953592 -2.323409 -0.674012 1.150204 -0.532493 -0.244800
wb_dma/wire_de_txsz 3.705517 1.829336 -0.845720 1.381090 3.760448 1.484612 -1.943394 2.239248 -1.339926 0.885181 -3.985542 -2.084218 3.148162 -3.235009 0.495591 0.759374 0.901607 -2.445825 -0.055391 0.904411
wb_dma_wb_slv/input_slv_pt_in -2.500148 3.382216 -1.492589 1.134545 1.073495 -1.166645 0.294014 -0.688084 -1.855825 -1.224752 -0.649621 -0.125172 -0.304585 -2.149581 -0.238891 -0.301927 -0.745307 -0.098292 -2.344959 0.235973
assert_wb_dma_ch_sel/input_ch0_csr 2.274365 0.465351 1.104672 0.508977 0.960855 1.961505 0.456542 -0.270890 0.089227 0.097450 -0.072783 1.089288 -0.016165 -0.705424 -0.637426 1.083949 1.718261 0.026311 1.125488 -2.298475
wb_dma_de/always_23/block_1/case_1/block_7/if_1 1.180865 4.116611 -2.494516 0.514015 -0.304679 1.281860 -2.741178 -5.099111 -3.568589 -0.111346 0.838614 -1.365702 4.156600 -2.199914 -1.781884 1.266757 3.640447 -1.456214 2.267431 1.247394
wb_dma_ch_sel/assign_149_req_p0 3.369113 2.298134 0.519347 -1.331121 -1.240858 -0.713123 -1.612736 1.876422 -0.753487 -0.842129 -1.074113 -0.419641 0.331065 1.993187 -0.702845 1.131170 2.015495 -2.740990 -0.402542 0.092854
wb_dma_de/wire_adr0_cnt_next -2.572197 -3.412618 -3.197048 -3.202042 -2.432522 0.415863 -0.165346 0.871948 0.912078 1.663082 -2.180485 -1.082018 0.726518 -0.777608 0.759874 1.064524 0.053591 2.709789 -3.930428 -2.397455
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -2.364465 -0.091205 -1.442759 -0.107013 -0.759414 -3.394225 -1.047357 -0.379114 -2.371396 4.545710 -2.588986 2.586204 3.337875 0.574334 -0.464189 -0.814123 0.357734 -0.412751 1.428456 1.548440
wb_dma_ch_rf/always_23/if_1/block_1 -1.810940 -0.340115 1.327618 2.520273 -0.852851 -1.603994 2.099149 0.463753 -0.022435 -1.183530 2.192514 -0.597312 2.269591 -1.626566 -0.577200 -1.263519 2.556440 -1.645437 -1.112925 0.011040
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.991872 1.471544 0.394372 -2.214453 -1.669410 2.114466 0.149602 -2.038575 -0.345233 -1.351589 0.917702 0.346986 -1.419625 -1.532266 -0.850360 -0.083599 2.416883 0.117956 0.088013 -1.482061
wb_dma_rf/wire_ch0_txsz 2.555543 2.192422 -0.486089 0.991497 2.092948 0.683897 -2.928630 -1.588322 0.273793 -0.844449 -1.527854 -3.150122 2.704725 -4.530094 0.960358 -0.118015 1.483897 -3.165999 -0.841224 3.348652
wb_dma_ch_sel/assign_134_req_p0/expr_1 0.560109 0.528199 0.644478 -0.834459 -2.068018 0.571143 2.105201 3.324278 -0.832366 -1.746037 0.548616 -2.028639 1.175615 0.083020 -1.223219 -1.483315 3.194391 -1.469347 -1.569184 -0.691684
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 1.996498 3.554315 0.889625 -4.358787 -2.300152 -0.836312 -0.061176 -4.144292 1.728199 -0.012357 -0.488866 1.797620 -1.289087 1.332696 -2.133648 1.601753 1.258634 0.423070 1.605271 0.545718
wb_dma_de/always_6/if_1/if_1 1.418688 0.496082 -0.346924 0.833201 3.257136 -0.235586 -1.249797 0.594213 0.694233 0.433396 -1.484446 0.173128 2.961175 -6.123508 0.760939 -1.721500 0.902306 -2.719437 -0.019455 0.794544
wb_dma_ch_sel/assign_128_req_p0 3.106605 -0.630626 -0.263409 2.228331 1.940199 0.840172 1.115307 6.640469 -2.136225 -0.253003 -2.309732 -0.729578 3.006383 -0.127570 0.350347 -1.061141 1.153176 -1.307595 -1.040607 -0.361226
wb_dma_de/assign_77_read_hold/expr_1 -1.257067 -0.901421 -0.853077 0.253029 0.684765 -1.402319 -0.597046 0.465912 0.738241 -0.759770 0.890318 1.532752 -0.822001 -1.706010 1.123958 -1.399388 -2.152978 0.316393 -0.509871 0.029893
wb_dma_de/wire_de_adr0 -3.242024 -0.646445 -1.603978 -5.935128 -3.701098 -0.483939 -0.192943 0.911207 -0.413014 1.487108 -1.850854 -2.296878 -2.796550 2.732145 -0.209263 -0.987158 -0.120086 0.651569 -3.091899 -0.747645
wb_dma_de/wire_de_adr1 -1.538888 -0.837599 1.210063 1.032218 -0.054604 -0.198694 1.758129 -0.296227 0.725629 0.518552 0.851801 -0.208889 0.871929 -1.780005 -0.655265 -0.744311 1.624549 -0.660572 -0.443707 -1.049196
wb_dma_wb_mast/always_4 -1.319307 -0.975441 -0.829586 0.351793 0.806895 -1.457949 -0.614974 0.448980 0.861027 -0.800190 0.990523 1.648807 -0.906561 -1.787248 1.225033 -1.434125 -2.313293 0.317094 -0.429955 0.000211
wb_dma_wb_mast/always_1 -3.302373 2.927315 -1.600625 0.372636 -1.491040 -1.222494 0.762512 -1.725507 -2.919641 0.688920 -2.614732 -0.732714 -0.934755 -1.386384 -0.288057 -1.209611 -0.574845 1.059666 -3.875322 3.487839
wb_dma_rf/wire_ch3_csr -0.804702 -0.599276 -3.466664 0.423034 -2.819862 0.272386 -2.065404 -0.410552 -3.538893 1.815143 -2.548645 -1.359002 1.471933 0.364445 0.741912 0.933305 -1.047923 0.707181 -2.703003 4.134196
wb_dma_ch_rf/reg_ptr_valid 0.087909 1.246868 2.216675 -0.930384 -0.955075 0.675152 2.658604 -3.786351 0.391502 1.982467 -0.157288 3.236933 -0.804266 -2.079627 -2.514867 -0.531022 2.570247 0.306905 0.469160 -1.599332
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.428289 0.278059 -0.031074 -1.452596 0.347387 0.204597 -0.835970 -1.829361 1.111573 -0.867832 1.409851 3.615283 -0.985025 -2.032743 0.284976 -0.917664 -0.013938 0.487056 1.604295 -0.883360
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.151001 0.138897 -1.631058 -1.156696 -0.972095 -1.081365 1.895430 5.878122 -2.216892 -2.270204 -0.302176 -0.633148 3.368544 4.083595 -0.058737 -1.507565 1.978996 0.800746 0.421961 0.331488
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 2.180107 0.100632 -1.559719 -1.096007 -0.986610 -1.035404 1.878542 5.932415 -2.151392 -2.364343 -0.180107 -0.693071 3.405633 4.207820 -0.082807 -1.436620 2.019816 0.831680 0.521935 0.368701
wb_dma_ch_sel/always_9/stmt_1 2.676740 1.232963 0.827631 -1.691254 -0.356168 1.611245 -0.214863 -2.276995 0.283723 -0.052403 0.409851 1.947205 -0.118470 -0.288717 -0.909302 0.582967 2.214164 0.148146 1.983003 -0.899855
wb_dma_rf/assign_6_csr_we/expr_1 2.442618 2.678673 0.652265 -4.140550 0.097292 -2.706011 -0.845616 -0.519328 1.383009 -1.085100 -2.933874 1.653490 -4.989950 0.195872 -0.032915 -0.716293 -2.304200 -1.302266 -2.206128 0.233574
wb_dma_ch_sel/assign_154_req_p0 3.405165 2.267782 0.598063 -1.150100 -1.251822 -0.766994 -1.500778 2.114418 -0.776512 -1.005227 -0.937787 -0.615251 0.403296 2.235429 -0.674620 1.080676 2.031948 -2.777250 -0.409044 0.138277
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 4.647365 1.278247 0.796278 3.136294 4.482958 2.640299 -1.670309 2.183510 -1.449127 0.489727 -1.600779 -1.287339 1.500083 0.459581 0.437965 0.665134 -0.670806 -2.049484 1.792488 1.741419
wb_dma/wire_ch5_csr -2.914049 -0.035324 -2.991170 -0.473119 -3.350646 0.159686 -0.278826 -0.496263 -3.376292 1.699948 -2.060808 -1.399399 1.131274 -2.039730 -0.520497 -0.647864 0.581130 0.337376 -3.773686 1.809802
wb_dma_ch_pri_enc/wire_pri10_out 1.416554 0.244070 0.049798 -1.387475 0.408364 0.225975 -0.836523 -1.831213 1.117379 -0.829371 1.358499 3.475282 -0.976559 -1.962051 0.278420 -0.837319 -0.032130 0.452899 1.579646 -0.879086
wb_dma_ch_rf/assign_20_ch_done_we 2.551982 1.736970 -1.297540 -0.895194 1.810969 0.669827 -2.455612 0.170554 -0.598182 -0.015010 -1.210010 0.835120 -0.192448 -0.688454 0.290810 0.025262 -1.344384 -0.562081 1.026687 0.720646
wb_dma_wb_mast/input_wb_ack_i -4.700870 5.868856 -4.120402 1.530451 0.226299 -3.308908 -0.598638 -2.091075 -5.746438 -0.774516 -2.055206 0.139789 -0.077166 -2.939560 -0.265637 -1.859328 -0.223347 -0.382196 -4.752100 2.108956
wb_dma_ch_rf/always_17/if_1/block_1/if_1 1.258988 0.659080 -0.456340 0.698171 3.103106 -0.368813 -1.312709 0.385139 0.586511 0.450682 -1.490030 0.164895 2.887177 -6.133696 0.705242 -1.802689 0.753515 -2.709082 -0.110513 1.069255
wb_dma_rf/input_dma_rest -0.923791 1.114743 0.308181 -0.357626 -0.572021 -0.456224 1.311211 -1.729844 -0.641525 1.623876 -1.447608 1.835543 -1.764614 -0.161583 -1.247934 -0.184549 -1.011993 1.078916 -0.928451 0.068846
wb_dma_ch_sel/always_5/stmt_1 0.991729 1.137611 -1.213624 -0.716203 0.319633 -2.722513 -4.387167 -0.227444 2.714838 0.246974 -1.995728 0.490277 2.613082 -2.929404 1.369274 2.994028 -1.342125 -1.242558 2.051630 1.685843
wb_dma_ch_sel/always_40/case_1 -0.212949 1.241951 2.194053 -0.788081 -0.980934 0.604644 2.776779 -3.814045 0.378588 2.053661 -0.231327 3.121542 -0.880088 -2.228126 -2.562283 -0.545856 2.483847 0.344771 0.243944 -1.600431
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -1.621512 -0.895837 1.261212 1.134362 -0.028834 -0.196766 1.856082 -0.331042 0.747675 0.537181 0.887359 -0.229026 0.893436 -1.874434 -0.715709 -0.755819 1.688681 -0.708135 -0.471789 -1.101357
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.547049 0.841657 -0.692220 -2.657960 -0.723804 -0.645168 -0.227461 3.588419 -1.010639 -0.580797 -1.512288 -0.097691 0.435838 3.511754 -0.237191 0.377349 1.816529 -0.341030 0.311732 -1.690888
wb_dma/wire_de_csr 1.094799 3.069841 -0.166751 -0.312168 0.423814 2.377033 1.209560 -5.305280 -2.055178 1.716114 -1.159818 2.406515 -0.064211 -1.642210 -2.125268 0.102411 0.590281 2.159526 1.546097 1.087547
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -2.362784 0.201969 -1.422109 0.024648 -0.721712 -3.563551 -0.878522 -0.301670 -2.320490 4.285878 -2.415543 2.522931 3.490115 0.403053 -0.658641 -0.931271 0.457827 -0.565274 1.327618 1.472051
wb_dma_ch_sel/always_37/if_1/if_1 -1.653679 -0.281322 -1.442036 -5.330802 0.247700 -1.429325 1.511149 1.505789 3.532626 2.147388 -3.632536 -1.509971 -0.360377 -1.622937 -1.200625 -1.165382 -2.280405 0.512261 -3.272212 -0.664564
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.185671 -0.993532 -0.806247 0.329828 0.809151 -1.400460 -0.666731 0.457017 0.904059 -0.852993 1.034168 1.765833 -0.936845 -1.810641 1.231845 -1.432715 -2.300265 0.311993 -0.371016 -0.033350
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 2.679431 1.174333 0.834719 -1.571466 -0.292962 1.634662 -0.191061 -2.177814 0.300603 -0.029258 0.400104 1.920882 -0.112455 -0.267330 -0.854197 0.598497 2.178787 0.144781 1.982997 -0.970900
wb_dma_de/always_23/block_1/case_1/block_9/if_2 2.568182 3.597202 -0.483406 -2.583771 -0.547634 1.131173 -1.176054 -4.576003 0.826436 -1.436916 0.984784 -1.036627 2.006493 0.548676 -1.281226 1.869655 2.024628 0.530055 3.454856 2.147947
wb_dma_ch_rf/always_10/if_1/if_1 3.817390 1.144731 -0.569270 -3.895026 -0.256110 -0.465419 -1.073235 1.628398 0.191004 -1.441125 -0.007347 3.365056 -0.591306 1.493387 0.082311 -0.476780 1.567818 0.114726 1.919138 -2.316640
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.380211 0.201925 0.071720 -1.337060 0.445185 0.155135 -0.827418 -1.778448 1.193465 -0.850193 1.407573 3.576951 -1.022661 -2.073354 0.342018 -0.894883 -0.144332 0.469043 1.588526 -0.842894
wb_dma_ch_sel/input_ch3_adr0 -3.450198 1.727147 -0.871075 -1.676779 -1.068142 -0.666713 1.642313 0.048314 -0.005011 -1.261475 -0.416214 -1.091470 -1.531186 -3.236941 -1.053398 -1.113073 -0.078575 0.645988 -2.786389 -2.256433
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 1.330603 4.331841 -0.429786 -2.679151 -0.967156 0.425113 0.107704 -5.651262 0.068467 0.187507 -0.605921 0.567582 0.498696 0.086361 -2.241933 1.369887 0.758680 1.449211 2.135981 2.361546
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 2.856285 1.244392 0.859843 -1.752339 -0.346860 1.692102 -0.245262 -2.336214 0.324086 -0.069006 0.457588 2.053147 -0.131109 -0.238497 -0.889985 0.618660 2.254118 0.175217 2.136850 -0.937640
wb_dma_de/wire_de_txsz 3.621117 1.648322 -0.780565 1.346568 3.788732 1.428705 -1.905845 2.493360 -1.204831 0.923429 -4.083465 -2.010445 3.034783 -3.342962 0.550075 0.788602 0.837746 -2.477107 -0.269795 0.651723
wb_dma_rf/input_de_adr1 -1.611827 -0.895954 1.207115 1.136641 -0.008527 -0.218453 1.801530 -0.300866 0.739740 0.536631 0.843628 -0.209347 0.928966 -1.866430 -0.667557 -0.773702 1.565589 -0.702481 -0.476262 -1.050649
wb_dma_rf/input_de_adr0 -3.401451 -0.478380 -1.648707 -5.805667 -3.667600 -0.617556 -0.171924 0.966652 -0.477952 1.428167 -1.883874 -2.349284 -2.685798 2.539759 -0.235878 -0.987332 -0.115437 0.583303 -3.094164 -0.761018
wb_dma_de/always_2/if_1 -2.050455 -1.810495 -1.764654 -6.552306 -4.133039 -1.100302 -0.917850 0.818385 1.550214 1.403489 -2.922711 -2.105417 -1.289048 2.062114 0.583971 1.435375 0.735973 1.139136 -3.004031 -1.463695
wb_dma_ch_sel/assign_102_valid 3.890898 1.800061 0.454922 -2.781462 -0.369216 0.662967 -1.926700 1.328880 -0.061066 0.850818 -2.486185 0.065212 -0.905139 1.794741 -0.750515 1.528751 1.274431 -1.930226 0.354900 -0.957852
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -2.359252 -0.914449 -3.862332 -4.441947 -0.677614 -1.275204 2.921561 0.524878 -2.289585 1.446046 -1.140513 -1.504567 4.258285 0.947725 -1.466663 -3.054227 1.935398 1.790507 -1.305720 -0.223209
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.749102 1.373843 0.394974 -2.183697 -1.734761 2.012897 0.240998 -2.012444 -0.327990 -1.285918 0.957092 0.283393 -1.409983 -1.494667 -0.831708 -0.235028 2.294963 0.187371 0.002389 -1.359508
wb_dma_wb_mast/assign_4_mast_err 3.537957 1.101134 -0.682959 -3.851605 -0.367856 -0.512403 -0.945981 1.618524 0.125764 -1.341649 -0.147129 3.258500 -0.595055 1.230756 0.035220 -0.486654 1.566834 0.174247 1.678584 -2.456666
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 2.229661 2.996174 -0.241833 -1.661867 -0.684828 2.406809 -0.373777 -4.578540 -0.503777 -0.662555 1.369702 -0.049046 0.706352 1.687396 -1.778233 1.796215 1.720909 1.579460 3.412295 0.860306
wb_dma_ch_rf/always_2/if_1 -0.048749 1.205710 2.173735 -0.843263 -0.981560 0.621519 2.773705 -3.629677 0.342611 1.982378 -0.157908 3.133689 -0.758449 -2.059042 -2.573403 -0.562099 2.589877 0.304344 0.339783 -1.613882
wb_dma/input_wb1_err_i 3.721147 1.108944 -0.553005 -3.813630 -0.336720 -0.518867 -1.068821 1.569859 0.193700 -1.473587 0.058319 3.239306 -0.637600 1.535285 0.064977 -0.438191 1.521005 0.076727 1.835899 -2.269511
wb_dma_ch_sel/assign_133_req_p0/expr_1 0.498052 0.345514 0.663417 -0.661676 -1.989991 0.670023 2.296581 3.342335 -0.833195 -1.669272 0.573021 -2.087115 1.415858 -0.080922 -1.233015 -1.584804 3.191410 -1.388195 -1.495601 -0.560745
wb_dma_ch_sel/assign_136_req_p0/expr_1 3.353604 2.284766 0.525147 -1.241288 -1.259786 -0.742396 -1.434786 2.048412 -0.783849 -0.979484 -1.002456 -0.489190 0.436886 2.100582 -0.700014 1.044477 2.145770 -2.658807 -0.375806 0.061017
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.660123 0.794809 -0.612067 -2.544864 -0.607387 -0.624997 -0.219826 3.725278 -0.993600 -0.625049 -1.452083 -0.097872 0.431318 3.582270 -0.140793 0.353294 1.747394 -0.416328 0.416496 -1.646693
wb_dma_ch_sel/assign_121_valid 3.798245 1.800156 0.486652 -2.745291 -0.459471 0.565403 -1.900566 1.433268 -0.062219 0.795840 -2.350157 -0.090322 -0.862962 2.108672 -0.722837 1.537376 1.229153 -1.889061 0.349175 -0.871018
wb_dma_ch_sel/assign_4_pri1 1.097644 -0.517726 0.329926 0.836837 1.779207 0.605057 -0.186450 0.193340 0.912682 -0.681872 0.938230 2.694782 -0.865286 -2.345292 0.524309 -0.266705 -0.495772 0.361512 0.775542 -2.278533
wb_dma_de/always_2/if_1/cond 1.360308 -0.625899 -0.162690 -2.510856 -2.242841 -0.818255 -0.694600 -0.742843 2.915435 -0.683811 -0.083773 -0.566580 0.814782 2.602481 -0.033074 3.941836 1.140312 1.297830 0.870315 -1.156866
wb_dma_ch_rf/reg_ch_csr_r -4.573339 0.709746 -3.060164 -1.195524 -1.842010 -2.436861 0.405236 0.384885 -1.552326 3.645611 -0.222813 1.489115 3.820609 -0.535949 -2.502612 -1.353215 0.328562 0.625164 -0.153013 -0.814319
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.506371 0.246359 0.086743 -1.392501 0.423405 0.247538 -0.801404 -1.832849 1.150811 -0.803095 1.349584 3.591247 -1.015587 -2.008340 0.303497 -0.835687 -0.008510 0.444687 1.616791 -0.904857
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.062413 0.177515 -1.481370 -1.146866 -1.155789 -1.133982 1.813251 5.784448 -2.023581 -2.483013 -0.058562 -0.831353 3.262474 4.317109 -0.099658 -1.323712 1.971591 0.736476 0.430747 0.407498
wb_dma_wb_if/wire_slv_we -1.794398 -0.996894 -3.294766 -3.377146 -0.048266 -2.047809 2.190496 -2.494269 -1.240616 -2.212232 -1.429125 -3.724109 1.336017 -1.415143 1.047543 -3.287998 1.360344 1.248840 -5.128170 1.461140
wb_dma_de/assign_70_de_adr1 -1.636867 -0.917873 1.274533 1.151537 -0.015184 -0.208031 1.870555 -0.247723 0.764472 0.570300 0.882234 -0.217544 0.952082 -1.845699 -0.671862 -0.795699 1.660852 -0.707285 -0.481455 -1.071251
wb_dma_ch_sel/always_38/case_1/stmt_4 2.214899 2.176385 -0.368109 -0.021516 1.001006 3.001183 -0.105005 -3.925457 -1.386885 0.170038 0.284877 0.715724 1.666062 -1.486396 -1.033325 0.492412 1.842441 1.180887 2.683926 0.940832
wb_dma_ch_sel/reg_ch_sel_r -1.889658 -0.269679 -1.641370 -5.348254 0.173109 -1.318340 1.706224 1.422971 3.355393 2.243698 -3.647477 -1.548403 -0.164791 -1.913057 -1.328273 -1.310921 -2.126399 0.671125 -3.454384 -0.759249
wb_dma_ch_sel/always_38/case_1/stmt_1 1.415069 2.606304 -0.417677 0.395416 -1.186120 -2.685857 -3.235682 -0.194182 1.066748 -0.489964 -1.773252 -1.612612 4.456158 -1.260699 0.211959 3.618079 1.367265 -2.257585 1.437830 2.869457
wb_dma_ch_sel/always_38/case_1/stmt_3 2.275653 2.165210 -0.375649 -0.082894 0.934553 3.049054 -0.110652 -4.020948 -1.392187 0.127136 0.384921 0.745133 1.648028 -1.343849 -1.040787 0.449940 1.860882 1.186321 2.785764 0.983701
wb_dma_ch_sel/always_38/case_1/stmt_2 0.838876 1.157277 -1.248673 0.230186 1.703465 1.433858 -0.824564 -3.489844 -0.489393 -0.687062 1.366351 2.374775 0.730614 -3.141470 0.181918 -1.042430 -0.578055 1.491094 2.244446 1.064376
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.227091 -0.956351 -0.742311 0.308712 0.790875 -1.388927 -0.630929 0.436884 0.881068 -0.815374 0.981072 1.642936 -0.894023 -1.742574 1.179412 -1.423683 -2.251166 0.328944 -0.383195 -0.022089
wb_dma_ch_pri_enc/wire_pri30_out 1.519499 0.306318 0.114829 -1.334488 0.485965 0.288844 -0.793468 -1.919172 1.119397 -0.834389 1.351865 3.563334 -1.006970 -2.121311 0.266792 -0.771859 -0.008687 0.486945 1.612101 -0.997754
wb_dma_ch_sel/reg_ch_sel_d -1.005306 1.394448 -1.778744 -2.410016 -1.531994 -1.148568 4.518765 0.764522 -0.071696 -2.227834 -0.428503 1.991273 2.736720 -3.095624 -1.739002 -1.476581 2.643578 3.485345 -0.868820 -2.525277
wb_dma_ch_rf/assign_14_ch_adr0_we -3.248978 -0.719032 -1.526084 -5.891382 -3.697199 -0.457849 -0.256047 0.899470 -0.379519 1.501668 -1.912735 -2.288502 -2.762730 2.702814 -0.085966 -0.869839 -0.123591 0.625475 -3.002690 -0.756173
wb_dma_rf/wire_ch1_csr -1.140365 -0.506179 -3.633249 0.255653 -2.976847 0.053194 -2.085691 -0.515843 -3.627936 1.870439 -2.736859 -1.445332 1.506400 -0.003808 0.681675 0.857045 -1.003897 0.688433 -2.996774 4.060189
wb_dma_inc30r/always_1/stmt_1/expr_1 -0.770660 -2.785455 0.123148 -0.204950 -2.292489 0.013825 1.035294 -1.011304 2.967551 0.086412 0.737675 -1.728846 3.301848 -1.766959 -0.168505 2.262859 3.335541 0.444094 -1.038523 -1.189355
wb_dma_rf/wire_pause_req -2.050109 4.033334 -0.394181 -2.347513 0.503338 -4.463076 -0.370710 0.479978 1.485838 1.691029 -2.766328 2.109051 -3.061506 -1.808830 -2.247710 -1.325448 -4.896720 -1.542763 -2.180773 0.005947
wb_dma_ch_sel/assign_95_valid 1.195286 -2.044994 -4.410353 -1.751014 -2.216249 -0.335246 -4.162055 1.364710 -2.680282 1.442287 -1.562936 -2.479352 5.048203 2.422097 1.468507 1.490811 2.017406 -0.812562 -0.022307 1.999336
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.447120 -0.480815 2.253713 1.582168 0.879768 1.684335 2.311405 -0.628499 0.868131 0.573970 0.870871 0.760411 0.852221 -2.501082 -1.309782 0.316565 3.232980 -0.557693 0.562493 -3.309639
wb_dma_ch_rf/reg_ch_stop 3.640663 1.126953 -0.655330 -3.941629 -0.365403 -0.527505 -1.020664 1.549787 0.165386 -1.368059 -0.064257 3.316580 -0.615286 1.339071 0.060714 -0.521163 1.535762 0.156094 1.782045 -2.306135
wb_dma_ch_sel/assign_146_req_p0 3.562416 2.220519 0.624969 -1.284032 -1.172587 -0.664741 -1.448346 2.022439 -0.763566 -0.998160 -0.885284 -0.299015 0.388336 2.182963 -0.677822 0.998210 2.188197 -2.693382 -0.222356 0.041624
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.387142 0.488566 0.029576 1.431047 -0.852957 -1.401752 0.346663 0.756092 -0.747055 -1.769331 1.347476 -0.494990 1.315801 0.260155 0.093973 -0.493235 0.854741 -0.837768 -0.702967 1.063572
wb_dma_de/input_dma_abort 3.822181 1.098828 -0.622972 -3.816766 -0.238170 -0.453767 -1.097977 1.579146 0.231230 -1.499391 0.018591 3.422943 -0.638189 1.420757 0.120462 -0.466208 1.491219 0.151522 1.917626 -2.330085
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.399560 0.217215 0.027944 -1.375584 0.426398 0.178586 -0.819085 -1.826405 1.125075 -0.833940 1.362967 3.551872 -1.004776 -2.059796 0.276758 -0.898472 -0.063442 0.477946 1.542538 -0.931201
wb_dma_de/input_adr1 -0.393527 0.447236 0.031417 1.391008 -0.841735 -1.402343 0.336382 0.743096 -0.684715 -1.753361 1.361887 -0.497734 1.247619 0.253723 0.124379 -0.494389 0.812720 -0.843610 -0.681878 1.042031
wb_dma_de/input_adr0 -3.373321 1.955233 -0.227340 -5.840688 -4.827676 -1.304551 0.533510 -0.549474 0.936238 -1.533193 -0.096036 -3.963483 -2.800801 1.370594 -1.192906 -0.122690 1.317098 -0.345612 -2.273919 -0.471355
wb_dma_ch_arb/reg_next_state -1.106067 1.398843 -1.861910 -2.240796 -1.407345 -1.265254 4.591647 0.788127 -0.120968 -2.404921 -0.225640 2.059371 2.959965 -3.240660 -1.690372 -1.661175 2.628407 3.544571 -0.780192 -2.367774
wb_dma_wb_mast/input_wb_err_i 3.521354 1.053110 -0.724432 -3.915598 -0.308923 -0.694965 -1.034402 1.730621 0.140818 -1.433116 -0.080719 3.351687 -0.608339 1.304161 0.170132 -0.664928 1.408933 0.099717 1.681082 -2.250049
wb_dma_wb_if/wire_wbs_data_o 0.829608 0.474097 -1.224275 1.721906 2.478615 2.367398 0.619401 -2.707731 -2.739917 0.660943 0.308698 0.464942 2.185333 0.111548 0.229639 -1.966111 -0.376852 2.166487 2.017448 3.763938
wb_dma_de/assign_73_dma_busy -0.297958 2.565499 0.513932 -0.697533 2.936989 -0.802980 0.937694 0.927564 2.899674 1.051806 -2.428974 -1.949501 -1.312287 -3.291763 -2.415634 0.183847 -2.743569 -2.225190 -3.407576 -2.026288
wb_dma_de/always_22/if_1 -2.695771 1.439933 -1.559811 -0.900418 0.970913 -4.514666 0.152921 -0.177128 -0.273212 3.960198 -2.685655 1.499858 2.358747 0.098604 -1.986267 -1.142599 -1.655791 -0.942519 -0.671143 0.339737
wb_dma_rf/wire_ch2_csr -1.016199 -0.464844 -3.419015 0.316942 -2.968093 0.064760 -2.007972 -0.341204 -3.433215 1.673647 -2.710616 -1.427449 1.333784 -0.051389 0.732523 0.955810 -0.935108 0.613829 -3.028275 3.882574
wb_dma_de/input_de_start 0.763509 1.696010 -1.142916 0.524956 -0.431347 -3.932377 -3.967734 0.506010 1.800636 -1.379842 -0.804391 0.068822 3.687463 -2.504489 1.375094 2.322501 -0.505653 -2.109214 1.294576 2.778674
wb_dma_pri_enc_sub/always_3/if_1 1.208610 0.201711 -0.019281 -1.286318 0.411778 0.123342 -0.759046 -1.696167 1.099252 -0.772390 1.300216 3.408285 -0.987915 -2.028751 0.292487 -0.933223 -0.177546 0.467645 1.389601 -0.852716
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 1.058784 -0.142103 0.859077 1.459317 1.770978 -0.543985 -1.879215 2.689446 0.561717 0.718107 -1.649494 -1.564411 -0.978949 0.595040 0.978773 0.292877 -2.615755 -2.565645 -1.042097 1.798722
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.149862 0.089932 -1.552506 -1.207444 -1.150882 -1.174805 1.901857 5.945873 -2.155214 -2.373728 -0.134684 -0.669129 3.336751 4.281711 -0.073336 -1.454159 2.071393 0.738797 0.452531 0.333332
wb_dma_ch_sel/assign_132_req_p0/expr_1 0.580039 0.355521 0.614239 -0.793726 -2.095158 0.701735 2.353293 3.547623 -0.874915 -1.816119 0.638778 -2.128850 1.365990 0.091279 -1.256937 -1.571353 3.388178 -1.356646 -1.481885 -0.801031
wb_dma_ch_rf/always_25/if_1/if_1 -0.028814 -1.072748 -0.995327 -0.498836 -1.237092 -1.249864 -0.239259 -0.603204 1.612812 -1.471039 -1.897097 -0.218032 0.740625 -2.294867 1.785969 2.661452 0.389122 1.748021 -2.120312 -0.284249
wb_dma_ch_sel/assign_98_valid/expr_1 -1.518210 -1.315020 -2.374824 -3.669776 -4.416261 -1.195954 -1.038478 1.997105 -1.488692 1.530563 -1.737933 -3.638910 3.843211 0.870367 -0.690051 0.495722 5.019476 -2.155993 -2.589853 -1.322855
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -4.376831 0.727627 -2.842999 -0.714211 -1.403110 -2.336168 -0.645615 0.499816 -1.260259 4.623880 -1.235776 0.729787 3.192340 -0.583332 -2.397971 -0.850139 -1.033942 -0.376654 -0.927638 0.119470
wb_dma_ch_sel/reg_pointer -0.040876 1.236979 2.337985 -0.762900 -0.880009 0.808510 2.853695 -3.873594 0.394893 2.036046 -0.089411 3.303469 -0.914893 -2.204918 -2.619536 -0.490790 2.560781 0.406713 0.443335 -1.776388
wb_dma_wb_if/input_wb_err_i 3.651953 1.038661 -0.588870 -3.839787 -0.276128 -0.511494 -1.003566 1.714919 0.211923 -1.474860 -0.002946 3.286811 -0.630738 1.450253 0.081148 -0.505368 1.478558 0.136379 1.814042 -2.400636
wb_dma_rf/input_de_csr 1.127896 3.015270 -0.133690 -0.456612 0.340898 2.315361 1.143853 -5.098220 -1.963307 1.699663 -1.168959 2.344803 -0.100712 -1.529047 -2.116304 0.151428 0.659715 2.036324 1.507300 0.995029
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -1.295413 -0.942443 -0.827461 0.328307 0.775117 -1.426144 -0.649807 0.454751 0.843273 -0.819615 0.978194 1.659760 -0.909685 -1.784203 1.185757 -1.459433 -2.302271 0.306291 -0.481875 0.050650
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -2.178853 0.374755 -1.145347 0.361643 -0.707401 0.234351 0.269597 -1.945786 -1.233245 -0.374051 -0.152258 -1.852362 -0.401214 -1.627235 -0.198155 -0.522139 0.021400 0.194995 -2.363567 0.449569
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.425911 0.212310 0.035549 -1.300119 0.493601 0.234919 -0.846085 -1.768095 1.139132 -0.853095 1.411674 3.620262 -1.035558 -2.029671 0.341927 -0.850700 -0.070654 0.473210 1.591809 -0.971415
wb_dma_ch_sel/assign_165_req_p1/expr_1 -1.235395 -0.912503 -0.822708 0.265918 0.740299 -1.376472 -0.606119 0.412783 0.812780 -0.775724 0.942753 1.611934 -0.857322 -1.714219 1.176466 -1.416633 -2.191593 0.310574 -0.420881 0.035465
wb_dma_ch_rf/input_de_adr0_we 0.058112 1.032689 0.106555 -1.645331 -1.613666 -0.494641 -0.310851 -0.863814 0.806383 -0.801590 1.022123 -0.777144 -0.897085 3.054013 -0.790759 1.409807 -0.034804 0.453306 0.794451 0.040401
wb_dma_ch_sel/assign_161_req_p1 -1.268312 -0.967154 -0.740243 0.391422 0.856516 -1.405330 -0.621071 0.365657 0.901676 -0.801558 0.987708 1.674632 -0.958486 -1.822067 1.210668 -1.444850 -2.349777 0.332299 -0.386540 -0.001892
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -4.573340 0.471003 -3.105237 -0.941465 -1.677586 -2.408496 0.395040 0.510010 -1.593303 3.727178 -0.334278 1.552395 3.671339 -0.430284 -2.261532 -1.396218 0.037273 0.734414 -0.238373 -0.702610
wb_dma_ch_sel/assign_129_req_p0 2.852486 -0.695774 -0.282925 2.316091 1.954453 0.836451 1.089159 6.453533 -2.084224 -0.087603 -2.311453 -0.736376 2.884664 -0.344261 0.398170 -1.103892 0.932140 -1.282483 -1.129009 -0.274559
wb_dma_de/wire_de_ack 1.558110 4.384972 -0.309026 -2.883454 -1.051108 0.434102 0.055433 -5.563731 0.196263 0.047818 -0.511877 0.534744 0.411126 0.467205 -2.246982 1.533650 0.863755 1.386418 2.281149 2.235381
wb_dma_ch_arb -1.377852 1.081112 -1.358352 -1.071777 -0.950902 -0.972718 3.197136 0.866637 0.397631 -1.017431 -1.369855 0.699963 1.811240 -3.647963 -1.487394 -0.732866 0.776342 2.091008 -2.090753 -1.364772
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 0.783269 1.386906 0.369802 -2.150809 -1.681220 2.008011 0.107914 -2.005144 -0.315886 -1.344759 0.942455 0.256898 -1.452298 -1.501201 -0.784677 -0.161215 2.232604 0.125392 0.023574 -1.305796
wb_dma_pri_enc_sub/always_3/if_1/cond -1.267802 -0.925638 -0.797202 0.296680 0.774618 -1.423361 -0.632524 0.475149 0.838340 -0.827910 0.983133 1.654394 -0.877450 -1.719985 1.150493 -1.449744 -2.189524 0.337616 -0.429167 -0.023778
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.387868 -0.484773 2.328616 1.741676 0.911425 1.609446 2.316818 -0.523801 0.820093 0.690885 0.797749 0.679428 0.918175 -2.602737 -1.328176 0.292406 3.238886 -0.707979 0.512108 -3.291334
wb_dma/wire_de_txsz_we 4.807702 1.265002 0.813117 3.050808 4.475705 2.592529 -1.687900 2.366528 -1.470361 0.430243 -1.604801 -1.270218 1.483694 0.670020 0.451773 0.596685 -0.600363 -2.119192 1.860249 1.680352
wb_dma_ch_pri_enc/wire_pri16_out 1.358982 0.266019 -0.005666 -1.297516 0.432835 0.218712 -0.807517 -1.693941 1.048537 -0.805022 1.295561 3.420434 -0.945041 -2.066425 0.267190 -0.852553 -0.056121 0.435276 1.462350 -0.949878
wb_dma_ch_pri_enc 1.294626 0.240616 -0.035048 -1.338303 0.397160 0.165203 -0.784105 -1.746067 1.072835 -0.796738 1.304577 3.403081 -0.977585 -2.054936 0.278870 -0.897012 -0.117470 0.458623 1.413621 -0.837520
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 2.208595 0.422113 1.076679 0.488279 0.985224 1.918650 0.468162 -0.270890 0.076529 0.109382 -0.072840 1.025788 0.005881 -0.652774 -0.623608 1.090404 1.654215 0.044645 1.100610 -2.223032
wb_dma_ch_rf/always_11/if_1/if_1/cond 3.596105 -0.656204 -0.484332 -0.211916 2.714547 0.328757 -0.209109 4.654705 -0.881483 -0.598325 -1.502264 3.345799 0.442374 -1.785656 1.170830 -1.400198 1.200853 -0.461203 0.384834 -3.785512
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.182461 0.193612 -1.488874 -1.267697 -1.098732 -1.102154 1.780588 5.769009 -1.987180 -2.391466 -0.161177 -0.718895 3.147341 4.259859 -0.101340 -1.299301 1.985747 0.717969 0.479778 0.270588
wb_dma_ch_pri_enc/wire_pri7_out 1.317516 0.282802 -0.002150 -1.420989 0.320169 0.186751 -0.805231 -1.917720 1.081837 -0.797517 1.345106 3.506449 -0.974339 -1.995877 0.256214 -0.910613 -0.064152 0.471588 1.498393 -0.796842
wb_dma_ch_sel/always_6/stmt_1/expr_1 2.652228 3.532617 -0.563813 -2.493825 -0.391124 1.158603 -1.181862 -4.363918 0.738937 -1.409980 0.883036 -1.062356 2.119500 0.449614 -1.261743 1.830396 2.001856 0.531075 3.424660 2.082096
wb_dma_wb_if/wire_mast_err 3.604940 1.075669 -0.682315 -3.806396 -0.259117 -0.508291 -1.024820 1.650243 0.141269 -1.425765 -0.064958 3.319817 -0.554461 1.348119 0.111749 -0.530769 1.487523 0.138514 1.764531 -2.311780
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.403779 1.437292 0.390390 0.446196 2.365935 0.964988 -0.580842 0.142262 -0.122527 1.190890 -2.361658 -1.421287 3.657344 -4.370047 -0.354436 -0.482021 2.848612 -2.982681 0.294553 0.983584
wb_dma_wb_if/input_wb_cyc_i -2.303374 2.419743 -2.540118 1.809770 -0.056769 -0.146405 1.955454 3.292876 -4.946671 -2.275123 -1.193485 -4.063301 1.223097 -0.900658 -0.299895 -3.553252 -1.743857 1.070784 -1.848237 3.717766
wb_dma_ch_sel/assign_97_valid 2.177181 -2.074379 -3.021038 -3.207643 -4.086966 -0.619230 -3.689699 2.467988 -2.079084 2.058572 -2.626469 -3.332142 4.651736 4.477428 0.687323 2.573115 4.082964 -2.015880 -0.782003 1.050452
wb_dma/wire_mast0_drdy -0.682665 3.297498 -3.674583 0.733737 -0.627364 0.905543 -4.038366 -3.749411 -4.355779 1.374062 -0.089211 -0.589082 1.051225 -1.927720 -1.693426 1.376916 0.574952 -1.386499 -0.017041 -0.474499
wb_dma_ch_pri_enc/wire_pri8_out 1.448293 0.294581 0.005450 -1.421777 0.359113 0.200711 -0.841787 -1.747832 1.023545 -0.799716 1.295369 3.463765 -0.943529 -1.925319 0.247606 -0.854431 0.032036 0.441903 1.516420 -0.830992
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.428559 0.244282 0.073330 -1.291721 0.458238 0.270450 -0.821277 -1.855262 1.126803 -0.854814 1.428270 3.560419 -1.046204 -2.025402 0.275259 -0.818124 -0.074827 0.441339 1.582794 -0.928919
wb_dma_wb_if/wire_pt_sel_o -2.636209 0.123561 -3.949922 0.745440 -1.144408 1.225901 0.475668 0.275661 -3.327313 0.140102 -1.364004 -1.133844 1.107490 -5.073788 -0.035625 -4.064190 -2.444971 2.922475 -1.892608 3.385979
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -1.241408 -1.014500 -0.809333 0.311171 0.881308 -1.458501 -0.657419 0.454787 0.915949 -0.885006 1.035669 1.813987 -0.969195 -1.827390 1.246562 -1.507631 -2.366433 0.314148 -0.370736 -0.071087
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.958955 1.582444 0.371807 -2.296349 -1.756936 2.100898 0.131837 -2.117878 -0.393731 -1.315580 0.876093 0.316576 -1.458401 -1.622349 -0.879508 -0.188668 2.417279 0.113214 -0.005841 -1.420993
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.285584 0.258084 -0.028746 -1.362968 0.391607 0.124857 -0.790797 -1.757609 1.111029 -0.828857 1.322763 3.489459 -0.980782 -2.061133 0.280981 -0.908323 -0.093903 0.452193 1.490278 -0.837128
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.958517 -0.322219 1.226915 2.534398 -0.920531 -1.673059 2.133517 0.492542 -0.074057 -1.306966 2.247279 -0.726458 2.256657 -1.522391 -0.591583 -1.250139 2.449966 -1.560695 -1.184595 0.087840
wb_dma_ch_pri_enc/wire_pri22_out 1.165961 0.207590 -0.076031 -1.338813 0.328289 0.078498 -0.818458 -1.828569 1.113690 -0.806087 1.352947 3.410066 -1.006147 -2.067353 0.335592 -0.930310 -0.160951 0.478252 1.403252 -0.758075
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.865158 1.419609 0.417737 -2.143472 -1.655563 2.095359 0.160259 -1.991236 -0.316568 -1.330915 0.944995 0.260271 -1.462889 -1.559199 -0.820974 -0.169414 2.298519 0.136182 -0.014926 -1.443939
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.437438 0.767558 -0.573901 -2.488156 -0.681955 -0.570592 -0.208716 3.478425 -0.902048 -0.643365 -1.349050 -0.130260 0.338132 3.485528 -0.200724 0.384517 1.702088 -0.331975 0.394261 -1.583642
wb_dma_ch_sel/assign_143_req_p0/expr_1 3.662358 2.251519 0.684825 -1.202190 -1.115974 -0.707024 -1.527524 2.104079 -0.715677 -1.028470 -0.841224 -0.333241 0.419387 2.304107 -0.619859 1.053156 2.099138 -2.748569 -0.095887 0.054846
wb_dma_ch_sel/assign_135_req_p0 3.177293 2.185606 0.536750 -1.251592 -1.341364 -0.712243 -1.416377 1.890641 -0.774616 -0.928631 -0.902644 -0.572896 0.317874 2.225375 -0.691617 1.044681 2.043173 -2.638819 -0.398532 0.143683
wb_dma_ch_sel/wire_gnt_p0_d -0.390109 1.985115 -1.182586 -2.482964 -2.249696 -0.194700 5.273132 0.519772 -0.752307 -1.567270 -1.172666 0.252573 3.818257 -1.552930 -2.644339 -0.452445 4.470016 3.314779 -0.675096 -2.124202
wb_dma_de/assign_20_adr0_cnt_next 0.357081 -1.649372 -1.089561 -0.325412 0.257661 1.266192 -0.723678 -0.125496 -1.389710 2.249918 0.469322 1.486678 -0.135227 3.198912 -0.275500 -0.991418 -1.041514 0.962823 0.275960 0.226267
wb_dma_wb_if/inst_check_wb_dma_wb_if -2.416125 0.752653 -1.789354 0.909373 -2.597574 0.426546 -0.247457 0.720988 -2.270795 0.297975 -1.350131 -1.400368 -0.568250 -4.481585 -0.819886 -1.561982 -1.030243 0.695858 -2.298227 0.488947
wb_dma_ch_sel/assign_153_req_p0 3.264216 2.225453 0.593120 -1.229497 -1.244829 -0.731692 -1.479185 1.813730 -0.701870 -0.891068 -0.956194 -0.394769 0.269583 1.989291 -0.671075 1.076652 1.987319 -2.672875 -0.348033 0.117291
wb_dma_de/assign_82_rd_ack/expr_1 2.195066 0.918529 -1.576048 0.579065 3.142417 1.061115 -2.217536 0.759707 -1.608097 0.899952 -2.337930 1.264207 0.840611 -3.646934 0.917166 -1.327280 -1.227860 -0.983178 0.063375 0.990873
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 2.330857 1.804223 -1.315716 -0.876661 1.730937 0.627869 -2.488727 0.134622 -0.630936 0.110453 -1.379715 0.571357 -0.161986 -0.783902 0.245474 0.126282 -1.379455 -0.608046 0.836752 0.831536
wb_dma_de/reg_de_csr_we 4.293001 2.269187 -0.689351 -0.698839 2.469735 3.154229 1.875940 -2.010084 -4.652654 2.200033 -2.801673 4.315931 1.363536 0.371567 -1.061680 -2.632305 1.908188 2.561297 2.371122 1.646224
wb_dma/wire_wb0_ack_o -2.556110 3.414827 -1.671044 1.184267 1.042045 -1.187821 0.319680 -0.754427 -2.016150 -1.179994 -0.704942 -0.153813 -0.136264 -2.271919 -0.216269 -0.432552 -0.721163 -0.051754 -2.380248 0.424577
wb_dma_ch_sel/always_9/stmt_1/expr_1 2.691141 1.200621 0.865655 -1.694952 -0.350475 1.611455 -0.212741 -2.254840 0.282719 -0.043625 0.456465 1.960965 -0.137929 -0.222932 -0.871460 0.548934 2.150612 0.160168 2.038324 -0.865349
wb_dma_ch_pri_enc/wire_pri23_out 1.331512 0.219725 -0.056110 -1.336285 0.436372 0.085238 -0.857276 -1.782560 1.130540 -0.827309 1.392286 3.544802 -1.002594 -2.090803 0.372112 -0.933618 -0.184979 0.464459 1.480564 -0.831617
wb_dma_ch_sel/assign_103_valid 3.757023 1.794377 0.497952 -2.822062 -0.530524 0.544235 -1.920199 1.359806 -0.028729 0.804943 -2.395480 -0.059321 -0.997968 1.999596 -0.730670 1.529735 1.207115 -1.882401 0.295344 -0.919864
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.082191 0.736695 0.433708 -0.284488 -1.028245 -0.798489 -1.735372 -0.552236 1.416144 0.677183 -0.354199 -2.509065 -2.060646 2.006682 -0.444126 2.007277 -2.513608 -1.265717 -1.150064 1.425234
wb_dma_rf/wire_ch1_txsz -1.096354 0.763939 -2.163559 -0.273419 0.844594 -0.309301 -1.213123 -3.229466 -0.513476 -0.775204 1.391485 1.495447 0.684278 -2.517333 0.747870 -2.025494 -2.069794 1.404307 1.240294 3.081020
wb_dma_de/always_23/block_1/stmt_13 0.783274 1.290256 -1.464361 -2.373415 -1.419209 -1.123322 -3.501417 -4.174929 3.288316 -0.012813 -1.209068 -3.351946 2.547428 -0.077573 0.322083 4.003529 -0.844867 -0.157968 0.834108 4.563972
wb_dma_de/always_23/block_1/stmt_14 0.195674 -2.071181 1.822466 -1.483105 2.397777 -0.086411 0.610803 5.471502 -0.496359 5.299135 -5.738052 0.805103 -1.393579 -0.867102 0.114303 -1.648591 1.039184 -3.065804 -2.522194 -4.222108
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.019165 -0.116728 -0.141017 1.612273 3.157565 0.863320 -0.461648 0.933506 -0.624208 1.237658 -1.295181 1.137327 1.598492 -4.976560 0.350073 -1.973606 0.482723 -1.789426 -0.192248 -0.409395
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.036583 0.995165 0.114192 -1.598520 -1.615817 -0.497190 -0.239152 -0.814730 0.820917 -0.801054 0.989956 -0.824255 -0.891193 2.986860 -0.784404 1.374002 -0.080884 0.434991 0.741056 0.035014
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.352856 0.453374 0.031933 1.414980 -0.834200 -1.394697 0.355585 0.791174 -0.731148 -1.779693 1.338931 -0.506622 1.284878 0.298952 0.095360 -0.468408 0.855115 -0.873880 -0.688921 1.023406
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 3.932142 0.866474 0.416287 -1.225942 1.216241 1.091588 -1.700271 2.076524 -0.765621 1.534450 -3.251098 0.915339 -0.093945 -0.973732 0.008118 0.235126 1.264941 -2.297456 -0.249787 -0.988712
wb_dma_ch_rf/input_ch_sel -0.783189 5.460689 -0.124526 -2.560609 1.306223 -0.501427 1.274701 -4.249952 1.847519 1.756072 -2.325724 -1.160122 -2.353487 -0.872669 -4.185088 0.843782 -3.771331 0.259721 -1.716006 0.956804
wb_dma_ch_sel/always_45/case_1/stmt_2 -1.618320 -0.907428 1.300586 1.097868 -0.026310 -0.150493 1.938154 -0.392549 0.804572 0.518804 0.969390 -0.169200 0.950523 -1.941344 -0.740177 -0.752023 1.788767 -0.653500 -0.470448 -1.202659
wb_dma_wb_if/wire_wb_addr_o 0.068974 -0.738753 -0.821842 1.321665 -0.420214 -0.488946 2.057922 2.875510 -1.195268 -1.922721 1.292495 -0.548102 2.985252 1.305030 0.204809 -1.747091 0.530536 1.007416 0.231805 1.757193
wb_dma_ch_rf/wire_ch_txsz_we 2.368035 1.394142 0.352394 0.402495 2.365628 1.006850 -0.551915 0.080455 -0.159630 1.358730 -2.526544 -1.407182 3.734786 -4.533120 -0.427206 -0.447315 2.962207 -2.961970 0.231827 0.868873
wb_dma_de/assign_70_de_adr1/expr_1 -1.530437 -0.899697 1.259893 1.114095 0.010400 -0.187151 1.783021 -0.288848 0.776830 0.521068 0.895819 -0.189367 0.958026 -1.865073 -0.679857 -0.749371 1.691352 -0.736466 -0.466139 -1.097707
wb_dma_ch_sel/assign_116_valid 3.919610 1.825317 0.479500 -2.822065 -0.397725 0.692698 -1.880520 1.378222 -0.065137 0.846407 -2.501138 0.158265 -0.883879 1.780485 -0.790258 1.548256 1.337494 -1.865560 0.342196 -1.135057
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 3.128567 2.709857 0.684936 -4.069982 -1.825396 -0.189858 -1.346559 -3.092486 2.468827 -1.657187 1.119780 0.135129 0.349821 1.556080 -1.135483 2.078577 2.455292 -0.481334 2.801976 0.326289
wb_dma_ch_rf/always_22/if_1/if_1/cond 0.413687 -1.603846 -1.119297 -0.322798 0.197806 1.235882 -0.704610 -0.061261 -1.356593 2.112833 0.506885 1.463298 -0.075897 3.190698 -0.313976 -1.000812 -0.952273 0.910583 0.280699 0.211982
wb_dma_wb_mast/wire_wb_addr_o -0.093556 -0.726526 -0.860885 1.278071 -0.406897 -0.497365 2.061412 2.723669 -1.164789 -1.866071 1.305221 -0.535091 2.910068 1.102173 0.184624 -1.807919 0.369670 1.073635 0.159692 1.809622
wb_dma_ch_rf/reg_ch_csr_r2 3.483434 -0.593641 -0.431514 -0.138669 2.662274 0.427824 -0.142979 4.364860 -0.856127 -0.511301 -1.484514 3.305243 0.439257 -1.874468 1.071988 -1.303738 1.201926 -0.424694 0.376851 -3.761694
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 0.200057 -1.224363 -0.931232 -0.643954 -1.299139 -1.246406 -0.268339 -0.505263 1.834132 -1.450750 -1.877076 -0.238540 0.872190 -2.144143 1.775930 2.718508 0.594111 1.716565 -1.952105 -0.386946
wb_dma_ch_sel/assign_11_pri3 2.250850 0.460046 1.086986 0.519239 0.978869 1.971485 0.460175 -0.238655 0.071865 0.096868 -0.078771 1.044880 0.001180 -0.696335 -0.629243 1.116632 1.704839 0.025876 1.106330 -2.260634
wb_dma_de -3.425956 1.100245 -2.291569 -1.652997 -1.013349 -3.036603 -0.045064 -0.251152 -0.700353 2.811216 -1.582876 -0.261465 1.770269 -0.551289 -1.983049 -1.377455 -0.960213 -0.783234 -2.115628 0.356711
wb_dma_wb_slv/wire_wb_data_o -5.239249 -1.640193 -0.316086 0.693204 1.955472 -2.141845 3.149876 4.039446 -0.472297 1.527373 -0.367806 -2.089504 0.735010 0.715716 -0.337612 -2.220192 -3.228024 0.285262 -0.205023 -0.556187
wb_dma_inc30r/always_1/stmt_1 -0.775424 -5.481343 -0.848652 -0.465023 -1.392575 0.430181 2.381465 2.494485 2.600307 1.123192 -1.495065 -1.771057 4.587627 -1.483227 1.432469 1.341879 2.363474 2.278562 -1.053928 -0.779860
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.284187 -0.927339 -0.806966 0.296336 0.751935 -1.424119 -0.629589 0.396689 0.857984 -0.791769 0.983935 1.677336 -0.902410 -1.802353 1.207008 -1.468767 -2.266099 0.330183 -0.418714 0.049113
wb_dma_ch_sel/assign_127_req_p0 4.725846 0.306495 0.301396 -0.506797 1.904209 1.771922 0.475081 4.072370 -1.707916 0.241149 -2.486434 1.760147 1.300848 -0.186873 -0.096971 0.075368 3.449937 -0.718354 0.771358 -3.867196
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.370022 0.228690 0.065108 -1.296444 0.398847 0.213807 -0.791462 -1.816773 1.111056 -0.816486 1.385881 3.477487 -1.001855 -1.993166 0.289729 -0.855000 -0.062483 0.447622 1.504389 -0.876856
wb_dma_ch_sel/assign_94_valid 0.565196 1.491984 -1.092133 0.603676 -0.630865 -4.066637 -4.008838 0.422451 2.129669 -1.257480 -0.805244 0.063126 3.650677 -2.473872 1.401356 2.607607 -0.618902 -2.028613 1.277090 2.677202
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 1.207674 0.587561 -0.357393 0.637774 3.094618 -0.380114 -1.284173 0.546169 0.681501 0.482168 -1.549697 0.104138 2.808219 -6.056353 0.695931 -1.731191 0.775090 -2.784233 -0.160703 0.873018
wb_dma_ch_pri_enc/wire_pri12_out 1.405088 0.242906 0.041156 -1.375519 0.448831 0.183024 -0.858279 -1.840239 1.157965 -0.867008 1.428177 3.646710 -1.069570 -2.078228 0.333884 -0.972663 -0.160019 0.455987 1.557264 -0.899873
wb_dma_ch_rf/always_20/if_1/block_1 -3.314563 -0.700202 -1.614489 -5.824068 -3.718588 -0.600709 -0.330847 0.970754 -0.483735 1.584522 -1.965228 -2.322070 -2.782220 2.832495 -0.086642 -0.896989 -0.243334 0.560271 -3.037987 -0.651069
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.952458 1.506927 0.415824 -2.223165 -1.654872 2.119081 0.107469 -1.988385 -0.298896 -1.425617 0.928479 0.344774 -1.492699 -1.610124 -0.800838 -0.200506 2.307026 0.105643 0.041648 -1.468287
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 3.899226 0.108139 -0.593962 -2.179825 1.423648 0.130913 -0.780096 2.417727 -0.603510 -0.709137 -0.899419 4.221374 0.231141 -1.526288 0.806857 -1.778288 1.656511 -0.316198 1.247619 -2.530198
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -1.043742 -0.163251 0.289611 1.322375 0.617110 -0.319899 -1.485778 0.188327 0.594747 1.426787 -1.361708 -1.681055 -1.093111 -1.124108 0.280308 0.589145 -2.426495 -1.707791 -1.817707 1.389272
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 1.662295 2.198071 1.058874 -2.054058 -0.927873 1.064832 1.057361 -3.781150 -0.323496 1.467240 -0.943020 3.603009 -1.801149 -0.502337 -2.005100 0.271017 1.102209 1.143877 0.986477 -0.745732
wb_dma_wb_if/input_slv_din -5.155774 -1.535464 -0.346914 0.603125 1.937428 -2.111461 3.044568 3.866416 -0.451346 1.565106 -0.323684 -1.896760 0.793588 0.674622 -0.390286 -2.208383 -3.178483 0.262010 -0.082522 -0.581688
wb_dma_ch_sel/assign_94_valid/expr_1 0.522256 1.647385 -1.285762 0.406874 -0.596247 -4.030948 -4.002487 0.384048 1.773358 -1.219530 -0.861151 0.123516 3.741856 -2.543905 1.380283 2.311164 -0.558388 -1.962829 1.295026 2.770566
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 3.353241 0.604275 0.758783 -0.931742 0.967681 -0.865122 -2.787346 2.214406 0.277565 0.142037 -1.031342 -0.286048 -0.418612 2.599532 1.013328 -0.761833 -1.435645 -3.018960 0.786332 3.349007
wb_dma_de/always_21 2.166953 3.082024 -0.238473 -1.735924 -0.746555 2.443626 -0.333028 -4.711922 -0.455813 -0.718667 1.354979 -0.068039 0.692322 1.682328 -1.835424 1.886837 1.710330 1.607317 3.448818 0.908802
wb_dma_de/always_22 -2.869306 1.738903 -1.531239 -0.792149 1.035109 -4.791757 0.195914 0.225294 -0.482892 3.889826 -2.813242 1.433645 2.429302 -0.187794 -2.078945 -1.524189 -1.720971 -1.282108 -0.766042 0.555899
wb_dma_de/always_23 -2.396744 1.545493 -1.407834 -0.892334 1.033408 -4.481717 0.074958 -0.039413 -0.252672 3.946726 -2.783356 1.614541 2.440999 -0.067069 -1.937542 -1.155207 -1.469777 -1.157224 -0.467606 0.321066
wb_dma_ch_pri_enc/wire_pri1_out 1.297422 0.224061 -0.017524 -1.352923 0.392943 0.150129 -0.828019 -1.774588 1.107452 -0.808252 1.345111 3.479890 -0.980925 -2.048576 0.293550 -0.868958 -0.096847 0.458223 1.459621 -0.853225
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.252934 -0.986295 -0.756664 0.326373 0.865338 -1.415136 -0.673252 0.386718 0.920627 -0.841208 1.061271 1.750682 -0.951329 -1.858348 1.228978 -1.480542 -2.348951 0.329034 -0.371238 0.002035
wb_dma_de/assign_78_mast0_go -1.214025 -0.959300 -0.817456 0.317761 0.773487 -1.415962 -0.653067 0.432956 0.824480 -0.787049 0.953084 1.654059 -0.897345 -1.758635 1.176088 -1.417475 -2.215868 0.308212 -0.412243 -0.001979
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.434785 0.479055 0.058238 1.507295 -0.843699 -1.445999 0.367315 0.779095 -0.744124 -1.829162 1.468780 -0.581680 1.299481 0.297715 0.107962 -0.478688 0.857885 -0.872309 -0.686535 1.083593
wb_dma_de/wire_dma_done 2.934825 1.383019 -1.635705 -3.104598 0.133981 -1.552867 -2.309164 -1.190077 2.133808 0.725627 -3.665743 1.371166 1.358074 -1.596768 0.307954 2.656203 -0.571859 0.488705 0.194983 0.804833
wb_dma_ch_sel/assign_150_req_p0/expr_1 3.107729 2.203524 0.527970 -1.131201 -1.321435 -0.768630 -1.430795 1.899509 -0.779972 -0.936793 -0.855154 -0.653785 0.357031 2.064756 -0.715441 1.041180 2.000875 -2.651544 -0.466125 0.195074
wb_dma_rf/input_wb_rf_adr -4.037379 0.273476 -1.580052 -3.307024 -1.199534 -4.959726 -0.629397 2.003533 0.523903 0.180993 -2.211329 -2.762280 0.497222 -1.014637 1.948330 -5.272387 -3.834339 -1.972497 -2.846340 7.971984
wb_dma_wb_if -5.165170 1.921603 -2.625403 0.481454 -1.778707 -2.247036 0.967506 -0.614787 -3.431116 0.396959 -2.013460 -1.324617 -0.047586 -3.361657 -0.231813 -3.170743 -0.748946 0.909829 -3.960483 2.219316
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 4.294979 2.284463 -0.813596 -0.888441 2.368799 3.052663 1.743784 -2.036468 -4.626410 2.171087 -2.813358 4.311035 1.421606 0.168303 -1.040293 -2.600192 2.024989 2.498762 2.294867 1.557034
wb_dma_ch_pri_enc/wire_pri25_out 1.463668 0.265716 0.056100 -1.339621 0.478081 0.232107 -0.790706 -1.731013 1.140974 -0.822201 1.351664 3.569400 -1.010032 -2.035176 0.298074 -0.878324 -0.025336 0.467031 1.563817 -0.938980
wb_dma_wb_mast/reg_mast_cyc -1.242030 -0.957313 -0.817806 0.307648 0.777479 -1.416855 -0.676981 0.482344 0.820951 -0.810458 0.966174 1.678750 -0.874338 -1.764649 1.198494 -1.478277 -2.241194 0.291603 -0.393281 0.024848
wb_dma_ch_rf/input_wb_rf_we -2.626643 -1.280384 -4.114663 -2.588054 -0.322944 -1.130332 1.199055 -2.104092 -1.620571 -0.103343 -1.574009 -3.805603 2.634864 -1.934329 0.297823 -2.498008 0.918874 1.001542 -5.307663 1.460245
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -3.274716 -0.723497 -1.457523 -5.818275 -3.804696 -0.465249 -0.149852 0.938127 -0.413875 1.400956 -1.746306 -2.291707 -2.808151 2.818838 -0.155375 -0.870555 -0.026432 0.652539 -2.942091 -0.819386
wb_dma_ch_rf/always_20 -3.366652 -0.731445 -1.578620 -5.887782 -3.836313 -0.550163 -0.227533 1.001789 -0.421925 1.471733 -1.804599 -2.460101 -2.744994 2.970422 -0.137010 -0.910324 -0.159788 0.613541 -3.065227 -0.672580
wb_dma_de/always_6/if_1 1.209049 0.515781 -0.218981 0.953447 3.224192 -0.193529 -1.007490 0.452515 0.619745 0.536683 -1.438755 0.143586 2.846413 -6.144853 0.616820 -1.780089 0.882408 -2.661368 -0.067581 0.775340
wb_dma_wb_slv/always_4/stmt_1 -2.774524 1.124298 -0.908012 -2.482116 -3.120337 -3.913911 -1.699413 -0.348220 -3.548243 -0.052940 0.563528 -3.995183 1.568321 3.706181 0.545390 -5.182208 0.249977 -3.668288 0.933692 8.216637
wb_dma_de/assign_3_ptr_valid -0.156921 1.204885 2.255174 -0.841043 -0.980952 0.648985 2.850412 -3.790511 0.441692 2.006257 -0.140278 3.232121 -0.819241 -2.282422 -2.572316 -0.585314 2.568664 0.370133 0.333038 -1.697725
wb_dma_wb_mast/input_pt_sel 0.084983 -1.597061 -2.871088 1.844042 3.678481 1.939615 1.622152 -0.316186 -2.307127 -0.257622 1.256701 2.023328 2.923234 -0.551385 1.449628 -4.542411 -2.975081 4.343071 2.634908 4.524148
wb_dma_ch_pri_enc/wire_pri15_out 1.357226 0.210313 0.014891 -1.355168 0.465517 0.156137 -0.862854 -1.882121 1.180360 -0.874693 1.436565 3.592719 -1.082216 -2.093610 0.354399 -0.909869 -0.194137 0.450673 1.551731 -0.839696
wb_dma_wb_slv/input_wb_we_i 3.651992 -1.281194 -0.997491 -0.022459 1.486545 -1.143215 -1.206984 2.771842 -2.050066 -1.826888 3.961149 3.784861 0.773762 8.521886 1.468307 -4.226499 -1.895511 0.610461 2.959872 3.904997
wb_dma_de/reg_tsz_cnt_is_0_r 3.208189 1.052589 -0.422327 2.426803 3.807413 2.772457 -0.998412 2.457172 -2.539962 1.795747 -3.777739 -1.054882 1.716677 -2.323002 0.124387 0.612926 0.460803 -1.479356 -0.322054 -0.531055
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 2.957973 -4.677434 -0.010815 -1.767208 2.740839 1.370140 -1.499183 1.398756 -0.514113 5.053889 -4.349492 3.070331 1.349597 -0.255891 2.811864 -1.791368 0.845866 -0.234279 0.688723 0.733820
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.354363 0.250798 0.003359 -1.397936 0.414144 0.151420 -0.854863 -1.823362 1.163624 -0.859376 1.397278 3.565274 -0.992579 -2.076412 0.289780 -0.884683 -0.123641 0.470360 1.526015 -0.871229
wb_dma/wire_mast1_drdy -0.145761 -0.311443 -1.880884 -2.556564 -0.168516 -1.756198 -0.762136 1.163856 -0.278542 -0.443082 -0.987976 2.876780 -0.296423 -2.421990 1.156383 -2.371786 -0.384523 0.352003 -0.786303 -0.644408
wb_dma_ch_rf/wire_ch_csr_we -2.337106 -0.903724 -3.788742 -3.772906 -0.287069 -1.000195 2.000896 0.783084 -2.001685 2.563340 -2.081542 -2.390273 3.814272 0.811373 -1.710340 -2.325948 0.680463 0.867755 -2.330878 0.252441
wb_dma_ch_pri_enc/inst_u9 1.474781 0.271654 0.028400 -1.371813 0.434874 0.232994 -0.826217 -1.813869 1.074174 -0.824874 1.361200 3.571918 -0.985918 -2.047492 0.259085 -0.842922 -0.012921 0.460419 1.563915 -0.901331
wb_dma_ch_rf/assign_8_ch_csr -4.673135 1.242900 -2.830264 -1.772857 -0.790789 -2.835992 1.538762 1.565152 -1.991943 2.300277 -2.824919 -2.398445 1.429336 -1.147937 -2.016111 -1.761697 -2.657309 -0.382807 -3.004811 1.363960
wb_dma_ch_rf/wire_this_ptr_set 1.694143 2.192547 1.107237 -1.941491 -0.889532 1.092741 1.090819 -3.617336 -0.395352 1.494535 -1.043775 3.566552 -1.818726 -0.425469 -1.987319 0.283791 1.084229 1.104400 0.928795 -0.765946
wb_dma_ch_pri_enc/inst_u5 1.442562 0.293753 0.028786 -1.362020 0.428779 0.269270 -0.826732 -1.829441 1.116766 -0.805957 1.365750 3.579130 -1.013185 -2.063695 0.286040 -0.848624 -0.060595 0.504056 1.564494 -0.912257
wb_dma_ch_pri_enc/inst_u4 1.406571 0.244650 0.040337 -1.285222 0.418541 0.248540 -0.786101 -1.821161 1.108073 -0.794622 1.388857 3.516088 -0.988901 -2.034527 0.270500 -0.834027 -0.083830 0.452900 1.549232 -0.873178
wb_dma_ch_pri_enc/inst_u7 1.208673 0.296497 0.023941 -1.352798 0.337007 0.187428 -0.783886 -1.975614 1.127496 -0.791426 1.362243 3.432005 -1.005759 -2.046228 0.261625 -0.847617 -0.124464 0.466107 1.488686 -0.738603
wb_dma_ch_pri_enc/inst_u6 1.402000 0.211001 0.057588 -1.259663 0.536816 0.205731 -0.825739 -1.742037 1.156687 -0.852967 1.416088 3.601080 -1.059957 -2.126834 0.354096 -0.916078 -0.143795 0.454531 1.578799 -0.912701
wb_dma_ch_pri_enc/inst_u1 1.607992 0.239136 0.054208 -1.342326 0.487887 0.310682 -0.831106 -1.823956 1.114890 -0.874479 1.415642 3.645988 -0.978233 -2.019738 0.280512 -0.833514 0.027984 0.456768 1.644688 -0.994819
wb_dma_ch_pri_enc/inst_u0 1.360775 0.284938 0.065504 -1.266212 0.450794 0.239765 -0.796959 -1.797329 1.071394 -0.773080 1.310764 3.472438 -0.954179 -2.074166 0.262922 -0.818825 -0.075543 0.437910 1.501715 -0.932002
wb_dma_ch_pri_enc/inst_u3 1.251469 0.270058 -0.039944 -1.366184 0.354579 0.151275 -0.816372 -1.799575 1.091756 -0.776333 1.303727 3.449311 -0.962531 -2.033324 0.290582 -0.905032 -0.096433 0.463826 1.431339 -0.816702
wb_dma_ch_pri_enc/inst_u2 1.327320 0.246871 0.032174 -1.342525 0.435978 0.180403 -0.811599 -1.816112 1.097395 -0.781214 1.365850 3.514654 -1.003428 -2.076434 0.310949 -0.886089 -0.103444 0.482251 1.490930 -0.882738
wb_dma/wire_de_start 0.666553 1.752577 -1.284571 0.535625 -0.541826 -3.874218 -3.918266 0.380707 1.625806 -1.176229 -1.023228 -0.111161 4.032484 -2.605728 1.252409 2.427536 -0.336061 -2.005245 1.233419 2.889751
wb_dma_ch_sel/assign_130_req_p0/expr_1 3.151551 -0.640467 -0.178524 2.273329 1.953328 0.931412 1.056911 6.442112 -2.055630 -0.204560 -2.215860 -0.665045 2.863574 -0.212322 0.341651 -0.944064 1.185122 -1.281770 -0.941339 -0.533436
wb_dma_rf/wire_ch_stop 3.647049 0.991626 -0.591440 -3.748075 -0.274908 -0.447376 -0.959952 1.649425 0.200252 -1.417728 0.018913 3.345213 -0.637972 1.393425 0.119199 -0.504335 1.498552 0.131476 1.794363 -2.415040
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 2.239074 0.395641 1.090086 0.459425 0.933141 1.940544 0.440631 -0.282530 0.082392 0.110187 -0.047671 1.076820 0.005157 -0.633888 -0.614355 1.052542 1.675587 0.050353 1.120077 -2.243427
wb_dma_ch_rf/input_de_adr0 -3.430820 -0.631029 -1.584314 -5.892566 -3.726591 -0.516365 -0.171040 0.874148 -0.501556 1.489402 -1.879315 -2.333484 -2.868155 2.697680 -0.174591 -1.032022 -0.140517 0.630334 -3.151006 -0.748973
wb_dma_ch_rf/input_de_adr1 -1.615230 -0.874027 1.212767 1.155937 0.003998 -0.190726 1.820671 -0.240410 0.729214 0.541539 0.840026 -0.201663 0.951932 -1.901170 -0.687514 -0.798579 1.598366 -0.722446 -0.476979 -1.060655
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.362137 -0.982590 -0.887070 0.311803 0.757345 -1.507983 -0.647737 0.489044 0.807031 -0.803609 0.941236 1.609605 -0.890451 -1.824691 1.224092 -1.492713 -2.346709 0.330699 -0.529218 0.048873
wb_dma_wb_if/input_wbs_data_i -3.186269 2.919579 -1.622705 0.404176 -1.328458 -1.109466 0.754711 -1.964263 -3.053532 0.818274 -2.619739 -0.416984 -0.887871 -1.408727 -0.306455 -1.311378 -0.558619 1.159813 -3.668830 3.525587
wb_dma_de/reg_tsz_dec 1.174443 0.728438 -1.534570 1.903904 2.883296 0.971664 -1.428238 2.623349 -2.705508 1.653730 -3.670656 -2.012496 1.892993 -1.614129 0.658700 -0.431078 -0.991644 -1.461067 -1.255137 1.709419
wb_dma_ch_sel/input_ch0_am0 0.337650 -1.662858 -1.042339 -0.317106 0.193527 1.191750 -0.714014 -0.097714 -1.364448 2.224871 0.463371 1.464144 -0.125373 3.216745 -0.260054 -0.986742 -1.013773 0.912057 0.283619 0.255321
wb_dma_ch_sel/input_ch0_am1 1.230791 -1.743618 -0.303172 -0.868901 -0.736721 -0.404741 -0.475889 0.092583 2.177991 0.101190 -1.086363 0.132199 1.719814 -0.258043 0.747156 2.737959 1.088246 0.919189 0.027636 -1.124012
wb_dma_ch_sel/assign_162_req_p1 -1.296160 -0.995384 -0.823722 0.344841 0.826182 -1.439678 -0.660078 0.410919 0.895630 -0.855598 1.044252 1.760634 -0.920958 -1.843855 1.236947 -1.469788 -2.338402 0.308279 -0.435679 0.024682
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.808266 1.395897 -0.098835 2.074894 2.249440 3.337439 0.543097 -1.985617 -1.558924 0.253534 -0.122459 -0.091372 1.754929 -1.802858 -0.787412 1.019437 1.353957 1.040483 1.906231 -0.433557
wb_dma_rf/wire_ch5_csr -2.794470 -0.043999 -3.027280 -0.427839 -3.183748 0.199299 -0.450425 -0.516279 -3.321450 1.714866 -2.103092 -1.463704 1.319328 -1.861022 -0.419352 -0.535146 0.513663 0.435108 -3.618217 1.957909
wb_dma_ch_rf/wire_ch_am1_we 0.044420 -1.152785 -0.995106 -0.576419 -1.287830 -1.226578 -0.229539 -0.622617 1.798951 -1.444707 -1.950648 -0.214693 0.755313 -2.345301 1.792550 2.792776 0.417780 1.807996 -2.158205 -0.424324
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -1.322923 -0.944625 -0.843197 0.300586 0.770118 -1.423596 -0.641982 0.450514 0.838900 -0.803565 0.952140 1.686333 -0.886100 -1.779026 1.221954 -1.462341 -2.311725 0.321763 -0.451438 0.026698
wb_dma_ch_rf/always_2/if_1/if_1/block_1 0.068325 1.300513 2.227215 -0.863354 -0.925135 0.824012 2.875174 -3.915114 0.358171 2.037994 -0.168354 3.361048 -0.839354 -2.239875 -2.623237 -0.475255 2.676808 0.456751 0.466373 -1.739226
wb_dma_inc30r/wire_out -3.081530 -4.633340 -2.908760 -2.231013 -1.914546 1.004085 2.767079 2.317318 0.901139 1.660737 -1.270695 -1.178984 3.212606 -1.534820 0.070874 -0.893962 1.279464 3.468452 -3.143913 -2.263054
wb_dma_ch_pri_enc/reg_pri_out 1.335028 0.254570 0.010875 -1.361806 0.399607 0.160021 -0.788132 -1.774075 1.056285 -0.808036 1.332869 3.463743 -0.949835 -2.060655 0.296527 -0.914974 -0.076622 0.465843 1.470218 -0.843165
wb_dma/input_wb0_we_i 3.599940 -1.149758 -1.171529 0.060254 1.486246 -1.256428 -1.297554 2.875678 -2.135333 -1.880991 3.901403 3.678432 0.874594 8.351005 1.447668 -4.227344 -1.941029 0.492560 2.802439 3.961456
wb_dma_de/always_2/if_1/if_1/stmt_1 -2.722745 -3.230866 -3.164230 -3.167725 -2.375326 0.354990 -0.137926 0.848389 0.943782 1.529289 -2.237778 -1.141207 0.569844 -1.103768 0.771771 1.114292 0.019168 2.644771 -3.960983 -2.456516
wb_dma_ch_rf/wire_ch_txsz_dewe 4.747658 1.279907 0.824038 3.170954 4.578977 2.715155 -1.729281 2.231657 -1.491908 0.525587 -1.674493 -1.344707 1.505090 0.504279 0.452499 0.694520 -0.711494 -2.074689 1.874203 1.718417
wb_dma_de/always_22/if_1/stmt_2 -2.527436 1.578020 -1.399160 -0.944002 1.084641 -4.421938 0.255774 -0.080919 -0.348615 3.956703 -2.907571 1.428804 2.239208 0.095423 -2.054865 -1.262757 -1.620243 -1.066255 -0.696922 0.436948
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 4.159796 0.054401 0.700484 -0.184396 1.735324 -0.239027 -0.749099 4.131671 -0.567559 -1.223897 -0.118578 0.554929 0.899844 3.556925 0.967588 -0.970730 0.547689 -1.462314 1.947784 0.668343
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.298319 0.251527 0.011485 -1.353444 0.386966 0.180214 -0.804915 -1.889451 1.149742 -0.806960 1.380481 3.536759 -1.041350 -2.041967 0.290958 -0.908242 -0.101482 0.490655 1.549860 -0.850193
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 0.206226 -1.237198 -0.937661 -0.515655 -1.199034 -1.186945 -0.240523 -0.660179 1.972240 -1.627493 -1.895631 -0.218927 0.808102 -2.509272 1.927810 2.876824 0.535314 1.794717 -2.124738 -0.478431
wb_dma_ch_sel/assign_149_req_p0/expr_1 3.350483 2.244673 0.570967 -1.165471 -1.149333 -0.785497 -1.541946 1.993458 -0.726734 -0.942814 -0.951110 -0.462258 0.379863 2.058602 -0.638476 1.033537 1.944582 -2.711914 -0.333516 0.178730
wb_dma/wire_de_ack 1.448277 4.393616 -0.299108 -2.777608 -1.109899 0.592609 0.139557 -5.770985 0.078132 0.208950 -0.489998 0.634730 0.355727 0.278669 -2.347705 1.570000 0.965841 1.503198 2.241596 2.072977
wb_dma_wb_mast/always_1/if_1 -3.402121 3.215401 -1.680477 0.288378 -1.467915 -1.178749 0.952694 -2.154565 -3.211207 0.898658 -2.912930 -0.696797 -0.979134 -1.379075 -0.477898 -1.392543 -0.799809 1.241769 -3.985206 3.862955
wb_dma_wb_if/wire_wb_cyc_o -1.254468 -0.923535 -0.840259 0.316944 0.764539 -1.384252 -0.641079 0.451859 0.816423 -0.813404 0.946396 1.609043 -0.879514 -1.759411 1.161933 -1.447904 -2.228521 0.329583 -0.431605 0.031252
wb_dma_ch_sel/assign_143_req_p0 3.539436 2.240468 0.568074 -1.280264 -1.164633 -0.688378 -1.518070 1.980698 -0.741277 -0.931573 -0.933037 -0.331997 0.396817 2.182043 -0.642774 1.017292 2.138469 -2.679071 -0.215072 0.070272
wb_dma_wb_mast/wire_mast_err 3.630586 1.099723 -0.691527 -3.908030 -0.331846 -0.594966 -1.085688 1.555614 0.183414 -1.410587 -0.046630 3.293916 -0.615971 1.421815 0.107722 -0.519636 1.456626 0.139411 1.819512 -2.264717
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 2.150270 0.381292 1.036887 0.493022 0.951915 1.911900 0.451373 -0.217623 0.065922 0.111522 -0.086610 0.969245 0.022814 -0.626566 -0.611980 1.043256 1.651496 0.022692 1.062437 -2.226985
wb_dma/wire_slv0_dout -3.067741 1.290051 -1.282688 -2.387183 -3.058165 -4.083530 -2.398006 -0.230411 -3.668585 0.790497 -0.497208 -5.146558 1.732911 3.338506 0.293116 -4.947352 -0.458394 -4.608374 -0.283711 9.038095
wb_dma_ch_sel/reg_am1 1.364803 -1.776155 -0.255432 -0.914686 -0.673335 -0.340658 -0.527965 0.082663 2.260546 0.098220 -1.117563 0.210059 1.746695 -0.279055 0.766815 2.732514 1.147163 0.889024 0.125975 -1.119828
wb_dma_ch_sel/input_next_ch 3.062708 1.545376 -1.403711 -2.652954 0.509272 -1.148802 -2.300855 -1.422558 2.066772 0.886547 -3.719843 1.410222 1.094787 -1.853083 0.240183 2.752037 -0.754868 0.376713 0.230337 0.809182
wb_dma_de/always_9 1.229083 0.689969 -1.543455 1.848665 2.856371 0.924741 -1.397066 2.789312 -2.690166 1.628706 -3.692948 -2.071923 1.895060 -1.492845 0.690509 -0.392485 -0.984393 -1.463168 -1.274635 1.636763
wb_dma_de/always_8 2.700550 -0.072145 -0.411333 -0.953098 1.892231 -0.218870 -2.208058 2.548853 -0.042736 0.776708 -2.368831 2.503668 -0.870658 -2.708922 1.120841 -1.184317 -0.703690 -1.931268 -0.711233 -1.136870
wb_dma_wb_mast/always_1/if_1/cond -3.302507 3.208367 -1.704176 0.086337 -1.404065 -1.059728 0.962844 -2.342843 -3.107833 1.069246 -2.937274 -0.567913 -1.077358 -1.273083 -0.588133 -1.360470 -0.888521 1.350029 -3.728932 3.879495
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.099220 0.082492 -1.588514 -1.040091 -1.008773 -1.063142 1.924858 5.959484 -2.224399 -2.345399 -0.231867 -0.665458 3.459859 4.046100 -0.062548 -1.497328 2.076413 0.826769 0.366820 0.369525
wb_dma_rf/always_1/case_1/stmt_12 -3.381159 0.890374 0.342069 1.260135 -2.027512 0.912016 -0.563826 -2.235192 -1.598588 2.418914 -1.107184 0.107324 -1.772357 -3.636368 -0.624031 -0.324229 -0.469435 -0.605947 -1.158885 1.053518
wb_dma_rf/always_1/case_1/stmt_13 -1.029990 0.357109 -0.651014 0.160087 -0.529960 -0.962885 0.243274 -0.535407 -0.020874 -1.532997 -1.028954 -0.375725 -0.794293 -2.151112 1.134967 0.313049 -0.622689 0.902343 -2.220044 0.554175
wb_dma_de/always_3 -0.147765 -2.911527 -0.046105 1.227602 -1.014928 -1.085133 3.033290 2.441702 1.456714 -1.201648 0.894001 -0.445837 5.288879 -0.889484 0.220759 -0.050823 2.930308 1.082067 -0.160849 -0.076199
wb_dma_de/always_2 -2.061983 -1.837264 -1.675079 -6.673173 -4.338293 -0.982829 -0.730488 0.903893 1.537021 1.249465 -2.785639 -2.204370 -1.340405 2.336541 0.490040 1.426004 0.937500 1.162083 -2.973964 -1.686510
wb_dma_de/always_5 3.958154 0.794175 0.434614 -1.204724 1.197282 1.175491 -1.635422 2.186325 -0.829979 1.554778 -3.353759 0.897051 -0.058363 -0.965337 -0.039663 0.227850 1.415014 -2.304611 -0.313593 -1.154393
wb_dma_de/always_4 2.774777 -0.049812 -0.314085 -0.826357 1.981452 -0.195610 -2.304893 2.542452 -0.005112 0.763095 -2.303519 2.406545 -0.929189 -2.581919 1.114263 -1.193679 -0.885169 -2.051225 -0.665780 -0.873306
wb_dma_de/always_7 3.299612 1.012942 -0.445419 2.256564 3.697185 2.741053 -1.012394 2.507220 -2.491017 1.760867 -3.705728 -1.054691 1.746536 -2.182920 0.094118 0.625984 0.587783 -1.476166 -0.276033 -0.564273
wb_dma_de/always_6 1.353392 0.542509 -0.352509 0.698018 3.213429 -0.381450 -1.256179 0.642593 0.663738 0.424591 -1.519351 0.270232 2.790933 -6.055346 0.730680 -1.836269 0.737071 -2.737331 -0.073133 0.826026
wb_dma_ch_sel/input_ch3_txsz 2.707494 1.245956 0.860104 -1.703841 -0.394963 1.644665 -0.174771 -2.324478 0.263163 -0.055647 0.399458 1.929782 -0.125090 -0.257047 -0.910648 0.562755 2.251811 0.155163 2.014299 -0.909046
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -1.143106 -0.186813 0.344284 1.448515 0.676812 -0.352233 -1.560812 0.187596 0.640448 1.461719 -1.432817 -1.742728 -1.188581 -1.166518 0.332428 0.647260 -2.606261 -1.779615 -1.909246 1.459824
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -1.209532 -0.942362 -0.754398 0.348558 0.784813 -1.363365 -0.619665 0.432867 0.839827 -0.772094 0.942772 1.623558 -0.905380 -1.723153 1.160341 -1.391851 -2.214420 0.316783 -0.373924 -0.029350
wb_dma_ch_rf/always_11/if_1 3.516034 -0.647591 -0.417831 -0.148480 2.743070 0.378706 -0.191021 4.497429 -0.831144 -0.589484 -1.423798 3.342611 0.418091 -1.776505 1.146894 -1.375493 1.121791 -0.430211 0.427722 -3.712234
wb_dma_ch_sel/assign_147_req_p0/expr_1 3.615803 2.350901 0.666614 -1.491814 -1.352810 -0.685968 -1.477603 1.946360 -0.661002 -1.075371 -0.808420 -0.393329 0.320028 2.478530 -0.767652 1.203645 2.242431 -2.641472 -0.089023 -0.021251
wb_dma_ch_sel/always_45/case_1/cond -1.854622 -0.371232 1.321419 2.500343 -0.865090 -1.595803 2.136536 0.474508 0.044964 -1.219826 2.223464 -0.637521 2.201990 -1.596720 -0.572082 -1.245054 2.526095 -1.586318 -1.097842 -0.052252
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.465151 0.517532 0.011354 1.491635 -0.881469 -1.454514 0.343926 0.695081 -0.783559 -1.802966 1.401405 -0.546230 1.325367 0.199165 0.098393 -0.548785 0.802769 -0.851369 -0.756336 1.111436
wb_dma_de/assign_68_de_txsz 3.692482 1.684053 -0.856772 1.315777 3.734392 1.458695 -1.869154 2.497971 -1.279030 0.903234 -4.081015 -1.999897 3.113657 -3.227170 0.513042 0.762681 0.937127 -2.421888 -0.173583 0.705570
wb_dma_de/always_23/block_1/case_1/block_10/if_2 2.417617 3.500453 -0.607549 -2.601856 -0.604729 0.975897 -1.167188 -4.378683 0.792766 -1.431713 0.925849 -1.147881 2.077977 0.517605 -1.227941 1.815829 1.947712 0.551148 3.264376 2.136351
wb_dma_ch_rf/always_20/if_1 -3.141746 -0.599712 -1.469401 -6.018440 -3.783943 -0.491007 -0.201333 0.919379 -0.412744 1.390819 -1.842364 -2.305166 -2.847235 2.897842 -0.137793 -0.903002 0.011627 0.603389 -2.910150 -0.763628
wb_dma/input_wb0s_data_i -3.351179 3.178809 -1.663358 0.182293 -1.484600 -1.163076 0.953779 -2.136884 -3.124752 0.945470 -2.901635 -0.548226 -1.147160 -1.177359 -0.464694 -1.358266 -0.818342 1.318867 -3.891836 3.856194
wb_dma_de/reg_dma_done_d 1.892466 3.259223 -1.047455 -1.989309 1.095114 -0.897865 -1.861577 -1.517727 0.025735 0.841058 -2.824386 1.327248 -0.596293 -1.638652 -0.540026 0.180018 -1.827810 -0.539759 0.115970 1.916435
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 0.004200 1.019826 0.112851 -1.695866 -1.754504 -0.556128 -0.271213 -0.871384 0.836324 -0.870020 1.048556 -0.847559 -0.968825 3.198011 -0.778551 1.428944 -0.057179 0.437975 0.804691 0.041488
wb_dma_wb_slv/assign_1_rf_sel -1.039755 5.065164 0.384103 1.907518 1.635207 -4.114211 0.789140 2.997976 -1.078468 -4.753462 1.079112 -1.606537 -1.197169 2.377133 -0.242882 -0.486168 -1.609845 -2.356377 -1.877180 0.678696
wb_dma_ch_rf/assign_23_ch_csr_dewe 4.494359 2.245701 -0.697439 -0.875700 2.525677 3.139897 1.860332 -1.929135 -4.604807 2.170588 -2.861634 4.416066 1.452042 0.259356 -1.066870 -2.623422 2.105625 2.524471 2.421402 1.471835
wb_dma_de/always_4/if_1/if_1/cond 2.810049 -0.086845 -0.393065 -0.917080 1.949053 -0.313630 -2.306422 2.658964 0.024530 0.643486 -2.226762 2.523683 -0.890986 -2.547470 1.180313 -1.304548 -0.910884 -2.010204 -0.624694 -0.909744
wb_dma_ch_sel/assign_376_gnt_p1 -1.208774 -0.929759 -0.836523 0.279310 0.758574 -1.380071 -0.648479 0.480295 0.804816 -0.798475 0.917940 1.623676 -0.856802 -1.704566 1.182570 -1.411066 -2.156779 0.320733 -0.402546 0.004372
wb_dma_de/wire_wr_ack 2.316271 0.828016 -1.457903 0.664272 3.220350 1.072752 -2.160310 0.962507 -1.521481 0.819248 -2.253488 1.281065 0.741645 -3.514195 1.011135 -1.287129 -1.257692 -1.020893 0.106113 0.851859
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.864724 1.406556 -0.082598 2.053008 2.262967 3.364550 0.525411 -2.038761 -1.531397 0.243615 -0.102385 -0.087958 1.753239 -1.800577 -0.823509 1.035636 1.391716 1.055320 1.912840 -0.427900
wb_dma_ch_arb/always_1 -1.420170 1.415155 -1.894795 -2.163058 -1.534945 -1.367224 4.500908 0.784431 -0.180765 -2.210850 -0.436008 1.776094 2.693686 -3.180800 -1.693088 -1.570684 2.337819 3.430586 -1.140821 -2.208481
wb_dma_ch_arb/always_2 -1.074934 1.358006 -1.814543 -2.299901 -1.577138 -1.233203 4.506681 0.936162 -0.245439 -2.223714 -0.368617 1.814092 2.851291 -2.878729 -1.718870 -1.611566 2.656811 3.406250 -0.891044 -2.282936
wb_dma/wire_ch0_txsz 4.111683 2.431633 -0.915814 -0.732759 2.471369 1.144189 -2.476994 0.444662 -0.995875 0.778728 -3.505960 -1.048632 2.837005 -2.868676 0.260317 0.286324 1.352971 -2.298097 0.686934 1.913566
wb_dma_de/always_19 -0.212591 -0.367807 -1.337278 -3.260283 -1.389921 -1.081404 2.151536 1.100865 3.112849 -0.931072 -0.811094 -0.449893 2.164539 1.576074 -0.959160 2.210022 0.238186 3.594556 0.859811 -1.855809
wb_dma_de/always_18 -1.378678 2.318216 -2.081850 2.887584 -2.294787 -1.557414 -1.589076 -0.733612 -4.730912 -1.200529 2.173476 -1.475506 2.942623 0.631245 -1.369268 0.371997 2.840251 -2.434528 -0.877461 0.120349
wb_dma_de/always_15 3.820260 1.792950 -0.619780 0.238352 2.471482 2.497854 -1.581779 0.574831 -2.321625 1.592936 -3.266982 -0.146116 1.619812 -1.837302 -0.153514 0.129074 1.074784 -1.356437 0.661246 0.771165
wb_dma_de/always_14 3.754990 1.065086 -0.574254 -3.859403 -0.247084 -0.501308 -0.997561 1.728853 0.228477 -1.491362 0.005888 3.369620 -0.612298 1.485497 0.129207 -0.556520 1.491416 0.121520 1.878065 -2.336481
wb_dma_de/always_11 -0.478314 0.487061 0.001896 1.452415 -0.903711 -1.469546 0.386981 0.762597 -0.765808 -1.827326 1.362869 -0.531546 1.313696 0.228016 0.112651 -0.525984 0.856619 -0.824732 -0.763990 1.078430
wb_dma_de/always_13 2.955140 1.527788 -1.563470 -2.780774 0.547106 -1.307433 -2.356919 -1.265773 1.983907 0.940772 -3.928972 1.523169 1.118016 -1.991791 0.293721 2.568203 -0.892317 0.408738 0.074517 0.886347
wb_dma_de/always_12 2.599661 -0.073395 -0.353863 -0.826997 1.940586 -0.155482 -2.187148 2.509286 -0.009607 0.835447 -2.385980 2.404274 -0.908599 -2.806375 1.068815 -1.132989 -0.831286 -1.984009 -0.796383 -1.042273
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 3.249130 1.564360 0.704071 -3.908841 0.609901 -3.921463 -3.115391 1.172654 3.036383 -3.843597 0.297344 -0.669905 -3.647507 3.562705 1.976878 -1.437401 -3.697845 -2.857497 -0.076347 3.897264
wb_dma_ch_sel/assign_155_req_p0/expr_1 3.285345 2.188234 0.565356 -1.239727 -1.358895 -0.752817 -1.477516 1.956127 -0.717059 -0.933866 -0.871341 -0.576985 0.354046 2.200071 -0.733934 1.086727 2.098838 -2.695957 -0.404757 0.107868
wb_dma_ch_pri_enc/wire_pri13_out 1.381817 0.307619 0.007990 -1.403604 0.382037 0.158708 -0.826192 -1.925358 1.156730 -0.819422 1.410177 3.545598 -0.994506 -1.998370 0.302590 -0.893141 -0.074722 0.473170 1.550820 -0.781230
wb_dma_de/reg_read_r 3.838065 1.783093 -0.609312 0.246653 2.520253 2.538312 -1.731551 0.505462 -2.310058 1.658674 -3.271861 -0.126191 1.568266 -1.853330 -0.166481 0.139740 1.005865 -1.433251 0.656993 0.796165
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 3.464463 1.054393 -1.761258 -0.723262 2.603667 1.366180 -0.771668 0.678550 -2.074847 -0.643395 -0.802737 3.060809 1.892678 -2.380823 0.730040 -1.887222 1.238754 0.655786 2.102818 -0.531431
wb_dma/assign_9_slv0_pt_in -2.557044 3.317639 -1.434416 1.199534 1.120999 -1.204465 0.332190 -0.653569 -1.802073 -1.242818 -0.592443 -0.192548 -0.264514 -2.127351 -0.243240 -0.323459 -0.816738 -0.139978 -2.372300 0.299745
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 2.651373 3.548885 -0.470442 -2.601019 -0.538374 1.072724 -1.250306 -4.502816 0.907277 -1.466674 1.021543 -0.912328 1.962745 0.482887 -1.234329 1.890121 1.992846 0.456449 3.466657 2.069667
wb_dma_ch_rf/always_17/if_1/block_1 1.313291 0.570335 -0.366610 0.718916 3.212875 -0.320990 -1.293488 0.536755 0.682663 0.506575 -1.516252 0.251257 2.825039 -6.178304 0.713616 -1.781341 0.781338 -2.745757 -0.086047 0.927690
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -5.017543 0.907734 -3.231792 -1.466101 -2.553189 -2.965736 -0.217825 1.303805 -1.124668 3.511467 -0.547916 0.854842 3.626906 -1.098365 -2.679440 -0.226626 0.316214 -0.145364 -0.518460 -2.213588
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 3.913920 0.917813 0.358447 -1.273673 1.177932 1.043260 -1.736380 2.222015 -0.828247 1.604362 -3.395852 0.757075 -0.047747 -0.885278 -0.000989 0.168455 1.237425 -2.417856 -0.374369 -0.837814
wb_dma_de/assign_20_adr0_cnt_next/expr_1 0.402870 -1.670557 -1.150976 -0.353362 0.199549 1.278681 -0.701315 -0.138426 -1.374535 2.209480 0.513984 1.496370 -0.063654 3.225362 -0.315742 -0.978341 -0.997136 0.998543 0.262352 0.201181
wb_dma_ch_pri_enc/wire_pri2_out 1.349375 0.186481 -0.044694 -1.423802 0.402439 0.108103 -0.851572 -1.707075 1.144401 -0.862508 1.364369 3.602353 -1.029223 -2.020230 0.343469 -0.956054 -0.149706 0.489386 1.526352 -0.867654
wb_dma_de/always_11/stmt_1 -0.446679 0.512982 0.018603 1.450819 -0.900486 -1.435889 0.373302 0.697665 -0.733221 -1.804365 1.363592 -0.492909 1.311831 0.157078 0.063841 -0.513344 0.806268 -0.856292 -0.724829 1.116666
wb_dma_ch_rf/wire_ch_adr1_we -1.976234 -0.409038 1.303371 2.480006 -0.920418 -1.558395 2.161545 0.371494 0.075265 -1.224382 2.273852 -0.622846 2.098177 -1.590675 -0.572072 -1.232662 2.460507 -1.497687 -1.172926 -0.099987
wb_dma_ch_sel_checker/input_ch_sel 0.483871 0.786380 -0.224717 -2.166363 -1.313168 -0.310464 -0.628097 -2.069364 0.254841 -0.174735 0.519187 0.888867 -0.156557 0.395326 -0.259245 -0.519918 0.500288 0.143533 0.929591 1.327215
wb_dma_ch_sel/input_ch1_adr1 -1.532563 -0.898247 1.249408 1.088161 -0.027179 -0.164247 1.842988 -0.291931 0.737202 0.519740 0.894417 -0.161945 0.937862 -1.823141 -0.700136 -0.731434 1.684735 -0.655407 -0.469313 -1.104388
wb_dma/wire_slv0_pt_in -2.429195 3.248735 -1.341023 1.084851 1.149033 -1.252617 0.251917 -0.774589 -1.614353 -1.229222 -0.533718 -0.059099 -0.380148 -2.167711 -0.211482 -0.344805 -0.883421 -0.170989 -2.225236 0.321659
wb_dma_rf/always_2/if_1/if_1/cond 2.476536 2.571454 0.716345 -4.089302 0.209989 -2.692523 -0.794982 -0.136686 1.359156 -0.875171 -3.116224 1.459715 -4.892010 0.505071 -0.053444 -0.697686 -2.285518 -1.429023 -2.296668 0.208544
wb_dma_pri_enc_sub/reg_pri_out_d 1.443568 0.280105 0.088204 -1.329417 0.416984 0.282304 -0.823285 -1.863258 1.108043 -0.807550 1.410737 3.488196 -1.001908 -1.939975 0.262154 -0.809492 -0.041778 0.432495 1.589097 -0.830021
wb_dma_ch_pri_enc/always_4/case_1 1.395685 0.282552 0.065588 -1.316597 0.397918 0.219207 -0.822473 -1.867411 1.079641 -0.767848 1.337559 3.478987 -0.981495 -2.008441 0.267987 -0.820722 -0.057011 0.453356 1.545187 -0.838704
wb_dma_ch_pri_enc/wire_pri29_out 1.352349 0.265317 0.008694 -1.351341 0.434036 0.198513 -0.797127 -1.827321 1.093625 -0.778710 1.332917 3.512466 -0.971899 -2.041152 0.314450 -0.887332 -0.097040 0.453658 1.533841 -0.858184
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.291076 2.230358 -0.466100 -0.117735 0.961394 3.046168 -0.140828 -4.065110 -1.418655 0.121247 0.311380 0.706005 1.722198 -1.405889 -1.057386 0.447789 1.826821 1.197064 2.789480 1.055282
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.069185 0.505866 -0.382677 0.937510 3.214794 -0.330682 -1.192259 0.477355 0.638634 0.517956 -1.425750 0.040723 2.827611 -6.223952 0.742353 -1.847817 0.639685 -2.682029 -0.172123 1.023110
wb_dma_de/wire_read_hold -1.294359 -0.937900 -0.761018 0.340339 0.779057 -1.390075 -0.628518 0.404962 0.883043 -0.789017 0.953222 1.619775 -0.917348 -1.763486 1.177073 -1.429128 -2.301754 0.297230 -0.424988 0.042038
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.967162 -0.394744 1.286722 2.538555 -0.877069 -1.573270 2.234155 0.457757 0.048495 -1.328685 2.299942 -0.659435 2.259302 -1.641726 -0.587811 -1.242017 2.575692 -1.514461 -1.143812 -0.087601
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 2.296040 0.458556 1.083271 0.468003 0.971740 1.991062 0.444204 -0.283391 0.072688 0.110211 -0.057921 1.088821 -0.024284 -0.668301 -0.669273 1.124893 1.698071 0.045745 1.149849 -2.281629
wb_dma_ch_rf/wire_sw_pointer 1.102542 1.706546 -1.606723 -0.560743 -0.978815 -3.011032 -1.347660 -1.460138 1.355796 -2.239050 -2.661743 0.464897 1.178613 -3.171594 1.392084 2.573334 -0.562435 0.739961 -2.481890 2.075000
wb_dma/wire_slv0_din -7.734633 0.055044 1.400793 -2.246459 -0.938715 -5.352911 1.292249 2.953520 -1.193286 3.393622 -4.938472 -2.548151 -2.390600 -2.033455 1.291894 -3.563355 -3.235678 -2.839654 -1.112333 3.025925
wb_dma_ch_rf/input_dma_err 3.689621 1.095323 -0.655684 -3.760313 -0.229779 -0.395778 -0.995650 1.517604 0.109564 -1.363375 -0.123776 3.389437 -0.600389 1.166914 0.047167 -0.470522 1.615615 0.185685 1.811584 -2.495297
wb_dma_ch_sel/assign_158_req_p1 -1.172085 -0.912818 -0.776671 0.274524 0.753360 -1.374371 -0.622214 0.430654 0.833899 -0.801119 0.972404 1.643360 -0.887022 -1.700797 1.164897 -1.415107 -2.176226 0.314777 -0.399091 -0.018709
wb_dma_ch_rf/assign_17_ch_am1_we 0.017901 -1.100837 -0.949913 -0.491611 -1.215126 -1.235530 -0.182511 -0.646446 1.736289 -1.516514 -1.913832 -0.217315 0.751214 -2.415972 1.792964 2.660450 0.463247 1.775746 -2.140620 -0.392717
wb_dma_ch_rf/assign_7_pointer_s -2.058920 0.279481 -1.189894 0.102505 -0.766583 0.102441 0.340137 -1.654291 -1.168135 -0.378410 -0.218159 -1.806678 -0.219888 -1.470222 -0.173943 -0.521570 0.167393 0.226621 -2.320491 0.432674
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.321556 0.255876 0.038283 -1.282141 0.466727 0.166428 -0.834388 -1.802278 1.130759 -0.832184 1.374667 3.484283 -1.035043 -2.054241 0.299655 -0.865913 -0.165146 0.429146 1.473806 -0.848603
wb_dma_wb_slv/always_5/stmt_1 3.716776 1.575240 0.718070 -0.418162 -0.750829 -2.158494 -0.600583 3.995825 -0.619120 -3.724002 2.136319 -0.715403 1.434464 6.496325 0.277607 -0.137925 1.392276 -1.919346 1.883186 1.754836
wb_dma_ch_sel/assign_161_req_p1/expr_1 -1.254738 -0.982602 -0.865070 0.267769 0.806266 -1.467273 -0.640674 0.493335 0.846052 -0.834783 0.998622 1.723663 -0.879382 -1.775969 1.212982 -1.529057 -2.288418 0.351023 -0.419657 0.005983
wb_dma_wb_mast/assign_1 -0.369332 -1.155094 -2.678305 3.045906 2.682225 0.462574 2.023516 0.506254 -2.879425 -1.972491 2.528427 1.571777 3.974768 -0.240532 1.478243 -4.927592 -2.058088 3.407639 1.789798 5.284529
wb_dma_ch_sel/input_de_ack 1.459307 4.304631 -0.262799 -2.774663 -1.020774 0.499445 0.117482 -5.641338 0.160205 0.165919 -0.527505 0.611366 0.355204 0.293706 -2.282797 1.478329 0.866670 1.455991 2.210590 2.190939
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.129316 0.174591 -1.595436 -1.162300 -1.072170 -1.147870 1.928792 5.978903 -2.185342 -2.444812 -0.171751 -0.772666 3.421451 4.280763 -0.092714 -1.495418 2.097195 0.747445 0.413163 0.373133
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 4.825092 0.326908 0.339081 -0.557206 1.897083 1.774032 0.416260 4.013895 -1.652666 0.223426 -2.472226 1.780129 1.290768 -0.120981 -0.099969 0.068147 3.480873 -0.749069 0.831358 -3.774012
wb_dma_ch_sel/reg_valid_sel 0.871122 1.611252 -1.156575 0.523356 -0.541754 -3.819143 -4.030261 0.366545 1.891280 -1.329141 -0.899222 -0.058446 3.798524 -2.603698 1.392925 2.571796 -0.361073 -2.041709 1.254977 2.754449
wb_dma_de/assign_63_chunk_cnt_is_0_d 2.757114 -0.069555 -0.409723 -0.921758 1.974015 -0.247341 -2.282163 2.647265 -0.020354 0.711369 -2.282661 2.482772 -0.863384 -2.568915 1.163317 -1.307664 -0.835770 -2.005329 -0.683071 -0.901514
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.732438 -0.104842 -0.099687 1.660314 3.010484 0.886320 -0.308368 0.593015 -0.579420 1.277398 -1.209496 1.095388 1.591565 -5.195093 0.225994 -1.904611 0.559550 -1.679970 -0.285261 -0.498882
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -2.172349 0.335561 -1.282036 0.116252 -0.777734 0.125428 0.362959 -1.824880 -1.239559 -0.464951 -0.232700 -1.960656 -0.249059 -1.601117 -0.200363 -0.599170 0.182437 0.220881 -2.525999 0.464681
wb_dma_wb_mast/always_4/stmt_1 -1.233817 -0.928150 -0.789750 0.306717 0.738739 -1.400468 -0.601304 0.420091 0.798586 -0.783070 0.972624 1.604830 -0.879473 -1.703650 1.179729 -1.397595 -2.221947 0.324965 -0.427188 0.015260
wb_dma_ch_sel/assign_375_gnt_p0 -0.436184 2.129119 -1.155159 -2.376642 -2.067321 -0.212010 5.103589 0.427206 -0.804677 -1.462981 -1.419011 0.236974 3.717797 -1.953569 -2.642766 -0.443838 4.315088 3.124708 -0.826900 -2.121870
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.277508 -0.990245 -0.792771 0.327295 0.807325 -1.422509 -0.638199 0.453775 0.857074 -0.801831 0.981092 1.678591 -0.912422 -1.760354 1.206126 -1.481620 -2.299894 0.304403 -0.441960 0.024332
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.335428 0.082868 -1.394757 -1.173010 -1.059015 -1.003832 1.822742 5.925218 -2.051336 -2.445603 -0.003236 -0.725224 3.265943 4.536099 -0.092721 -1.321049 2.071735 0.740354 0.638137 0.283111
wb_dma/inst_u2 -3.260910 1.044518 -2.173398 -1.437116 -0.866227 -2.961321 -0.180418 -0.048137 -0.674018 2.891362 -1.599474 -0.457564 2.099632 -0.463722 -1.904482 -1.223234 -0.808982 -0.994530 -1.907429 0.528046
wb_dma/inst_u1 -3.676146 1.942608 -2.427557 -0.943124 -1.847409 -2.270015 -0.053637 0.406739 -1.310834 2.245848 -2.423133 -1.030885 0.660209 -1.803095 -1.987145 -0.825729 -2.177055 -0.652748 -3.402823 1.467554
wb_dma/inst_u0 -5.163880 0.952137 -2.636060 -0.835807 -2.148400 -2.402851 0.440017 -0.678728 -2.315355 1.316972 -2.671779 -3.113956 0.862646 -3.660033 -0.583603 -2.200203 -1.458823 -0.944392 -4.678887 3.016760
wb_dma/inst_u4 -1.506339 3.020429 -2.879484 1.282849 -1.414369 0.202788 0.622106 1.341353 -3.844354 -2.772037 0.012845 -0.121461 0.101562 -3.643543 -0.413833 -3.051054 -0.743515 1.646231 -2.126246 1.589841
wb_dma_ch_rf/assign_2_ch_adr1 -1.545367 0.578398 0.711796 2.726376 -0.916874 -2.041014 0.911332 -1.019403 0.465028 -2.516606 2.277517 -1.966743 2.730723 -3.857754 0.015948 -1.830798 3.112039 -2.618686 -2.819749 1.659737
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.814642 1.508712 0.362791 -2.187563 -1.680859 2.068866 0.154740 -2.021185 -0.328493 -1.422385 0.927003 0.302607 -1.476849 -1.683434 -0.832716 -0.186331 2.285735 0.137510 -0.059431 -1.468293
wb_dma_ch_rf/wire_pointer_s -2.215503 0.335347 -1.227346 0.166124 -0.779604 0.102391 0.347046 -1.768298 -1.159956 -0.392191 -0.179720 -1.937197 -0.281684 -1.540298 -0.167120 -0.574790 0.085245 0.192784 -2.448958 0.466408
wb_dma_ch_sel/always_40/case_1/stmt_1 0.954530 0.259332 2.080289 -0.480500 -0.401604 1.367458 1.683812 -2.502757 1.050467 0.453946 1.351883 1.575196 0.729585 -1.996871 -1.553565 -0.130250 3.719136 -0.489023 1.439762 -1.986332
wb_dma_ch_sel/always_40/case_1/stmt_2 2.796865 1.221391 0.891206 -1.717544 -0.369469 1.670742 -0.208640 -2.361315 0.308273 -0.079251 0.453969 1.994325 -0.140622 -0.266779 -0.899863 0.567156 2.252347 0.176633 2.073097 -0.913135
wb_dma_ch_sel/always_40/case_1/stmt_3 0.536014 0.784668 -0.216068 -2.157100 -1.304065 -0.266607 -0.643218 -2.065419 0.210081 -0.129268 0.522108 0.983625 -0.134678 0.412257 -0.265443 -0.491558 0.548345 0.146091 0.969885 1.314835
wb_dma_ch_sel/always_40/case_1/stmt_4 1.581454 2.174337 1.094321 -1.953176 -0.935270 1.064241 1.090322 -3.785832 -0.361210 1.542311 -0.949744 3.567316 -1.857424 -0.413464 -2.017229 0.301673 1.038880 1.152930 0.968636 -0.751863
wb_dma_pri_enc_sub 1.553457 0.282111 0.080546 -1.437708 0.430637 0.235949 -0.874799 -1.858066 1.190857 -0.854028 1.409060 3.704140 -1.003695 -1.991241 0.280515 -0.875155 -0.025102 0.457420 1.664064 -0.932398
wb_dma_ch_rf/reg_ch_am1_r 0.040313 -1.163026 -0.979316 -0.471189 -1.240283 -1.231341 -0.224115 -0.606892 1.789227 -1.470645 -1.949553 -0.248561 0.746872 -2.401572 1.824704 2.704971 0.436993 1.767968 -2.152314 -0.377763
wb_dma_de/assign_72_dma_err 3.646297 1.098484 -0.527648 -3.765976 -0.261838 -0.453805 -1.003252 1.552534 0.257272 -1.435105 0.012883 3.288763 -0.658423 1.429927 0.067135 -0.369179 1.529837 0.126643 1.843751 -2.388592
wb_dma_de/reg_ptr_adr_low -1.162196 1.909575 -2.138532 1.640447 -1.472526 -0.063287 -2.014200 -1.772037 -4.114679 0.659969 0.903559 -1.127275 1.625135 0.347043 -1.523627 0.951125 2.008270 -1.576877 -0.181048 -0.882167
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.831809 1.454824 0.414797 -2.195249 -1.780571 2.150904 0.212519 -2.063485 -0.370860 -1.397828 0.967899 0.243347 -1.555625 -1.564915 -0.853480 -0.160822 2.389713 0.148379 -0.047104 -1.533659
wb_dma_de/reg_state -2.663824 1.542455 -1.561775 -0.887635 0.997899 -4.592324 0.106417 -0.157011 -0.309843 4.066444 -2.722716 1.524120 2.331631 0.086857 -2.099794 -1.291142 -1.753294 -1.127902 -0.770269 0.541867
wb_dma_ch_rf/always_26/if_1 1.144101 1.713650 -1.587608 -0.567783 -0.941941 -3.097830 -1.291987 -1.474073 1.403297 -2.316977 -2.759315 0.588134 1.101255 -3.257017 1.524161 2.591794 -0.593369 0.820913 -2.543177 2.069609
wb_dma_de/always_23/block_1/case_1/block_5/if_1 0.396915 -2.447083 0.044725 -2.569364 2.395760 -0.279299 0.666760 -0.282041 -0.258887 6.061922 -5.671876 4.837876 -0.452619 -1.564125 0.827636 -2.207020 -0.623319 1.206743 -0.652807 -0.407749
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 2.621394 3.511722 -0.510831 -2.639256 -0.537794 1.054789 -1.188580 -4.462737 0.916519 -1.511417 0.958534 -1.060603 2.111351 0.388236 -1.227082 1.871043 2.039065 0.517341 3.405376 2.091820
wb_dma_ch_sel/assign_113_valid 3.983468 1.832479 0.488468 -2.718199 -0.335964 0.673012 -1.873522 1.335875 -0.034807 0.759916 -2.371449 0.096214 -0.859621 1.940996 -0.778789 1.526330 1.311075 -1.903052 0.445909 -0.944482
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 0.013963 0.932628 0.176246 -1.643625 -1.645126 -0.473977 -0.251013 -0.787239 0.833485 -0.794811 1.027681 -0.775628 -0.895094 3.076563 -0.743298 1.406901 0.010567 0.421158 0.774384 -0.018623
wb_dma_inc30r/always_1 -0.567361 -5.509057 -0.887257 -0.478015 -1.335118 0.490185 2.361037 2.535704 2.581676 1.119428 -1.573944 -1.663232 4.765255 -1.571637 1.454991 1.361525 2.479911 2.294489 -1.013250 -0.823317
wb_dma_de/always_23/block_1/case_1/cond -2.592560 1.539583 -1.335379 -0.722355 1.120175 -4.461288 0.267945 -0.029641 -0.435047 3.904665 -2.749252 1.563898 2.269753 -0.046801 -1.937317 -1.364164 -1.517019 -1.156965 -0.626634 0.447615
wb_dma_ch_sel/assign_128_req_p0/expr_1 3.074760 -0.612483 -0.296647 2.256904 1.953604 0.853419 1.073701 6.528738 -2.178224 -0.158215 -2.329361 -0.651970 2.945539 -0.222544 0.369658 -1.138552 1.043445 -1.256534 -1.011998 -0.251197
wb_dma_de/always_8/stmt_1/expr_1/expr_1 4.122352 0.831987 0.486972 -1.314000 1.237593 1.105097 -1.706183 2.253452 -0.770176 1.457305 -3.286215 0.906605 -0.053008 -0.791826 0.034147 0.219612 1.412741 -2.390347 -0.176773 -1.023843
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 2.716363 1.186863 0.846205 -1.754005 -0.414239 1.600962 -0.237639 -2.308680 0.295042 -0.029368 0.470037 1.966809 -0.109513 -0.221076 -0.872173 0.543572 2.180552 0.154153 2.050232 -0.847003
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -2.831363 0.672041 -2.181922 2.178632 1.243870 1.295104 -0.749747 -1.415700 -2.146152 2.840837 -3.563278 -2.691632 0.979993 -5.032533 -0.292468 0.556984 -1.597748 -0.053723 -3.129152 1.079375
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 1.339626 0.649619 0.305834 -2.067452 -2.651205 0.779806 3.719660 3.197342 -1.476931 -3.138237 1.898255 -0.551810 2.462152 0.928688 -1.507899 -2.346261 5.611940 0.200933 0.192477 -1.843733
wb_dma_ch_sel/assign_148_req_p0 3.413525 2.218575 0.647167 -1.287734 -1.345707 -0.594166 -1.406748 1.841557 -0.725708 -1.030921 -0.777277 -0.452137 0.362527 2.271133 -0.723024 1.161015 2.252850 -2.580966 -0.207116 -0.009634
wb_dma/wire_ndr 4.594907 0.253317 0.357233 -0.498209 1.823385 1.798701 0.501040 3.996679 -1.657917 0.266272 -2.415319 1.721964 1.237157 -0.190672 -0.123472 0.085590 3.463569 -0.705850 0.696533 -3.864306
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 2.783689 1.239702 0.881729 -1.741157 -0.341940 1.646042 -0.241651 -2.303712 0.327016 -0.036245 0.458485 2.038481 -0.144959 -0.269638 -0.913176 0.557605 2.243475 0.188054 2.086943 -0.956506
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.276568 0.261598 0.039779 -1.259061 0.425146 0.166886 -0.786312 -1.797357 1.130420 -0.817271 1.326091 3.505929 -1.021726 -2.083870 0.273829 -0.875066 -0.129820 0.462186 1.485666 -0.886307
wb_dma_ch_sel/always_8/stmt_1/expr_1 1.455781 2.138803 1.020050 -1.935946 -0.951691 0.956989 1.155074 -3.597309 -0.406689 1.562399 -1.130314 3.496469 -1.853520 -0.408118 -1.995324 0.246401 0.959469 1.148802 0.776706 -0.736895
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -0.587357 0.675417 1.460017 -1.108017 -1.554253 1.752259 1.766174 -2.084379 0.252078 -0.787208 1.591630 0.027384 -0.400072 -3.346775 -1.402703 -0.978998 3.796539 -0.668434 -0.494139 -2.281634
wb_dma_rf/input_dma_done_all 3.744871 1.701708 -0.621783 0.300808 2.475931 2.453034 -1.616687 0.659294 -2.287507 1.563013 -3.193028 -0.171661 1.615635 -1.798757 -0.133946 0.132386 1.044178 -1.351315 0.608052 0.639618
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -2.085552 0.334618 -1.137871 0.307508 -0.716656 0.206792 0.260753 -1.809620 -1.201926 -0.395415 -0.151095 -1.802199 -0.373345 -1.568623 -0.198082 -0.499598 0.061849 0.157798 -2.354511 0.388315
wb_dma_de/assign_66_dma_done 2.826339 1.454586 -1.528217 -2.806142 0.407461 -1.470463 -2.276339 -1.125284 2.113348 0.838985 -3.825891 1.267026 1.208718 -1.830799 0.296252 2.584751 -0.884026 0.331976 -0.036319 0.965808
wb_dma/wire_ch4_csr -2.776797 0.053661 -2.873665 -0.546360 -3.221323 0.250520 -0.269522 -0.587088 -3.145667 1.585340 -2.122446 -1.336802 0.984101 -2.224401 -0.434546 -0.574834 0.545941 0.423601 -3.786324 1.729419
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.189604 -0.950262 -0.760446 0.327806 0.822226 -1.356094 -0.656054 0.349590 0.856343 -0.801379 1.052274 1.705291 -0.924188 -1.758335 1.176207 -1.418174 -2.223167 0.315427 -0.352539 0.006480
wb_dma_ch_sel/input_ch3_csr -0.936972 -0.588487 -3.451626 0.459268 -2.905236 0.319931 -2.037083 -0.781549 -3.378104 1.803941 -2.603970 -1.380570 1.478754 -0.058346 0.708052 1.100133 -0.930618 0.821898 -2.804873 3.935024
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.941647 1.480882 0.355179 -2.261883 -1.684548 2.059843 0.122358 -2.018442 -0.369030 -1.353297 0.936376 0.318113 -1.407962 -1.578477 -0.801329 -0.197189 2.379846 0.131096 0.042659 -1.365212
wb_dma_de/wire_adr1_cnt_next -0.148429 -3.572719 -0.070082 0.049593 -0.306473 0.217313 2.858597 1.629050 2.374670 0.518908 -0.315435 -0.183462 4.076849 -1.266619 0.160081 0.568065 2.027212 2.091603 0.432893 -1.165191
wb_dma/wire_de_adr0 -3.267620 -0.643982 -1.603317 -5.856416 -3.767663 -0.465563 -0.335750 0.735617 -0.450456 1.447166 -1.791348 -2.306067 -2.842763 2.733345 -0.162978 -0.893079 -0.163066 0.596546 -3.011782 -0.624133
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.448049 0.279875 0.085857 -1.324462 0.436299 0.254807 -0.799069 -1.759526 1.131882 -0.820493 1.361740 3.432511 -0.990290 -1.931189 0.247398 -0.784966 -0.007005 0.456202 1.571804 -0.935013
wb_dma_de/reg_adr0_cnt -2.097940 -1.752144 -1.808914 -6.504217 -4.236504 -0.976946 -0.919122 0.647310 1.450110 1.298534 -2.700839 -2.166842 -1.239272 2.221964 0.458445 1.400781 0.768394 1.176541 -2.921839 -1.432132
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.467397 0.232514 -0.009552 -1.451422 0.371359 0.166333 -0.803678 -1.771646 1.080596 -0.809395 1.324781 3.515345 -0.945674 -1.926281 0.297503 -0.876492 -0.011073 0.468312 1.531500 -0.880073
wb_dma/wire_am0 0.339597 -1.592863 -1.097592 -0.357433 0.207332 1.205706 -0.705358 -0.123236 -1.381342 2.155321 0.472650 1.452377 -0.057293 3.124025 -0.323421 -0.986636 -1.007532 0.920382 0.217514 0.218871
wb_dma/wire_am1 1.187250 -1.756585 -0.244043 -0.893552 -0.726765 -0.378302 -0.448824 0.060371 2.248826 0.086704 -1.063325 0.084493 1.649512 -0.283868 0.757976 2.705989 1.100589 0.912203 0.016506 -1.108094
wb_dma_ch_sel/assign_137_req_p0/expr_1 3.428544 2.243697 0.570737 -1.238054 -1.244092 -0.696551 -1.443838 2.118884 -0.835371 -0.943680 -0.960236 -0.471642 0.409014 2.213924 -0.696508 1.057721 2.184408 -2.695400 -0.348286 0.048916
wb_dma_ch_sel/assign_140_req_p0/expr_1 3.284786 2.221143 0.582334 -1.303948 -1.278477 -0.762506 -1.491950 1.947856 -0.712272 -0.920616 -0.914231 -0.466498 0.266470 2.157462 -0.685334 1.071632 2.001017 -2.631011 -0.347638 0.118011
wb_dma_ch_rf/always_22/if_1/if_1 0.378927 -1.559108 -1.050847 -0.324774 0.235052 1.189201 -0.678855 -0.120574 -1.297397 2.117929 0.464043 1.428728 -0.096954 3.051456 -0.251470 -0.973926 -0.950853 0.873960 0.230478 0.220078
wb_dma_de/assign_69_de_adr0 -3.245095 -0.543683 -1.517839 -5.876529 -3.749224 -0.490503 -0.241077 0.795442 -0.482039 1.529026 -1.941850 -2.280599 -2.776923 2.576692 -0.169635 -0.989951 -0.037037 0.509154 -3.090588 -0.649189
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.606182 0.866397 -0.596123 -2.533171 -0.566213 -0.574251 -0.221001 3.425000 -0.882906 -0.653100 -1.389686 -0.024832 0.340882 3.402216 -0.203062 0.419792 1.718214 -0.349382 0.453982 -1.639791
wb_dma_de/wire_mast0_go -1.259858 -0.932334 -0.843026 0.294795 0.810235 -1.452630 -0.635980 0.471376 0.830128 -0.801449 0.969153 1.708828 -0.899643 -1.788735 1.209321 -1.466030 -2.243200 0.290364 -0.411111 0.001707
wb_dma_wb_slv/input_slv_din -5.277631 -1.562982 -0.296310 0.728364 1.964808 -2.149413 3.139687 3.992264 -0.476006 1.612249 -0.307014 -1.974745 0.755296 0.708774 -0.434903 -2.204984 -3.227025 0.246763 -0.116032 -0.633913
wb_dma_de/always_3/if_1/if_1 -0.202375 -3.093158 0.075908 1.322216 -1.167103 -1.109532 3.143793 2.308613 1.744067 -1.262181 1.016109 -0.485038 5.366548 -0.912814 0.212953 0.175519 3.096543 1.144086 -0.125582 -0.289707
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.921370 1.520304 0.364833 -2.216089 -1.690883 2.162710 0.131377 -1.912451 -0.440438 -1.458497 0.929899 0.251034 -1.518945 -1.584178 -0.826027 -0.187188 2.380168 0.101563 -0.062575 -1.492679
wb_dma_ch_sel/always_47/case_1 1.442792 -1.786553 -0.250151 -0.938770 -0.699901 -0.354930 -0.543301 0.110208 2.317438 0.066325 -1.146051 0.214505 1.820868 -0.245481 0.810566 2.819802 1.217141 0.886589 0.164372 -1.223172
wb_dma_ch_sel/assign_152_req_p0 3.163140 2.206473 0.547126 -1.157888 -1.265476 -0.800464 -1.464709 1.906697 -0.762310 -0.908302 -0.893605 -0.567060 0.343105 2.031839 -0.653158 1.017589 1.950779 -2.689693 -0.448217 0.202232
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 2.645277 3.527977 -0.489108 -2.653720 -0.510751 1.043282 -1.232927 -4.527415 0.920026 -1.508450 0.996163 -1.007356 2.043757 0.512411 -1.214499 1.881352 2.002646 0.509732 3.492882 2.122596
wb_dma_de/reg_de_adr0_we 0.100494 0.992957 0.141251 -1.649787 -1.623911 -0.498795 -0.291823 -0.778378 0.856992 -0.821712 1.026418 -0.777141 -0.882963 3.131785 -0.753359 1.378275 -0.038373 0.432328 0.798036 -0.019701
wb_dma_ch_sel/assign_114_valid 3.750555 1.777832 0.461371 -2.743876 -0.428590 0.589463 -1.863968 1.407509 -0.040745 0.818585 -2.418013 -0.106967 -0.860944 2.020411 -0.797556 1.557839 1.241750 -1.879118 0.288556 -0.908890
wb_dma_ch_rf/assign_4_ch_am1 -0.204042 -1.211295 -0.983778 -0.426439 -1.271521 -1.207521 -0.108762 -0.546327 1.603058 -1.313929 -1.844215 -0.236505 0.722249 -2.194349 1.715865 2.580627 0.382560 1.798570 -2.129003 -0.396382
wb_dma_de/wire_dma_done_all 3.497442 1.799953 -0.817293 0.336393 2.496417 2.498452 -1.583810 0.563261 -2.443112 1.692197 -3.394477 -0.322327 1.712199 -2.017568 -0.182665 0.114863 0.996203 -1.304870 0.465369 0.835089
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.019065 0.145211 -1.574511 -1.166036 -1.070704 -1.058922 1.893612 5.696342 -2.100500 -2.319411 -0.172862 -0.682593 3.268764 3.963205 -0.116309 -1.373810 2.045083 0.805976 0.355592 0.260091
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 0.570543 1.739223 -1.259016 0.556052 -0.599640 -3.940054 -3.943590 0.347708 1.724004 -1.238049 -0.758476 0.111222 3.763483 -2.504318 1.263083 2.400068 -0.472843 -1.951238 1.359092 2.755491
wb_dma_wb_slv/input_wb_data_i -2.917801 1.215560 -1.023643 -2.247586 -3.132735 -3.956810 -1.790064 -0.433993 -3.613183 -0.000176 0.612230 -3.943530 1.752071 3.428568 0.449395 -5.079559 0.287684 -3.700499 0.791456 8.135693
wb_dma_de/input_nd 4.609591 0.264004 0.284904 -0.570506 1.826120 1.745693 0.486738 3.958406 -1.694014 0.241821 -2.465115 1.715342 1.268731 -0.153431 -0.072817 0.021558 3.394958 -0.718720 0.730011 -3.747567
wb_dma_ch_sel/assign_126_ch_sel -1.884420 0.027915 -1.341080 -4.504675 -0.479516 -2.439406 1.924499 1.975150 2.986239 1.256875 -2.908480 -1.614929 0.696332 -1.489968 -1.281059 -1.489727 -1.426157 -0.071057 -3.963726 -0.034523
wb_dma/wire_mast1_err 3.700743 1.046372 -0.633795 -3.744793 -0.169767 -0.476181 -1.032979 1.662340 0.172179 -1.385737 -0.077440 3.386267 -0.633965 1.207252 0.096867 -0.435467 1.535194 0.133173 1.802242 -2.495602
wb_dma_de/wire_ptr_valid 0.009132 1.230058 2.333731 -0.837449 -0.928395 0.761899 2.877951 -3.839086 0.346922 2.088343 -0.147701 3.330261 -0.878349 -2.098786 -2.664336 -0.489019 2.616117 0.384646 0.438479 -1.812975
wb_dma/wire_ch_sel -0.611168 5.265597 0.129135 -2.077759 1.662577 -0.248081 1.368829 -3.890907 1.808009 1.784868 -2.254815 -1.255941 -2.351732 -0.826217 -4.104747 0.924938 -3.823855 0.091970 -1.597967 0.741424
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -0.744381 0.739683 1.498744 -1.119876 -1.646383 1.672709 1.774760 -2.192276 0.309654 -0.852859 1.733622 -0.003033 -0.546530 -3.449234 -1.388803 -1.046791 3.749242 -0.758271 -0.536108 -2.252622
wb_dma_de/always_12/stmt_1/expr_1 2.859582 -0.103004 -0.318102 -0.850150 2.048043 -0.199757 -2.308143 2.662558 -0.011922 0.713319 -2.321204 2.537012 -0.923216 -2.610552 1.192248 -1.222365 -0.867287 -2.036525 -0.617186 -0.971449
wb_dma/wire_dma_req 1.659378 4.327680 -0.208240 -2.743309 -0.978343 0.571586 0.104731 -5.568394 0.169274 0.098277 -0.493729 0.666494 0.343267 0.489914 -2.250498 1.515759 0.881579 1.462763 2.338400 2.201982
wb_dma_ch_sel/assign_136_req_p0 3.274553 2.300604 0.532397 -1.147366 -1.236703 -0.813807 -1.491876 1.972637 -0.754194 -0.965968 -0.938840 -0.555088 0.356744 2.065442 -0.682241 1.054699 1.978901 -2.726877 -0.408245 0.162577
wb_dma_ch_rf/assign_5_sw_pointer 1.190594 1.749857 -1.646553 -0.549088 -0.825594 -2.997326 -1.199894 -1.144380 1.071753 -2.227300 -2.729648 0.514217 1.289409 -3.110577 1.369014 2.351029 -0.467207 0.696095 -2.421913 2.041760
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.250505 2.056006 -0.325539 -0.162066 0.879502 2.895509 -0.132251 -3.793226 -1.237985 0.114325 0.339674 0.824945 1.540866 -1.320572 -0.980212 0.441277 1.781703 1.124406 2.656927 0.816000
wb_dma_ch_rf/always_25/if_1/if_1/cond 0.155660 -1.116989 -0.983327 -0.523112 -1.244007 -1.218371 -0.287607 -0.542602 1.690561 -1.520438 -1.978309 -0.154220 0.786035 -2.267384 1.831236 2.785218 0.498954 1.772529 -2.110147 -0.375565
wb_dma_ch_sel/assign_97_valid/expr_1 2.052546 -2.194903 -2.825790 -2.910954 -3.906458 -0.636074 -3.588327 2.628789 -2.175507 1.956713 -2.526608 -3.329007 4.516901 4.434503 0.860917 2.395040 3.956834 -2.121981 -0.894351 1.114729
wb_dma_de/always_9/stmt_1 1.119238 0.673063 -1.583737 1.935042 2.901361 1.081434 -1.446418 2.532810 -2.775526 1.779868 -3.821632 -2.024314 1.918514 -1.803656 0.659914 -0.381884 -0.971476 -1.449569 -1.342677 1.610518
wb_dma_de/input_pause_req -1.813447 4.008768 -0.362918 -2.617869 0.643804 -4.379997 -0.192356 0.519500 1.754337 1.669448 -2.843006 2.312391 -3.062197 -2.028586 -2.364048 -1.162835 -4.672059 -1.439876 -2.255031 -0.593917
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 2.415967 3.532669 -0.590734 -2.724878 -0.669042 0.871700 -1.206444 -4.477733 0.920359 -1.489024 0.923477 -1.061686 2.026123 0.362372 -1.207547 1.779661 1.975497 0.475323 3.247982 2.250489
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 1.277038 3.073767 -0.091351 -0.505869 0.310721 2.380467 1.116313 -5.226531 -1.933815 1.621281 -1.070136 2.420760 -0.137695 -1.490163 -2.116315 0.176351 0.758594 2.090477 1.679585 0.941944
wb_dma_de/wire_dma_busy -0.301713 2.485252 0.562615 -0.645448 2.937637 -0.952020 0.739315 0.933531 2.915828 1.051883 -2.453657 -2.027359 -1.374882 -3.185037 -2.279904 0.156294 -2.909016 -2.410657 -3.314979 -1.727289
wb_dma_ch_sel/always_37/if_1/if_1/cond 2.199705 2.161267 -0.407800 -0.177319 0.857052 2.943383 -0.136018 -4.080246 -1.374091 0.107951 0.361646 0.813757 1.595727 -1.417553 -1.090276 0.410265 1.819083 1.215162 2.753768 1.025915
wb_dma_ch_pri_enc/always_2/if_1 1.354556 0.251276 0.049954 -1.331059 0.453819 0.221617 -0.790089 -1.883929 1.152831 -0.841277 1.429257 3.551177 -1.031384 -2.050705 0.287344 -0.887934 -0.091898 0.492535 1.536420 -0.893184
wb_dma_de/always_6/if_1/stmt_1 2.207880 0.863801 0.599190 2.321730 3.671817 1.322906 -0.097808 1.897424 -0.287761 1.303443 -2.852024 -2.156880 3.861145 -4.735979 -0.197219 0.076995 2.514542 -3.120319 -0.363099 -0.271305
wb_dma_ch_rf/input_de_txsz_we 4.635820 1.280623 0.858837 3.090269 4.437258 2.650913 -1.705290 2.133983 -1.426775 0.534806 -1.605812 -1.243696 1.375055 0.442356 0.419428 0.716503 -0.682901 -2.055374 1.811689 1.613760
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.218092 -0.892992 -0.749374 0.308310 0.771549 -1.354447 -0.615321 0.407438 0.849108 -0.784329 0.915588 1.609227 -0.851072 -1.705256 1.135187 -1.383460 -2.188683 0.317093 -0.392334 -0.003185
wb_dma_wb_if/input_wb_addr_i -4.670049 1.721660 -1.959024 -1.581715 -0.120999 -4.187223 0.283195 1.430719 -0.805724 -0.786400 -1.540299 -1.164547 0.277334 -1.488126 1.854089 -4.368272 -2.660311 -0.817639 -3.325029 5.722137
wb_dma_ch_sel/always_7/stmt_1 2.237892 2.095565 -0.320543 -0.001400 1.011805 2.954577 -0.165728 -3.839693 -1.293760 0.102197 0.379285 0.779646 1.599114 -1.377717 -1.003278 0.472408 1.714774 1.140012 2.711472 0.910662
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -5.079882 0.888210 -3.223706 -1.442804 -2.500689 -3.089846 -0.211997 1.203373 -0.871265 3.468690 -0.471362 0.864228 3.616422 -1.109444 -2.702227 -0.266675 0.079071 -0.112416 -0.572649 -2.026303
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 3.257827 1.439426 -1.571310 -0.510361 3.216606 1.701591 1.065289 -1.473130 -3.832679 1.283623 -1.840688 5.797586 0.602219 -1.290507 0.059792 -3.929786 -0.208962 2.736283 2.026470 1.643327
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.244960 0.198110 -1.576445 -1.296245 -1.043580 -1.006342 1.802918 5.799100 -2.126664 -2.287281 -0.231766 -0.615150 3.237812 4.162806 -0.112785 -1.394996 2.007977 0.780810 0.525563 0.251254
wb_dma_ch_rf/always_4/if_1/block_1 -4.768398 1.110118 -0.877863 0.778761 -2.568329 0.667188 -0.125929 -3.149056 -2.575598 1.833451 -1.595329 -1.599134 -1.539200 -4.745858 -0.678819 -1.104427 -0.066403 -0.515158 -3.361405 1.445782
wb_dma_de/reg_dma_abort_r 3.863588 1.127899 -0.645497 -3.885283 -0.183715 -0.494074 -1.041012 1.654491 0.104398 -1.452796 -0.049837 3.497659 -0.571525 1.329854 0.103039 -0.584081 1.576458 0.108958 1.905830 -2.352361
wb_dma_ch_sel/input_ch2_txsz 2.137287 2.161250 -0.398638 -0.189624 0.866712 2.898277 -0.114008 -4.037618 -1.289726 0.141860 0.351650 0.803732 1.551690 -1.477893 -1.063492 0.416666 1.813330 1.163650 2.677867 0.919840
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.422246 -0.972956 -0.852605 0.378258 0.805901 -1.469553 -0.621385 0.374562 0.885867 -0.788225 0.998228 1.602674 -0.934829 -1.867455 1.205300 -1.519491 -2.399950 0.312777 -0.526217 0.058899
wb_dma_ch_sel/input_ch5_csr -2.921949 -0.119630 -3.040919 -0.536092 -3.320778 0.207488 -0.357567 -0.577057 -3.362204 1.765135 -2.236432 -1.450387 1.107322 -2.045961 -0.343938 -0.650887 0.492891 0.444283 -3.913307 2.005947
wb_dma_ch_sel/assign_150_req_p0 3.413969 2.254660 0.646982 -1.153436 -1.178569 -0.660571 -1.419355 1.936281 -0.718788 -0.995535 -0.840268 -0.421589 0.405344 2.099486 -0.666284 1.067225 2.117679 -2.665264 -0.254712 0.018493
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.205428 -0.931060 -0.782292 0.336092 0.804745 -1.335003 -0.599132 0.383908 0.890587 -0.824410 0.995385 1.672456 -0.858892 -1.765184 1.189420 -1.432516 -2.226347 0.309873 -0.384324 -0.031084
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.005812 0.885726 0.162305 -1.616285 -1.673543 -0.531409 -0.230440 -0.737721 0.828314 -0.823673 1.057363 -0.784203 -0.908448 3.106574 -0.727182 1.365908 -0.029411 0.410391 0.775403 -0.031875
wb_dma_ch_sel/assign_155_req_p0 3.378935 2.326617 0.594955 -1.258965 -1.304303 -0.650047 -1.367898 1.790661 -0.733714 -1.001372 -0.845090 -0.384217 0.325109 2.036347 -0.765820 1.183167 2.204260 -2.577235 -0.275802 -0.117737
wb_dma_ch_sel/always_43/case_1/stmt_4 2.759211 1.205515 0.852165 -1.751816 -0.341494 1.633834 -0.248725 -2.342933 0.329571 -0.035665 0.473825 2.006659 -0.135361 -0.254210 -0.887863 0.566442 2.176533 0.158575 2.058693 -0.863915
wb_dma_ch_sel/always_43/case_1/stmt_3 2.333449 2.146120 -0.288998 -0.088243 0.951624 3.049153 -0.133611 -4.044332 -1.323512 0.137431 0.403577 0.891626 1.606625 -1.469947 -1.090596 0.475391 1.888061 1.197544 2.791101 0.871909
wb_dma_ch_sel/always_43/case_1/stmt_2 -1.219588 0.802474 -2.177619 -0.263005 0.739950 -0.335233 -1.163533 -3.327574 -0.578640 -0.748269 1.357819 1.376869 0.723215 -2.505018 0.709749 -2.066353 -2.061457 1.443350 1.209655 3.178597
wb_dma_ch_sel/always_43/case_1/stmt_1 4.048169 2.485332 -0.984652 -0.704802 2.455875 1.122785 -2.520300 0.334742 -0.973666 0.690264 -3.503771 -1.147667 2.929376 -2.911313 0.284490 0.259892 1.300320 -2.327983 0.701801 2.162611
wb_dma_de/always_19/stmt_1/expr_1 -0.265638 -0.465808 -1.356481 -3.175905 -1.431438 -1.049360 2.122824 0.981693 3.088053 -0.908830 -0.807399 -0.490022 2.128803 1.618497 -0.940545 2.246442 0.184897 3.644599 0.897797 -1.751566
wb_dma_ch_rf/wire_ch_err_we 3.722286 1.041615 -0.551676 -3.634723 -0.084427 -0.436254 -1.006967 1.564799 0.197343 -1.441983 0.039876 3.363005 -0.636481 1.280620 0.123860 -0.550748 1.441379 0.097475 1.894259 -2.304614
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -1.536248 2.415874 -0.632203 -1.968497 1.466704 -2.376673 1.525150 0.903827 2.245983 -0.318338 -1.318288 -1.384429 -0.744307 -1.903757 -1.912331 -1.228490 -2.417984 -0.892766 -2.932957 -1.005372
wb_dma_rf/wire_ch1_adr1 -1.559153 -0.839627 1.214172 1.113561 -0.011867 -0.189965 1.747276 -0.346438 0.725247 0.578356 0.809455 -0.163205 0.911500 -1.923872 -0.690633 -0.778078 1.663799 -0.755285 -0.465389 -1.016572
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -0.074384 -0.535833 -0.007155 -0.265241 -1.416513 -1.521407 -1.464657 -0.073357 -5.123031 4.581563 -1.418655 3.514867 -1.065299 3.297538 -0.573795 -2.510250 1.935499 -2.907393 -1.173541 -0.051449
assert_wb_dma_wb_if/input_pt_sel_i -2.593607 0.633252 -1.807934 0.983312 -2.454377 0.386427 -0.157207 0.599500 -2.281094 0.447898 -1.341038 -1.466838 -0.403662 -4.417881 -0.771283 -1.605982 -1.152871 0.718911 -2.263404 0.668830
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 2.643174 -0.417363 -1.468601 -2.476714 -0.217968 0.314425 1.531580 5.296568 -1.333013 -0.703387 -1.333670 -0.273283 2.053360 4.275156 -0.135461 -0.882470 1.240194 1.581809 1.239513 -0.757008
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.351453 -0.979060 -0.850196 0.266214 0.770989 -1.478391 -0.622331 0.514644 0.832172 -0.789565 0.943340 1.612514 -0.878226 -1.800420 1.201597 -1.480329 -2.277440 0.295252 -0.505705 0.062508
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 2.689861 1.222874 0.847677 -1.711480 -0.392037 1.591881 -0.240466 -2.311451 0.329326 -0.048485 0.447551 1.962841 -0.164253 -0.241949 -0.863740 0.553993 2.166290 0.183017 2.035292 -0.860081
wb_dma_rf/input_paused -2.386102 1.029760 0.332108 1.389546 -0.702444 -2.154463 -1.461764 -0.366659 -0.056472 0.997521 -0.049633 0.853984 0.002714 -1.088930 0.033046 0.263498 -1.646129 -1.010290 1.075018 1.406178
wb_dma/wire_mast0_adr -1.519385 2.321334 -2.081986 2.939846 -2.304238 -1.506369 -1.570987 -0.930213 -4.777379 -1.169226 2.219187 -1.547046 2.871510 0.534346 -1.365858 0.357189 2.768123 -2.372940 -0.929505 0.180764
wb_dma_ch_pri_enc/inst_u8 1.337115 0.206268 0.014346 -1.346244 0.454393 0.162748 -0.800084 -1.695268 1.126516 -0.821126 1.375362 3.541969 -0.987895 -2.009629 0.321667 -0.899839 -0.142058 0.448354 1.508969 -0.894907
wb_dma_ch_sel/assign_148_req_p0/expr_1 3.457051 2.245862 0.620070 -1.253438 -1.295219 -0.723226 -1.481161 2.015463 -0.741047 -1.026149 -0.865285 -0.452537 0.412547 2.175196 -0.722431 1.062837 2.216711 -2.690584 -0.313741 0.031085
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 1.134989 -0.104411 0.824490 1.412291 1.740985 -0.475385 -1.854298 2.628198 0.532004 0.715524 -1.623770 -1.524553 -0.911222 0.606076 0.923979 0.319484 -2.467090 -2.541033 -1.005951 1.684234
wb_dma_ch_arb/always_2/block_1 -1.225526 1.254242 -1.860060 -2.158786 -1.573583 -1.136713 4.531264 0.757013 -0.182735 -2.215815 -0.345389 1.773009 2.871177 -3.175576 -1.671505 -1.465610 2.697571 3.448435 -0.994704 -2.463392
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 3.740132 1.785852 -0.641451 0.228270 2.488945 2.493574 -1.586760 0.536192 -2.307656 1.595780 -3.253921 -0.139715 1.633071 -1.840628 -0.136007 0.097658 1.054327 -1.318679 0.640083 0.759009
wb_dma_ch_sel/always_40/case_1/cond -0.067887 1.293866 2.271255 -0.828661 -0.939521 0.753391 2.858975 -3.897616 0.372323 2.037887 -0.116929 3.275378 -0.883868 -2.194391 -2.638538 -0.483156 2.609064 0.414880 0.443070 -1.720391
wb_dma_ch_rf/assign_22_ch_err_we 3.661418 0.928478 -0.600806 -3.734480 -0.159028 -0.546520 -1.039427 1.743217 0.206764 -1.430707 -0.030747 3.404194 -0.624974 1.313169 0.186035 -0.607976 1.383739 0.138590 1.813048 -2.345259
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.019018 0.137474 -1.496443 -1.084170 -1.097989 -1.102027 1.883557 5.818810 -2.104610 -2.367545 -0.115644 -0.728065 3.261278 4.087218 -0.094800 -1.363182 2.080551 0.718442 0.328372 0.207704
wb_dma_ch_rf/wire_pointer -3.148589 1.744681 2.447371 0.648824 -2.537941 1.328159 2.047477 -5.025864 -1.101271 4.228913 -1.240372 2.928145 -2.361546 -4.999646 -2.865082 -0.626595 1.620106 -0.375452 -0.736580 -0.608263
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.289999 0.210662 -0.052225 -1.411024 0.425736 0.077216 -0.863299 -1.712541 1.138734 -0.847116 1.351262 3.533304 -1.006973 -2.070378 0.370965 -0.984313 -0.188927 0.468359 1.472113 -0.808788
wb_dma_ch_pri_enc/wire_pri19_out 1.258410 0.240043 -0.029311 -1.328674 0.428471 0.118270 -0.817125 -1.810813 1.117687 -0.813368 1.373679 3.504836 -1.001899 -2.064166 0.294215 -0.961867 -0.188057 0.451338 1.440994 -0.787312
wb_dma_ch_sel/assign_5_pri1 0.771520 -0.524251 0.186482 0.789451 1.687146 0.430130 -0.150365 0.214180 0.853381 -0.649289 0.840123 2.603255 -0.876181 -2.490883 0.586495 -0.455762 -0.673998 0.330155 0.528655 -2.144880
wb_dma_rf/inst_u26 3.681859 1.041375 -0.562819 -3.861282 -0.342518 -0.433378 -0.956196 1.526149 0.218013 -1.366444 -0.036394 3.335288 -0.646343 1.355453 0.030745 -0.482066 1.597276 0.131893 1.844765 -2.441855
wb_dma_rf/inst_u27 3.453983 1.097335 -0.720149 -3.906653 -0.373939 -0.577028 -1.008913 1.562134 0.090582 -1.359883 -0.117647 3.300464 -0.579507 1.296130 0.065526 -0.652254 1.467392 0.163126 1.698862 -2.222444
wb_dma_de/always_23/block_1/case_1/block_10 2.604409 3.570249 -0.605537 -2.576891 -0.473647 1.046369 -1.269037 -4.524783 0.784824 -1.382781 0.882791 -1.018717 2.116394 0.374976 -1.226453 1.788912 1.950194 0.484132 3.418463 2.292553
wb_dma_de/always_23/block_1/case_1/block_11 2.016460 3.019044 -0.287172 -1.648566 -0.654578 2.374911 -0.385223 -4.640732 -0.502412 -0.630256 1.328553 -0.075742 0.705033 1.504753 -1.704769 1.693063 1.586205 1.565388 3.341360 1.036268
wb_dma_rf/inst_u22 3.806829 1.044777 -0.621121 -3.875998 -0.206281 -0.523165 -1.022784 1.776943 0.213414 -1.455891 -0.053433 3.372220 -0.637465 1.449940 0.128461 -0.517081 1.573239 0.093924 1.841224 -2.467085
wb_dma_rf/inst_u23 3.860143 1.040831 -0.546209 -3.859889 -0.236543 -0.462992 -1.046768 1.645222 0.237423 -1.474403 0.041861 3.414198 -0.632418 1.545555 0.101326 -0.477370 1.575804 0.132188 1.994891 -2.400861
wb_dma_rf/inst_u20 3.537050 1.043607 -0.650569 -3.799726 -0.277064 -0.515690 -0.965317 1.566220 0.202843 -1.414081 0.010296 3.361604 -0.663862 1.267434 0.093979 -0.506408 1.462541 0.225340 1.781972 -2.444636
wb_dma_de/assign_86_de_ack 1.602026 4.450959 -0.248659 -2.946132 -1.048636 0.496914 0.057750 -5.811903 0.232208 0.123669 -0.517113 0.729924 0.300028 0.331086 -2.351529 1.547300 0.881018 1.483604 2.368703 2.154698
wb_dma_rf/inst_u28 3.558155 0.976542 -0.651202 -3.791277 -0.279060 -0.506945 -0.909097 1.764126 0.109617 -1.362611 -0.091718 3.197706 -0.591504 1.348094 0.082695 -0.551590 1.561143 0.151925 1.688428 -2.428536
wb_dma_rf/inst_u29 3.693979 1.027688 -0.579426 -3.794284 -0.241439 -0.533261 -1.047882 1.634061 0.194415 -1.457886 0.079340 3.273960 -0.665696 1.531286 0.131111 -0.520722 1.419212 0.093298 1.863554 -2.235964
wb_dma_ch_sel/always_1/stmt_1 1.555526 4.463834 -0.291495 -2.754530 -0.900191 0.511214 0.121550 -5.767589 0.112937 0.186516 -0.598978 0.736256 0.346684 0.197221 -2.304220 1.478216 0.785578 1.463542 2.277827 2.261254
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -1.397412 0.844282 -0.869910 2.889778 1.970984 1.067100 -1.469000 -1.605090 -0.984015 1.602962 -1.439732 -2.739475 0.582503 -2.223029 0.137353 0.574422 -2.813965 -0.731122 -1.031053 3.241212
wb_dma_ch_sel/assign_142_req_p0/expr_1 3.361148 2.232769 0.554968 -1.217602 -1.239973 -0.814206 -1.539204 2.084661 -0.715258 -0.978742 -0.963189 -0.570419 0.349460 2.227732 -0.654519 1.060997 1.968991 -2.746520 -0.367513 0.175906
wb_dma_rf/inst_check_wb_dma_rf -1.038481 1.025648 -1.057999 0.595102 -0.601737 -1.427327 -0.567017 -1.800657 0.542623 -2.803986 -0.595652 -1.979713 0.097000 -4.251501 1.581759 -0.399189 0.301918 -0.199681 -3.749713 2.119276
wb_dma_rf/reg_wb_rf_dout -7.321094 0.582961 0.832612 -1.651956 -1.063361 -6.434614 0.622051 1.703851 -0.224927 0.641157 -4.736261 -3.550567 -1.628791 -4.733612 2.827287 -3.590300 -2.625141 -2.909972 -3.195395 4.685389
wb_dma/input_dma_req_i 1.680063 4.380517 -0.229495 -2.691476 -0.892739 0.611064 0.171557 -5.655047 0.060072 0.285564 -0.615839 0.787160 0.408473 0.314331 -2.354400 1.499447 0.901376 1.498637 2.362958 2.163877
wb_dma_de/input_am1 1.301898 -1.745047 -0.297079 -0.912971 -0.731137 -0.388231 -0.522837 0.092235 2.270522 0.096540 -1.113751 0.131086 1.761634 -0.295360 0.767663 2.742765 1.113644 0.889359 0.051523 -1.116691
wb_dma_de/input_am0 0.381525 -1.610829 -1.100513 -0.313388 0.244746 1.210902 -0.720225 -0.047205 -1.348333 2.167592 0.470016 1.449365 -0.065067 3.148014 -0.252828 -0.968384 -0.988009 0.943523 0.281122 0.237935
wb_dma_ch_sel/reg_next_start 1.092183 1.159028 -1.322163 -0.778653 0.312385 -2.445389 -4.206288 -0.266408 2.396769 0.257964 -2.070816 0.326988 2.617874 -2.588778 1.297437 2.849087 -1.186902 -1.113407 1.981624 1.761200
wb_dma_ch_sel/input_ch4_csr -2.836975 0.113648 -3.016667 -0.608440 -3.393807 -0.061521 -0.391920 -0.405751 -3.092668 1.434091 -2.047086 -1.418113 1.148042 -2.001442 -0.438298 -0.550785 0.466560 0.376431 -3.739922 1.894591
wb_dma/wire_mast0_dout -3.402522 2.989968 -1.687266 0.437517 -1.499184 -1.415467 0.779656 -1.712664 -3.019743 0.756653 -2.718091 -0.681576 -0.847274 -1.422072 -0.312153 -1.318714 -0.637104 1.015857 -3.959036 3.634797
wb_dma_ch_sel/assign_107_valid 3.649532 1.741087 0.462676 -2.717342 -0.516612 0.587485 -1.865134 1.243245 -0.049567 0.854073 -2.349041 -0.133508 -0.928454 1.939180 -0.776515 1.560629 1.200965 -1.859045 0.264976 -0.853434
wb_dma/wire_next_ch 2.906047 1.499526 -1.574385 -2.668147 0.516034 -1.391803 -2.367666 -1.199039 1.995197 0.868572 -3.800889 1.362888 1.268282 -2.034235 0.330719 2.517323 -0.839525 0.321885 0.050515 0.981812
wb_dma_rf/wire_ch2_txsz 2.162476 2.167018 -0.387104 -0.111002 0.927189 2.957216 -0.145311 -4.045519 -1.326305 0.143697 0.358581 0.772935 1.598067 -1.464559 -1.041953 0.412948 1.811880 1.202596 2.694980 0.996490
wb_dma_ch_rf/wire_ch_am0 0.327676 -1.625929 -1.092199 -0.347080 0.201302 1.242747 -0.651376 -0.114396 -1.363801 2.204641 0.484542 1.480197 -0.122275 3.176712 -0.331321 -0.954119 -0.974115 0.964951 0.212202 0.193927
wb_dma_ch_rf/wire_ch_am1 -0.225715 -1.177762 -1.013684 -0.448027 -1.326428 -1.188126 -0.079198 -0.627945 1.574769 -1.387418 -1.901429 -0.345517 0.716277 -2.373711 1.752403 2.498951 0.408130 1.810099 -2.290027 -0.344952
wb_dma/wire_ch6_csr -2.633058 0.052797 -2.878893 -0.492881 -3.189515 0.225358 -0.528621 -0.348582 -3.430048 1.595677 -2.035293 -1.350795 1.043031 -1.819448 -0.366412 -0.668414 0.521624 0.202075 -3.568639 1.908845
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.461178 0.264379 0.058087 -1.292862 0.489985 0.275306 -0.843462 -1.868256 1.138395 -0.846486 1.417931 3.605178 -1.052029 -2.084671 0.306630 -0.844786 -0.060876 0.480828 1.627897 -0.960682
wb_dma_de/input_csr 3.130114 -1.553578 -1.641888 -4.187650 1.685628 2.105736 1.410725 1.442377 -3.781481 3.701298 -3.636443 4.982985 -0.480846 4.569255 0.923562 -4.078440 -1.000200 4.148941 2.919851 2.080055
wb_dma_de/reg_read 2.352517 0.800775 -1.577447 0.485782 3.201312 1.002266 -2.118481 1.099729 -1.544536 0.829095 -2.368914 1.480037 0.840701 -3.683608 0.984449 -1.343153 -1.104482 -0.961622 0.036578 0.556302
wb_dma/input_wb1_cyc_i -2.472045 0.563252 -1.715167 0.906019 -2.416769 0.338205 -0.158245 0.576433 -2.157508 0.431463 -1.305605 -1.418534 -0.405167 -4.267449 -0.739709 -1.552819 -1.063015 0.607625 -2.250943 0.668176
wb_dma_ch_rf/wire_ch_adr0_we -3.383414 -0.666665 -1.493350 -5.776064 -3.663199 -0.570776 -0.231104 0.892789 -0.426660 1.454661 -1.881473 -2.310972 -2.901727 2.597392 -0.065769 -0.982665 -0.188041 0.572500 -3.062071 -0.719383
wb_dma_ch_sel/assign_140_req_p0 3.369039 2.302804 0.574713 -1.192475 -1.223890 -0.806069 -1.569430 1.917532 -0.749184 -0.952563 -0.920469 -0.483073 0.371583 2.075101 -0.640913 1.011434 1.986702 -2.815868 -0.361140 0.284493
wb_dma_rf/wire_ch3_txsz 2.746063 1.178378 0.892493 -1.597534 -0.285480 1.723008 -0.140396 -2.239531 0.285585 -0.049693 0.449307 1.949911 -0.127574 -0.297971 -0.916879 0.599323 2.206766 0.192873 2.005762 -1.019537
wb_dma_rf/input_wb_rf_din -3.021723 1.368328 -1.175720 -2.296107 -3.031183 -4.036282 -2.463551 -0.471084 -3.471415 0.778694 -0.430515 -5.158900 1.722779 3.096531 0.285794 -4.927762 -0.458705 -4.678690 -0.251563 9.129384
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -3.368844 -0.657837 -1.514167 -5.920507 -3.731103 -0.583463 -0.356096 0.893416 -0.458957 1.534623 -1.834750 -2.318622 -2.949059 2.953903 -0.117433 -0.954890 -0.292535 0.530516 -3.012469 -0.597223
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.487891 0.509398 -0.005476 1.494455 -0.909702 -1.472525 0.425721 0.738642 -0.788374 -1.843595 1.439509 -0.515176 1.358881 0.199640 0.077489 -0.549794 0.865853 -0.838957 -0.785072 1.097301
wb_dma_pri_enc_sub/reg_pri_out_d1 1.330501 0.273451 0.023784 -1.416882 0.410471 0.116138 -0.849393 -1.866683 1.152250 -0.826743 1.396377 3.566627 -1.025053 -2.003625 0.327321 -0.946235 -0.124853 0.476478 1.549258 -0.798884
wb_dma_ch_rf/always_19/if_1/block_1 -1.088461 -0.197159 0.275391 1.275510 0.574490 -0.351589 -1.428075 0.206406 0.587593 1.417225 -1.381525 -1.669428 -1.064276 -1.056775 0.300999 0.583037 -2.398321 -1.700647 -1.887693 1.395987
wb_dma_ch_rf/always_2 -0.088915 1.198515 2.198934 -0.897213 -1.020194 0.737642 2.768034 -3.913626 0.403707 1.954903 -0.088516 3.195574 -0.847778 -2.203233 -2.596405 -0.484885 2.577327 0.402682 0.387018 -1.671997
wb_dma_ch_rf/always_1 -0.926123 0.750465 0.452345 -0.180413 -0.890148 -0.725879 -1.771132 -0.595381 1.446587 0.712548 -0.457215 -2.417350 -2.056740 1.803424 -0.395749 1.978047 -2.562033 -1.348999 -1.107172 1.404792
wb_dma_de/input_mast0_drdy -0.697438 3.179697 -3.699226 0.706647 -0.626067 0.832624 -4.005378 -3.606840 -4.352006 1.405052 -0.149716 -0.705387 1.131940 -1.786159 -1.615545 1.276622 0.501620 -1.352033 -0.135008 -0.327606
wb_dma_ch_rf/always_6 -4.584115 0.439926 -3.155339 -1.099609 -1.676592 -2.349015 0.467510 0.613733 -1.677424 3.724152 -0.346661 1.419062 3.739887 -0.363580 -2.347380 -1.458478 0.122328 0.747029 -0.264442 -0.859514
wb_dma_ch_rf/always_5 -2.221960 0.270939 -1.153886 0.259659 -0.770713 0.164817 0.345636 -1.860217 -1.167037 -0.397179 -0.127433 -1.908459 -0.333074 -1.525453 -0.185413 -0.521934 0.117662 0.173193 -2.391248 0.438346
wb_dma_ch_rf/always_4 -4.855846 1.177787 -1.049328 0.756668 -2.627357 0.633953 -0.172515 -3.237182 -2.788674 1.826227 -1.676186 -1.710893 -1.426166 -4.620533 -0.691953 -1.079468 -0.036517 -0.478317 -3.402926 1.661409
wb_dma_ch_rf/always_9 3.672671 1.103585 -0.598394 -3.815767 -0.262942 -0.552583 -1.040604 1.651618 0.195936 -1.421945 -0.028510 3.242465 -0.579862 1.467900 0.092806 -0.524188 1.504871 0.094373 1.836616 -2.289742
wb_dma_ch_rf/always_8 -1.988603 2.524120 -0.682710 -1.573185 2.046612 -2.730654 0.231280 1.285681 2.715454 1.136051 -2.810138 -2.603692 -1.153491 -2.772368 -1.939269 -0.756470 -4.182498 -2.445967 -4.385666 -0.028650
assert_wb_dma_rf/input_wb_rf_dout -0.920248 0.955646 -0.898365 0.642309 -0.558650 -1.333712 -0.488265 -1.855587 0.678031 -2.832363 -0.589391 -1.797418 -0.075380 -4.356548 1.652341 -0.316229 0.243229 -0.139460 -3.746444 1.941295
wb_dma/wire_wb1_addr_o 0.387916 -1.251492 -0.861397 -0.062130 0.413126 0.895693 1.662877 2.033224 -0.396010 -0.153985 0.010989 -0.105227 1.675480 1.017491 0.119258 -1.250066 -0.401679 1.885576 0.949072 0.798508
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.358841 0.272575 0.053473 -1.306093 0.417848 0.182032 -0.829791 -1.858794 1.131349 -0.801406 1.384167 3.520536 -1.035737 -2.069381 0.321284 -0.877012 -0.086052 0.486237 1.560573 -0.871434
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.653185 0.877269 -0.599397 -2.581326 -0.640241 -0.610217 -0.244903 3.500284 -0.891913 -0.628522 -1.397836 -0.090640 0.440593 3.494633 -0.204823 0.430621 1.750789 -0.350492 0.446733 -1.595007
wb_dma_wb_slv/always_5/stmt_1/expr_1 3.490947 1.533655 0.761874 -0.349760 -0.839741 -2.158682 -0.567185 3.895553 -0.579946 -3.644572 2.135108 -0.780587 1.323207 6.466004 0.255563 -0.146407 1.344790 -1.882470 1.767364 1.799959
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -1.970114 -0.964908 -3.495746 -3.471589 -0.061936 -1.958901 2.260944 -2.735250 -1.329459 -1.894721 -1.556395 -3.585118 1.313354 -1.803871 0.870923 -3.499720 1.281701 1.344829 -5.462214 1.457542
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 2.194800 0.583179 -0.007267 0.046639 0.040462 -3.450314 -1.162264 4.162521 0.251899 -4.287710 3.077657 0.800986 0.410775 4.657081 1.455429 -1.539056 -1.008322 -1.519341 1.390039 1.799410
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 2.245056 0.433415 1.072811 0.471106 0.970245 1.938643 0.445365 -0.298893 0.102091 0.126441 -0.054409 1.074618 -0.009917 -0.700842 -0.654677 1.068327 1.720532 0.050181 1.140132 -2.297936
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.205397 -0.932694 -0.777757 0.336943 0.822489 -1.381132 -0.623410 0.370318 0.881614 -0.805394 1.017522 1.730397 -0.937135 -1.763090 1.176882 -1.400980 -2.237308 0.312945 -0.334033 0.002962
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.007516 1.474923 0.407364 -2.218711 -1.671261 2.122575 0.190060 -2.004929 -0.329166 -1.372688 0.911433 0.360181 -1.458374 -1.536244 -0.865210 -0.154962 2.431893 0.164419 0.048733 -1.514619
wb_dma_wb_slv/reg_slv_dout -2.869440 1.335635 -0.980731 -2.639562 -3.189570 -3.922370 -1.747628 -0.588882 -3.454130 -0.067320 0.509060 -3.856828 1.541731 3.407658 0.457888 -5.126484 0.185379 -3.577270 0.892275 8.197244
wb_dma_ch_pri_enc/always_2 1.545752 0.260858 0.065341 -1.396826 0.467544 0.256980 -0.815281 -1.842670 1.158726 -0.860324 1.391601 3.673445 -0.983437 -2.016864 0.274396 -0.850194 0.049637 0.475542 1.659026 -0.966509
wb_dma_ch_pri_enc/always_4 1.351991 0.208707 0.002083 -1.292954 0.428016 0.204489 -0.819936 -1.840020 1.098765 -0.799218 1.399419 3.500886 -1.013598 -2.014997 0.330832 -0.834280 -0.075091 0.487299 1.519754 -0.845432
wb_dma/inst_u3 -5.376975 1.975205 -2.838888 0.484834 -1.986147 -2.187169 0.953561 -0.633942 -3.646202 0.675707 -2.153591 -1.255479 0.094740 -3.478666 -0.374271 -3.162999 -0.723450 0.996755 -4.026167 2.252305
wb_dma_wb_slv/always_1/stmt_1 -4.031217 0.231351 -1.551166 -3.221559 -1.337356 -4.800323 -0.212012 1.723181 0.364336 -0.472751 -1.347034 -1.624205 0.496248 -0.848257 2.139549 -5.290090 -3.277041 -0.953559 -1.839195 7.203984
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.956955 0.124442 -1.463103 -0.935855 -1.098079 -1.108786 1.919345 5.738382 -2.147139 -2.379209 -0.060015 -0.773675 3.322132 4.046033 -0.095376 -1.388037 2.081362 0.709004 0.319783 0.246487
wb_dma_rf/wire_ch0_am0 0.372704 -1.493151 -1.122931 -0.330259 0.253809 1.196234 -0.708001 -0.127124 -1.366617 2.153204 0.398841 1.498803 -0.043716 2.978565 -0.312321 -0.992985 -0.920845 0.919514 0.226324 0.239304
wb_dma_rf/wire_ch0_am1 0.149763 -1.176768 -1.028647 -0.577515 -1.268558 -1.220457 -0.270733 -0.585841 1.845004 -1.500270 -1.953685 -0.287482 0.886347 -2.327632 1.802362 2.854574 0.505040 1.789749 -2.106260 -0.408562
wb_dma_wb_mast/wire_mast_drdy 1.791831 3.420547 -3.524453 -0.309781 -0.288012 0.675255 -2.765716 -1.534438 -4.991788 -0.849680 1.106537 0.911923 2.345401 0.579134 -1.246334 0.297536 2.684875 -0.371107 2.256159 -1.390147
wb_dma_wb_if/wire_mast_pt_out -2.514611 3.534961 -1.352018 1.248013 1.252996 -1.249565 0.344037 -0.759645 -1.736101 -1.331035 -0.551290 -0.091315 -0.399234 -2.197977 -0.266692 -0.298886 -0.856470 -0.226160 -2.284849 0.223653
wb_dma_ch_sel/assign_95_valid/expr_1 1.140024 -2.259117 -4.360326 -1.655930 -2.251528 -0.384913 -4.244140 1.527444 -2.497342 1.445144 -1.637048 -2.591411 4.912092 2.540195 1.581586 1.691144 1.874982 -0.788618 -0.133034 2.002637
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.323197 0.260164 0.024075 -1.317681 0.434108 0.201793 -0.828358 -1.792692 1.097851 -0.781792 1.346694 3.494283 -0.989857 -2.086878 0.293968 -0.873471 -0.114428 0.459112 1.468409 -0.851353
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.476122 0.186000 0.034923 -1.351996 0.465447 0.184790 -0.823395 -1.709971 1.175971 -0.868293 1.388932 3.625198 -1.003287 -2.024879 0.308887 -0.850971 -0.066323 0.495864 1.578925 -0.988079
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.350615 0.258405 0.047450 -1.339222 0.432108 0.184409 -0.833529 -1.787700 1.118647 -0.822738 1.352502 3.485299 -0.996903 -2.037921 0.308520 -0.860284 -0.122461 0.445693 1.532063 -0.824471
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 1.302309 0.661220 0.056610 -2.088153 -2.562759 0.731873 3.652635 3.420538 -1.555140 -3.121789 1.620193 -0.589296 2.425486 0.785262 -1.390869 -2.321254 5.299076 0.264955 -0.023523 -1.857504
wb_dma/constraint_slv0_din -1.182371 2.009757 0.739274 -0.734569 -0.451974 -3.636365 -0.904643 -0.795470 0.973316 -1.403079 -0.917375 -0.714243 -1.324191 -1.018816 0.623385 -0.573528 -1.631322 -1.696775 -0.355797 2.342172
wb_dma_de/always_4/if_1/if_1 2.779656 -0.072234 -0.345477 -0.848907 2.021182 -0.205884 -2.320168 2.707357 0.004842 0.770693 -2.393506 2.433749 -0.891226 -2.621982 1.130888 -1.171862 -0.862102 -2.090418 -0.753153 -0.994184
wb_dma_rf/always_2 -0.112514 3.159676 0.807327 -2.413368 -0.682473 -4.302633 -1.684835 -0.823095 0.739791 -0.062524 -2.700612 2.280266 -4.454188 -0.627803 0.030504 -0.814927 -3.428803 -1.807185 -1.127581 1.724004
wb_dma_rf/inst_u24 3.745347 0.990267 -0.580918 -3.762612 -0.177931 -0.477258 -0.985707 1.861291 0.169501 -1.482914 -0.047143 3.304632 -0.603289 1.478231 0.154029 -0.497035 1.565680 0.108761 1.813077 -2.479756
wb_dma_rf/always_1 -7.491399 0.594124 0.794699 -1.516996 -1.159802 -6.379395 0.668734 1.831972 -0.389459 0.832370 -4.687219 -3.584117 -1.652092 -4.512141 2.702896 -3.599323 -2.634967 -2.911854 -3.250281 4.626772
wb_dma_ch_sel/always_38 0.664948 1.739940 -1.256306 0.576957 -0.550273 -3.886146 -4.019403 0.372804 1.704856 -1.240557 -0.845356 -0.149462 3.894426 -2.389889 1.317461 2.397198 -0.489848 -2.072766 1.314527 2.981048
wb_dma_ch_sel/always_39 4.808956 0.289132 0.380369 -0.509246 1.934568 1.777505 0.469850 4.166556 -1.697834 0.176737 -2.422311 1.710697 1.278435 0.021700 -0.060665 0.031801 3.424765 -0.756897 0.834437 -3.769376
wb_dma_ch_sel/always_37 -1.892680 -0.311315 -1.430091 -5.445498 0.195631 -1.325710 1.570101 1.386419 3.441303 2.342493 -3.613352 -1.502563 -0.519368 -1.575731 -1.298267 -1.233387 -2.337061 0.619972 -3.155737 -0.730780
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.589698 0.869027 -0.621337 -2.635374 -0.708910 -0.625662 -0.225670 3.537945 -0.938379 -0.620163 -1.434290 -0.095609 0.414699 3.550022 -0.217894 0.415180 1.790209 -0.370817 0.393535 -1.634321
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 0.880291 -4.001002 -1.090811 -2.154310 3.216192 0.729236 1.252219 2.761437 -0.200559 4.163459 -4.290279 2.801883 2.303869 -1.123899 1.814866 -3.340568 -0.355505 1.962839 0.649658 0.296386
wb_dma_ch_sel/assign_10_pri3 2.236154 0.436831 1.070636 0.442673 0.974219 1.905226 0.458374 -0.295020 0.094604 0.087206 -0.059442 1.066135 0.011829 -0.682823 -0.622602 1.042367 1.681306 0.058072 1.139546 -2.253684
wb_dma_rf/inst_u21 3.626653 1.116613 -0.667450 -3.877496 -0.329165 -0.532454 -0.994193 1.650912 0.168669 -1.451404 -0.082657 3.280549 -0.596411 1.389740 0.051533 -0.514753 1.524341 0.110899 1.755647 -2.355992
wb_dma_rf/wire_ch3_adr0 -3.436767 1.702585 -0.879355 -1.743388 -1.079245 -0.556229 1.653692 0.004510 -0.024948 -1.210213 -0.464527 -1.073980 -1.495050 -3.278887 -1.055649 -1.210571 0.006519 0.690070 -2.778886 -2.286673
wb_dma_ch_rf/input_dma_busy -1.879558 2.411758 -0.619396 -1.565605 2.029881 -2.599531 0.374606 1.227446 2.752516 0.996581 -2.794205 -2.613051 -1.210872 -2.850366 -1.905269 -0.770336 -4.038091 -2.290392 -4.455450 -0.111526
wb_dma_ch_sel/assign_134_req_p0 0.533023 0.343472 0.612722 -0.799158 -2.119152 0.676236 2.420371 3.389629 -0.935015 -1.801580 0.680778 -2.046989 1.473798 0.084135 -1.261671 -1.644140 3.423572 -1.282176 -1.487899 -0.653188
wb_dma/wire_wb0m_data_o -5.254187 -1.526003 -0.380913 0.607559 1.843416 -2.079108 3.102597 3.779358 -0.511384 1.630594 -0.351813 -1.939528 0.825842 0.656651 -0.471666 -2.127827 -3.085393 0.321448 -0.124268 -0.597867
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.458658 0.811524 -0.599429 -2.560927 -0.653700 -0.664978 -0.190521 3.519193 -0.937127 -0.630313 -1.424496 -0.154165 0.403177 3.493768 -0.214977 0.352338 1.702584 -0.340894 0.362373 -1.502423
wb_dma_ch_rf/always_6/if_1 -4.517049 0.507610 -2.949699 -1.018999 -1.790747 -2.412668 0.346452 0.390616 -1.469731 3.513994 -0.123999 1.574981 3.497116 -0.389692 -2.297300 -1.245857 0.115362 0.654068 -0.089689 -0.954969
wb_dma -5.125975 2.295005 -2.899453 0.646463 -2.312156 -1.663038 0.859935 -0.331932 -3.596754 0.499070 -2.620768 -2.203918 -0.213744 -4.132380 -0.646365 -2.720211 -1.571373 0.543604 -5.061058 3.132492
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.873895 -0.099202 -0.159414 1.690390 3.064324 0.938600 -0.312871 0.650536 -0.732800 1.306531 -1.218896 1.062079 1.729930 -5.065367 0.267268 -1.952902 0.661840 -1.675515 -0.161612 -0.377991
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -0.978844 -0.173814 0.331379 1.367925 0.694465 -0.292423 -1.592553 0.262155 0.621395 1.461794 -1.408931 -1.737873 -1.130792 -1.078945 0.305252 0.647549 -2.535141 -1.803183 -1.879409 1.436001
assert_wb_dma_rf/input_wb_rf_adr -1.168115 1.042456 -1.060124 0.556937 -0.544024 -1.417937 -0.465178 -1.776786 0.541735 -2.696577 -0.707810 -1.884313 0.064433 -4.498113 1.542245 -0.502388 0.261179 -0.138722 -3.895974 1.939185
wb_dma_ch_rf/always_6/if_1/if_1 -4.566209 0.830313 -3.121748 -1.204211 -1.767620 -2.432632 0.301772 0.305781 -1.532475 3.543092 -0.323967 1.440784 3.610041 -0.520674 -2.429151 -1.353360 0.095246 0.629342 -0.314666 -0.718326
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.306400 0.271700 0.039187 -1.361904 0.407883 0.188218 -0.814980 -1.864732 1.141674 -0.809738 1.336696 3.523093 -1.032602 -2.057837 0.268714 -0.910923 -0.087776 0.491141 1.525249 -0.856904
wb_dma_ch_arb/wire_gnt -1.446260 1.292112 -2.016198 -2.117635 -1.456229 -1.404765 4.541006 0.989105 -0.178132 -2.169658 -0.491890 1.634229 2.980501 -3.070147 -1.648208 -1.634541 2.298566 3.503551 -1.097616 -2.081372
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 3.744944 1.072922 -0.600004 -3.817954 -0.192527 -0.517541 -1.060457 1.733709 0.181450 -1.446223 -0.047917 3.311683 -0.602228 1.470124 0.113128 -0.467792 1.519871 0.091928 1.872325 -2.355364
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -2.202564 0.979596 0.354737 1.251027 -0.694842 -2.021147 -1.357954 -0.334014 -0.051610 0.976571 -0.083171 0.857907 -0.038736 -0.994862 0.010730 0.273894 -1.514272 -0.960284 1.079785 1.273234
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 4.870605 0.326888 0.359252 -0.587515 1.909576 1.775902 0.440172 4.060013 -1.666127 0.180971 -2.416969 1.746261 1.320588 -0.023210 -0.081093 0.098179 3.502136 -0.781963 0.871130 -3.778702
wb_dma_rf/always_1/case_1/cond -6.937596 0.508573 0.849775 -1.338750 -0.898521 -6.093430 0.590462 1.495364 -0.111648 0.416695 -4.655063 -3.561022 -1.706558 -4.862577 2.896007 -3.157147 -2.499680 -2.726867 -3.310279 4.408406
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.278224 0.223792 -0.033049 -1.389055 0.370350 0.150493 -0.831123 -1.800085 1.095718 -0.798662 1.346663 3.511152 -1.000769 -2.074422 0.305803 -0.950293 -0.157851 0.485118 1.453306 -0.847748
wb_dma_wb_slv/assign_4/expr_1 -6.818385 2.131596 -2.047517 1.310562 2.724365 -2.847136 3.125509 2.588430 -2.704986 0.430409 -1.238046 -1.771004 0.909012 -1.488371 -0.753472 -2.373393 -3.056602 0.256449 -2.220008 -0.181254
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.336727 2.106771 -0.305346 -0.054412 0.969877 3.021125 -0.094332 -3.892282 -1.299933 0.096525 0.401330 0.805957 1.596212 -1.357575 -1.051433 0.497440 1.842366 1.150933 2.783960 0.830970
wb_dma_de/always_3/if_1/stmt_1 -0.429582 0.528279 0.051057 1.516053 -0.889897 -1.491598 0.395264 0.780287 -0.769333 -1.911625 1.441031 -0.557103 1.380455 0.241660 0.115804 -0.522225 0.863661 -0.864130 -0.718814 1.155493
wb_dma_ch_sel/assign_104_valid 3.878500 1.766802 0.523861 -2.716556 -0.336219 0.584459 -1.887269 1.419447 -0.058357 0.849316 -2.414342 -0.023518 -0.898935 1.919233 -0.749935 1.494559 1.187748 -1.941307 0.317722 -0.847476
wb_dma_ch_rf/always_9/stmt_1 3.614118 1.057555 -0.620039 -3.779665 -0.264148 -0.461211 -1.007213 1.615424 0.168362 -1.381830 -0.031110 3.275048 -0.633308 1.384047 0.069529 -0.451122 1.530837 0.143818 1.788099 -2.421924
wb_dma_wb_if/input_mast_adr -0.099467 -0.756873 -0.932241 1.249857 -0.356511 -0.450508 2.064727 2.688284 -1.150539 -1.788557 1.204731 -0.567517 2.907230 1.078262 0.140527 -1.772742 0.405822 1.130455 0.180695 1.742786
assert_wb_dma_ch_arb/input_req 2.579999 -0.115479 -0.734875 -0.999832 0.961441 -0.118023 0.003169 4.313578 -1.790585 0.146109 -2.423863 0.690151 1.326092 0.567082 0.557706 -1.001808 1.835169 -0.767025 -0.281456 -1.554770
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.906340 1.513977 0.397214 -2.217788 -1.656851 2.153339 0.195844 -2.014956 -0.398761 -1.348166 0.888160 0.352663 -1.476490 -1.670131 -0.856617 -0.172490 2.418068 0.137490 0.037339 -1.474204
wb_dma_wb_if/input_wbm_data_i -2.886565 1.243346 -1.009600 -2.623580 -3.283331 -4.085610 -1.874379 -0.549060 -3.477023 0.000215 0.579761 -3.977937 1.658063 3.557858 0.487952 -5.172756 0.278057 -3.760922 0.859795 8.386859
wb_dma_de/wire_tsz_cnt_is_0_d 0.698085 -0.132952 -0.164054 1.651990 3.098425 0.783757 -0.363448 0.651111 -0.601430 1.280097 -1.228649 1.183993 1.552475 -5.288939 0.353427 -2.004368 0.384426 -1.741362 -0.318992 -0.366202
wb_dma/wire_dma_err 3.534005 1.037079 -0.607985 -3.894599 -0.420094 -0.567550 -1.012641 1.651068 0.190470 -1.439619 0.017997 3.224241 -0.675658 1.565551 0.091939 -0.506249 1.507192 0.120109 1.757567 -2.286856
wb_dma_ch_sel_checker/input_ch_sel_r 0.500626 0.775091 -0.182726 -2.137122 -1.284512 -0.287276 -0.640898 -2.029209 0.247333 -0.146880 0.499605 0.910047 -0.160333 0.428106 -0.265584 -0.495441 0.516462 0.116122 0.935244 1.306709
wb_dma_ch_sel/assign_119_valid 4.049010 1.738584 0.556686 -2.739551 -0.333258 0.625822 -1.878773 1.471571 0.012667 0.775290 -2.351717 0.117286 -0.895187 2.081577 -0.740349 1.536182 1.313949 -1.944527 0.457139 -0.977984
wb_dma_inc30r/input_in -3.922927 -1.009495 -1.029248 -2.062189 -3.224083 -0.732154 2.229840 -0.874632 2.702564 -0.808762 -0.187456 -2.747098 2.014668 -4.852528 -1.045315 1.029280 3.100934 0.948177 -3.741981 -2.989241
wb_dma_ch_pri_enc/inst_u15 1.431526 0.264247 0.085858 -1.308799 0.482661 0.253106 -0.800080 -1.818037 1.143202 -0.810948 1.406983 3.580173 -1.027304 -2.058435 0.292739 -0.869542 -0.049750 0.461682 1.578692 -0.965846
wb_dma_ch_pri_enc/inst_u14 1.310193 0.248669 -0.056567 -1.346330 0.358265 0.101173 -0.866759 -1.755129 1.064873 -0.835624 1.334006 3.473089 -0.969642 -2.015971 0.311511 -0.932697 -0.154634 0.458196 1.451233 -0.758434
wb_dma_ch_pri_enc/inst_u17 1.531465 0.211217 0.092359 -1.308839 0.491911 0.259638 -0.835029 -1.785253 1.183508 -0.875760 1.412151 3.655848 -1.054207 -2.107181 0.304900 -0.854216 -0.054213 0.468287 1.632959 -1.013402
wb_dma_de/wire_dma_err 3.883827 1.124775 -0.483303 -3.860917 -0.300356 -0.286606 -0.957299 1.507430 0.200741 -1.405062 -0.027401 3.401192 -0.594606 1.419636 -0.022019 -0.353730 1.777467 0.158504 1.970642 -2.534965
wb_dma_ch_pri_enc/inst_u11 1.499605 0.294687 0.057420 -1.367418 0.424224 0.267851 -0.842241 -1.900918 1.127005 -0.844574 1.392878 3.594874 -0.990355 -2.043973 0.258444 -0.829311 0.002768 0.492135 1.600376 -0.918359
wb_dma_ch_pri_enc/inst_u10 1.300546 0.237718 0.025937 -1.299354 0.479731 0.145943 -0.850339 -1.814999 1.175171 -0.817783 1.389109 3.524947 -1.039382 -2.019369 0.339623 -0.870681 -0.164471 0.434954 1.518336 -0.815240
wb_dma_ch_pri_enc/inst_u13 1.347140 0.265656 0.005209 -1.418364 0.397104 0.152970 -0.842937 -1.879079 1.148684 -0.815176 1.418570 3.575490 -1.032380 -2.066891 0.337755 -0.909689 -0.125454 0.449091 1.528773 -0.838681
wb_dma_ch_pri_enc/inst_u12 1.433309 0.208717 -0.027426 -1.434491 0.400336 0.144858 -0.864855 -1.739566 1.145027 -0.865455 1.372466 3.603476 -1.001436 -1.985901 0.318529 -0.923107 -0.082247 0.472696 1.570019 -0.897110
wb_dma_ch_pri_enc/inst_u19 1.367170 0.266834 0.025546 -1.332957 0.425409 0.226812 -0.795541 -1.781341 1.101770 -0.764381 1.320947 3.461491 -0.950951 -1.985408 0.285541 -0.834804 -0.031621 0.436765 1.536361 -0.909589
wb_dma_ch_pri_enc/inst_u18 1.325790 0.219057 0.003307 -1.315035 0.437867 0.117281 -0.845576 -1.759418 1.172647 -0.870068 1.405143 3.649013 -1.061767 -2.116030 0.344652 -0.963806 -0.152678 0.496258 1.535141 -0.917372
wb_dma_ch_sel/assign_110_valid 3.892802 1.768763 0.544868 -2.796088 -0.351903 0.583262 -1.936136 1.430948 0.005555 0.815235 -2.376233 0.051814 -0.964306 2.006523 -0.725746 1.511560 1.247515 -1.899033 0.395614 -0.971720
wb_dma_rf/inst_u30 3.696484 1.038943 -0.629335 -3.851822 -0.215722 -0.494700 -0.995563 1.632804 0.193556 -1.414570 -0.099842 3.416189 -0.584418 1.216820 0.082946 -0.499442 1.568686 0.141996 1.797288 -2.492029
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 3.253755 2.659926 0.684967 -4.090587 -1.701324 -0.191551 -1.359118 -2.851293 2.441446 -1.645785 1.037944 0.187825 0.437280 1.540284 -1.058134 1.969947 2.429561 -0.573044 2.844794 0.348005
wb_dma_ch_pri_enc/wire_pri6_out 1.369264 0.262803 -0.021755 -1.332958 0.429158 0.158841 -0.797269 -1.750448 1.122176 -0.837255 1.311644 3.513197 -0.988513 -2.059311 0.307953 -0.878318 -0.064739 0.460651 1.505742 -0.884348
wb_dma_rf/assign_6_csr_we 2.377056 2.517167 0.775503 -3.833035 0.277824 -2.544943 -0.704177 -0.223028 1.203711 -0.844708 -3.093329 1.557276 -5.033826 0.319688 -0.056704 -0.751169 -2.393543 -1.356153 -2.265048 0.133642
wb_dma_de/assign_82_rd_ack 2.385891 0.855099 -1.434175 0.500819 3.135023 1.070158 -2.259209 0.861240 -1.434823 0.851694 -2.298003 1.369421 0.691497 -3.510847 0.958551 -1.206787 -1.192970 -1.066200 0.148918 0.772365
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 1.536181 2.143265 1.135321 -1.904239 -0.919487 1.022140 1.165137 -3.684668 -0.360852 1.563543 -1.071018 3.556539 -1.842478 -0.437652 -2.023499 0.323631 1.007830 1.143416 0.851851 -0.823703
wb_dma_ch_sel/assign_96_valid 0.837549 -1.988754 -3.182914 -2.977821 -3.954247 -1.989405 -2.979342 1.625144 -1.898634 2.544382 -2.516592 -0.070287 2.458728 3.286630 0.515065 1.337060 1.527724 -0.851089 -1.563150 0.873440
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.518565 0.263831 0.075604 -1.320385 0.452745 0.286195 -0.765816 -1.789174 1.114409 -0.785680 1.357592 3.498831 -0.944175 -1.967296 0.267198 -0.758463 0.056628 0.466688 1.579380 -0.952120
wb_dma_de/reg_next_ch 2.752864 1.496732 -1.624885 -2.853483 0.339576 -1.318477 -2.174914 -1.309669 1.941032 0.891617 -3.886985 1.399668 1.217597 -2.000265 0.261311 2.553267 -0.745092 0.530162 -0.007558 0.845726
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.419214 -0.946663 -0.872365 0.332786 0.731229 -1.479986 -0.644503 0.466765 0.827107 -0.795488 0.904108 1.581589 -0.842167 -1.805132 1.177698 -1.473359 -2.326273 0.327200 -0.506441 0.066894
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.446562 -0.950152 -0.869200 0.332063 0.743937 -1.488525 -0.591757 0.439851 0.813481 -0.785713 0.941309 1.587903 -0.845528 -1.794642 1.212803 -1.488358 -2.340377 0.339708 -0.559142 0.068587
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 1.399310 2.157053 1.026196 -1.925114 -0.980123 0.917736 1.118571 -3.689641 -0.377826 1.495994 -1.002466 3.466884 -1.824365 -0.453730 -2.003610 0.253133 0.958424 1.127846 0.821445 -0.631725
wb_dma_ch_rf/assign_24_ch_txsz_dewe 4.683606 1.256874 0.844936 3.088335 4.452462 2.618541 -1.662633 2.140749 -1.433343 0.468875 -1.515191 -1.236277 1.444894 0.565781 0.440157 0.640881 -0.601588 -2.071860 1.888985 1.680218
assert_wb_dma_ch_arb 2.503130 -0.148161 -0.686457 -0.958899 0.943324 -0.134848 -0.002346 4.205852 -1.665760 0.129342 -2.296085 0.712796 1.190226 0.508550 0.537795 -0.898668 1.756541 -0.746505 -0.274888 -1.647003
wb_dma/wire_csr -0.684517 0.332132 -1.313932 -0.668433 0.065469 1.728136 0.250674 0.765313 -3.054036 2.516827 -3.967610 1.080219 -3.596913 0.024443 0.551780 -1.944576 -4.556696 2.020688 -2.067151 3.562230
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.316425 -0.931109 -0.784920 0.351067 0.804195 -1.405972 -0.592772 0.407511 0.870761 -0.786156 0.951250 1.663229 -0.904226 -1.810146 1.191600 -1.491279 -2.289343 0.299806 -0.454046 0.049254
wb_dma_wb_if/input_mast_din 0.887219 0.465220 -1.246618 1.688938 2.503370 2.384616 0.609562 -2.626073 -2.763133 0.663254 0.287837 0.502881 2.169576 0.203444 0.268691 -1.951630 -0.387909 2.180835 2.069819 3.788253
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 0.022353 0.941513 0.115599 -1.682330 -1.677154 -0.488328 -0.255674 -0.800403 0.839300 -0.778700 1.055320 -0.788488 -0.899490 3.110220 -0.782006 1.404116 -0.011261 0.410715 0.792799 0.000285
wb_dma_ch_rf/reg_sw_pointer_r 0.958469 1.853175 -1.668399 -0.750129 -1.222505 -3.026659 -1.138809 -1.591439 1.132687 -2.283025 -2.541624 0.699655 1.031478 -2.996657 1.299969 2.403050 -0.462668 0.936468 -2.403005 1.977657
wb_dma_ch_sel/assign_142_req_p0 3.353500 2.199106 0.639773 -1.134928 -1.178581 -0.789120 -1.506494 2.030511 -0.669889 -0.946021 -0.913120 -0.504834 0.300800 2.158757 -0.656102 1.107670 1.929780 -2.718647 -0.334298 0.077636
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.080248 0.192940 -1.522424 -1.163847 -1.124561 -1.136989 1.809882 5.838977 -2.070955 -2.410735 -0.086545 -0.843360 3.235530 4.343532 -0.100703 -1.339374 1.998103 0.704148 0.428312 0.399653
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 2.192422 0.426837 1.030863 0.479180 0.957467 1.936250 0.473650 -0.259742 0.058913 0.146770 -0.077747 1.031023 -0.014978 -0.687333 -0.647360 1.091145 1.706096 0.066562 1.085928 -2.260325
wb_dma_rf -4.820741 1.079108 -2.468858 -0.982354 -2.116928 -2.227046 0.715185 -0.588149 -2.165215 1.287088 -2.572642 -2.714643 0.739060 -3.658679 -0.856474 -2.276624 -1.459305 -0.782183 -4.478382 2.827779
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -0.310224 -1.906395 -0.060261 -0.154369 0.586099 -0.224561 -0.176559 1.872876 0.152854 1.351498 -2.241438 0.102222 -0.287835 -0.546234 1.557957 0.302202 -0.488588 0.105894 -0.896773 -0.553696
wb_dma_de/reg_chunk_cnt 2.894315 -0.139407 -0.342926 -0.837933 2.096007 -0.270774 -2.336385 2.802482 0.035071 0.661330 -2.227593 2.568851 -0.912355 -2.549831 1.231218 -1.236977 -0.934787 -2.044032 -0.568500 -1.015072
wb_dma_de/always_23/block_1/case_1/block_4/if_1 0.854835 -3.855941 -1.000066 -2.357050 3.029812 0.677404 1.372890 2.796352 -0.139513 4.007887 -4.318045 2.680689 2.239569 -1.196576 1.752145 -3.355815 -0.198550 1.924390 0.657696 0.244780
wb_dma_de/always_23/block_1/case_1/block_3/if_1 0.485921 -3.558992 -1.020681 -1.107447 2.368201 -0.571838 1.422814 3.294939 -0.746997 2.850190 -3.315594 2.440729 3.329750 -0.963640 1.885681 -3.585290 0.358768 1.141302 -0.117764 1.129238
wb_dma/input_wb0m_data_i -2.988731 1.255765 -0.911939 -2.420807 -3.254065 -3.952153 -1.754114 -0.483905 -3.556705 -0.092528 0.588972 -4.101777 1.576376 3.522007 0.482245 -5.166342 0.260969 -3.734476 0.770977 8.306038
wb_dma_de/always_15/stmt_1 3.373923 1.790620 -0.761203 0.257974 2.344417 2.377634 -1.605092 0.414586 -2.407501 1.692811 -3.334590 -0.432827 1.620049 -1.954933 -0.184879 0.094272 0.878411 -1.385659 0.382477 1.017136
wb_dma/wire_ch7_csr -2.570550 -0.025498 -2.866293 -0.400551 -3.171805 0.346451 -0.301106 -0.457342 -3.256213 1.696263 -2.122946 -1.303278 1.097457 -1.966641 -0.495719 -0.506666 0.483308 0.450577 -3.664319 1.892738
wb_dma/input_wb0_ack_i -4.565851 3.892718 -4.106765 0.630211 -1.278311 -2.373348 -0.692715 -3.123857 -5.051367 1.026956 -2.337080 -0.095463 0.246510 -3.472510 -0.746446 -1.782942 -0.003558 0.378814 -4.272905 2.156868
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.117949 0.154008 -1.525036 -1.088635 -0.992455 -1.127439 1.841405 5.898191 -2.116743 -2.377418 -0.123771 -0.719824 3.319981 4.118285 -0.036192 -1.444033 2.015352 0.688245 0.424724 0.342877
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 2.180452 0.053805 -1.567950 -1.131265 -1.051497 -1.001334 1.921195 5.997948 -2.186730 -2.327531 -0.183843 -0.667970 3.363850 4.140196 -0.032164 -1.468958 2.080556 0.771104 0.406879 0.243098
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.991275 0.310239 -1.546365 -1.188451 -1.139424 -1.097817 1.803990 5.502486 -2.085427 -2.311733 -0.162305 -0.694976 3.146700 4.042916 -0.168814 -1.273433 1.967291 0.743653 0.348986 0.322975
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 4.291916 0.051500 0.701974 -0.229907 1.729903 -0.289243 -0.749432 4.263350 -0.600510 -1.247495 -0.144166 0.551450 0.937631 3.634073 1.005432 -0.951183 0.570996 -1.496614 1.946205 0.662356
wb_dma_ch_sel/assign_125_de_start 0.474467 1.669597 -1.287054 0.453250 -0.642968 -3.845661 -3.912274 0.160715 1.784348 -1.229231 -0.801641 -0.082103 3.725804 -2.566383 1.294971 2.435100 -0.503064 -1.911488 1.211703 2.815940
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 1.510765 2.185645 1.101919 -1.996284 -0.969590 1.005388 1.087583 -3.773007 -0.319025 1.515814 -0.990362 3.548398 -1.850148 -0.456748 -2.005179 0.272125 1.017655 1.141070 0.903642 -0.740287
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.282820 -0.973997 -0.798455 0.306871 0.755950 -1.427169 -0.592547 0.465857 0.839711 -0.776095 0.965342 1.656074 -0.877404 -1.801794 1.177569 -1.475657 -2.252445 0.310090 -0.464794 -0.001482
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 2.665161 3.555379 -0.552940 -2.581934 -0.514630 1.081091 -1.220455 -4.397185 0.818077 -1.408850 0.890633 -0.900715 2.044577 0.432986 -1.252930 1.855183 2.001732 0.469597 3.392720 2.064978
wb_dma_ch_sel/input_dma_busy 2.166735 0.407580 1.053628 0.471314 0.932731 1.864399 0.410970 -0.239684 0.050144 0.096908 -0.062644 0.984129 0.026924 -0.648303 -0.600363 1.043235 1.618492 0.038280 1.074186 -2.177322
wb_dma_inc30r -3.250309 -4.652424 -2.885830 -2.263390 -1.909451 0.913874 2.755965 2.391756 0.922548 1.718968 -1.330591 -1.273913 3.082138 -1.459659 0.120638 -0.870812 1.109105 3.497630 -3.158911 -2.184125
wb_dma_ch_sel/always_45/case_1 -1.776238 -0.328806 1.296271 2.481456 -0.906447 -1.585763 2.180367 0.562391 0.040592 -1.439484 2.334606 -0.681340 2.269167 -1.452686 -0.557733 -1.204504 2.581472 -1.524807 -1.044737 -0.065290
wb_dma_ch_sel/assign_117_valid 3.826288 1.752750 0.554875 -2.688723 -0.333341 0.556021 -1.934218 1.430589 0.027921 0.776603 -2.321722 -0.039411 -0.944264 2.045960 -0.706796 1.518941 1.120571 -1.974295 0.388263 -0.827787
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 2.709628 3.531039 -0.483915 -2.605673 -0.448432 1.092755 -1.253247 -4.423630 0.881252 -1.465559 0.932789 -0.995530 2.047183 0.427509 -1.223967 1.889928 2.032304 0.499837 3.442990 2.045268
wb_dma/wire_ch3_adr0 -3.572069 1.719107 -0.847499 -1.690733 -1.113617 -0.658435 1.669603 -0.034633 0.005355 -1.255263 -0.417069 -1.184976 -1.602409 -3.288838 -1.050547 -1.173053 -0.088086 0.675705 -2.890705 -2.252314
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.472295 0.507471 0.035189 1.435383 -0.882807 -1.387460 0.337251 0.645899 -0.747324 -1.730891 1.362934 -0.460722 1.271030 0.169984 0.064018 -0.488363 0.820794 -0.826062 -0.740873 1.093975
wb_dma_de/always_6/if_1/if_1/cond 1.115240 0.698640 -1.579593 1.935799 2.855276 0.993370 -1.415247 2.693791 -2.742216 1.674359 -3.707320 -2.088853 1.881150 -1.591461 0.659386 -0.393898 -0.997233 -1.446092 -1.336674 1.669076
wb_dma/wire_mast1_pt_out -2.517813 3.451047 -1.535378 1.117481 1.048113 -1.179953 0.355087 -0.749532 -1.871222 -1.283242 -0.607412 -0.169696 -0.272365 -2.072384 -0.277134 -0.295052 -0.716995 -0.116796 -2.359537 0.265311
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.663861 0.807769 -0.605274 -2.620981 -0.693243 -0.570268 -0.250794 3.532734 -0.981903 -0.605028 -1.458424 -0.063946 0.410829 3.509776 -0.194395 0.452347 1.827416 -0.331995 0.450194 -1.713578
wb_dma_de/always_23/block_1/case_1/block_9/if_1 0.046560 0.905500 0.125562 -1.586297 -1.543661 -0.500721 -0.223809 -0.685905 0.809299 -0.790324 0.973774 -0.753935 -0.887243 2.966749 -0.738506 1.320080 -0.006896 0.403582 0.759462 -0.016881
wb_dma_ch_sel/always_48 -1.252732 1.108872 -1.860160 -2.013274 -1.182024 -1.251582 4.418609 1.081974 0.017528 -2.238810 -0.407859 1.731488 2.893880 -3.274373 -1.488732 -1.576820 2.248521 3.429491 -0.955171 -2.302586
wb_dma_ch_sel/always_43 0.767843 0.592420 -0.627880 0.695197 3.007069 -0.508683 -1.194335 0.444209 0.491694 0.570675 -1.666999 -0.114143 2.958730 -6.184055 0.743236 -1.872401 0.604904 -2.583601 -0.379429 1.195442
wb_dma_ch_sel/always_42 -0.212040 0.154378 -1.031965 -0.855307 0.187610 1.826918 0.076810 0.911739 -2.823622 2.576144 -3.967689 1.292511 -3.924068 0.504226 0.756435 -1.979699 -4.680171 1.958917 -1.862067 3.643637
wb_dma_ch_sel/always_40 -0.015217 1.248164 2.199008 -0.767297 -0.912641 0.778052 2.835273 -3.797478 0.347957 1.970355 -0.117467 3.223982 -0.827043 -2.226680 -2.610872 -0.467771 2.546528 0.395575 0.405744 -1.740516
wb_dma_ch_sel/always_47 1.323342 -1.708013 -0.264971 -0.871091 -0.688134 -0.344089 -0.492302 0.069923 2.209107 0.107299 -1.079226 0.196030 1.729869 -0.252178 0.734552 2.672703 1.112913 0.907865 0.097075 -1.135076
wb_dma_ch_sel/always_46 0.330082 -1.524807 -1.084034 -0.273993 0.185657 1.149644 -0.661162 -0.144266 -1.347138 2.109006 0.463666 1.432193 -0.072720 3.029460 -0.263962 -0.941196 -0.932918 0.903190 0.260718 0.221811
wb_dma_ch_sel/always_45 -1.877469 -0.328266 1.275969 2.482002 -0.862339 -1.512372 2.194079 0.351131 0.005082 -1.309520 2.314828 -0.580631 2.179889 -1.561518 -0.590177 -1.228552 2.555120 -1.457114 -1.069387 -0.064249
wb_dma_ch_sel/always_44 -3.355057 2.223213 -0.266655 -5.987005 -4.718790 -1.419645 0.610184 -0.529582 0.860592 -1.506735 -0.285880 -3.826658 -2.767920 1.001864 -1.265307 -0.334936 1.369025 -0.418487 -2.326169 -0.551192
wb_dma_ch_sel/assign_152_req_p0/expr_1 3.206538 2.219511 0.532083 -1.219741 -1.234341 -0.668734 -1.458569 1.840780 -0.764514 -0.791520 -1.029823 -0.412200 0.331597 1.851242 -0.678201 1.056679 2.063449 -2.636923 -0.428304 0.056876
wb_dma_ch_rf/input_ndnr 2.934398 1.053224 0.250871 0.057911 1.774972 2.437885 1.728054 -0.024600 -2.090286 0.645590 -0.880560 1.199179 3.601197 -2.558783 -1.143999 -1.288318 5.015265 -0.321077 1.914781 -1.613973
wb_dma_de/always_4/if_1/stmt_1 3.822154 0.838260 0.420475 -1.164925 1.229048 1.023455 -1.770699 2.097654 -0.736781 1.589442 -3.308381 0.760646 -0.160862 -0.947195 0.049308 0.200275 1.061755 -2.420497 -0.398106 -0.769174
wb_dma_ch_pri_enc/wire_pri4_out 1.366733 0.243701 0.011829 -1.428689 0.358391 0.181464 -0.843998 -1.839619 1.132851 -0.829762 1.424531 3.567507 -1.007532 -1.969312 0.310559 -0.915686 -0.068824 0.498542 1.550392 -0.878305
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.482494 0.475027 0.029817 1.509832 -0.864327 -1.431782 0.384893 0.729652 -0.741468 -1.810822 1.406132 -0.561384 1.312669 0.218848 0.118532 -0.510398 0.785311 -0.826746 -0.710400 1.126792
wb_dma_ch_sel/assign_111_valid 3.956830 1.757267 0.576452 -2.729344 -0.311005 0.651174 -1.830065 1.437976 -0.020834 0.731613 -2.266989 0.082894 -0.919174 2.019718 -0.723079 1.512777 1.223492 -1.905099 0.447149 -0.969333
wb_dma_wb_slv/assign_2_pt_sel -7.581131 1.932956 -5.117375 1.407533 1.111387 -1.464111 2.960469 2.902720 -5.469569 0.558751 -2.209432 -2.377876 1.741163 -4.987748 -0.851397 -5.928471 -4.462928 2.455636 -3.151518 2.759757
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 4.201594 1.925195 -1.261967 -1.662375 -0.727447 -1.149101 -2.637407 0.366073 1.149270 -1.370293 -2.474804 -2.426139 4.872599 -0.330387 0.360473 3.590458 3.004580 -1.694482 0.322033 1.927706
wb_dma_ch_sel/assign_144_req_p0 3.343075 2.245949 0.603914 -1.148445 -1.228337 -0.742327 -1.539397 2.020210 -0.686322 -0.904513 -0.992286 -0.531970 0.323822 2.124607 -0.669458 1.120011 1.936887 -2.732965 -0.387077 0.090367
wb_dma_de/input_pointer -0.170151 1.261318 2.211723 -0.818850 -1.018741 0.675097 2.875549 -3.783028 0.343702 2.038650 -0.164609 3.226603 -0.897320 -2.148111 -2.598508 -0.531593 2.504453 0.427333 0.310892 -1.711406
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 2.179334 3.033071 -0.193229 -1.733132 -0.696471 2.405324 -0.345662 -4.731831 -0.453347 -0.667077 1.375318 0.019382 0.624420 1.628530 -1.781596 1.795850 1.706669 1.596709 3.427603 0.932964
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 1.919877 3.545746 0.887374 -4.338648 -2.324331 -0.826205 -0.006072 -4.220245 1.726455 -0.014013 -0.427575 1.747790 -1.305083 1.387756 -2.183217 1.608332 1.231878 0.467868 1.600762 0.586143
wb_dma_ch_rf/input_wb_rf_adr 3.321202 -0.072070 -3.381985 -2.820773 0.082632 -1.105813 -2.658573 -0.263708 2.185300 -2.269074 2.833096 -1.040623 3.588778 2.679713 0.527389 -4.128368 -1.844737 -0.588513 -1.302473 7.474979
wb_dma_ch_sel/input_pointer0 0.933589 0.356260 2.007159 -0.615249 -0.428720 1.286823 1.517440 -2.708868 1.059973 0.491528 1.340812 1.700601 0.771086 -2.139582 -1.518506 -0.270643 3.698535 -0.569604 1.467395 -1.749354
wb_dma_ch_sel/input_pointer1 2.773961 1.233168 0.848195 -1.712008 -0.315230 1.666361 -0.207184 -2.329954 0.315244 -0.029229 0.434598 2.013415 -0.127820 -0.301234 -0.913005 0.607300 2.213812 0.199221 2.055494 -0.981463
wb_dma_ch_sel/input_pointer2 0.551850 0.755464 -0.199632 -2.093395 -1.241109 -0.252414 -0.628841 -2.014437 0.246619 -0.174736 0.504795 0.962395 -0.109186 0.390296 -0.230010 -0.461983 0.536705 0.107165 0.957562 1.282596
wb_dma_ch_sel/input_pointer3 1.510410 2.148091 1.068101 -1.923332 -0.902067 1.040624 1.108451 -3.647319 -0.347608 1.489179 -0.997373 3.508468 -1.839408 -0.485657 -1.999079 0.237059 0.989822 1.177779 0.861557 -0.757871
wb_dma_de/reg_chunk_0 2.644030 -0.061242 -0.409693 -0.939539 1.912559 -0.266929 -2.250475 2.604818 -0.025924 0.793730 -2.386157 2.393562 -0.843354 -2.603957 1.143295 -1.199857 -0.810080 -2.007718 -0.737644 -0.996838
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 2.131924 0.436409 1.037801 0.471734 0.944380 1.868216 0.493287 -0.233635 0.039439 0.127630 -0.082328 0.971954 -0.010947 -0.673951 -0.653400 1.057020 1.628928 0.025477 1.040069 -2.206967
wb_dma_ch_sel/assign_151_req_p0/expr_1 3.324344 2.320233 0.477957 -1.341414 -1.321586 -0.860421 -1.479618 2.037608 -0.847463 -0.980515 -1.001634 -0.463202 0.418566 2.109141 -0.689036 1.009056 2.101166 -2.706561 -0.397838 0.161410
wb_dma_ch_sel/assign_138_req_p0/expr_1 3.206091 2.310159 0.531335 -1.288865 -1.351254 -0.718269 -1.377365 1.836276 -0.808225 -0.936264 -0.952196 -0.416124 0.320291 2.036386 -0.733997 1.042251 2.139167 -2.616128 -0.369962 -0.035414
wb_dma_ch_sel/reg_am0 0.321052 -1.588211 -1.040990 -0.355339 0.211696 1.219101 -0.699877 -0.129523 -1.343971 2.155174 0.422181 1.448719 -0.091723 3.053284 -0.261865 -0.997088 -0.967883 0.936134 0.240558 0.231371
wb_dma/assign_2_dma_req 1.576333 4.307640 -0.279932 -2.709477 -0.914442 0.538675 0.118675 -5.519204 0.130870 0.171520 -0.572018 0.650848 0.422504 0.278370 -2.267330 1.479292 0.818637 1.443334 2.293097 2.106306
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -1.680916 -0.283883 0.802607 -0.898210 -0.945018 0.522066 1.224321 -1.805132 1.117496 -1.615108 2.685843 1.735763 -1.344038 -4.962120 -0.306563 -2.349873 1.827824 -0.291158 -0.754202 -2.432361
wb_dma_ch_rf/wire_ch_csr -4.737498 1.274385 -2.816842 -1.854886 -1.050977 -2.859318 1.691205 1.600515 -1.968015 1.879122 -2.559949 -2.496006 1.383605 -1.167029 -2.054492 -1.754447 -2.490005 -0.258235 -3.023883 1.240942
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -0.712023 -0.541433 -0.874279 -0.376921 -1.745383 0.520134 -0.178718 -0.748108 0.157922 -0.422481 0.879453 -1.902227 0.870695 0.345266 -0.171937 0.537227 0.620676 0.354135 -0.756211 0.915353
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -1.123004 -0.907721 -0.738017 0.323263 0.800752 -1.305406 -0.603639 0.386309 0.852932 -0.800612 0.979455 1.680992 -0.876583 -1.698062 1.167801 -1.378832 -2.185522 0.314029 -0.335839 -0.033109
wb_dma_ch_sel/assign_118_valid 3.665184 1.744657 0.447845 -2.741899 -0.426428 0.462906 -1.999131 1.409923 -0.009569 0.862825 -2.411961 -0.136850 -0.926467 2.027030 -0.723285 1.499698 1.035526 -1.970107 0.238843 -0.755438
wb_dma_ch_rf/input_de_adr1_we -0.442491 0.473613 0.051357 1.475402 -0.871906 -1.409194 0.408372 0.797733 -0.761486 -1.813557 1.448041 -0.549987 1.348279 0.284840 0.100809 -0.532523 0.835810 -0.832492 -0.722379 1.077630
wb_dma_wb_mast/input_mast_din 1.020873 0.401833 -1.162025 1.705858 2.566250 2.466213 0.579233 -2.630516 -2.763468 0.693005 0.314436 0.576792 2.221316 0.274547 0.262276 -1.964559 -0.327885 2.194799 2.205048 3.731391
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -1.878681 -0.371647 -2.855314 -3.252053 -0.180624 -1.401504 3.015615 -2.812784 -1.695226 -1.247932 -2.127975 -4.845315 1.791337 -0.593294 0.034544 -2.765618 2.037180 1.209023 -5.251319 1.727999
wb_dma_de/always_2/if_1/stmt_1 -3.319248 2.084981 -0.257665 -6.020579 -4.882075 -1.391403 0.542280 -0.521632 0.907250 -1.481872 -0.236149 -3.880877 -2.832204 1.356772 -1.285487 -0.167525 1.425304 -0.368063 -2.288648 -0.590620
wb_dma_de/assign_65_done/expr_1 2.275906 0.861135 -1.465701 0.555591 3.140094 0.954846 -2.258853 0.904355 -1.440680 0.837449 -2.231710 1.357928 0.709549 -3.567338 1.017411 -1.337020 -1.295259 -1.050028 0.090847 0.913584
wb_dma_ch_sel/reg_de_start_r 3.321109 1.005167 -1.818787 -1.152280 0.185837 -2.330759 -3.297253 0.633373 2.097912 -2.341201 -1.194808 -0.733727 4.098125 -1.772888 1.558357 2.412237 0.915952 -1.357150 0.320440 1.980222
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.271141 -0.948482 -0.798712 0.319739 0.782854 -1.413005 -0.645546 0.375179 0.847645 -0.821231 0.986238 1.667776 -0.926369 -1.790014 1.194287 -1.458750 -2.266404 0.351223 -0.396421 0.013058
wb_dma_ch_rf/input_dma_rest -1.065811 1.062733 0.215541 -0.335188 -0.601250 -0.508802 1.254152 -1.640803 -0.636958 1.577489 -1.385370 1.664459 -1.681415 -0.266584 -1.193967 -0.233749 -1.075849 1.020800 -1.032101 0.124748
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 -0.056130 1.288494 2.249676 -0.727105 -0.836441 0.698125 2.798445 -3.748120 0.380803 2.029098 -0.224199 3.220670 -0.835498 -2.184039 -2.589882 -0.469553 2.499413 0.348201 0.358298 -1.724208
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 0.915801 1.552542 0.347040 -2.232676 -1.694843 2.029566 0.151022 -2.029661 -0.403365 -1.366560 0.849348 0.339631 -1.413527 -1.602627 -0.850491 -0.171804 2.333852 0.095269 0.032885 -1.375812
wb_dma_de/wire_de_csr 1.214850 3.072371 0.005026 -0.525191 0.314408 2.340953 1.174446 -5.302870 -1.802674 1.632069 -1.054706 2.562450 -0.291598 -1.545130 -2.152337 0.214725 0.692298 2.140997 1.649567 0.825035
wb_dma_ch_sel/reg_ndnr 2.879583 1.017694 0.292754 -0.017380 1.655611 2.389910 1.745200 0.110788 -2.074366 0.669486 -0.910820 1.111685 3.561776 -2.433946 -1.118589 -1.268066 5.075551 -0.391050 1.849521 -1.692666
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.455733 0.462301 0.051153 1.453405 -0.863734 -1.400971 0.360827 0.702366 -0.756888 -1.777032 1.394199 -0.538361 1.276584 0.252315 0.137406 -0.495010 0.766343 -0.830921 -0.735544 1.113867
wb_dma_ch_sel/reg_txsz 1.645650 0.650706 -0.280450 0.687156 3.178757 -0.149976 -1.267672 0.408219 0.585506 0.343355 -1.348915 0.290024 2.949903 -5.855031 0.696624 -1.712245 1.034508 -2.662342 0.258611 0.888575
wb_dma_rf/always_1/case_1/stmt_10 -0.318888 0.695334 -0.216810 0.774586 -0.135412 -0.559612 -0.907499 -1.641901 0.682874 -1.466676 0.558949 -1.637582 0.532640 -2.489629 0.604984 -0.532451 0.752676 -1.145252 -1.757937 1.557105
wb_dma_ch_pri_enc/inst_u28 1.394057 0.242955 -0.002853 -1.329744 0.422839 0.158983 -0.852532 -1.759881 1.110588 -0.846940 1.377327 3.543581 -1.008781 -2.016607 0.330612 -0.894314 -0.135470 0.471391 1.539498 -0.860815
wb_dma_ch_pri_enc/inst_u29 1.389941 0.263621 0.099670 -1.331335 0.439260 0.241459 -0.784110 -1.846772 1.146510 -0.781288 1.370267 3.483545 -1.014751 -2.031492 0.254508 -0.840804 -0.065837 0.441853 1.532464 -0.870137
wb_dma/wire_de_adr1 -1.510481 -0.814192 1.223909 1.142706 0.033229 -0.170617 1.801537 -0.338083 0.721655 0.566874 0.861375 -0.144868 0.966567 -1.897204 -0.684678 -0.787453 1.691957 -0.721480 -0.430943 -1.075931
wb_dma_ch_arb/always_2/block_1/case_1 -1.160694 1.310646 -1.890288 -2.131167 -1.551645 -1.328321 4.599720 1.106764 -0.371259 -2.406991 -0.241181 1.661821 3.117533 -2.903841 -1.633508 -1.825533 2.706306 3.335511 -0.901624 -2.066798
wb_dma_de/always_18/stmt_1/expr_1 -1.479008 2.308665 -2.117897 2.884914 -2.277223 -1.460553 -1.628809 -0.885999 -4.748758 -1.089777 2.100092 -1.575669 2.859789 0.537060 -1.339487 0.407682 2.784694 -2.357917 -0.941091 0.155619
wb_dma_ch_arb/always_1/if_1 -1.049181 1.153926 -1.780593 -2.231619 -1.523088 -1.177435 4.598949 0.972843 -0.033024 -2.335991 -0.232712 1.872210 2.888882 -2.878582 -1.640206 -1.522340 2.620029 3.542648 -0.875587 -2.445050
wb_dma_ch_pri_enc/inst_u20 1.472600 0.244029 0.043163 -1.353469 0.448016 0.253305 -0.785378 -1.801282 1.090470 -0.839386 1.326892 3.585111 -0.960142 -2.032993 0.285671 -0.805224 -0.014226 0.467882 1.553975 -0.973624
wb_dma_ch_pri_enc/inst_u21 1.471429 0.261043 0.074384 -1.317668 0.430231 0.293758 -0.805807 -1.849918 1.127642 -0.812398 1.349705 3.590305 -0.985758 -2.070869 0.258555 -0.841845 -0.034770 0.461128 1.569782 -0.964776
wb_dma_ch_pri_enc/inst_u22 1.452547 0.227203 -0.005704 -1.355624 0.447034 0.195744 -0.882635 -1.752936 1.152766 -0.855475 1.352315 3.592618 -0.999593 -1.987707 0.336903 -0.863442 -0.094196 0.479538 1.575036 -0.926206
wb_dma_ch_pri_enc/inst_u23 1.260425 0.247078 -0.008237 -1.298116 0.421003 0.164130 -0.795687 -1.849114 1.109705 -0.779233 1.360870 3.496680 -1.025326 -2.085332 0.283518 -0.918844 -0.165439 0.454241 1.479766 -0.835823
wb_dma_ch_pri_enc/inst_u24 1.266889 0.220862 -0.007205 -1.347793 0.431095 0.101848 -0.850488 -1.813108 1.149298 -0.874705 1.391245 3.609802 -1.033403 -2.171252 0.343507 -0.991460 -0.223650 0.491681 1.486595 -0.841330
wb_dma_ch_pri_enc/inst_u25 1.326404 0.192442 0.010057 -1.285774 0.460961 0.154462 -0.843200 -1.798532 1.148834 -0.820324 1.417151 3.558280 -1.059721 -2.065703 0.345520 -0.893682 -0.162474 0.467311 1.497055 -0.868795
wb_dma_ch_pri_enc/inst_u26 1.608536 0.254413 0.104565 -1.332357 0.504631 0.262660 -0.866800 -1.778007 1.163670 -0.824922 1.360851 3.614909 -0.970924 -2.016046 0.294638 -0.811411 -0.034055 0.437970 1.656899 -0.946181
wb_dma_ch_pri_enc/inst_u27 1.447082 0.274718 0.006020 -1.385074 0.388324 0.217149 -0.806092 -1.814478 1.096654 -0.823293 1.321867 3.507521 -0.955470 -2.021132 0.291896 -0.820728 -0.025962 0.461225 1.558654 -0.907632
wb_dma/wire_dma_busy -0.128624 2.391385 0.653135 -0.490147 2.982838 -0.731071 0.784816 0.889490 2.876512 0.877526 -2.236225 -1.983248 -1.397988 -3.152115 -2.203613 0.231609 -2.821662 -2.291134 -3.242689 -1.829163
wb_dma_ch_sel/reg_ack_o 1.366707 4.295658 -0.381401 -2.839947 -1.010723 0.349634 0.096574 -5.454343 0.186524 0.120232 -0.645347 0.458169 0.502086 0.252880 -2.194180 1.395996 0.808705 1.375676 2.115070 2.249574
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 2.241897 0.420885 1.047796 0.455241 0.939003 1.952933 0.459118 -0.312302 0.062086 0.138081 -0.050872 1.048977 -0.026969 -0.719913 -0.656619 1.071476 1.692459 0.066273 1.118185 -2.288352
wb_dma_rf/reg_csr_r -0.092373 3.248368 0.875747 -2.524211 -0.563261 -4.180698 -1.560691 -0.840641 0.877355 0.125589 -2.895454 2.316572 -4.534952 -0.738862 -0.170780 -0.642233 -3.394971 -1.767196 -1.184806 1.336399
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.597667 0.831289 -0.617277 -2.509093 -0.623384 -0.576329 -0.246232 3.526947 -0.950479 -0.603768 -1.435472 -0.065628 0.441998 3.428229 -0.198698 0.439826 1.773091 -0.389515 0.400037 -1.630396
assert_wb_dma_ch_sel 2.262160 0.414272 1.097578 0.518122 1.003180 1.993682 0.464724 -0.257684 0.099308 0.089250 -0.053936 1.039221 -0.006963 -0.661292 -0.618818 1.103195 1.709762 0.060746 1.125232 -2.284277
wb_dma_ch_rf/always_27/stmt_1/expr_1 2.398382 1.828026 -1.330445 -1.064108 -0.285258 -2.683598 -1.853183 -0.463000 1.341095 -0.783783 -2.389102 0.927799 2.240633 -1.638883 0.412846 2.078162 -0.169691 -0.497266 -0.689233 1.880584
wb_dma_ch_sel/inst_ch2 0.461620 0.778191 -0.206161 -2.166715 -1.323147 -0.279180 -0.616794 -2.046649 0.247431 -0.155044 0.487056 0.907947 -0.124196 0.381856 -0.240700 -0.524606 0.519372 0.147940 0.917175 1.327299
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 2.256172 0.415112 1.095931 0.492808 0.943770 1.943436 0.440225 -0.267515 0.076789 0.098374 -0.018488 1.095212 -0.017031 -0.655644 -0.620299 1.085492 1.714367 0.063569 1.159758 -2.252640
wb_dma_ch_sel/assign_122_valid 4.012379 1.769774 0.617649 -2.773999 -0.406718 0.689417 -1.898448 1.363690 0.070232 0.757721 -2.274963 0.049143 -0.973346 2.145788 -0.761784 1.650604 1.319359 -1.912493 0.469217 -1.055009
wb_dma_rf/wire_dma_abort 3.789862 1.150530 -0.547009 -3.760013 -0.228922 -0.393502 -1.015773 1.600289 0.188016 -1.419620 -0.077058 3.276590 -0.579435 1.320158 0.076764 -0.422919 1.567955 0.106943 1.853937 -2.394271
wb_dma_de/assign_67_dma_done_all/expr_1 3.672928 1.867883 -0.752032 0.173259 2.465039 2.471065 -1.587514 0.481650 -2.317330 1.568800 -3.298010 -0.201267 1.677540 -1.933170 -0.186584 0.081798 1.050733 -1.282528 0.612466 0.783741
wb_dma_de/always_4/if_1/cond 2.552830 -0.123959 -0.462102 -0.870695 1.950661 -0.349332 -2.299981 2.706809 -0.030179 0.738339 -2.358694 2.359323 -0.890774 -2.642942 1.233575 -1.311039 -1.015424 -2.060758 -0.839942 -0.871578
wb_dma_de/always_3/if_1/if_1/stmt_1 0.099116 -3.609769 0.080514 0.108020 -0.192945 0.246918 2.876904 1.756488 2.392296 0.503173 -0.279815 -0.059221 4.236284 -1.236712 0.150385 0.600015 2.342287 1.902583 0.535038 -1.353871
wb_dma_wb_slv/always_3/stmt_1/expr_1 -2.038348 -0.822774 -3.480923 -3.492103 -0.220839 -2.079231 2.365953 -2.669426 -1.372866 -2.092319 -1.237812 -3.789285 1.527745 -1.393016 0.682684 -3.403353 1.371729 1.303156 -5.150785 1.546505
wb_dma_ch_sel/assign_156_req_p0 3.372962 2.239135 0.569376 -1.245430 -1.250865 -0.730628 -1.502156 1.959810 -0.745656 -0.909155 -0.962753 -0.410841 0.374893 2.033488 -0.669853 0.992863 2.047633 -2.673839 -0.362876 0.111863
assert_wb_dma_ch_arb/input_advance 2.720635 -0.098208 -0.785661 -1.055107 0.936785 -0.155257 -0.022497 4.420974 -1.807429 0.126547 -2.475368 0.713232 1.404419 0.667285 0.543925 -0.975699 1.866206 -0.849906 -0.290517 -1.529629
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 0.118645 0.985625 0.177266 -1.665294 -1.640615 -0.484510 -0.286107 -0.787618 0.820771 -0.849221 1.028820 -0.696043 -0.913590 3.114639 -0.793209 1.379719 0.011980 0.439714 0.849339 -0.030273
wb_dma_ch_rf/reg_ch_tot_sz_r 1.980643 0.786874 0.515636 2.377818 3.544924 1.228006 -0.071340 1.973113 -0.325079 1.406657 -2.973868 -2.279245 3.710375 -4.758494 -0.179710 0.126062 2.328897 -3.050966 -0.622111 -0.259885
wb_dma_ch_rf/wire_ch_adr0 -3.373234 -0.453897 -1.558810 -5.860853 -3.697646 -0.614033 -0.297180 0.795995 -0.452588 1.493332 -1.984985 -2.333720 -2.763679 2.528015 -0.189830 -0.962832 -0.162363 0.479274 -3.032899 -0.560736
wb_dma_ch_rf/wire_ch_adr1 -1.525166 0.606744 0.596402 2.646654 -0.952012 -2.059586 0.890049 -1.011167 0.440208 -2.558244 2.191920 -1.979543 2.747628 -3.915712 0.040827 -1.721367 3.064884 -2.521443 -2.866858 1.618499
wb_dma/wire_ch0_adr0 0.436089 -0.661299 -0.561132 -4.665598 -3.570963 0.209896 -1.635524 -0.775299 -0.425637 1.454649 0.603019 -1.334698 -1.286466 6.993254 -0.678076 0.027603 0.554543 -0.146338 0.576181 1.755427
wb_dma/wire_ch0_adr1 -0.464668 0.560759 0.004053 1.507389 -0.860455 -1.444284 0.386253 0.713833 -0.779457 -1.881638 1.391719 -0.565127 1.381837 0.191187 0.090480 -0.507851 0.838925 -0.855960 -0.766119 1.089248
wb_dma_ch_pri_enc/wire_pri24_out 1.445254 0.290785 0.039273 -1.351479 0.409402 0.246369 -0.788705 -1.780293 1.061197 -0.773452 1.308447 3.475431 -0.959225 -2.028581 0.245494 -0.804839 0.031407 0.441716 1.505309 -0.927013
wb_dma/input_dma_rest_i -0.916733 1.038176 0.262821 -0.362947 -0.581765 -0.424881 1.282479 -1.671666 -0.671401 1.615958 -1.400719 1.807261 -1.712771 -0.180952 -1.188081 -0.205837 -0.984967 1.026569 -0.951642 0.065158
wb_dma_inc30r/assign_1_out 0.407550 -1.547821 -1.056435 -0.314830 0.218261 1.182389 -0.705695 -0.049172 -1.333890 2.070827 0.486434 1.426886 -0.059883 3.127717 -0.260366 -0.963212 -0.932998 0.885704 0.259690 0.230347
wb_dma_ch_sel/assign_133_req_p0 0.488794 0.390797 0.549848 -0.778155 -2.011627 0.597141 2.213480 3.586991 -0.966248 -1.688671 0.391748 -2.116389 1.375517 -0.117418 -1.201862 -1.648738 3.255527 -1.465343 -1.669661 -0.687265
wb_dma_ch_rf/always_23 -1.782342 -0.361957 1.298886 2.487344 -0.852068 -1.524135 2.123329 0.489311 0.000666 -1.265660 2.254836 -0.602162 2.207938 -1.512301 -0.577428 -1.217334 2.539572 -1.484796 -1.080646 -0.078346
wb_dma_inc30r/reg_out_r -0.575955 -5.499785 -0.843233 -0.514632 -1.398210 0.531364 2.385701 2.606382 2.637997 1.045618 -1.424595 -1.735348 4.594215 -1.333411 1.377415 1.411530 2.441743 2.332013 -0.959288 -0.964240
wb_dma/wire_pointer2 0.530957 0.793453 -0.222019 -2.152925 -1.291972 -0.263558 -0.643337 -2.056976 0.228292 -0.139623 0.522603 0.941546 -0.142391 0.403663 -0.244095 -0.479171 0.522707 0.127490 0.928913 1.292248
wb_dma/wire_pointer3 1.569458 2.170215 1.082040 -1.967923 -0.957418 1.037639 1.061085 -3.691662 -0.345123 1.485102 -0.957821 3.534299 -1.858102 -0.418766 -1.997511 0.316476 1.023599 1.136137 0.906439 -0.769447
wb_dma/wire_pointer0 1.048928 0.317069 2.016280 -0.584145 -0.335772 1.318021 1.496190 -2.577113 1.041816 0.481271 1.304390 1.691946 0.781798 -2.063533 -1.492015 -0.233609 3.653613 -0.550685 1.563556 -1.823412
wb_dma/wire_pointer1 2.710295 1.172161 0.840173 -1.662836 -0.357617 1.657331 -0.190344 -2.319810 0.315525 -0.034328 0.446130 1.982651 -0.139184 -0.304424 -0.901655 0.576616 2.190752 0.164641 2.037213 -0.929534
wb_dma/wire_mast0_err 3.584690 1.088142 -0.687694 -3.880666 -0.319076 -0.570994 -1.073647 1.628537 0.127486 -1.399904 -0.055131 3.272935 -0.591058 1.393021 0.101163 -0.562881 1.500823 0.129143 1.738754 -2.250439
wb_dma_ch_rf/always_26 0.663160 1.744444 -1.755959 -0.414782 -1.033419 -3.189069 -1.074458 -1.133809 0.895033 -2.102790 -2.816035 0.388413 1.200413 -3.149577 1.387226 2.137982 -0.652660 0.708323 -2.837789 2.222644
wb_dma_de/always_23/block_1/case_1/block_5 0.371236 -2.392025 0.091975 -2.323493 2.513329 -0.230478 0.628660 -0.206280 -0.321660 5.879550 -5.523719 4.546684 -0.411063 -1.536026 0.894153 -2.290143 -0.738747 1.122485 -0.702814 -0.095816
wb_dma_ch_sel/assign_144_req_p0/expr_1 3.392009 2.262204 0.611126 -1.171763 -1.130100 -0.742617 -1.513234 1.985402 -0.761052 -0.906212 -0.966905 -0.395443 0.354225 2.020897 -0.624956 1.008851 1.974818 -2.781096 -0.342621 0.176752
wb_dma_ch_rf/wire_ch_am0_we 0.403875 -1.578286 -1.116498 -0.375392 0.203283 1.228787 -0.724303 -0.158105 -1.358859 2.164522 0.512657 1.481884 -0.062974 3.139107 -0.322629 -0.983084 -0.953629 0.938618 0.239211 0.172326
wb_dma_ch_rf/always_25 0.113016 -1.040248 -0.996028 -0.561860 -1.235260 -1.313367 -0.293807 -0.609698 1.743007 -1.530164 -1.993499 -0.246207 0.786352 -2.359190 1.820742 2.676491 0.417046 1.649224 -2.166180 -0.255575
wb_dma/wire_dma_rest -0.958320 1.027333 0.239240 -0.366095 -0.573102 -0.480287 1.278247 -1.605111 -0.662970 1.612028 -1.434576 1.749708 -1.752946 -0.146244 -1.173745 -0.237441 -1.038596 1.017186 -0.995741 0.134857
wb_dma_wb_mast/input_mast_adr -0.161980 -0.743669 -0.905321 1.310223 -0.395891 -0.513252 2.090241 2.681732 -1.183814 -1.818456 1.255436 -0.577347 2.960364 1.059992 0.177852 -1.808623 0.350083 1.126098 0.155325 1.836528
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.968625 1.473689 0.429428 -2.277495 -1.678081 2.107349 0.169321 -2.121585 -0.324773 -1.364090 0.974203 0.388328 -1.449659 -1.593096 -0.866420 -0.169508 2.391001 0.183500 0.101856 -1.470238
wb_dma_ch_sel/always_44/case_1 -3.056645 2.047535 -0.164284 -5.935754 -4.637641 -1.256314 0.604616 -0.517291 0.995468 -1.420103 -0.173546 -3.597354 -2.718784 1.377357 -1.259528 -0.145739 1.445622 -0.309888 -2.006243 -0.638614
wb_dma/wire_ch0_am0 0.322454 -1.577268 -1.114512 -0.346053 0.201589 1.212007 -0.709211 -0.116358 -1.370700 2.178020 0.490731 1.455800 -0.076919 3.099881 -0.276401 -0.970606 -0.986192 0.939417 0.240585 0.267169
wb_dma/wire_ch0_am1 1.346529 -1.668527 -0.281233 -0.931103 -0.660762 -0.373562 -0.537563 0.101108 2.195092 0.088840 -1.076868 0.147845 1.718693 -0.277854 0.739381 2.700664 1.130260 0.877351 0.125870 -1.077452
wb_dma_ch_rf/always_19/if_1 -1.066066 -0.187906 0.292475 1.348015 0.653518 -0.345003 -1.530017 0.251630 0.606338 1.422516 -1.440699 -1.685677 -1.146875 -1.156170 0.344081 0.614841 -2.497104 -1.758980 -1.908729 1.445893
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -3.377869 -0.722181 -1.637007 -6.046912 -3.827808 -0.609460 -0.304645 0.978405 -0.452114 1.562624 -2.116571 -2.476561 -2.781277 2.679759 -0.062925 -0.989064 -0.124465 0.513465 -3.227396 -0.593141
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -0.139603 -0.624750 0.045200 -0.450583 -1.345360 -1.563423 -1.464353 -0.148665 -4.974210 4.701391 -1.544935 3.653895 -1.170689 3.254926 -0.511499 -2.760700 1.692688 -2.845036 -1.119994 0.199062
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -1.038874 1.828875 -2.087643 1.541143 -1.468307 -0.009384 -1.955271 -1.756683 -4.035023 0.645255 0.917599 -1.079650 1.627548 0.403638 -1.493309 0.958861 2.058488 -1.515575 -0.127478 -0.885132
wb_dma_de/always_3/if_1 -0.073179 -3.102246 0.042813 1.299354 -1.158359 -1.149512 3.029769 2.459989 1.699062 -1.179517 0.944220 -0.495036 5.488257 -0.788605 0.287645 0.159619 3.113928 1.057083 -0.116919 -0.187261
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -1.248978 -0.934904 -0.771867 0.348103 0.818656 -1.399596 -0.632842 0.365397 0.901241 -0.836098 1.018443 1.736430 -0.965272 -1.847501 1.180422 -1.445739 -2.301496 0.328381 -0.383165 -0.013086
wb_dma_ch_rf/assign_16_ch_adr1_we -1.810322 -0.399010 1.348738 2.496533 -0.843240 -1.507358 2.136073 0.442740 0.096795 -1.219531 2.245693 -0.535859 2.162287 -1.582798 -0.575498 -1.203824 2.567702 -1.547295 -1.065870 -0.128792
wb_dma_wb_if/wire_wbm_data_o -5.333931 -1.689619 -0.290037 0.793687 1.923019 -2.088791 3.176530 3.945308 -0.435005 1.598001 -0.202155 -1.975038 0.757992 0.772567 -0.389791 -2.167433 -3.209974 0.381948 -0.161514 -0.625550
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.380966 0.264038 0.096104 -1.237612 0.452056 0.220118 -0.814592 -1.864970 1.166122 -0.813931 1.425879 3.495490 -1.051223 -2.030869 0.306413 -0.833551 -0.126205 0.443336 1.566102 -0.845147
wb_dma_ch_sel/always_2/stmt_1/expr_1 4.791122 0.251096 0.401190 -0.478953 1.915736 1.825065 0.487193 4.071198 -1.675019 0.210696 -2.368395 1.793691 1.250079 -0.092376 -0.060438 0.075837 3.473959 -0.714455 0.803873 -3.858040
wb_dma_ch_sel/always_48/case_1/stmt_1 -0.413338 2.143399 -1.204687 -2.514869 -2.247345 -0.308128 5.140523 0.636280 -0.842223 -1.645689 -1.196368 0.110268 3.671727 -1.391616 -2.627889 -0.386944 4.323812 3.195384 -0.663871 -2.032075
wb_dma_ch_sel/always_48/case_1/stmt_2 -1.288260 -0.978051 -0.805429 0.317844 0.812651 -1.412875 -0.666553 0.409667 0.866341 -0.833441 1.007659 1.690959 -0.894590 -1.791544 1.221102 -1.467801 -2.297578 0.297064 -0.429865 0.040010
assert_wb_dma_ch_arb/input_grant0 2.604374 -0.175368 -0.738739 -0.957105 0.983591 -0.127789 0.064531 4.420592 -1.787496 0.149389 -2.421860 0.723658 1.311384 0.566606 0.574569 -0.991258 1.820687 -0.787809 -0.321644 -1.613709
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -1.243762 -0.906056 -0.775444 0.340297 0.802147 -1.337019 -0.618355 0.393264 0.868860 -0.809707 0.986553 1.669676 -0.890390 -1.769678 1.169306 -1.409601 -2.212517 0.299254 -0.402214 0.001210
wb_dma_ch_pri_enc/wire_pri18_out 1.376111 0.250797 0.031857 -1.360374 0.333600 0.196440 -0.829497 -1.827381 1.086918 -0.816146 1.328566 3.427679 -0.990577 -1.922664 0.297516 -0.843032 -0.061606 0.443888 1.536007 -0.793592
wb_dma_de/assign_6_adr0_cnt_next -0.325745 -1.958681 -0.022120 -0.104610 0.501574 -0.205206 -0.119818 1.915807 0.182630 1.362761 -2.235323 0.018512 -0.238205 -0.596422 1.562992 0.360600 -0.448674 0.178196 -0.951545 -0.661523
wb_dma_ch_rf/reg_ch_err 3.842076 1.148026 -0.474648 -3.862591 -0.300372 -0.487700 -1.084263 1.602645 0.261258 -1.510415 0.089906 3.292125 -0.657590 1.710011 0.083640 -0.445784 1.532541 0.070330 1.980875 -2.245137
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 2.235577 0.424577 1.061957 0.515772 0.959121 1.915567 0.453453 -0.216778 0.085329 0.106049 -0.065497 1.028575 -0.017585 -0.632738 -0.612981 1.099654 1.664711 0.055088 1.131908 -2.272813
wb_dma_wb_slv/input_wb_addr_i -4.935378 1.762210 -1.992270 -1.630571 -0.303490 -4.475104 0.279755 1.345173 -0.856214 -1.017785 -1.372700 -1.438448 0.323136 -1.269475 1.855896 -4.436753 -2.655098 -0.891025 -3.338632 5.983621
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.171337 -0.967873 -0.815721 0.284838 0.822543 -1.410882 -0.623643 0.441255 0.889203 -0.844532 0.998857 1.800403 -0.887405 -1.775694 1.205575 -1.469187 -2.284375 0.337136 -0.339984 -0.033603
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.298677 -0.926677 -0.786741 0.298681 0.796125 -1.436483 -0.610215 0.483903 0.835786 -0.767177 0.926760 1.599382 -0.866719 -1.755057 1.209856 -1.468628 -2.271559 0.308939 -0.472225 0.041609
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.266477 -0.916604 -0.769721 0.338462 0.846420 -1.400030 -0.640175 0.372557 0.865711 -0.783864 1.018078 1.662973 -0.911686 -1.776951 1.181798 -1.434427 -2.264519 0.291572 -0.407768 0.011479
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 3.737797 1.824143 -0.718596 0.068785 2.366865 2.441656 -1.582443 0.482282 -2.341258 1.589250 -3.222616 -0.082264 1.685339 -1.858655 -0.184947 0.079982 1.164160 -1.309588 0.621869 0.734056
