--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\FPGA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml eight_bit_register.twx eight_bit_register.ncd -o
eight_bit_register.twr eight_bit_register.pcf

Design file:              eight_bit_register.ncd
Physical constraint file: eight_bit_register.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Address<0>  |    2.148(R)|    0.233(R)|clk_BUFGP         |   0.000|
Address<1>  |    2.153(R)|   -0.002(R)|clk_BUFGP         |   0.000|
Address<2>  |    2.556(R)|   -0.176(R)|clk_BUFGP         |   0.000|
Address<3>  |    1.780(R)|    0.213(R)|clk_BUFGP         |   0.000|
Address<4>  |    2.510(R)|   -0.222(R)|clk_BUFGP         |   0.000|
Address<5>  |    2.602(R)|   -0.526(R)|clk_BUFGP         |   0.000|
Address<6>  |    2.288(R)|   -0.316(R)|clk_BUFGP         |   0.000|
Address<7>  |    1.890(R)|   -0.403(R)|clk_BUFGP         |   0.000|
increment   |    4.498(R)|    0.443(R)|clk_BUFGP         |   0.000|
load        |    4.076(R)|    0.532(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
PC_output<0>|    7.777(R)|clk_BUFGP         |   0.000|
PC_output<1>|    7.299(R)|clk_BUFGP         |   0.000|
PC_output<2>|    7.592(R)|clk_BUFGP         |   0.000|
PC_output<3>|    7.218(R)|clk_BUFGP         |   0.000|
PC_output<4>|    7.241(R)|clk_BUFGP         |   0.000|
PC_output<5>|    6.679(R)|clk_BUFGP         |   0.000|
PC_output<6>|    6.709(R)|clk_BUFGP         |   0.000|
PC_output<7>|    7.159(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.940|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 01 14:36:02 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4493 MB



