V 51
K 7468887480 tst1
Y 0
D 0 0 1700 1100
Z 1
i 4820
N 4818
J 1515 735 2
J 1485 735 1
S 2 1
L 1490 735 14 0 3 0 1 0 MT1
N 4820
J 1630 745 1
J 1595 745 2
S 2 1
L 1580 745 14 0 3 0 1 0 GO-F1
N 4816
J 1450 210 2
J 1430 210 2
S 2 1
L 1420 210 12 0 3 0 1 0 RST-F1
N 4813
J 1350 220 2
J 1235 220 1
S 2 1
L 1240 220 14 0 3 0 1 0 NO_LIVE_FIBER1
N 4815
J 1330 200 1
J 1350 200 2
S 1 2
L 1335 200 12 0 3 0 1 0 RST
N 4812
J 1340 365 2
J 1320 365 1
S 2 1
L 1325 365 12 0 3 0 1 0 RST
N 4808
J 1400 755 1
J 1515 755 2
S 1 2
L 1405 755 14 0 3 0 1 0 NO_LIVE_FIBER1
N 4800
J 990 920 1
J 1045 920 2
S 1 2
L 1000 920 12 0 3 0 1 0 KILLF5
N 4801
J 1045 940 2
J 990 940 1
S 2 1
L 1000 940 12 0 3 0 1 0 KILLF4
N 4802
J 1115 940 2
J 1155 940 1
S 1 2
L 1100 940 12 0 3 0 1 0 KILL_F4
N 4803
J 1155 920 1
J 1115 920 2
S 2 1
L 1100 920 12 0 3 0 1 0 KILL_F5
N 4785
J 1470 940 2
J 1415 940 1
S 2 1
L 1425 940 12 0 3 0 1 0 KILLF6
N 4786
J 1470 920 2
J 1415 920 1
S 2 1
L 1425 920 12 0 3 0 1 0 KILLF7
N 4788
J 1190 940 1
J 1245 940 2
S 1 2
L 1200 940 12 0 3 0 1 0 KILLF6
N 4789
J 1365 930 1
J 1325 930 2
S 2 1
L 1310 930 12 0 3 0 1 0 KILL_F6
N 4790
J 1190 920 1
J 1245 920 2
S 1 2
L 1195 920 14 0 3 0 1 0 FPGA_ID
N 4791
J 1415 960 1
J 1470 960 2
S 1 2
L 1420 960 14 0 3 0 1 0 FPGA_ID
N 4792
J 1470 900 2
J 1415 900 1
S 2 1
L 1420 900 14 0 3 0 1 0 FPGA_ID
N 4793
J 1590 930 2
J 1630 930 1
S 1 2
L 1575 930 12 0 3 0 1 0 KILL_F7
N 4775
J 900 975 8
J 970 975 8
B 1 2
L 890 982 18 0 3 0 1 0 KILL[7:4]
N 4777
J 1130 975 7
J 1040 975 8
B 2 1
L 1050 982 18 0 3 0 1 0 KILLF[7:4]
N 4772
J 1380 855 2
J 1265 855 2
S 2 1
L 1270 855 14 0 3 0 1 1 NO_LIVE_FIBER1
N 4770
J 1340 1040 2
J 1455 1040 2
S 1 2
L 1345 1040 14 0 3 0 1 1 NO_LIVE_FIBER0
N 4761
J 1155 1040 8
J 1260 1040 8
B 1 2
L 1195 1047 12 0 3 0 1 0 KILL_F[3:0]
N 4767
J 1450 855 2
J 1565 855 1
S 1 2
L 1455 855 14 0 3 0 1 0 NO_LIVE_FIBER1
N 4759
J 1085 1040 8
J 1025 1040 8
B 2 1
L 1015 1047 18 0 3 0 1 0 KILL[3:0]
N 4758
J 445 950 1
J 405 950 2
S 2 1
L 390 950 14 0 3 0 1 0 FPAF0
I 4757 virtex2p:BUF 1 335 940 0 1 '
C 4758 2 1 0
C 4756 1 2 0
N 4756
J 335 950 2
J 205 950 2
S 2 1
L 210 950 14 0 3 0 1 0 NEAR_FULL0WARN
N 4475
J 525 1010 2
J 565 1010 2
S 1 2
L 510 1010 14 0 3 0 1 0 IN_FPGAID
N 4473
J 635 1010 2
J 690 1010 1
S 1 2
L 630 1010 14 0 3 0 1 0 FPGA_ID
N 4726
J 945 615 2
J 930 615 2
S 2 1
L 925 615 10 0 3 0 1 0 IN_BC0
I 3449 virtex2p:FDP_1 1 1440 265 0 1 '
A 1545 325 10 0 3 1 IOB=TRUE
C 3053 1 3 0
C 3841 1 1 0
C 4050 2 14 0
C 3455 1 4 0
I 4182 virtex2p:FDP_1 1 1450 100 0 1 '
A 1555 160 10 0 3 1 IOB=TRUE
C 4184 2 3 0
C 4185 2 1 0
C 4816 1 14 0
C 4179 2 4 0
N 4696
J 1120 465 2
J 1050 465 2
S 2 1
L 1045 465 14 0 3 0 1 0 INFAKEL1_EN
N 4728
J 890 155 2
J 930 155 2
S 1 2
L 910 155 14 0 3 0 1 0 SI0
N 4732
J 810 155 2
J 820 155 2
S 1 2
N 4736
J 810 175 2
J 820 175 2
S 1 2
N 4737
J 820 195 2
J 810 195 2
S 2 1
N 4740
J 810 215 2
J 820 215 2
S 1 2
N 4741
J 890 215 2
J 930 215 2
S 1 2
L 885 215 14 0 3 0 1 0 FSEL0_1
N 4742
J 820 235 2
J 810 235 2
S 2 1
N 4748
J 890 175 2
J 930 175 2
S 1 2
L 890 175 14 0 3 0 1 1 OSEN0
N 4749
J 930 195 2
J 890 195 2
S 2 1
L 910 195 14 0 3 0 1 1 PLD0
N 4750
J 930 235 2
J 890 235 2
S 2 1
L 885 235 14 0 3 0 1 0 FSEL0_0
I 4729 virtex:OPAD 1 930 145 0 1 '
C 4728 2 1 0
I 4730 virtex:OBUF 1 820 145 0 1 '
A 820 165 5 0 3 3 IOSTANDARD=LVCMOS33
C 4728 1 1 0
C 4732 2 2 0
I 4731 virtex:VCC 1 810 135 1 1 '
C 4732 1 2 0
I 4733 virtex:VCC 1 810 155 1 1 '
C 4736 1 2 0
I 4734 virtex:OPAD 1 930 165 0 1 '
C 4748 2 1 0
I 4735 virtex:OBUF 1 820 165 0 1 '
A 820 185 5 0 3 3 IOSTANDARD=LVCMOS33
C 4748 1 1 0
C 4736 2 2 0
I 4738 virtex:OPAD 1 930 205 0 1 '
C 4741 2 1 0
I 4739 virtex:OBUF 1 820 205 0 1 '
A 820 225 5 0 3 3 IOSTANDARD=LVCMOS33
C 4741 1 1 0
C 4740 2 2 0
I 4743 virtex:VCC 1 810 215 1 1 '
C 4742 2 2 0
I 4744 virtex:VCC 1 810 195 1 1 '
C 4740 1 2 0
I 4745 virtex:VCC 1 810 175 1 1 '
C 4737 2 2 0
I 4746 virtex:OBUF 1 820 185 0 1 '
A 820 205 5 0 3 3 IOSTANDARD=LVCMOS33
C 4737 1 2 0
C 4749 2 1 0
I 4747 virtex:OPAD 1 930 185 0 1 '
C 4749 1 1 0
I 4751 virtex:OBUF 1 820 225 0 1 '
A 820 245 5 0 3 3 IOSTANDARD=LVCMOS33
C 4742 1 2 0
C 4750 2 1 0
I 4752 virtex:OPAD 1 930 225 0 1 '
C 4750 1 1 0
N 4715
J 1080 555 2
J 1015 555 1
S 2 1
L 1020 555 14 0 3 0 1 0 FPGA_ID
N 4716
J 1080 575 2
J 1015 575 1
S 2 1
L 1025 575 14 0 3 0 1 0 EVCNTRST
N 4717
J 1015 595 1
J 1080 595 2
S 1 2
L 1020 595 14 0 3 0 1 0 FPGA_ID
N 4718
J 1015 615 2
J 1080 615 2
S 1 2
L 1025 615 14 0 3 0 1 0 BC0
N 4719
J 1320 585 2
J 1370 585 2
S 1 2
L 1300 585 12 0 3 0 1 0 ORST_TO_VME
I 4720 virtex2p:SOP4B1 1 1080 535 0 1 '
C 4722 2 6 0
C 4718 2 1 0
C 4717 2 3 0
C 4716 1 4 0
C 4715 1 5 0
I 4723 virtex:OPAD 1 1370 575 0 1 '
C 4719 2 1 0
I 4713 virtex:IBUF 1 300 645 0 1 '
A 345 660 5 0 3 3 IOSTANDARD=LVCMOS33
C 4434 2 2 0
C 4433 1 1 0
N 4708
J 770 110 2
J 745 110 1
S 2 1
L 755 110 12 0 3 0 1 0 FCK
I 4704 virtex:OBUF 1 1585 170 0 1 '
A 1585 190 5 0 3 3 IOSTANDARD=LVCMOS33
C 4181 6 1 0
C 4179 1 2 0
N 4700
J 1225 485 1
J 1260 485 2
S 1 2
L 1230 485 10 0 3 0 1 0 MODE6
I 4690 virtex:IBUF 1 135 1000 0 1 '
A 180 1015 5 0 3 3 IOSTANDARD=LVCMOS33
C 4203 2 1 0
C 4201 1 2 0
N 4048
J 1225 310 8
J 1285 310 8
B 1 2
L 1220 315 14 0 3 0 1 0 DOUT[17:0]
N 4374
J 1085 240 1
J 1105 240 2
S 1 2
L 1095 240 14 0 3 0 1 0 RST
N 4049
J 1085 270 1
J 1105 270 2
S 1 2
L 1090 270 10 0 3 0 1 0 CLK
N 4630
J 1105 310 8
J 1035 310 7
B 2 1
L 1040 315 14 0 3 0 1 0 D[35:0]
N 4683
J 110 950 2
J 135 950 2
S 1 2
L 105 950 14 0 3 0 1 1 HFA0IN
N 4668
J 110 140 2
J 135 140 2
S 1 2
L 105 140 14 0 3 0 1 1 FMT1IN
N 4670
J 235 140 1
J 205 140 2
S 2 1
L 200 140 14 0 3 0 1 0 MT1
N 4677
J 425 580 2
J 380 580 1
S 2 1
L 390 580 10 0 3 0 1 0 MODE4
N 4632
J 255 280 11
J 255 305 9
J 185 305 7
J 255 260 9
J 305 260 2
J 305 280 2
B 3 2
L 185 310 20 0 3 0 1 1 PAF[3:0]
B 1 2
B 4 1
S 1 6
L 270 280 14 0 3 0 1 1 PAF1
S 4 5
L 270 260 14 0 3 0 1 1 PAF0
N 4665
J 205 175 2
J 235 175 1
S 1 2
L 200 175 14 0 3 0 1 0 MT0
N 4642
J 655 450 2
J 760 450 2
S 1 2
L 640 450 14 0 3 0 1 0 L1A0AF
N 4644
J 830 450 2
J 860 450 1
S 1 2
L 810 450 14 0 3 0 1 0 FPAF2
N 4659
J 720 775 7
J 655 775 8
B 2 1
L 645 780 12 0 3 0 1 0 WCNT[12:0]
N 4569
J 655 805 8
J 720 805 7
B 1 2
L 645 810 12 0 3 0 1 0 EVT_CNT[23:0]
N 4654
J 425 865 2
J 345 865 1
S 2 1
L 350 865 14 0 3 0 1 0 DODATA
N 4651
J 375 720 1
J 425 720 2
S 1 2
L 380 720 14 0 3 0 1 0 PUSH
N 4645
J 740 430 2
J 770 430 1
S 1 2
L 720 430 14 0 3 0 1 0 NRDY8
N 4649
J 770 470 1
J 740 470 2
S 2 1
L 730 470 14 0 3 0 1 0 FF_F8
N 4638
J 345 905 1
J 425 905 2
S 1 2
L 350 905 14 0 3 0 1 0 ENDEVT
N 3804
J 425 680 2
J 415 680 2
S 2 1
L 410 680 10 0 3 0 1 0 L1A
N 4285
J 425 130 2
J 405 130 1
S 2 1
L 410 130 12 0 3 0 1 0 CLK
N 4287
J 405 150 1
J 425 150 2
S 1 2
L 410 150 12 0 3 0 1 0 CLK40
N 4151
J 405 90 1
J 425 90 2
S 1 2
L 415 90 12 0 3 0 1 0 RST
N 4621
J 110 975 2
J 135 975 2
S 1 2
L 105 975 14 0 3 0 1 1 PAE0IN
N 4196
J 110 1035 2
J 135 1035 2
S 1 2
L 105 1035 14 0 3 0 1 0 FF0IN
N 4179
J 1585 180 2
J 1570 180 2
S 2 1
L 1555 180 14 0 3 0 1 1 OW1
N 4181
J 1570 90 2
J 1560 90 3
J 1560 115 3
J 1660 115 3
J 1660 180 3
J 1655 180 2
S 2 1
S 2 3
S 3 4
L 1575 115 20 0 3 0 1 1 OWEN1
S 4 5
S 6 5
I 111 PAGE 1 0 0 0 1 '
N 3053
J 1440 305 2
J 1420 305 1
S 2 1
L 1425 305 10 0 3 0 1 0 CLK
I 3454 virtex:OPAD 1 1560 245 0 1 '
A 1510 245 10 0 3 1 TNM=OUTDAT
C 3456 6 1 0
N 3456
J 1645 345 2
J 1650 345 3
J 1550 280 3
J 1550 255 3
J 1650 280 3
J 1560 255 2
S 1 2
S 5 2
S 4 6
S 4 3
S 3 5
L 1565 280 20 0 3 0 1 1 OWEN0
I 4183 virtex:OPAD 1 1570 80 0 1 '
A 1520 80 10 0 3 1 TNM=OUTDAT
C 4181 1 1 0
N 4184
J 1430 140 1
J 1450 140 2
S 1 2
L 1435 140 10 0 3 0 1 0 CLK
N 4199
J 235 1035 2
J 205 1035 2
S 2 1
L 205 1035 14 0 3 0 1 0 FF0
N 4314
J 345 1035 1
J 305 1035 2
S 2 1
L 290 1035 14 0 3 0 1 0 FF_F10
I 3507 virtex:IPAD8 1 10 775 0 1 '
C 3509 2 1 0
N 3455
J 1560 345 2
J 1575 345 2
S 1 2
L 1545 345 14 0 3 0 1 1 OW0
I 4472 virtex:IPAD 1 435 1000 0 1 '
C 4475 1 1 0
N 3816
J 345 680 2
J 325 680 2
S 2 1
L 325 680 10 0 3 0 1 0 L1AIN
N 3841
J 1440 345 2
J 1420 345 1
S 2 1
L 1425 345 14 0 3 0 1 1 OWE
N 4185
J 1430 180 1
J 1450 180 2
S 1 2
L 1435 180 14 0 3 0 1 1 OWE
N 4650
J 375 760 1
J 425 760 2
S 1 2
L 380 760 14 0 3 0 1 0 BUSY
N 4652
J 425 740 2
J 375 740 1
S 2 1
L 380 740 14 0 3 0 1 0 START
N 4653
J 345 845 1
J 425 845 2
S 1 2
L 350 845 14 0 3 0 1 0 OE_HDR
N 4640
J 425 885 2
J 345 885 1
S 2 1
L 350 885 14 0 3 0 1 0 STOP_DATA
N 4655
J 425 825 2
J 345 825 1
S 2 1
L 350 825 14 0 3 0 1 0 OE_TR
N 4643
J 655 470 2
J 670 470 2
S 1 2
L 640 470 14 0 3 0 1 0 L1A0FF
N 4641
J 655 430 2
J 670 430 2
S 1 2
L 640 430 14 0 3 0 1 0 L1A0MT
N 4044
J 655 370 2
J 710 370 1
S 1 2
L 665 370 14 0 3 0 1 1 OWE
N 4661
J 655 530 2
J 745 530 1
S 1 2
L 660 530 14 0 3 0 1 0 REG_EN
N 4660
J 745 505 1
J 655 505 2
S 2 1
L 640 505 14 0 3 0 1 1 LEXT_FIFO_PAF
N 4667
J 135 175 2
J 110 175 2
S 2 1
L 105 175 14 0 3 0 1 1 FMT0IN
N 4676
J 380 600 1
J 425 600 2
S 1 2
L 390 600 10 0 3 0 1 0 MODE5
N 4203
J 235 1010 2
J 205 1010 2
S 2 1
L 200 1010 14 0 3 0 1 1 PAF0
N 4675
J 385 220 2
J 425 220 2
S 1 2
L 380 220 14 0 3 0 1 0 FIFOS_MT
N 4483
J 425 270 2
J 385 270 2
S 2 1
L 390 270 14 0 3 0 1 1 PAF01
N 4485
J 425 245 2
J 385 245 1
S 2 1
L 395 245 14 0 3 0 1 0 FF0
I 4671 IPAD1PU 1 20 130 0 1 '
C 4668 1 1 0
I 4663 IPAD1PU 1 20 165 0 1 '
C 4667 2 1 0
I 4666 IBUF_INV 1 135 165 0 1 '
C 4665 1 1 0
C 4667 1 2 0
I 4669 IBUF_INV 1 135 130 0 1 '
C 4668 2 2 0
C 4670 2 1 0
I 4204 IPAD1PU 1 20 1000 0 1 '
C 4201 2 1 0
N 4201
J 135 1010 2
J 110 1010 2
S 2 1
L 105 1010 14 0 3 0 1 1 PAF0IN
I 4682 IBUF_INV 1 135 940 0 1 '
C 4756 2 1 0
C 4683 2 2 0
I 4680 IPAD1PU 1 20 940 0 1 '
C 4683 1 1 0
N 4635
J 655 395 8
J 725 395 7
B 1 2
L 660 400 14 0 3 0 1 0 D[35:0]
N 4433
J 370 655 2
J 425 655 2
S 1 2
L 370 655 14 0 3 0 1 0 EVCNTRST
I 4647 virtex2p:BUF 1 670 460 0 1 '
C 4643 2 2 0
C 4649 2 1 0
I 4648 virtex2p:BUF 1 760 440 0 1 '
C 4644 1 1 0
C 4642 2 2 0
I 4646 virtex2p:BUF 1 670 420 0 1 '
C 4645 1 1 0
C 4641 2 2 0
I 4633 virtex2p:AND2 1 305 240 0 1 '
C 4483 2 20 0
C 4632 6 18 0
C 4632 5 19 0
I 4674 virtex2p:AND2 1 305 190 0 1 '
C 4673 2 19 0
C 4672 1 18 0
C 4675 1 20 0
I 3674 IPAD1PD 1 235 670 0 1 '
C 3816 2 1 0
I 4681 IPAD1PD 1 20 1025 0 1 '
C 4196 1 1 0
I 4625 IPAD1PD 1 20 965 0 1 '
C 4621 1 1 0
N 3377
J 335 760 1
J 290 760 3
J 240 785 8
J 290 785 9
S 2 4
B 3 4
L 250 790 10 0 3 0 1 0 MODE[7:0]
S 2 1
L 295 760 10 0 3 0 1 0 MODE6
N 4701
J 1190 465 2
J 1260 465 2
S 1 2
L 1195 465 12 0 3 0 1 0 FAKE_L1_EN
N 4702
J 1410 475 1
J 1340 475 2
S 2 1
L 1335 475 14 0 3 0 1 0 L1A_FAKE
N 4703
J 375 695 1
J 425 695 2
S 1 2
L 380 695 14 0 3 0 1 0 L1A_FAKE
I 3452 virtex:OBUF 1 1575 335 0 1 '
A 1575 355 5 0 3 3 IOSTANDARD=LVCMOS33
C 3455 2 2 0
C 3456 1 1 0
N 4373
J 1000 110 2
J 945 110 2
S 2 1
L 945 110 14 0 3 0 1 0 CLKOUTX0
N 4707
J 840 110 2
J 875 110 2
S 1 2
L 830 110 12 0 3 0 1 1 FCKX0
I 4706 virtex:INV 1 770 100 0 1 '
C 4708 1 2 0
C 4707 1 1 0
I 4372 virtex:OPAD 1 1000 100 0 1 '
C 4373 1 1 0
I 4709 virtex:OBUF 1 875 100 0 1 '
A 905 120 5 0 3 3 SLEW=FAST
A 910 115 5 0 3 3 DRIVE=16
A 875 120 5 0 3 3 IOSTANDARD=LVCMOS33
C 4373 2 1 0
C 4707 2 2 0
I 4679 virtex:IBUF 1 135 1025 0 1 '
A 180 1040 5 0 3 3 IOSTANDARD=LVCMOS33
C 4196 2 2 0
C 4199 2 1 0
I 4691 virtex:IBUF 1 135 965 0 1 '
A 180 980 5 0 3 3 IOSTANDARD=LVCMOS33
C 4621 2 2 0
C 4755 1 1 0
I 4712 virtex:IBUF 1 345 670 0 1 '
A 390 685 5 0 3 3 IOSTANDARD=LVCMOS33
C 3804 2 1 0
C 3816 1 2 0
I 4714 IBUF8_33 1 170 775 0 1 '
C 3377 3 1 0
C 3509 1 2 0
N 3509
J 170 785 8
J 110 785 8
B 2 1
L 95 790 12 0 3 0 1 0 MODEIN[7:0]
N 4434
J 270 655 2
J 300 655 2
S 1 2
L 265 655 10 0 3 0 1 0 IN_EV_RST
I 4436 IPAD1PD 1 180 645 0 1 '
C 4434 1 1 0
I 4725 virtex:IBUF 1 945 605 0 1 '
A 975 620 5 0 3 3 IOSTANDARD=LVCMOS33
C 4718 1 1 0
C 4726 1 2 0
N 4722
J 1250 585 2
J 1200 585 2
S 2 1
L 1185 585 12 0 3 0 1 0 RST_TO_VME
I 4724 IPAD1PD 1 840 605 0 1 '
C 4726 2 1 0
I 4711 virtex:IBUF 1 565 1000 0 1 '
A 610 1015 5 0 3 3 IOSTANDARD=LVCMOS33
C 4473 1 1 0
C 4475 2 2 0
N 4754
J 730 745 1
J 655 745 2
S 2 1
L 635 745 18 0 3 0 1 0 HTR_FLAG
N 4755
J 205 975 2
J 335 975 1
S 1 2
L 210 975 14 0 3 0 1 0 HALF_FULL0WARN
I 4313 virtex2p:BUF 1 235 1025 0 1 '
C 4199 1 2 0
C 4314 2 1 0
N 4320
J 305 1010 2
J 345 1010 1
S 1 2
L 290 1010 14 0 3 0 1 0 FPAF4
T 1195 980 30 0 3 Swap Incoming bits for F14/F15
Q 13 0 0
T 1390 565 18 0 9 "INPUT2/6"
Q 11 0 0
T 616 -2 20 0 3 CMS CSC Electronics
Q 11 0 0
T 1290 35 25 0 3 1
Q 11 0 0
T 1632 1 25 0 3 2
Q 11 0 0
T 1144 30 25 0 3 JRG
Q 11 0 0
T 616 18 20 0 3 DDU Input Controller Logic
Q 11 0 0
T 1530 30 25 0 3 D785D
Q 11 0 0
T 340 1035 24 0 3 --->Not useful, comes 3 words too late to stop data
Q 11 0 0
T 616 38 20 0 3 Test Input Control
Q 11 0 0
T 20 105 18 0 3 SPARE(7/16,8/17) from DDUctrl FPGA
Q 14 0 0
T 55 90 18 0 3 "DoFAKE"
Q 14 0 0
T 170 645 18 0 9 "l1arst"
Q 11 0 0
T 905 585 18 0 9 "bc0out"
Q 11 0 0
U 1310 5 20 0 9 3 @DATETIME=8-2-2005_11:33
U 1550 0 20 0 3 3 @SHEET=1
U 1510 0 20 0 9 3 @NAME=TEST_IN
I 4631 TEST_RD 1 425 60 0 1 '
C 4754 2 396 0
C 4676 2 395 0
C 4677 1 393 0
C 4675 2 392 0
C 4659 2 391 0
C 4661 1 390 0
C 4660 2 389 0
C 4655 1 388 0
C 4483 1 356 0
C 4044 1 325 0
C 4652 1 360 0
C 4151 2 330 0
C 4653 2 367 0
C 4651 2 372 0
C 4641 1 342 0
C 4643 1 251 0
C 4703 2 245 0
C 4642 1 250 0
C 3804 1 232 0
C 4485 1 357 0
C 4569 1 358 0
C 4433 2 312 0
C 4638 2 370 0
C 4635 1 188 0
C 4640 1 369 0
C 4654 1 366 0
C 4287 2 317 0
C 4285 1 190 0
C 4650 2 361 0
I 4627 virtex:INV 1 235 1000 0 1 '
C 4320 1 1 0
C 4203 1 2 0
N 4768
J 1640 1040 1
J 1525 1040 2
S 2 1
L 1530 1040 14 0 3 0 1 0 NO_LIVE_FIBER0
N 4765
J 1185 855 8
J 1115 855 7
B 2 1
L 1120 862 12 0 3 0 1 0 KILL_F[7:4]
I 4773 virtex:INV 1 1455 1030 0 1 '
C 4770 2 2 0
C 4768 2 1 0
I 4778 IPAD4PU 1 800 965 0 1 '
C 4775 1 1 0
I 4795 virtex2p:SOP4B1 1 1470 880 0 1 '
C 4792 1 5 0
C 4786 1 4 0
C 4785 1 3 0
C 4791 2 1 0
C 4793 1 6 0
I 4805 virtex2p:BUF 1 1045 910 0 1 '
C 4803 2 1 0
C 4800 2 2 0
I 4804 virtex2p:BUF 1 1045 930 0 1 '
C 4801 1 2 0
C 4802 1 1 0
I 4794 virtex2p:AND2B1 1 1245 900 0 1 '
C 4790 2 19 0
C 4788 2 18 0
C 4789 2 20 0
I 4771 OR4_BUS 1 1185 825 0 1 '
C 4765 1 9 0
C 4772 2 10 0
N 4809
J 1515 815 2
J 1400 815 1
S 2 1
L 1405 815 14 0 3 0 1 0 NO_LIVE_FIBER0
I 4811 virtex2p:OR2 1 1340 345 0 1 '
C 4050 1 10 0
C 4810 2 9 0
C 4812 1 7 0
N 4810
J 1225 385 1
J 1340 385 2
S 1 2
L 1230 385 14 0 3 0 1 0 NO_LIVE_FIBER0
I 4698 IPAD1PD 1 960 455 0 1 '
C 4696 2 1 0
I 4697 virtex:IBUF 1 1120 455 0 1 '
A 1165 470 5 0 3 3 IOSTANDARD=LVCMOS33
C 4696 1 2 0
C 4701 1 1 0
I 4699 virtex2p:OR2 1 1260 445 0 1 '
C 4702 2 10 0
C 4700 2 9 0
C 4701 2 7 0
I 4685 OFDDR36C 1 1105 230 0 1 '
C 4048 1 3 0
C 4630 1 15 0
C 4049 2 2 0
C 4374 2 24 0
I 4687 OPAD18 1 1285 300 0 1 '
C 4048 2 5 0
N 4050
J 1420 375 2
J 1440 375 2
S 1 2
L 1410 375 12 0 3 0 1 0 RST-F0
I 4814 virtex2p:OR2 1 1350 180 0 1 '
C 4815 2 7 0
C 4813 1 9 0
C 4816 2 10 0
N 4672
J 305 230 2
J 260 230 1
S 2 1
L 265 230 14 0 3 0 1 0 GO-F0
N 4673
J 260 210 1
J 305 210 2
S 1 2
L 265 210 14 0 3 0 1 0 GO-F1
N 4817
J 1595 805 2
J 1630 805 1
S 1 2
L 1580 805 14 0 3 0 1 0 GO-F0
N 4807
J 1485 795 1
J 1515 795 2
S 1 2
L 1490 795 14 0 3 0 1 0 MT0
I 4774 virtex:INV 1 1380 845 0 1 '
C 4767 1 1 0
C 4772 1 2 0
I 4760 IBUF4 1 1085 1030 0 1 '
C 4759 1 2 0
C 4761 1 1 0
I 4776 IBUF4 1 970 965 0 1 '
C 4775 2 2 0
C 4777 2 1 0
I 4762 IPAD4PU 1 925 1030 0 1 '
C 4759 2 1 0
I 4769 OR4_BUS 1 1260 1010 0 1 '
C 4770 1 10 0
C 4761 2 9 0
I 4819 virtex2p:OR2 1 1515 715 0 1 '
C 4820 2 10 0
C 4808 2 9 0
C 4818 1 7 0
I 4806 virtex2p:OR2 1 1515 775 0 1 '
C 4807 2 7 0
C 4809 1 9 0
C 4817 1 10 0
I 4721 virtex:OBUF 1 1250 575 0 1 '
A 1275 595 5 0 3 3 IOSTANDARD=LVCMOS33
C 4719 1 1 0
C 4722 1 2 0
E
