// Seed: 2321305443
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_5;
  logic id_6 = id_1[1];
  type_7(
      id_3
  );
endmodule
`define pp_5 0
`define pp_6 0
`timescale 1ps / 1ps
module module_1;
  logic id_5;
  logic id_7;
  assign id_3[1&1'b0] = 1;
endmodule
`timescale 1ps / 1ps
`define pp_7 0
