<h1 align="center">Hi there, I'm Hilay Patel ğŸ‘‹</h1>
<h3 align="center">B.Tech Electrical Engineering '27 @ IIT Tirupati | VLSI Engineer | RISC-V Core Designer</h3>

<p align="center">
  <a href="https://hilay020905.github.io"><img src="https://img.shields.io/badge/Portfolio-000000?style=for-the-badge&logo=vercel&logoColor=white" alt="Portfolio"/></a>
  <a href="https://www.linkedin.com/in/hilay-patel-84a052286/"><img src="https://img.shields.io/badge/LinkedIn-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn"/></a>
  <a href="mailto:ee23b066@iittp.ac.in"><img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Email"/></a>
  <img src="https://komarev.com/ghpvc/?username=hilay020905&style=for-the-badge&label=Profile%20views&color=0e75b6" alt="Profile views"/>
</p>

<img align="right" width="420" src="https://media.giphy.com/media/qgQUggAC3Pfv687qPC/giphy.gif" alt="Hardware Design"/>

<br><br>

## ğŸš€ About Me

Third-year EE undergrad at **IIT Tirupati** deeply passionate about **VLSI Design**, **CPU microarchitecture**, and **open-source RISC-V hardware**.

I build **synthesizable, high-performance RISC-V cores** from scratch â€” focusing on advanced pipelining, superscalar execution, branch prediction, MMU, and vector extensions.

- âš¡ Currently working on **Linux-bootable multi-core RISC-V SoCs**
- ğŸ”¬ Exploring **RVV vector units**, AI accelerators & low-power optimization
- ğŸ› ï¸ Tools: SystemVerilog, Verilog, Vivado, Verilator, ModelSim, GTKWave

---

## ğŸ”¥ Featured Projects

**ğŸš€ RV32IMZicsr** â€” *Flagship Project*  
Dual-issue, **7-stage in-order** RISC-V core (RV32IM + Zicsr) with configurable **GShare/Bimodal branch prediction**, BTB, RAS, and full **MMU** support. Dual ALUs + dedicated LSU.  
â†’ **[Repository](https://github.com/hilay020905/RV32IMZicsr)**

**ğŸ§¬ RV32IV** â€” RISC-V Vector Extension  
Full **RVV 1.0** vector unit implementation on top of a clean 5-stage RV32I pipeline â€” perfect for hardware acceleration.  
â†’ **[Repository](https://github.com/hilay020905/RV32IV)**

**ğŸ“Ÿ 5-Stage Pipelined RV32I Core**  
Fully functional pipeline with hazard detection, forwarding, and thorough testbenches.  
â†’ **[Repository](https://github.com/hilay020905/RISC_V_CORE)**

**ğŸ® ProjectWarped3D** â€” Custom GPU in Verilog  
Complete RTL-based **2D/3D shape renderer** (cube, sphere, prism, etc.) â€” framebuffer, VGA timing, and shape engines from scratch.  
â†’ **[Repository](https://github.com/hilay020905/ProjectWarped3D)**

---

## ğŸ¥ Project Demos & Visuals

**ProjectWarped3D Live Renders**

<p align="center">
  <img src="https://github.com/hilay020905/ProjectWarped3D/raw/main/IMAGES/cube.bmp" width="220" alt="Cube"/>
  <img src="https://github.com/hilay020905/ProjectWarped3D/raw/main/IMAGES/cuboid.bmp" width="220" alt="Cuboid"/>
  <img src="https://github.com/hilay020905/ProjectWarped3D/raw/main/IMAGES/prism.bmp" width="220" alt="Prism"/>
</p>

**Add your own video demo here (recommended!)**  
Record a quick **GTKWave simulation** or **FPGA demo** (30â€“60 seconds), upload to YouTube, and replace the link below:

<div align="center">
  <a href="https://youtu.be/YOUR_VIDEO_ID_HERE">
    <img src="https://img.shields.io/badge/Watch_Demo_on_YouTube-FF0000?style=for-the-badge&logo=youtube&logoColor=white" alt="Demo Video"/>
  </a>
</div>

*(Pro tip: Convert GTKWave waveform + assembly execution into a GIF using ScreenToGif for instant wow factor)*

---

## ğŸ› ï¸ Skills & Tools

<div align="center">

**HDL**â€ƒ`SystemVerilog` `Verilog` `RISC-V Assembly`  

**EDA & Simulation**â€ƒ`Vivado` `ModelSim` `Verilator` `GTKWave` `Icarus`  

**Architecture**â€ƒ`RISC-V` `Superscalar` `Branch Prediction` `MMU` `RVV Vector` `SoC Design` `Low-Power`  

**Others**â€ƒ`Python` `C` `CUDA`

</div>

---

## ğŸ“ˆ GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=hilay020905&show_icons=true&theme=tokyonight&hide_border=true" alt="Stats"/>
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=hilay020905&layout=compact&theme=tokyonight&hide_border=true" alt="Top Languages"/>
</p>

<p align="center">
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=hilay020905&theme=tokyonight&hide_border=true" alt="Streak"/>
</p>

---

## ğŸ“« Let's Connect

Always open to **research internships, collaborations, or open-source contributions** in **VLSI / RISC-V / Hardware Acceleration**.

Crafting the future, one gate at a time âš¡

---

*Made with â¤ï¸ for the open-source hardware community*
