Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d10417d9dbce4efcb8817871fe48b51f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot keccak_tb_behav xil_defaultlib.keccak_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_globals
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.keccak_round [keccak_round_default]
Compiling architecture rtl of entity xil_defaultlib.keccak_round_constants_gen [keccak_round_constants_gen_defau...]
Compiling architecture rtl of entity xil_defaultlib.keccak_buffer [keccak_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.keccak [keccak_default]
Compiling architecture tb of entity xil_defaultlib.keccak_tb
Built simulation snapshot keccak_tb_behav
