Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Nov 11 18:04:22 2022
| Host         : PARALED04 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file VGACounter_timing_summary_routed.rpt -pb VGACounter_timing_summary_routed.pb -rpx VGACounter_timing_summary_routed.rpx -warn_on_violation
| Design       : VGACounter
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/xpos_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_MouseCtl/ypos_reg[9]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: Inst_vga_ctrl_640x480_60Hz/clk_25MHz_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Teclado/ps2_keyboard_0/debounce_ps2_clk/result_reg/Q (HIGH)

 There are 1322 register/latch pins with no clock driven by root clock pin: clk_interno_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3180 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.791        0.000                      0                  703        0.142        0.000                      0                  703        4.500        0.000                       0                   378  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.791        0.000                      0                  703        0.142        0.000                      0                  703        4.500        0.000                       0                   378  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_inc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 2.667ns (45.202%)  route 3.233ns (54.798%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.809     5.330    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  Inst_MouseCtl/x_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  Inst_MouseCtl/x_inc_reg[1]/Q
                         net (fo=2, routed)           1.711     7.497    Inst_MouseCtl/x_inc[1]
    SLICE_X3Y80          LUT3 (Prop_lut3_I2_O)        0.124     7.621 r  Inst_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.621    Inst_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.171 r  Inst_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.171    Inst_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.285    Inst_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.619 r  Inst_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.856     9.475    Inst_MouseCtl/plusOp6[9]
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.303     9.778 r  Inst_MouseCtl/x_pos[11]_i_8/O
                         net (fo=1, routed)           0.000     9.778    Inst_MouseCtl/x_pos[11]_i_8_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.235 f  Inst_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.666    10.901    Inst_MouseCtl/gtOp
    SLICE_X3Y79          LUT5 (Prop_lut5_I4_O)        0.329    11.230 r  Inst_MouseCtl/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    11.230    Inst_MouseCtl/x_pos[7]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  Inst_MouseCtl/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.498    14.839    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  Inst_MouseCtl/x_pos_reg[7]/C
                         clock pessimism              0.187    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.031    15.021    Inst_MouseCtl/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_inc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 2.667ns (45.994%)  route 3.132ns (54.006%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.809     5.330    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  Inst_MouseCtl/x_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  Inst_MouseCtl/x_inc_reg[1]/Q
                         net (fo=2, routed)           1.711     7.497    Inst_MouseCtl/x_inc[1]
    SLICE_X3Y80          LUT3 (Prop_lut3_I2_O)        0.124     7.621 r  Inst_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.621    Inst_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.171 r  Inst_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.171    Inst_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.285    Inst_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.619 r  Inst_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.856     9.475    Inst_MouseCtl/plusOp6[9]
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.303     9.778 r  Inst_MouseCtl/x_pos[11]_i_8/O
                         net (fo=1, routed)           0.000     9.778    Inst_MouseCtl/x_pos[11]_i_8_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.235 r  Inst_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.565    10.800    Inst_MouseCtl/gtOp
    SLICE_X1Y81          LUT5 (Prop_lut5_I3_O)        0.329    11.129 r  Inst_MouseCtl/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    11.129    Inst_MouseCtl/x_pos[4]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  Inst_MouseCtl/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.499    14.840    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Inst_MouseCtl/x_pos_reg[4]/C
                         clock pessimism              0.187    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X1Y81          FDRE (Setup_fdre_C_D)        0.029    15.020    Inst_MouseCtl/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_inc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 2.667ns (46.018%)  route 3.129ns (53.982%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.809     5.330    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  Inst_MouseCtl/x_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  Inst_MouseCtl/x_inc_reg[1]/Q
                         net (fo=2, routed)           1.711     7.497    Inst_MouseCtl/x_inc[1]
    SLICE_X3Y80          LUT3 (Prop_lut3_I2_O)        0.124     7.621 r  Inst_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.621    Inst_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.171 r  Inst_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.171    Inst_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.285    Inst_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.619 r  Inst_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.856     9.475    Inst_MouseCtl/plusOp6[9]
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.303     9.778 r  Inst_MouseCtl/x_pos[11]_i_8/O
                         net (fo=1, routed)           0.000     9.778    Inst_MouseCtl/x_pos[11]_i_8_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.235 f  Inst_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.562    10.797    Inst_MouseCtl/gtOp
    SLICE_X1Y81          LUT5 (Prop_lut5_I4_O)        0.329    11.126 r  Inst_MouseCtl/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    11.126    Inst_MouseCtl/x_pos[5]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  Inst_MouseCtl/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.499    14.840    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Inst_MouseCtl/x_pos_reg[5]/C
                         clock pessimism              0.187    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X1Y81          FDRE (Setup_fdre_C_D)        0.031    15.022    Inst_MouseCtl/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_inc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 2.667ns (46.019%)  route 3.128ns (53.981%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.809     5.330    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  Inst_MouseCtl/x_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  Inst_MouseCtl/x_inc_reg[1]/Q
                         net (fo=2, routed)           1.711     7.497    Inst_MouseCtl/x_inc[1]
    SLICE_X3Y80          LUT3 (Prop_lut3_I2_O)        0.124     7.621 r  Inst_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.621    Inst_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.171 r  Inst_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.171    Inst_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.285    Inst_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.619 r  Inst_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.856     9.475    Inst_MouseCtl/plusOp6[9]
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.303     9.778 r  Inst_MouseCtl/x_pos[11]_i_8/O
                         net (fo=1, routed)           0.000     9.778    Inst_MouseCtl/x_pos[11]_i_8_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.235 f  Inst_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.562    10.797    Inst_MouseCtl/gtOp
    SLICE_X1Y82          LUT5 (Prop_lut5_I4_O)        0.329    11.126 r  Inst_MouseCtl/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000    11.126    Inst_MouseCtl/x_pos[10]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  Inst_MouseCtl/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.501    14.842    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  Inst_MouseCtl/x_pos_reg[10]/C
                         clock pessimism              0.187    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X1Y82          FDRE (Setup_fdre_C_D)        0.029    15.022    Inst_MouseCtl/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_inc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 2.667ns (46.043%)  route 3.125ns (53.957%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.809     5.330    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  Inst_MouseCtl/x_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  Inst_MouseCtl/x_inc_reg[1]/Q
                         net (fo=2, routed)           1.711     7.497    Inst_MouseCtl/x_inc[1]
    SLICE_X3Y80          LUT3 (Prop_lut3_I2_O)        0.124     7.621 r  Inst_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.621    Inst_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.171 r  Inst_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.171    Inst_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.285    Inst_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.619 r  Inst_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.856     9.475    Inst_MouseCtl/plusOp6[9]
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.303     9.778 r  Inst_MouseCtl/x_pos[11]_i_8/O
                         net (fo=1, routed)           0.000     9.778    Inst_MouseCtl/x_pos[11]_i_8_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.235 f  Inst_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.559    10.794    Inst_MouseCtl/gtOp
    SLICE_X1Y82          LUT5 (Prop_lut5_I4_O)        0.329    11.123 r  Inst_MouseCtl/x_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    11.123    Inst_MouseCtl/x_pos[8]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  Inst_MouseCtl/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.501    14.842    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  Inst_MouseCtl/x_pos_reg[8]/C
                         clock pessimism              0.187    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X1Y82          FDRE (Setup_fdre_C_D)        0.031    15.024    Inst_MouseCtl/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -11.123    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_inc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 2.667ns (46.109%)  route 3.117ns (53.891%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.809     5.330    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  Inst_MouseCtl/x_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  Inst_MouseCtl/x_inc_reg[1]/Q
                         net (fo=2, routed)           1.711     7.497    Inst_MouseCtl/x_inc[1]
    SLICE_X3Y80          LUT3 (Prop_lut3_I2_O)        0.124     7.621 r  Inst_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.621    Inst_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.171 r  Inst_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.171    Inst_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.285    Inst_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.619 r  Inst_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.856     9.475    Inst_MouseCtl/plusOp6[9]
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.303     9.778 r  Inst_MouseCtl/x_pos[11]_i_8/O
                         net (fo=1, routed)           0.000     9.778    Inst_MouseCtl/x_pos[11]_i_8_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.235 f  Inst_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.550    10.785    Inst_MouseCtl/gtOp
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.329    11.114 r  Inst_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    11.114    Inst_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  Inst_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.498    14.839    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  Inst_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.187    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X1Y80          FDRE (Setup_fdre_C_D)        0.029    15.019    Inst_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_inc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 2.667ns (46.118%)  route 3.116ns (53.882%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.809     5.330    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  Inst_MouseCtl/x_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  Inst_MouseCtl/x_inc_reg[1]/Q
                         net (fo=2, routed)           1.711     7.497    Inst_MouseCtl/x_inc[1]
    SLICE_X3Y80          LUT3 (Prop_lut3_I2_O)        0.124     7.621 r  Inst_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.621    Inst_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.171 r  Inst_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.171    Inst_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.285    Inst_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.619 r  Inst_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.856     9.475    Inst_MouseCtl/plusOp6[9]
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.303     9.778 r  Inst_MouseCtl/x_pos[11]_i_8/O
                         net (fo=1, routed)           0.000     9.778    Inst_MouseCtl/x_pos[11]_i_8_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.235 r  Inst_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.549    10.784    Inst_MouseCtl/gtOp
    SLICE_X3Y83          LUT5 (Prop_lut5_I3_O)        0.329    11.113 r  Inst_MouseCtl/x_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    11.113    Inst_MouseCtl/x_pos[9]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  Inst_MouseCtl/x_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.502    14.843    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  Inst_MouseCtl/x_pos_reg[9]/C
                         clock pessimism              0.187    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X3Y83          FDRE (Setup_fdre_C_D)        0.029    15.023    Inst_MouseCtl/x_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -11.113    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_inc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 2.667ns (46.172%)  route 3.109ns (53.828%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.809     5.330    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  Inst_MouseCtl/x_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  Inst_MouseCtl/x_inc_reg[1]/Q
                         net (fo=2, routed)           1.711     7.497    Inst_MouseCtl/x_inc[1]
    SLICE_X3Y80          LUT3 (Prop_lut3_I2_O)        0.124     7.621 r  Inst_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.621    Inst_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.171 r  Inst_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.171    Inst_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.285    Inst_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.619 r  Inst_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.856     9.475    Inst_MouseCtl/plusOp6[9]
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.303     9.778 r  Inst_MouseCtl/x_pos[11]_i_8/O
                         net (fo=1, routed)           0.000     9.778    Inst_MouseCtl/x_pos[11]_i_8_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.235 r  Inst_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.542    10.778    Inst_MouseCtl/gtOp
    SLICE_X3Y79          LUT5 (Prop_lut5_I3_O)        0.329    11.107 r  Inst_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    11.107    Inst_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  Inst_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.498    14.839    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  Inst_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.187    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.029    15.019    Inst_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -11.107    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_inc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 2.667ns (46.157%)  route 3.111ns (53.843%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.809     5.330    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  Inst_MouseCtl/x_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  Inst_MouseCtl/x_inc_reg[1]/Q
                         net (fo=2, routed)           1.711     7.497    Inst_MouseCtl/x_inc[1]
    SLICE_X3Y80          LUT3 (Prop_lut3_I2_O)        0.124     7.621 r  Inst_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.621    Inst_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.171 r  Inst_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.171    Inst_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.285    Inst_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.619 r  Inst_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.856     9.475    Inst_MouseCtl/plusOp6[9]
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.303     9.778 r  Inst_MouseCtl/x_pos[11]_i_8/O
                         net (fo=1, routed)           0.000     9.778    Inst_MouseCtl/x_pos[11]_i_8_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.235 f  Inst_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.544    10.779    Inst_MouseCtl/gtOp
    SLICE_X1Y81          LUT3 (Prop_lut3_I0_O)        0.329    11.108 r  Inst_MouseCtl/x_pos[11]_i_1/O
                         net (fo=1, routed)           0.000    11.108    Inst_MouseCtl/x_pos[11]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  Inst_MouseCtl/x_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.499    14.840    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Inst_MouseCtl/x_pos_reg[11]/C
                         clock pessimism              0.187    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X1Y81          FDRE (Setup_fdre_C_D)        0.032    15.023    Inst_MouseCtl/x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_inc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 2.667ns (46.196%)  route 3.106ns (53.804%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.809     5.330    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  Inst_MouseCtl/x_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  Inst_MouseCtl/x_inc_reg[1]/Q
                         net (fo=2, routed)           1.711     7.497    Inst_MouseCtl/x_inc[1]
    SLICE_X3Y80          LUT3 (Prop_lut3_I2_O)        0.124     7.621 r  Inst_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.621    Inst_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.171 r  Inst_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.171    Inst_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.285    Inst_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.619 r  Inst_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.856     9.475    Inst_MouseCtl/plusOp6[9]
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.303     9.778 r  Inst_MouseCtl/x_pos[11]_i_8/O
                         net (fo=1, routed)           0.000     9.778    Inst_MouseCtl/x_pos[11]_i_8_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.235 f  Inst_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.539    10.775    Inst_MouseCtl/gtOp
    SLICE_X3Y79          LUT5 (Prop_lut5_I4_O)        0.329    11.104 r  Inst_MouseCtl/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    11.104    Inst_MouseCtl/x_pos[3]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  Inst_MouseCtl/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.498    14.839    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  Inst_MouseCtl/x_pos_reg[3]/C
                         clock pessimism              0.187    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.031    15.021    Inst_MouseCtl/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -11.104    
  -------------------------------------------------------------------
                         slack                                  3.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.675     1.559    Inst_MouseCtl/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X4Y149         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.076     1.776    Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X4Y149         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.949     2.077    Inst_MouseCtl/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X4Y149         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism             -0.518     1.559    
    SLICE_X4Y149         FDRE (Hold_fdre_C_D)         0.075     1.634    Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.675     1.559    Inst_MouseCtl/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Inst_MouseCtl/Inst_Ps2Interface/frame_reg[1]/Q
                         net (fo=3, routed)           0.099     1.799    Inst_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[0]
    SLICE_X2Y144         LUT2 (Prop_lut2_I0_O)        0.045     1.844 r  Inst_MouseCtl/Inst_Ps2Interface/frame[0]_i_1/O
                         net (fo=1, routed)           0.000     1.844    Inst_MouseCtl/Inst_Ps2Interface/p_1_in[0]
    SLICE_X2Y144         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.950     2.078    Inst_MouseCtl/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/frame_reg[0]/C
                         clock pessimism             -0.506     1.572    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.120     1.692    Inst_MouseCtl/Inst_Ps2Interface/frame_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Teclado/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ps2_keyboard_0/debounce_ps2_clk/result_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.595     1.478    Teclado/ps2_keyboard_0/debounce_ps2_clk/CLK_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Teclado/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.110     1.729    Teclado/ps2_keyboard_0/debounce_ps2_clk/flipflops_reg_n_0_[0]
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.048     1.777 r  Teclado/ps2_keyboard_0/debounce_ps2_clk/result_i_1/O
                         net (fo=1, routed)           0.000     1.777    Teclado/ps2_keyboard_0/debounce_ps2_clk/result_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_clk/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.866     1.993    Teclado/ps2_keyboard_0/debounce_ps2_clk/CLK_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_clk/result_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.133     1.624    Teclado/ps2_keyboard_0/debounce_ps2_clk/result_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/FSM_onehot_state_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/FSM_onehot_state_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.154%)  route 0.123ns (39.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.673     1.557    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X5Y140         FDCE                                         r  Inst_MouseCtl/FSM_onehot_state_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  Inst_MouseCtl/FSM_onehot_state_reg[29]/Q
                         net (fo=10, routed)          0.123     1.821    Inst_MouseCtl/Inst_Ps2Interface/out[29]
    SLICE_X6Y140         LUT6 (Prop_lut6_I4_O)        0.045     1.866 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[34]_i_1/O
                         net (fo=1, routed)           0.000     1.866    Inst_MouseCtl/Inst_Ps2Interface_n_7
    SLICE_X6Y140         FDCE                                         r  Inst_MouseCtl/FSM_onehot_state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.947     2.075    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X6Y140         FDCE                                         r  Inst_MouseCtl/FSM_onehot_state_reg[34]/C
                         clock pessimism             -0.502     1.573    
    SLICE_X6Y140         FDCE (Hold_fdce_C_D)         0.120     1.693    Inst_MouseCtl/FSM_onehot_state_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/x_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/xpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.055%)  route 0.146ns (50.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.586     1.469    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Inst_MouseCtl/x_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_MouseCtl/x_pos_reg[4]/Q
                         net (fo=5, routed)           0.146     1.757    Inst_MouseCtl/x_pos[4]
    SLICE_X4Y81          FDRE                                         r  Inst_MouseCtl/xpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.853     1.980    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  Inst_MouseCtl/xpos_reg[4]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.070     1.572    Inst_MouseCtl/xpos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/x_pos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/xpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.792%)  route 0.131ns (48.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.587     1.470    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  Inst_MouseCtl/x_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Inst_MouseCtl/x_pos_reg[8]/Q
                         net (fo=5, routed)           0.131     1.742    Inst_MouseCtl/x_pos[8]
    SLICE_X0Y82          FDRE                                         r  Inst_MouseCtl/xpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.855     1.983    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  Inst_MouseCtl/xpos_reg[8]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.072     1.555    Inst_MouseCtl/xpos_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Teclado/ascii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_code_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.076%)  route 0.114ns (40.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.589     1.472    Teclado/CLK_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  Teclado/ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  Teclado/ascii_reg[2]/Q
                         net (fo=2, routed)           0.114     1.750    Teclado/ascii_reg_n_0_[2]
    SLICE_X5Y36          FDRE                                         r  Teclado/ascii_code_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.859     1.986    Teclado/CLK_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  Teclado/ascii_code_reg[2]_lopt_replica/C
                         clock pessimism             -0.499     1.487    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.072     1.559    Teclado/ascii_code_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/x_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/xpos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.789%)  route 0.121ns (46.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.587     1.470    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  Inst_MouseCtl/x_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Inst_MouseCtl/x_pos_reg[10]/Q
                         net (fo=4, routed)           0.121     1.732    Inst_MouseCtl/x_pos[10]
    SLICE_X0Y82          FDRE                                         r  Inst_MouseCtl/xpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.855     1.983    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  Inst_MouseCtl/xpos_reg[10]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.057     1.540    Inst_MouseCtl/xpos_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/xpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.841%)  route 0.136ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.586     1.469    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Inst_MouseCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_MouseCtl/x_pos_reg[6]/Q
                         net (fo=5, routed)           0.136     1.747    Inst_MouseCtl/x_pos[6]
    SLICE_X0Y82          FDRE                                         r  Inst_MouseCtl/xpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.855     1.983    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  Inst_MouseCtl/xpos_reg[6]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.070     1.554    Inst_MouseCtl/xpos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/x_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/xpos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.771%)  route 0.154ns (52.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.588     1.471    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  Inst_MouseCtl/x_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Inst_MouseCtl/x_pos_reg[9]/Q
                         net (fo=4, routed)           0.154     1.766    Inst_MouseCtl/x_pos[9]
    SLICE_X4Y82          FDRE                                         r  Inst_MouseCtl/xpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.854     1.981    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  Inst_MouseCtl/xpos_reg[9]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.070     1.573    Inst_MouseCtl/xpos_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y142   Inst_MouseCtl/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y145   Inst_MouseCtl/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y145   Inst_MouseCtl/FSM_onehot_state_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y145   Inst_MouseCtl/FSM_onehot_state_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y145   Inst_MouseCtl/FSM_onehot_state_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y145   Inst_MouseCtl/FSM_onehot_state_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y145   Inst_MouseCtl/FSM_onehot_state_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y145   Inst_MouseCtl/FSM_onehot_state_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y145   Inst_MouseCtl/FSM_onehot_state_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y140   Inst_MouseCtl/FSM_onehot_state_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y140   Inst_MouseCtl/FSM_onehot_state_reg[34]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y148   Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y149   Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y149   Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y148   Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y148   Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y149   Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y149   Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y149   Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y142   Inst_MouseCtl/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y145   Inst_MouseCtl/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y145   Inst_MouseCtl/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y145   Inst_MouseCtl/FSM_onehot_state_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y145   Inst_MouseCtl/FSM_onehot_state_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y145   Inst_MouseCtl/FSM_onehot_state_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y145   Inst_MouseCtl/FSM_onehot_state_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y145   Inst_MouseCtl/FSM_onehot_state_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y145   Inst_MouseCtl/FSM_onehot_state_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y144   Inst_MouseCtl/FSM_onehot_state_reg[18]/C



