

================================================================
== Vivado HLS Report for 'cordicSin_fix'
================================================================
* Date:           Thu Oct  1 13:57:28 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Iris-recognition
* Solution:       PYNQ_SOLUTION
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.670 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24| 0.240 us | 0.240 us |   24|   24|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       20|       20|         2|          -|          -|    10|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    740|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     100|    138|    -|
|Memory           |        0|      -|       6|      5|    -|
|Multiplexer      |        -|      -|       -|     83|    -|
|Register         |        -|      -|     150|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     256|    966|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |top_level_fpext_3lbW_U65  |top_level_fpext_3lbW  |        0|      0|  100|  138|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      0|  100|  138|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |arctan_V268_U  |cordicCos_fix_arckbM  |        0|  6|   5|    0|    50|    6|     1|          300|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                      |        0|  6|   5|    0|    50|    6|     1|          300|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |mul_ln1192_fu_506_p2      |     *    |      0|  0|   41|           7|           8|
    |mul_ln1193_fu_482_p2      |     *    |      0|  0|   41|           7|           8|
    |add_ln581_fu_224_p2       |     +    |      0|  0|   12|           4|          12|
    |add_ln703_fu_518_p2       |     +    |      0|  0|   15|           8|           8|
    |n_fu_432_p2               |     +    |      0|  0|   13|           4|           1|
    |ret_V_1_fu_512_p2         |     +    |      0|  0|   19|          14|          14|
    |ret_V_2_fu_524_p2         |     +    |      0|  0|   19|          14|          14|
    |F2_fu_212_p2              |     -    |      0|  0|   12|          11|          12|
    |man_V_1_fu_192_p2         |     -    |      0|  0|   61|           1|          54|
    |ret_V_3_fu_530_p2         |     -    |      0|  0|   19|          14|          14|
    |ret_V_fu_488_p2           |     -    |      0|  0|   19|          14|          14|
    |sub_ln581_fu_230_p2       |     -    |      0|  0|   12|           3|          12|
    |sub_ln703_fu_461_p2       |     -    |      0|  0|   15|           8|           8|
    |and_ln581_fu_310_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln582_fu_295_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln585_1_fu_327_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln585_fu_315_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln603_fu_344_p2       |    and   |      0|  0|    2|           1|           1|
    |ashr_ln586_fu_281_p2      |   ashr   |      0|  0|  162|          54|          54|
    |icmp_ln571_fu_206_p2      |   icmp   |      0|  0|   29|          63|           1|
    |icmp_ln581_fu_218_p2      |   icmp   |      0|  0|   13|          12|           3|
    |icmp_ln582_fu_244_p2      |   icmp   |      0|  0|   13|          12|           3|
    |icmp_ln585_fu_267_p2      |   icmp   |      0|  0|   13|          12|           6|
    |icmp_ln603_fu_272_p2      |   icmp   |      0|  0|   13|           9|           1|
    |icmp_ln99_fu_426_p2       |   icmp   |      0|  0|    9|           4|           4|
    |lshr_ln1333_fu_443_p2     |   lshr   |      0|  0|   19|           8|           7|
    |or_ln581_fu_333_p2        |    or    |      0|  0|    2|           1|           1|
    |or_ln582_fu_300_p2        |    or    |      0|  0|    2|           1|           1|
    |or_ln603_1_fu_363_p2      |    or    |      0|  0|    2|           1|           1|
    |or_ln603_2_fu_369_p2      |    or    |      0|  0|    2|           1|           1|
    |or_ln603_fu_350_p2        |    or    |      0|  0|    2|           1|           1|
    |man_V_2_fu_198_p3         |  select  |      0|  0|   54|           1|          54|
    |phi_V_fu_536_p3           |  select  |      0|  0|    8|           1|           8|
    |select_ln588_fu_389_p3    |  select  |      0|  0|    2|           1|           2|
    |select_ln603_1_fu_356_p3  |  select  |      0|  0|    8|           1|           8|
    |select_ln603_2_fu_409_p3  |  select  |      0|  0|    8|           1|           8|
    |select_ln603_3_fu_415_p3  |  select  |      0|  0|    8|           1|           8|
    |select_ln603_fu_402_p3    |  select  |      0|  0|    8|           1|           8|
    |sh_amt_fu_236_p3          |  select  |      0|  0|   12|           1|          12|
    |z_i_V_fu_592_p3           |  select  |      0|  0|    8|           1|           8|
    |z_r_V_fu_564_p3           |  select  |      0|  0|    8|           1|           8|
    |shl_ln604_fu_397_p2       |    shl   |      0|  0|   19|           8|           8|
    |xor_ln571_fu_290_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln581_fu_338_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln582_fu_304_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln585_fu_321_p2       |    xor   |      0|  0|    2|           1|           2|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0|  740|         315|         408|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  38|          7|    1|          7|
    |ap_return          |   9|          2|    8|         16|
    |p_Val2_18_reg_121  |   9|          2|    8|         16|
    |ush_reg_131        |   9|          2|    4|          8|
    |z_i_old_V_reg_97   |   9|          2|    8|         16|
    |z_r_old_V_reg_109  |   9|          2|    8|         16|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  83|         17|   37|         79|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |and_ln603_reg_647       |   1|   0|    1|          0|
    |ap_CS_fsm               |   6|   0|    6|          0|
    |ap_return_preg          |   8|   0|    8|          0|
    |icmp_ln571_reg_611      |   1|   0|    1|          0|
    |icmp_ln581_reg_617      |   1|   0|    1|          0|
    |icmp_ln582_reg_630      |   1|   0|    1|          0|
    |lshr_ln1333_reg_685     |   7|   0|    7|          0|
    |man_V_2_reg_606         |  54|   0|   54|          0|
    |n_reg_675               |   4|   0|    4|          0|
    |or_ln603_2_reg_662      |   1|   0|    1|          0|
    |or_ln603_reg_652        |   1|   0|    1|          0|
    |p_Val2_18_reg_121       |   8|   0|    8|          0|
    |select_ln603_1_reg_657  |   8|   0|    8|          0|
    |sh_amt_reg_623          |  12|   0|   12|          0|
    |tmp_24_reg_642          |   9|   0|    9|          0|
    |trunc_ln583_reg_636     |   8|   0|    8|          0|
    |ush_reg_131             |   4|   0|    4|          0|
    |z_i_old_V_reg_97        |   8|   0|    8|          0|
    |z_r_old_V_reg_109       |   8|   0|    8|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 150|   0|  150|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------+-----+-----+------------+---------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | cordicSin_fix | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | cordicSin_fix | return value |
|ap_start   |  in |    1| ap_ctrl_hs | cordicSin_fix | return value |
|ap_done    | out |    1| ap_ctrl_hs | cordicSin_fix | return value |
|ap_idle    | out |    1| ap_ctrl_hs | cordicSin_fix | return value |
|ap_ready   | out |    1| ap_ctrl_hs | cordicSin_fix | return value |
|ap_return  | out |    8| ap_ctrl_hs | cordicSin_fix | return value |
|x          |  in |   32|   ap_none  |       x       |    scalar    |
+-----------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.43>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_read = call float @_ssdm_op_Read.ap_auto.float(float %x)" [Iris-recognition/sine.cpp:94]   --->   Operation 7 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (4.43ns)   --->   "%d_assign = fpext float %x_read to double" [Iris-recognition/sine.cpp:95]   --->   Operation 8 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.67>
ST_2 : Operation 9 [1/2] (4.43ns)   --->   "%d_assign = fpext float %x_read to double" [Iris-recognition/sine.cpp:95]   --->   Operation 9 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [Iris-recognition/sine.cpp:95]   --->   Operation 10 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [Iris-recognition/sine.cpp:95]   --->   Operation 11 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [Iris-recognition/sine.cpp:95]   --->   Operation 12 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [Iris-recognition/sine.cpp:95]   --->   Operation 13 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [Iris-recognition/sine.cpp:95]   --->   Operation 14 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [Iris-recognition/sine.cpp:95]   --->   Operation 15 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [Iris-recognition/sine.cpp:95]   --->   Operation 16 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_31 = zext i53 %tmp to i54" [Iris-recognition/sine.cpp:95]   --->   Operation 17 'zext' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_31" [Iris-recognition/sine.cpp:95]   --->   Operation 18 'sub' 'man_V_1' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %p_Result_31" [Iris-recognition/sine.cpp:95]   --->   Operation 19 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [Iris-recognition/sine.cpp:95]   --->   Operation 20 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [Iris-recognition/sine.cpp:95]   --->   Operation 21 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 6" [Iris-recognition/sine.cpp:95]   --->   Operation 22 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -6, %F2" [Iris-recognition/sine.cpp:95]   --->   Operation 23 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 6, %F2" [Iris-recognition/sine.cpp:95]   --->   Operation 24 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [Iris-recognition/sine.cpp:95]   --->   Operation 25 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 6" [Iris-recognition/sine.cpp:95]   --->   Operation 26 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i8" [Iris-recognition/sine.cpp:95]   --->   Operation 27 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_24 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sh_amt, i32 3, i32 11)" [Iris-recognition/sine.cpp:95]   --->   Operation 28 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.58>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [Iris-recognition/sine.cpp:95]   --->   Operation 29 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [Iris-recognition/sine.cpp:95]   --->   Operation 30 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.66ns)   --->   "%icmp_ln603 = icmp eq i9 %tmp_24, 0" [Iris-recognition/sine.cpp:95]   --->   Operation 31 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [Iris-recognition/sine.cpp:95]   --->   Operation 32 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [Iris-recognition/sine.cpp:95]   --->   Operation 33 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i8" [Iris-recognition/sine.cpp:95]   --->   Operation 34 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [Iris-recognition/sine.cpp:95]   --->   Operation 35 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [Iris-recognition/sine.cpp:95]   --->   Operation 36 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [Iris-recognition/sine.cpp:95]   --->   Operation 37 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [Iris-recognition/sine.cpp:95]   --->   Operation 38 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [Iris-recognition/sine.cpp:95]   --->   Operation 39 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.97ns)   --->   "%and_ln585 = and i1 %and_ln581, %icmp_ln585" [Iris-recognition/sine.cpp:95]   --->   Operation 40 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [Iris-recognition/sine.cpp:95]   --->   Operation 41 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %xor_ln585" [Iris-recognition/sine.cpp:95]   --->   Operation 42 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [Iris-recognition/sine.cpp:95]   --->   Operation 43 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [Iris-recognition/sine.cpp:95]   --->   Operation 44 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [Iris-recognition/sine.cpp:95]   --->   Operation 45 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [Iris-recognition/sine.cpp:95]   --->   Operation 46 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i8 %trunc_ln586, i8 %trunc_ln583" [Iris-recognition/sine.cpp:95]   --->   Operation 47 'select' 'select_ln603_1' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [Iris-recognition/sine.cpp:95]   --->   Operation 48 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [Iris-recognition/sine.cpp:95]   --->   Operation 49 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.39>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%trunc_ln581 = trunc i12 %sh_amt to i8" [Iris-recognition/sine.cpp:95]   --->   Operation 50 'trunc' 'trunc_ln581' <Predicate = (and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%bitcast_ln696 = bitcast float %x_read to i32" [Iris-recognition/sine.cpp:95]   --->   Operation 51 'bitcast' 'bitcast_ln696' <Predicate = (!and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [Iris-recognition/sine.cpp:95]   --->   Operation 52 'bitselect' 'tmp_25' <Predicate = (!and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%select_ln588 = select i1 %tmp_25, i8 -1, i8 0" [Iris-recognition/sine.cpp:95]   --->   Operation 53 'select' 'select_ln588' <Predicate = (!and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%shl_ln604 = shl i8 %trunc_ln583, %trunc_ln581" [Iris-recognition/sine.cpp:95]   --->   Operation 54 'shl' 'shl_ln604' <Predicate = (and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%select_ln603 = select i1 %and_ln603, i8 %shl_ln604, i8 %select_ln588" [Iris-recognition/sine.cpp:95]   --->   Operation 55 'select' 'select_ln603' <Predicate = (or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (3.14ns) (out node of the LUT)   --->   "%select_ln603_2 = select i1 %or_ln603, i8 %select_ln603, i8 %select_ln603_1" [Iris-recognition/sine.cpp:95]   --->   Operation 56 'select' 'select_ln603_2' <Predicate = (or_ln603_2)> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i8 %select_ln603_2, i8 0" [Iris-recognition/sine.cpp:95]   --->   Operation 57 'select' 'select_ln603_3' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.76ns)   --->   "br label %ap_fixed_base.1.exit" [Iris-recognition/sine.cpp:99]   --->   Operation 58 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%z_i_old_V = phi i8 [ %z_i_V, %_ZNK13ap_fixed_baseILi8ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit_ifconv ], [ 0, %_ZN8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv ]"   --->   Operation 59 'phi' 'z_i_old_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%z_r_old_V = phi i8 [ %z_r_V, %_ZNK13ap_fixed_baseILi8ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit_ifconv ], [ 38, %_ZN8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv ]"   --->   Operation 60 'phi' 'z_r_old_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%p_Val2_18 = phi i8 [ %phi_V, %_ZNK13ap_fixed_baseILi8ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit_ifconv ], [ %select_ln603_3, %_ZN8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv ]"   --->   Operation 61 'phi' 'p_Val2_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%ush = phi i4 [ %n, %_ZNK13ap_fixed_baseILi8ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit_ifconv ], [ 0, %_ZN8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv ]"   --->   Operation 62 'phi' 'ush' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i4 %ush to i7" [Iris-recognition/sine.cpp:99]   --->   Operation 63 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.30ns)   --->   "%icmp_ln99 = icmp eq i4 %ush, -6" [Iris-recognition/sine.cpp:99]   --->   Operation 64 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 65 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.73ns)   --->   "%n = add i4 %ush, 1" [Iris-recognition/sine.cpp:99]   --->   Operation 66 'add' 'n' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99, label %0, label %_ZNK13ap_fixed_baseILi8ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit_ifconv" [Iris-recognition/sine.cpp:99]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i4 %ush to i64" [Iris-recognition/sine.cpp:100]   --->   Operation 68 'zext' 'zext_ln100' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%arctan_V268_addr = getelementptr [50 x i6]* @arctan_V268, i64 0, i64 %zext_ln100" [Iris-recognition/sine.cpp:100]   --->   Operation 69 'getelementptr' 'arctan_V268_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (3.25ns)   --->   "%a_V = load i6* %arctan_V268_addr, align 1" [Iris-recognition/sine.cpp:100]   --->   Operation 70 'load' 'a_V' <Predicate = (!icmp_ln99)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_5 : Operation 71 [1/1] (3.04ns)   --->   "%lshr_ln1333 = lshr i7 -64, %zext_ln99" [Iris-recognition/sine.cpp:101]   --->   Operation 71 'lshr' 'lshr_ln1333' <Predicate = (!icmp_ln99)> <Delay = 3.04> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "ret i8 %z_i_old_V" [Iris-recognition/sine.cpp:117]   --->   Operation 72 'ret' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.23>
ST_6 : Operation 73 [1/2] (3.25ns)   --->   "%a_V = load i6* %arctan_V268_addr, align 1" [Iris-recognition/sine.cpp:100]   --->   Operation 73 'load' 'a_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i6 %a_V to i8" [Iris-recognition/sine.cpp:100]   --->   Operation 74 'zext' 'zext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_18, i32 7)" [Iris-recognition/sine.cpp:105]   --->   Operation 75 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.91ns)   --->   "%sub_ln703 = sub i8 %p_Val2_18, %zext_ln100_1" [Iris-recognition/sine.cpp:106]   --->   Operation 76 'sub' 'sub_ln703' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i8 %z_i_old_V to i14" [Iris-recognition/sine.cpp:107]   --->   Operation 77 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i7 %lshr_ln1333 to i14" [Iris-recognition/sine.cpp:107]   --->   Operation 78 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%lhs_V = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %z_r_old_V, i6 0)" [Iris-recognition/sine.cpp:107]   --->   Operation 79 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (4.17ns)   --->   "%mul_ln1193 = mul i14 %zext_ln1118, %sext_ln1118" [Iris-recognition/sine.cpp:107]   --->   Operation 80 'mul' 'mul_ln1193' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.81ns)   --->   "%ret_V = sub i14 %lhs_V, %mul_ln1193" [Iris-recognition/sine.cpp:107]   --->   Operation 81 'sub' 'ret_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i8 %z_r_old_V to i14" [Iris-recognition/sine.cpp:108]   --->   Operation 82 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %z_i_old_V, i6 0)" [Iris-recognition/sine.cpp:108]   --->   Operation 83 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (4.17ns)   --->   "%mul_ln1192 = mul i14 %zext_ln1118, %sext_ln1118_1" [Iris-recognition/sine.cpp:108]   --->   Operation 84 'mul' 'mul_ln1192' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (1.81ns)   --->   "%ret_V_1 = add i14 %mul_ln1192, %lhs_V_1" [Iris-recognition/sine.cpp:108]   --->   Operation 85 'add' 'ret_V_1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (1.91ns)   --->   "%add_ln703 = add i8 %p_Val2_18, %zext_ln100_1" [Iris-recognition/sine.cpp:106]   --->   Operation 86 'add' 'add_ln703' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.81ns)   --->   "%ret_V_2 = add i14 %lhs_V, %mul_ln1193" [Iris-recognition/sine.cpp:113]   --->   Operation 87 'add' 'ret_V_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.81ns)   --->   "%ret_V_3 = sub i14 %lhs_V_1, %mul_ln1192" [Iris-recognition/sine.cpp:114]   --->   Operation 88 'sub' 'ret_V_3' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (1.24ns)   --->   "%phi_V = select i1 %tmp_26, i8 %add_ln703, i8 %sub_ln703" [Iris-recognition/sine.cpp:105]   --->   Operation 89 'select' 'phi_V' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %ret_V, i32 6, i32 13)" [Iris-recognition/sine.cpp:107]   --->   Operation 90 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %ret_V_2, i32 6, i32 13)" [Iris-recognition/sine.cpp:107]   --->   Operation 91 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.24ns)   --->   "%z_r_V = select i1 %tmp_26, i8 %tmp_7, i8 %tmp_s" [Iris-recognition/sine.cpp:105]   --->   Operation 92 'select' 'z_r_V' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %ret_V_1, i32 6, i32 13)" [Iris-recognition/sine.cpp:108]   --->   Operation 93 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %ret_V_3, i32 6, i32 13)" [Iris-recognition/sine.cpp:108]   --->   Operation 94 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.24ns)   --->   "%z_i_V = select i1 %tmp_26, i8 %tmp_9, i8 %tmp_8" [Iris-recognition/sine.cpp:105]   --->   Operation 95 'select' 'z_i_V' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.1.exit" [Iris-recognition/sine.cpp:99]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arctan_V268]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                (read             ) [ 0011100]
d_assign              (fpext            ) [ 0000000]
ireg_V                (bitcast          ) [ 0000000]
trunc_ln556           (trunc            ) [ 0000000]
p_Result_s            (bitselect        ) [ 0000000]
exp_tmp_V             (partselect       ) [ 0000000]
zext_ln461            (zext             ) [ 0000000]
trunc_ln565           (trunc            ) [ 0000000]
tmp                   (bitconcatenate   ) [ 0000000]
p_Result_31           (zext             ) [ 0000000]
man_V_1               (sub              ) [ 0000000]
man_V_2               (select           ) [ 0001000]
icmp_ln571            (icmp             ) [ 0001000]
F2                    (sub              ) [ 0000000]
icmp_ln581            (icmp             ) [ 0001000]
add_ln581             (add              ) [ 0000000]
sub_ln581             (sub              ) [ 0000000]
sh_amt                (select           ) [ 0001100]
icmp_ln582            (icmp             ) [ 0001000]
trunc_ln583           (trunc            ) [ 0001100]
tmp_24                (partselect       ) [ 0001000]
sext_ln581            (sext             ) [ 0000000]
icmp_ln585            (icmp             ) [ 0000000]
icmp_ln603            (icmp             ) [ 0000000]
zext_ln586            (zext             ) [ 0000000]
ashr_ln586            (ashr             ) [ 0000000]
trunc_ln586           (trunc            ) [ 0000000]
xor_ln571             (xor              ) [ 0000000]
and_ln582             (and              ) [ 0000000]
or_ln582              (or               ) [ 0000000]
xor_ln582             (xor              ) [ 0000000]
and_ln581             (and              ) [ 0000000]
and_ln585             (and              ) [ 0000000]
xor_ln585             (xor              ) [ 0000000]
and_ln585_1           (and              ) [ 0000000]
or_ln581              (or               ) [ 0000000]
xor_ln581             (xor              ) [ 0000000]
and_ln603             (and              ) [ 0000100]
or_ln603              (or               ) [ 0000100]
select_ln603_1        (select           ) [ 0000100]
or_ln603_1            (or               ) [ 0000000]
or_ln603_2            (or               ) [ 0000100]
trunc_ln581           (trunc            ) [ 0000000]
bitcast_ln696         (bitcast          ) [ 0000000]
tmp_25                (bitselect        ) [ 0000000]
select_ln588          (select           ) [ 0000000]
shl_ln604             (shl              ) [ 0000000]
select_ln603          (select           ) [ 0000000]
select_ln603_2        (select           ) [ 0000000]
select_ln603_3        (select           ) [ 0000111]
br_ln99               (br               ) [ 0000111]
z_i_old_V             (phi              ) [ 0000011]
z_r_old_V             (phi              ) [ 0000011]
p_Val2_18             (phi              ) [ 0000011]
ush                   (phi              ) [ 0000010]
zext_ln99             (zext             ) [ 0000000]
icmp_ln99             (icmp             ) [ 0000011]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
n                     (add              ) [ 0000111]
br_ln99               (br               ) [ 0000000]
zext_ln100            (zext             ) [ 0000000]
arctan_V268_addr      (getelementptr    ) [ 0000001]
lshr_ln1333           (lshr             ) [ 0000001]
ret_ln117             (ret              ) [ 0000000]
a_V                   (load             ) [ 0000000]
zext_ln100_1          (zext             ) [ 0000000]
tmp_26                (bitselect        ) [ 0000000]
sub_ln703             (sub              ) [ 0000000]
sext_ln1118           (sext             ) [ 0000000]
zext_ln1118           (zext             ) [ 0000000]
lhs_V                 (bitconcatenate   ) [ 0000000]
mul_ln1193            (mul              ) [ 0000000]
ret_V                 (sub              ) [ 0000000]
sext_ln1118_1         (sext             ) [ 0000000]
lhs_V_1               (bitconcatenate   ) [ 0000000]
mul_ln1192            (mul              ) [ 0000000]
ret_V_1               (add              ) [ 0000000]
add_ln703             (add              ) [ 0000000]
ret_V_2               (add              ) [ 0000000]
ret_V_3               (sub              ) [ 0000000]
phi_V                 (select           ) [ 0000111]
tmp_s                 (partselect       ) [ 0000000]
tmp_7                 (partselect       ) [ 0000000]
z_r_V                 (select           ) [ 0000111]
tmp_8                 (partselect       ) [ 0000000]
tmp_9                 (partselect       ) [ 0000000]
z_i_V                 (select           ) [ 0000111]
br_ln99               (br               ) [ 0000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arctan_V268">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arctan_V268"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="x_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="arctan_V268_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arctan_V268_addr/5 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_V/5 "/>
</bind>
</comp>

<comp id="97" class="1005" name="z_i_old_V_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="1"/>
<pin id="99" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="z_i_old_V (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="z_i_old_V_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="1" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="z_i_old_V/5 "/>
</bind>
</comp>

<comp id="109" class="1005" name="z_r_old_V_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="1"/>
<pin id="111" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="z_r_old_V (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="z_r_old_V_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="7" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="z_r_old_V/5 "/>
</bind>
</comp>

<comp id="121" class="1005" name="p_Val2_18_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="1"/>
<pin id="123" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_18 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_Val2_18_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="8" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_18/5 "/>
</bind>
</comp>

<comp id="131" class="1005" name="ush_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="1"/>
<pin id="133" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ush (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="ush_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ush/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="ireg_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln556_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_Result_s_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="exp_tmp_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="0" index="3" bw="7" slack="0"/>
<pin id="167" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln461_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="0"/>
<pin id="174" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln565_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="53" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="52" slack="0"/>
<pin id="184" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_Result_31_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="53" slack="0"/>
<pin id="190" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_31/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="man_V_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="53" slack="0"/>
<pin id="195" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="man_V_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="54" slack="0"/>
<pin id="201" dir="0" index="2" bw="54" slack="0"/>
<pin id="202" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln571_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="63" slack="0"/>
<pin id="208" dir="0" index="1" bw="63" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="F2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="12" slack="0"/>
<pin id="214" dir="0" index="1" bw="11" slack="0"/>
<pin id="215" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln581_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="0"/>
<pin id="220" dir="0" index="1" bw="12" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln581_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="12" slack="0"/>
<pin id="227" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sub_ln581_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="12" slack="0"/>
<pin id="233" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sh_amt_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="12" slack="0"/>
<pin id="239" dir="0" index="2" bw="12" slack="0"/>
<pin id="240" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln582_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="12" slack="0"/>
<pin id="246" dir="0" index="1" bw="12" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln583_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="54" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_24_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="0"/>
<pin id="256" dir="0" index="1" bw="12" slack="0"/>
<pin id="257" dir="0" index="2" bw="3" slack="0"/>
<pin id="258" dir="0" index="3" bw="5" slack="0"/>
<pin id="259" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln581_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="12" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln585_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="1"/>
<pin id="269" dir="0" index="1" bw="12" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln603_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="9" slack="1"/>
<pin id="274" dir="0" index="1" bw="9" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln586_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="12" slack="0"/>
<pin id="279" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="ashr_ln586_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="54" slack="1"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trunc_ln586_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="54" slack="0"/>
<pin id="288" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="xor_ln571_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="and_ln582_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="or_ln582_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="0" index="1" bw="1" slack="1"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="xor_ln582_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="and_ln581_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="and_ln585_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="xor_ln585_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="and_ln585_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="or_ln581_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="1"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="xor_ln581_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="and_ln603_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="or_ln603_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="select_ln603_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="0" index="2" bw="8" slack="1"/>
<pin id="360" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_1/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="or_ln603_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_1/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="or_ln603_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_2/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="trunc_ln581_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="2"/>
<pin id="377" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln581/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="bitcast_ln696_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="3"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_25_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="0" index="2" bw="6" slack="0"/>
<pin id="385" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln588_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="0" index="2" bw="8" slack="0"/>
<pin id="393" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="shl_ln604_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="2"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="select_ln603_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="0" index="2" bw="8" slack="0"/>
<pin id="406" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln603_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="0" index="1" bw="8" slack="0"/>
<pin id="412" dir="0" index="2" bw="8" slack="1"/>
<pin id="413" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_2/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="select_ln603_3_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="0" index="1" bw="8" slack="0"/>
<pin id="418" dir="0" index="2" bw="8" slack="0"/>
<pin id="419" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_3/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln99_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln99_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="0" index="1" bw="4" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="n_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln100_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="lshr_ln1333_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="7" slack="0"/>
<pin id="445" dir="0" index="1" bw="4" slack="0"/>
<pin id="446" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1333/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln100_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="0"/>
<pin id="451" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100_1/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_26_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="8" slack="1"/>
<pin id="456" dir="0" index="2" bw="4" slack="0"/>
<pin id="457" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sub_ln703_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="1"/>
<pin id="463" dir="0" index="1" bw="6" slack="0"/>
<pin id="464" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="sext_ln1118_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="1"/>
<pin id="469" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln1118_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="7" slack="1"/>
<pin id="473" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="lhs_V_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="14" slack="0"/>
<pin id="476" dir="0" index="1" bw="8" slack="1"/>
<pin id="477" dir="0" index="2" bw="1" slack="0"/>
<pin id="478" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="mul_ln1193_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="0"/>
<pin id="484" dir="0" index="1" bw="8" slack="0"/>
<pin id="485" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1193/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="ret_V_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="14" slack="0"/>
<pin id="490" dir="0" index="1" bw="14" slack="0"/>
<pin id="491" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sext_ln1118_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="1"/>
<pin id="496" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="lhs_V_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="14" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="1"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="mul_ln1192_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="7" slack="0"/>
<pin id="508" dir="0" index="1" bw="8" slack="0"/>
<pin id="509" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="ret_V_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="14" slack="0"/>
<pin id="514" dir="0" index="1" bw="14" slack="0"/>
<pin id="515" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln703_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="1"/>
<pin id="520" dir="0" index="1" bw="6" slack="0"/>
<pin id="521" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="ret_V_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="14" slack="0"/>
<pin id="526" dir="0" index="1" bw="14" slack="0"/>
<pin id="527" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/6 "/>
</bind>
</comp>

<comp id="530" class="1004" name="ret_V_3_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="14" slack="0"/>
<pin id="532" dir="0" index="1" bw="14" slack="0"/>
<pin id="533" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_3/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="phi_V_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="8" slack="0"/>
<pin id="539" dir="0" index="2" bw="8" slack="0"/>
<pin id="540" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phi_V/6 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_s_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="0" index="1" bw="14" slack="0"/>
<pin id="547" dir="0" index="2" bw="4" slack="0"/>
<pin id="548" dir="0" index="3" bw="5" slack="0"/>
<pin id="549" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_7_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="0" index="1" bw="14" slack="0"/>
<pin id="557" dir="0" index="2" bw="4" slack="0"/>
<pin id="558" dir="0" index="3" bw="5" slack="0"/>
<pin id="559" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="564" class="1004" name="z_r_V_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="8" slack="0"/>
<pin id="567" dir="0" index="2" bw="8" slack="0"/>
<pin id="568" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="z_r_V/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_8_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="0" index="1" bw="14" slack="0"/>
<pin id="575" dir="0" index="2" bw="4" slack="0"/>
<pin id="576" dir="0" index="3" bw="5" slack="0"/>
<pin id="577" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_9_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="0" index="1" bw="14" slack="0"/>
<pin id="585" dir="0" index="2" bw="4" slack="0"/>
<pin id="586" dir="0" index="3" bw="5" slack="0"/>
<pin id="587" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="592" class="1004" name="z_i_V_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="8" slack="0"/>
<pin id="595" dir="0" index="2" bw="8" slack="0"/>
<pin id="596" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="z_i_V/6 "/>
</bind>
</comp>

<comp id="600" class="1005" name="x_read_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="606" class="1005" name="man_V_2_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="54" slack="1"/>
<pin id="608" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="611" class="1005" name="icmp_ln571_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="617" class="1005" name="icmp_ln581_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln581 "/>
</bind>
</comp>

<comp id="623" class="1005" name="sh_amt_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="12" slack="1"/>
<pin id="625" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="630" class="1005" name="icmp_ln582_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln582 "/>
</bind>
</comp>

<comp id="636" class="1005" name="trunc_ln583_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="1"/>
<pin id="638" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln583 "/>
</bind>
</comp>

<comp id="642" class="1005" name="tmp_24_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="9" slack="1"/>
<pin id="644" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="647" class="1005" name="and_ln603_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="1"/>
<pin id="649" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln603 "/>
</bind>
</comp>

<comp id="652" class="1005" name="or_ln603_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="1"/>
<pin id="654" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln603 "/>
</bind>
</comp>

<comp id="657" class="1005" name="select_ln603_1_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="1"/>
<pin id="659" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln603_1 "/>
</bind>
</comp>

<comp id="662" class="1005" name="or_ln603_2_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="1"/>
<pin id="664" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln603_2 "/>
</bind>
</comp>

<comp id="667" class="1005" name="select_ln603_3_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="1"/>
<pin id="669" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln603_3 "/>
</bind>
</comp>

<comp id="675" class="1005" name="n_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="4" slack="0"/>
<pin id="677" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="680" class="1005" name="arctan_V268_addr_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="6" slack="1"/>
<pin id="682" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="arctan_V268_addr "/>
</bind>
</comp>

<comp id="685" class="1005" name="lshr_ln1333_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="7" slack="1"/>
<pin id="687" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1333 "/>
</bind>
</comp>

<comp id="690" class="1005" name="phi_V_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="1"/>
<pin id="692" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_V "/>
</bind>
</comp>

<comp id="695" class="1005" name="z_r_V_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="1"/>
<pin id="697" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="z_r_V "/>
</bind>
</comp>

<comp id="700" class="1005" name="z_i_V_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="1"/>
<pin id="702" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="z_i_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="60" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="108"><net_src comp="101" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="120"><net_src comp="113" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="130"><net_src comp="124" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="134"><net_src comp="50" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="145"><net_src comp="78" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="146" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="146" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="175"><net_src comp="162" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="146" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="154" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="192" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="188" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="150" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="172" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="212" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="212" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="218" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="224" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="230" pin="2"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="212" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="198" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="236" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="271"><net_src comp="36" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="264" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="281" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="18" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="308"><net_src comp="300" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="18" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="267" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="267" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="18" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="310" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="321" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="300" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="333" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="18" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="272" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="327" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="315" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="286" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="315" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="295" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="350" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="363" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="386"><net_src comp="40" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="378" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="42" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="394"><net_src comp="381" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="44" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="46" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="401"><net_src comp="375" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="397" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="408"><net_src comp="389" pin="3"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="402" pin="3"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="409" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="421"><net_src comp="46" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="425"><net_src comp="135" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="135" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="52" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="135" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="58" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="135" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="447"><net_src comp="62" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="422" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="91" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="64" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="121" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="66" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="121" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="449" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="97" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="479"><net_src comp="68" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="109" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="70" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="471" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="467" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="474" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="482" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="109" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="68" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="97" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="70" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="510"><net_src comp="471" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="494" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="498" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="121" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="449" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="474" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="482" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="498" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="506" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="453" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="518" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="461" pin="2"/><net_sink comp="536" pin=2"/></net>

<net id="550"><net_src comp="72" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="488" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="74" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="553"><net_src comp="76" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="560"><net_src comp="72" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="524" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="74" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="563"><net_src comp="76" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="569"><net_src comp="453" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="554" pin="4"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="544" pin="4"/><net_sink comp="564" pin=2"/></net>

<net id="578"><net_src comp="72" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="512" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="74" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="581"><net_src comp="76" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="588"><net_src comp="72" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="530" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="74" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="591"><net_src comp="76" pin="0"/><net_sink comp="582" pin=3"/></net>

<net id="597"><net_src comp="453" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="582" pin="4"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="572" pin="4"/><net_sink comp="592" pin=2"/></net>

<net id="603"><net_src comp="78" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="609"><net_src comp="198" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="614"><net_src comp="206" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="620"><net_src comp="218" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="626"><net_src comp="236" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="629"><net_src comp="623" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="633"><net_src comp="244" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="639"><net_src comp="250" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="645"><net_src comp="254" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="650"><net_src comp="344" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="655"><net_src comp="350" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="660"><net_src comp="356" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="665"><net_src comp="369" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="670"><net_src comp="415" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="678"><net_src comp="432" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="683"><net_src comp="84" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="688"><net_src comp="443" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="693"><net_src comp="536" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="698"><net_src comp="564" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="703"><net_src comp="592" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="101" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arctan_V268 | {}
 - Input state : 
	Port: cordicSin_fix : x | {1 }
	Port: cordicSin_fix : arctan_V268 | {5 6 }
  - Chain level:
	State 1
	State 2
		ireg_V : 1
		trunc_ln556 : 2
		p_Result_s : 2
		exp_tmp_V : 2
		zext_ln461 : 3
		trunc_ln565 : 2
		tmp : 3
		p_Result_31 : 4
		man_V_1 : 5
		man_V_2 : 6
		icmp_ln571 : 3
		F2 : 4
		icmp_ln581 : 5
		add_ln581 : 5
		sub_ln581 : 5
		sh_amt : 6
		icmp_ln582 : 5
		trunc_ln583 : 7
		tmp_24 : 7
	State 3
		zext_ln586 : 1
		ashr_ln586 : 2
		trunc_ln586 : 3
		xor_ln585 : 1
	State 4
		tmp_25 : 1
		select_ln588 : 2
		shl_ln604 : 1
		select_ln603 : 3
		select_ln603_2 : 4
		select_ln603_3 : 5
	State 5
		zext_ln99 : 1
		icmp_ln99 : 1
		n : 1
		br_ln99 : 2
		zext_ln100 : 1
		arctan_V268_addr : 2
		a_V : 3
		lshr_ln1333 : 2
		ret_ln117 : 1
	State 6
		zext_ln100_1 : 1
		sub_ln703 : 2
		mul_ln1193 : 1
		ret_V : 2
		mul_ln1192 : 1
		ret_V_1 : 2
		add_ln703 : 2
		ret_V_2 : 2
		ret_V_3 : 2
		phi_V : 3
		tmp_s : 3
		tmp_7 : 3
		z_r_V : 4
		tmp_8 : 3
		tmp_9 : 3
		z_i_V : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fpext  |       grp_fu_142      |    0    |   100   |   138   |
|----------|-----------------------|---------|---------|---------|
|   ashr   |   ashr_ln586_fu_281   |    0    |    0    |   162   |
|----------|-----------------------|---------|---------|---------|
|          |     man_V_1_fu_192    |    0    |    0    |    60   |
|          |       F2_fu_212       |    0    |    0    |    12   |
|    sub   |    sub_ln581_fu_230   |    0    |    0    |    12   |
|          |    sub_ln703_fu_461   |    0    |    0    |    15   |
|          |      ret_V_fu_488     |    0    |    0    |    19   |
|          |     ret_V_3_fu_530    |    0    |    0    |    19   |
|----------|-----------------------|---------|---------|---------|
|          |     man_V_2_fu_198    |    0    |    0    |    54   |
|          |     sh_amt_fu_236     |    0    |    0    |    12   |
|          | select_ln603_1_fu_356 |    0    |    0    |    8    |
|          |  select_ln588_fu_389  |    0    |    0    |    8    |
|  select  |  select_ln603_fu_402  |    0    |    0    |    8    |
|          | select_ln603_2_fu_409 |    0    |    0    |    8    |
|          | select_ln603_3_fu_415 |    0    |    0    |    8    |
|          |      phi_V_fu_536     |    0    |    0    |    8    |
|          |      z_r_V_fu_564     |    0    |    0    |    8    |
|          |      z_i_V_fu_592     |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln571_fu_206   |    0    |    0    |    29   |
|          |   icmp_ln581_fu_218   |    0    |    0    |    13   |
|   icmp   |   icmp_ln582_fu_244   |    0    |    0    |    13   |
|          |   icmp_ln585_fu_267   |    0    |    0    |    13   |
|          |   icmp_ln603_fu_272   |    0    |    0    |    13   |
|          |    icmp_ln99_fu_426   |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|    mul   |   mul_ln1193_fu_482   |    0    |    0    |    41   |
|          |   mul_ln1192_fu_506   |    0    |    0    |    41   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln581_fu_224   |    0    |    0    |    12   |
|          |        n_fu_432       |    0    |    0    |    13   |
|    add   |     ret_V_1_fu_512    |    0    |    0    |    19   |
|          |    add_ln703_fu_518   |    0    |    0    |    15   |
|          |     ret_V_2_fu_524    |    0    |    0    |    19   |
|----------|-----------------------|---------|---------|---------|
|    shl   |    shl_ln604_fu_397   |    0    |    0    |    19   |
|----------|-----------------------|---------|---------|---------|
|   lshr   |   lshr_ln1333_fu_443  |    0    |    0    |    17   |
|----------|-----------------------|---------|---------|---------|
|          |    and_ln582_fu_295   |    0    |    0    |    2    |
|          |    and_ln581_fu_310   |    0    |    0    |    2    |
|    and   |    and_ln585_fu_315   |    0    |    0    |    2    |
|          |   and_ln585_1_fu_327  |    0    |    0    |    2    |
|          |    and_ln603_fu_344   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    or_ln582_fu_300    |    0    |    0    |    2    |
|          |    or_ln581_fu_333    |    0    |    0    |    2    |
|    or    |    or_ln603_fu_350    |    0    |    0    |    2    |
|          |   or_ln603_1_fu_363   |    0    |    0    |    2    |
|          |   or_ln603_2_fu_369   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    xor_ln571_fu_290   |    0    |    0    |    2    |
|    xor   |    xor_ln582_fu_304   |    0    |    0    |    2    |
|          |    xor_ln585_fu_321   |    0    |    0    |    2    |
|          |    xor_ln581_fu_338   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|   read   |   x_read_read_fu_78   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln556_fu_150  |    0    |    0    |    0    |
|          |   trunc_ln565_fu_176  |    0    |    0    |    0    |
|   trunc  |   trunc_ln583_fu_250  |    0    |    0    |    0    |
|          |   trunc_ln586_fu_286  |    0    |    0    |    0    |
|          |   trunc_ln581_fu_375  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_s_fu_154   |    0    |    0    |    0    |
| bitselect|     tmp_25_fu_381     |    0    |    0    |    0    |
|          |     tmp_26_fu_453     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    exp_tmp_V_fu_162   |    0    |    0    |    0    |
|          |     tmp_24_fu_254     |    0    |    0    |    0    |
|partselect|      tmp_s_fu_544     |    0    |    0    |    0    |
|          |      tmp_7_fu_554     |    0    |    0    |    0    |
|          |      tmp_8_fu_572     |    0    |    0    |    0    |
|          |      tmp_9_fu_582     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln461_fu_172   |    0    |    0    |    0    |
|          |   p_Result_31_fu_188  |    0    |    0    |    0    |
|          |   zext_ln586_fu_277   |    0    |    0    |    0    |
|   zext   |    zext_ln99_fu_422   |    0    |    0    |    0    |
|          |   zext_ln100_fu_438   |    0    |    0    |    0    |
|          |  zext_ln100_1_fu_449  |    0    |    0    |    0    |
|          |   zext_ln1118_fu_471  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_180      |    0    |    0    |    0    |
|bitconcatenate|      lhs_V_fu_474     |    0    |    0    |    0    |
|          |     lhs_V_1_fu_498    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln581_fu_264   |    0    |    0    |    0    |
|   sext   |   sext_ln1118_fu_467  |    0    |    0    |    0    |
|          |  sext_ln1118_1_fu_494 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    0    |   100   |   881   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    and_ln603_reg_647   |    1   |
|arctan_V268_addr_reg_680|    6   |
|   icmp_ln571_reg_611   |    1   |
|   icmp_ln581_reg_617   |    1   |
|   icmp_ln582_reg_630   |    1   |
|   lshr_ln1333_reg_685  |    7   |
|     man_V_2_reg_606    |   54   |
|        n_reg_675       |    4   |
|   or_ln603_2_reg_662   |    1   |
|    or_ln603_reg_652    |    1   |
|    p_Val2_18_reg_121   |    8   |
|      phi_V_reg_690     |    8   |
| select_ln603_1_reg_657 |    8   |
| select_ln603_3_reg_667 |    8   |
|     sh_amt_reg_623     |   12   |
|     tmp_24_reg_642     |    9   |
|   trunc_ln583_reg_636  |    8   |
|       ush_reg_131      |    4   |
|     x_read_reg_600     |   32   |
|      z_i_V_reg_700     |    8   |
|    z_i_old_V_reg_97    |    8   |
|      z_r_V_reg_695     |    8   |
|    z_r_old_V_reg_109   |    8   |
+------------------------+--------+
|          Total         |   206  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   2  |   6  |   12   ||    9    |
|  z_i_old_V_reg_97 |  p0  |   2  |   8  |   16   ||    9    |
| z_r_old_V_reg_109 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_142    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   108  ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   100  |   881  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   206  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   306  |   917  |
+-----------+--------+--------+--------+--------+
