\doxysubsubsubsection{I2C Interrupt configuration definition }
\hypertarget{group___i2_c___interrupt__configuration__definition}{}\label{group___i2_c___interrupt__configuration__definition}\index{I2C Interrupt configuration definition@{I2C Interrupt configuration definition}}


I2C Interrupt definition Elements values convention\+: 0x\+XXXXXXXX.  


Collaboration diagram for I2C Interrupt configuration definition\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___i2_c___interrupt__configuration__definition}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___i2_c___interrupt__configuration__definition_gad3ff3f405b882aa4d2f91310aa1cc0df}{I2\+C\+\_\+\+IT\+\_\+\+BUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN}}
\item 
\#define \mbox{\hyperlink{group___i2_c___interrupt__configuration__definition_gadd59efa313e1598a084a1e5ec3905b02}{I2\+C\+\_\+\+IT\+\_\+\+EVT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN}}
\item 
\#define \mbox{\hyperlink{group___i2_c___interrupt__configuration__definition_gadba3667b439cbf4ba1e6e9aec961ab03}{I2\+C\+\_\+\+IT\+\_\+\+ERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
I2C Interrupt definition Elements values convention\+: 0x\+XXXXXXXX. 


\begin{DoxyItemize}
\item XXXXXXXX \+: Interrupt control mask 
\end{DoxyItemize}

\label{doc-define-members}
\Hypertarget{group___i2_c___interrupt__configuration__definition_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___i2_c___interrupt__configuration__definition_gad3ff3f405b882aa4d2f91310aa1cc0df}\index{I2C Interrupt configuration definition@{I2C Interrupt configuration definition}!I2C\_IT\_BUF@{I2C\_IT\_BUF}}
\index{I2C\_IT\_BUF@{I2C\_IT\_BUF}!I2C Interrupt configuration definition@{I2C Interrupt configuration definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_IT\_BUF}{I2C\_IT\_BUF}}
{\footnotesize\ttfamily \label{group___i2_c___interrupt__configuration__definition_gad3ff3f405b882aa4d2f91310aa1cc0df} 
\#define I2\+C\+\_\+\+IT\+\_\+\+BUF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__i2c_8h_source_l00374}{374}} of file \mbox{\hyperlink{stm32f4xx__hal__i2c_8h_source}{stm32f4xx\+\_\+hal\+\_\+i2c.\+h}}.

\Hypertarget{group___i2_c___interrupt__configuration__definition_gadba3667b439cbf4ba1e6e9aec961ab03}\index{I2C Interrupt configuration definition@{I2C Interrupt configuration definition}!I2C\_IT\_ERR@{I2C\_IT\_ERR}}
\index{I2C\_IT\_ERR@{I2C\_IT\_ERR}!I2C Interrupt configuration definition@{I2C Interrupt configuration definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_IT\_ERR}{I2C\_IT\_ERR}}
{\footnotesize\ttfamily \label{group___i2_c___interrupt__configuration__definition_gadba3667b439cbf4ba1e6e9aec961ab03} 
\#define I2\+C\+\_\+\+IT\+\_\+\+ERR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__i2c_8h_source_l00376}{376}} of file \mbox{\hyperlink{stm32f4xx__hal__i2c_8h_source}{stm32f4xx\+\_\+hal\+\_\+i2c.\+h}}.

\Hypertarget{group___i2_c___interrupt__configuration__definition_gadd59efa313e1598a084a1e5ec3905b02}\index{I2C Interrupt configuration definition@{I2C Interrupt configuration definition}!I2C\_IT\_EVT@{I2C\_IT\_EVT}}
\index{I2C\_IT\_EVT@{I2C\_IT\_EVT}!I2C Interrupt configuration definition@{I2C Interrupt configuration definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_IT\_EVT}{I2C\_IT\_EVT}}
{\footnotesize\ttfamily \label{group___i2_c___interrupt__configuration__definition_gadd59efa313e1598a084a1e5ec3905b02} 
\#define I2\+C\+\_\+\+IT\+\_\+\+EVT~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__i2c_8h_source_l00375}{375}} of file \mbox{\hyperlink{stm32f4xx__hal__i2c_8h_source}{stm32f4xx\+\_\+hal\+\_\+i2c.\+h}}.

