<!DOCTYPE html>
<html>
<head>
	<!-- Global site tag (gtag.js) - Google Analytics -->
	<script async src="https://www.googletagmanager.com/gtag/js?id=UA-140543834-1"></script>
	<script>
	  window.dataLayer = window.dataLayer || [];
	  function gtag(){dataLayer.push(arguments);}
	  gtag('js', new Date());
	  gtag('config', 'UA-140543834-1');
	</script>

    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">

    <title>Papers, Talks and Patents</title>
<!--
Neaty HTML Template
http://www.templatemo.com/tm-501-neaty
-->
    <!-- load stylesheets -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:300,400">  <!-- Google web font "Open Sans" -->
    <link rel="stylesheet" href="css/bootstrap.min.css">                                      <!-- Bootstrap style -->
    <link rel="stylesheet" href="css/templatemo-style.css">                                   <!-- Templatemo style -->

    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
        <!--[if lt IE 9]>
          <script src="https://oss.maxcdn.com/html5shiv/3.7.2/html5shiv.min.js"></script>
          <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
          <![endif]-->
</head>
    <body>        
        <div class="container">
            <div class="row">
                <div class="tm-left-right-container">
                    <!-- Left column: logo and menu -->
                    <div class="tm-teal-bg tm-left-column">                        
                        <div class="tm-logo-div text-xs-center">
                            <a href="pubs.html"><img src="img/profile.jpg" alt="Profile"></a>
                            <h1 class="tm-site-name"><a href="pubs.html">Mauricio Breternitz</a></h1>
                        </div>
                        <nav class="tm-main-nav">
                            <ul class="tm-main-nav-ul">
                                <li class="tm-nav-item">
                                    <a href="pubs.html#papers" class="tm-nav-item-link">Papers</a>
                                </li>
                                <li class="tm-nav-item">
                                    <a href="pubs.html#talks" class="tm-nav-item-link">Talks</a>
                                </li>
                                <li class="tm-nav-item">
                                    <a href="pubs.html#patents" class="tm-nav-item-link">Patents</a>
                                </li>
                            </ul>
                        </nav>
                    </div> <!-- Left column: logo and menu -->
                    
                    <!-- Right column: content -->
                    <div class="tm-right-column">

                        <div class="tm-content-div">
				<!--Mauricio added this >

<p>The most up-to-date list of publications can be found on 
<a 
href="https://scholar.google.com/citations?user=pnmGA74AAAAJ&hl=en&oi=ao&view_op=list_works
&sortby=pubdate" target="_blank">Google Scholar</a> 
		plus publications and academic activity on <a 
href="https://ciencia.iscte-iul.pt/authors/mbreternitz/cv" target="_blank">CIENCIA-IUL</a>.</p>

								<p>ORCID id: <a href= "https://orcid.org/0000-0003-1752-6255" target="_blank"> 0000-0003-2670-7197 </a>.</p>

								


                            <!-- About section -->
                            <section id="papers" class="tm-section">
                                <header>
                                    <h2 class="tm-blue-text tm-welcome-title tm-margin-b-45">Papers</h2>
                                </header>
<ul>

<li>
A unified model for accelerating unsupervised iterative re‐ranking algorithm
Pisani, F.; Valem, L. P.; Guimarães Pedronette, D. C.; Torres, R.; Borin, Ed.; Breternitz, M.;
Concurrency and Computation: Pratice and Experience 2020
 <a href="./pdf/Pisani_et_al-2020-Concurrency_and_Computation__Practice_and_Experience.pdf" target="_blank">[PDF]</a>
</li><li>
Efficiency and Scalability of Multi-Lane Capsule Networks (MLCN)
M.Breternitz; Vanderson Martins do Rosario; Edson Borin;	
Int’l Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)2019	
 <a href="./pdf/Breternitz-SBACPAD-MLCN-scalability-2019.pdf" target="_blank">[PDF]</a>
</li><li>
Memory Efficient Weightless Neural Network using Bloom Filters
Felipe Franca; M.Breternitz; Leandro Araujo;
27th European Symposium on Artificial Neural Networks, Computational Intelligence and Machine Learning
 <a href="./pdf/esann-2019-83.pdf" target="_blank">[PDF]</a>
</li><li>
The multi-lane capsule network (MLCN)	
Vanderson Martins do Rosario; Borin, Edson; M.Breternitz;	
IEEE Signal Processing Letters 2019
 <a href="./pdf/MLCN-IEEE-SPL-Article.pdf" target="_blank">[PDF]</a>
</li><li>
ComP-Net: command processor networking for efficient intra-kernel communications on GPUs Lebeane, Michael W (Lebeane, M.)
Khaled Hamidouche (Hamidouche, K.); Brad Benton (Benton, B.); Maurício Breternitz (Breternitz, M.); Steven K. Reinhardt (Reinhardt, S. K.); Lizy K. John (John, L. K.);
Parallel Architectures and Compilation Techniques - Conference Proceedings PACT, 2018
 <a href="./pdf/pact_2018.pdf" target="_blank">[PDF]</a>
</li><li>
Mixed reality application to support infrastructure maintenance, 
Silva, H.; Resende, R.; Breternitz, M. 
2nd International Young Engineers Forum, YEF-ECE 2018
</li><li>
GPU Triggered Networking for Intra-Kernel Communications
M.Lebeane et al
Supercomputing, 2017 
<a href="./pdf/sc_2017.pdf" target="_blank">[PDF]</a>
</li><li>
Extended Task Queueing: Active Messages for Heterogeneous Systems
M.Lebeane et al
Supercomputing, 2016 
<a href="./pdf/xtq-sc_2016.pdf" target="_blank">[PDF]</a>
</li><li>
PY-PITS: A scalable Python Runtime System for the computation of Partially Idempotent Tasks
E.Borin et al
MPP 2016 Workshop on Parallel Programming Models (best paper award) 
<a href="./pdf/PY-PITS2016.pdf" target="_blank">[PDF]</a>
</li><li>
HadoopCL2: Motivating the Design of a Distributed, Heterogeneous Programming System With Machine-Learning Applications
M. Grossman, M. Breternitz, V. Sarkar.
IEEE Transactions on Parallel and Distributed Systems, issue 99, 2015  
<a href="./pdf/HadoopCL2-2016.pdf" target="_blank">[PDF]</a>
</li><li>
Optimizing Big Data Analytics on Heterogeneous Processors
M. Daga, J. Gu, M. Breternitz 
Tutorial, 2015 IEEE Conference on Big Data, 
</li><li>
Adaptive global power optimization for Web servers.
Piga, Leonardo, Mauricio Breternitz et al.
The Journal of Supercomputing (2014): 1-25. 
<a href="./pdf/AdaptiveGlobalPowerWebServers-piga.pdf"  target="_blank">[PDF]</a>
</li><li>
Implementation and evaluation of deep neural networks (DNN) on mainstream heterogeneous systems
Junli Gu, Mauricio Breternitz et al.
Proceedings of 5th Asia-Pacific Workshop on Systems.  ACM, 2014. 
</li><li>
Microcode Compression Using Structured-Constrained Clustering
E. Borin, G. Araujo, M.  Breternitz and Y. Wu. 
International Journal of Parallel Programming, V..42, Issue 1, pp. 140 – 164, 2014. 
</li><li>
HadoopCL: MapReduce on Distributed Heterogeneous Platforms Through Seamless Integration of Hadoop and OpenCL.
M. Grossman, M. Breternitz, V. Sarkar. 
2013 International Workshop on High Performance Data Intensive Computing. May 2013. 
</li><li>
Characterizing APU Performance in HadoopCL on Heterogeneous Distributed Platforms, 
M.  Grossman, M. Breternitz, V. Sarkar
AMD Developer Summit 2013. 
</li><li>
Cloud Workload Analysis with SWAT
M.Breternitz, K.Lowery, A.Chernoff, P.Kaminski, L.Piga, 
SBAC-PAD 2012 -International Conference on Computer Architecture, New York, NY 
</li><li>
Efficient Image Re-Ranking Computation on GPUs
D.Pedronette, R.Torres, Ed.Borin, M.Breternitz
ISPA 2012 
</li><li>
LAR-CC: Large Atomic regions with conditional Commits
Borin, E; Wu, Y; Breternitz, M; Wang, 
CGO'2011-IEEE/ACM 9th Annual  International Symposium on Code Generation and Optimization, Apr 2-6, 2011 
</li><li>
Structure-Constrained Microcode Compression
Borin,E; Araujo, G; Breternitz, M; Wu, Y   
SBAC-PAD 2011 -23rd Int’l Symposium on Computer Architecture and High-Performance Computing,Oct /2011 
</li><li>
Face Detection: Performance opportunities for CPU-GPU Kernel Migration in Fusion Architecture
Breternitz, M; Chernoff, A; Kaminski; P; Lowery, K.
AMD Fusion Developer Summit, June 11-14/2011 
</li><li>
TAO -Two Level Atomicity for Dynamic Binary Optimizations
E.Borin, Y.Wu, C.Wang, W.Liu, M.Breternitz, S.Hu, E.Natanzon, S.Rotem, R.Rosner. 
CGO'2011-IEEE/ACM 8th Annual International Symposium on Code Generation and Optimization 
</li><li>
Segmented Bloom Filter Algorithm for Efficient Predictors
M. Breternitz, G.H.Loh, B.Black, J.Rupley, P.Sassone, W.Attrot, Y.Wu
SBAC-PAD Conference, 2008 
</li><li>
StarDBT: An Efficient Multi-platform Dynamic Binary Translation System
C.Wang, S.Hu, H-S Kim,S.Nair, M.Breternitz, Z.Ying, Y.Wu
APAC Conference, 2007 
</li><li>
Clustering-Based Microcode Compression
E. Borin, Mauricio Breternitz Jr, Y. Wu, G. Araujo
ICCD2006 
</li><li>
Enhanced Code Density of Embedded CISC Processors with Echo Technology
Youfeng Wu, Mauricio Breternitz, Herbert Hum, Ramesh Peri, and Jay Pickett
CODES+ISSS 2005 
</li><li>
Echo Technology for Memory Constrained Processors
Youfeng Wu, Mauricio Breternitz Jr., Herbert Hum, Ramesh Peri, Jay Pickett
CTCES 2004 
</li><li>
The Accuracy of Initial Prediction in Two-Phase Dynamic Binary Translators
Youfeng Wu, Mauricio Breternitz Jr., Justin Quek, Orna Etzion, Jesse Fang
International Symposium on Code Generation and Optimization with Special Emphasis on Feedback-Directed and Runtime Optimization CGO 2004; Page(s): 227238.  
</li><li>
Continuous Trip Count Profiling for Loop Optimizations in Two-Phase Dynamic Binary Translators
Youfeng Wu, Mauricio Breternitz Jr., Tevi Devor
INTERACT-8 Interaction between Compilers and Computer Architectures, 2004; Page(s): 3-12.  
</li><li>
Compilation, Architectural Support, and Evaluation of SIMD Graphics Pipeline Programs on a General-Purpose CPU
Mauricio Breternitz Jr., Herbert H. J. Hum, Sanjeev Kumar
Proceedings 12th International Conference on Parallel Architectures and Compilation Techniques -PACT 2003; Page(s): 135-145.  
</li><li>
Enhanced Compression Techniques to Simplify Programm Decompression and Execution
Mauricio Breternitz Jr., Roger Smith
ICCD 1997; Page(s): 170-176.  
</li><li>
The Motorola PowerPC PEEK profiler
Stewart, K.; Butt, F.; Sarkisian, D.; Breternitz, M., Jr.
Performance, Computing, and Communications Conference, 1997. IPCCC 1997., IEEE International , 1997; Page(s): 342-349.  
</li><li>
Design tradeoffs and experience with Motorola PowerPC migration tools
Breternitz, M.; Manikonda, A.; Ommerman, M.; Su, W.; Thornton, A.
Computer Design: VLSI in Computers and Processors, 1996. ICCD '96. Proceedings., 1996 IEEE International Conference on , 1996; Page(s): 301308.  
</li><li>
Motorola PowerPC Migration Tools-emulation and translation
Afzal, T.; Breternitz, M.; Kacher, M.; Menyhert, S.; Ommerman, M.; Su, W.
Compcon '96. 'Technologies for the Information Superhighway' Digestof Papers , 1996;  
</li><li>
Solutions and debugging for data consistency in multiprocessors with noncoherent caches
Bernstein, D.; Breternitz, M., Jr.; Gheith, A.M.; Mendelson, B.
International Journal of Parallel Programming, vol.23, no.1, Feb. 1995.; Page(s) 83-103.  
</li><li>
An optimal asynchronous scheduling algorithm for software cache consistency
Simons, B.; Sarkar, V.; Breternitz, M., Jr.; Lai, M.; 
System Sciences, 1994. Vol.II: Software Technology, Proceedings of the Twenty-Seventh Hawaii International Conference, 1994; Page(s): 502-511.  
</li><li>
Implementation Optimization Techniques for Architecture Synthesis of Application-Specific Processors.
Mauricio Breternitz Jr., John Paul Shen
MICRO-24 1991; Page(s): 114-123.  
</li><li>
Adapting AIX to a shared memory cluster. 
Breternitz, M., Jr.; Gheith, A.; Jindal, A.; Lehr, T.
Proceedings. SHARE Europe Anniversary Meeting. Client/Server -the Promise and the Reality.  Carouge/Geneva, Switzerland: SHARE Europe, 1993.; Page(s): 415-428.  
</li><li>
Architecture synthesis of high-performance application-specific processors
Breternitz, M., Jr.; Shen, J.P.
Design Automation Conference, 1990.  27th ACM/IEEE , 1990; Pg(s): 542-548.  
</li><li>
Tradeoffs between pipelining and multiple functional units in fine grain parallelism exploitation
M. Breternitz and A. Nicolau. 
ICS-90 International Conference on Supercomputing, Santa Clara CA, April 1989.  
</li><li>
Organization Of Array Data For Concurrent Memory Access
Breternitz, M.; Shen, J.P.; 
Microprogramming and Microarchitecture, 1988., Proceeding of the 21st Annual Workshop on;   pp97-99.  
</li><li>
The White Dwarf: a high-performance application-specific processor
Wolfe, A.; Breternitz, M., Jr.; Stephens, C.; Ting, A.L.; Kirk, D.B.; Bianchini, R.P., Jr.; Shen, J.P.
1988.15th Annual International Symposium on Computer Architecture, 1988; Page(s): 212-222. 
</li><li>
	<b>THESIS</b>Architecture Synthesis of High Performance Application Specific Processors; Mauricio Breternitz; Ph.D. Thesis, Electrical and Computer 
	Engineering Department, Carnegie-Mellon University, April 1991
	
	<a href="./pdf/mauriciophdthesis.pdf" target="_blank">[PDF]</a>
	
	
</li><li>	
</ul>



                            </section>
                            <!-- Publications section -->
                            <section id="talks" class="tm-section">
                                <header>
                                    <h2 class="tm-blue-text tm-welcome-title tm-margin-b-45">Talks</h2>
                                </header>

<ul>

<li>
Efficiency and Scalability of Multi-Lane Capsule Networks (MLCN)
<br/>
CIENCIA 2019 Encontro com a Ciencia e Tecnologia em Portugal
 <a href="./pdf/CIENCIA2019-MLCN-SustainableCities.pdf" target="_blank">[PDF]</a>
</li><li>
ASR Automatic Speech Recognition for European Portuguese with the Kaldi Framework
 <a href="./pdf/CIENCIA2018-MauricioBreternitz-Kaldi-PortugueseASR.pdf" target="_blank">[PDF]</a>
<br/>
CIENCIA-2018, Encontro com a Ciencia e Tecnologia em Portugal
</li><li>
Microarchitecture, Computing Systems, High Performance Computing and End-to-End Deep Neural Networks (Keynote)
<br/>
WSCAD-2018, XIX Simposium em Sistemas Computacionais de Alto Desempenho, 3/10/2018
<br/>Sao Paulo, Brazil 
 <a href="./pdf/WSCAD-2018-keynote.pdf" target="_blank">[PDF]</a>
</li><li>
E2eML: High Performance, Power Efficient Application of Machine Learning Systems
<br/>
NII Shonan Meeeting Seminar 134, 08/20/2018 http://shonan.nii.ac.jp/seminar/134/ 
 <a href="./pdf/Shonan-Seminar-2018-Breternitz.pdf" target="_blank">[PDF]</a>
</li><li>
AMD’s Open Compute and Open Source Cross Platform Solutions for Machine Learning
Invited Lecture
<br/>
Deep Learning Tools and Methods Workshop, IDIAP, EPFL Martigny, 2016 
https://www.idiap.ch/workshop/dltm/front-page
<a href="https://portal.klewel.com/watch/webcast/deep-learning-tools-and-methods-workshop/talk/11/" target="_blank">[talk]</a>
<br/>
<li>
Optimizing Big Data Analytics on Heterogeneous Processors

M. Daga, J. Gu, M. Breternitz 
<br/>Tutorial, 2015 IEEE Conference on Big Data 
 <a href="./pdf/Tutotial-IEEE-Big-Data2015.pdf" target="_blank">[PDF]</a>
</li>
</ul>

                            <!-- Contact section -->
                            <section id="patents" class="tm-section">
                                <header>
                                    <h2 class="tm-blue-text tm-welcome-title tm-margin-b-45">U.S. Patents</h2>
                                </header>



<ul>
<li>10,558,466  System and method for parallelization of data processing in a processor
<a href="https://patentimages.storage.googleapis.com/63/ed/09/6860ad4f130cbb/US10558466.pdf" target="_blank">[link]</a>
</li>
<li>10,318,340  NVRAM-aware data processing system</li>
<li>10,318,153  Techniques for changing management modes of multilevel memory hierarchy</li>
<li>10,271,008  Enhanced resolution video and security via machine learning</li>
<li>10,198,349  Programming in-memory accelerators to improve the efficiency of datacenter operations</li>
<li>10,089,155  Power aware work stealing <a href="https://patents.google.com/patent/US20170083382A1/en" target="_blank">[link]</a>
</li>

<li>10,067,709  Page migration acceleration using a two-level bloom filter on high bandwidth memory systems</li>
<li>10,019,365  Adaptive value range profiling for enhanced system performance</li>
<li>9,817,644  Apparatus, method, and system for providing a decision mechanism for conditional commits in an atomic region</li>
<li> 9,766,936  Selecting a resource from a set of resources for performing an operation</li>
<li> 9,658,895  System and method for configuring boot-time parameters of nodes of a cloud computing system</li>
<li> 9,639,140  Power management of interactive workloads driven by direct and indirect user feedback</li>
<li> 9,479,449  Workload partitioning among heterogeneous processing nodes</li>
<li> 9,274,585  Combined dynamic and static power and performance optimization on data centers</li>
<li> 9,262,231  System and method for modifying a hardware configuration of a cloud computing system</li>
<li> 9,251,069  Mechanisms to bound the presence of cache blocks with specific properties in caches</li>
<li> 9,223,714  Instruction boundary prediction for variable length instruction set</li>
<li> 9,183,055  Selecting a resource from a set of resources for performing an operation</li>
<li> 9,170,854  Thread assignment for power and performance efficiency using multiple power states</li>
<li> 9,152,601  Power-efficient nested map-reduce execution on a cloud of heterogeneous accelerated processing units</li>
<li> 9,152,532  System and method for configuring a cloud computing system with a synthetic test workload</li>
<li> 9,146,846  Programmable physical address mapping for memory</li>
<li> 9,146,844  Apparatus, method, and system for providing a decision mechanism for conditional commits in an atomic region</li>
<li> 9,116,703  Semi-static power and performance optimization of data centers</li>
<li> 8,935,472  Processing device with independently activatable working memory bank and methods</li>
<li> 8,929,220  Processing system using virtual network interface controller addressing as flow control metadata</li>
<li> 8,887,056  System and method for configuring cloud computing systems</li>
<li> 8,782,645  Automatic load balancing for heterogeneous cores</li>
<li> 8,738,877  Processor with garbage-collection based classification of memory</li>
<li> 8,683,468  Automatic kernel migration for heterogeneous cores</li>
<li> 8,549,504  Apparatus, method, and system for providing a decision mechanism for conditional commits in an atomic region</li>
<li> 8,146,106  On-demand emulation via user-level exception handling</li>
<li> 8,099,587  Compressing and accessing a microcode ROM</li>
<li> 7,840,953  Method and system for reducing program code size</li>
<li> 7,757,221  Apparatus and method for dynamic binary translator to support precise exceptions with minimal optimization constraints</li>
<li> 7,725,887  Method and system for reducing program code size</li>
<li> 7,694,281  Two-pass MRET trace selection for dynamic optimization</li>
<li> 7,620,781  Efficient Bloom filter</li>
<li> 7,451,121  Genetic algorithm for microcode compression</li>
<li> 7,430,574  Efficient execution and emulation of bit scan operations</li>
<li> 7,428,731  Continuous trip count profiling for loop optimizations in two-phase dynamic binary translators</li>
<li> 7,095,342  Compressing microcode</li>
<li> 6,823,070  Method for key escrow in a communication system and apparatus therefor</li>
<li> 6,523,095  Method and data processing system for using quick decode instructions</li>
<li> 6,484,228  Method and apparatus for data compression and decompression for a data processor system</li>
<li> 6,381,739  Method and apparatus for hierarchical restructuring of computer code</li>
<li> 6,343,354  Method and apparatus for compression, decompression, and execution of program code</li>
<li> 6,216,213  Method and apparatus for compression, decompression, and execution of program code</li>
<li> 6,044,220  Method and apparatus for operating a data processor to execute software written using a foreign instruction set</li>
<li> 5,966,143  Data allocation into multiple memories for concurrent access</li>
<li> 5,889,999  Method and apparatus for sequencing computer instruction execution in a data processing system</li>
<li> 5,805,895  Method and apparatus for code translation optimization</li>
<li> 5,737,576  Method and system for efficient instruction execution in a data processing system having multiple prefetch units</li>
<li> 5,659,699  Method and system for managing cache memory utilizing multiple hash functions</li>
<li> 5,634,025  Method and system for efficiently fetching variable-width instructions in a data processing system having multiple prefetch units</li>
<li> 5,537,620  Redundant load elimination on optimizing compilers</li>
</ul>
<p>Plus 55 more U.S. patents pending</p>
                            </section>
                            <footer>
                                <p class="tm-copyright-p">Disclaimer: This is a personal page, and not an official ISCTE-IUL page. Its contents are of entire responsibility of the author.</p>
                            </footer>
                        </div>  
                        
                    </div> <!-- Right column: content -->
                </div>
            </div> <!-- row -->
        </div> <!-- container -->
                
        <!-- load JS files -->
        <script src="js/jquery-1.11.3.min.js"></script>             <!-- jQuery (https://jquery.com/download/) -->
        <script src="js/jquery.singlePageNav.min.js"></script>      <!-- Single Page Nav (https://github.com/ChrisWojcik/single-page-nav) -->
        <script>     
       
            $(document).ready(function(){

                // Single page nav
                $('.tm-main-nav').singlePageNav({
                    'currentClass' : "active",
                    offset : 20
                });
            });
        </script>             
</body>
</html>
