Archive member included to satisfy reference by file (symbol)

../UART_LCD_bsp//libhal_bsp.a(alt_load.o)
                              ../UART_LCD_bsp//obj/HAL/src/crt0.o (alt_load)
../UART_LCD_bsp//libhal_bsp.a(alt_main.o)
                              ../UART_LCD_bsp//obj/HAL/src/crt0.o (alt_main)
../UART_LCD_bsp//libhal_bsp.a(alt_sys_init.o)
                              obj/default/hello_world_small.o (alt_irq_init)
../UART_LCD_bsp//libhal_bsp.a(altera_vic_0_vector_tbl.o)
                              ../UART_LCD_bsp//libhal_bsp.a(alt_sys_init.o) (VIC_0_VECTOR_TABLE)
../UART_LCD_bsp//libhal_bsp.a(altera_vic_funnel_non_preemptive.o)
                              ../UART_LCD_bsp//libhal_bsp.a(altera_vic_0_vector_tbl.o) (alt_shadow_non_preemptive_interrupt)
../UART_LCD_bsp//libhal_bsp.a(altera_vic_irq_init.o)
                              ../UART_LCD_bsp//libhal_bsp.a(alt_sys_init.o) (alt_vic_irq_init)
../UART_LCD_bsp//libhal_bsp.a(altera_vic_isr_register.o)
                              obj/default/hello_world_small.o (alt_ic_isr_register)
../UART_LCD_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
                              ../UART_LCD_bsp//libhal_bsp.a(alt_load.o) (alt_dcache_flush_all)
../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush_all.o)
                              ../UART_LCD_bsp//libhal_bsp.a(alt_load.o) (alt_icache_flush_all)
../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush.o)
                              ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush_all.o) (alt_icache_flush)
/opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/libsmallc.a(lib_a-memcpy.o)
                              ../UART_LCD_bsp//libhal_bsp.a(alt_load.o) (memcpy)

Memory Configuration

Name             Origin             Length             Attributes
reset            0x0000000000004000 0x0000000000000020
onchip_memory2_0 0x0000000000004020 0x0000000000001fe0
*default*        0x0000000000000000 0xffffffffffffffff

Linker script and memory map

LOAD ../UART_LCD_bsp//obj/HAL/src/crt0.o
LOAD obj/default/hello_world_small.o
LOAD /opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/libstdc++.a
LOAD /opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/libm.a
LOAD /opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/libgcc.a
START GROUP
LOAD /opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/libsmallc.a
LOAD /opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/libgcc.a
LOAD ../UART_LCD_bsp//libhal_bsp.a
LOAD /opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/libm.a
END GROUP
LOAD /opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/libgcc.a
                0x0000000000004000                __alt_mem_onchip_memory2_0 = 0x4000

.entry          0x0000000000004000       0x20
 *(.entry)
 .entry         0x0000000000004000       0x20 ../UART_LCD_bsp//obj/HAL/src/crt0.o
                0x0000000000004000                __reset
                0x000000000000401c                _exit

.exceptions     0x0000000000004020        0x0
                0x0000000000004020                PROVIDE (__ram_exceptions_start = ABSOLUTE (.))
                0x0000000000004020                . = ALIGN (0x20)
 *(.irq)
 *(.exceptions.entry.label)
 *(.exceptions.entry.user)
 *(.exceptions.entry.ecc_fatal)
 *(.exceptions.entry)
 *(.exceptions.irqtest.user)
 *(.exceptions.irqtest)
 *(.exceptions.irqhandler.user)
 *(.exceptions.irqhandler)
 *(.exceptions.irqreturn.user)
 *(.exceptions.irqreturn)
 *(.exceptions.notirq.label)
 *(.exceptions.notirq.user)
 *(.exceptions.notirq)
 *(.exceptions.soft.user)
 *(.exceptions.soft)
 *(.exceptions.unknown.user)
 *(.exceptions.unknown)
 *(.exceptions.exit.label)
 *(.exceptions.exit.user)
 *(.exceptions.exit)
 *(.exceptions)
                0x0000000000004020                PROVIDE (__ram_exceptions_end = ABSOLUTE (.))
                0x0000000000004020                PROVIDE (__flash_exceptions_start = LOADADDR (.exceptions))

.text           0x0000000000004020      0x8b8
                [!provide]                        PROVIDE (stext = ABSOLUTE (.))
 *(.interp)
 *(.hash)
 *(.dynsym)
 *(.dynstr)
 *(.gnu.version)
 *(.gnu.version_d)
 *(.gnu.version_r)
 *(.rel.init)
 *(.rela.init)
 *(.rel.text .rel.text.* .rel.gnu.linkonce.t.*)
 *(.rela.text .rela.text.* .rela.gnu.linkonce.t.*)
 *(.rel.fini)
 *(.rela.fini)
 *(.rel.rodata .rel.rodata.* .rel.gnu.linkonce.r.*)
 *(.rela.rodata .rela.rodata.* .rela.gnu.linkonce.r.*)
 *(.rel.data .rel.data.* .rel.gnu.linkonce.d.*)
 *(.rela.data .rela.data.* .rela.gnu.linkonce.d.*)
 *(.rel.tdata .rel.tdata.* .rel.gnu.linkonce.td.*)
 *(.rela.tdata .rela.tdata.* .rela.gnu.linkonce.td.*)
 *(.rel.tbss .rel.tbss.* .rel.gnu.linkonce.tb.*)
 *(.rela.tbss .rela.tbss.* .rela.gnu.linkonce.tb.*)
 *(.rel.ctors)
 *(.rela.ctors)
 *(.rel.dtors)
 *(.rela.dtors)
 *(.rel.got)
 *(.rela.got)
 *(.rel.sdata .rel.sdata.* .rel.gnu.linkonce.s.*)
 *(.rela.sdata .rela.sdata.* .rela.gnu.linkonce.s.*)
 *(.rel.sbss .rel.sbss.* .rel.gnu.linkonce.sb.*)
 *(.rela.sbss .rela.sbss.* .rela.gnu.linkonce.sb.*)
 *(.rel.sdata2 .rel.sdata2.* .rel.gnu.linkonce.s2.*)
 *(.rela.sdata2 .rela.sdata2.* .rela.gnu.linkonce.s2.*)
 *(.rel.sbss2 .rel.sbss2.* .rel.gnu.linkonce.sb2.*)
 *(.rela.sbss2 .rela.sbss2.* .rela.gnu.linkonce.sb2.*)
 *(.rel.bss .rel.bss.* .rel.gnu.linkonce.b.*)
 *(.rela.bss .rela.bss.* .rela.gnu.linkonce.b.*)
 *(.rel.plt)
 *(.rela.plt)
 *(.rel.dyn)
 *(.init)
 *(.plt)
 *(.text .stub .text.* .gnu.linkonce.t.*)
 .text          0x0000000000004020       0x8c ../UART_LCD_bsp//obj/HAL/src/crt0.o
                0x0000000000004020                _start
 .text          0x00000000000040ac      0x100 obj/default/hello_world_small.o
 .text.startup  0x00000000000041ac      0x434 obj/default/hello_world_small.o
                0x00000000000041ac                main
 .text          0x00000000000045e0       0x84 ../UART_LCD_bsp//libhal_bsp.a(alt_load.o)
                0x00000000000045e0                alt_load
 .text          0x0000000000004664       0x2c ../UART_LCD_bsp//libhal_bsp.a(alt_main.o)
                0x0000000000004664                alt_main
 .text          0x0000000000004690       0x30 ../UART_LCD_bsp//libhal_bsp.a(alt_sys_init.o)
                0x0000000000004690                alt_irq_init
                0x00000000000046bc                alt_sys_init
 .text          0x00000000000046c0       0x40 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_0_vector_tbl.o)
                0x00000000000046c0                VIC_0_VECTOR_TABLE
 .text          0x0000000000004700       0x18 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_funnel_non_preemptive.o)
                0x0000000000004700                alt_shadow_non_preemptive_interrupt
 .text          0x0000000000004718       0x9c ../UART_LCD_bsp//libhal_bsp.a(altera_vic_irq_init.o)
                0x0000000000004718                alt_vic_irq_init
 .text          0x00000000000047b4       0x7c ../UART_LCD_bsp//libhal_bsp.a(altera_vic_isr_register.o)
                0x00000000000047b4                alt_ic_isr_register
 .text          0x0000000000004830       0x18 ../UART_LCD_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
                0x0000000000004830                alt_dcache_flush_all
 .text          0x0000000000004848        0xc ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush_all.o)
                0x0000000000004848                alt_icache_flush_all
 .text          0x0000000000004854       0x5c ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush.o)
                0x0000000000004854                alt_icache_flush
 .text          0x00000000000048b0        0x0 /opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/libsmallc.a(lib_a-memcpy.o)
 .text.memcpy   0x00000000000048b0       0x28 /opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/libsmallc.a(lib_a-memcpy.o)
                0x00000000000048b0                memcpy
 *(.gnu.warning.*)
 *(.fini)
                [!provide]                        PROVIDE (__etext = ABSOLUTE (.))
                [!provide]                        PROVIDE (_etext = ABSOLUTE (.))
                [!provide]                        PROVIDE (etext = ABSOLUTE (.))
 *(.eh_frame_hdr)
                0x00000000000048d8                . = ALIGN (0x4)
                [!provide]                        PROVIDE (__preinit_array_start = ABSOLUTE (.))
 *(.preinit_array)
                [!provide]                        PROVIDE (__preinit_array_end = ABSOLUTE (.))
                [!provide]                        PROVIDE (__init_array_start = ABSOLUTE (.))
 *(.init_array)
                [!provide]                        PROVIDE (__init_array_end = ABSOLUTE (.))
                [!provide]                        PROVIDE (__fini_array_start = ABSOLUTE (.))
 *(.fini_array)
                [!provide]                        PROVIDE (__fini_array_end = ABSOLUTE (.))
 *(.eh_frame)
 *(.gcc_except_table .gcc_except_table.*)
 *(.dynamic)
                [!provide]                        PROVIDE (__CTOR_LIST__ = ABSOLUTE (.))
 *(.ctors)
 *(SORT_BY_NAME(.ctors.*))
                [!provide]                        PROVIDE (__CTOR_END__ = ABSOLUTE (.))
                [!provide]                        PROVIDE (__DTOR_LIST__ = ABSOLUTE (.))
 *(.dtors)
 *(SORT_BY_NAME(.dtors.*))
                [!provide]                        PROVIDE (__DTOR_END__ = ABSOLUTE (.))
 *(.jcr)
                0x00000000000048d8                . = ALIGN (0x4)

.rodata         0x00000000000048d8       0x20
                0x00000000000048d8                PROVIDE (__ram_rodata_start = ABSOLUTE (.))
                0x00000000000048d8                . = ALIGN (0x4)
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 .rodata        0x00000000000048d8       0x20 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_irq_init.o)
 *(.rodata1)
                0x00000000000048f8                . = ALIGN (0x4)
                0x00000000000048f8                PROVIDE (__ram_rodata_end = ABSOLUTE (.))
                0x00000000000048d8                PROVIDE (__flash_rodata_start = LOADADDR (.rodata))

.rwdata         0x00000000000048f8       0xb0 load address 0x00000000000049a8
                0x00000000000048f8                PROVIDE (__ram_rwdata_start = ABSOLUTE (.))
                0x00000000000048f8                . = ALIGN (0x4)
 *(.got.plt)
 *(.got)
 *(.data1)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x00000000000048f8        0x0 ../UART_LCD_bsp//obj/HAL/src/crt0.o
 .data          0x00000000000048f8        0xc obj/default/hello_world_small.o
                0x00000000000048f8                UARTRead
 .data          0x0000000000004904        0x0 ../UART_LCD_bsp//libhal_bsp.a(alt_load.o)
 .data          0x0000000000004904        0x0 ../UART_LCD_bsp//libhal_bsp.a(alt_main.o)
 .data          0x0000000000004904       0x9c ../UART_LCD_bsp//libhal_bsp.a(alt_sys_init.o)
 .data          0x00000000000049a0        0x0 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_0_vector_tbl.o)
 .data          0x00000000000049a0        0x0 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_funnel_non_preemptive.o)
 .data          0x00000000000049a0        0x0 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_irq_init.o)
 .data          0x00000000000049a0        0x0 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_isr_register.o)
 .data          0x00000000000049a0        0x0 ../UART_LCD_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .data          0x00000000000049a0        0x0 ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .data          0x00000000000049a0        0x0 ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush.o)
 .data          0x00000000000049a0        0x0 /opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/libsmallc.a(lib_a-memcpy.o)
                0x000000000000c9a0                _gp = ABSOLUTE ((. + 0x8000))
                [!provide]                        PROVIDE (gp = _gp)
 *(.rwdata .rwdata.*)
 *(.sdata .sdata.* .gnu.linkonce.s.*)
 .sdata         0x00000000000049a0        0x1 obj/default/hello_world_small.o
                0x00000000000049a0                ParsedLoopFlag
 *fill*         0x00000000000049a1        0x3 
 .sdata         0x00000000000049a4        0x4 ../UART_LCD_bsp//libhal_bsp.a(alt_sys_init.o)
                0x00000000000049a4                jtag_uart_0
 *(.sdata2 .sdata2.* .gnu.linkonce.s2.*)
                0x00000000000049a8                . = ALIGN (0x4)
                0x00000000000049a8                _edata = ABSOLUTE (.)
                [!provide]                        PROVIDE (edata = ABSOLUTE (.))
                0x00000000000049a8                PROVIDE (__ram_rwdata_end = ABSOLUTE (.))
                0x00000000000049a8                PROVIDE (__flash_rwdata_start = LOADADDR (.rwdata))

.bss            0x0000000000004a58       0x40
                0x0000000000004a58                __bss_start = ABSOLUTE (.)
                [!provide]                        PROVIDE (__sbss_start = ABSOLUTE (.))
                [!provide]                        PROVIDE (___sbss_start = ABSOLUTE (.))
 *(.dynsbss)
 *(.sbss .sbss.* .gnu.linkonce.sb.*)
 .sbss          0x0000000000004a58       0x2d obj/default/hello_world_small.o
                0x0000000000004a80                PortRead
                0x0000000000004a84                TXIsBusy
 *fill*         0x0000000000004a85        0x3 
 .sbss          0x0000000000004a88        0xc ../UART_LCD_bsp//libhal_bsp.a(alt_main.o)
                0x0000000000004a88                alt_envp
                0x0000000000004a8c                alt_argv
                0x0000000000004a90                alt_argc
 .sbss          0x0000000000004a94        0x4 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_irq_init.o)
                0x0000000000004a94                alt_vic_dev_list
 *(.sbss2 .sbss2.* .gnu.linkonce.sb2.*)
 *(.scommon)
                [!provide]                        PROVIDE (__sbss_end = ABSOLUTE (.))
                [!provide]                        PROVIDE (___sbss_end = ABSOLUTE (.))
 *(.dynbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x0000000000004a98        0x0 ../UART_LCD_bsp//obj/HAL/src/crt0.o
 .bss           0x0000000000004a98        0x0 obj/default/hello_world_small.o
 .bss           0x0000000000004a98        0x0 ../UART_LCD_bsp//libhal_bsp.a(alt_load.o)
 .bss           0x0000000000004a98        0x0 ../UART_LCD_bsp//libhal_bsp.a(alt_main.o)
 .bss           0x0000000000004a98        0x0 ../UART_LCD_bsp//libhal_bsp.a(alt_sys_init.o)
 .bss           0x0000000000004a98        0x0 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_0_vector_tbl.o)
 .bss           0x0000000000004a98        0x0 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_funnel_non_preemptive.o)
 .bss           0x0000000000004a98        0x0 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_irq_init.o)
 .bss           0x0000000000004a98        0x0 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_isr_register.o)
 .bss           0x0000000000004a98        0x0 ../UART_LCD_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .bss           0x0000000000004a98        0x0 ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .bss           0x0000000000004a98        0x0 ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush.o)
 .bss           0x0000000000004a98        0x0 /opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/libsmallc.a(lib_a-memcpy.o)
 *(COMMON)
                0x0000000000004a98                . = ALIGN (0x4)
                0x0000000000004a98                __bss_end = ABSOLUTE (.)

.onchip_memory2_0
                0x0000000000004a98        0x0
                [!provide]                        PROVIDE (_alt_partition_onchip_memory2_0_start = ABSOLUTE (.))
 *(.onchip_memory2_0 .onchip_memory2_0. onchip_memory2_0.*)
                0x0000000000004a98                . = ALIGN (0x4)
                [!provide]                        PROVIDE (_alt_partition_onchip_memory2_0_end = ABSOLUTE (.))
                0x0000000000004a98                _end = ABSOLUTE (.)
                0x0000000000004a98                end = ABSOLUTE (.)
                0x0000000000004a98                __alt_stack_base = ABSOLUTE (.)
                [!provide]                        PROVIDE (_alt_partition_onchip_memory2_0_load_addr = LOADADDR (.onchip_memory2_0))

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.stab.excl
 *(.stab.excl)

.stab.exclstr
 *(.stab.exclstr)

.stab.index
 *(.stab.index)

.stab.indexstr
 *(.stab.indexstr)

.comment        0x0000000000000000       0x2d
 *(.comment)
 .comment       0x0000000000000000       0x2d obj/default/hello_world_small.o
                                         0x2e (size before relaxing)
 .comment       0x000000000000002d       0x2e ../UART_LCD_bsp//libhal_bsp.a(alt_load.o)
 .comment       0x000000000000002d       0x2e ../UART_LCD_bsp//libhal_bsp.a(alt_main.o)
 .comment       0x000000000000002d       0x2e ../UART_LCD_bsp//libhal_bsp.a(alt_sys_init.o)
 .comment       0x000000000000002d       0x2e ../UART_LCD_bsp//libhal_bsp.a(altera_vic_irq_init.o)
 .comment       0x000000000000002d       0x2e ../UART_LCD_bsp//libhal_bsp.a(altera_vic_isr_register.o)
 .comment       0x000000000000002d       0x2e ../UART_LCD_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .comment       0x000000000000002d       0x2e ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .comment       0x000000000000002d       0x2e ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush.o)
 .comment       0x000000000000002d       0x2e /opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/libsmallc.a(lib_a-memcpy.o)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x0000000000000000      0x1b0
 *(.debug_aranges)
 .debug_aranges
                0x0000000000000000       0x28 ../UART_LCD_bsp//obj/HAL/src/crt0.o
 .debug_aranges
                0x0000000000000028       0x28 obj/default/hello_world_small.o
 .debug_aranges
                0x0000000000000050       0x20 ../UART_LCD_bsp//libhal_bsp.a(alt_load.o)
 .debug_aranges
                0x0000000000000070       0x20 ../UART_LCD_bsp//libhal_bsp.a(alt_main.o)
 .debug_aranges
                0x0000000000000090       0x20 ../UART_LCD_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_aranges
                0x00000000000000b0       0x20 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_0_vector_tbl.o)
 .debug_aranges
                0x00000000000000d0       0x20 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_funnel_non_preemptive.o)
 .debug_aranges
                0x00000000000000f0       0x20 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_irq_init.o)
 .debug_aranges
                0x0000000000000110       0x20 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_isr_register.o)
 .debug_aranges
                0x0000000000000130       0x20 ../UART_LCD_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_aranges
                0x0000000000000150       0x20 ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_aranges
                0x0000000000000170       0x20 ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush.o)
 .debug_aranges
                0x0000000000000190       0x20 /opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/libsmallc.a(lib_a-memcpy.o)

.debug_pubnames
 *(.debug_pubnames)

.debug_info     0x0000000000000000     0x1502
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x0000000000000000       0x22 ../UART_LCD_bsp//obj/HAL/src/crt0.o
 .debug_info    0x0000000000000022      0x767 obj/default/hello_world_small.o
 .debug_info    0x0000000000000789      0x239 ../UART_LCD_bsp//libhal_bsp.a(alt_load.o)
 .debug_info    0x00000000000009c2      0x13e ../UART_LCD_bsp//libhal_bsp.a(alt_main.o)
 .debug_info    0x0000000000000b00      0x1f5 ../UART_LCD_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_info    0x0000000000000cf5       0x26 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_0_vector_tbl.o)
 .debug_info    0x0000000000000d1b       0x26 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_funnel_non_preemptive.o)
 .debug_info    0x0000000000000d41      0x1ae ../UART_LCD_bsp//libhal_bsp.a(altera_vic_irq_init.o)
 .debug_info    0x0000000000000eef      0x297 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_isr_register.o)
 .debug_info    0x0000000000001186       0xa6 ../UART_LCD_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_info    0x000000000000122c       0xc9 ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_info    0x00000000000012f5       0xec ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush.o)
 .debug_info    0x00000000000013e1      0x121 /opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/libsmallc.a(lib_a-memcpy.o)

.debug_abbrev   0x0000000000000000      0xb85
 *(.debug_abbrev)
 .debug_abbrev  0x0000000000000000       0x12 ../UART_LCD_bsp//obj/HAL/src/crt0.o
 .debug_abbrev  0x0000000000000012      0x2f6 obj/default/hello_world_small.o
 .debug_abbrev  0x0000000000000308      0x12c ../UART_LCD_bsp//libhal_bsp.a(alt_load.o)
 .debug_abbrev  0x0000000000000434       0xeb ../UART_LCD_bsp//libhal_bsp.a(alt_main.o)
 .debug_abbrev  0x000000000000051f      0x166 ../UART_LCD_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_abbrev  0x0000000000000685       0x14 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_0_vector_tbl.o)
 .debug_abbrev  0x0000000000000699       0x14 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_funnel_non_preemptive.o)
 .debug_abbrev  0x00000000000006ad       0xf6 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_irq_init.o)
 .debug_abbrev  0x00000000000007a3      0x197 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_isr_register.o)
 .debug_abbrev  0x000000000000093a       0x60 ../UART_LCD_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_abbrev  0x000000000000099a       0x8a ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_abbrev  0x0000000000000a24       0xa0 ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush.o)
 .debug_abbrev  0x0000000000000ac4       0xc1 /opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/libsmallc.a(lib_a-memcpy.o)

.debug_line     0x0000000000000000      0xc36
 *(.debug_line)
 .debug_line    0x0000000000000000       0x87 ../UART_LCD_bsp//obj/HAL/src/crt0.o
 .debug_line    0x0000000000000087      0x4f7 obj/default/hello_world_small.o
 .debug_line    0x000000000000057e       0xd2 ../UART_LCD_bsp//libhal_bsp.a(alt_load.o)
 .debug_line    0x0000000000000650       0xa2 ../UART_LCD_bsp//libhal_bsp.a(alt_main.o)
 .debug_line    0x00000000000006f2       0x9e ../UART_LCD_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_line    0x0000000000000790       0x58 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_0_vector_tbl.o)
 .debug_line    0x00000000000007e8       0x67 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_funnel_non_preemptive.o)
 .debug_line    0x000000000000084f       0xca ../UART_LCD_bsp//libhal_bsp.a(altera_vic_irq_init.o)
 .debug_line    0x0000000000000919      0x110 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_isr_register.o)
 .debug_line    0x0000000000000a29       0x70 ../UART_LCD_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_line    0x0000000000000a99       0x67 ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_line    0x0000000000000b00       0xaa ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush.o)
 .debug_line    0x0000000000000baa       0x8c /opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/libsmallc.a(lib_a-memcpy.o)

.debug_frame    0x0000000000000000      0x1d4
 *(.debug_frame)
 .debug_frame   0x0000000000000000       0x80 obj/default/hello_world_small.o
 .debug_frame   0x0000000000000080       0x2c ../UART_LCD_bsp//libhal_bsp.a(alt_load.o)
 .debug_frame   0x00000000000000ac       0x2c ../UART_LCD_bsp//libhal_bsp.a(alt_main.o)
 .debug_frame   0x00000000000000d8       0x3c ../UART_LCD_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_frame   0x0000000000000114       0x20 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_irq_init.o)
 .debug_frame   0x0000000000000134       0x20 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_isr_register.o)
 .debug_frame   0x0000000000000154       0x20 ../UART_LCD_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_frame   0x0000000000000174       0x20 ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_frame   0x0000000000000194       0x20 ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush.o)
 .debug_frame   0x00000000000001b4       0x20 /opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/libsmallc.a(lib_a-memcpy.o)

.debug_str      0x0000000000000000      0x785
 *(.debug_str)
 .debug_str     0x0000000000000000       0x72 ../UART_LCD_bsp//obj/HAL/src/crt0.o
 .debug_str     0x0000000000000072      0x385 obj/default/hello_world_small.o
                                        0x426 (size before relaxing)
 .debug_str     0x00000000000003f7      0x111 ../UART_LCD_bsp//libhal_bsp.a(alt_load.o)
                                        0x205 (size before relaxing)
 .debug_str     0x0000000000000508       0x31 ../UART_LCD_bsp//libhal_bsp.a(alt_main.o)
                                        0x135 (size before relaxing)
 .debug_str     0x0000000000000539      0x103 ../UART_LCD_bsp//libhal_bsp.a(alt_sys_init.o)
                                        0x20a (size before relaxing)
 .debug_str     0x000000000000063c       0x26 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_0_vector_tbl.o)
                                         0x89 (size before relaxing)
 .debug_str     0x0000000000000662       0x2f ../UART_LCD_bsp//libhal_bsp.a(altera_vic_funnel_non_preemptive.o)
                                         0x92 (size before relaxing)
 .debug_str     0x0000000000000691       0x25 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_irq_init.o)
                                        0x19b (size before relaxing)
 .debug_str     0x00000000000006b6       0x51 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_isr_register.o)
                                        0x201 (size before relaxing)
 .debug_str     0x0000000000000707       0xfa ../UART_LCD_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_str     0x0000000000000707       0x11 ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush_all.o)
                                        0x113 (size before relaxing)
 .debug_str     0x0000000000000718       0x11 ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush.o)
                                        0x104 (size before relaxing)
 .debug_str     0x0000000000000718       0x6d /opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/libsmallc.a(lib_a-memcpy.o)
                                        0x109 (size before relaxing)

.debug_loc
 *(.debug_loc)

.debug_macinfo
 *(.debug_macinfo)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.debug_alt_sim_info
                0x0000000000000000       0x30
 *(.debug_alt_sim_info)
 .debug_alt_sim_info
                0x0000000000000000       0x30 ../UART_LCD_bsp//obj/HAL/src/crt0.o
                0x0000000000006000                __alt_data_end = 0x6000
                0x0000000000006000                PROVIDE (__alt_stack_pointer = __alt_data_end)
                [!provide]                        PROVIDE (__alt_stack_limit = __alt_stack_base)
                [!provide]                        PROVIDE (__alt_heap_start = end)
                [!provide]                        PROVIDE (__alt_heap_limit = 0x6000)
OUTPUT(UART_LCD.elf elf32-littlenios2)
LOAD linker stubs

.debug_ranges   0x0000000000000000       0x20
 .debug_ranges  0x0000000000000000       0x20 ../UART_LCD_bsp//obj/HAL/src/crt0.o

.debug_loclists
                0x0000000000000000      0x2b4
 .debug_loclists
                0x0000000000000000       0x5f obj/default/hello_world_small.o
 .debug_loclists
                0x000000000000005f       0x1e ../UART_LCD_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_loclists
                0x000000000000007d       0x34 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_irq_init.o)
 .debug_loclists
                0x00000000000000b1       0x71 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_isr_register.o)
 .debug_loclists
                0x0000000000000122       0x1c ../UART_LCD_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_loclists
                0x000000000000013e       0xaa ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush.o)
 .debug_loclists
                0x00000000000001e8       0xcc /opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/libsmallc.a(lib_a-memcpy.o)

.debug_rnglists
                0x0000000000000000       0xc6
 .debug_rnglists
                0x0000000000000000       0x7d obj/default/hello_world_small.o
 .debug_rnglists
                0x000000000000007d       0x23 ../UART_LCD_bsp//libhal_bsp.a(alt_load.o)
 .debug_rnglists
                0x00000000000000a0       0x13 ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush.o)
 .debug_rnglists
                0x00000000000000b3       0x13 /opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/libsmallc.a(lib_a-memcpy.o)

.debug_line_str
                0x0000000000000000      0x478
 .debug_line_str
                0x0000000000000000       0xed obj/default/hello_world_small.o
                                        0x165 (size before relaxing)
 .debug_line_str
                0x00000000000000ed       0xa9 ../UART_LCD_bsp//libhal_bsp.a(alt_load.o)
                                        0x127 (size before relaxing)
 .debug_line_str
                0x0000000000000196       0x31 ../UART_LCD_bsp//libhal_bsp.a(alt_main.o)
                                        0x126 (size before relaxing)
 .debug_line_str
                0x00000000000001c7       0x37 ../UART_LCD_bsp//libhal_bsp.a(alt_sys_init.o)
                                        0x13c (size before relaxing)
 .debug_line_str
                0x00000000000001fe       0x2e ../UART_LCD_bsp//libhal_bsp.a(altera_vic_irq_init.o)
                                        0x143 (size before relaxing)
 .debug_line_str
                0x000000000000022c       0x26 ../UART_LCD_bsp//libhal_bsp.a(altera_vic_isr_register.o)
                                        0x167 (size before relaxing)
 .debug_line_str
                0x0000000000000252       0x1f ../UART_LCD_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
                                        0x105 (size before relaxing)
 .debug_line_str
                0x0000000000000271       0x1f ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush_all.o)
                                        0x135 (size before relaxing)
 .debug_line_str
                0x0000000000000290       0x1b ../UART_LCD_bsp//libhal_bsp.a(alt_icache_flush.o)
                                        0x10f (size before relaxing)
 .debug_line_str
                0x00000000000002ab      0x1cd /opt/intelFPGA_lite/22.1.2/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/libsmallc.a(lib_a-memcpy.o)
                                        0x296 (size before relaxing)
