/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_1z;
  reg [19:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  reg [10:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  reg [4:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[0] | in_data[46]) & in_data[40]);
  assign celloutsig_0_4z = ~((celloutsig_0_2z[4] | celloutsig_0_1z[0]) & celloutsig_0_0z);
  assign celloutsig_0_9z = ~((celloutsig_0_6z[0] | celloutsig_0_3z[3]) & celloutsig_0_5z[6]);
  assign celloutsig_0_10z = ~((celloutsig_0_6z[11] | celloutsig_0_3z[0]) & celloutsig_0_3z[2]);
  assign celloutsig_1_0z = ~((in_data[121] | in_data[124]) & in_data[113]);
  assign celloutsig_1_17z = ~((celloutsig_1_5z | celloutsig_1_14z[8]) & celloutsig_1_16z[1]);
  assign celloutsig_1_5z = ~(celloutsig_1_0z ^ celloutsig_1_2z[2]);
  assign celloutsig_1_11z = ~(celloutsig_1_3z[10] ^ celloutsig_1_8z);
  assign celloutsig_0_11z = { celloutsig_0_6z[11:8], celloutsig_0_9z } + celloutsig_0_2z[14:10];
  assign celloutsig_1_3z = { in_data[116:111], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } + { in_data[153], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[172:160] + { celloutsig_1_3z[6:1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_3z[9:2], celloutsig_0_4z } * celloutsig_0_3z[9:1];
  assign celloutsig_1_18z = celloutsig_1_16z !== { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_17z };
  assign celloutsig_1_8z = celloutsig_1_2z[1] & celloutsig_1_6z[7];
  assign celloutsig_1_19z = { celloutsig_1_4z[6:5], celloutsig_1_18z, celloutsig_1_0z } >> { celloutsig_1_6z[2:0], celloutsig_1_5z };
  assign celloutsig_1_16z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z } >> celloutsig_1_4z[10:8];
  assign celloutsig_0_3z = in_data[22:12] - celloutsig_0_2z[11:1];
  assign celloutsig_0_6z = { celloutsig_0_3z[9:1], celloutsig_0_1z, celloutsig_0_4z } - { celloutsig_0_2z[9:7], celloutsig_0_3z };
  assign celloutsig_0_1z = { in_data[59:57], celloutsig_0_0z } - in_data[3:0];
  assign celloutsig_1_6z = celloutsig_1_3z[11:4] - { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_2z = 5'h00;
    else if (clkin_data[0]) celloutsig_1_2z = { in_data[146:145], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_2z = 20'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_2z = { in_data[44:30], celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_14z = 11'h000;
    else if (!clkin_data[0]) celloutsig_1_14z = { in_data[110], celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_0z };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
