# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../vga_controller.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" \
"../../../../vga_controller.srcs/sources_1/new/vga_controller.vhd" \
"../../../../vga_controller.srcs/sim_1/new/tb_vga_controller.vhd" \

# Do not sort compile order
nosort
