##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for AudioClkGen_Clock_I2S
		4.2::Critical Path Report for AudioClkGen_Ref
		4.3::Critical Path Report for Clock_CIC
		4.4::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (AudioClkGen_Ref:R vs. AudioClkGen_Ref:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_CIC:R)
		5.4::Critical Path Report for (Clock_CIC:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (Clock_CIC:R vs. Clock_CIC:R)
		5.6::Critical Path Report for (AudioClkGen_Clock_I2S:R vs. AudioClkGen_Clock_I2S:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: AudioClkGen_Clock_I2S          | Frequency: 59.58 MHz  | Target: 5.62 MHz   | 
Clock: AudioClkGen_Clock_SCK          | N/A                   | Target: 11.25 MHz  | 
Clock: AudioClkGen_Clock_SCK(routed)  | N/A                   | Target: 11.25 MHz  | 
Clock: AudioClkGen_Ref                | Frequency: 35.27 MHz  | Target: 24.00 MHz  | 
Clock: Clock_CIC                      | Frequency: 31.10 MHz  | Target: 22.50 MHz  | 
Clock: CyBUS_CLK                      | Frequency: 49.60 MHz  | Target: 45.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)      | N/A                   | Target: 45.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 45.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 45.00 MHz  | 
Clock: CyScBoostClk                   | N/A                   | Target: 9.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
AudioClkGen_Clock_I2S  AudioClkGen_Clock_I2S  177778           160993      N/A              N/A         N/A              N/A         N/A              N/A         
AudioClkGen_Ref        AudioClkGen_Ref        41666.7          13316       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_CIC              Clock_CIC              44444.4          12288       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_CIC              CyBUS_CLK              22222.2          11593       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_CIC              22222.2          2074        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              CyBUS_CLK              22222.2          2062        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name               Clock to Out  Clock Name:Phase                 
----------------------  ------------  -------------------------------  
PSOC_I2S_LRCLK(0)_PAD   39503         AudioClkGen_Clock_I2S:R          
PSOC_I2S_MCLK(0)_PAD    41149         AudioClkGen_Clock_SCK(routed):R  
PSOC_I2S_MCLK(0)_PAD    41149         AudioClkGen_Clock_SCK(routed):F  
PSOC_I2S_SCLK(0)_PAD    40469         AudioClkGen_Clock_I2S:R          
PSOC_I2S_SDTO(0)_PAD    36851         AudioClkGen_Clock_I2S:R          
PSOC_PDM_ClkOut(0)_PAD  41056         Clock_CIC:R                      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for AudioClkGen_Clock_I2S
***************************************************
Clock: AudioClkGen_Clock_I2S
Frequency: 59.58 MHz | Target: 5.62 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Tx:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:Tx:TxStsReg\/status_0
Capture Clock  : \I2S:Tx:TxStsReg\/clock
Path slack     : 160993p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -1570
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             176208

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15215
-------------------------------------   ----- 
End-of-path arrival time (ps)           15215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:dpTx:u0\/clock                                     datapathcell8       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:Tx:dpTx:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  160993  RISE       1
\I2S:tx_status_0\/main_2           macrocell35     3722   9002  160993  RISE       1
\I2S:tx_status_0\/q                macrocell35     3350  12352  160993  RISE       1
\I2S:Tx:TxStsReg\/status_0         statusicell1    2863  15215  160993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:TxStsReg\/clock                                    statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for AudioClkGen_Ref
*********************************************
Clock: AudioClkGen_Ref
Frequency: 35.27 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:Counter:u0\/clock
Path slack     : 13316p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16821
-------------------------------------   ----- 
End-of-path arrival time (ps)           16821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q              macrocell15     1250   1250  13316  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_2\/main_0  macrocell18     7070   8320  13316  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_2\/q       macrocell18     3350  11670  13316  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_2  datapathcell4   5151  16821  13316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_CIC
***************************************
Clock: Clock_CIC
Frequency: 31.10 MHz | Target: 22.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 12288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26187
-------------------------------------   ----- 
End-of-path arrival time (ps)           26187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_2  datapathcell21   8607   9857  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/co_msb     datapathcell21   9710  19567  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/ci         datapathcell22      0  19567  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/co_msb     datapathcell22   3310  22877  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/ci         datapathcell23      0  22877  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/co_msb     datapathcell23   3310  26187  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/ci         datapathcell24      0  26187  12288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 49.60 MHz | Target: 45.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_R\/termout
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0
Path slack     : 2062p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16650
-------------------------------------   ----- 
End-of-path arrival time (ps)           16650
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_R\/clock                                drqcell11           0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_R\/termout                       drqcell11     9000   9000   2062  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_1  macrocell86   7650  16650   2062  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0        macrocell86         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (AudioClkGen_Ref:R vs. AudioClkGen_Ref:R)
***********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:Counter:u0\/clock
Path slack     : 13316p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16821
-------------------------------------   ----- 
End-of-path arrival time (ps)           16821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q              macrocell15     1250   1250  13316  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_2\/main_0  macrocell18     7070   8320  13316  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_2\/q       macrocell18     3350  11670  13316  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_2  datapathcell4   5151  16821  13316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_R\/termout
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0
Path slack     : 2062p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16650
-------------------------------------   ----- 
End-of-path arrival time (ps)           16650
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_R\/clock                                drqcell11           0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_R\/termout                       drqcell11     9000   9000   2062  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_1  macrocell86   7650  16650   2062  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0        macrocell86         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_CIC:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_R\/termout
Path End       : \PDM_CIC:Net_2664\/main_1
Capture Clock  : \PDM_CIC:Net_2664\/clock_0
Path slack     : 2074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16639
-------------------------------------   ----- 
End-of-path arrival time (ps)           16639
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_R\/clock                                drqcell11           0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_R\/termout  drqcell11     9000   9000   2074  RISE       1
\PDM_CIC:Net_2664\/main_1       macrocell76   7639  16639   2074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2664\/clock_0                                 macrocell76         0      0  RISE       1


5.4::Critical Path Report for (Clock_CIC:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f0_load\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_5
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 11593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f0_load\/q                     macrocell56   1250   1250  11593  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_5  macrocell89   5869   7119  11593  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell89         0      0  RISE       1


5.5::Critical Path Report for (Clock_CIC:R vs. Clock_CIC:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 12288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26187
-------------------------------------   ----- 
End-of-path arrival time (ps)           26187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_2  datapathcell21   8607   9857  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/co_msb     datapathcell21   9710  19567  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/ci         datapathcell22      0  19567  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/co_msb     datapathcell22   3310  22877  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/ci         datapathcell23      0  22877  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/co_msb     datapathcell23   3310  26187  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/ci         datapathcell24      0  26187  12288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1


5.6::Critical Path Report for (AudioClkGen_Clock_I2S:R vs. AudioClkGen_Clock_I2S:R)
***********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Tx:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:Tx:TxStsReg\/status_0
Capture Clock  : \I2S:Tx:TxStsReg\/clock
Path slack     : 160993p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -1570
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             176208

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15215
-------------------------------------   ----- 
End-of-path arrival time (ps)           15215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:dpTx:u0\/clock                                     datapathcell8       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:Tx:dpTx:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  160993  RISE       1
\I2S:tx_status_0\/main_2           macrocell35     3722   9002  160993  RISE       1
\I2S:tx_status_0\/q                macrocell35     3350  12352  160993  RISE       1
\I2S:Tx:TxStsReg\/status_0         statusicell1    2863  15215  160993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:TxStsReg\/clock                                    statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_R\/termout
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0
Path slack     : 2062p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16650
-------------------------------------   ----- 
End-of-path arrival time (ps)           16650
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_R\/clock                                drqcell11           0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_R\/termout                       drqcell11     9000   9000   2062  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_1  macrocell86   7650  16650   2062  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0        macrocell86         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_L\/termout
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0
Path slack     : 2073p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16639
-------------------------------------   ----- 
End-of-path arrival time (ps)           16639
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_L\/clock                                drqcell10           0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_L\/termout                       drqcell10     9000   9000   2073  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_1  macrocell84   7639  16639   2073  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0        macrocell84         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_R\/termout
Path End       : \PDM_CIC:Net_2664\/main_1
Capture Clock  : \PDM_CIC:Net_2664\/clock_0
Path slack     : 2074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16639
-------------------------------------   ----- 
End-of-path arrival time (ps)           16639
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_R\/clock                                drqcell11           0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_R\/termout  drqcell11     9000   9000   2074  RISE       1
\PDM_CIC:Net_2664\/main_1       macrocell76   7639  16639   2074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2664\/clock_0                                 macrocell76         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_R\/termout
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0
Path slack     : 2074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16639
-------------------------------------   ----- 
End-of-path arrival time (ps)           16639
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_R\/clock                                drqcell11           0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_R\/termout                        drqcell11     9000   9000   2074  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_2  macrocell87   7639  16639   2074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0      macrocell87         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_L\/termout
Path End       : \PDM_CIC:Net_2548\/main_1
Capture Clock  : \PDM_CIC:Net_2548\/clock_0
Path slack     : 2084p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16628
-------------------------------------   ----- 
End-of-path arrival time (ps)           16628
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_L\/clock                                drqcell10           0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_L\/termout  drqcell10     9000   9000   2084  RISE       1
\PDM_CIC:Net_2548\/main_1       macrocell74   7628  16628   2084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2548\/clock_0                                 macrocell74         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_L\/termout
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0
Path slack     : 2084p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16628
-------------------------------------   ----- 
End-of-path arrival time (ps)           16628
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_L\/clock                                drqcell10           0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_L\/termout                        drqcell10     9000   9000   2084  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_2  macrocell85   7628  16628   2084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0      macrocell85         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_CombD0Update_R\/termout
Path End       : \PDM_CIC:Net_2665\/main_0
Capture Clock  : \PDM_CIC:Net_2665\/clock_0
Path slack     : 2744p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15968
-------------------------------------   ----- 
End-of-path arrival time (ps)           15968
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_CombD0Update_R\/clock                          drqcell9            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_CombD0Update_R\/termout  drqcell9      9000   9000   2744  RISE       1
\PDM_CIC:Net_2665\/main_0             macrocell77   6968  15968   2744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2665\/clock_0                                 macrocell77         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_CombD0Update_R\/termout
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0
Path slack     : 2744p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15968
-------------------------------------   ----- 
End-of-path arrival time (ps)           15968
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_CombD0Update_R\/clock                          drqcell9            0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_CombD0Update_R\/termout                 drqcell9      9000   9000   2744  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_1  macrocell83   6968  15968   2744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0       macrocell83         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_CombD0Update_R\/termout
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0
Path slack     : 2752p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15960
-------------------------------------   ----- 
End-of-path arrival time (ps)           15960
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_CombD0Update_R\/clock                          drqcell9            0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_CombD0Update_R\/termout                drqcell9      9000   9000   2752  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/main_0  macrocell82   6960  15960   2752  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0         macrocell82         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_CombD0Update_L\/termout
Path End       : \PDM_CIC:Net_2654\/main_0
Capture Clock  : \PDM_CIC:Net_2654\/clock_0
Path slack     : 4662p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14050
-------------------------------------   ----- 
End-of-path arrival time (ps)           14050
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_CombD0Update_L\/clock                          drqcell8            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_CombD0Update_L\/termout  drqcell8      9000   9000   4662  RISE       1
\PDM_CIC:Net_2654\/main_0             macrocell75   5050  14050   4662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2654\/clock_0                                 macrocell75         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_CombD0Update_L\/termout
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0
Path slack     : 4662p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14050
-------------------------------------   ----- 
End-of-path arrival time (ps)           14050
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_CombD0Update_L\/clock                          drqcell8            0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_CombD0Update_L\/termout                 drqcell8      9000   9000   4662  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_0  macrocell81   5050  14050   4662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0       macrocell81         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_CombD0Update_L\/termout
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0
Path slack     : 4675p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14037
-------------------------------------   ----- 
End-of-path arrival time (ps)           14037
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_CombD0Update_L\/clock                          drqcell8            0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_CombD0Update_L\/termout                drqcell8      9000   9000   4675  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/main_0  macrocell80   5037  14037   4675  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0         macrocell80         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/f0_bus_stat_comb
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_0
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 4826p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13886
-------------------------------------   ----- 
End-of-path arrival time (ps)           13886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/busclk               datapathcell20      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/f0_bus_stat_comb  datapathcell20   7210   7210   4826  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_0            macrocell88      6676  13886   4826  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell88         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_0\/q
Path End       : \ByteSwap_Tx:dp_ByteSwap:u0\/cs_addr_0
Capture Clock  : \ByteSwap_Tx:dp_ByteSwap:u0\/clock
Path slack     : 5921p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    22222
- Setup time                                       -10970
------------------------------------------------   ------ 
End-of-path required time (ps)                      11252

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_0\/q                 macrocell23     1250   1250   5921  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/cs_addr_0  datapathcell7   4081   5331   5921  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_1\/q
Path End       : \ByteSwap_Tx:dp_ByteSwap:u0\/cs_addr_1
Capture Clock  : \ByteSwap_Tx:dp_ByteSwap:u0\/clock
Path slack     : 6849p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    22222
- Setup time                                       -10970
------------------------------------------------   ------ 
End-of-path required time (ps)                      11252

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_1\/q                 macrocell24     1250   1250   6849  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/cs_addr_1  datapathcell7   3153   4403   6849  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_2\/q
Path End       : \ByteSwap_Tx:dp_ByteSwap:u0\/cs_addr_2
Capture Clock  : \ByteSwap_Tx:dp_ByteSwap:u0\/clock
Path slack     : 6883p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    22222
- Setup time                                       -10970
------------------------------------------------   ------ 
End-of-path required time (ps)                      11252

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_2\/q                 macrocell25     1250   1250   6883  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/cs_addr_2  datapathcell7   3120   4370   6883  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb
Path End       : \ByteSwap_Tx:State_4\/main_7
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 7328p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11385
-------------------------------------   ----- 
End-of-path arrival time (ps)           11385
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb  datapathcell7   7340   7340   7328  RISE       1
\ByteSwap_Tx:State_4\/main_7                   macrocell27     4045  11385   7328  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb
Path End       : \ByteSwap_Tx:State_3\/main_7
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 7341p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11372
-------------------------------------   ----- 
End-of-path arrival time (ps)           11372
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb  datapathcell7   7340   7340   7328  RISE       1
\ByteSwap_Tx:State_3\/main_7                   macrocell26     4032  11372   7341  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb
Path End       : \ByteSwap_Tx:State_4\/main_6
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 7785p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10927
-------------------------------------   ----- 
End-of-path arrival time (ps)           10927
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb  datapathcell7   7340   7340   7785  RISE       1
\ByteSwap_Tx:State_4\/main_6                   macrocell27     3587  10927   7785  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb
Path End       : \ByteSwap_Tx:State_3\/main_6
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 7801p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10912
-------------------------------------   ----- 
End-of-path arrival time (ps)           10912
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb  datapathcell7   7340   7340   7785  RISE       1
\ByteSwap_Tx:State_3\/main_6                   macrocell26     3572  10912   7801  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/f0_bus_stat_comb
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_1
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 7828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10884
-------------------------------------   ----- 
End-of-path arrival time (ps)           10884
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/busclk               datapathcell24      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/f0_bus_stat_comb  datapathcell24   7210   7210   7828  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_1            macrocell89      3674  10884   7828  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell89         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb
Path End       : \ByteSwap_Tx:State_2\/main_7
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 8377p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10335
-------------------------------------   ----- 
End-of-path arrival time (ps)           10335
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb  datapathcell7   7340   7340   7328  RISE       1
\ByteSwap_Tx:State_2\/main_7                   macrocell25     2995  10335   8377  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb
Path End       : \ByteSwap_Tx:State_0\/main_7
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 8385p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10327
-------------------------------------   ----- 
End-of-path arrival time (ps)           10327
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb  datapathcell7   7340   7340   7328  RISE       1
\ByteSwap_Tx:State_0\/main_7                   macrocell23     2987  10327   8385  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb
Path End       : \ByteSwap_Tx:State_1\/main_7
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 8511p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10201
-------------------------------------   ----- 
End-of-path arrival time (ps)           10201
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb  datapathcell7   7340   7340   7328  RISE       1
\ByteSwap_Tx:State_1\/main_7                   macrocell24     2861  10201   8511  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_4\/q
Path End       : \ByteSwap_Tx:dp_ByteSwap:u0\/f1_load
Capture Clock  : \ByteSwap_Tx:dp_ByteSwap:u0\/clock
Path slack     : 8663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     20372

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11709
-------------------------------------   ----- 
End-of-path arrival time (ps)           11709
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_4\/q               macrocell27     1250   1250   8663  RISE       1
\ByteSwap_Tx:f1_load\/main_0          macrocell30     4860   6110   8663  RISE       1
\ByteSwap_Tx:f1_load\/q               macrocell30     3350   9460   8663  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/f1_load  datapathcell7   2250  11709   8663  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb
Path End       : \ByteSwap_Tx:State_2\/main_6
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 8683p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb  datapathcell7   7340   7340   7785  RISE       1
\ByteSwap_Tx:State_2\/main_6                   macrocell25     2690  10030   8683  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb
Path End       : \ByteSwap_Tx:State_0\/main_6
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 8684p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10028
-------------------------------------   ----- 
End-of-path arrival time (ps)           10028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb  datapathcell7   7340   7340   7785  RISE       1
\ByteSwap_Tx:State_0\/main_6                   macrocell23     2688  10028   8684  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/f0_blk_stat_comb
Path End       : \PDM_CIC:Integrator:out_fifo_full_r\/main_0
Capture Clock  : \PDM_CIC:Integrator:out_fifo_full_r\/clock_0
Path slack     : 9068p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9644
-------------------------------------   ---- 
End-of-path arrival time (ps)           9644
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/busclk               datapathcell24      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/f0_blk_stat_comb  datapathcell24   7340   7340   9068  RISE       1
\PDM_CIC:Integrator:out_fifo_full_r\/main_0              macrocell71      2304   9644   9068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:out_fifo_full_r\/clock_0               macrocell71         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:genblk2:dp32:u3\/f0_blk_stat_comb
Path End       : \PDM_CIC:Comb_R:out_fifo_full\/main_0
Capture Clock  : \PDM_CIC:Comb_R:out_fifo_full\/clock_0
Path slack     : 9070p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9642
-------------------------------------   ---- 
End-of-path arrival time (ps)           9642
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/busclk                     datapathcell16      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:genblk2:dp32:u3\/f0_blk_stat_comb  datapathcell16   7340   7340   9070  RISE       1
\PDM_CIC:Comb_R:out_fifo_full\/main_0              macrocell60      2302   9642   9070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:out_fifo_full\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:genblk2:dp32:u3\/f0_blk_stat_comb
Path End       : \PDM_CIC:Comb_L:out_fifo_full\/main_0
Capture Clock  : \PDM_CIC:Comb_L:out_fifo_full\/clock_0
Path slack     : 9074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9638
-------------------------------------   ---- 
End-of-path arrival time (ps)           9638
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/busclk                     datapathcell12      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:genblk2:dp32:u3\/f0_blk_stat_comb  datapathcell12   7340   7340   9074  RISE       1
\PDM_CIC:Comb_L:out_fifo_full\/main_0              macrocell48      2298   9638   9074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:out_fifo_full\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/f0_blk_stat_comb
Path End       : \PDM_CIC:Integrator:out_fifo_full_l\/main_0
Capture Clock  : \PDM_CIC:Integrator:out_fifo_full_l\/clock_0
Path slack     : 9083p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9629
-------------------------------------   ---- 
End-of-path arrival time (ps)           9629
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/busclk               datapathcell20      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/f0_blk_stat_comb  datapathcell20   7340   7340   9083  RISE       1
\PDM_CIC:Integrator:out_fifo_full_l\/main_0              macrocell70      2289   9629   9083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:out_fifo_full_l\/clock_0               macrocell70         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_4\/q
Path End       : \ByteSwap_Tx:dp_ByteSwap:u0\/d0_load
Capture Clock  : \ByteSwap_Tx:dp_ByteSwap:u0\/clock
Path slack     : 9631p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -1900
------------------------------------------------   ----- 
End-of-path required time (ps)                     20322

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10691
-------------------------------------   ----- 
End-of-path arrival time (ps)           10691
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_4\/q               macrocell27     1250   1250   8663  RISE       1
\ByteSwap_Tx:d0_load\/main_0          macrocell28     3849   5099   9631  RISE       1
\ByteSwap_Tx:d0_load\/q               macrocell28     3350   8449   9631  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/d0_load  datapathcell7   2242  10691   9631  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f0_load\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_5
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 11593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f0_load\/q                     macrocell56   1250   1250  11593  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_5  macrocell89   5869   7119  11593  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell89         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:enable\/q
Path End       : \ByteSwap_Tx:State_3\/main_0
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 11712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7000
-------------------------------------   ---- 
End-of-path arrival time (ps)           7000
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:enable\/clock_0                                macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:enable\/q        macrocell29   1250   1250  11712  RISE       1
\ByteSwap_Tx:State_3\/main_0  macrocell26   5750   7000  11712  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_4\/q
Path End       : \ByteSwap_Tx:State_1\/main_2
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 12072p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6640
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_4\/q       macrocell27   1250   1250   8663  RISE       1
\ByteSwap_Tx:State_1\/main_2  macrocell24   5390   6640  12072  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_0\/q
Path End       : \ByteSwap_Tx:State_3\/main_5
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 12099p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6613
-------------------------------------   ---- 
End-of-path arrival time (ps)           6613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_0\/q       macrocell23   1250   1250   5921  RISE       1
\ByteSwap_Tx:State_3\/main_5  macrocell26   5363   6613  12099  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:enable\/q
Path End       : \ByteSwap_Tx:State_4\/main_0
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 12262p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6450
-------------------------------------   ---- 
End-of-path arrival time (ps)           6450
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:enable\/clock_0                                macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:enable\/q        macrocell29   1250   1250  11712  RISE       1
\ByteSwap_Tx:State_4\/main_0  macrocell27   5200   6450  12262  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 12288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26187
-------------------------------------   ----- 
End-of-path arrival time (ps)           26187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_2  datapathcell21   8607   9857  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/co_msb     datapathcell21   9710  19567  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/ci         datapathcell22      0  19567  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/co_msb     datapathcell22   3310  22877  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/ci         datapathcell23      0  22877  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/co_msb     datapathcell23   3310  26187  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/ci         datapathcell24      0  26187  12288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_4\/q
Path End       : \ByteSwap_Tx:State_0\/main_1
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 12603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_4\/q       macrocell27   1250   1250   8663  RISE       1
\ByteSwap_Tx:State_0\/main_1  macrocell23   4860   6110  12603  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock
Path slack     : 12859p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25615
-------------------------------------   ----- 
End-of-path arrival time (ps)           25615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  12859  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_0  datapathcell17   8035   9285  12859  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/co_msb     datapathcell17   9710  18995  12859  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/ci         datapathcell18      0  18995  12859  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/co_msb     datapathcell18   3310  22305  12859  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/ci         datapathcell19      0  22305  12859  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/co_msb     datapathcell19   3310  25615  12859  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/ci         datapathcell20      0  25615  12859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock               datapathcell20      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_0\/q
Path End       : \ByteSwap_Tx:State_4\/main_5
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 12939p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_0\/q       macrocell23   1250   1250   5921  RISE       1
\ByteSwap_Tx:State_4\/main_5  macrocell27   4523   5773  12939  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:enable\/q
Path End       : \ByteSwap_Tx:State_1\/main_0
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 13204p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:enable\/clock_0                                macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:enable\/q        macrocell29   1250   1250  11712  RISE       1
\ByteSwap_Tx:State_1\/main_0  macrocell24   4258   5508  13204  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_1\/q
Path End       : \ByteSwap_Tx:State_4\/main_4
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 13234p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5478
-------------------------------------   ---- 
End-of-path arrival time (ps)           5478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_1\/q       macrocell24   1250   1250   6849  RISE       1
\ByteSwap_Tx:State_4\/main_4  macrocell27   4228   5478  13234  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_1\/q
Path End       : \ByteSwap_Tx:State_3\/main_4
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 13251p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_1\/q       macrocell24   1250   1250   6849  RISE       1
\ByteSwap_Tx:State_3\/main_4  macrocell26   4211   5461  13251  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_2\/q
Path End       : \ByteSwap_Tx:State_4\/main_3
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 13266p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_2\/q       macrocell25   1250   1250   6883  RISE       1
\ByteSwap_Tx:State_4\/main_3  macrocell27   4196   5446  13266  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_2\/q
Path End       : \ByteSwap_Tx:State_3\/main_3
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 13290p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_2\/q       macrocell25   1250   1250   6883  RISE       1
\ByteSwap_Tx:State_3\/main_3  macrocell26   4172   5422  13290  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:Counter:u0\/clock
Path slack     : 13316p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16821
-------------------------------------   ----- 
End-of-path arrival time (ps)           16821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q              macrocell15     1250   1250  13316  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_2\/main_0  macrocell18     7070   8320  13316  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_2\/q       macrocell18     3350  11670  13316  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_2  datapathcell4   5151  16821  13316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_4
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 13353p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q                   macrocell52   1250   1250  13353  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_4  macrocell89   4110   5360  13353  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell89         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_4\/q
Path End       : \ByteSwap_Tx:State_2\/main_1
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 13613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5099
-------------------------------------   ---- 
End-of-path arrival time (ps)           5099
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_4\/q       macrocell27   1250   1250   8663  RISE       1
\ByteSwap_Tx:State_2\/main_1  macrocell25   3849   5099  13613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_3\/q
Path End       : \ByteSwap_Tx:State_1\/main_3
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 13627p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_3\/q       macrocell26   1250   1250   9702  RISE       1
\ByteSwap_Tx:State_1\/main_3  macrocell24   3835   5085  13627  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_3\/q
Path End       : \ByteSwap_Tx:State_0\/main_2
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 13641p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_3\/q       macrocell26   1250   1250   9702  RISE       1
\ByteSwap_Tx:State_0\/main_2  macrocell23   3821   5071  13641  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_0\/q
Path End       : \ByteSwap_Tx:State_2\/main_5
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 13711p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_0\/q       macrocell23   1250   1250   5921  RISE       1
\ByteSwap_Tx:State_2\/main_5  macrocell25   3752   5002  13711  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_0\/q
Path End       : \ByteSwap_Tx:State_1\/main_6
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 13714p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_0\/q       macrocell23   1250   1250   5921  RISE       1
\ByteSwap_Tx:State_1\/main_6  macrocell24   3749   4999  13714  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:enable\/q
Path End       : \ByteSwap_Tx:State_0\/main_0
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 13725p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:enable\/clock_0                                macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:enable\/q        macrocell29   1250   1250  11712  RISE       1
\ByteSwap_Tx:State_0\/main_0  macrocell23   3737   4987  13725  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_3\/q
Path End       : \ByteSwap_Tx:State_2\/main_2
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 13783p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_3\/q       macrocell26   1250   1250   9702  RISE       1
\ByteSwap_Tx:State_2\/main_2  macrocell25   3680   4930  13783  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_3
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 13834p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q                   macrocell41   1250   1250  13834  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_3  macrocell88   3628   4878  13834  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell88         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:ControlReg\/control_0
Path End       : \ByteSwap_Tx:enable\/main_0
Capture Clock  : \ByteSwap_Tx:enable\/clock_0
Path slack     : 13851p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:ControlReg\/busclk                             controlcell1        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:ControlReg\/control_0  controlcell1   2580   2580  13851  RISE       1
\ByteSwap_Tx:enable\/main_0         macrocell29    2281   4861  13851  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:enable\/clock_0                                macrocell29         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0
Path slack     : 13852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0       macrocell83         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/q      macrocell83   1250   1250  13852  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/main_2  macrocell82   3611   4861  13852  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0         macrocell82         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_0\/q
Path End       : \ByteSwap_Tx:State_0\/main_5
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 13855p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_0\/q       macrocell23   1250   1250   5921  RISE       1
\ByteSwap_Tx:State_0\/main_5  macrocell23   3608   4858  13855  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:ControlReg\/control_1
Path End       : \ByteSwap_Tx:resolution_ctrl\/main_0
Capture Clock  : \ByteSwap_Tx:resolution_ctrl\/clock_0
Path slack     : 13884p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:ControlReg\/busclk                             controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:ControlReg\/control_1    controlcell1   2580   2580  13884  RISE       1
\ByteSwap_Tx:resolution_ctrl\/main_0  macrocell31    2248   4828  13884  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:resolution_ctrl\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0
Path slack     : 13939p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0      macrocell87         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/q      macrocell87   1250   1250  13939  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_2  macrocell86   3523   4773  13939  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0        macrocell86         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_4
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 13970p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                   macrocell40   1250   1250  13970  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_4  macrocell88   3492   4742  13970  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell88         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f0_load\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_5
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 13971p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f0_load\/q                     macrocell44   1250   1250  13971  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_5  macrocell88   3491   4741  13971  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell88         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_0
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 13983p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell89         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/q       macrocell89   1250   1250  13983  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_0  macrocell89   3479   4729  13983  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell89         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_1
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 14045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell88         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/q       macrocell88   1250   1250  14045  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_1  macrocell88   3417   4667  14045  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell88         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:d0_reg_updated\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_6
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 14065p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell43         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:d0_reg_updated\/q              macrocell43   1250   1250  14065  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_6  macrocell88   3397   4647  14065  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell88         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:enable\/q
Path End       : \ByteSwap_Tx:State_2\/main_0
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 14114p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4598
-------------------------------------   ---- 
End-of-path arrival time (ps)           4598
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:enable\/clock_0                                macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:enable\/q        macrocell29   1250   1250  11712  RISE       1
\ByteSwap_Tx:State_2\/main_0  macrocell25   3348   4598  14114  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_2
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 14173p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q                   macrocell54   1250   1250  14173  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_2  macrocell89   3289   4539  14173  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell89         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_1\/q
Path End       : \ByteSwap_Tx:State_0\/main_4
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 14314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4398
-------------------------------------   ---- 
End-of-path arrival time (ps)           4398
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_1\/q       macrocell24   1250   1250   6849  RISE       1
\ByteSwap_Tx:State_0\/main_4  macrocell23   3148   4398  14314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_1\/q
Path End       : \ByteSwap_Tx:State_1\/main_5
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 14321p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_1\/q       macrocell24   1250   1250   6849  RISE       1
\ByteSwap_Tx:State_1\/main_5  macrocell24   3141   4391  14321  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_1\/q
Path End       : \ByteSwap_Tx:State_2\/main_4
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 14322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_1\/q       macrocell24   1250   1250   6849  RISE       1
\ByteSwap_Tx:State_2\/main_4  macrocell25   3140   4390  14322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_2\/q
Path End       : \ByteSwap_Tx:State_0\/main_3
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 14345p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_2\/q       macrocell25   1250   1250   6883  RISE       1
\ByteSwap_Tx:State_0\/main_3  macrocell23   3117   4367  14345  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_2\/q
Path End       : \ByteSwap_Tx:State_1\/main_4
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 14349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_2\/q       macrocell25   1250   1250   6883  RISE       1
\ByteSwap_Tx:State_1\/main_4  macrocell24   3113   4363  14349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_4\/q
Path End       : \ByteSwap_Tx:State_3\/main_1
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 14352p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_4\/q       macrocell27   1250   1250   8663  RISE       1
\ByteSwap_Tx:State_3\/main_1  macrocell26   3111   4361  14352  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_2\/q
Path End       : \ByteSwap_Tx:State_2\/main_3
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 14353p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_2\/q       macrocell25   1250   1250   6883  RISE       1
\ByteSwap_Tx:State_2\/main_3  macrocell25   3109   4359  14353  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_4\/q
Path End       : \ByteSwap_Tx:State_4\/main_1
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 14358p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_4\/q       macrocell27   1250   1250   8663  RISE       1
\ByteSwap_Tx:State_4\/main_1  macrocell27   3104   4354  14358  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_3
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 14379p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q                   macrocell53   1250   1250  14379  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_3  macrocell89   3084   4334  14379  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell89         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_2
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 14534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q                   macrocell42   1250   1250  14534  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_2  macrocell88   2928   4178  14534  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell88         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_3\/q
Path End       : \ByteSwap_Tx:State_3\/main_2
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 14673p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_3\/q       macrocell26   1250   1250   9702  RISE       1
\ByteSwap_Tx:State_3\/main_2  macrocell26   2789   4039  14673  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0
Path slack     : 14681p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0         macrocell82         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/q       macrocell82   1250   1250  14681  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/main_1  macrocell82   2781   4031  14681  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0         macrocell82         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_3\/q
Path End       : \ByteSwap_Tx:State_4\/main_2
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 14681p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_3\/q       macrocell26   1250   1250   9702  RISE       1
\ByteSwap_Tx:State_4\/main_2  macrocell27   2781   4031  14681  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0
Path slack     : 14695p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0       macrocell81         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/q      macrocell81   1250   1250  14695  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/main_2  macrocell80   2767   4017  14695  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0         macrocell80         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/q
Path End       : \PDM_CIC:Net_2665\/main_1
Capture Clock  : \PDM_CIC:Net_2665\/clock_0
Path slack     : 14699p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0         macrocell82         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/q  macrocell82   1250   1250  14699  RISE       1
\PDM_CIC:Net_2665\/main_1                      macrocell77   2763   4013  14699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2665\/clock_0                                 macrocell77         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0
Path slack     : 14699p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0         macrocell82         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/q        macrocell82   1250   1250  14699  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_2  macrocell83   2763   4013  14699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0       macrocell83         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u3\/ci
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u3\/clock
Path slack     : 14809p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23665
-------------------------------------   ----- 
End-of-path arrival time (ps)           23665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q                macrocell53      1250   1250  14809  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_1  datapathcell13   6085   7335  14809  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/co_msb     datapathcell13   9710  17045  14809  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/ci         datapathcell14      0  17045  14809  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/co_msb     datapathcell14   3310  20355  14809  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/ci         datapathcell15      0  20355  14809  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/co_msb     datapathcell15   3310  23665  14809  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/ci         datapathcell16      0  23665  14809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:d0_reg_updated\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_6
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 14862p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:d0_reg_updated\/q              macrocell55   1250   1250  14862  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_6  macrocell89   2601   3851  14862  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell89         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/q
Path End       : \PDM_CIC:Net_2654\/main_1
Capture Clock  : \PDM_CIC:Net_2654\/clock_0
Path slack     : 14877p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0         macrocell80         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/q  macrocell80   1250   1250  14877  RISE       1
\PDM_CIC:Net_2654\/main_1                      macrocell75   2586   3836  14877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2654\/clock_0                                 macrocell75         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0
Path slack     : 14877p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0         macrocell80         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/q        macrocell80   1250   1250  14877  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_2  macrocell81   2586   3836  14877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0       macrocell81         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0
Path slack     : 14877p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0         macrocell80         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/q       macrocell80   1250   1250  14877  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/main_1  macrocell80   2585   3835  14877  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0         macrocell80         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/q
Path End       : \PDM_CIC:Net_2664\/main_0
Capture Clock  : \PDM_CIC:Net_2664\/clock_0
Path slack     : 14921p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0        macrocell86         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/q  macrocell86   1250   1250  14921  RISE       1
\PDM_CIC:Net_2664\/main_0                       macrocell76   2541   3791  14921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2664\/clock_0                                 macrocell76         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0
Path slack     : 14921p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0        macrocell86         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/q        macrocell86   1250   1250  14921  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_1  macrocell87   2541   3791  14921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0      macrocell87         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/q
Path End       : \PDM_CIC:Net_2548\/main_0
Capture Clock  : \PDM_CIC:Net_2548\/clock_0
Path slack     : 14926p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0        macrocell84         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/q  macrocell84   1250   1250  14926  RISE       1
\PDM_CIC:Net_2548\/main_0                       macrocell74   2536   3786  14926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2548\/clock_0                                 macrocell74         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0
Path slack     : 14926p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0        macrocell84         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/q        macrocell84   1250   1250  14926  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_1  macrocell85   2536   3786  14926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0      macrocell85         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PSOC_PDM_DataIn(0)_SYNC/out
Path End       : \PDM_CIC:Integrator:pdm_data_reg_l\/main_4
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_l\/clock_0
Path slack     : 14927p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PSOC_PDM_DataIn(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
PSOC_PDM_DataIn(0)_SYNC/out                 synccell      1480   1480  14927  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/main_4  macrocell72   2305   3785  14927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell72         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PSOC_PDM_DataIn(0)_SYNC/out
Path End       : \PDM_CIC:Integrator:pdm_data_reg_r\/main_4
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_r\/clock_0
Path slack     : 14927p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PSOC_PDM_DataIn(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
PSOC_PDM_DataIn(0)_SYNC/out                 synccell      1480   1480  14927  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/main_4  macrocell73   2305   3785  14927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell73         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0
Path slack     : 14927p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0        macrocell86         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/q       macrocell86   1250   1250  14927  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_0  macrocell86   2535   3785  14927  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0        macrocell86         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0
Path slack     : 14929p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0        macrocell84         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/q       macrocell84   1250   1250  14929  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_0  macrocell84   2533   3783  14929  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0        macrocell84         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0
Path slack     : 14944p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3768
-------------------------------------   ---- 
End-of-path arrival time (ps)           3768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0      macrocell85         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/q      macrocell85   1250   1250  14944  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_2  macrocell84   2518   3768  14944  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0        macrocell84         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:resolution_ctrl\/q
Path End       : \ByteSwap_Tx:State_1\/main_1
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 15237p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3475
-------------------------------------   ---- 
End-of-path arrival time (ps)           3475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:resolution_ctrl\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:resolution_ctrl\/q  macrocell31   1250   1250  15237  RISE       1
\ByteSwap_Tx:State_1\/main_1     macrocell24   2225   3475  15237  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u3\/ci
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u3\/clock
Path slack     : 15429p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23046
-------------------------------------   ----- 
End-of-path arrival time (ps)           23046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                macrocell40      1250   1250  15429  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_0  datapathcell9    5466   6716  15429  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/co_msb     datapathcell9    9710  16426  15429  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/ci         datapathcell10      0  16426  15429  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/co_msb     datapathcell10   3310  19736  15429  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/ci         datapathcell11      0  19736  15429  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/co_msb     datapathcell11   3310  23046  15429  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/ci         datapathcell12      0  23046  15429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock
Path slack     : 15598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22877
-------------------------------------   ----- 
End-of-path arrival time (ps)           22877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_2  datapathcell21   8607   9857  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/co_msb     datapathcell21   9710  19567  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/ci         datapathcell22      0  19567  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/co_msb     datapathcell22   3310  22877  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/ci         datapathcell23      0  22877  15598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock               datapathcell23      0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock
Path slack     : 16169p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22305
-------------------------------------   ----- 
End-of-path arrival time (ps)           22305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  12859  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_0  datapathcell17   8035   9285  12859  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/co_msb     datapathcell17   9710  18995  12859  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/ci         datapathcell18      0  18995  12859  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/co_msb     datapathcell18   3310  22305  12859  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/ci         datapathcell19      0  22305  16169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock               datapathcell19      0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync:Counter:u0\/clock
Path slack     : 16549p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13587
-------------------------------------   ----- 
End-of-path arrival time (ps)           13587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q              macrocell14     1250   1250  13456  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_1\/main_1  macrocell17     5336   6586  16549  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_1\/q       macrocell17     3350   9936  16549  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_1  datapathcell4   3652  13587  16549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_3007\/q
Path End       : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_0
Capture Clock  : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock
Path slack     : 17079p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     20652

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3007\/clock_0                                 macrocell78         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Net_3007\/q                            macrocell78    1250   1250  17079  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_0  statusicell2   2323   3573  17079  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock                 statusicell2        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_3010\/q
Path End       : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_1
Capture Clock  : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock
Path slack     : 17089p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     20652

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3010\/clock_0                                 macrocell79         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Net_3010\/q                            macrocell79    1250   1250  17089  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_1  statusicell2   2313   3563  17089  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock                 statusicell2        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:wire_comb_ov_l\/q
Path End       : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_2
Capture Clock  : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock
Path slack     : 17090p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     20652

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_l\/clock_0                           macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:wire_comb_ov_l\/q                      macrocell90    1250   1250  17090  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_2  statusicell2   2313   3563  17090  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock                 statusicell2        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:wire_comb_ov_r\/q
Path End       : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_3
Capture Clock  : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock
Path slack     : 17090p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     20652

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_r\/clock_0                           macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:wire_comb_ov_r\/q                      macrocell91    1250   1250  17090  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_3  statusicell2   2312   3562  17090  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock                 statusicell2        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:state_3\/q
Path End       : \AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:sync:Counter:u0\/clock
Path slack     : 17391p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12746
-------------------------------------   ----- 
End-of-path arrival time (ps)           12746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:state_3\/q             macrocell20     1250   1250  16104  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_0\/main_3  macrocell16     5245   6495  17391  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_0\/q       macrocell16     3350   9845  17391  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_0  datapathcell4   2901  12746  17391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u2\/ci
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u2\/clock
Path slack     : 18119p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20355
-------------------------------------   ----- 
End-of-path arrival time (ps)           20355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q                macrocell53      1250   1250  14809  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_1  datapathcell13   6085   7335  14809  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/co_msb     datapathcell13   9710  17045  14809  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/ci         datapathcell14      0  17045  14809  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/co_msb     datapathcell14   3310  20355  14809  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/ci         datapathcell15      0  20355  18119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u2\/ci
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u2\/clock
Path slack     : 18739p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19736
-------------------------------------   ----- 
End-of-path arrival time (ps)           19736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                macrocell40      1250   1250  15429  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_0  datapathcell9    5466   6716  15429  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/co_msb     datapathcell9    9710  16426  15429  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/ci         datapathcell10      0  16426  15429  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/co_msb     datapathcell10   3310  19736  15429  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/ci         datapathcell11      0  19736  18739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock
Path slack     : 18908p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19567
-------------------------------------   ----- 
End-of-path arrival time (ps)           19567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_2  datapathcell21   8607   9857  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/co_msb     datapathcell21   9710  19567  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/ci         datapathcell22      0  19567  18908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock               datapathcell22      0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock
Path slack     : 19479p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18995
-------------------------------------   ----- 
End-of-path arrival time (ps)           18995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  12859  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_0  datapathcell17   8035   9285  12859  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/co_msb     datapathcell17   9710  18995  12859  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/ci         datapathcell18      0  18995  19479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock               datapathcell18      0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock
Path slack     : 20038p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12006
-------------------------------------   ----- 
End-of-path arrival time (ps)           12006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  12859  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/cs_addr_0  datapathcell19  10756  12006  20038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock               datapathcell19      0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock
Path slack     : 20053p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11991
-------------------------------------   ----- 
End-of-path arrival time (ps)           11991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  12859  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/cs_addr_0  datapathcell20  10741  11991  20053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock               datapathcell20      0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/ci
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock
Path slack     : 20324p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -5100
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16243
-------------------------------------   ----- 
End-of-path arrival time (ps)           16243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q                 macrocell14     1250   1250  13456  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/cs_addr_1  datapathcell5   5283   6533  20324  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/co_msb     datapathcell5   9710  16243  20324  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/ci         datapathcell6      0  16243  20324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u1\/ci
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u1\/clock
Path slack     : 20544p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -5100
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16022
-------------------------------------   ----- 
End-of-path arrival time (ps)           16022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q         macrocell10     1250   1250  20544  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/cs_addr_0  datapathcell2   5062   6312  20544  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/co_msb     datapathcell2   9710  16022  20544  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/ci         datapathcell3      0  16022  20544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u1\/ci
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u1\/clock
Path slack     : 21429p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17045
-------------------------------------   ----- 
End-of-path arrival time (ps)           17045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q                macrocell53      1250   1250  14809  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_1  datapathcell13   6085   7335  14809  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/co_msb     datapathcell13   9710  17045  14809  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/ci         datapathcell14      0  17045  21429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock
Path slack     : 22037p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10008
-------------------------------------   ----- 
End-of-path arrival time (ps)           10008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell64      1250   1250  12419  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/cs_addr_1  datapathcell22   8758  10008  22037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock               datapathcell22      0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u1\/ci
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u1\/clock
Path slack     : 22049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16426
-------------------------------------   ----- 
End-of-path arrival time (ps)           16426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                macrocell40      1250   1250  15429  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_0  datapathcell9    5466   6716  15429  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/co_msb     datapathcell9    9710  16426  15429  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/ci         datapathcell10      0  16426  22049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock
Path slack     : 22183p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9861
-------------------------------------   ---- 
End-of-path arrival time (ps)           9861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/cs_addr_2  datapathcell22   8611   9861  22183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock               datapathcell22      0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock
Path slack     : 22188p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9857
-------------------------------------   ---- 
End-of-path arrival time (ps)           9857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_2  datapathcell21   8607   9857  22188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock               datapathcell21      0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock
Path slack     : 22319p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9726
-------------------------------------   ---- 
End-of-path arrival time (ps)           9726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell64      1250   1250  12419  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_1  datapathcell21   8476   9726  22319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock               datapathcell21      0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock
Path slack     : 22527p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9518
-------------------------------------   ---- 
End-of-path arrival time (ps)           9518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  12859  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/cs_addr_0  datapathcell22   8268   9518  22527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock               datapathcell22      0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock
Path slack     : 22756p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9289
-------------------------------------   ---- 
End-of-path arrival time (ps)           9289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  12859  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/cs_addr_0  datapathcell18   8039   9289  22756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock               datapathcell18      0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock
Path slack     : 22759p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9285
-------------------------------------   ---- 
End-of-path arrival time (ps)           9285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  12859  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_0  datapathcell17   8035   9285  22759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock               datapathcell17      0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock
Path slack     : 22862p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9183
-------------------------------------   ---- 
End-of-path arrival time (ps)           9183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell64      1250   1250  12419  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/cs_addr_1  datapathcell20   7933   9183  22862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock               datapathcell20      0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 22911p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9133
-------------------------------------   ---- 
End-of-path arrival time (ps)           9133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell64      1250   1250  12419  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/cs_addr_1  datapathcell24   7883   9133  22911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock
Path slack     : 22913p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9132
-------------------------------------   ---- 
End-of-path arrival time (ps)           9132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell64      1250   1250  12419  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/cs_addr_1  datapathcell23   7882   9132  22913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock               datapathcell23      0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock
Path slack     : 23096p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8948
-------------------------------------   ---- 
End-of-path arrival time (ps)           8948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  12859  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_0  datapathcell21   7698   8948  23096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock               datapathcell21      0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u1\/cs_addr_1
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u1\/clock
Path slack     : 23241p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6896
-------------------------------------   ---- 
End-of-path arrival time (ps)           6896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_1\/q         macrocell11     1250   1250  21221  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/cs_addr_1  datapathcell3   5646   6896  23241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock
Path slack     : 23275p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8770
-------------------------------------   ---- 
End-of-path arrival time (ps)           8770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/cs_addr_2  datapathcell23   7520   8770  23275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock               datapathcell23      0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 23279p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8765
-------------------------------------   ---- 
End-of-path arrival time (ps)           8765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  12288  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/cs_addr_2  datapathcell24   7515   8765  23279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\/cs_addr_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\/clock
Path slack     : 23604p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6533
-------------------------------------   ---- 
End-of-path arrival time (ps)           6533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q                 macrocell14     1250   1250  13456  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/cs_addr_1  datapathcell5   5283   6533  23604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/clock             datapathcell5       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u3\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u3\/clock
Path slack     : 23677p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8368
-------------------------------------   ---- 
End-of-path arrival time (ps)           8368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                macrocell40      1250   1250  15429  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/cs_addr_0  datapathcell12   7118   8368  23677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u2\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u2\/clock
Path slack     : 23678p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8367
-------------------------------------   ---- 
End-of-path arrival time (ps)           8367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                macrocell40      1250   1250  15429  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/cs_addr_0  datapathcell11   7117   8367  23678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock
Path slack     : 23791p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6346
-------------------------------------   ---- 
End-of-path arrival time (ps)           6346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q                 macrocell13     1250   1250  15151  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/cs_addr_0  datapathcell6   5096   6346  23791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u1\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u1\/clock
Path slack     : 23821p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6315
-------------------------------------   ---- 
End-of-path arrival time (ps)           6315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q         macrocell10     1250   1250  20544  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/cs_addr_0  datapathcell3   5065   6315  23821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u0\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u0\/clock
Path slack     : 23824p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6312
-------------------------------------   ---- 
End-of-path arrival time (ps)           6312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q         macrocell10     1250   1250  20544  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/cs_addr_0  datapathcell2   5062   6312  23824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock
Path slack     : 23857p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8187
-------------------------------------   ---- 
End-of-path arrival time (ps)           8187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell64      1250   1250  12419  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/cs_addr_1  datapathcell19   6937   8187  23857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock               datapathcell19      0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock
Path slack     : 23981p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8063
-------------------------------------   ---- 
End-of-path arrival time (ps)           8063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  12859  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/cs_addr_0  datapathcell23   6813   8063  23981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock               datapathcell23      0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u2\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u2\/clock
Path slack     : 24134p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7910
-------------------------------------   ---- 
End-of-path arrival time (ps)           7910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q                macrocell42      1250   1250  15594  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/cs_addr_2  datapathcell11   6660   7910  24134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock
Path slack     : 24168p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7877
-------------------------------------   ---- 
End-of-path arrival time (ps)           7877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  12288  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/cs_addr_2  datapathcell19   6627   7877  24168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock               datapathcell19      0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u3\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u3\/clock
Path slack     : 24169p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7876
-------------------------------------   ---- 
End-of-path arrival time (ps)           7876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q                macrocell42      1250   1250  15594  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/cs_addr_2  datapathcell12   6626   7876  24169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\/clock
Path slack     : 24201p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q                 macrocell13     1250   1250  15151  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/cs_addr_0  datapathcell5   4685   5935  24201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/clock             datapathcell5       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:div:Div:u0\/cs_addr_1
Capture Clock  : \AudioClkGen:UDB_ACG:div:Div:u0\/clock
Path slack     : 24268p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11520
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5879
-------------------------------------   ---- 
End-of-path arrival time (ps)           5879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell9          0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_1\/q         macrocell9      1250   1250  24268  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/cs_addr_1  datapathcell1   4629   5879  24268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u0\/cs_addr_1
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u0\/clock
Path slack     : 24501p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_1\/q         macrocell11     1250   1250  21221  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/cs_addr_1  datapathcell2   4386   5636  24501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u1\/cs_addr_2
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u1\/clock
Path slack     : 24531p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5606
-------------------------------------   ---- 
End-of-path arrival time (ps)           5606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q         macrocell12     1250   1250  21714  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/cs_addr_2  datapathcell3   4356   5606  24531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 24538p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7506
-------------------------------------   ---- 
End-of-path arrival time (ps)           7506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  12859  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/cs_addr_0  datapathcell24   6256   7506  24538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:div:Div:u0\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:div:Div:u0\/clock
Path slack     : 24588p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11520
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5559
-------------------------------------   ---- 
End-of-path arrival time (ps)           5559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell8          0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_0\/q         macrocell8      1250   1250  24588  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/cs_addr_0  datapathcell1   4309   5559  24588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/cs_addr_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock
Path slack     : 24605p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5532
-------------------------------------   ---- 
End-of-path arrival time (ps)           5532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q                 macrocell14     1250   1250  13456  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/cs_addr_1  datapathcell6   4282   5532  24605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u1\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u1\/clock
Path slack     : 24709p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q                macrocell53      1250   1250  14809  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/cs_addr_1  datapathcell14   6085   7335  24709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u0\/clock
Path slack     : 24709p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q                macrocell53      1250   1250  14809  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_1  datapathcell13   6085   7335  24709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u1\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u1\/clock
Path slack     : 24765p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7279
-------------------------------------   ---- 
End-of-path arrival time (ps)           7279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                macrocell40      1250   1250  15429  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/cs_addr_0  datapathcell10   6029   7279  24765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u1\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u1\/clock
Path slack     : 24846p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7198
-------------------------------------   ---- 
End-of-path arrival time (ps)           7198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q                macrocell54      1250   1250  15829  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/cs_addr_2  datapathcell14   5948   7198  24846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u3\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u3\/clock
Path slack     : 24953p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7091
-------------------------------------   ---- 
End-of-path arrival time (ps)           7091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q                macrocell54      1250   1250  15829  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/cs_addr_2  datapathcell16   5841   7091  24953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u0\/cs_addr_2
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u0\/clock
Path slack     : 24994p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q         macrocell12     1250   1250  21714  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/cs_addr_2  datapathcell2   3893   5143  24994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u0\/clock
Path slack     : 25225p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6819
-------------------------------------   ---- 
End-of-path arrival time (ps)           6819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q                macrocell52      1250   1250  15325  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_0  datapathcell13   5569   6819  25225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u1\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u1\/clock
Path slack     : 25228p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6816
-------------------------------------   ---- 
End-of-path arrival time (ps)           6816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q                macrocell52      1250   1250  15325  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/cs_addr_0  datapathcell14   5566   6816  25228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/cs_addr_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock
Path slack     : 25321p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q                 macrocell15     1250   1250  13316  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/cs_addr_2  datapathcell6   3565   4815  25321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u0\/clock
Path slack     : 25329p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6716
-------------------------------------   ---- 
End-of-path arrival time (ps)           6716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                macrocell40     1250   1250  15429  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_0  datapathcell9   5466   6716  25329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u3\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u3\/clock
Path slack     : 25370p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6675
-------------------------------------   ---- 
End-of-path arrival time (ps)           6675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q                macrocell41      1250   1250  16387  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/cs_addr_1  datapathcell12   5425   6675  25370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\/cs_addr_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\/clock
Path slack     : 25441p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4696
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q                 macrocell15     1250   1250  13316  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/cs_addr_2  datapathcell5   3446   4696  25441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/clock             datapathcell5       0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u0\/clock
Path slack     : 25494p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6550
-------------------------------------   ---- 
End-of-path arrival time (ps)           6550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q                macrocell42     1250   1250  15594  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_2  datapathcell9   5300   6550  25494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u2\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u2\/clock
Path slack     : 25500p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6544
-------------------------------------   ---- 
End-of-path arrival time (ps)           6544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q                macrocell54      1250   1250  15829  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/cs_addr_2  datapathcell15   5294   6544  25500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u2\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u2\/clock
Path slack     : 25515p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6530
-------------------------------------   ---- 
End-of-path arrival time (ps)           6530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q                macrocell41      1250   1250  16387  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/cs_addr_1  datapathcell11   5280   6530  25515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u3\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u3\/clock
Path slack     : 25524p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6521
-------------------------------------   ---- 
End-of-path arrival time (ps)           6521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q                macrocell53      1250   1250  14809  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/cs_addr_1  datapathcell16   5271   6521  25524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u0\/clock
Path slack     : 25729p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6315
-------------------------------------   ---- 
End-of-path arrival time (ps)           6315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q                macrocell54      1250   1250  15829  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_2  datapathcell13   5065   6315  25729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u1\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u1\/clock
Path slack     : 25771p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q                macrocell42      1250   1250  15594  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/cs_addr_2  datapathcell10   5023   6273  25771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock
Path slack     : 25793p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6251
-------------------------------------   ---- 
End-of-path arrival time (ps)           6251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  12288  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/cs_addr_2  datapathcell20   5001   6251  25793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock               datapathcell20      0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u2\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u2\/clock
Path slack     : 25943p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q                macrocell53      1250   1250  14809  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/cs_addr_1  datapathcell15   4852   6102  25943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u2\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u2\/clock
Path slack     : 26022p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6022
-------------------------------------   ---- 
End-of-path arrival time (ps)           6022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q                macrocell52      1250   1250  15325  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/cs_addr_0  datapathcell15   4772   6022  26022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u1\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u1\/clock
Path slack     : 26250p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5795
-------------------------------------   ---- 
End-of-path arrival time (ps)           5795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q                macrocell41      1250   1250  16387  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/cs_addr_1  datapathcell10   4545   5795  26250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u0\/clock
Path slack     : 26287p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q                macrocell41     1250   1250  16387  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_1  datapathcell9   4507   5757  26287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock
Path slack     : 26360p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5685
-------------------------------------   ---- 
End-of-path arrival time (ps)           5685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell64      1250   1250  12419  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_1  datapathcell17   4435   5685  26360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock               datapathcell17      0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock
Path slack     : 26362p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5683
-------------------------------------   ---- 
End-of-path arrival time (ps)           5683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell64      1250   1250  12419  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/cs_addr_1  datapathcell18   4433   5683  26362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock               datapathcell18      0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u3\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u3\/clock
Path slack     : 26458p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q                macrocell52      1250   1250  15325  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/cs_addr_0  datapathcell16   4336   5586  26458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock
Path slack     : 26712p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  12288  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_2  datapathcell17   4082   5332  26712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock               datapathcell17      0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock
Path slack     : 26714p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  12288  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/cs_addr_2  datapathcell18   4080   5330  26714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock               datapathcell18      0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/so_comb
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u0\/route_si
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u0\/clock
Path slack     : 27107p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -6780
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 34887

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7780
-------------------------------------   ---- 
End-of-path arrival time (ps)           7780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock             datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/so_comb  datapathcell6   4690   4690  27107  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/route_si      datapathcell2   3090   7780  27107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:Div:u0\/cl0
Path End       : \AudioClkGen:UDB_ACG:shaper:state_0\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_0\/clock_0
Path slack     : 28187p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9970
-------------------------------------   ---- 
End-of-path arrival time (ps)           9970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:Div:u0\/cl0       datapathcell2   4140   4140  28187  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/cl0i      datapathcell3      0   4140  28187  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/cl0_comb  datapathcell3   3040   7180  28187  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/main_4   macrocell10     2790   9970  28187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:Div:u0\/cl0
Path End       : \AudioClkGen:UDB_ACG:delta\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:delta\/clock_0
Path slack     : 28205p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9952
-------------------------------------   ---- 
End-of-path arrival time (ps)           9952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:Div:u0\/cl0       datapathcell2   4140   4140  28187  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/cl0i      datapathcell3      0   4140  28187  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/cl0_comb  datapathcell3   3040   7180  28187  RISE       1
\AudioClkGen:UDB_ACG:delta\/main_3            macrocell6      2772   9952  28205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:delta\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:f0_load\/main_3
Capture Clock  : \PDM_CIC:Integrator:f0_load\/clock_0
Path slack     : 28374p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12560
-------------------------------------   ----- 
End-of-path arrival time (ps)           12560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q     macrocell63   1250   1250  12859  RISE       1
\PDM_CIC:Integrator:f0_load\/main_3  macrocell66  11310  12560  28374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : Net_3458/main_3
Capture Clock  : Net_3458/clock_0
Path slack     : 28387p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12548
-------------------------------------   ----- 
End-of-path arrival time (ps)           12548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q  macrocell63   1250   1250  12859  RISE       1
Net_3458/main_3                   macrocell5   11298  12548  28387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb
Path End       : \AudioClkGen:UDB_ACG:div:deltaReg\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:div:deltaReg\/clock_0
Path slack     : 28393p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9764
-------------------------------------   ---- 
End-of-path arrival time (ps)           9764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb  datapathcell1   5030   5030  28393  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/main_0  macrocell7      4734   9764  28393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:cnt_enable\/main_0
Capture Clock  : \PDM_CIC:Integrator:cnt_enable\/clock_0
Path slack     : 28574p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12360
-------------------------------------   ----- 
End-of-path arrival time (ps)           12360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q        macrocell65   1250   1250  12288  RISE       1
\PDM_CIC:Integrator:cnt_enable\/main_0  macrocell62  11110  12360  28574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cnt_enable\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_l\/main_0
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_l\/clock_0
Path slack     : 28574p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12360
-------------------------------------   ----- 
End-of-path arrival time (ps)           12360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q            macrocell65   1250   1250  12288  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/main_0  macrocell72  11110  12360  28574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell72         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_r\/main_0
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_r\/clock_0
Path slack     : 28574p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12360
-------------------------------------   ----- 
End-of-path arrival time (ps)           12360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q            macrocell65   1250   1250  12288  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/main_0  macrocell73  11110  12360  28574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell73         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:pdm_data_reg_l\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/route_ci
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock
Path slack     : 28753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -7260
------------------------------------------------   ----- 
End-of-path required time (ps)                     37184

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8431
-------------------------------------   ---- 
End-of-path arrival time (ps)           8431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell72         0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:pdm_data_reg_l\/q            macrocell72      1250   1250  18823  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/route_ci  datapathcell17   7181   8431  28753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock               datapathcell17      0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync_ready\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:sync_ready\/clock_0
Path slack     : 29273p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8884
-------------------------------------   ---- 
End-of-path arrival time (ps)           8884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q      macrocell15   1250   1250  13316  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/main_0  macrocell21   7634   8884  29273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb
Path End       : \AudioClkGen:UDB_ACG:div:state_1\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_1\/clock_0
Path slack     : 29310p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8846
-------------------------------------   ---- 
End-of-path arrival time (ps)           8846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb  datapathcell1   5030   5030  28393  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/main_0   macrocell9      3816   8846  29310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell9          0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb
Path End       : \AudioClkGen:UDB_ACG:div:state_0\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_0\/clock_0
Path slack     : 29329p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8827
-------------------------------------   ---- 
End-of-path arrival time (ps)           8827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb  datapathcell1   5030   5030  28393  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/main_0   macrocell8      3797   8827  29329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell8          0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb
Path End       : \AudioClkGen:UDB_ACG:shaper:state_0\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_0\/clock_0
Path slack     : 29329p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8827
-------------------------------------   ---- 
End-of-path arrival time (ps)           8827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb    datapathcell1   5030   5030  28393  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/main_3  macrocell10     3797   8827  29329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync_ready\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync_ready\/clock_0
Path slack     : 29419p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8738
-------------------------------------   ---- 
End-of-path arrival time (ps)           8738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q      macrocell14   1250   1250  13456  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/main_1  macrocell21   7488   8738  29419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:f1_load\/main_2
Capture Clock  : \PDM_CIC:Integrator:f1_load\/clock_0
Path slack     : 29453p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11482
-------------------------------------   ----- 
End-of-path arrival time (ps)           11482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q     macrocell63   1250   1250  12859  RISE       1
\PDM_CIC:Integrator:f1_load\/main_2  macrocell67  10232  11482  29453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:Div:u0\/ce0_comb
Path End       : \AudioClkGen:UDB_ACG:div:state_0\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_0\/clock_0
Path slack     : 29460p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8697
-------------------------------------   ---- 
End-of-path arrival time (ps)           8697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:Div:u0\/ce0_comb  datapathcell1   5060   5060  29460  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/main_4   macrocell8      3637   8697  29460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell8          0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:Counter:u0\/z1_comb
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 29611p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8546
-------------------------------------   ---- 
End-of-path arrival time (ps)           8546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:Counter:u0\/z1_comb  datapathcell4   3820   3820  29611  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_4    macrocell12     4726   8546  29611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:Counter:u0\/z0_comb
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_7
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 29918p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8239
-------------------------------------   ---- 
End-of-path arrival time (ps)           8239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:Counter:u0\/z0_comb  datapathcell4   3850   3850  29918  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_7       macrocell14     4389   8239  29918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:Counter:u0\/z0_comb
Path End       : \AudioClkGen:UDB_ACG:sync:addr_0\/main_6
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_0\/clock_0
Path slack     : 29973p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8183
-------------------------------------   ---- 
End-of-path arrival time (ps)           8183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:Counter:u0\/z0_comb  datapathcell4   3850   3850  29918  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/main_6       macrocell13     4333   8183  29973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:cs_addr_0\/main_0
Capture Clock  : \PDM_CIC:Integrator:cs_addr_0\/clock_0
Path slack     : 30015p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10920
-------------------------------------   ----- 
End-of-path arrival time (ps)           10920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q       macrocell65   1250   1250  12288  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/main_0  macrocell63   9670  10920  30015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:delta\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:delta\/clock_0
Path slack     : 30333p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7823
-------------------------------------   ---- 
End-of-path arrival time (ps)           7823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q  macrocell10   1250   1250  20544  RISE       1
\AudioClkGen:UDB_ACG:delta\/main_2      macrocell6    6573   7823  30333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:delta\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:state_3\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync:state_3\/clock_0
Path slack     : 30472p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7685
-------------------------------------   ---- 
End-of-path arrival time (ps)           7685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q        macrocell14   1250   1250  13456  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/main_1  macrocell20   6435   7685  30472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:Counter:u0\/z0_comb
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_7
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 30482p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7675
-------------------------------------   ---- 
End-of-path arrival time (ps)           7675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:Counter:u0\/z0_comb  datapathcell4   3850   3850  29918  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_7       macrocell15     3825   7675  30482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 30494p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7663
-------------------------------------   ---- 
End-of-path arrival time (ps)           7663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q          macrocell14   1250   1250  13456  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_1  macrocell12   6413   7663  30494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_1\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_1\/clock_0
Path slack     : 30682p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7475
-------------------------------------   ---- 
End-of-path arrival time (ps)           7475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q       macrocell10   1250   1250  20544  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/main_2  macrocell11   6225   7475  30682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell11         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:cs_addr_0\/main_1
Capture Clock  : \PDM_CIC:Integrator:cs_addr_0\/clock_0
Path slack     : 30693p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10241
-------------------------------------   ----- 
End-of-path arrival time (ps)           10241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q       macrocell64   1250   1250  12419  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/main_1  macrocell63   8991  10241  30693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_8
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 30699p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7458
-------------------------------------   ---- 
End-of-path arrival time (ps)           7458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q       macrocell10   1250   1250  20544  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_8  macrocell12   6208   7458  30699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:transfer\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:transfer\/clock_0
Path slack     : 30699p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7458
-------------------------------------   ---- 
End-of-path arrival time (ps)           7458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q  macrocell10   1250   1250  20544  RISE       1
\AudioClkGen:UDB_ACG:transfer\/main_3   macrocell22   6208   7458  30699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:transfer\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:cnt_enable\/main_1
Capture Clock  : \PDM_CIC:Integrator:cnt_enable\/clock_0
Path slack     : 30703p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10231
-------------------------------------   ----- 
End-of-path arrival time (ps)           10231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q        macrocell64   1250   1250  12419  RISE       1
\PDM_CIC:Integrator:cnt_enable\/main_1  macrocell62   8981  10231  30703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cnt_enable\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_l\/main_1
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_l\/clock_0
Path slack     : 30703p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10231
-------------------------------------   ----- 
End-of-path arrival time (ps)           10231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q            macrocell64   1250   1250  12419  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/main_1  macrocell72   8981  10231  30703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell72         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_r\/main_1
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_r\/clock_0
Path slack     : 30703p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10231
-------------------------------------   ----- 
End-of-path arrival time (ps)           10231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q            macrocell64   1250   1250  12419  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/main_1  macrocell73   8981  10231  30703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell73         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f0_load\/q
Path End       : \PDM_CIC:wire_comb_ov_r\/main_0
Capture Clock  : \PDM_CIC:wire_comb_ov_r\/clock_0
Path slack     : 30980p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9955
-------------------------------------   ---- 
End-of-path arrival time (ps)           9955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell56         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f0_load\/q       macrocell56   1250   1250  30980  RISE       1
\PDM_CIC:wire_comb_ov_r\/main_0  macrocell91   8705   9955  30980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_r\/clock_0                           macrocell91         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:comb_loop_count_0\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_0\/clock_0
Path slack     : 31074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13370
-------------------------------------   ----- 
End-of-path arrival time (ps)           13370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/ar_0         macrocell50   10790  13370  31074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:f1_load\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:f1_load\/clock_0
Path slack     : 31074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13370
-------------------------------------   ----- 
End-of-path arrival time (ps)           13370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_R:f1_load\/ar_0                   macrocell57   10790  13370  31074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync_ready\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync_ready\/clock_0
Path slack     : 31116p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q      macrocell13   1250   1250  15151  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/main_2  macrocell21   5790   7040  31116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_0\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_0\/clock_0
Path slack     : 31133p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7023
-------------------------------------   ---- 
End-of-path arrival time (ps)           7023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q       macrocell15   1250   1250  13316  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/main_1  macrocell13   5773   7023  31133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 31202p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6955
-------------------------------------   ---- 
End-of-path arrival time (ps)           6955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q          macrocell15   1250   1250  13316  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_0  macrocell12   5705   6955  31202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_0\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_0\/clock_0
Path slack     : 31251p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6906
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_1\/q       macrocell11   1250   1250  21221  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/main_1  macrocell10   5656   6906  31251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 31252p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6904
-------------------------------------   ---- 
End-of-path arrival time (ps)           6904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q       macrocell13   1250   1250  15151  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_3  macrocell15   5654   6904  31252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:Counter:u0\/z1_comb
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_6
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 31259p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6898
-------------------------------------   ---- 
End-of-path arrival time (ps)           6898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:Counter:u0\/z1_comb  datapathcell4   3820   3820  29611  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_6       macrocell15     3078   6898  31259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:Counter:u0\/z1_comb
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_6
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 31272p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:Counter:u0\/z1_comb  datapathcell4   3820   3820  29611  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_6       macrocell14     3065   6885  31272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:transfer\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_8
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 31402p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6754
-------------------------------------   ---- 
End-of-path arrival time (ps)           6754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:transfer\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:transfer\/q          macrocell22   1250   1250  31402  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_8  macrocell15   5504   6754  31402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 31455p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11140
-------------------------------------   ----- 
End-of-path arrival time (ps)           11140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell67      1250   1250  31455  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/f1_load  datapathcell24   9890  11140  31455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock
Path slack     : 31456p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11139
-------------------------------------   ----- 
End-of-path arrival time (ps)           11139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell67      1250   1250  31455  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/f1_load  datapathcell23   9889  11139  31456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock               datapathcell23      0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:pdm_data_reg_r\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/route_ci
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock
Path slack     : 31462p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -7260
------------------------------------------------   ----- 
End-of-path required time (ps)                     37184

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell73         0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:pdm_data_reg_r\/q            macrocell73      1250   1250  21532  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/route_ci  datapathcell21   4472   5722  31462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock               datapathcell21      0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_0\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_0\/clock_0
Path slack     : 31549p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6608
-------------------------------------   ---- 
End-of-path arrival time (ps)           6608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q       macrocell14   1250   1250  13456  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/main_2  macrocell13   5358   6608  31549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync:state_3\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:state_3\/clock_0
Path slack     : 31616p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6541
-------------------------------------   ---- 
End-of-path arrival time (ps)           6541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q        macrocell13   1250   1250  15151  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/main_2  macrocell20   5291   6541  31616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:state_3\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_5
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 31662p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:state_3\/q      macrocell20   1250   1250  16104  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_5  macrocell14   5245   6495  31662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:state_3\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_5
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 31673p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:state_3\/q      macrocell20   1250   1250  16104  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_5  macrocell15   5234   6484  31673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync:state_3\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:sync:state_3\/clock_0
Path slack     : 31679p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6478
-------------------------------------   ---- 
End-of-path arrival time (ps)           6478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q        macrocell15   1250   1250  13316  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/main_0  macrocell20   5228   6478  31679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:cs_addr_1\/main_2
Capture Clock  : \PDM_CIC:Integrator:cs_addr_1\/clock_0
Path slack     : 31685p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9250
-------------------------------------   ---- 
End-of-path arrival time (ps)           9250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q       macrocell63   1250   1250  12859  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/main_2  macrocell64   8000   9250  31685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:cs_addr_2\/main_2
Capture Clock  : \PDM_CIC:Integrator:cs_addr_2\/clock_0
Path slack     : 31685p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9250
-------------------------------------   ---- 
End-of-path arrival time (ps)           9250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q       macrocell63   1250   1250  12859  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/main_2  macrocell65   8000   9250  31685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f0_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u1\/f0_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u1\/clock
Path slack     : 31763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10752
-------------------------------------   ----- 
End-of-path arrival time (ps)           10752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell56         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f0_load\/q                macrocell56      1250   1250  30980  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/f0_load  datapathcell14   9502  10752  31763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:f0_load\/main_2
Capture Clock  : \PDM_CIC:Integrator:f0_load\/clock_0
Path slack     : 31798p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9136
-------------------------------------   ---- 
End-of-path arrival time (ps)           9136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q     macrocell64   1250   1250  12419  RISE       1
\PDM_CIC:Integrator:f0_load\/main_2  macrocell66   7886   9136  31798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:state_3\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_0\/main_5
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_0\/clock_0
Path slack     : 31807p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:state_3\/q      macrocell20   1250   1250  16104  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/main_5  macrocell13   5100   6350  31807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_0\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_0\/clock_0
Path slack     : 31910p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q       macrocell10   1250   1250  20544  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/main_2  macrocell10   4997   6247  31910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:delta\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:delta\/clock_0
Path slack     : 31941p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_1\/q  macrocell11   1250   1250  21221  RISE       1
\AudioClkGen:UDB_ACG:delta\/main_1      macrocell6    4965   6215  31941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:delta\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:out_fifo_full\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:out_fifo_full\/clock_0
Path slack     : 31949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12495
-------------------------------------   ----- 
End-of-path arrival time (ps)           12495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_R:out_fifo_full\/ar_0             macrocell60    9915  12495  31949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:out_fifo_full\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:right_shift_msb\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:right_shift_msb\/clock_0
Path slack     : 31949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12495
-------------------------------------   ----- 
End-of-path arrival time (ps)           12495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/ar_0           macrocell61    9915  12495  31949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell61         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:comb_loop_count_1\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_1\/clock_0
Path slack     : 31952p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12493
-------------------------------------   ----- 
End-of-path arrival time (ps)           12493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/ar_0         macrocell51    9913  12493  31952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:first_count_0\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:first_count_0\/clock_0
Path slack     : 31952p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12493
-------------------------------------   ----- 
End-of-path arrival time (ps)           12493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_R:first_count_0\/ar_0             macrocell58    9913  12493  31952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_0\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:first_count_1\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:first_count_1\/clock_0
Path slack     : 31952p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12493
-------------------------------------   ----- 
End-of-path arrival time (ps)           12493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_R:first_count_1\/ar_0             macrocell59    9913  12493  31952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_1\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:transfer\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_8
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 31973p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6183
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:transfer\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:transfer\/q          macrocell22   1250   1250  31402  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_8  macrocell14   4933   6183  31973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Net_3007\/main_0
Capture Clock  : \PDM_CIC:Net_3007\/clock_0
Path slack     : 31989p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8946
-------------------------------------   ---- 
End-of-path arrival time (ps)           8946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q  macrocell66   1250   1250  31989  RISE       1
\PDM_CIC:Net_3007\/main_0       macrocell78   7696   8946  31989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3007\/clock_0                                 macrocell78         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Net_3010\/main_0
Capture Clock  : \PDM_CIC:Net_3010\/clock_0
Path slack     : 32013p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8922
-------------------------------------   ---- 
End-of-path arrival time (ps)           8922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q  macrocell66   1250   1250  31989  RISE       1
\PDM_CIC:Net_3010\/main_0       macrocell79   7672   8922  32013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3010\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 32169p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q          macrocell13   1250   1250  15151  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_2  macrocell12   4737   5987  32169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 32203p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5954
-------------------------------------   ---- 
End-of-path arrival time (ps)           5954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q       macrocell13   1250   1250  15151  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_3  macrocell14   4704   5954  32203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 32215p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q       macrocell14   1250   1250  13456  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_2  macrocell14   4691   5941  32215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cnt_enable\/q
Path End       : \PDM_CIC:Integrator:Counter7\/enable
Capture Clock  : \PDM_CIC:Integrator:Counter7\/clock
Path slack     : 32227p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3340
------------------------------------------------   ----- 
End-of-path required time (ps)                     41104

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8877
-------------------------------------   ---- 
End-of-path arrival time (ps)           8877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cnt_enable\/clock_0                    macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cnt_enable\/q     macrocell62   1250   1250  32227  RISE       1
\PDM_CIC:Integrator:Counter7\/enable  count7cell    7627   8877  32227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:Counter7\/clock                        count7cell          0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : Net_3458/main_2
Capture Clock  : Net_3458/clock_0
Path slack     : 32355p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8579
-------------------------------------   ---- 
End-of-path arrival time (ps)           8579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q  macrocell64   1250   1250  12419  RISE       1
Net_3458/main_2                   macrocell5    7329   8579  32355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:f1_load\/main_0
Capture Clock  : \PDM_CIC:Integrator:f1_load\/clock_0
Path slack     : 32363p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8571
-------------------------------------   ---- 
End-of-path arrival time (ps)           8571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q     macrocell65   1250   1250  12288  RISE       1
\PDM_CIC:Integrator:f1_load\/main_0  macrocell67   7321   8571  32363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:f0_load\/main_1
Capture Clock  : \PDM_CIC:Integrator:f0_load\/clock_0
Path slack     : 32374p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8560
-------------------------------------   ---- 
End-of-path arrival time (ps)           8560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q     macrocell65   1250   1250  12288  RISE       1
\PDM_CIC:Integrator:f0_load\/main_1  macrocell66   7310   8560  32374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:div:state_1\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_1\/clock_0
Path slack     : 32416p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5741
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell9          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_1\/q       macrocell9    1250   1250  24268  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/main_1  macrocell9    4491   5741  32416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell9          0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_0\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_0\/clock_0
Path slack     : 32527p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q       macrocell12   1250   1250  21714  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/main_0  macrocell10   4380   5630  32527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock
Path slack     : 32538p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9977
-------------------------------------   ---- 
End-of-path arrival time (ps)           9977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell66      1250   1250  31989  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/f0_load  datapathcell23   8727   9977  32538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock               datapathcell23      0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:delta\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:delta\/clock_0
Path slack     : 32539p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q  macrocell12   1250   1250  21714  RISE       1
\AudioClkGen:UDB_ACG:delta\/main_0      macrocell6    4368   5618  32539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:delta\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 32540p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9975
-------------------------------------   ---- 
End-of-path arrival time (ps)           9975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell66      1250   1250  31989  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/f0_load  datapathcell24   8725   9975  32540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock
Path slack     : 32544p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10051
-------------------------------------   ----- 
End-of-path arrival time (ps)           10051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell67      1250   1250  31455  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/f1_load  datapathcell22   8801  10051  32544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock               datapathcell22      0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock
Path slack     : 32558p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10036
-------------------------------------   ----- 
End-of-path arrival time (ps)           10036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell67      1250   1250  31455  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/f1_load  datapathcell21   8786  10036  32558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock               datapathcell21      0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:state_3\/q
Path End       : \AudioClkGen:UDB_ACG:sync_ready\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:sync_ready\/clock_0
Path slack     : 32641p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:state_3\/q     macrocell20   1250   1250  16104  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/main_3  macrocell21   4266   5516  32641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f0_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u0\/f0_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u0\/clock
Path slack     : 32686p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9828
-------------------------------------   ---- 
End-of-path arrival time (ps)           9828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell56         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f0_load\/q                macrocell56      1250   1250  30980  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/f0_load  datapathcell13   8578   9828  32686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_1\/main_2
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_1\/clock_0
Path slack     : 32704p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q               macrocell40   1250   1250  15429  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/main_2  macrocell39   6980   8230  32704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell39         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:state_3\/q
Path End       : \AudioClkGen:UDB_ACG:sync:state_3\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:sync:state_3\/clock_0
Path slack     : 32707p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5449
-------------------------------------   ---- 
End-of-path arrival time (ps)           5449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:state_3\/q       macrocell20   1250   1250  16104  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/main_3  macrocell20   4199   5449  32707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:f1_load\/main_1
Capture Clock  : \PDM_CIC:Integrator:f1_load\/clock_0
Path slack     : 32829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8106
-------------------------------------   ---- 
End-of-path arrival time (ps)           8106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q     macrocell64   1250   1250  12419  RISE       1
\PDM_CIC:Integrator:f1_load\/main_1  macrocell67   6856   8106  32829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:div:state_0\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_0\/clock_0
Path slack     : 32974p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell9          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_1\/q       macrocell9    1250   1250  24268  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/main_1  macrocell8    3933   5183  32974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell8          0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:genblk2:dp32:u3\/ce1_comb
Path End       : \PDM_CIC:Comb_L:right_shift_msb\/main_4
Capture Clock  : \PDM_CIC:Comb_L:right_shift_msb\/clock_0
Path slack     : 33012p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7922
-------------------------------------   ---- 
End-of-path arrival time (ps)           7922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:genblk2:dp32:u3\/ce1_comb  datapathcell12   5030   5030  33012  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/main_4    macrocell49      2892   7922  33012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_1\/q
Path End       : GenClock/main_0
Capture Clock  : GenClock/clock_0
Path slack     : 33016p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_1\/q  macrocell9    1250   1250  24268  RISE       1
GenClock/main_0                      macrocell1    3891   5141  33016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
GenClock/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:div:deltaReg\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:div:deltaReg\/clock_0
Path slack     : 33016p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell9          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_1\/q        macrocell9    1250   1250  24268  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/main_2  macrocell7    3891   5141  33016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:out_fifo_full\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:out_fifo_full\/clock_0
Path slack     : 33016p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11428
-------------------------------------   ----- 
End-of-path arrival time (ps)           11428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_L:out_fifo_full\/ar_0             macrocell48    8848  11428  33016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:out_fifo_full\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 33016p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11428
-------------------------------------   ----- 
End-of-path arrival time (ps)           11428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/ar_0                 macrocell53    8848  11428  33016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:d0_reg_updated\/ap_0
Capture Clock  : \PDM_CIC:Comb_R:d0_reg_updated\/clock_0
Path slack     : 33016p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11428
-------------------------------------   ----- 
End-of-path arrival time (ps)           11428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/ap_0            macrocell55    8848  11428  33016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:f0_load\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:f0_load\/clock_0
Path slack     : 33016p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11428
-------------------------------------   ----- 
End-of-path arrival time (ps)           11428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_R:f0_load\/ar_0                   macrocell56    8848  11428  33016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell56         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 33019p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11425
-------------------------------------   ----- 
End-of-path arrival time (ps)           11425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/ar_0                 macrocell52    8845  11425  33019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 33019p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11425
-------------------------------------   ----- 
End-of-path arrival time (ps)           11425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/ar_0                 macrocell54    8845  11425  33019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:right_shift_msb\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u3\/route_si
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u3\/clock
Path slack     : 33039p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -6080
------------------------------------------------   ----- 
End-of-path required time (ps)                     38364

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5326
-------------------------------------   ---- 
End-of-path arrival time (ps)           5326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell61         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:right_shift_msb\/q         macrocell61      1250   1250  33039  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/route_si  datapathcell16   4076   5326  33039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_0\/q
Path End       : GenClock/main_1
Capture Clock  : GenClock/clock_0
Path slack     : 33066p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5091
-------------------------------------   ---- 
End-of-path arrival time (ps)           5091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_0\/q  macrocell8    1250   1250  24588  RISE       1
GenClock/main_1                      macrocell1    3841   5091  33066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
GenClock/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:div:deltaReg\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:div:deltaReg\/clock_0
Path slack     : 33066p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5091
-------------------------------------   ---- 
End-of-path arrival time (ps)           5091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell8          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_0\/q        macrocell8    1250   1250  24588  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/main_3  macrocell7    3841   5091  33066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 33151p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q       macrocell14   1250   1250  13456  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_2  macrocell15   3755   5005  33151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:d0_reg_updated\/main_2
Capture Clock  : \PDM_CIC:Comb_L:d0_reg_updated\/clock_0
Path slack     : 33258p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7676
-------------------------------------   ---- 
End-of-path arrival time (ps)           7676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q            macrocell40   1250   1250  15429  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/main_2  macrocell43   6426   7676  33258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:right_shift_msb\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u3\/route_si
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u3\/clock
Path slack     : 33265p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -6080
------------------------------------------------   ----- 
End-of-path required time (ps)                     38364

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5099
-------------------------------------   ---- 
End-of-path arrival time (ps)           5099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell49         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:right_shift_msb\/q         macrocell49      1250   1250  33265  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/route_si  datapathcell12   3849   5099  33265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:state_3\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 33266p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:state_3\/q         macrocell20   1250   1250  16104  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_3  macrocell12   3640   4890  33266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:deltaReg\/q
Path End       : \AudioClkGen:UDB_ACG:div:state_0\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_0\/clock_0
Path slack     : 33308p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:deltaReg\/q      macrocell7    1250   1250  33308  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/main_3  macrocell8    3598   4848  33308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell8          0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:deltaReg\/q
Path End       : \AudioClkGen:UDB_ACG:div:state_1\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_1\/clock_0
Path slack     : 33322p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:deltaReg\/q      macrocell7    1250   1250  33308  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/main_3  macrocell9    3585   4835  33322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell9          0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 33344p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q       macrocell15   1250   1250  13316  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_1  macrocell15   3563   4813  33344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:out_fifo_full_l\/q
Path End       : \PDM_CIC:Net_3007\/main_1
Capture Clock  : \PDM_CIC:Net_3007\/clock_0
Path slack     : 33449p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7485
-------------------------------------   ---- 
End-of-path arrival time (ps)           7485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:out_fifo_full_l\/clock_0               macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:out_fifo_full_l\/q  macrocell70   1250   1250  33449  RISE       1
\PDM_CIC:Net_3007\/main_1               macrocell78   6235   7485  33449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3007\/clock_0                                 macrocell78         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:Div:u0\/sol_msb
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u1\/sir
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u1\/clock
Path slack     : 33477p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -6540
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 35127

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1650
-------------------------------------   ---- 
End-of-path arrival time (ps)           1650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:Div:u0\/sol_msb  datapathcell2   1650   1650  33477  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/sir      datapathcell3      0   1650  33477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\/sol_msb
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/sir
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock
Path slack     : 33477p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -6540
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 35127

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1650
-------------------------------------   ---- 
End-of-path arrival time (ps)           1650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/sol_msb  datapathcell5   1650   1650  33477  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/sir      datapathcell6      0   1650  33477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 33489p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q       macrocell15   1250   1250  13316  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_1  macrocell14   3417   4667  33489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:delta\/q
Path End       : \AudioClkGen:UDB_ACG:div:deltaReg\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:div:deltaReg\/clock_0
Path slack     : 33508p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:delta\/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:delta\/q              macrocell6    1250   1250  33508  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/main_1  macrocell7    3398   4648  33508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:lastSof\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 33512p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:lastSof\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:lastSof\/q      macrocell19   1250   1250  33512  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_4  macrocell14   3395   4645  33512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:lastSof\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 33523p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:lastSof\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:lastSof\/q      macrocell19   1250   1250  33512  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_4  macrocell15   3384   4634  33523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock
Path slack     : 33554p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8961
-------------------------------------   ---- 
End-of-path arrival time (ps)           8961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell66      1250   1250  31989  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/f0_load  datapathcell22   7711   8961  33554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock               datapathcell22      0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock
Path slack     : 33556p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8958
-------------------------------------   ---- 
End-of-path arrival time (ps)           8958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell66      1250   1250  31989  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/f0_load  datapathcell21   7708   8958  33556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock               datapathcell21      0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_0\/main_1
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_0\/clock_0
Path slack     : 33586p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7349
-------------------------------------   ---- 
End-of-path arrival time (ps)           7349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q               macrocell53   1250   1250  14809  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/main_1  macrocell50   6099   7349  33586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:f1_load\/main_1
Capture Clock  : \PDM_CIC:Comb_R:f1_load\/clock_0
Path slack     : 33586p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7349
-------------------------------------   ---- 
End-of-path arrival time (ps)           7349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q     macrocell53   1250   1250  14809  RISE       1
\PDM_CIC:Comb_R:f1_load\/main_1  macrocell57   6099   7349  33586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:genblk2:dp32:u3\/ce1_comb
Path End       : \PDM_CIC:Comb_R:right_shift_msb\/main_4
Capture Clock  : \PDM_CIC:Comb_R:right_shift_msb\/clock_0
Path slack     : 33603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7332
-------------------------------------   ---- 
End-of-path arrival time (ps)           7332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:genblk2:dp32:u3\/ce1_comb  datapathcell16   5030   5030  33603  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/main_4    macrocell61      2302   7332  33603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell61         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock
Path slack     : 33604p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8990
-------------------------------------   ---- 
End-of-path arrival time (ps)           8990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell67      1250   1250  31455  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/f1_load  datapathcell17   7740   8990  33604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock               datapathcell17      0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock
Path slack     : 33607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8987
-------------------------------------   ---- 
End-of-path arrival time (ps)           8987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell67      1250   1250  31455  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/f1_load  datapathcell18   7737   8987  33607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock               datapathcell18      0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : Net_3458/main_1
Capture Clock  : Net_3458/clock_0
Path slack     : 33634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7300
-------------------------------------   ---- 
End-of-path arrival time (ps)           7300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q  macrocell65   1250   1250  12288  RISE       1
Net_3458/main_1                   macrocell5    6050   7300  33634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync_ready\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_5
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 33681p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync_ready\/q           macrocell21   1250   1250  33681  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_5  macrocell12   3226   4476  33681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync_ready\/q
Path End       : \AudioClkGen:UDB_ACG:transfer\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:transfer\/clock_0
Path slack     : 33681p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync_ready\/q     macrocell21   1250   1250  33681  RISE       1
\AudioClkGen:UDB_ACG:transfer\/main_0  macrocell22   3226   4476  33681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:transfer\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:f1_load\/main_2
Capture Clock  : \PDM_CIC:Comb_L:f1_load\/clock_0
Path slack     : 33683p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7252
-------------------------------------   ---- 
End-of-path arrival time (ps)           7252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q     macrocell40   1250   1250  15429  RISE       1
\PDM_CIC:Comb_L:f1_load\/main_2  macrocell45   6002   7252  33683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_0\/main_0
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_0\/clock_0
Path slack     : 33723p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q               macrocell54   1250   1250  15829  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/main_0  macrocell50   5962   7212  33723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:f1_load\/main_0
Capture Clock  : \PDM_CIC:Comb_R:f1_load\/clock_0
Path slack     : 33723p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q     macrocell54   1250   1250  15829  RISE       1
\PDM_CIC:Comb_R:f1_load\/main_0  macrocell57   5962   7212  33723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f0_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u2\/f0_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u2\/clock
Path slack     : 33727p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8787
-------------------------------------   ---- 
End-of-path arrival time (ps)           8787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f0_load\/q                macrocell44      1250   1250  33727  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/f0_load  datapathcell11   7537   8787  33727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_6
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 33772p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4385
-------------------------------------   ---- 
End-of-path arrival time (ps)           4385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q       macrocell12   1250   1250  21714  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_6  macrocell12   3135   4385  33772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:transfer\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:transfer\/clock_0
Path slack     : 33772p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4385
-------------------------------------   ---- 
End-of-path arrival time (ps)           4385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q  macrocell12   1250   1250  21714  RISE       1
\AudioClkGen:UDB_ACG:transfer\/main_1   macrocell22   3135   4385  33772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:transfer\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_1\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_1\/clock_0
Path slack     : 33793p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q       macrocell12   1250   1250  21714  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/main_0  macrocell11   3113   4363  33793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell11         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_1\/main_1
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_1\/clock_0
Path slack     : 33865p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7070
-------------------------------------   ---- 
End-of-path arrival time (ps)           7070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q               macrocell53   1250   1250  14809  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/main_1  macrocell51   5820   7070  33865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_1\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_1\/clock_0
Path slack     : 33969p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_1\/q       macrocell11   1250   1250  21221  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/main_1  macrocell11   2938   4188  33969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell11         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_7
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 33975p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_1\/q       macrocell11   1250   1250  21221  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_7  macrocell12   2932   4182  33975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:transfer\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:transfer\/clock_0
Path slack     : 33975p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_1\/q  macrocell11   1250   1250  21221  RISE       1
\AudioClkGen:UDB_ACG:transfer\/main_2   macrocell22   2932   4182  33975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:transfer\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_0\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_0\/clock_0
Path slack     : 33977p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q       macrocell13   1250   1250  15151  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/main_3  macrocell13   2930   4180  33977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:div:state_1\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_1\/clock_0
Path slack     : 33981p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell8          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_0\/q       macrocell8    1250   1250  24588  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/main_2  macrocell9    2925   4175  33981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell9          0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_4
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 33982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6952
-------------------------------------   ---- 
End-of-path arrival time (ps)           6952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_0\/q  macrocell50   1250   1250  33982  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_4     macrocell53   5702   6952  33982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:div:state_0\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_0\/clock_0
Path slack     : 33987p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell8          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_0\/q       macrocell8    1250   1250  24588  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/main_2  macrocell8    2920   4170  33987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell8          0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:f1_load\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:f1_load\/clock_0
Path slack     : 34049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10395
-------------------------------------   ----- 
End-of-path arrival time (ps)           10395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_L:f1_load\/ar_0                   macrocell45    7815  10395  34049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Net_3007\/ar_0
Capture Clock  : \PDM_CIC:Net_3007\/clock_0
Path slack     : 34049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10395
-------------------------------------   ----- 
End-of-path arrival time (ps)           10395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Net_3007\/ar_0                         macrocell78    7815  10395  34049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3007\/clock_0                                 macrocell78         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Net_3010\/ar_0
Capture Clock  : \PDM_CIC:Net_3010\/clock_0
Path slack     : 34049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10395
-------------------------------------   ----- 
End-of-path arrival time (ps)           10395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Net_3010\/ar_0                         macrocell79    7815  10395  34049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3010\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:wire_comb_ov_l\/ar_0
Capture Clock  : \PDM_CIC:wire_comb_ov_l\/clock_0
Path slack     : 34049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10395
-------------------------------------   ----- 
End-of-path arrival time (ps)           10395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:wire_comb_ov_l\/ar_0                   macrocell90    7815  10395  34049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_l\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:wire_comb_ov_r\/ar_0
Capture Clock  : \PDM_CIC:wire_comb_ov_r\/clock_0
Path slack     : 34049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10395
-------------------------------------   ----- 
End-of-path arrival time (ps)           10395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:wire_comb_ov_r\/ar_0                   macrocell91    7815  10395  34049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_r\/clock_0                           macrocell91         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:comb_loop_count_1\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_1\/clock_0
Path slack     : 34051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/ar_0         macrocell39    7813  10393  34051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell39         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:d0_reg_updated\/ap_0
Capture Clock  : \PDM_CIC:Comb_L:d0_reg_updated\/clock_0
Path slack     : 34051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/ap_0            macrocell43    7813  10393  34051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:comb_loop_count_0\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_0\/clock_0
Path slack     : 34084p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10361
-------------------------------------   ----- 
End-of-path arrival time (ps)           10361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/ar_0         macrocell38    7781  10361  34084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:first_count_0\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:first_count_0\/clock_0
Path slack     : 34084p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10361
-------------------------------------   ----- 
End-of-path arrival time (ps)           10361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_L:first_count_0\/ar_0             macrocell46    7781  10361  34084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:first_count_1\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:first_count_1\/clock_0
Path slack     : 34084p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10361
-------------------------------------   ----- 
End-of-path arrival time (ps)           10361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_L:first_count_1\/ar_0             macrocell47    7781  10361  34084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:right_shift_msb\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:right_shift_msb\/clock_0
Path slack     : 34084p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10361
-------------------------------------   ----- 
End-of-path arrival time (ps)           10361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/ar_0           macrocell49    7781  10361  34084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:cnt_enable\/ar_0
Capture Clock  : \PDM_CIC:Integrator:cnt_enable\/clock_0
Path slack     : 34087p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10358
-------------------------------------   ----- 
End-of-path arrival time (ps)           10358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Integrator:cnt_enable\/ar_0            macrocell62    7778  10358  34087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cnt_enable\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:cs_addr_0\/ar_0
Capture Clock  : \PDM_CIC:Integrator:cs_addr_0\/clock_0
Path slack     : 34087p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10358
-------------------------------------   ----- 
End-of-path arrival time (ps)           10358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/ar_0             macrocell63    7778  10358  34087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:first_count_0\/ar_0
Capture Clock  : \PDM_CIC:Integrator:first_count_0\/clock_0
Path slack     : 34087p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10358
-------------------------------------   ----- 
End-of-path arrival time (ps)           10358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Integrator:first_count_0\/ar_0         macrocell68    7778  10358  34087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_0\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:first_count_1\/ar_0
Capture Clock  : \PDM_CIC:Integrator:first_count_1\/clock_0
Path slack     : 34087p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10358
-------------------------------------   ----- 
End-of-path arrival time (ps)           10358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Integrator:first_count_1\/ar_0         macrocell69    7778  10358  34087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_1\/clock_0                 macrocell69         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:pdm_data_reg_l\/ar_0
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_l\/clock_0
Path slack     : 34087p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10358
-------------------------------------   ----- 
End-of-path arrival time (ps)           10358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/ar_0        macrocell72    7778  10358  34087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell72         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:pdm_data_reg_r\/ar_0
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_r\/clock_0
Path slack     : 34087p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10358
-------------------------------------   ----- 
End-of-path arrival time (ps)           10358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/ar_0        macrocell73    7778  10358  34087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell73         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_0\/main_2
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_0\/clock_0
Path slack     : 34099p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6835
-------------------------------------   ---- 
End-of-path arrival time (ps)           6835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q               macrocell52   1250   1250  15325  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/main_2  macrocell50   5585   6835  34099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:f1_load\/main_2
Capture Clock  : \PDM_CIC:Comb_R:f1_load\/clock_0
Path slack     : 34099p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6835
-------------------------------------   ---- 
End-of-path arrival time (ps)           6835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q     macrocell52   1250   1250  15325  RISE       1
\PDM_CIC:Comb_R:f1_load\/main_2  macrocell57   5585   6835  34099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2548\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_7
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 34128p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6806
-------------------------------------   ---- 
End-of-path arrival time (ps)           6806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2548\/clock_0                                 macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2548\/q               macrocell74   1250   1250  34128  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_7  macrocell40   5556   6806  34128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2548\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_5
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 34128p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6806
-------------------------------------   ---- 
End-of-path arrival time (ps)           6806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2548\/clock_0                                 macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2548\/q               macrocell74   1250   1250  34128  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_5  macrocell41   5556   6806  34128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:delta\/q
Path End       : \AudioClkGen:UDB_ACG:delta\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:delta\/clock_0
Path slack     : 34273p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:delta\/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:delta\/q       macrocell6    1250   1250  33508  RISE       1
\AudioClkGen:UDB_ACG:delta\/main_4  macrocell6    2634   3884  34273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:delta\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f0_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u3\/f0_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u3\/clock
Path slack     : 34274p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8241
-------------------------------------   ---- 
End-of-path arrival time (ps)           8241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f0_load\/q                macrocell44      1250   1250  33727  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/f0_load  datapathcell12   6991   8241  34274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:deltaReg\/q
Path End       : \AudioClkGen:UDB_ACG:div:deltaReg\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:div:deltaReg\/clock_0
Path slack     : 34279p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:deltaReg\/q       macrocell7    1250   1250  33308  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/main_4  macrocell7    2627   3877  34279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2664\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_5
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 34300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6634
-------------------------------------   ---- 
End-of-path arrival time (ps)           6634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2664\/clock_0                                 macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2664\/q               macrocell76   1250   1250  34300  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_5  macrocell53   5384   6634  34300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_0\/main_0
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_0\/clock_0
Path slack     : 34347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6588
-------------------------------------   ---- 
End-of-path arrival time (ps)           6588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q               macrocell42   1250   1250  15594  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/main_0  macrocell38   5338   6588  34347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:right_shift_msb\/main_0
Capture Clock  : \PDM_CIC:Comb_L:right_shift_msb\/clock_0
Path slack     : 34347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6588
-------------------------------------   ---- 
End-of-path arrival time (ps)           6588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q             macrocell42   1250   1250  15594  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/main_0  macrocell49   5338   6588  34347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:out_fifo_full\/q
Path End       : \PDM_CIC:wire_comb_ov_r\/main_1
Capture Clock  : \PDM_CIC:wire_comb_ov_r\/clock_0
Path slack     : 34537p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:out_fifo_full\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:out_fifo_full\/q  macrocell60   1250   1250  34537  RISE       1
\PDM_CIC:wire_comb_ov_r\/main_1   macrocell91   5147   6397  34537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_r\/clock_0                           macrocell91         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_6
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 34542p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6392
-------------------------------------   ---- 
End-of-path arrival time (ps)           6392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_0\/q  macrocell50   1250   1250  33982  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_6     macrocell52   5142   6392  34542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/main_4
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 34542p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6392
-------------------------------------   ---- 
End-of-path arrival time (ps)           6392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_0\/q  macrocell50   1250   1250  33982  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/main_4     macrocell54   5142   6392  34542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:transfer\/q
Path End       : \AudioClkGen:UDB_ACG:sync:state_3\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:sync:state_3\/clock_0
Path slack     : 34593p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:transfer\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:transfer\/q           macrocell22   1250   1250  31402  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/main_4  macrocell20   2313   3563  34593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync_ready\/q
Path End       : \AudioClkGen:UDB_ACG:sync_ready\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:sync_ready\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync_ready\/q       macrocell21   1250   1250  33681  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/main_4  macrocell21   2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:lastSof\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_0\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_0\/clock_0
Path slack     : 34609p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:lastSof\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:lastSof\/q      macrocell19   1250   1250  33512  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/main_4  macrocell13   2298   3548  34609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_0\/main_2
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_0\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q               macrocell40   1250   1250  15429  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/main_2  macrocell38   5075   6325  34610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:right_shift_msb\/main_2
Capture Clock  : \PDM_CIC:Comb_L:right_shift_msb\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q             macrocell40   1250   1250  15429  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/main_2  macrocell49   5075   6325  34610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock
Path slack     : 34682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7913
-------------------------------------   ---- 
End-of-path arrival time (ps)           7913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell67      1250   1250  31455  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/f1_load  datapathcell19   6663   7913  34682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock               datapathcell19      0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock
Path slack     : 34694p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7901
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell67      1250   1250  31455  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/f1_load  datapathcell20   6651   7901  34694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock               datapathcell20      0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:right_shift_msb\/main_0
Capture Clock  : \PDM_CIC:Comb_R:right_shift_msb\/clock_0
Path slack     : 34783p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6151
-------------------------------------   ---- 
End-of-path arrival time (ps)           6151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q             macrocell54   1250   1250  15829  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/main_0  macrocell61   4901   6151  34783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell61         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:right_shift_msb\/main_1
Capture Clock  : \PDM_CIC:Comb_R:right_shift_msb\/clock_0
Path slack     : 34817p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6118
-------------------------------------   ---- 
End-of-path arrival time (ps)           6118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q             macrocell53   1250   1250  14809  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/main_1  macrocell61   4868   6118  34817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell61         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_1\/main_1
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_1\/clock_0
Path slack     : 34819p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6116
-------------------------------------   ---- 
End-of-path arrival time (ps)           6116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q               macrocell41   1250   1250  16387  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/main_1  macrocell39   4866   6116  34819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell39         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:f1_load\/main_1
Capture Clock  : \PDM_CIC:Comb_L:f1_load\/clock_0
Path slack     : 34830p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q     macrocell41   1250   1250  16387  RISE       1
\PDM_CIC:Comb_L:f1_load\/main_1  macrocell45   4855   6105  34830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:d0_reg_updated\/main_1
Capture Clock  : \PDM_CIC:Comb_L:d0_reg_updated\/clock_0
Path slack     : 34832p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q            macrocell41   1250   1250  16387  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/main_1  macrocell43   4852   6102  34832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2664\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_7
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 34842p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2664\/clock_0                                 macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2664\/q               macrocell76   1250   1250  34300  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_7  macrocell52   4842   6092  34842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f0_load\/q
Path End       : \PDM_CIC:wire_comb_ov_l\/main_0
Capture Clock  : \PDM_CIC:wire_comb_ov_l\/clock_0
Path slack     : 34862p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6072
-------------------------------------   ---- 
End-of-path arrival time (ps)           6072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f0_load\/q       macrocell44   1250   1250  33727  RISE       1
\PDM_CIC:wire_comb_ov_l\/main_0  macrocell90   4822   6072  34862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_l\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_1\/main_2
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_1\/clock_0
Path slack     : 34910p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q               macrocell52   1250   1250  15325  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/main_2  macrocell51   4775   6025  34910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:right_shift_msb\/q
Path End       : \PDM_CIC:Comb_R:right_shift_msb\/main_3
Capture Clock  : \PDM_CIC:Comb_R:right_shift_msb\/clock_0
Path slack     : 34910p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6024
-------------------------------------   ---- 
End-of-path arrival time (ps)           6024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:right_shift_msb\/q       macrocell61   1250   1250  33039  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/main_3  macrocell61   4774   6024  34910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell61         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f0_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u3\/f0_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u3\/clock
Path slack     : 34965p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7549
-------------------------------------   ---- 
End-of-path arrival time (ps)           7549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell56         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f0_load\/q                macrocell56      1250   1250  30980  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/f0_load  datapathcell16   6299   7549  34965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_3
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 34992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5943
-------------------------------------   ---- 
End-of-path arrival time (ps)           5943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_1\/q  macrocell51   1250   1250  34992  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_3     macrocell53   4693   5943  34992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_2
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 35024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5911
-------------------------------------   ---- 
End-of-path arrival time (ps)           5911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q       macrocell52   1250   1250  15325  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_2  macrocell53   4661   5911  35024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:d0_reg_updated\/main_2
Capture Clock  : \PDM_CIC:Comb_R:d0_reg_updated\/clock_0
Path slack     : 35024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5911
-------------------------------------   ---- 
End-of-path arrival time (ps)           5911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q            macrocell52   1250   1250  15325  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/main_2  macrocell55   4661   5911  35024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:f0_load\/main_2
Capture Clock  : \PDM_CIC:Comb_R:f0_load\/clock_0
Path slack     : 35024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5911
-------------------------------------   ---- 
End-of-path arrival time (ps)           5911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q     macrocell52   1250   1250  15325  RISE       1
\PDM_CIC:Comb_R:f0_load\/main_2  macrocell56   4661   5911  35024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell56         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_0\/main_1
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_0\/clock_0
Path slack     : 35124p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q               macrocell41   1250   1250  16387  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/main_1  macrocell38   4560   5810  35124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:right_shift_msb\/main_1
Capture Clock  : \PDM_CIC:Comb_L:right_shift_msb\/clock_0
Path slack     : 35124p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q             macrocell41   1250   1250  16387  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/main_1  macrocell49   4560   5810  35124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 35151p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9293
-------------------------------------   ---- 
End-of-path arrival time (ps)           9293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/ar_0                 macrocell40    6713   9293  35151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 35151p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9293
-------------------------------------   ---- 
End-of-path arrival time (ps)           9293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/ar_0                 macrocell41    6713   9293  35151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:out_fifo_full_r\/ar_0
Capture Clock  : \PDM_CIC:Integrator:out_fifo_full_r\/clock_0
Path slack     : 35151p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9293
-------------------------------------   ---- 
End-of-path arrival time (ps)           9293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Integrator:out_fifo_full_r\/ar_0       macrocell71    6713   9293  35151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:out_fifo_full_r\/clock_0               macrocell71         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 35154p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9290
-------------------------------------   ---- 
End-of-path arrival time (ps)           9290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/ar_0                 macrocell42    6710   9290  35154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:f0_load\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:f0_load\/clock_0
Path slack     : 35154p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9290
-------------------------------------   ---- 
End-of-path arrival time (ps)           9290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Comb_L:f0_load\/ar_0                   macrocell44    6710   9290  35154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_1\/main_4
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_1\/clock_0
Path slack     : 35182p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_0\/q       macrocell38   1250   1250  35182  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/main_4  macrocell39   4502   5752  35182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell39         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/main_2
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 35215p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5719
-------------------------------------   ---- 
End-of-path arrival time (ps)           5719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q       macrocell40   1250   1250  15429  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/main_2  macrocell42   4469   5719  35215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:f0_load\/main_2
Capture Clock  : \PDM_CIC:Comb_L:f0_load\/clock_0
Path slack     : 35215p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5719
-------------------------------------   ---- 
End-of-path arrival time (ps)           5719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q     macrocell40   1250   1250  15429  RISE       1
\PDM_CIC:Comb_L:f0_load\/main_2  macrocell44   4469   5719  35215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f0_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u1\/f0_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u1\/clock
Path slack     : 35240p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7275
-------------------------------------   ---- 
End-of-path arrival time (ps)           7275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f0_load\/q                macrocell44      1250   1250  33727  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/f0_load  datapathcell10   6025   7275  35240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:out_fifo_full\/q
Path End       : \PDM_CIC:wire_comb_ov_l\/main_1
Capture Clock  : \PDM_CIC:wire_comb_ov_l\/clock_0
Path slack     : 35280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:out_fifo_full\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:out_fifo_full\/q  macrocell48   1250   1250  35280  RISE       1
\PDM_CIC:wire_comb_ov_l\/main_1   macrocell90   4404   5654  35280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_l\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:cs_addr_1\/main_1
Capture Clock  : \PDM_CIC:Integrator:cs_addr_1\/clock_0
Path slack     : 35298p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q       macrocell64   1250   1250  12419  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/main_1  macrocell64   4386   5636  35298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:cs_addr_2\/main_1
Capture Clock  : \PDM_CIC:Integrator:cs_addr_2\/clock_0
Path slack     : 35298p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q       macrocell64   1250   1250  12419  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/main_1  macrocell65   4386   5636  35298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:right_shift_msb\/main_2
Capture Clock  : \PDM_CIC:Comb_R:right_shift_msb\/clock_0
Path slack     : 35330p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q             macrocell52   1250   1250  15325  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/main_2  macrocell61   4355   5605  35330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell61         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:cnt_enable\/main_2
Capture Clock  : \PDM_CIC:Integrator:cnt_enable\/clock_0
Path slack     : 35342p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q        macrocell63   1250   1250  12859  RISE       1
\PDM_CIC:Integrator:cnt_enable\/main_2  macrocell62   4343   5593  35342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cnt_enable\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_l\/main_2
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_l\/clock_0
Path slack     : 35342p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q            macrocell63   1250   1250  12859  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/main_2  macrocell72   4343   5593  35342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell72         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_r\/main_2
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_r\/clock_0
Path slack     : 35342p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q            macrocell63   1250   1250  12859  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/main_2  macrocell73   4343   5593  35342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell73         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_1\/main_0
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_1\/clock_0
Path slack     : 35498p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           5436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q               macrocell54   1250   1250  15829  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/main_0  macrocell51   4186   5436  35498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/q
Path End       : \PDM_CIC:Net_2665\/main_2
Capture Clock  : \PDM_CIC:Net_2665\/clock_0
Path slack     : 35512p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0       macrocell83         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/q  macrocell83   1250   1250  35512  RISE       1
\PDM_CIC:Net_2665\/main_2                       macrocell77   4172   5422  35512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2665\/clock_0                                 macrocell77         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_3
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0
Path slack     : 35512p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0       macrocell83         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/q       macrocell83   1250   1250  35512  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_3  macrocell83   4172   5422  35512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0       macrocell83         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f0_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u2\/f0_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u2\/clock
Path slack     : 35515p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6999
-------------------------------------   ---- 
End-of-path arrival time (ps)           6999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell56         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f0_load\/q                macrocell56      1250   1250  30980  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/f0_load  datapathcell15   5749   6999  35515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:d0_reg_updated\/main_0
Capture Clock  : \PDM_CIC:Comb_L:d0_reg_updated\/clock_0
Path slack     : 35535p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q            macrocell42   1250   1250  15594  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/main_0  macrocell43   4150   5400  35535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_5
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 35535p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_1\/q  macrocell51   1250   1250  34992  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_5     macrocell52   4149   5399  35535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/main_3
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 35535p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_1\/q  macrocell51   1250   1250  34992  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/main_3     macrocell54   4149   5399  35535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:f1_load\/main_0
Capture Clock  : \PDM_CIC:Comb_L:f1_load\/clock_0
Path slack     : 35536p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q     macrocell42   1250   1250  15594  RISE       1
\PDM_CIC:Comb_L:f1_load\/main_0  macrocell45   4148   5398  35536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/q
Path End       : \PDM_CIC:Net_2664\/main_2
Capture Clock  : \PDM_CIC:Net_2664\/clock_0
Path slack     : 35628p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5307
-------------------------------------   ---- 
End-of-path arrival time (ps)           5307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0      macrocell87         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/q  macrocell87   1250   1250  35628  RISE       1
\PDM_CIC:Net_2664\/main_2                        macrocell76   4057   5307  35628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2664\/clock_0                                 macrocell76         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_3
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0
Path slack     : 35628p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5307
-------------------------------------   ---- 
End-of-path arrival time (ps)           5307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0      macrocell87         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/q       macrocell87   1250   1250  35628  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_3  macrocell87   4057   5307  35628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0      macrocell87         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f1_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u2\/f1_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u2\/clock
Path slack     : 35703p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6892
-------------------------------------   ---- 
End-of-path arrival time (ps)           6892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f1_load\/q                macrocell57      1250   1250  35703  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/f1_load  datapathcell15   5642   6892  35703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:cs_addr_1\/main_0
Capture Clock  : \PDM_CIC:Integrator:cs_addr_1\/clock_0
Path slack     : 35755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q       macrocell65   1250   1250  12288  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/main_0  macrocell64   3930   5180  35755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:cs_addr_2\/main_0
Capture Clock  : \PDM_CIC:Integrator:cs_addr_2\/clock_0
Path slack     : 35755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q       macrocell65   1250   1250  12288  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/main_0  macrocell65   3930   5180  35755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f0_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u0\/f0_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u0\/clock
Path slack     : 35782p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6733
-------------------------------------   ---- 
End-of-path arrival time (ps)           6733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f0_load\/q                macrocell44     1250   1250  33727  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/f0_load  datapathcell9   5483   6733  35782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_2
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 35789p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q       macrocell40   1250   1250  15429  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_2  macrocell40   3896   5146  35789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_2
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 35789p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q       macrocell40   1250   1250  15429  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_2  macrocell41   3896   5146  35789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_1\/main_0
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_1\/clock_0
Path slack     : 35842p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5092
-------------------------------------   ---- 
End-of-path arrival time (ps)           5092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q               macrocell42   1250   1250  15594  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/main_0  macrocell39   3842   5092  35842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell39         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3458/q
Path End       : Net_3458/main_0
Capture Clock  : Net_3458/clock_0
Path slack     : 35922p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3458/q       macrocell5    1250   1250  35922  RISE       1
Net_3458/main_0  macrocell5    3762   5012  35922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:Counter7\/tc
Path End       : \PDM_CIC:Integrator:f0_load\/main_0
Capture Clock  : \PDM_CIC:Integrator:f0_load\/clock_0
Path slack     : 36043p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:Counter7\/clock                        count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:Counter7\/tc     count7cell    2580   2580  36043  RISE       1
\PDM_CIC:Integrator:f0_load\/main_0  macrocell66   2312   4892  36043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/main_1
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 36061p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q       macrocell41   1250   1250  16387  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/main_1  macrocell42   3623   4873  36061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:f0_load\/main_1
Capture Clock  : \PDM_CIC:Comb_L:f0_load\/clock_0
Path slack     : 36061p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q     macrocell41   1250   1250  16387  RISE       1
\PDM_CIC:Comb_L:f0_load\/main_1  macrocell44   3623   4873  36061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_1
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 36081p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q       macrocell41   1250   1250  16387  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_1  macrocell40   3604   4854  36081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_1
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 36081p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q       macrocell41   1250   1250  16387  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_1  macrocell41   3604   4854  36081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:cs_addr_0\/main_2
Capture Clock  : \PDM_CIC:Integrator:cs_addr_0\/clock_0
Path slack     : 36091p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q       macrocell63   1250   1250  12859  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/main_2  macrocell63   3593   4843  36091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock
Path slack     : 36095p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6419
-------------------------------------   ---- 
End-of-path arrival time (ps)           6419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell66      1250   1250  31989  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/f0_load  datapathcell18   5169   6419  36095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock               datapathcell18      0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock
Path slack     : 36099p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6415
-------------------------------------   ---- 
End-of-path arrival time (ps)           6415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell66      1250   1250  31989  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/f0_load  datapathcell17   5165   6415  36099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock               datapathcell17      0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_6
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 36102p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_0\/q  macrocell38   1250   1250  35182  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_6     macrocell40   3583   4833  36102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_4
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 36102p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_0\/q  macrocell38   1250   1250  35182  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_4     macrocell41   3583   4833  36102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/main_4
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 36115p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_0\/q  macrocell38   1250   1250  35182  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/main_4     macrocell42   3570   4820  36115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:pdm_data_reg_l\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_l\/main_3
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_l\/clock_0
Path slack     : 36172p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:pdm_data_reg_l\/q       macrocell72   1250   1250  18823  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/main_3  macrocell72   3512   4762  36172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell72         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:first_count_1\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_3
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 36188p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_1\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:first_count_1\/q   macrocell59   1250   1250  36188  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_3  macrocell52   3496   4746  36188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2654\/q
Path End       : \PDM_CIC:Comb_L:d0_reg_updated\/main_4
Capture Clock  : \PDM_CIC:Comb_L:d0_reg_updated\/clock_0
Path slack     : 36291p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2654\/clock_0                                 macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2654\/q                    macrocell75   1250   1250  36291  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/main_4  macrocell43   3393   4643  36291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/main_3
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 36300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_1\/q  macrocell39   1250   1250  36300  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/main_3     macrocell42   3385   4635  36300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_5
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 36308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_1\/q  macrocell39   1250   1250  36300  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_5     macrocell40   3377   4627  36308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_3
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 36308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_1\/q  macrocell39   1250   1250  36300  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_3     macrocell41   3377   4627  36308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_1\/main_4
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_1\/clock_0
Path slack     : 36372p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_0\/q       macrocell50   1250   1250  33982  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/main_4  macrocell51   3313   4563  36372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_0
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 36397p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q       macrocell54   1250   1250  15829  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_0  macrocell53   3287   4537  36397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:d0_reg_updated\/main_0
Capture Clock  : \PDM_CIC:Comb_R:d0_reg_updated\/clock_0
Path slack     : 36397p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q            macrocell54   1250   1250  15829  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/main_0  macrocell55   3287   4537  36397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:f0_load\/main_0
Capture Clock  : \PDM_CIC:Comb_R:f0_load\/clock_0
Path slack     : 36397p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q     macrocell54   1250   1250  15829  RISE       1
\PDM_CIC:Comb_R:f0_load\/main_0  macrocell56   3287   4537  36397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell56         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_0
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 36409p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q       macrocell54   1250   1250  15829  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_0  macrocell52   3275   4525  36409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/main_0
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 36409p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q       macrocell54   1250   1250  15829  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/main_0  macrocell54   3275   4525  36409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_2
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 36423p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q       macrocell52   1250   1250  15325  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_2  macrocell52   3261   4511  36423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/main_2
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 36423p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q       macrocell52   1250   1250  15325  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/main_2  macrocell54   3261   4511  36423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f1_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u3\/f1_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u3\/clock
Path slack     : 36434p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f1_load\/q                macrocell45      1250   1250  36434  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/f1_load  datapathcell12   4910   6160  36434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f1_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u2\/f1_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u2\/clock
Path slack     : 36434p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f1_load\/q                macrocell45      1250   1250  36434  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/f1_load  datapathcell11   4910   6160  36434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2665\/q
Path End       : \PDM_CIC:Comb_R:d0_reg_updated\/main_4
Capture Clock  : \PDM_CIC:Comb_R:d0_reg_updated\/clock_0
Path slack     : 36455p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2665\/clock_0                                 macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2665\/q                    macrocell77   1250   1250  36455  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/main_4  macrocell55   3229   4479  36455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:first_count_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_3
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 36461p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:first_count_1\/q   macrocell47   1250   1250  36461  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_3  macrocell40   3223   4473  36461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:first_count_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_4
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 36464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:first_count_0\/q   macrocell46   1250   1250  36464  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_4  macrocell40   3220   4470  36464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:first_count_0\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_4
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 36485p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_0\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:first_count_0\/q   macrocell58   1250   1250  36485  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_4  macrocell52   3199   4449  36485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_0
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 36596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q       macrocell42   1250   1250  15594  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_0  macrocell40   3088   4338  36596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_0
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 36596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q       macrocell42   1250   1250  15594  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_0  macrocell41   3088   4338  36596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_1
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 36600p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q       macrocell53   1250   1250  14809  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_1  macrocell53   3084   4334  36600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:d0_reg_updated\/main_1
Capture Clock  : \PDM_CIC:Comb_R:d0_reg_updated\/clock_0
Path slack     : 36600p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q            macrocell53   1250   1250  14809  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/main_1  macrocell55   3084   4334  36600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:f0_load\/main_1
Capture Clock  : \PDM_CIC:Comb_R:f0_load\/clock_0
Path slack     : 36600p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q     macrocell53   1250   1250  14809  RISE       1
\PDM_CIC:Comb_R:f0_load\/main_1  macrocell56   3084   4334  36600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell56         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/main_0
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 36601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q       macrocell42   1250   1250  15594  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/main_0  macrocell42   3083   4333  36601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:f0_load\/main_0
Capture Clock  : \PDM_CIC:Comb_L:f0_load\/clock_0
Path slack     : 36601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q     macrocell42   1250   1250  15594  RISE       1
\PDM_CIC:Comb_L:f0_load\/main_0  macrocell44   3083   4333  36601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:right_shift_msb\/q
Path End       : \PDM_CIC:Comb_L:right_shift_msb\/main_3
Capture Clock  : \PDM_CIC:Comb_L:right_shift_msb\/clock_0
Path slack     : 36602p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:right_shift_msb\/q       macrocell49   1250   1250  33265  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/main_3  macrocell49   3082   4332  36602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f1_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u3\/f1_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u3\/clock
Path slack     : 36668p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f1_load\/q                macrocell57      1250   1250  35703  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/f1_load  datapathcell16   4676   5926  36668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_1
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 36720p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q       macrocell53   1250   1250  14809  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_1  macrocell52   2964   4214  36720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/main_1
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 36720p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q       macrocell53   1250   1250  14809  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/main_1  macrocell54   2964   4214  36720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:out_fifo_full_r\/q
Path End       : \PDM_CIC:Net_3010\/main_1
Capture Clock  : \PDM_CIC:Net_3010\/clock_0
Path slack     : 36789p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:out_fifo_full_r\/clock_0               macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:out_fifo_full_r\/q  macrocell71   1250   1250  36789  RISE       1
\PDM_CIC:Net_3010\/main_1               macrocell79   2895   4145  36789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3010\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/q
Path End       : \PDM_CIC:Net_2654\/main_2
Capture Clock  : \PDM_CIC:Net_2654\/clock_0
Path slack     : 36908p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0       macrocell81         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/q  macrocell81   1250   1250  36908  RISE       1
\PDM_CIC:Net_2654\/main_2                       macrocell75   2777   4027  36908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2654\/clock_0                                 macrocell75         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_3
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0
Path slack     : 36908p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0       macrocell81         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/q       macrocell81   1250   1250  36908  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_3  macrocell81   2777   4027  36908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0       macrocell81         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:genblk2:dp32:u1\/sor
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u0\/sil
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u0\/clock
Path slack     : 36984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5950
------------------------------------------------   ----- 
End-of-path required time (ps)                     38494

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1510
-------------------------------------   ---- 
End-of-path arrival time (ps)           1510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:genblk2:dp32:u1\/sor  datapathcell10   1510   1510  36984  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/sil  datapathcell9       0   1510  36984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:genblk2:dp32:u2\/sor
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u1\/sil
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u1\/clock
Path slack     : 36984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5950
------------------------------------------------   ----- 
End-of-path required time (ps)                     38494

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1510
-------------------------------------   ---- 
End-of-path arrival time (ps)           1510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:genblk2:dp32:u2\/sor  datapathcell11   1510   1510  36984  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/sil  datapathcell10      0   1510  36984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:genblk2:dp32:u3\/sor
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u2\/sil
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u2\/clock
Path slack     : 36984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5950
------------------------------------------------   ----- 
End-of-path required time (ps)                     38494

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1510
-------------------------------------   ---- 
End-of-path arrival time (ps)           1510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:genblk2:dp32:u3\/sor  datapathcell12   1510   1510  36984  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/sil  datapathcell11      0   1510  36984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:genblk2:dp32:u1\/sor
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u0\/sil
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u0\/clock
Path slack     : 36984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5950
------------------------------------------------   ----- 
End-of-path required time (ps)                     38494

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1510
-------------------------------------   ---- 
End-of-path arrival time (ps)           1510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:genblk2:dp32:u1\/sor  datapathcell14   1510   1510  36984  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/sil  datapathcell13      0   1510  36984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:genblk2:dp32:u2\/sor
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u1\/sil
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u1\/clock
Path slack     : 36984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5950
------------------------------------------------   ----- 
End-of-path required time (ps)                     38494

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1510
-------------------------------------   ---- 
End-of-path arrival time (ps)           1510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:genblk2:dp32:u2\/sor  datapathcell15   1510   1510  36984  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/sil  datapathcell14      0   1510  36984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:genblk2:dp32:u3\/sor
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u2\/sil
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u2\/clock
Path slack     : 36984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5950
------------------------------------------------   ----- 
End-of-path required time (ps)                     38494

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1510
-------------------------------------   ---- 
End-of-path arrival time (ps)           1510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:genblk2:dp32:u3\/sor  datapathcell16   1510   1510  36984  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/sil  datapathcell15      0   1510  36984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:d0_reg_updated\/q
Path End       : \PDM_CIC:Comb_L:d0_reg_updated\/main_3
Capture Clock  : \PDM_CIC:Comb_L:d0_reg_updated\/clock_0
Path slack     : 37044p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:d0_reg_updated\/q       macrocell43   1250   1250  37044  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/main_3  macrocell43   2641   3891  37044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_0\/main_3
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_0\/clock_0
Path slack     : 37044p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_0\/q       macrocell38   1250   1250  35182  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/main_3  macrocell38   2640   3890  37044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2654\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0
Path slack     : 37053p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2654\/clock_0                                 macrocell75         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2654\/q                                 macrocell75   1250   1250  36291  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_1  macrocell81   2632   3882  37053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0       macrocell81         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_1\/q
Path End       : \PDM_CIC:Integrator:cnt_enable\/main_3
Capture Clock  : \PDM_CIC:Integrator:cnt_enable\/clock_0
Path slack     : 37083p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_1\/clock_0                 macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_1\/q    macrocell69   1250   1250  37083  RISE       1
\PDM_CIC:Integrator:cnt_enable\/main_3  macrocell62   2601   3851  37083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cnt_enable\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_1\/q
Path End       : \PDM_CIC:Integrator:first_count_0\/main_0
Capture Clock  : \PDM_CIC:Integrator:first_count_0\/clock_0
Path slack     : 37083p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_1\/clock_0                 macrocell69         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_1\/q       macrocell69   1250   1250  37083  RISE       1
\PDM_CIC:Integrator:first_count_0\/main_0  macrocell68   2601   3851  37083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_0\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:d0_reg_updated\/q
Path End       : \PDM_CIC:Comb_R:d0_reg_updated\/main_3
Capture Clock  : \PDM_CIC:Comb_R:d0_reg_updated\/clock_0
Path slack     : 37084p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:d0_reg_updated\/q       macrocell55   1250   1250  37084  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/main_3  macrocell55   2600   3850  37084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_1\/q
Path End       : \PDM_CIC:Integrator:cs_addr_0\/main_3
Capture Clock  : \PDM_CIC:Integrator:cs_addr_0\/clock_0
Path slack     : 37088p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_1\/clock_0                 macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_1\/q   macrocell69   1250   1250  37083  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/main_3  macrocell63   2596   3846  37088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_1\/q
Path End       : \PDM_CIC:Integrator:first_count_1\/main_0
Capture Clock  : \PDM_CIC:Integrator:first_count_1\/clock_0
Path slack     : 37088p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_1\/clock_0                 macrocell69         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_1\/q       macrocell69   1250   1250  37083  RISE       1
\PDM_CIC:Integrator:first_count_1\/main_0  macrocell69   2596   3846  37088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_1\/clock_0                 macrocell69         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:first_count_1\/q
Path End       : \PDM_CIC:Comb_R:first_count_1\/main_0
Capture Clock  : \PDM_CIC:Comb_R:first_count_1\/clock_0
Path slack     : 37104p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_1\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:first_count_1\/q       macrocell59   1250   1250  36188  RISE       1
\PDM_CIC:Comb_R:first_count_1\/main_0  macrocell59   2581   3831  37104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_1\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:first_count_1\/q
Path End       : \PDM_CIC:Comb_R:first_count_0\/main_0
Capture Clock  : \PDM_CIC:Comb_R:first_count_0\/clock_0
Path slack     : 37105p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_1\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:first_count_1\/q       macrocell59   1250   1250  36188  RISE       1
\PDM_CIC:Comb_R:first_count_0\/main_0  macrocell58   2580   3830  37105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_0\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_0\/q
Path End       : \PDM_CIC:Integrator:cs_addr_0\/main_4
Capture Clock  : \PDM_CIC:Integrator:cs_addr_0\/clock_0
Path slack     : 37107p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_0\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_0\/q   macrocell68   1250   1250  37107  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/main_4  macrocell63   2577   3827  37107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_0\/q
Path End       : \PDM_CIC:Integrator:first_count_1\/main_1
Capture Clock  : \PDM_CIC:Integrator:first_count_1\/clock_0
Path slack     : 37107p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_0\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_0\/q       macrocell68   1250   1250  37107  RISE       1
\PDM_CIC:Integrator:first_count_1\/main_1  macrocell69   2577   3827  37107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_1\/clock_0                 macrocell69         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_0\/q
Path End       : \PDM_CIC:Integrator:cnt_enable\/main_4
Capture Clock  : \PDM_CIC:Integrator:cnt_enable\/clock_0
Path slack     : 37108p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_0\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_0\/q    macrocell68   1250   1250  37107  RISE       1
\PDM_CIC:Integrator:cnt_enable\/main_4  macrocell62   2576   3826  37108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cnt_enable\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_0\/q
Path End       : \PDM_CIC:Integrator:first_count_0\/main_1
Capture Clock  : \PDM_CIC:Integrator:first_count_0\/clock_0
Path slack     : 37108p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_0\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_0\/q       macrocell68   1250   1250  37107  RISE       1
\PDM_CIC:Integrator:first_count_0\/main_1  macrocell68   2576   3826  37108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_0\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_0\/main_3
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_0\/clock_0
Path slack     : 37156p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_0\/q       macrocell50   1250   1250  33982  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/main_3  macrocell50   2529   3779  37156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2548\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0
Path slack     : 37163p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2548\/clock_0                                 macrocell74         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2548\/q                                  macrocell74   1250   1250  34128  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_0  macrocell85   2522   3772  37163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0      macrocell85         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/q
Path End       : \PDM_CIC:Net_2548\/main_2
Capture Clock  : \PDM_CIC:Net_2548\/clock_0
Path slack     : 37164p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0      macrocell85         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/q  macrocell85   1250   1250  37164  RISE       1
\PDM_CIC:Net_2548\/main_2                        macrocell74   2520   3770  37164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2548\/clock_0                                 macrocell74         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_3
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0
Path slack     : 37164p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0      macrocell85         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/q       macrocell85   1250   1250  37164  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_3  macrocell85   2520   3770  37164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0      macrocell85         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock
Path slack     : 37210p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell66      1250   1250  31989  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/f0_load  datapathcell19   4055   5305  37210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock               datapathcell19      0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock
Path slack     : 37213p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell66      1250   1250  31989  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/f0_load  datapathcell20   4051   5301  37213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock               datapathcell20      0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:Counter7\/reset
Capture Clock  : \PDM_CIC:Integrator:Counter7\/clock
Path slack     : 37243p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Integrator:Counter7\/reset             count7cell     4621   7201  37243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:Counter7\/clock                        count7cell          0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:f0_load\/ar_0
Capture Clock  : \PDM_CIC:Integrator:f0_load\/clock_0
Path slack     : 37243p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Integrator:f0_load\/ar_0               macrocell66    4621   7201  37243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:f1_load\/ar_0
Capture Clock  : \PDM_CIC:Integrator:f1_load\/clock_0
Path slack     : 37243p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Integrator:f1_load\/ar_0               macrocell67    4621   7201  37243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:out_fifo_full_l\/ar_0
Capture Clock  : \PDM_CIC:Integrator:out_fifo_full_l\/clock_0
Path slack     : 37243p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Integrator:out_fifo_full_l\/ar_0       macrocell70    4621   7201  37243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:out_fifo_full_l\/clock_0               macrocell70         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : Net_3458/ar_0
Capture Clock  : Net_3458/clock_0
Path slack     : 37244p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
Net_3458/ar_0                                   macrocell5     4621   7201  37244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f1_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u1\/f1_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u1\/clock
Path slack     : 37332p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f1_load\/q                macrocell57      1250   1250  35703  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/f1_load  datapathcell14   4013   5263  37332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2665\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0
Path slack     : 37367p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2665\/clock_0                                 macrocell77         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2665\/q                                 macrocell77   1250   1250  36455  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_0  macrocell83   2318   3568  37367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0       macrocell83         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_1\/main_3
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_1\/clock_0
Path slack     : 37376p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_1\/q       macrocell51   1250   1250  34992  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/main_3  macrocell51   2309   3559  37376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:first_count_1\/q
Path End       : \PDM_CIC:Comb_L:first_count_0\/main_0
Capture Clock  : \PDM_CIC:Comb_L:first_count_0\/clock_0
Path slack     : 37377p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:first_count_1\/q       macrocell47   1250   1250  36461  RISE       1
\PDM_CIC:Comb_L:first_count_0\/main_0  macrocell46   2308   3558  37377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:first_count_1\/q
Path End       : \PDM_CIC:Comb_L:first_count_1\/main_0
Capture Clock  : \PDM_CIC:Comb_L:first_count_1\/clock_0
Path slack     : 37377p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:first_count_1\/q       macrocell47   1250   1250  36461  RISE       1
\PDM_CIC:Comb_L:first_count_1\/main_0  macrocell47   2308   3558  37377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:first_count_0\/q
Path End       : \PDM_CIC:Comb_L:first_count_0\/main_1
Capture Clock  : \PDM_CIC:Comb_L:first_count_0\/clock_0
Path slack     : 37380p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:first_count_0\/q       macrocell46   1250   1250  36464  RISE       1
\PDM_CIC:Comb_L:first_count_0\/main_1  macrocell46   2304   3554  37380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:first_count_0\/q
Path End       : \PDM_CIC:Comb_L:first_count_1\/main_1
Capture Clock  : \PDM_CIC:Comb_L:first_count_1\/clock_0
Path slack     : 37380p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:first_count_0\/q       macrocell46   1250   1250  36464  RISE       1
\PDM_CIC:Comb_L:first_count_1\/main_1  macrocell47   2304   3554  37380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:first_count_0\/q
Path End       : \PDM_CIC:Comb_R:first_count_0\/main_1
Capture Clock  : \PDM_CIC:Comb_R:first_count_0\/clock_0
Path slack     : 37392p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_0\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:first_count_0\/q       macrocell58   1250   1250  36485  RISE       1
\PDM_CIC:Comb_R:first_count_0\/main_1  macrocell58   2292   3542  37392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_0\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:pdm_data_reg_r\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_r\/main_3
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_r\/clock_0
Path slack     : 37397p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:pdm_data_reg_r\/q       macrocell73   1250   1250  21532  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/main_3  macrocell73   2287   3537  37397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell73         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:first_count_0\/q
Path End       : \PDM_CIC:Comb_R:first_count_1\/main_1
Capture Clock  : \PDM_CIC:Comb_R:first_count_1\/clock_0
Path slack     : 37400p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_0\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:first_count_0\/q       macrocell58   1250   1250  36485  RISE       1
\PDM_CIC:Comb_R:first_count_1\/main_1  macrocell59   2284   3534  37400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_1\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_1\/main_3
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_1\/clock_0
Path slack     : 37401p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_1\/q       macrocell39   1250   1250  36300  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/main_3  macrocell39   2284   3534  37401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell39         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2664\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0
Path slack     : 37432p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2664\/clock_0                                 macrocell76         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2664\/q                                  macrocell76   1250   1250  34300  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_0  macrocell87   2252   3502  37432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0      macrocell87         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f1_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u0\/f1_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u0\/clock
Path slack     : 37520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f1_load\/q                macrocell45     1250   1250  36434  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/f1_load  datapathcell9   3825   5075  37520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f1_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u1\/f1_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u1\/clock
Path slack     : 37520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5074
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f1_load\/q                macrocell45      1250   1250  36434  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/f1_load  datapathcell10   3824   5074  37520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f1_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u0\/f1_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u0\/clock
Path slack     : 37860p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f1_load\/q                macrocell57      1250   1250  35703  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/f1_load  datapathcell13   3485   4735  37860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:cs_addr_1\/ar_0
Capture Clock  : \PDM_CIC:Integrator:cs_addr_1\/clock_0
Path slack     : 38361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6083
-------------------------------------   ---- 
End-of-path arrival time (ps)           6083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/ar_0             macrocell64    3503   6083  38361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:cs_addr_2\/ar_0
Capture Clock  : \PDM_CIC:Integrator:cs_addr_2\/clock_0
Path slack     : 38361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6083
-------------------------------------   ---- 
End-of-path arrival time (ps)           6083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  31074  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/ar_0             macrocell65    3503   6083  38361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Tx:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:Tx:TxStsReg\/status_0
Capture Clock  : \I2S:Tx:TxStsReg\/clock
Path slack     : 160993p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -1570
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             176208

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15215
-------------------------------------   ----- 
End-of-path arrival time (ps)           15215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:dpTx:u0\/clock                                     datapathcell8       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:Tx:dpTx:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  160993  RISE       1
\I2S:tx_status_0\/main_2           macrocell35     3722   9002  160993  RISE       1
\I2S:tx_status_0\/q                macrocell35     3350  12352  160993  RISE       1
\I2S:Tx:TxStsReg\/status_0         statusicell1    2863  15215  160993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:TxStsReg\/clock                                    statusicell1        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:tx_state_1\/q
Path End       : \I2S:Tx:dpTx:u0\/cs_addr_1
Capture Clock  : \I2S:Tx:dpTx:u0\/clock
Path slack     : 162037p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                               -10970
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             166808

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell34         0      0  RISE       1

Data path
pin name                    model name     delay     AT   slack  edge  Fanout
--------------------------  -------------  -----  -----  ------  ----  ------
\I2S:tx_state_1\/q          macrocell34     1250   1250  162037  RISE       1
\I2S:Tx:dpTx:u0\/cs_addr_1  datapathcell8   3520   4770  162037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:dpTx:u0\/clock                                     datapathcell8       0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:tx_state_0\/q
Path End       : \I2S:Tx:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S:Tx:dpTx:u0\/clock
Path slack     : 162049p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                               -10970
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             166808

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell33         0      0  RISE       1

Data path
pin name                    model name     delay     AT   slack  edge  Fanout
--------------------------  -------------  -----  -----  ------  ----  ------
\I2S:tx_state_0\/q          macrocell33     1250   1250  162049  RISE       1
\I2S:Tx:dpTx:u0\/cs_addr_0  datapathcell8   3509   4759  162049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:dpTx:u0\/clock                                     datapathcell8       0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Tx:dpTx:u0\/so_comb
Path End       : Net_2161/main_0
Capture Clock  : Net_2161/clock_0
Path slack     : 163766p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10502
-------------------------------------   ----- 
End-of-path arrival time (ps)           10502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:dpTx:u0\/clock                                     datapathcell8       0      0  RISE       1

Data path
pin name                  model name     delay     AT   slack  edge  Fanout
------------------------  -------------  -----  -----  ------  ----  ------
\I2S:Tx:dpTx:u0\/so_comb  datapathcell8   4550   4550  163766  RISE       1
Net_2161/main_0           macrocell2      5952  10502  163766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Sync:CtlReg\/control_2
Path End       : \I2S:reset\/main_0
Capture Clock  : \I2S:reset\/clock_0
Path slack     : 164159p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10109
-------------------------------------   ----- 
End-of-path arrival time (ps)           10109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Sync:CtlReg\/clock                                    controlcell2        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\I2S:Sync:CtlReg\/control_2  controlcell2   2580   2580  164159  RISE       1
\I2S:reset\/main_0           macrocell32    7529  10109  164159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:reset\/clock_0                                        macrocell32         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_6
Path End       : Net_2586/main_1
Capture Clock  : Net_2586/clock_0
Path slack     : 164294p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9974
-------------------------------------   ---- 
End-of-path arrival time (ps)           9974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_6  count7cell    2110   2110  164294  RISE       1
Net_2586/main_1           macrocell3    7864   9974  164294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2586/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Tx:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:tx_underflow_sticky\/main_3
Capture Clock  : \I2S:tx_underflow_sticky\/clock_0
Path slack     : 164702p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9566
-------------------------------------   ---- 
End-of-path arrival time (ps)           9566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:dpTx:u0\/clock                                     datapathcell8       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:Tx:dpTx:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  160993  RISE       1
\I2S:tx_underflow_sticky\/main_3   macrocell36     4286   9566  164702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_underflow_sticky\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Sync:CtlReg\/control_2
Path End       : \I2S:txenable\/main_1
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 165703p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8565
-------------------------------------   ---- 
End-of-path arrival time (ps)           8565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Sync:CtlReg\/clock                                    controlcell2        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\I2S:Sync:CtlReg\/control_2  controlcell2   2580   2580  164159  RISE       1
\I2S:txenable\/main_1        macrocell37    5985   8565  165703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Sync:CtlReg\/control_2
Path End       : \I2S:BitCounter\/enable
Capture Clock  : \I2S:BitCounter\/clock
Path slack     : 165842p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3340
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174438

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8596
-------------------------------------   ---- 
End-of-path arrival time (ps)           8596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Sync:CtlReg\/clock                                    controlcell2        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\I2S:Sync:CtlReg\/control_2  controlcell2   2580   2580  164159  RISE       1
\I2S:BitCounter\/enable      count7cell     6016   8596  165842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:txenable\/q
Path End       : \I2S:txenable\/main_10
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 167341p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6927
-------------------------------------   ---- 
End-of-path arrival time (ps)           6927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\I2S:txenable\/q        macrocell37   1250   1250  167341  RISE       1
\I2S:txenable\/main_10  macrocell37   5677   6927  167341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_0
Path End       : \I2S:tx_state_0\/main_0
Capture Clock  : \I2S:tx_state_0\/clock_0
Path slack     : 167941p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6327
-------------------------------------   ---- 
End-of-path arrival time (ps)           6327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_0  count7cell    2110   2110  167941  RISE       1
\I2S:tx_state_0\/main_0   macrocell33   4217   6327  167941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_0
Path End       : \I2S:tx_state_1\/main_0
Capture Clock  : \I2S:tx_state_1\/clock_0
Path slack     : 167941p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6327
-------------------------------------   ---- 
End-of-path arrival time (ps)           6327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_0  count7cell    2110   2110  167941  RISE       1
\I2S:tx_state_1\/main_0   macrocell34   4217   6327  167941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell34         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:txenable\/q
Path End       : \I2S:tx_state_0\/main_6
Capture Clock  : \I2S:tx_state_0\/clock_0
Path slack     : 167986p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2S:txenable\/q         macrocell37   1250   1250  167341  RISE       1
\I2S:tx_state_0\/main_6  macrocell33   5032   6282  167986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:txenable\/q
Path End       : \I2S:tx_state_1\/main_6
Capture Clock  : \I2S:tx_state_1\/clock_0
Path slack     : 167986p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2S:txenable\/q         macrocell37   1250   1250  167341  RISE       1
\I2S:tx_state_1\/main_6  macrocell34   5032   6282  167986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell34         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Sync:CtlReg\/control_0
Path End       : \I2S:txenable\/main_2
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 168320p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Sync:CtlReg\/clock                                    controlcell2        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\I2S:Sync:CtlReg\/control_0  controlcell2   2580   2580  168320  RISE       1
\I2S:txenable\/main_2        macrocell37    3368   5948  168320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_3
Path End       : \I2S:tx_state_0\/main_3
Capture Clock  : \I2S:tx_state_0\/clock_0
Path slack     : 168728p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_3  count7cell    2110   2110  168728  RISE       1
\I2S:tx_state_0\/main_3   macrocell33   3429   5539  168728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_3
Path End       : \I2S:tx_state_1\/main_3
Capture Clock  : \I2S:tx_state_1\/clock_0
Path slack     : 168728p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_3  count7cell    2110   2110  168728  RISE       1
\I2S:tx_state_1\/main_3   macrocell34   3429   5539  168728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell34         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_1
Path End       : \I2S:tx_state_0\/main_5
Capture Clock  : \I2S:tx_state_0\/clock_0
Path slack     : 168736p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5532
-------------------------------------   ---- 
End-of-path arrival time (ps)           5532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_1  count7cell    2110   2110  168736  RISE       1
\I2S:tx_state_0\/main_5   macrocell33   3422   5532  168736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_1
Path End       : \I2S:tx_state_1\/main_5
Capture Clock  : \I2S:tx_state_1\/clock_0
Path slack     : 168736p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5532
-------------------------------------   ---- 
End-of-path arrival time (ps)           5532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_1  count7cell    2110   2110  168736  RISE       1
\I2S:tx_state_1\/main_5   macrocell34   3422   5532  168736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell34         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_2
Path End       : \I2S:tx_state_0\/main_4
Capture Clock  : \I2S:tx_state_0\/clock_0
Path slack     : 168746p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5522
-------------------------------------   ---- 
End-of-path arrival time (ps)           5522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_2  count7cell    2110   2110  168746  RISE       1
\I2S:tx_state_0\/main_4   macrocell33   3412   5522  168746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_2
Path End       : \I2S:tx_state_1\/main_4
Capture Clock  : \I2S:tx_state_1\/clock_0
Path slack     : 168746p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5522
-------------------------------------   ---- 
End-of-path arrival time (ps)           5522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_2  count7cell    2110   2110  168746  RISE       1
\I2S:tx_state_1\/main_4   macrocell34   3412   5522  168746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell34         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_6
Path End       : \I2S:txenable\/main_3
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 168885p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_6  count7cell    2110   2110  164294  RISE       1
\I2S:txenable\/main_3     macrocell37   3272   5382  168885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_5
Path End       : \I2S:tx_state_0\/main_1
Capture Clock  : \I2S:tx_state_0\/clock_0
Path slack     : 168912p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_5  count7cell    2110   2110  168912  RISE       1
\I2S:tx_state_0\/main_1   macrocell33   3246   5356  168912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_5
Path End       : \I2S:tx_state_1\/main_1
Capture Clock  : \I2S:tx_state_1\/clock_0
Path slack     : 168912p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_5  count7cell    2110   2110  168912  RISE       1
\I2S:tx_state_1\/main_1   macrocell34   3246   5356  168912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell34         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_4
Path End       : \I2S:tx_state_0\/main_2
Capture Clock  : \I2S:tx_state_0\/clock_0
Path slack     : 168919p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_4  count7cell    2110   2110  168919  RISE       1
\I2S:tx_state_0\/main_2   macrocell33   3238   5348  168919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_4
Path End       : \I2S:tx_state_1\/main_2
Capture Clock  : \I2S:tx_state_1\/clock_0
Path slack     : 168919p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_4  count7cell    2110   2110  168919  RISE       1
\I2S:tx_state_1\/main_2   macrocell34   3238   5348  168919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell34         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Sync:CtlReg\/control_0
Path End       : \I2S:tx_underflow_sticky\/main_0
Capture Clock  : \I2S:tx_underflow_sticky\/clock_0
Path slack     : 169057p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Sync:CtlReg\/clock                                    controlcell2        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:Sync:CtlReg\/control_0       controlcell2   2580   2580  168320  RISE       1
\I2S:tx_underflow_sticky\/main_0  macrocell36    2631   5211  169057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_underflow_sticky\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_0
Path End       : \I2S:txenable\/main_0
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 169483p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_0  count7cell    2110   2110  167941  RISE       1
\I2S:txenable\/main_0     macrocell37   2675   4785  169483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_3
Path End       : \I2S:txenable\/main_6
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 169501p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_3  count7cell    2110   2110  168728  RISE       1
\I2S:txenable\/main_6     macrocell37   2657   4767  169501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_1
Path End       : \I2S:txenable\/main_8
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 169510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_1  count7cell    2110   2110  168736  RISE       1
\I2S:txenable\/main_8     macrocell37   2648   4758  169510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_2
Path End       : \I2S:txenable\/main_7
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 169524p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_2  count7cell    2110   2110  168746  RISE       1
\I2S:txenable\/main_7     macrocell37   2633   4743  169524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:tx_underflow_sticky\/q
Path End       : \I2S:txenable\/main_9
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 169828p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_underflow_sticky\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:tx_underflow_sticky\/q  macrocell36   1250   1250  169828  RISE       1
\I2S:txenable\/main_9        macrocell37   3190   4440  169828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_5
Path End       : \I2S:txenable\/main_4
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 169829p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_5  count7cell    2110   2110  168912  RISE       1
\I2S:txenable\/main_4     macrocell37   2329   4439  169829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_4
Path End       : \I2S:txenable\/main_5
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 169832p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_4  count7cell    2110   2110  168919  RISE       1
\I2S:txenable\/main_5     macrocell37   2326   4436  169832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:tx_state_1\/q
Path End       : \I2S:tx_underflow_sticky\/main_1
Capture Clock  : \I2S:tx_underflow_sticky\/clock_0
Path slack     : 170110p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:tx_state_1\/q                macrocell34   1250   1250  162037  RISE       1
\I2S:tx_underflow_sticky\/main_1  macrocell36   2908   4158  170110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_underflow_sticky\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:tx_state_0\/q
Path End       : \I2S:tx_underflow_sticky\/main_2
Capture Clock  : \I2S:tx_underflow_sticky\/clock_0
Path slack     : 170118p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:tx_state_0\/q                macrocell33   1250   1250  162049  RISE       1
\I2S:tx_underflow_sticky\/main_2  macrocell36   2900   4150  170118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_underflow_sticky\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:tx_underflow_sticky\/q
Path End       : \I2S:tx_underflow_sticky\/main_4
Capture Clock  : \I2S:tx_underflow_sticky\/clock_0
Path slack     : 170724p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_underflow_sticky\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:tx_underflow_sticky\/q       macrocell36   1250   1250  169828  RISE       1
\I2S:tx_underflow_sticky\/main_4  macrocell36   2294   3544  170724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_underflow_sticky\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:reset\/q
Path End       : Net_2586/main_0
Capture Clock  : Net_2586/clock_0
Path slack     : 170776p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:reset\/clock_0                                        macrocell32         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
\I2S:reset\/q    macrocell32   1250   1250  170776  RISE       1
Net_2586/main_0  macrocell3    2242   3492  170776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2586/clock_0                                           macrocell3          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

