Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov  6 16:22:18 2024
| Host         : Robin_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_block_wrapper_timing_summary_routed.rpt -pb main_block_wrapper_timing_summary_routed.pb -rpx main_block_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_block_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       17          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (28)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: main_block_i/mmu/U0/clk2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (28)
-------------------------------
 There are 28 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.389        0.000                      0                   28        0.032        0.000                      0                   28        3.000        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                ------------       ----------      --------------
clk100mhz                            {0.000 5.000}      10.000          100.000         
  clk_out1_main_block_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_main_block_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                          {0.000 5.000}      10.000          100.000         
  clk_out1_main_block_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_main_block_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100mhz                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_main_block_clk_wiz_0_0          5.389        0.000                      0                   28        0.106        0.000                      0                   28        4.500        0.000                       0                    30  
  clkfbout_main_block_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_main_block_clk_wiz_0_0_1        5.390        0.000                      0                   28        0.106        0.000                      0                   28        4.500        0.000                       0                    30  
  clkfbout_main_block_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_main_block_clk_wiz_0_0_1  clk_out1_main_block_clk_wiz_0_0          5.389        0.000                      0                   28        0.032        0.000                      0                   28  
clk_out1_main_block_clk_wiz_0_0    clk_out1_main_block_clk_wiz_0_0_1        5.389        0.000                      0                   28        0.032        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                                                                                                   
(none)                             clkfbout_main_block_clk_wiz_0_0                                       
(none)                             clkfbout_main_block_clk_wiz_0_0_1                                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz
  To Clock:  clk100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_main_block_clk_wiz_0_0
  To Clock:  clk_out1_main_block_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/clk2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 2.329ns (50.744%)  route 2.261ns (49.256%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y46         FDRE                                         r  main_block_i/mmu/U0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[5]/Q
                         net (fo=2, routed)           0.616     0.246    main_block_i/mmu/U0/counter_reg[5]
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.902 r  main_block_i/mmu/U0/we_s_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     0.902    main_block_i/mmu/U0/we_s_reg_i_12_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.016 r  main_block_i/mmu/U0/we_s_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.016    main_block_i/mmu/U0/we_s_reg_i_10_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.130 r  main_block_i/mmu/U0/we_s_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.130    main_block_i/mmu/U0/we_s_reg_i_9_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.244 r  main_block_i/mmu/U0/we_s_reg_i_11/CO[3]
                         net (fo=1, routed)           0.001     1.244    main_block_i/mmu/U0/we_s_reg_i_11_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.358 r  main_block_i/mmu/U0/we_s_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.358    main_block_i/mmu/U0/we_s_reg_i_7_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.692 r  main_block_i/mmu/U0/we_s_reg_i_8/O[1]
                         net (fo=1, routed)           0.837     2.529    main_block_i/mmu/U0/we_s_reg_i_8_n_6
    SLICE_X64Y50         LUT6 (Prop_lut6_I5_O)        0.303     2.832 r  main_block_i/mmu/U0/we_s_i_2/O
                         net (fo=1, routed)           0.807     3.639    main_block_i/mmu/U0/we_s_i_2_n_0
    SLICE_X64Y48         LUT6 (Prop_lut6_I0_O)        0.124     3.763 r  main_block_i/mmu/U0/clk2_i_1/O
                         net (fo=1, routed)           0.000     3.763    main_block_i/mmu/U0/clk2_i_1_n_0
    SLICE_X64Y48         FDRE                                         r  main_block_i/mmu/U0/clk2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.523     8.572    main_block_i/mmu/U0/clk
    SLICE_X64Y48         FDRE                                         r  main_block_i/mmu/U0/clk2_reg/C
                         clock pessimism              0.578     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)        0.077     9.152    main_block_i/mmu/U0/clk2_reg
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             7.211ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 2.034ns (76.966%)  route 0.609ns (23.034%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.482 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.482    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.816 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.816    main_block_i/mmu/U0/counter_reg[24]_i_1_n_6
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[25]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X63Y51         FDRE (Setup_fdre_C_D)        0.062     9.027    main_block_i/mmu/U0/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.816    
  -------------------------------------------------------------------
                         slack                                  7.211    

Slack (MET) :             7.306ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.939ns (76.107%)  route 0.609ns (23.893%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.482 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.482    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.721 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.721    main_block_i/mmu/U0/counter_reg[24]_i_1_n_5
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[26]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X63Y51         FDRE (Setup_fdre_C_D)        0.062     9.027    main_block_i/mmu/U0/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.721    
  -------------------------------------------------------------------
                         slack                                  7.306    

Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 1.923ns (75.956%)  route 0.609ns (24.044%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.482 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.482    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.705 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.705    main_block_i/mmu/U0/counter_reg[24]_i_1_n_7
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[24]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X63Y51         FDRE (Setup_fdre_C_D)        0.062     9.027    main_block_i/mmu/U0/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.705    
  -------------------------------------------------------------------
                         slack                                  7.322    

Slack (MET) :             7.325ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 1.920ns (75.928%)  route 0.609ns (24.072%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.702 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.702    main_block_i/mmu/U0/counter_reg[20]_i_1_n_6
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[21]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.062     9.027    main_block_i/mmu/U0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.702    
  -------------------------------------------------------------------
                         slack                                  7.325    

Slack (MET) :             7.346ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 1.899ns (75.726%)  route 0.609ns (24.274%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.681 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.681    main_block_i/mmu/U0/counter_reg[20]_i_1_n_4
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[23]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.062     9.027    main_block_i/mmu/U0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                  7.346    

Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 1.825ns (74.988%)  route 0.609ns (25.012%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.607 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.607    main_block_i/mmu/U0/counter_reg[20]_i_1_n_5
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[22]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.062     9.027    main_block_i/mmu/U0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.607    
  -------------------------------------------------------------------
                         slack                                  7.420    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 1.809ns (74.823%)  route 0.609ns (25.177%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.591 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.591    main_block_i/mmu/U0/counter_reg[20]_i_1_n_7
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[20]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.062     9.027    main_block_i/mmu/U0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.591    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.550ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 1.806ns (74.813%)  route 0.608ns (25.187%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.587 r  main_block_i/mmu/U0/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.587    main_block_i/mmu/U0/counter_reg[16]_i_1_n_6
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.523     8.572    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[17]/C
                         clock pessimism              0.578     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X63Y49         FDRE (Setup_fdre_C_D)        0.062     9.137    main_block_i/mmu/U0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -1.587    
  -------------------------------------------------------------------
                         slack                                  7.550    

Slack (MET) :             7.571ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 1.785ns (74.592%)  route 0.608ns (25.408%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.566 r  main_block_i/mmu/U0/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.566    main_block_i/mmu/U0/counter_reg[16]_i_1_n_4
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.523     8.572    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[19]/C
                         clock pessimism              0.578     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X63Y49         FDRE (Setup_fdre_C_D)        0.062     9.137    main_block_i/mmu/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -1.566    
  -------------------------------------------------------------------
                         slack                                  7.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.552%)  route 0.121ns (25.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.073 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.073    main_block_i/mmu/U0/counter_reg[20]_i_1_n_7
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[20]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105    -0.179    main_block_i/mmu/U0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.127%)  route 0.121ns (24.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.062 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.062    main_block_i/mmu/U0/counter_reg[20]_i_1_n_5
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[22]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105    -0.179    main_block_i/mmu/U0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.037 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.037    main_block_i/mmu/U0/counter_reg[20]_i_1_n_6
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[21]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105    -0.179    main_block_i/mmu/U0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.037 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.037    main_block_i/mmu/U0/counter_reg[20]_i_1_n_4
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[23]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105    -0.179    main_block_i/mmu/U0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.479%)  route 0.121ns (23.521%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.088 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.088    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.034 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.034    main_block_i/mmu/U0/counter_reg[24]_i_1_n_7
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[24]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105    -0.179    main_block_i/mmu/U0/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.970%)  route 0.121ns (23.030%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.088 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.088    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.023 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.023    main_block_i/mmu/U0/counter_reg[24]_i_1_n_5
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[26]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105    -0.179    main_block_i/mmu/U0/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.015%)  route 0.121ns (21.985%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.088 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.088    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.002 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.002    main_block_i/mmu/U0/counter_reg[24]_i_1_n_6
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[25]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105    -0.179    main_block_i/mmu/U0/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.597    -0.550    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  main_block_i/mmu/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.290    main_block_i/mmu/U0/counter_reg[3]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.182 r  main_block_i/mmu/U0/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    main_block_i/mmu/U0/counter_reg[0]_i_1_n_4
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.868    -0.787    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[3]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.105    -0.445    main_block_i/mmu/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.597    -0.550    main_block_i/mmu/U0/clk
    SLICE_X63Y46         FDRE                                         r  main_block_i/mmu/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  main_block_i/mmu/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.290    main_block_i/mmu/U0/counter_reg[7]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.182 r  main_block_i/mmu/U0/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    main_block_i/mmu/U0/counter_reg[4]_i_1_n_4
    SLICE_X63Y46         FDRE                                         r  main_block_i/mmu/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.868    -0.787    main_block_i/mmu/U0/clk
    SLICE_X63Y46         FDRE                                         r  main_block_i/mmu/U0/counter_reg[7]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105    -0.445    main_block_i/mmu/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y47         FDRE                                         r  main_block_i/mmu/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.289    main_block_i/mmu/U0/counter_reg[11]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.181 r  main_block_i/mmu/U0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    main_block_i/mmu/U0/counter_reg[8]_i_1_n_4
    SLICE_X63Y47         FDRE                                         r  main_block_i/mmu/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.869    -0.786    main_block_i/mmu/U0/clk
    SLICE_X63Y47         FDRE                                         r  main_block_i/mmu/U0/counter_reg[11]/C
                         clock pessimism              0.237    -0.549    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.105    -0.444    main_block_i/mmu/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_main_block_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   main_block_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y48     main_block_i/mmu/U0/clk2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y45     main_block_i/mmu/U0/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y47     main_block_i/mmu/U0/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y47     main_block_i/mmu/U0/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y48     main_block_i/mmu/U0/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y48     main_block_i/mmu/U0/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y48     main_block_i/mmu/U0/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y48     main_block_i/mmu/U0/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y48     main_block_i/mmu/U0/clk2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y48     main_block_i/mmu/U0/clk2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y45     main_block_i/mmu/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y45     main_block_i/mmu/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y47     main_block_i/mmu/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y47     main_block_i/mmu/U0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y47     main_block_i/mmu/U0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y47     main_block_i/mmu/U0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y48     main_block_i/mmu/U0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y48     main_block_i/mmu/U0/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y48     main_block_i/mmu/U0/clk2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y48     main_block_i/mmu/U0/clk2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y45     main_block_i/mmu/U0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y45     main_block_i/mmu/U0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y47     main_block_i/mmu/U0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y47     main_block_i/mmu/U0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y47     main_block_i/mmu/U0/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y47     main_block_i/mmu/U0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y48     main_block_i/mmu/U0/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y48     main_block_i/mmu/U0/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_block_clk_wiz_0_0
  To Clock:  clkfbout_main_block_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_block_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   main_block_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_main_block_clk_wiz_0_0_1
  To Clock:  clk_out1_main_block_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/clk2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 2.329ns (50.744%)  route 2.261ns (49.256%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y46         FDRE                                         r  main_block_i/mmu/U0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[5]/Q
                         net (fo=2, routed)           0.616     0.246    main_block_i/mmu/U0/counter_reg[5]
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.902 r  main_block_i/mmu/U0/we_s_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     0.902    main_block_i/mmu/U0/we_s_reg_i_12_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.016 r  main_block_i/mmu/U0/we_s_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.016    main_block_i/mmu/U0/we_s_reg_i_10_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.130 r  main_block_i/mmu/U0/we_s_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.130    main_block_i/mmu/U0/we_s_reg_i_9_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.244 r  main_block_i/mmu/U0/we_s_reg_i_11/CO[3]
                         net (fo=1, routed)           0.001     1.244    main_block_i/mmu/U0/we_s_reg_i_11_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.358 r  main_block_i/mmu/U0/we_s_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.358    main_block_i/mmu/U0/we_s_reg_i_7_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.692 r  main_block_i/mmu/U0/we_s_reg_i_8/O[1]
                         net (fo=1, routed)           0.837     2.529    main_block_i/mmu/U0/we_s_reg_i_8_n_6
    SLICE_X64Y50         LUT6 (Prop_lut6_I5_O)        0.303     2.832 r  main_block_i/mmu/U0/we_s_i_2/O
                         net (fo=1, routed)           0.807     3.639    main_block_i/mmu/U0/we_s_i_2_n_0
    SLICE_X64Y48         LUT6 (Prop_lut6_I0_O)        0.124     3.763 r  main_block_i/mmu/U0/clk2_i_1/O
                         net (fo=1, routed)           0.000     3.763    main_block_i/mmu/U0/clk2_i_1_n_0
    SLICE_X64Y48         FDRE                                         r  main_block_i/mmu/U0/clk2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.523     8.572    main_block_i/mmu/U0/clk
    SLICE_X64Y48         FDRE                                         r  main_block_i/mmu/U0/clk2_reg/C
                         clock pessimism              0.578     9.149    
                         clock uncertainty           -0.074     9.076    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)        0.077     9.153    main_block_i/mmu/U0/clk2_reg
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 2.034ns (76.966%)  route 0.609ns (23.034%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.482 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.482    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.816 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.816    main_block_i/mmu/U0/counter_reg[24]_i_1_n_6
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[25]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X63Y51         FDRE (Setup_fdre_C_D)        0.062     9.028    main_block_i/mmu/U0/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                          -1.816    
  -------------------------------------------------------------------
                         slack                                  7.212    

Slack (MET) :             7.307ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.939ns (76.107%)  route 0.609ns (23.893%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.482 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.482    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.721 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.721    main_block_i/mmu/U0/counter_reg[24]_i_1_n_5
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[26]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X63Y51         FDRE (Setup_fdre_C_D)        0.062     9.028    main_block_i/mmu/U0/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                          -1.721    
  -------------------------------------------------------------------
                         slack                                  7.307    

Slack (MET) :             7.323ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 1.923ns (75.956%)  route 0.609ns (24.044%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.482 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.482    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.705 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.705    main_block_i/mmu/U0/counter_reg[24]_i_1_n_7
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[24]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X63Y51         FDRE (Setup_fdre_C_D)        0.062     9.028    main_block_i/mmu/U0/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                          -1.705    
  -------------------------------------------------------------------
                         slack                                  7.323    

Slack (MET) :             7.326ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 1.920ns (75.928%)  route 0.609ns (24.072%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.702 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.702    main_block_i/mmu/U0/counter_reg[20]_i_1_n_6
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[21]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.062     9.028    main_block_i/mmu/U0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                          -1.702    
  -------------------------------------------------------------------
                         slack                                  7.326    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 1.899ns (75.726%)  route 0.609ns (24.274%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.681 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.681    main_block_i/mmu/U0/counter_reg[20]_i_1_n_4
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[23]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.062     9.028    main_block_i/mmu/U0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.421ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 1.825ns (74.988%)  route 0.609ns (25.012%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.607 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.607    main_block_i/mmu/U0/counter_reg[20]_i_1_n_5
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[22]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.062     9.028    main_block_i/mmu/U0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                          -1.607    
  -------------------------------------------------------------------
                         slack                                  7.421    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 1.809ns (74.823%)  route 0.609ns (25.177%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.591 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.591    main_block_i/mmu/U0/counter_reg[20]_i_1_n_7
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[20]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.966    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.062     9.028    main_block_i/mmu/U0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                          -1.591    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.550ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 1.806ns (74.813%)  route 0.608ns (25.187%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.587 r  main_block_i/mmu/U0/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.587    main_block_i/mmu/U0/counter_reg[16]_i_1_n_6
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.523     8.572    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[17]/C
                         clock pessimism              0.578     9.149    
                         clock uncertainty           -0.074     9.076    
    SLICE_X63Y49         FDRE (Setup_fdre_C_D)        0.062     9.138    main_block_i/mmu/U0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.138    
                         arrival time                          -1.587    
  -------------------------------------------------------------------
                         slack                                  7.550    

Slack (MET) :             7.571ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 1.785ns (74.592%)  route 0.608ns (25.408%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.566 r  main_block_i/mmu/U0/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.566    main_block_i/mmu/U0/counter_reg[16]_i_1_n_4
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.523     8.572    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[19]/C
                         clock pessimism              0.578     9.149    
                         clock uncertainty           -0.074     9.076    
    SLICE_X63Y49         FDRE (Setup_fdre_C_D)        0.062     9.138    main_block_i/mmu/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          9.138    
                         arrival time                          -1.566    
  -------------------------------------------------------------------
                         slack                                  7.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.552%)  route 0.121ns (25.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.073 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.073    main_block_i/mmu/U0/counter_reg[20]_i_1_n_7
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[20]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105    -0.179    main_block_i/mmu/U0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.127%)  route 0.121ns (24.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.062 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.062    main_block_i/mmu/U0/counter_reg[20]_i_1_n_5
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[22]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105    -0.179    main_block_i/mmu/U0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.037 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.037    main_block_i/mmu/U0/counter_reg[20]_i_1_n_6
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[21]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105    -0.179    main_block_i/mmu/U0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.037 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.037    main_block_i/mmu/U0/counter_reg[20]_i_1_n_4
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[23]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105    -0.179    main_block_i/mmu/U0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.479%)  route 0.121ns (23.521%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.088 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.088    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.034 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.034    main_block_i/mmu/U0/counter_reg[24]_i_1_n_7
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[24]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105    -0.179    main_block_i/mmu/U0/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.970%)  route 0.121ns (23.030%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.088 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.088    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.023 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.023    main_block_i/mmu/U0/counter_reg[24]_i_1_n_5
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[26]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105    -0.179    main_block_i/mmu/U0/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.015%)  route 0.121ns (21.985%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.088 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.088    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.002 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.002    main_block_i/mmu/U0/counter_reg[24]_i_1_n_6
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[25]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105    -0.179    main_block_i/mmu/U0/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.597    -0.550    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  main_block_i/mmu/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.290    main_block_i/mmu/U0/counter_reg[3]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.182 r  main_block_i/mmu/U0/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    main_block_i/mmu/U0/counter_reg[0]_i_1_n_4
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.868    -0.787    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[3]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.105    -0.445    main_block_i/mmu/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.597    -0.550    main_block_i/mmu/U0/clk
    SLICE_X63Y46         FDRE                                         r  main_block_i/mmu/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  main_block_i/mmu/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.290    main_block_i/mmu/U0/counter_reg[7]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.182 r  main_block_i/mmu/U0/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    main_block_i/mmu/U0/counter_reg[4]_i_1_n_4
    SLICE_X63Y46         FDRE                                         r  main_block_i/mmu/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.868    -0.787    main_block_i/mmu/U0/clk
    SLICE_X63Y46         FDRE                                         r  main_block_i/mmu/U0/counter_reg[7]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105    -0.445    main_block_i/mmu/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y47         FDRE                                         r  main_block_i/mmu/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.289    main_block_i/mmu/U0/counter_reg[11]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.181 r  main_block_i/mmu/U0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    main_block_i/mmu/U0/counter_reg[8]_i_1_n_4
    SLICE_X63Y47         FDRE                                         r  main_block_i/mmu/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.869    -0.786    main_block_i/mmu/U0/clk
    SLICE_X63Y47         FDRE                                         r  main_block_i/mmu/U0/counter_reg[11]/C
                         clock pessimism              0.237    -0.549    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.105    -0.444    main_block_i/mmu/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_main_block_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   main_block_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y48     main_block_i/mmu/U0/clk2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y45     main_block_i/mmu/U0/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y47     main_block_i/mmu/U0/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y47     main_block_i/mmu/U0/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y48     main_block_i/mmu/U0/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y48     main_block_i/mmu/U0/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y48     main_block_i/mmu/U0/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y48     main_block_i/mmu/U0/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y48     main_block_i/mmu/U0/clk2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y48     main_block_i/mmu/U0/clk2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y45     main_block_i/mmu/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y45     main_block_i/mmu/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y47     main_block_i/mmu/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y47     main_block_i/mmu/U0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y47     main_block_i/mmu/U0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y47     main_block_i/mmu/U0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y48     main_block_i/mmu/U0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y48     main_block_i/mmu/U0/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y48     main_block_i/mmu/U0/clk2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y48     main_block_i/mmu/U0/clk2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y45     main_block_i/mmu/U0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y45     main_block_i/mmu/U0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y47     main_block_i/mmu/U0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y47     main_block_i/mmu/U0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y47     main_block_i/mmu/U0/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y47     main_block_i/mmu/U0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y48     main_block_i/mmu/U0/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y48     main_block_i/mmu/U0/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_block_clk_wiz_0_0_1
  To Clock:  clkfbout_main_block_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_block_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   main_block_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_main_block_clk_wiz_0_0_1
  To Clock:  clk_out1_main_block_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/clk2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 2.329ns (50.744%)  route 2.261ns (49.256%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y46         FDRE                                         r  main_block_i/mmu/U0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[5]/Q
                         net (fo=2, routed)           0.616     0.246    main_block_i/mmu/U0/counter_reg[5]
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.902 r  main_block_i/mmu/U0/we_s_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     0.902    main_block_i/mmu/U0/we_s_reg_i_12_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.016 r  main_block_i/mmu/U0/we_s_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.016    main_block_i/mmu/U0/we_s_reg_i_10_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.130 r  main_block_i/mmu/U0/we_s_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.130    main_block_i/mmu/U0/we_s_reg_i_9_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.244 r  main_block_i/mmu/U0/we_s_reg_i_11/CO[3]
                         net (fo=1, routed)           0.001     1.244    main_block_i/mmu/U0/we_s_reg_i_11_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.358 r  main_block_i/mmu/U0/we_s_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.358    main_block_i/mmu/U0/we_s_reg_i_7_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.692 r  main_block_i/mmu/U0/we_s_reg_i_8/O[1]
                         net (fo=1, routed)           0.837     2.529    main_block_i/mmu/U0/we_s_reg_i_8_n_6
    SLICE_X64Y50         LUT6 (Prop_lut6_I5_O)        0.303     2.832 r  main_block_i/mmu/U0/we_s_i_2/O
                         net (fo=1, routed)           0.807     3.639    main_block_i/mmu/U0/we_s_i_2_n_0
    SLICE_X64Y48         LUT6 (Prop_lut6_I0_O)        0.124     3.763 r  main_block_i/mmu/U0/clk2_i_1/O
                         net (fo=1, routed)           0.000     3.763    main_block_i/mmu/U0/clk2_i_1_n_0
    SLICE_X64Y48         FDRE                                         r  main_block_i/mmu/U0/clk2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.523     8.572    main_block_i/mmu/U0/clk
    SLICE_X64Y48         FDRE                                         r  main_block_i/mmu/U0/clk2_reg/C
                         clock pessimism              0.578     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)        0.077     9.152    main_block_i/mmu/U0/clk2_reg
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             7.211ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 2.034ns (76.966%)  route 0.609ns (23.034%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.482 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.482    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.816 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.816    main_block_i/mmu/U0/counter_reg[24]_i_1_n_6
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[25]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X63Y51         FDRE (Setup_fdre_C_D)        0.062     9.027    main_block_i/mmu/U0/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.816    
  -------------------------------------------------------------------
                         slack                                  7.211    

Slack (MET) :             7.306ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.939ns (76.107%)  route 0.609ns (23.893%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.482 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.482    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.721 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.721    main_block_i/mmu/U0/counter_reg[24]_i_1_n_5
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[26]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X63Y51         FDRE (Setup_fdre_C_D)        0.062     9.027    main_block_i/mmu/U0/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.721    
  -------------------------------------------------------------------
                         slack                                  7.306    

Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 1.923ns (75.956%)  route 0.609ns (24.044%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.482 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.482    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.705 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.705    main_block_i/mmu/U0/counter_reg[24]_i_1_n_7
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[24]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X63Y51         FDRE (Setup_fdre_C_D)        0.062     9.027    main_block_i/mmu/U0/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.705    
  -------------------------------------------------------------------
                         slack                                  7.322    

Slack (MET) :             7.325ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 1.920ns (75.928%)  route 0.609ns (24.072%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.702 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.702    main_block_i/mmu/U0/counter_reg[20]_i_1_n_6
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[21]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.062     9.027    main_block_i/mmu/U0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.702    
  -------------------------------------------------------------------
                         slack                                  7.325    

Slack (MET) :             7.346ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 1.899ns (75.726%)  route 0.609ns (24.274%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.681 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.681    main_block_i/mmu/U0/counter_reg[20]_i_1_n_4
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[23]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.062     9.027    main_block_i/mmu/U0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                  7.346    

Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 1.825ns (74.988%)  route 0.609ns (25.012%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.607 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.607    main_block_i/mmu/U0/counter_reg[20]_i_1_n_5
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[22]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.062     9.027    main_block_i/mmu/U0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.607    
  -------------------------------------------------------------------
                         slack                                  7.420    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 1.809ns (74.823%)  route 0.609ns (25.177%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.591 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.591    main_block_i/mmu/U0/counter_reg[20]_i_1_n_7
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[20]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.062     9.027    main_block_i/mmu/U0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.591    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.550ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 1.806ns (74.813%)  route 0.608ns (25.187%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.587 r  main_block_i/mmu/U0/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.587    main_block_i/mmu/U0/counter_reg[16]_i_1_n_6
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.523     8.572    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[17]/C
                         clock pessimism              0.578     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X63Y49         FDRE (Setup_fdre_C_D)        0.062     9.137    main_block_i/mmu/U0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -1.587    
  -------------------------------------------------------------------
                         slack                                  7.550    

Slack (MET) :             7.571ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 1.785ns (74.592%)  route 0.608ns (25.408%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.566 r  main_block_i/mmu/U0/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.566    main_block_i/mmu/U0/counter_reg[16]_i_1_n_4
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.523     8.572    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[19]/C
                         clock pessimism              0.578     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X63Y49         FDRE (Setup_fdre_C_D)        0.062     9.137    main_block_i/mmu/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -1.566    
  -------------------------------------------------------------------
                         slack                                  7.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.552%)  route 0.121ns (25.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.073 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.073    main_block_i/mmu/U0/counter_reg[20]_i_1_n_7
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[20]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105    -0.105    main_block_i/mmu/U0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.127%)  route 0.121ns (24.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.062 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.062    main_block_i/mmu/U0/counter_reg[20]_i_1_n_5
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[22]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105    -0.105    main_block_i/mmu/U0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.037 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.037    main_block_i/mmu/U0/counter_reg[20]_i_1_n_6
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[21]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105    -0.105    main_block_i/mmu/U0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.037 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.037    main_block_i/mmu/U0/counter_reg[20]_i_1_n_4
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[23]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105    -0.105    main_block_i/mmu/U0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.479%)  route 0.121ns (23.521%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.088 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.088    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.034 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.034    main_block_i/mmu/U0/counter_reg[24]_i_1_n_7
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[24]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105    -0.105    main_block_i/mmu/U0/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.970%)  route 0.121ns (23.030%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.088 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.088    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.023 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.023    main_block_i/mmu/U0/counter_reg[24]_i_1_n_5
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[26]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105    -0.105    main_block_i/mmu/U0/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.015%)  route 0.121ns (21.985%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.088 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.088    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.002 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.002    main_block_i/mmu/U0/counter_reg[24]_i_1_n_6
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[25]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105    -0.105    main_block_i/mmu/U0/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.597    -0.550    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  main_block_i/mmu/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.290    main_block_i/mmu/U0/counter_reg[3]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.182 r  main_block_i/mmu/U0/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    main_block_i/mmu/U0/counter_reg[0]_i_1_n_4
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.868    -0.787    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[3]/C
                         clock pessimism              0.237    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.105    -0.371    main_block_i/mmu/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.597    -0.550    main_block_i/mmu/U0/clk
    SLICE_X63Y46         FDRE                                         r  main_block_i/mmu/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  main_block_i/mmu/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.290    main_block_i/mmu/U0/counter_reg[7]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.182 r  main_block_i/mmu/U0/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    main_block_i/mmu/U0/counter_reg[4]_i_1_n_4
    SLICE_X63Y46         FDRE                                         r  main_block_i/mmu/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.868    -0.787    main_block_i/mmu/U0/clk
    SLICE_X63Y46         FDRE                                         r  main_block_i/mmu/U0/counter_reg[7]/C
                         clock pessimism              0.237    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105    -0.371    main_block_i/mmu/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y47         FDRE                                         r  main_block_i/mmu/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.289    main_block_i/mmu/U0/counter_reg[11]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.181 r  main_block_i/mmu/U0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    main_block_i/mmu/U0/counter_reg[8]_i_1_n_4
    SLICE_X63Y47         FDRE                                         r  main_block_i/mmu/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.869    -0.786    main_block_i/mmu/U0/clk
    SLICE_X63Y47         FDRE                                         r  main_block_i/mmu/U0/counter_reg[11]/C
                         clock pessimism              0.237    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.105    -0.370    main_block_i/mmu/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_main_block_clk_wiz_0_0
  To Clock:  clk_out1_main_block_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/clk2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 2.329ns (50.744%)  route 2.261ns (49.256%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y46         FDRE                                         r  main_block_i/mmu/U0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[5]/Q
                         net (fo=2, routed)           0.616     0.246    main_block_i/mmu/U0/counter_reg[5]
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.902 r  main_block_i/mmu/U0/we_s_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     0.902    main_block_i/mmu/U0/we_s_reg_i_12_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.016 r  main_block_i/mmu/U0/we_s_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.016    main_block_i/mmu/U0/we_s_reg_i_10_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.130 r  main_block_i/mmu/U0/we_s_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.130    main_block_i/mmu/U0/we_s_reg_i_9_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.244 r  main_block_i/mmu/U0/we_s_reg_i_11/CO[3]
                         net (fo=1, routed)           0.001     1.244    main_block_i/mmu/U0/we_s_reg_i_11_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.358 r  main_block_i/mmu/U0/we_s_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.358    main_block_i/mmu/U0/we_s_reg_i_7_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.692 r  main_block_i/mmu/U0/we_s_reg_i_8/O[1]
                         net (fo=1, routed)           0.837     2.529    main_block_i/mmu/U0/we_s_reg_i_8_n_6
    SLICE_X64Y50         LUT6 (Prop_lut6_I5_O)        0.303     2.832 r  main_block_i/mmu/U0/we_s_i_2/O
                         net (fo=1, routed)           0.807     3.639    main_block_i/mmu/U0/we_s_i_2_n_0
    SLICE_X64Y48         LUT6 (Prop_lut6_I0_O)        0.124     3.763 r  main_block_i/mmu/U0/clk2_i_1/O
                         net (fo=1, routed)           0.000     3.763    main_block_i/mmu/U0/clk2_i_1_n_0
    SLICE_X64Y48         FDRE                                         r  main_block_i/mmu/U0/clk2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.523     8.572    main_block_i/mmu/U0/clk
    SLICE_X64Y48         FDRE                                         r  main_block_i/mmu/U0/clk2_reg/C
                         clock pessimism              0.578     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)        0.077     9.152    main_block_i/mmu/U0/clk2_reg
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             7.211ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 2.034ns (76.966%)  route 0.609ns (23.034%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.482 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.482    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.816 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.816    main_block_i/mmu/U0/counter_reg[24]_i_1_n_6
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[25]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X63Y51         FDRE (Setup_fdre_C_D)        0.062     9.027    main_block_i/mmu/U0/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.816    
  -------------------------------------------------------------------
                         slack                                  7.211    

Slack (MET) :             7.306ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.939ns (76.107%)  route 0.609ns (23.893%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.482 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.482    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.721 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.721    main_block_i/mmu/U0/counter_reg[24]_i_1_n_5
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[26]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X63Y51         FDRE (Setup_fdre_C_D)        0.062     9.027    main_block_i/mmu/U0/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.721    
  -------------------------------------------------------------------
                         slack                                  7.306    

Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 1.923ns (75.956%)  route 0.609ns (24.044%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.482 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.482    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.705 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.705    main_block_i/mmu/U0/counter_reg[24]_i_1_n_7
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[24]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X63Y51         FDRE (Setup_fdre_C_D)        0.062     9.027    main_block_i/mmu/U0/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.705    
  -------------------------------------------------------------------
                         slack                                  7.322    

Slack (MET) :             7.325ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 1.920ns (75.928%)  route 0.609ns (24.072%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.702 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.702    main_block_i/mmu/U0/counter_reg[20]_i_1_n_6
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[21]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.062     9.027    main_block_i/mmu/U0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.702    
  -------------------------------------------------------------------
                         slack                                  7.325    

Slack (MET) :             7.346ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 1.899ns (75.726%)  route 0.609ns (24.274%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.681 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.681    main_block_i/mmu/U0/counter_reg[20]_i_1_n_4
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[23]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.062     9.027    main_block_i/mmu/U0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                  7.346    

Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 1.825ns (74.988%)  route 0.609ns (25.012%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.607 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.607    main_block_i/mmu/U0/counter_reg[20]_i_1_n_5
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[22]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.062     9.027    main_block_i/mmu/U0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.607    
  -------------------------------------------------------------------
                         slack                                  7.420    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 1.809ns (74.823%)  route 0.609ns (25.177%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.367 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.368    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.591 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.591    main_block_i/mmu/U0/counter_reg[20]_i_1_n_7
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.507     8.555    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[20]/C
                         clock pessimism              0.485     9.040    
                         clock uncertainty           -0.074     8.965    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.062     9.027    main_block_i/mmu/U0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -1.591    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.550ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 1.806ns (74.813%)  route 0.608ns (25.187%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.587 r  main_block_i/mmu/U0/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.587    main_block_i/mmu/U0/counter_reg[16]_i_1_n_6
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.523     8.572    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[17]/C
                         clock pessimism              0.578     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X63Y49         FDRE (Setup_fdre_C_D)        0.062     9.137    main_block_i/mmu/U0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -1.587    
  -------------------------------------------------------------------
                         slack                                  7.550    

Slack (MET) :             7.571ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 1.785ns (74.592%)  route 0.608ns (25.408%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.640    -0.827    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  main_block_i/mmu/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     0.237    main_block_i/mmu/U0/counter_reg[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.911 r  main_block_i/mmu/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    main_block_i/mmu/U0/counter_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.025 r  main_block_i/mmu/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.025    main_block_i/mmu/U0/counter_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.139 r  main_block_i/mmu/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.139    main_block_i/mmu/U0/counter_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  main_block_i/mmu/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    main_block_i/mmu/U0/counter_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.566 r  main_block_i/mmu/U0/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.566    main_block_i/mmu/U0/counter_reg[16]_i_1_n_4
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.523     8.572    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[19]/C
                         clock pessimism              0.578     9.149    
                         clock uncertainty           -0.074     9.075    
    SLICE_X63Y49         FDRE (Setup_fdre_C_D)        0.062     9.137    main_block_i/mmu/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -1.566    
  -------------------------------------------------------------------
                         slack                                  7.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.552%)  route 0.121ns (25.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.073 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.073    main_block_i/mmu/U0/counter_reg[20]_i_1_n_7
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[20]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105    -0.105    main_block_i/mmu/U0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.127%)  route 0.121ns (24.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.062 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.062    main_block_i/mmu/U0/counter_reg[20]_i_1_n_5
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[22]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105    -0.105    main_block_i/mmu/U0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.037 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.037    main_block_i/mmu/U0/counter_reg[20]_i_1_n_6
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[21]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105    -0.105    main_block_i/mmu/U0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.037 r  main_block_i/mmu/U0/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.037    main_block_i/mmu/U0/counter_reg[20]_i_1_n_4
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y50         FDRE                                         r  main_block_i/mmu/U0/counter_reg[23]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105    -0.105    main_block_i/mmu/U0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.479%)  route 0.121ns (23.521%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.088 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.088    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.034 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.034    main_block_i/mmu/U0/counter_reg[24]_i_1_n_7
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[24]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105    -0.105    main_block_i/mmu/U0/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.970%)  route 0.121ns (23.030%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.088 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.088    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.023 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.023    main_block_i/mmu/U0/counter_reg[24]_i_1_n_5
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[26]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105    -0.105    main_block_i/mmu/U0/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.015%)  route 0.121ns (21.985%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y49         FDRE                                         r  main_block_i/mmu/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.288    main_block_i/mmu/U0/counter_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.128 r  main_block_i/mmu/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    main_block_i/mmu/U0/counter_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.088 r  main_block_i/mmu/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.088    main_block_i/mmu/U0/counter_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.002 r  main_block_i/mmu/U0/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.002    main_block_i/mmu/U0/counter_reg[24]_i_1_n_6
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.863    -0.792    main_block_i/mmu/U0/clk
    SLICE_X63Y51         FDRE                                         r  main_block_i/mmu/U0/counter_reg[25]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105    -0.105    main_block_i/mmu/U0/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.597    -0.550    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  main_block_i/mmu/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.290    main_block_i/mmu/U0/counter_reg[3]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.182 r  main_block_i/mmu/U0/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    main_block_i/mmu/U0/counter_reg[0]_i_1_n_4
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.868    -0.787    main_block_i/mmu/U0/clk
    SLICE_X63Y45         FDRE                                         r  main_block_i/mmu/U0/counter_reg[3]/C
                         clock pessimism              0.237    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.105    -0.371    main_block_i/mmu/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.597    -0.550    main_block_i/mmu/U0/clk
    SLICE_X63Y46         FDRE                                         r  main_block_i/mmu/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  main_block_i/mmu/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.290    main_block_i/mmu/U0/counter_reg[7]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.182 r  main_block_i/mmu/U0/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    main_block_i/mmu/U0/counter_reg[4]_i_1_n_4
    SLICE_X63Y46         FDRE                                         r  main_block_i/mmu/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.868    -0.787    main_block_i/mmu/U0/clk
    SLICE_X63Y46         FDRE                                         r  main_block_i/mmu/U0/counter_reg[7]/C
                         clock pessimism              0.237    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105    -0.371    main_block_i/mmu/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_main_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.598    -0.549    main_block_i/mmu/U0/clk
    SLICE_X63Y47         FDRE                                         r  main_block_i/mmu/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  main_block_i/mmu/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.289    main_block_i/mmu/U0/counter_reg[11]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.181 r  main_block_i/mmu/U0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    main_block_i/mmu/U0/counter_reg[8]_i_1_n_4
    SLICE_X63Y47         FDRE                                         r  main_block_i/mmu/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_block_i/clk_wiz_0/inst/clk_out1_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.869    -0.786    main_block_i/mmu/U0/clk
    SLICE_X63Y47         FDRE                                         r  main_block_i/mmu/U0/counter_reg[11]/C
                         clock pessimism              0.237    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.105    -0.370    main_block_i/mmu/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.189    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_block_i/mmu/U0/led_s_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.881ns  (logic 4.043ns (68.753%)  route 1.838ns (31.247%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDSE                         0.000     0.000 r  main_block_i/mmu/U0/led_s_reg/C
    SLICE_X60Y49         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  main_block_i/mmu/U0/led_s_reg/Q
                         net (fo=2, routed)           1.838     2.356    led_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.525     5.881 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     5.881    led
    H5                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/memAddr_s_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_block_i/mmu/U0/led_s_reg/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.105ns  (logic 1.848ns (36.198%)  route 3.257ns (63.802%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE                         0.000     0.000 r  main_block_i/mmu/U0/memAddr_s_reg[5]/C
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_block_i/mmu/U0/memAddr_s_reg[5]/Q
                         net (fo=2, routed)           0.627     1.083    main_block_i/mmu/U0/addr1[5]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.720 r  main_block_i/mmu/U0/led_s_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.720    main_block_i/mmu/U0/led_s_reg_i_7_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.837 r  main_block_i/mmu/U0/led_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.837    main_block_i/mmu/U0/led_s_reg_i_6_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.056 f  main_block_i/mmu/U0/led_s_reg_i_5/O[0]
                         net (fo=1, routed)           0.816     2.872    main_block_i/mmu/U0/plusOp[13]
    SLICE_X59Y48         LUT6 (Prop_lut6_I0_O)        0.295     3.167 r  main_block_i/mmu/U0/led_s_i_2/O
                         net (fo=1, routed)           0.813     3.980    main_block_i/mmu/U0/led_s_i_2_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.104 r  main_block_i/mmu/U0/led_s_i_1/O
                         net (fo=17, routed)          1.001     5.105    main_block_i/mmu/U0/clear
    SLICE_X60Y49         FDSE                                         r  main_block_i/mmu/U0/led_s_reg/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/memAddr_s_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_block_i/mmu/U0/memAddr_s_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.105ns  (logic 1.848ns (36.198%)  route 3.257ns (63.802%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE                         0.000     0.000 r  main_block_i/mmu/U0/memAddr_s_reg[5]/C
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_block_i/mmu/U0/memAddr_s_reg[5]/Q
                         net (fo=2, routed)           0.627     1.083    main_block_i/mmu/U0/addr1[5]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.720 r  main_block_i/mmu/U0/led_s_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.720    main_block_i/mmu/U0/led_s_reg_i_7_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.837 r  main_block_i/mmu/U0/led_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.837    main_block_i/mmu/U0/led_s_reg_i_6_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.056 f  main_block_i/mmu/U0/led_s_reg_i_5/O[0]
                         net (fo=1, routed)           0.816     2.872    main_block_i/mmu/U0/plusOp[13]
    SLICE_X59Y48         LUT6 (Prop_lut6_I0_O)        0.295     3.167 r  main_block_i/mmu/U0/led_s_i_2/O
                         net (fo=1, routed)           0.813     3.980    main_block_i/mmu/U0/led_s_i_2_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.104 r  main_block_i/mmu/U0/led_s_i_1/O
                         net (fo=17, routed)          1.001     5.105    main_block_i/mmu/U0/clear
    SLICE_X61Y49         FDRE                                         r  main_block_i/mmu/U0/memAddr_s_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/memAddr_s_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_block_i/mmu/U0/memAddr_s_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.105ns  (logic 1.848ns (36.198%)  route 3.257ns (63.802%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE                         0.000     0.000 r  main_block_i/mmu/U0/memAddr_s_reg[5]/C
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_block_i/mmu/U0/memAddr_s_reg[5]/Q
                         net (fo=2, routed)           0.627     1.083    main_block_i/mmu/U0/addr1[5]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.720 r  main_block_i/mmu/U0/led_s_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.720    main_block_i/mmu/U0/led_s_reg_i_7_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.837 r  main_block_i/mmu/U0/led_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.837    main_block_i/mmu/U0/led_s_reg_i_6_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.056 f  main_block_i/mmu/U0/led_s_reg_i_5/O[0]
                         net (fo=1, routed)           0.816     2.872    main_block_i/mmu/U0/plusOp[13]
    SLICE_X59Y48         LUT6 (Prop_lut6_I0_O)        0.295     3.167 r  main_block_i/mmu/U0/led_s_i_2/O
                         net (fo=1, routed)           0.813     3.980    main_block_i/mmu/U0/led_s_i_2_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.104 r  main_block_i/mmu/U0/led_s_i_1/O
                         net (fo=17, routed)          1.001     5.105    main_block_i/mmu/U0/clear
    SLICE_X61Y49         FDRE                                         r  main_block_i/mmu/U0/memAddr_s_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/memAddr_s_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_block_i/mmu/U0/memAddr_s_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.105ns  (logic 1.848ns (36.198%)  route 3.257ns (63.802%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE                         0.000     0.000 r  main_block_i/mmu/U0/memAddr_s_reg[5]/C
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_block_i/mmu/U0/memAddr_s_reg[5]/Q
                         net (fo=2, routed)           0.627     1.083    main_block_i/mmu/U0/addr1[5]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.720 r  main_block_i/mmu/U0/led_s_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.720    main_block_i/mmu/U0/led_s_reg_i_7_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.837 r  main_block_i/mmu/U0/led_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.837    main_block_i/mmu/U0/led_s_reg_i_6_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.056 f  main_block_i/mmu/U0/led_s_reg_i_5/O[0]
                         net (fo=1, routed)           0.816     2.872    main_block_i/mmu/U0/plusOp[13]
    SLICE_X59Y48         LUT6 (Prop_lut6_I0_O)        0.295     3.167 r  main_block_i/mmu/U0/led_s_i_2/O
                         net (fo=1, routed)           0.813     3.980    main_block_i/mmu/U0/led_s_i_2_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.104 r  main_block_i/mmu/U0/led_s_i_1/O
                         net (fo=17, routed)          1.001     5.105    main_block_i/mmu/U0/clear
    SLICE_X61Y49         FDRE                                         r  main_block_i/mmu/U0/memAddr_s_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/memAddr_s_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_block_i/mmu/U0/memAddr_s_reg[15]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.105ns  (logic 1.848ns (36.198%)  route 3.257ns (63.802%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE                         0.000     0.000 r  main_block_i/mmu/U0/memAddr_s_reg[5]/C
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_block_i/mmu/U0/memAddr_s_reg[5]/Q
                         net (fo=2, routed)           0.627     1.083    main_block_i/mmu/U0/addr1[5]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.720 r  main_block_i/mmu/U0/led_s_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.720    main_block_i/mmu/U0/led_s_reg_i_7_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.837 r  main_block_i/mmu/U0/led_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.837    main_block_i/mmu/U0/led_s_reg_i_6_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.056 f  main_block_i/mmu/U0/led_s_reg_i_5/O[0]
                         net (fo=1, routed)           0.816     2.872    main_block_i/mmu/U0/plusOp[13]
    SLICE_X59Y48         LUT6 (Prop_lut6_I0_O)        0.295     3.167 r  main_block_i/mmu/U0/led_s_i_2/O
                         net (fo=1, routed)           0.813     3.980    main_block_i/mmu/U0/led_s_i_2_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.104 r  main_block_i/mmu/U0/led_s_i_1/O
                         net (fo=17, routed)          1.001     5.105    main_block_i/mmu/U0/clear
    SLICE_X61Y49         FDRE                                         r  main_block_i/mmu/U0/memAddr_s_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/memAddr_s_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_block_i/mmu/U0/memAddr_s_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 1.848ns (37.263%)  route 3.111ns (62.737%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE                         0.000     0.000 r  main_block_i/mmu/U0/memAddr_s_reg[5]/C
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_block_i/mmu/U0/memAddr_s_reg[5]/Q
                         net (fo=2, routed)           0.627     1.083    main_block_i/mmu/U0/addr1[5]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.720 r  main_block_i/mmu/U0/led_s_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.720    main_block_i/mmu/U0/led_s_reg_i_7_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.837 r  main_block_i/mmu/U0/led_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.837    main_block_i/mmu/U0/led_s_reg_i_6_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.056 f  main_block_i/mmu/U0/led_s_reg_i_5/O[0]
                         net (fo=1, routed)           0.816     2.872    main_block_i/mmu/U0/plusOp[13]
    SLICE_X59Y48         LUT6 (Prop_lut6_I0_O)        0.295     3.167 r  main_block_i/mmu/U0/led_s_i_2/O
                         net (fo=1, routed)           0.813     3.980    main_block_i/mmu/U0/led_s_i_2_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.104 r  main_block_i/mmu/U0/led_s_i_1/O
                         net (fo=17, routed)          0.855     4.959    main_block_i/mmu/U0/clear
    SLICE_X61Y48         FDRE                                         r  main_block_i/mmu/U0/memAddr_s_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/memAddr_s_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_block_i/mmu/U0/memAddr_s_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 1.848ns (37.263%)  route 3.111ns (62.737%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE                         0.000     0.000 r  main_block_i/mmu/U0/memAddr_s_reg[5]/C
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_block_i/mmu/U0/memAddr_s_reg[5]/Q
                         net (fo=2, routed)           0.627     1.083    main_block_i/mmu/U0/addr1[5]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.720 r  main_block_i/mmu/U0/led_s_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.720    main_block_i/mmu/U0/led_s_reg_i_7_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.837 r  main_block_i/mmu/U0/led_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.837    main_block_i/mmu/U0/led_s_reg_i_6_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.056 f  main_block_i/mmu/U0/led_s_reg_i_5/O[0]
                         net (fo=1, routed)           0.816     2.872    main_block_i/mmu/U0/plusOp[13]
    SLICE_X59Y48         LUT6 (Prop_lut6_I0_O)        0.295     3.167 r  main_block_i/mmu/U0/led_s_i_2/O
                         net (fo=1, routed)           0.813     3.980    main_block_i/mmu/U0/led_s_i_2_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.104 r  main_block_i/mmu/U0/led_s_i_1/O
                         net (fo=17, routed)          0.855     4.959    main_block_i/mmu/U0/clear
    SLICE_X61Y48         FDRE                                         r  main_block_i/mmu/U0/memAddr_s_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/memAddr_s_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_block_i/mmu/U0/memAddr_s_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 1.848ns (37.263%)  route 3.111ns (62.737%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE                         0.000     0.000 r  main_block_i/mmu/U0/memAddr_s_reg[5]/C
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_block_i/mmu/U0/memAddr_s_reg[5]/Q
                         net (fo=2, routed)           0.627     1.083    main_block_i/mmu/U0/addr1[5]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.720 r  main_block_i/mmu/U0/led_s_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.720    main_block_i/mmu/U0/led_s_reg_i_7_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.837 r  main_block_i/mmu/U0/led_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.837    main_block_i/mmu/U0/led_s_reg_i_6_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.056 f  main_block_i/mmu/U0/led_s_reg_i_5/O[0]
                         net (fo=1, routed)           0.816     2.872    main_block_i/mmu/U0/plusOp[13]
    SLICE_X59Y48         LUT6 (Prop_lut6_I0_O)        0.295     3.167 r  main_block_i/mmu/U0/led_s_i_2/O
                         net (fo=1, routed)           0.813     3.980    main_block_i/mmu/U0/led_s_i_2_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.104 r  main_block_i/mmu/U0/led_s_i_1/O
                         net (fo=17, routed)          0.855     4.959    main_block_i/mmu/U0/clear
    SLICE_X61Y48         FDRE                                         r  main_block_i/mmu/U0/memAddr_s_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/memAddr_s_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_block_i/mmu/U0/memAddr_s_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 1.848ns (37.263%)  route 3.111ns (62.737%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE                         0.000     0.000 r  main_block_i/mmu/U0/memAddr_s_reg[5]/C
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_block_i/mmu/U0/memAddr_s_reg[5]/Q
                         net (fo=2, routed)           0.627     1.083    main_block_i/mmu/U0/addr1[5]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.720 r  main_block_i/mmu/U0/led_s_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.720    main_block_i/mmu/U0/led_s_reg_i_7_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.837 r  main_block_i/mmu/U0/led_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.837    main_block_i/mmu/U0/led_s_reg_i_6_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.056 f  main_block_i/mmu/U0/led_s_reg_i_5/O[0]
                         net (fo=1, routed)           0.816     2.872    main_block_i/mmu/U0/plusOp[13]
    SLICE_X59Y48         LUT6 (Prop_lut6_I0_O)        0.295     3.167 r  main_block_i/mmu/U0/led_s_i_2/O
                         net (fo=1, routed)           0.813     3.980    main_block_i/mmu/U0/led_s_i_2_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.104 r  main_block_i/mmu/U0/led_s_i_1/O
                         net (fo=17, routed)          0.855     4.959    main_block_i/mmu/U0/clear
    SLICE_X61Y48         FDRE                                         r  main_block_i/mmu/U0/memAddr_s_reg[9]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_block_i/mmu/U0/led_s_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            main_block_i/mmu/U0/led_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.164ns (48.144%)  route 0.177ns (51.856%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDSE                         0.000     0.000 r  main_block_i/mmu/U0/led_s_reg/C
    SLICE_X60Y49         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  main_block_i/mmu/U0/led_s_reg/Q
                         net (fo=2, routed)           0.177     0.341    main_block_i/mmu/U0/led
    SLICE_X60Y49         FDSE                                         r  main_block_i/mmu/U0/led_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/memAddr_s_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_block_i/mmu/U0/memAddr_s_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE                         0.000     0.000 r  main_block_i/mmu/U0/memAddr_s_reg[11]/C
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_block_i/mmu/U0/memAddr_s_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    main_block_i/mmu/U0/addr1[11]
    SLICE_X61Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  main_block_i/mmu/U0/memAddr_s_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    main_block_i/mmu/U0/memAddr_s_reg[11]_i_1_n_4
    SLICE_X61Y48         FDRE                                         r  main_block_i/mmu/U0/memAddr_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/memAddr_s_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_block_i/mmu/U0/memAddr_s_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE                         0.000     0.000 r  main_block_i/mmu/U0/memAddr_s_reg[15]/C
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_block_i/mmu/U0/memAddr_s_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    main_block_i/mmu/U0/addr1[15]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  main_block_i/mmu/U0/memAddr_s_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    main_block_i/mmu/U0/memAddr_s_reg[15]_i_1_n_4
    SLICE_X61Y49         FDRE                                         r  main_block_i/mmu/U0/memAddr_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/memAddr_s_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_block_i/mmu/U0/memAddr_s_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE                         0.000     0.000 r  main_block_i/mmu/U0/memAddr_s_reg[3]/C
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_block_i/mmu/U0/memAddr_s_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    main_block_i/mmu/U0/addr1[3]
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  main_block_i/mmu/U0/memAddr_s_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    main_block_i/mmu/U0/memAddr_s_reg[3]_i_1_n_4
    SLICE_X61Y46         FDRE                                         r  main_block_i/mmu/U0/memAddr_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/memAddr_s_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_block_i/mmu/U0/memAddr_s_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE                         0.000     0.000 r  main_block_i/mmu/U0/memAddr_s_reg[7]/C
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_block_i/mmu/U0/memAddr_s_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    main_block_i/mmu/U0/addr1[7]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  main_block_i/mmu/U0/memAddr_s_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    main_block_i/mmu/U0/memAddr_s_reg[7]_i_1_n_4
    SLICE_X61Y47         FDRE                                         r  main_block_i/mmu/U0/memAddr_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/memAddr_s_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_block_i/mmu/U0/memAddr_s_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE                         0.000     0.000 r  main_block_i/mmu/U0/memAddr_s_reg[10]/C
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_block_i/mmu/U0/memAddr_s_reg[10]/Q
                         net (fo=2, routed)           0.120     0.261    main_block_i/mmu/U0/addr1[10]
    SLICE_X61Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  main_block_i/mmu/U0/memAddr_s_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    main_block_i/mmu/U0/memAddr_s_reg[11]_i_1_n_5
    SLICE_X61Y48         FDRE                                         r  main_block_i/mmu/U0/memAddr_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/memAddr_s_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_block_i/mmu/U0/memAddr_s_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE                         0.000     0.000 r  main_block_i/mmu/U0/memAddr_s_reg[14]/C
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_block_i/mmu/U0/memAddr_s_reg[14]/Q
                         net (fo=2, routed)           0.120     0.261    main_block_i/mmu/U0/addr1[14]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  main_block_i/mmu/U0/memAddr_s_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    main_block_i/mmu/U0/memAddr_s_reg[15]_i_1_n_5
    SLICE_X61Y49         FDRE                                         r  main_block_i/mmu/U0/memAddr_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/memAddr_s_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_block_i/mmu/U0/memAddr_s_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE                         0.000     0.000 r  main_block_i/mmu/U0/memAddr_s_reg[2]/C
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_block_i/mmu/U0/memAddr_s_reg[2]/Q
                         net (fo=2, routed)           0.120     0.261    main_block_i/mmu/U0/addr1[2]
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  main_block_i/mmu/U0/memAddr_s_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    main_block_i/mmu/U0/memAddr_s_reg[3]_i_1_n_5
    SLICE_X61Y46         FDRE                                         r  main_block_i/mmu/U0/memAddr_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/memAddr_s_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_block_i/mmu/U0/memAddr_s_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE                         0.000     0.000 r  main_block_i/mmu/U0/memAddr_s_reg[6]/C
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_block_i/mmu/U0/memAddr_s_reg[6]/Q
                         net (fo=2, routed)           0.120     0.261    main_block_i/mmu/U0/addr1[6]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  main_block_i/mmu/U0/memAddr_s_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    main_block_i/mmu/U0/memAddr_s_reg[7]_i_1_n_5
    SLICE_X61Y47         FDRE                                         r  main_block_i/mmu/U0/memAddr_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/memAddr_s_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_block_i/mmu/U0/memAddr_s_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE                         0.000     0.000 r  main_block_i/mmu/U0/memAddr_s_reg[12]/C
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_block_i/mmu/U0/memAddr_s_reg[12]/Q
                         net (fo=2, routed)           0.117     0.258    main_block_i/mmu/U0/addr1[12]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  main_block_i/mmu/U0/memAddr_s_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    main_block_i/mmu/U0/memAddr_s_reg[15]_i_1_n_7
    SLICE_X61Y49         FDRE                                         r  main_block_i/mmu/U0/memAddr_s_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_main_block_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_block_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_block_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz (IN)
                         net (fo=0)                   0.000     5.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    main_block_i/clk_wiz_0/inst/clkfbout_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_block_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    main_block_i/clk_wiz_0/inst/clkfbout_buf_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_block_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    main_block_i/clk_wiz_0/inst/clkfbout_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_block_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    main_block_i/clk_wiz_0/inst/clkfbout_buf_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_main_block_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_block_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_block_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz (IN)
                         net (fo=0)                   0.000     5.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    main_block_i/clk_wiz_0/inst/clkfbout_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_block_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    main_block_i/clk_wiz_0/inst/clkfbout_buf_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_block_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    main_block_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_block_i/clk_wiz_0/inst/clk_in1_main_block_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    main_block_i/clk_wiz_0/inst/clkfbout_main_block_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_block_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    main_block_i/clk_wiz_0/inst/clkfbout_buf_main_block_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  main_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





