# Neural Network Accelerator RTL Design & FPGA Deployment

This repository contains the handcrafted **SystemVerilog (RTL) FPGA accelerator** developed for the research paper:

**FPGA Implementation of Radar-Based Hand Gesture Recognition: HDL and HLS**  
Rishit Mane, Himanshu Khatri, Prof. Rituparna Choudhury  
International Institute of Information Technology Bangalore (IIIT-B)

---

## ğŸ§  Project Overview

This project implements a **hardware-aware depthwise-separable convolutional neural network (CNN)** for **radar-based hand gesture recognition** on FPGA.

The associated paper evaluates **two FPGA design methodologies**:

- **Handwritten RTL using SystemVerilog (HDL)**
- **High-Level Synthesis (HLS) using Xilinx Vitis AI (DPU)**

This GitHub repository contains the **complete handcrafted RTL (HDL) implementation** of the accelerator.  
The **HLS/DPU flow is described in the paper** but is not included here because it relies on vendor-generated binaries and runtime frameworks.

---

## ğŸ“ Network & Hardware Architecture

### CNN Architecture
*(From Fig. 1 of the paper)*  
![CNN Architecture](docs/fig1_network.png)

### Handcrafted RTL Accelerator (HDL)
*(From Fig. 2 of the paper)*  
![HDL Architecture](docs/fig2_hdl_arch.png)

### HLS / DPU Accelerator (for comparison)
*(From Fig. 3 of the paper)*  
![HLS Architecture](docs/fig3_hls_arch.png)

---

## ğŸ§© CNN Execution Pipeline

The handcrafted RTL accelerator implements the following **layer-by-layer execution flow**, exactly matching the paperâ€™s architecture:

DW1 â†’ PW1 â†’ BN â†’ ReLU + Pool
DW2 â†’ PW2 â†’ BN â†’ ReLU + Pool
DW3 â†’ PW3 â†’ BN â†’ ReLU + Pool
GroupConv â†’ FC1 â†’ FC2 (Softmax)


Each block is implemented as an independent SystemVerilog module with dedicated on-chip BRAM buffering.  
A centralized **finite-state machine (FSM)** in `top.sv` controls the execution using `start` and `done` handshakes, enabling deterministic timing and low-power operation.

---

## ğŸ—ï¸ RTL Accelerator Design

The RTL design follows a **modular, layer-wise hardware architecture**:

- Depthwise and pointwise convolutions for efficient feature extraction  
- Batch normalization, ReLU, and max-pooling for activation and downsampling  
- Grouped convolution for reduced computation and improved channel mixing  
- Two fully connected layers for classification  

All intermediate feature maps, weights, and biases are stored in **on-chip BRAMs** to minimize external memory access and improve power efficiency.

---

```text
ğŸ“ Neural-Network-Accelerator-RTL-FPGA
â”‚
â”œâ”€â”€ ğŸ“ src
â”‚   â”œâ”€â”€ ğŸ“ depthwise_conv        # Depthwise convolution layers
â”‚   â”œâ”€â”€ ğŸ“ pointwise_conv        # 1Ã—1 pointwise convolutions
â”‚   â”œâ”€â”€ ğŸ“ batch_norm            # Batch normalization
â”‚   â”œâ”€â”€ ğŸ“ ReLU_Pool             # ReLU activation + Max Pooling
â”‚   â”œâ”€â”€ ğŸ“ grouped_conv          # Grouped convolution
â”‚   â”œâ”€â”€ ğŸ“ fc_layer              # Fully connected layers
â”‚   â””â”€â”€ ğŸ“„ top.sv                # Top-level module with FSM and BRAM controller
â”‚
â”œâ”€â”€ ğŸ“ constraints
â”‚   â””â”€â”€ ğŸ“„ constraints_top.xdc   # FPGA pin & timing constraints
â”‚
â”œâ”€â”€ ğŸ“ docs
â”‚   â”œâ”€â”€ ğŸ“„ FPGA_Implementation_of_Radar_Based_Hand_Gesture_Recognition_HDL_and_HLS.pdf
â”‚   â”œâ”€â”€ ğŸ–¼ï¸ fig1_network.png      # CNN architecture
â”‚   â”œâ”€â”€ ğŸ–¼ï¸ fig2_hdl_arch.png     # HDL accelerator architecture
â”‚   â””â”€â”€ ğŸ–¼ï¸ fig3_hls_arch.png     # HLS (Vitis AI DPU) architecture
â”‚
â””â”€â”€ ğŸ“„ README.md


```

---

## ğŸ–¥ï¸ Target Platform

- **FPGA Board:** Xilinx ZCU104 (Zynq UltraScale+ MPSoC)  
- **Clock Frequency (HDL):** 95 MHz  
- **Tools:** Xilinx Vivado 2023.1  

---

## ğŸ“Š Performance Summary (from Paper)

| Metric | HDL (RTL) | HLS (Vitis AI) |
|------|----------|----------------|
| Frequency | 95 MHz | 300 MHz |
| LUTs | ~10.8k | ~51.8k |
| DSPs | 11 | 710 |
| Power | 0.743 W | 3.623 W |
| Accuracy | 80.0% | 81.04% |

---

## ğŸ“š Reference

If you use or build upon this work, please cite:

**FPGA Implementation of Radar-Based Hand Gesture Recognition: HDL and HLS**  
Rishit Mane, Himanshu Khatri, Prof. Rituparna Choudhury  
International Institute of Information Technology Bangalore (IIIT-B)

The full paper is included in the `docs/` directory.

---
