{"alu_add_sub": {"alu_out": {}}, "latched_compr": {"cpuregs_wrdata": []}, "instr_lb": {"mem_wordsize": {}, "mem_la_wstrb": {}, "mem_rdata_word": {"reg_out": {}, "cpuregs_wrdata": {"cpuregs_rs1": {"reg_op1": {}, "alu_ltu": {}, "alu_eq": {}, "dbg_rs1val": {}, "alu_shl": {}, "alu_out": {}, "alu_add_sub": {}, "alu_lts": {}}}}, "latched_is_lb": {"reg_out": {}, "cpuregs_wrdata": {"cpuregs_rs1": {"reg_op1": {}, "alu_ltu": {}, "alu_eq": {}, "dbg_rs1val": {}, "alu_shl": {}, "alu_out": {}, "alu_add_sub": {}, "alu_lts": {}}}}, "mem_la_wdata": {"mem_wdata": []}}, "decoded_imm_j": {"decoded_imm": {"dbg_insn_imm": {}, "q_insn_imm": {}}}, "is_sll_srl_sra": {"cpu_state": {}, "mem_do_rinst": {"mem_wstrb": {}, "mem_instr": {}, "mem_valid": {"next_insn_opcode": {"q_insn_opcode": {}}, "dbg_insn_opcode": {}}, "mem_addr": {}}, "cpuregs_wrdata": {"cpuregs_rs1": {"alu_out": {}}}}, "instr_lh": {"mem_wordsize": {}, "mem_la_wstrb": {}, "mem_rdata_word": {"reg_out": {}, "cpuregs_wrdata": {"cpuregs_rs1": {"reg_op1": {}, "alu_ltu": {}, "alu_eq": {}, "dbg_rs1val": {}, "alu_shl": {}, "alu_out": {}, "alu_add_sub": {}, "alu_lts": {}}}}, "latched_is_lh": {"reg_out": {}, "cpuregs_wrdata": {"cpuregs_rs1": {"reg_op1": {}, "alu_ltu": {}, "alu_eq": {}, "dbg_rs1val": {}, "alu_shl": {}, "alu_out": {}, "alu_add_sub": {}, "alu_lts": {}}}}, "mem_la_wdata": {"mem_wdata": []}}, "latched_stalu": {"alu_add_sub": {}, "alu_lts": {}, "alu_out": {}, "alu_ltu": {}, "alu_eq": {}}, "mem_la_wdata": {"mem_wdata": []}, "mem_la_wstrb": {"mem_wstrb": []}, "reg_pc": {"cpu_state": {}, "cpuregs_wrdata": {"cpuregs_rs1": {}}}, "cpuregs_rs1": {"alu_add_sub": {}, "alu_shl": {}, "alu_out": {}, "dbg_rs1val": {}, "reg_op1": {}, "alu_ltu": {"alu_out_0": {}}, "alu_eq": {"alu_out_0": {}}, "alu_lts": {"alu_out_0": {}}}, "latched_is_lh": {"cpuregs_wrdata": {"cpuregs_rs1": {"dbg_rs1val": {}, "alu_shl": {}, "alu_out": {}, "alu_add_sub": {}, "reg_op1": {}, "alu_lts": {}, "alu_ltu": {}, "alu_eq": {}}}, "reg_out": {}}, "mem_do_prefetch": {"mem_addr": {}, "mem_valid": {"next_insn_opcode": {"q_insn_opcode": {}}, "dbg_insn_opcode": {}}, "mem_wstrb": {}, "mem_instr": {}}, "instr_rdinstrh": {"alu_shr": {}, "alu_add_sub": {}, "alu_out": {}, "cpu_state": {}, "dbg_rs1val": {}, "dbg_rs2val": {}, "alu_shl": {}, "reg_sh": {}, "mem_do_rinst": {"mem_valid": {"dbg_insn_opcode": {}, "next_insn_opcode": {"q_insn_opcode": {}}}, "mem_addr": {}, "mem_wstrb": {}, "mem_instr": {}}, "mem_la_wdata": {"mem_wdata": {}}, "reg_out": {"dbg_insn_addr": {}}, "reg_op1": {}, "reg_op2": {}, "latched_store": {}, "cpuregs_wrdata": {"cpuregs_rs1": {}}, "dbg_rs1val_valid": {}, "alu_lts": {"alu_out_0": {}}, "cpuregs_write": {"cpuregs_rs1": {}}, "alu_eq": {"alu_out_0": {}}, "alu_ltu": {"alu_out_0": {}}}, "latched_rd": {"cpuregs_rs1": {"alu_add_sub": {"alu_out": {}}, "dbg_rs1val": {}, "alu_shl": {}, "reg_op1": {}, "alu_eq": {"alu_out_0": {}, "alu_out": {}}, "alu_ltu": {"alu_out_0": {}, "alu_out": {}}, "alu_lts": {"alu_out_0": {}, "alu_out": {}}, "alu_out": {}}}, "is_slli_srli_srai": {"alu_shr": {}, "alu_add_sub": {}, "alu_out": {}, "cpu_state": {}, "dbg_rs1val": {}, "dbg_rs2val": {}, "alu_shl": {}, "reg_sh": {}, "mem_do_rinst": {"mem_valid": {"dbg_insn_opcode": {}, "next_insn_opcode": {"q_insn_opcode": {}}}, "mem_addr": {}, "mem_wstrb": {}, "mem_instr": {}}, "mem_la_wdata": {"mem_wdata": {}}, "reg_out": {"dbg_insn_addr": {}}, "reg_op1": {}, "reg_op2": {}, "cpuregs_wrdata": {"cpuregs_rs1": {}}, "alu_eq": {"alu_out_0": {}}, "alu_ltu": {"alu_out_0": {}}, "alu_lts": {"alu_out_0": {}}}, "instr_retirq": {"mem_do_prefetch": {"mem_instr": {}, "mem_valid": {"next_insn_opcode": {"q_insn_opcode": []}, "dbg_insn_opcode": {}}, "mem_wstrb": {}, "mem_addr": {}}}, "latched_is_lb": {"cpuregs_wrdata": {"cpuregs_rs1": {"dbg_rs1val": {}, "alu_shl": {}, "alu_out": {}, "alu_add_sub": {}, "reg_op1": {}, "alu_lts": {}, "alu_ltu": {}, "alu_eq": {}}}, "reg_out": {}}, "alu_ltu": {"alu_out": {}, "alu_out_0": {}}, "cpuregs_rs2": {"alu_shl": {}, "dbg_rs2val": {}, "alu_add_sub": {"alu_out": {}}, "reg_op2": {}, "alu_eq": {"alu_out": {}}, "mem_la_wdata": {"mem_wdata": {}}, "reg_sh": {}, "alu_lts": {"alu_out": {}}, "alu_ltu": {"alu_out": {}}}, "instr_sb": {"mem_wordsize": {}, "mem_la_wstrb": {"mem_wstrb": []}, "mem_rdata_word": {}, "mem_la_wdata": {"mem_wdata": []}}, "alu_eq": {"alu_out": {}, "alu_out_0": {}}, "trap": {"mem_wdata": {}, "mem_wstrb": {}, "mem_addr": {}, "mem_instr": {}}, "do_waitirq": {"mem_do_rinst": {"mem_valid": {"next_insn_opcode": {"dbg_insn_opcode": {}, "q_insn_opcode": {}}, "dbg_insn_opcode": {}}, "mem_addr": {}, "mem_instr": {}, "mem_wstrb": {}}}, "compressed_instr": {"latched_compr": {"cpuregs_wrdata": {"cpuregs_rs1": {"alu_out": {}}}}}, "instr_rdcycleh": {"alu_shr": {}, "alu_add_sub": {}, "alu_out": {}, "cpu_state": {}, "dbg_rs1val": {}, "dbg_rs2val": {}, "alu_shl": {}, "reg_sh": {}, "mem_do_rinst": {"mem_valid": {"dbg_insn_opcode": {}, "next_insn_opcode": {"q_insn_opcode": {}}}, "mem_addr": {}, "mem_wstrb": {}, "mem_instr": {}}, "mem_la_wdata": {"mem_wdata": {}}, "reg_out": {"dbg_insn_addr": {}}, "reg_op1": {}, "reg_op2": {}, "latched_store": {}, "cpuregs_wrdata": {"cpuregs_rs1": {}}, "dbg_rs1val_valid": {}, "alu_lts": {"alu_out_0": {}}, "cpuregs_write": {"cpuregs_rs1": {}}, "alu_eq": {"alu_out_0": {}}, "alu_ltu": {"alu_out_0": {}}}, "instr_sw": {"alu_shr": {}, "alu_add_sub": {"alu_out": {}}, "alu_shl": {}, "dbg_rs2val": {}, "dbg_rs1val": {}, "reg_op1": {}, "cpu_state": {}, "reg_sh": {}, "mem_do_rinst": {"mem_wstrb": {}, "mem_valid": {"next_insn_opcode": {"q_insn_opcode": {}}, "dbg_insn_opcode": {}}, "mem_instr": {}, "mem_addr": {}}, "mem_la_wdata": {"mem_wdata": {}}, "reg_out": {"dbg_insn_addr": {}}, "reg_op2": {}, "cpuregs_wrdata": {"cpuregs_rs1": {"alu_out": {}}}, "dbg_rs1val_valid": {}, "alu_eq": {"alu_out": {}, "alu_out_0": {}}, "alu_ltu": {"alu_out": {}, "alu_out_0": {}}, "alu_lts": {"alu_out": {}, "alu_out_0": {}}}, "latched_is_lu": {"cpuregs_wrdata": {"cpuregs_rs1": {"dbg_rs1val": {}, "alu_shl": {}, "alu_out": {}, "alu_add_sub": {}, "reg_op1": {}, "alu_lts": {}, "alu_ltu": {}, "alu_eq": {}}}, "reg_out": {}}, "mem_do_rinst": {"mem_addr": {}, "mem_valid": {"next_insn_opcode": {"q_insn_opcode": {}}, "dbg_insn_opcode": {}}, "mem_wstrb": {}, "mem_instr": {}}, "instr_rdinstr": {"alu_shr": {}, "alu_add_sub": {}, "alu_out": {}, "cpu_state": {}, "dbg_rs1val": {}, "dbg_rs2val": {}, "alu_shl": {}, "reg_sh": {}, "mem_do_rinst": {"mem_valid": {"dbg_insn_opcode": {}, "next_insn_opcode": {"q_insn_opcode": {}}}, "mem_addr": {}, "mem_wstrb": {}, "mem_instr": {}}, "mem_la_wdata": {"mem_wdata": {}}, "reg_out": {"dbg_insn_addr": {}}, "reg_op1": {}, "reg_op2": {}, "latched_store": {}, "cpuregs_wrdata": {"cpuregs_rs1": {}}, "dbg_rs1val_valid": {}, "alu_lts": {"alu_out_0": {}}, "cpuregs_write": {"cpuregs_rs1": {}}, "alu_eq": {"alu_out_0": {}}, "alu_ltu": {"alu_out_0": {}}}, "mem_state": {"mem_wstrb": {}, "mem_la_secondword": {}, "mem_instr": {}, "mem_valid": {"dbg_insn_opcode": {}, "next_insn_opcode": {}}}, "instr_rdcycle": {"alu_shr": {}, "alu_add_sub": {}, "alu_out": {}, "cpu_state": {}, "dbg_rs1val": {}, "dbg_rs2val": {}, "alu_shl": {}, "reg_sh": {}, "mem_do_rinst": {"mem_valid": {"dbg_insn_opcode": {}, "next_insn_opcode": {"q_insn_opcode": {}}}, "mem_addr": {}, "mem_wstrb": {}, "mem_instr": {}}, "mem_la_wdata": {"mem_wdata": {}}, "reg_out": {"dbg_insn_addr": {}}, "reg_op1": {}, "reg_op2": {}, "latched_store": {}, "cpuregs_wrdata": {"cpuregs_rs1": {}}, "dbg_rs1val_valid": {}, "alu_lts": {"alu_out_0": {}}, "cpuregs_write": {"cpuregs_rs1": {}}, "alu_eq": {"alu_out_0": {}}, "alu_ltu": {"alu_out_0": {}}}, "alu_out_q": {"cpuregs_wrdata": {"cpuregs_rs1": {"alu_shl": {}, "dbg_rs1val": {}, "alu_add_sub": {"alu_out": {}}, "reg_op1": {}, "alu_ltu": {"alu_out_0": {}, "alu_out": {}}, "alu_lts": {"alu_out_0": {}, "alu_out": {}}, "alu_eq": {"alu_out_0": {}, "alu_out": {}}, "alu_out": {}}}}, "instr_sh": {"mem_wordsize": {}, "mem_la_wstrb": {"mem_wstrb": []}, "mem_rdata_word": {}, "mem_la_wdata": {"mem_wdata": []}}, "cpuregs_wrdata": {"cpuregs_rs1": {"alu_add_sub": {"alu_out": {}}, "dbg_rs1val": {}, "alu_shl": {}, "reg_op1": {}, "alu_eq": {"alu_out_0": {}, "alu_out": {}}, "alu_ltu": {"alu_out_0": {}, "alu_out": {}}, "alu_lts": {"alu_out_0": {}, "alu_out": {}}, "alu_out": {}}}, "is_lbu_lhu_lw": {"latched_is_lu": {"reg_out": {}, "cpuregs_wrdata": {"cpuregs_rs1": {"dbg_rs1val": {}, "alu_out": {}, "alu_shl": {}, "reg_op1": {}, "alu_ltu": {}, "alu_eq": {}, "alu_add_sub": {}, "alu_lts": {}}}}}, "is_beq_bne_blt_bge_bltu_bgeu": {"alu_out": {}, "is_compare": {}}, "mem_do_wdata": {"mem_wdata": {}, "mem_wstrb": {}, "mem_addr": {}, "mem_state": {"mem_la_secondword": {}}, "mem_valid": {"dbg_insn_opcode": {}, "next_insn_opcode": {}}, "cpuregs_wrdata": {"cpuregs_rs1": {}}, "cpu_state": {}, "mem_instr": {}}, "is_lui_auipc_jal": {"alu_shr": {}, "alu_add_sub": {}, "alu_out": {}, "cpu_state": {}, "dbg_rs1val": {}, "dbg_rs2val": {}, "alu_shl": {}, "reg_sh": {}, "reg_op2": {}, "mem_la_wdata": {"mem_wdata": {}}, "reg_out": {"dbg_insn_addr": {}}, "reg_op1": {}, "cpuregs_wrdata": {"cpuregs_rs1": {}}, "dbg_rs1val_valid": {}, "alu_eq": {"alu_out_0": {}}, "alu_ltu": {"alu_out_0": {}}, "alu_lts": {"alu_out_0": {}}}, "mem_do_rdata": {"mem_addr": {}, "mem_wstrb": {}, "cpu_state": {}, "mem_instr": {}, "mem_valid": {"dbg_insn_opcode": {}, "next_insn_opcode": {}}, "cpuregs_wrdata": {"cpuregs_rs1": {}}}, "is_jalr_addi_slti_sltiu_xori_ori_andi": {"alu_shr": {}, "alu_add_sub": {}, "alu_out": {}, "cpu_state": {}, "dbg_rs1val": {}, "dbg_rs2val": {}, "alu_shl": {}, "reg_sh": {}, "mem_do_rinst": {"mem_valid": {"dbg_insn_opcode": {}, "next_insn_opcode": {"q_insn_opcode": {}}}, "mem_addr": {}, "mem_wstrb": {}, "mem_instr": {}}, "mem_la_wdata": {"mem_wdata": {}}, "reg_out": {"dbg_insn_addr": {}}, "reg_op1": {}, "reg_op2": {}, "cpuregs_wrdata": {"cpuregs_rs1": {}}, "alu_eq": {"alu_out_0": {}}, "alu_ltu": {"alu_out_0": {}}, "alu_lts": {"alu_out_0": {}}}, "cpuregs_write": {"cpuregs_rs1": {"alu_add_sub": {"alu_out": {}}, "dbg_rs1val": {}, "reg_op1": {}, "alu_eq": {"alu_out_0": {}, "alu_out": {}}, "alu_shl": {}, "alu_lts": {"alu_out_0": {}, "alu_out": {}}, "alu_ltu": {"alu_out_0": {}, "alu_out": {}}, "alu_out": {}}}, "alu_lts": {"alu_out": {}, "alu_out_0": {}}, "mem_rdata_word": {"cpuregs_wrdata": {"cpuregs_rs1": {"dbg_rs1val": {}, "alu_shl": {}, "alu_out": {}, "alu_add_sub": {}, "reg_op1": {}, "alu_lts": {}, "alu_ltu": {}, "alu_eq": {}}}, "reg_out": {}}, "irq_active": {"irq_delay": []}}