// Seed: 2719905886
module module_0 (
    input wire id_0,
    input tri id_1,
    output wor id_2,
    output uwire id_3,
    input wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    output supply0 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input wand id_12,
    output tri1 id_13
);
  always force id_13 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd22,
    parameter id_7 = 32'd69
) (
    output wire id_0,
    output uwire id_1,
    output wand id_2,
    input tri0 _id_3,
    input wor id_4,
    input wand id_5,
    input uwire id_6,
    input uwire _id_7,
    output supply0 id_8,
    output wire id_9,
    output tri0 id_10,
    output wand id_11,
    output wand id_12,
    output tri0 id_13,
    input tri0 id_14,
    output supply1 id_15
);
  wire [(  &  id_7  ) : (  id_3  )  !=  -1] id_17;
  logic id_18;
  ;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_10,
      id_10,
      id_4,
      id_6,
      id_14,
      id_4,
      id_14,
      id_15,
      id_14,
      id_5,
      id_5,
      id_10
  );
  assign modCall_1.id_6 = 0;
endmodule
