@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado_HLS/2016.4/msys/bin/g++.exe"
   Compiling Zevenseg.cpp_pre.cpp.tb.cpp
   Compiling Zevenseg_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_Zevenseg.cpp
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-322] Starting VHDL simulation. 
@I [SIM-15] Starting XSIM ...
