WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1268838 cumulative IPC: 3.941 (Simulation time: 00 hr 00 min 20 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1268838 cumulative IPC: 3.941 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 3405221 heartbeat IPC: 2.937 cumulative IPC: 2.34 (Simulation time: 00 hr 00 min 45 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 2136384 cumulative IPC: 2.34 (Simulation time: 00 hr 00 min 45 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 2136384 cumulative IPC: 2.34 (Simulation time: 00 hr 00 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/wrf_1212B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.34 instructions: 5000000 cycles: 2136384
CPU 0 Branch Prediction Accuracy: 95.25% MPKI: 8.454 Average ROB Occupancy at Mispredict: 71.49
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 7.09
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 1.37

LLC TOTAL        ACCESS:       6132 HIT:       2036 MISS:       4096
LLC LOAD         ACCESS:       4150 HIT:        139 MISS:       4011
LLC RFO          ACCESS:         54 HIT:          6 MISS:         48
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       1870 HIT:       1870 MISS:          0
LLC TRANSLATION  ACCESS:         58 HIT:         21 MISS:         37
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 647 cycles
cpu0_DTLB TOTAL        ACCESS:    1256255 HIT:    1228020 MISS:      28235
cpu0_DTLB LOAD         ACCESS:    1256255 HIT:    1228020 MISS:      28235
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.011 cycles
cpu0_ITLB TOTAL        ACCESS:     124257 HIT:     124257 MISS:          0
cpu0_ITLB LOAD         ACCESS:     124257 HIT:     124257 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1712843 HIT:    1574646 MISS:     138197
cpu0_L1D LOAD         ACCESS:     914555 HIT:     858913 MISS:      55642
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     798228 HIT:     715733 MISS:      82495
cpu0_L1D TRANSLATION  ACCESS:         60 HIT:          0 MISS:         60
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 26.98 cycles
cpu0_L1I TOTAL        ACCESS:     145262 HIT:     140595 MISS:       4667
cpu0_L1I LOAD         ACCESS:     145262 HIT:     140595 MISS:       4667
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 6.461 cycles
cpu0_L2C TOTAL        ACCESS:     134168 HIT:     129903 MISS:       4265
cpu0_L2C LOAD         ACCESS:      57310 HIT:      53160 MISS:       4150
cpu0_L2C RFO          ACCESS:      29511 HIT:      29457 MISS:         54
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      47287 HIT:      47284 MISS:          3
cpu0_L2C TRANSLATION  ACCESS:         60 HIT:          2 MISS:         58
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 642.3 cycles
cpu0_STLB TOTAL        ACCESS:      13069 HIT:      13009 MISS:         60
cpu0_STLB LOAD         ACCESS:      13069 HIT:      13009 MISS:         60
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1190 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1882
  ROW_BUFFER_MISS:       2214
 AVG DBUS CONGESTED CYCLE: 3.849
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
