Running: D:\Xilinx\XilISE13.3\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/MC_S6/Xilinx/sl_ctrlv3_ise/tb1_isim_translate.exe -prj D:/MC_S6/Xilinx/sl_ctrlv3_ise/tb1_translate.prj work.tb1 work.glbl 
ISim O.76xd (signature 0x2f00eba5)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/MC_S6/Xilinx/sl_ctrlv3_ise/netgen/translate/Sl_Ctrl_translate.v" into library work
Analyzing Verilog file "D:/MC_S6/Xilinx/sl_ctrlv3_ise/tb1.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98212 KB
Fuse CPU Usage: 170 ms
Compiling module X_ONE
Compiling module X_ZERO
Compiling module ffsrce
Compiling module X_FF
Compiling module latchsre
Compiling module X_LATCHE
Compiling module sffsrce
Compiling module X_SFF
Compiling module x_lut2_mux4
Compiling module X_LUT2(INIT=4'b1000)
Compiling module X_LUT4(INIT=16'b1000000000000000...
Compiling module x_lut3_mux4
Compiling module X_LUT3(INIT=8'b0100)
Compiling module X_LUT5(INIT=32'b0110101111001000...
Compiling module X_LUT6(INIT=64'b0100000000000000...
Compiling module X_BUF
Compiling module X_CKBUF
Compiling module X_INV
Compiling module X_OPAD
Compiling module X_IPAD
Compiling module X_OBUFT
Compiling module X_OBUF
Compiling module Sl_Ctrl
Compiling module tb1
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 82 Verilog Units
Built simulation executable D:/MC_S6/Xilinx/sl_ctrlv3_ise/tb1_isim_translate.exe
Fuse Memory Usage: 105748 KB
Fuse CPU Usage: 483 ms
