

================================================================
== Vitis HLS Report for 'huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2'
================================================================
* Date:           Tue Jun 18 12:24:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.199 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      257|  10.000 ns|  1.285 us|    2|  257|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_638_2  |        0|      255|         1|          1|          1|  0 ~ 255|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 5 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %i"   --->   Operation 6 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln638_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln638"   --->   Operation 7 'read' 'add_ln638_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln638_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln638"   --->   Operation 8 'read' 'sext_ln638_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln638_cast = sext i32 %sext_ln638_read"   --->   Operation 9 'sext' 'sext_ln638_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln628 = store i33 %sext_ln638_cast, i33 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 10 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln628 = store i9 1, i9 %j" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 11 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%j_4 = load i9 %j" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 13 'load' 'j_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.90ns)   --->   "%icmp_ln638 = icmp_eq  i9 %j_4, i9 %add_ln638_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 14 'icmp' 'icmp_ln638' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln638 = br i1 %icmp_ln638, void %for.inc.split, void %for.inc7.loopexit.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 16 'br' 'br_ln638' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_load = load i33 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:639]   --->   Operation 17 'load' 'p_load' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln638 = zext i33 %p_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 18 'zext' 'zext_ln638' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln628 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 19 'specpipeline' 'specpipeline_ln628' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln638 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 20 'specloopname' 'specloopname_ln638' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.14ns)   --->   "%add_ln639 = add i33 %p_load, i33 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:639]   --->   Operation 21 'add' 'add_ln639' <Predicate = (!icmp_ln638)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%huffsize_addr = getelementptr i5 %huffsize, i64 0, i64 %zext_ln638" [benchmarks/chstone/jpeg/src/jpeg_decode.c:639]   --->   Operation 22 'getelementptr' 'huffsize_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln639 = store i5 %i_read, i9 %huffsize_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:639]   --->   Operation 23 'store' 'store_ln639' <Predicate = (!icmp_ln638)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 257> <RAM>
ST_2 : Operation 24 [1/1] (0.90ns)   --->   "%j_5 = add i9 %j_4, i9 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 24 'add' 'j_5' <Predicate = (!icmp_ln638)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln628 = store i33 %add_ln639, i33 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 25 'store' 'store_ln628' <Predicate = (!icmp_ln638)> <Delay = 0.46>
ST_2 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln628 = store i9 %j_5, i9 %j" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 26 'store' 'store_ln628' <Predicate = (!icmp_ln638)> <Delay = 0.46>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln638 = br void %for.inc" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 27 'br' 'br_ln638' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln638)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 33 bit ('p', benchmarks/chstone/jpeg/src/jpeg_decode.c:628) [6]  (0.000 ns)
	'store' operation 0 bit ('store_ln628', benchmarks/chstone/jpeg/src/jpeg_decode.c:628) of variable 'sext_ln638_cast' on local variable 'p', benchmarks/chstone/jpeg/src/jpeg_decode.c:628 [11]  (0.460 ns)

 <State 2>: 2.199ns
The critical path consists of the following:
	'load' operation 9 bit ('j', benchmarks/chstone/jpeg/src/jpeg_decode.c:638) on local variable 'j', benchmarks/chstone/jpeg/src/jpeg_decode.c:628 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln638', benchmarks/chstone/jpeg/src/jpeg_decode.c:638) [16]  (0.902 ns)
	'store' operation 0 bit ('store_ln639', benchmarks/chstone/jpeg/src/jpeg_decode.c:639) of variable 'i_read' on array 'huffsize' [26]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
