{"Source Block": ["oh/src/mio/hdl/mio_regs.v@146:163@HdlStmProcess", "\t\t\t   rx_full,     //2\t \t\t   \n\t\t\t   rx_prog_full,//1\n\t\t\t   rx_empty     //0\n\t\t\t   };\n   \n   always @ (posedge clk or negedge nreset)\n     if(!nreset)\n       status_reg[7:0] <= 'b0;   \n     else if(status_write)\n       status_reg[7:0] <= data_in[7:0];\n     else\n       status_reg[7:0] <= {(status_reg[15:8] | status_in[7:0]), // sticky bits\n\t\t\t   status_in[7:0]};                     // immediate bits\n\n   //###############################\n   //# CLKDIV\n   //################################ \n   always @ (posedge clk or negedge nreset)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[153, "       status_reg[7:0] <= 'b0;   \n"], [155, "       status_reg[7:0] <= data_in[7:0];\n"], [157, "       status_reg[7:0] <= {(status_reg[15:8] | status_in[7:0]), // sticky bits\n"]], "Add": [[153, "       status_reg[15:0] <= 'b0;   \n"], [155, "       status_reg[15:0] <= data_in[7:0];\n"], [157, "       status_reg[15:0] <= {(status_reg[15:8] | status_in[7:0]), // sticky bits\n"]]}}