<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>packet_counter</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S01_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S01_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M01_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M01_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">M00_AXIS:M01_AXIS:S01_AXIS:S00_AXIS</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>packet_counter_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>27133ef0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>packet_counter_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d27ba503</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0afca4b0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f42257f2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>PD_FLAG</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXIS_TDATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXIS_TDATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXIS_TDATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXIS_TDATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_AXIS_TDATA_WIDTH">128</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/packet_counter_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/packet_counter_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6739af96</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/constraints.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/packet_counter_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/packet_counter_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/packet_counter_v1_0/data/packet_counter.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/packet_counter_v1_0/data/packet_counter.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/packet_counter_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/packet_counter_v1_0/src/packet_counter.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/packet_counter_v1_0/src/packet_counter.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/packet_counter_v1_0/src/packet_counter_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/packet_counter_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f42257f2</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">packet_counter_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXIS_TDATA_WIDTH">128</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>packet_counter_v1.0</xilinx:displayName>
      <xilinx:coreRevision>16</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-10-21T15:07:52Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a938cf8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51119342_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680a8c20_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc5f755_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d0a11ad_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c14b7a1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17912699_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb10e00_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c065dc8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e6b5c1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d635c29_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4703bb51_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@317f3934_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4496c115_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d0050e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2633f556_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4941b8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c29a77e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9251f4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1495a048_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64835c3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215ea2f4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb0084a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47149ecb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d45ed6f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d093fe3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@579e1ff1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c421a3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6a25f8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69150b84_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ad6bc4e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a6bf3b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8548bbe_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5439113c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21d773ae_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a6ab47_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570a7c36_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31092ed8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5caa6db2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d1ca42d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@129760a7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34676a77_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be1832b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44e11fa9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d17134b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c0496d9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f437d76_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1ebdcc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f491caa_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5eba82_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22e2ac4a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a3fdd3a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21dff61_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ce422f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b816a7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6991960d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68819a99_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a06ac54_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43309f04_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ee12b2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb6ab91_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f95dc8c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d19e17_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e30b6b0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384a5879_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bd2cf8b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d4ca97_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1106e315_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc365a1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a1ce68c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@657f0e5d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247ba6d2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d1982a1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f52df4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c3a17f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@331dfeb5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb97ed7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1957722d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35f291fc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@754fcc8e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@be41a06_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21fdea28_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed1d1ba_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b0b588_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa9d96c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@656e3f2a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee920bd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263c7a8e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651e2142_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456333c2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7643b0c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49db66ea_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e269657_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27dab19b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd8cf32_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c413ec_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b93174_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7542a958_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b10921e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b17b4a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766ed59e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6b22c1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ea7344_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39400265_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd0fb57_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c9b5830_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da5b94d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2c116f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764e6be5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f0da18c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa542d1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c81a06d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3387fb16_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13577ce4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@149a9a68_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18b389b7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a96abb9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b01a5b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d294b0d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@464dddeb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff29073_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d7e725_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f41abf7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b40bfcb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb6884e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b2f50c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e73c608_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26247828_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@143a3318_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba4f2e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a4ad307_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c1a29c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ef01b6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3beb36ad_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4788ffb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1962d3b5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43416b53_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7105f79_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d54cec4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e4bb1a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aba70c4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3311ca6a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0fd4f1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23335ecf_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d5c301b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@267790fc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0008f0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2812acb7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69a91598_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e70a9b8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@648710c4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c599e95_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c50080_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e46080_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@313fb4da_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35db2f77_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc70180_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ecd2db6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45289a2b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@222c7837_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49d174c9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4578c421_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2a4ed7_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42a65242_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43452d0c_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e839e26_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b002a7d_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16610997_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78204abd_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ef24f9_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f1749d_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3274b888_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5886b7ac_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d6ab0d7_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe7ee6e_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f77eab_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff7fa77_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a5a7cb_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@723443ff_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c5975fa_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ec2ac59_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7872faf4_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347257a2_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b2d12e_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b22c76c_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/packet_counter_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="058ca4e4"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5a6d5326"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="975c2b12"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="142f9326"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="2e327a5e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
