Analysis & Synthesis report for FPGC4
Sat Dec  7 22:16:07 2019
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |FPGC4|CPU:cpu|Timer:timer|state
 12. State Machine - |FPGC4|MemoryUnit:mu|SDRAMcontroller:sdramcontroller|state
 13. State Machine - |FPGC4|MemoryUnit:mu|SDRAMcontroller:sdramcontroller|SDRAM_CMD
 14. State Machine - |FPGC4|MemoryUnit:mu|SPIreader:sreader|phase
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for VRAM:vram32|altsyncram:ram_rtl_0|altsyncram_kuq1:auto_generated
 22. Source assignments for ROM:rom|altsyncram:rom_rtl_0|altsyncram_m361:auto_generated
 23. Source assignments for CPU:cpu|Stack:stack|altsyncram:stack_rtl_0|altsyncram_12i1:auto_generated
 24. Source assignments for VRAM:vram8|altsyncram:ram_rtl_0|altsyncram_4oq1:auto_generated
 25. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: VRAM:vram32
 27. Parameter Settings for User Entity Instance: VRAM:vram8
 28. Parameter Settings for User Entity Instance: FSX:fsx
 29. Parameter Settings for User Entity Instance: FSX:fsx|VGA:displayGen
 30. Parameter Settings for User Entity Instance: MemoryUnit:mu|SDRAMcontroller:sdramcontroller
 31. Parameter Settings for User Entity Instance: CPU:cpu|Timer:timer
 32. Parameter Settings for User Entity Instance: CPU:cpu|PC:pc
 33. Parameter Settings for User Entity Instance: CPU:cpu|ControlUnit:cu
 34. Parameter Settings for Inferred Entity Instance: VRAM:vram32|altsyncram:ram_rtl_0
 35. Parameter Settings for Inferred Entity Instance: ROM:rom|altsyncram:rom_rtl_0
 36. Parameter Settings for Inferred Entity Instance: CPU:cpu|Stack:stack|altsyncram:stack_rtl_0
 37. Parameter Settings for Inferred Entity Instance: VRAM:vram8|altsyncram:ram_rtl_0
 38. Parameter Settings for Inferred Entity Instance: FSX:fsx|lpm_mult:Mult0
 39. Parameter Settings for Inferred Entity Instance: CPU:cpu|ALU:alu|lpm_mult:Mult0
 40. altpll Parameter Settings by Entity Instance
 41. altsyncram Parameter Settings by Entity Instance
 42. lpm_mult Parameter Settings by Entity Instance
 43. Port Connectivity Checks: "CPU:cpu"
 44. Port Connectivity Checks: "MemoryUnit:mu|SDRAMcontroller:sdramcontroller"
 45. Port Connectivity Checks: "MemoryUnit:mu"
 46. Port Connectivity Checks: "FSX:fsx|VGA:displayGen"
 47. Port Connectivity Checks: "FSX:fsx"
 48. Port Connectivity Checks: "VRAM:vram8"
 49. Port Connectivity Checks: "VRAM:vram32"
 50. Port Connectivity Checks: "Stabilizer:resStabilizer"
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages
 54. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec  7 22:16:07 2019       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; FPGC4                                       ;
; Top-level Entity Name              ; FPGC4                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,099                                       ;
;     Total combinational functions  ; 4,287                                       ;
;     Dedicated logic registers      ; 3,195                                       ;
; Total registers                    ; 3195                                        ;
; Total pins                         ; 64                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 115,072                                     ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; FPGC4              ; FPGC4              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                               ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                           ; Library ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------+---------+
; modules/FPGC4.v                                         ; yes             ; User Verilog HDL File                                 ; /home/bart/Documents/FPGA/FPGC4/Quartus/modules/FPGC4.v                                ;         ;
; modules/CPU/Timer.v                                     ; yes             ; User Verilog HDL File                                 ; /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/Timer.v                            ;         ;
; modules/CPU/Stack.v                                     ; yes             ; User Verilog HDL File                                 ; /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/Stack.v                            ;         ;
; modules/CPU/Regbank.v                                   ; yes             ; User Verilog HDL File                                 ; /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/Regbank.v                          ;         ;
; modules/CPU/PC.v                                        ; yes             ; User Verilog HDL File                                 ; /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/PC.v                               ;         ;
; modules/CPU/InstructionDecoder.v                        ; yes             ; User Verilog HDL File                                 ; /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/InstructionDecoder.v               ;         ;
; modules/CPU/CPU.v                                       ; yes             ; User Verilog HDL File                                 ; /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/CPU.v                              ;         ;
; modules/CPU/ControlUnit.v                               ; yes             ; User Verilog HDL File                                 ; /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/ControlUnit.v                      ;         ;
; modules/CPU/ALU.v                                       ; yes             ; User Verilog HDL File                                 ; /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/ALU.v                              ;         ;
; modules/GPU/VGA.v                                       ; yes             ; User Verilog HDL File                                 ; /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/VGA.v                              ;         ;
; modules/GPU/FSX.v                                       ; yes             ; User Verilog HDL File                                 ; /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/FSX.v                              ;         ;
; modules/Memory/VRAM.v                                   ; yes             ; User Verilog HDL File                                 ; /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/VRAM.v                          ;         ;
; modules/Memory/SPIreader.v                              ; yes             ; User Verilog HDL File                                 ; /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/SPIreader.v                     ;         ;
; modules/Memory/SDRAMcontroller.v                        ; yes             ; User Verilog HDL File                                 ; /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/SDRAMcontroller.v               ;         ;
; modules/Memory/ROM.v                                    ; yes             ; User Verilog HDL File                                 ; /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/ROM.v                           ;         ;
; modules/Memory/MemoryUnit.v                             ; yes             ; User Verilog HDL File                                 ; /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/MemoryUnit.v                    ;         ;
; modules/Stabilizer.v                                    ; yes             ; User Verilog HDL File                                 ; /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Stabilizer.v                           ;         ;
; pll.v                                                   ; yes             ; User Wizard-Generated File                            ; /home/bart/Documents/FPGA/FPGC4/Quartus/pll.v                                          ;         ;
; /home/bart/Documents/FPGA/FPGC4/Verilog/memory/rom.list ; yes             ; Auto-Found Unspecified File                           ; /home/bart/Documents/FPGA/FPGC4/Verilog/memory/rom.list                                ;         ;
; altpll.tdf                                              ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal191.inc                                          ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc          ;         ;
; stratix_pll.inc                                         ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                                       ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                                       ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/pll_altpll.v                                         ; yes             ; Auto-Generated Megafunction                           ; /home/bart/Documents/FPGA/FPGC4/Quartus/db/pll_altpll.v                                ;         ;
; altsyncram.tdf                                          ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                                   ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                                             ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                                          ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                                           ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                                              ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                                              ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                                            ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_kuq1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/bart/Documents/FPGA/FPGC4/Quartus/db/altsyncram_kuq1.tdf                         ;         ;
; db/FPGC4.ram0_VRAM_ab68bcb8.hdl.mif                     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/bart/Documents/FPGA/FPGC4/Quartus/db/FPGC4.ram0_VRAM_ab68bcb8.hdl.mif            ;         ;
; db/altsyncram_m361.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/bart/Documents/FPGA/FPGC4/Quartus/db/altsyncram_m361.tdf                         ;         ;
; db/FPGC4.ram0_ROM_16bd8.hdl.mif                         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/bart/Documents/FPGA/FPGC4/Quartus/db/FPGC4.ram0_ROM_16bd8.hdl.mif                ;         ;
; db/altsyncram_12i1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/bart/Documents/FPGA/FPGC4/Quartus/db/altsyncram_12i1.tdf                         ;         ;
; db/FPGC4.ram0_Stack_559f612.hdl.mif                     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/bart/Documents/FPGA/FPGC4/Quartus/db/FPGC4.ram0_Stack_559f612.hdl.mif            ;         ;
; db/altsyncram_4oq1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; /home/bart/Documents/FPGA/FPGC4/Quartus/db/altsyncram_4oq1.tdf                         ;         ;
; db/FPGC4.ram0_VRAM_75fc4557.hdl.mif                     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/bart/Documents/FPGA/FPGC4/Quartus/db/FPGC4.ram0_VRAM_75fc4557.hdl.mif            ;         ;
; lpm_mult.tdf                                            ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                                         ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                                            ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                                            ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                                            ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                                            ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                                             ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                                            ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                                             ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                                            ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                                          ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                                        ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc                                      ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                                             ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                                            ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                                         ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                                             ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                                            ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc                                 ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_jgh.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; /home/bart/Documents/FPGA/FPGC4/Quartus/db/add_sub_jgh.tdf                             ;         ;
; db/add_sub_ngh.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; /home/bart/Documents/FPGA/FPGC4/Quartus/db/add_sub_ngh.tdf                             ;         ;
; altshift.tdf                                            ; yes             ; Megafunction                                          ; /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/mult_7dt.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/bart/Documents/FPGA/FPGC4/Quartus/db/mult_7dt.tdf                                ;         ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 7,099  ;
;                                             ;        ;
; Total combinational functions               ; 4287   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 3203   ;
;     -- 3 input functions                    ; 710    ;
;     -- <=2 input functions                  ; 374    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 3979   ;
;     -- arithmetic mode                      ; 308    ;
;                                             ;        ;
; Total registers                             ; 3195   ;
;     -- Dedicated logic registers            ; 3195   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 64     ;
; Total memory bits                           ; 115072 ;
;                                             ;        ;
; Embedded Multiplier 9-bit elements          ; 2      ;
;                                             ;        ;
; Total PLLs                                  ; 1      ;
;     -- PLLs                                 ; 1      ;
;                                             ;        ;
; Maximum fan-out node                        ; rtl~1  ;
; Maximum fan-out                             ; 1395   ;
; Total fan-out                               ; 27829  ;
; Average fan-out                             ; 3.60   ;
+---------------------------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Entity Name        ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |FPGC4                                            ; 4287 (3)            ; 3195 (0)                  ; 115072      ; 2            ; 0       ; 1         ; 64   ; 0            ; |FPGC4                                                                                                                                ; FPGC4              ; work         ;
;    |CPU:cpu|                                      ; 1832 (0)            ; 652 (0)                   ; 32768       ; 2            ; 0       ; 1         ; 0    ; 0            ; |FPGC4|CPU:cpu                                                                                                                        ; CPU                ; work         ;
;       |ALU:alu|                                   ; 540 (540)           ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FPGC4|CPU:cpu|ALU:alu                                                                                                                ; ALU                ; work         ;
;          |lpm_mult:Mult0|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FPGC4|CPU:cpu|ALU:alu|lpm_mult:Mult0                                                                                                 ; lpm_mult           ; work         ;
;             |mult_7dt:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FPGC4|CPU:cpu|ALU:alu|lpm_mult:Mult0|mult_7dt:auto_generated                                                                         ; mult_7dt           ; work         ;
;       |ControlUnit:cu|                            ; 263 (263)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|CPU:cpu|ControlUnit:cu                                                                                                         ; ControlUnit        ; work         ;
;       |InstructionDecoder:instDec|                ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|CPU:cpu|InstructionDecoder:instDec                                                                                             ; InstructionDecoder ; work         ;
;       |PC:pc|                                     ; 157 (157)           ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|CPU:cpu|PC:pc                                                                                                                  ; PC                 ; work         ;
;       |Regbank:regbank|                           ; 815 (815)           ; 544 (544)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|CPU:cpu|Regbank:regbank                                                                                                        ; Regbank            ; work         ;
;       |Stabilizer:int1Stabilizer|                 ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|CPU:cpu|Stabilizer:int1Stabilizer                                                                                              ; Stabilizer         ; work         ;
;       |Stack:stack|                               ; 20 (20)             ; 10 (10)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|CPU:cpu|Stack:stack                                                                                                            ; Stack              ; work         ;
;          |altsyncram:stack_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|CPU:cpu|Stack:stack|altsyncram:stack_rtl_0                                                                                     ; altsyncram         ; work         ;
;             |altsyncram_12i1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|CPU:cpu|Stack:stack|altsyncram:stack_rtl_0|altsyncram_12i1:auto_generated                                                      ; altsyncram_12i1    ; work         ;
;       |Timer:timer|                               ; 4 (4)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|CPU:cpu|Timer:timer                                                                                                            ; Timer              ; work         ;
;    |FSX:fsx|                                      ; 1974 (1848)         ; 2346 (2322)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|FSX:fsx                                                                                                                        ; FSX                ; work         ;
;       |VGA:displayGen|                            ; 102 (102)           ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|FSX:fsx|VGA:displayGen                                                                                                         ; VGA                ; work         ;
;       |lpm_mult:Mult0|                            ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|FSX:fsx|lpm_mult:Mult0                                                                                                         ; lpm_mult           ; work         ;
;          |multcore:mult_core|                     ; 24 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|FSX:fsx|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore           ; work         ;
;             |mpar_add:padder|                     ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|FSX:fsx|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add           ; work         ;
;                |lpm_add_sub:adder[0]|             ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|FSX:fsx|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub        ; work         ;
;                   |add_sub_jgh:auto_generated|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|FSX:fsx|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jgh:auto_generated                      ; add_sub_jgh        ; work         ;
;                |mpar_add:sub_par_add|             ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|FSX:fsx|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add           ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|FSX:fsx|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub        ; work         ;
;                      |add_sub_ngh:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|FSX:fsx|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated ; add_sub_ngh        ; work         ;
;    |MemoryUnit:mu|                                ; 478 (219)           ; 194 (33)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|MemoryUnit:mu                                                                                                                  ; MemoryUnit         ; work         ;
;       |SDRAMcontroller:sdramcontroller|           ; 175 (175)           ; 113 (113)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|MemoryUnit:mu|SDRAMcontroller:sdramcontroller                                                                                  ; SDRAMcontroller    ; work         ;
;       |SPIreader:sreader|                         ; 84 (84)             ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|MemoryUnit:mu|SPIreader:sreader                                                                                                ; SPIreader          ; work         ;
;    |ROM:rom|                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|ROM:rom                                                                                                                        ; ROM                ; work         ;
;       |altsyncram:rom_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|ROM:rom|altsyncram:rom_rtl_0                                                                                                   ; altsyncram         ; work         ;
;          |altsyncram_m361:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|ROM:rom|altsyncram:rom_rtl_0|altsyncram_m361:auto_generated                                                                    ; altsyncram_m361    ; work         ;
;    |Stabilizer:resStabilizer|                     ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|Stabilizer:resStabilizer                                                                                                       ; Stabilizer         ; work         ;
;    |VRAM:vram32|                                  ; 0 (0)               ; 0 (0)                     ; 33280       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|VRAM:vram32                                                                                                                    ; VRAM               ; work         ;
;       |altsyncram:ram_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 33280       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|VRAM:vram32|altsyncram:ram_rtl_0                                                                                               ; altsyncram         ; work         ;
;          |altsyncram_kuq1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 33280       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|VRAM:vram32|altsyncram:ram_rtl_0|altsyncram_kuq1:auto_generated                                                                ; altsyncram_kuq1    ; work         ;
;    |VRAM:vram8|                                   ; 0 (0)               ; 0 (0)                     ; 32640       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|VRAM:vram8                                                                                                                     ; VRAM               ; work         ;
;       |altsyncram:ram_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 32640       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|VRAM:vram8|altsyncram:ram_rtl_0                                                                                                ; altsyncram         ; work         ;
;          |altsyncram_4oq1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 32640       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|VRAM:vram8|altsyncram:ram_rtl_0|altsyncram_4oq1:auto_generated                                                                 ; altsyncram_4oq1    ; work         ;
;    |pll:pll|                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|pll:pll                                                                                                                        ; pll                ; work         ;
;       |altpll:altpll_component|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|pll:pll|altpll:altpll_component                                                                                                ; altpll             ; work         ;
;          |pll_altpll:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGC4|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                                                                      ; pll_altpll         ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+
; Name                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                 ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+
; CPU:cpu|Stack:stack|altsyncram:stack_rtl_0|altsyncram_12i1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; db/FPGC4.ram0_Stack_559f612.hdl.mif ;
; ROM:rom|altsyncram:rom_rtl_0|altsyncram_m361:auto_generated|ALTSYNCRAM               ; AUTO ; ROM              ; 512          ; 32           ; --           ; --           ; 16384 ; db/FPGC4.ram0_ROM_16bd8.hdl.mif     ;
; VRAM:vram32|altsyncram:ram_rtl_0|altsyncram_kuq1:auto_generated|ALTSYNCRAM           ; AUTO ; True Dual Port   ; 1040         ; 32           ; 1040         ; 32           ; 33280 ; db/FPGC4.ram0_VRAM_ab68bcb8.hdl.mif ;
; VRAM:vram8|altsyncram:ram_rtl_0|altsyncram_4oq1:auto_generated|ALTSYNCRAM            ; AUTO ; True Dual Port   ; 4080         ; 8            ; 4080         ; 8            ; 32640 ; db/FPGC4.ram0_VRAM_75fc4557.hdl.mif ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Altera ; ALTPLL       ; 19.1    ; N/A          ; N/A          ; |FPGC4|pll:pll  ; pll.v           ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |FPGC4|CPU:cpu|Timer:timer|state                                                         ;
+-------------------+-----------------+-----------------+---------------+--------------+-------------------+
; Name              ; state.s_readMem ; state.s_getRegs ; state.s_fetch ; state.s_init ; state.s_writeBack ;
+-------------------+-----------------+-----------------+---------------+--------------+-------------------+
; state.s_init      ; 0               ; 0               ; 0             ; 0            ; 0                 ;
; state.s_fetch     ; 0               ; 0               ; 1             ; 1            ; 0                 ;
; state.s_getRegs   ; 0               ; 1               ; 0             ; 1            ; 0                 ;
; state.s_readMem   ; 1               ; 0               ; 0             ; 1            ; 0                 ;
; state.s_writeBack ; 0               ; 0               ; 0             ; 1            ; 1                 ;
+-------------------+-----------------+-----------------+---------------+--------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGC4|MemoryUnit:mu|SDRAMcontroller:sdramcontroller|state                                                                                                                                                                                                                                                                                                                  ;
+------------------------+------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-------------------+-------------------+--------------+--------------+
; Name                   ; state.s_read_precharge ; state.s_idle_in_1 ; state.s_idle_in_2 ; state.s_idle_in_3 ; state.s_idle_in_4 ; state.s_idle_in_5 ; state.s_idle_in_6 ; state.s_precharge ; state.s_read_4 ; state.s_read_3 ; state.s_read_2 ; state.s_read_1 ; state.s_write_3 ; state.s_write_2 ; state.s_write_1 ; state.s_open_in_1 ; state.s_open_in_2 ; state.s_idle ; state.s_init ;
+------------------------+------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-------------------+-------------------+--------------+--------------+
; state.s_init           ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0            ;
; state.s_idle           ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 1            ; 1            ;
; state.s_open_in_2      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 1                 ; 0            ; 1            ;
; state.s_open_in_1      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 1                 ; 0                 ; 0            ; 1            ;
; state.s_write_1        ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 1               ; 0                 ; 0                 ; 0            ; 1            ;
; state.s_write_2        ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 1               ; 0               ; 0                 ; 0                 ; 0            ; 1            ;
; state.s_write_3        ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 1               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 1            ;
; state.s_read_1         ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 1              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 1            ;
; state.s_read_2         ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 1              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 1            ;
; state.s_read_3         ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 1              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 1            ;
; state.s_read_4         ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 1            ;
; state.s_precharge      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 1            ;
; state.s_idle_in_6      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 1            ;
; state.s_idle_in_5      ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 1            ;
; state.s_idle_in_4      ; 0                      ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 1            ;
; state.s_idle_in_3      ; 0                      ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 1            ;
; state.s_idle_in_2      ; 0                      ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 1            ;
; state.s_idle_in_1      ; 0                      ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 1            ;
; state.s_read_precharge ; 1                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 1            ;
+------------------------+------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-------------------+-------------------+--------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGC4|MemoryUnit:mu|SDRAMcontroller:sdramcontroller|SDRAM_CMD                                                                                                                                                                                             ;
+--------------------------------+------------------------------+-------------------------+--------------------------+---------------------------+----------------------------+-------------------------------+-----------------------------+--------------------------------+
; Name                           ; SDRAM_CMD.SDRAM_CMD_LOADMODE ; SDRAM_CMD.SDRAM_CMD_NOP ; SDRAM_CMD.SDRAM_CMD_READ ; SDRAM_CMD.SDRAM_CMD_WRITE ; SDRAM_CMD.SDRAM_CMD_ACTIVE ; SDRAM_CMD.SDRAM_CMD_PRECHARGE ; SDRAM_CMD.SDRAM_CMD_REFRESH ; SDRAM_CMD.SDRAM_CMD_UNSELECTED ;
+--------------------------------+------------------------------+-------------------------+--------------------------+---------------------------+----------------------------+-------------------------------+-----------------------------+--------------------------------+
; SDRAM_CMD.SDRAM_CMD_UNSELECTED ; 0                            ; 0                       ; 0                        ; 0                         ; 0                          ; 0                             ; 0                           ; 0                              ;
; SDRAM_CMD.SDRAM_CMD_REFRESH    ; 0                            ; 0                       ; 0                        ; 0                         ; 0                          ; 0                             ; 1                           ; 1                              ;
; SDRAM_CMD.SDRAM_CMD_PRECHARGE  ; 0                            ; 0                       ; 0                        ; 0                         ; 0                          ; 1                             ; 0                           ; 1                              ;
; SDRAM_CMD.SDRAM_CMD_ACTIVE     ; 0                            ; 0                       ; 0                        ; 0                         ; 1                          ; 0                             ; 0                           ; 1                              ;
; SDRAM_CMD.SDRAM_CMD_WRITE      ; 0                            ; 0                       ; 0                        ; 1                         ; 0                          ; 0                             ; 0                           ; 1                              ;
; SDRAM_CMD.SDRAM_CMD_READ       ; 0                            ; 0                       ; 1                        ; 0                         ; 0                          ; 0                             ; 0                           ; 1                              ;
; SDRAM_CMD.SDRAM_CMD_NOP        ; 0                            ; 1                       ; 0                        ; 0                         ; 0                          ; 0                             ; 0                           ; 1                              ;
; SDRAM_CMD.SDRAM_CMD_LOADMODE   ; 1                            ; 0                       ; 0                        ; 0                         ; 0                          ; 0                             ; 0                           ; 1                              ;
+--------------------------------+------------------------------+-------------------------+--------------------------+---------------------------+----------------------------+-------------------------------+-----------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |FPGC4|MemoryUnit:mu|SPIreader:sreader|phase                                  ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; phase.110 ; phase.101 ; phase.100 ; phase.011 ; phase.010 ; phase.001 ; phase.000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; phase.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; phase.001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; phase.010 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; phase.011 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; phase.100 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; phase.101 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; phase.110 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                 ;
+---------------------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                             ; Reason for Removal                                                     ;
+---------------------------------------------------------------------------+------------------------------------------------------------------------+
; CPU:cpu|Stabilizer:int4Stabilizer|unstable_1                              ; Stuck at GND due to stuck port data_in                                 ;
; CPU:cpu|Stabilizer:int4Stabilizer|unstable_2                              ; Stuck at GND due to stuck port data_in                                 ;
; CPU:cpu|Stabilizer:int4Stabilizer|unstable_3                              ; Stuck at GND due to stuck port data_in                                 ;
; CPU:cpu|Stabilizer:int3Stabilizer|unstable_1                              ; Stuck at GND due to stuck port data_in                                 ;
; CPU:cpu|Stabilizer:int3Stabilizer|unstable_2                              ; Stuck at GND due to stuck port data_in                                 ;
; CPU:cpu|Stabilizer:int3Stabilizer|unstable_3                              ; Stuck at GND due to stuck port data_in                                 ;
; CPU:cpu|Stabilizer:int2Stabilizer|unstable_1                              ; Stuck at GND due to stuck port data_in                                 ;
; CPU:cpu|Stabilizer:int2Stabilizer|unstable_2                              ; Stuck at GND due to stuck port data_in                                 ;
; CPU:cpu|Stabilizer:int2Stabilizer|unstable_3                              ; Stuck at GND due to stuck port data_in                                 ;
; CPU:cpu|PC:pc|int2_prev                                                   ; Lost fanout                                                            ;
; CPU:cpu|PC:pc|int3_prev                                                   ; Lost fanout                                                            ;
; CPU:cpu|PC:pc|int4_prev                                                   ; Lost fanout                                                            ;
; CPU:cpu|PC:pc|rising_int4                                                 ; Stuck at GND due to stuck port data_in                                 ;
; CPU:cpu|PC:pc|rising_int3                                                 ; Stuck at GND due to stuck port data_in                                 ;
; CPU:cpu|PC:pc|rising_int2                                                 ; Stuck at GND due to stuck port data_in                                 ;
; MemoryUnit:mu|SDRAMcontroller:sdramcontroller|SDRAM_DQM[1]                ; Merged with MemoryUnit:mu|SDRAMcontroller:sdramcontroller|SDRAM_DQM[0] ;
; CPU:cpu|Timer:timer|state~3                                               ; Lost fanout                                                            ;
; CPU:cpu|Timer:timer|state~4                                               ; Lost fanout                                                            ;
; MemoryUnit:mu|SDRAMcontroller:sdramcontroller|state~19                    ; Lost fanout                                                            ;
; MemoryUnit:mu|SDRAMcontroller:sdramcontroller|state~20                    ; Lost fanout                                                            ;
; MemoryUnit:mu|SDRAMcontroller:sdramcontroller|state~21                    ; Lost fanout                                                            ;
; MemoryUnit:mu|SDRAMcontroller:sdramcontroller|state~22                    ; Lost fanout                                                            ;
; MemoryUnit:mu|SDRAMcontroller:sdramcontroller|state~23                    ; Lost fanout                                                            ;
; MemoryUnit:mu|SDRAMcontroller:sdramcontroller|state~24                    ; Lost fanout                                                            ;
; MemoryUnit:mu|SDRAMcontroller:sdramcontroller|state~25                    ; Lost fanout                                                            ;
; MemoryUnit:mu|SDRAMcontroller:sdramcontroller|SDRAM_CMD~2                 ; Lost fanout                                                            ;
; MemoryUnit:mu|SDRAMcontroller:sdramcontroller|SDRAM_CMD~3                 ; Lost fanout                                                            ;
; MemoryUnit:mu|SDRAMcontroller:sdramcontroller|SDRAM_CMD~4                 ; Lost fanout                                                            ;
; MemoryUnit:mu|SPIreader:sreader|phase~4                                   ; Lost fanout                                                            ;
; MemoryUnit:mu|SPIreader:sreader|phase~5                                   ; Lost fanout                                                            ;
; MemoryUnit:mu|SPIreader:sreader|phase~6                                   ; Lost fanout                                                            ;
; MemoryUnit:mu|SDRAMcontroller:sdramcontroller|SDRAM_CMD.SDRAM_CMD_REFRESH ; Lost fanout                                                            ;
; Total Number of Removed Registers = 32                                    ;                                                                        ;
+---------------------------------------------------------------------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                       ;
+----------------------------------------------+---------------------------+------------------------------------------------------------------------+
; Register name                                ; Reason for Removal        ; Registers Removed due to This Register                                 ;
+----------------------------------------------+---------------------------+------------------------------------------------------------------------+
; CPU:cpu|Stabilizer:int4Stabilizer|unstable_1 ; Stuck at GND              ; CPU:cpu|Stabilizer:int4Stabilizer|unstable_2,                          ;
;                                              ; due to stuck port data_in ; CPU:cpu|Stabilizer:int4Stabilizer|unstable_3, CPU:cpu|PC:pc|int4_prev, ;
;                                              ;                           ; CPU:cpu|PC:pc|rising_int4                                              ;
; CPU:cpu|Stabilizer:int3Stabilizer|unstable_1 ; Stuck at GND              ; CPU:cpu|Stabilizer:int3Stabilizer|unstable_2,                          ;
;                                              ; due to stuck port data_in ; CPU:cpu|Stabilizer:int3Stabilizer|unstable_3, CPU:cpu|PC:pc|int3_prev, ;
;                                              ;                           ; CPU:cpu|PC:pc|rising_int3                                              ;
; CPU:cpu|Stabilizer:int2Stabilizer|unstable_1 ; Stuck at GND              ; CPU:cpu|Stabilizer:int2Stabilizer|unstable_2,                          ;
;                                              ; due to stuck port data_in ; CPU:cpu|Stabilizer:int2Stabilizer|unstable_3, CPU:cpu|PC:pc|int2_prev, ;
;                                              ;                           ; CPU:cpu|PC:pc|rising_int2                                              ;
+----------------------------------------------+---------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3195  ;
; Number of registers using Synchronous Clear  ; 116   ;
; Number of registers using Synchronous Load   ; 83    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3111  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Inverted Register Statistics                                         ;
+------------------------------------------------------------+---------+
; Inverted Register                                          ; Fan out ;
+------------------------------------------------------------+---------+
; MemoryUnit:mu|SDRAMcontroller:sdramcontroller|SDRAM_DQM[0] ; 3       ;
; CPU:cpu|PC:pc|pc_out[23]                                   ; 7       ;
; CPU:cpu|PC:pc|pc_out[10]                                   ; 6       ;
; CPU:cpu|PC:pc|pc_out[12]                                   ; 6       ;
; CPU:cpu|PC:pc|pc_out[22]                                   ; 6       ;
; Total number of inverted registers = 5                     ;         ;
+------------------------------------------------------------+---------+


+-----------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                          ;
+------------------------------+---------------------------------+------+
; Register Name                ; Megafunction                    ; Type ;
+------------------------------+---------------------------------+------+
; VRAM:vram32|cpu_q[0..31]     ; VRAM:vram32|ram_rtl_0           ; RAM  ;
; VRAM:vram32|gpu_q[0..31]     ; VRAM:vram32|ram_rtl_0           ; RAM  ;
; ROM:rom|q[0..31]             ; ROM:rom|rom_rtl_0               ; RAM  ;
; CPU:cpu|Stack:stack|q[0..31] ; CPU:cpu|Stack:stack|stack_rtl_0 ; RAM  ;
; VRAM:vram8|cpu_q[0..7]       ; VRAM:vram8|ram_rtl_0            ; RAM  ;
; VRAM:vram8|gpu_q[0..7]       ; VRAM:vram8|ram_rtl_0            ; RAM  ;
+------------------------------+---------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|MemoryUnit:mu|SDRAMcontroller:sdramcontroller|q_low[9]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|MemoryUnit:mu|SDRAMcontroller:sdramcontroller|q_high[9]                ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |FPGC4|CPU:cpu|PC:pc|PCintBackup[0]                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FPGC4|MemoryUnit:mu|SDRAMcontroller:sdramcontroller|startup_refresh_count[7] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Stack:stack|ptr[4]                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg1[7]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg2[0]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg3[6]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg4[6]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg5[7]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg6[11]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg7[8]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg8[13]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg9[11]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg10[11]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg11[15]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg12[1]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg13[10]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg14[4]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg15[10]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg1[23]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg2[27]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg3[16]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg4[17]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg5[27]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg6[17]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg7[16]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg8[31]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg9[29]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg10[24]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg11[22]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg12[18]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg13[30]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg14[31]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|reg15[22]                                      ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|data_b[27]                                     ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|data_a[28]                                     ;
; 6:1                ; 24 bits   ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; Yes        ; |FPGC4|MemoryUnit:mu|q[29]                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |FPGC4|MemoryUnit:mu|q[1]                                                     ;
; 7:1                ; 23 bits   ; 92 LEs        ; 69 LEs               ; 23 LEs                 ; Yes        ; |FPGC4|CPU:cpu|PC:pc|pc_out[26]                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |FPGC4|MemoryUnit:mu|SDRAMcontroller:sdramcontroller|SDRAM_BA[0]              ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |FPGC4|MemoryUnit:mu|SDRAMcontroller:sdramcontroller|SDRAM_A[12]              ;
; 10:1               ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |FPGC4|MemoryUnit:mu|SDRAMcontroller:sdramcontroller|SDRAM_A[1]               ;
; 10:1               ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |FPGC4|MemoryUnit:mu|SPIreader:sreader|counter[1]                             ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; Yes        ; |FPGC4|CPU:cpu|Regbank:regbank|data_a[0]                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |FPGC4|CPU:cpu|PC:pc|pc_out[12]                                               ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGC4|MemoryUnit:mu|SDRAMcontroller:sdramcontroller|WrData[0]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FPGC4|MemoryUnit:mu|SDRAMcontroller:sdramcontroller|state                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FPGC4|FSX:fsx|lineBuffer                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FPGC4|FSX:fsx|lineBuffer                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FPGC4|FSX:fsx|lineBuffer                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FPGC4|FSX:fsx|lineBuffer                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FPGC4|FSX:fsx|lineBuffer                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FPGC4|FSX:fsx|lineBuffer                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FPGC4|FSX:fsx|lineBuffer                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FPGC4|FSX:fsx|lineBuffer                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FPGC4|FSX:fsx|vram32_addr[3]                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |FPGC4|FSX:fsx|vram8_addr[8]                                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |FPGC4|CPU:cpu|ControlUnit:cu|input_b[0]                                      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |FPGC4|CPU:cpu|ControlUnit:cu|jump_addr[16]                                   ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |FPGC4|CPU:cpu|ControlUnit:cu|address[0]                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FPGC4|FSX:fsx|vram32_addr[0]                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |FPGC4|CPU:cpu|ControlUnit:cu|input_b[31]                                     ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; No         ; |FPGC4|CPU:cpu|ControlUnit:cu|input_b[17]                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |FPGC4|CPU:cpu|ControlUnit:cu|input_b[13]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |FPGC4|CPU:cpu|ControlUnit:cu|jump_addr[14]                                   ;
; 58:1               ; 16 bits   ; 608 LEs       ; 608 LEs              ; 0 LEs                  ; No         ; |FPGC4|FSX:fsx|Mux11                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |FPGC4|MemoryUnit:mu|SDRAMcontroller:sdramcontroller|state                    ;
; 465:1              ; 3 bits    ; 930 LEs       ; 930 LEs              ; 0 LEs                  ; No         ; |FPGC4|FSX:fsx|vga_b[0]                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |FPGC4|MemoryUnit:mu|SPIreader:sreader|phase                                  ;
; 20:1               ; 2 bits    ; 26 LEs        ; 18 LEs               ; 8 LEs                  ; No         ; |FPGC4|MemoryUnit:mu|SPIreader:sreader|io2_out                                ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |FPGC4|MemoryUnit:mu|SPIreader:sreader|phase                                  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; No         ; |FPGC4|CPU:cpu|ALU:alu|y[12]                                                  ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; No         ; |FPGC4|CPU:cpu|ALU:alu|y[6]                                                   ;
; 21:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |FPGC4|CPU:cpu|ALU:alu|y[3]                                                   ;
; 21:1               ; 8 bits    ; 112 LEs       ; 64 LEs               ; 48 LEs                 ; No         ; |FPGC4|CPU:cpu|Regbank:regbank|reg1                                           ;
; 22:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |FPGC4|CPU:cpu|ALU:alu|y[1]                                                   ;
; 22:1               ; 4 bits    ; 56 LEs        ; 36 LEs               ; 20 LEs                 ; No         ; |FPGC4|CPU:cpu|Regbank:regbank|reg1                                           ;
; 23:1               ; 2 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |FPGC4|CPU:cpu|Regbank:regbank|reg1                                           ;
; 24:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |FPGC4|CPU:cpu|Regbank:regbank|reg1                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for VRAM:vram32|altsyncram:ram_rtl_0|altsyncram_kuq1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for ROM:rom|altsyncram:rom_rtl_0|altsyncram_m361:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for CPU:cpu|Stack:stack|altsyncram:stack_rtl_0|altsyncram_12i1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for VRAM:vram8|altsyncram:ram_rtl_0|altsyncram_4oq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK1                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 9                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 2                     ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 50                    ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VRAM:vram32                                     ;
+----------------+------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                      ; Type           ;
+----------------+------------------------------------------------------------+----------------+
; WIDTH          ; 32                                                         ; Signed Integer ;
; WORDS          ; 1040                                                       ; Signed Integer ;
; LIST           ; /home/bart/Documents/FPGA/FPGC4/Verilog/memory/vram32.list ; String         ;
+----------------+------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VRAM:vram8                                     ;
+----------------+-----------------------------------------------------------+----------------+
; Parameter Name ; Value                                                     ; Type           ;
+----------------+-----------------------------------------------------------+----------------+
; WIDTH          ; 8                                                         ; Signed Integer ;
; WORDS          ; 4080                                                      ; Signed Integer ;
; LIST           ; /home/bart/Documents/FPGA/FPGC4/Verilog/memory/vram8.list ; String         ;
+----------------+-----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSX:fsx ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; HDAT_BEGIN     ; 8     ; Signed Integer              ;
; VDAT_BEGIN     ; 0     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSX:fsx|VGA:displayGen ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; H_RES          ; 480   ; Signed Integer                             ;
; V_RES          ; 272   ; Signed Integer                             ;
; H_FP           ; 2     ; Signed Integer                             ;
; H_SYNC         ; 41    ; Signed Integer                             ;
; H_BP           ; 2     ; Signed Integer                             ;
; V_FP           ; 2     ; Signed Integer                             ;
; V_SYNC         ; 10    ; Signed Integer                             ;
; V_BP           ; 2     ; Signed Integer                             ;
; H_POL          ; 0     ; Signed Integer                             ;
; V_POL          ; 0     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryUnit:mu|SDRAMcontroller:sdramcontroller ;
+----------------------+-------+-------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                        ;
+----------------------+-------+-------------------------------------------------------------+
; SDRAM_CMD_UNSELECTED ; 1000  ; Unsigned Binary                                             ;
; SDRAM_CMD_NOP        ; 0111  ; Unsigned Binary                                             ;
; SDRAM_CMD_ACTIVE     ; 0011  ; Unsigned Binary                                             ;
; SDRAM_CMD_READ       ; 0101  ; Unsigned Binary                                             ;
; SDRAM_CMD_WRITE      ; 0100  ; Unsigned Binary                                             ;
; SDRAM_CMD_TERMINATE  ; 0110  ; Unsigned Binary                                             ;
; SDRAM_CMD_PRECHARGE  ; 0010  ; Unsigned Binary                                             ;
; SDRAM_CMD_REFRESH    ; 0001  ; Unsigned Binary                                             ;
; SDRAM_CMD_LOADMODE   ; 0000  ; Unsigned Binary                                             ;
; sdram_column_bits    ; 10    ; Signed Integer                                              ;
; sdram_address_width  ; 25    ; Signed Integer                                              ;
; sdram_startup_cycles ; 10100 ; Signed Integer                                              ;
; cycles_per_refresh   ; 195   ; Signed Integer                                              ;
; start_of_col         ; 0     ; Signed Integer                                              ;
; end_of_col           ; 8     ; Signed Integer                                              ;
; start_of_bank        ; 9     ; Signed Integer                                              ;
; end_of_bank          ; 10    ; Signed Integer                                              ;
; START_OF_ROW         ; 11    ; Signed Integer                                              ;
; END_OF_ROW           ; 23    ; Signed Integer                                              ;
; prefresh_cmd         ; 10    ; Signed Integer                                              ;
; ROW_PAD_BITS         ; 0     ; Signed Integer                                              ;
; s_init               ; 0     ; Signed Integer                                              ;
; s_idle               ; 1     ; Signed Integer                                              ;
; s_open_in_2          ; 2     ; Signed Integer                                              ;
; s_open_in_1          ; 3     ; Signed Integer                                              ;
; s_write_1            ; 4     ; Signed Integer                                              ;
; s_write_2            ; 5     ; Signed Integer                                              ;
; s_write_3            ; 6     ; Signed Integer                                              ;
; s_read_1             ; 7     ; Signed Integer                                              ;
; s_read_2             ; 8     ; Signed Integer                                              ;
; s_read_3             ; 9     ; Signed Integer                                              ;
; s_read_4             ; 10    ; Signed Integer                                              ;
; s_precharge          ; 11    ; Signed Integer                                              ;
; s_idle_in_6          ; 12    ; Signed Integer                                              ;
; s_idle_in_5          ; 13    ; Signed Integer                                              ;
; s_idle_in_4          ; 14    ; Signed Integer                                              ;
; s_idle_in_3          ; 15    ; Signed Integer                                              ;
; s_idle_in_2          ; 16    ; Signed Integer                                              ;
; s_idle_in_1          ; 17    ; Signed Integer                                              ;
; s_read_precharge     ; 18    ; Signed Integer                                              ;
+----------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|Timer:timer ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; s_init         ; 0     ; Signed Integer                          ;
; s_fetch        ; 1     ; Signed Integer                          ;
; s_getRegs      ; 2     ; Signed Integer                          ;
; s_readMem      ; 3     ; Signed Integer                          ;
; s_writeBack    ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|PC:pc     ;
+----------------+-----------------------------+-----------------+
; Parameter Name ; Value                       ; Type            ;
+----------------+-----------------------------+-----------------+
; PCstart        ; 000110000000001010000000000 ; Unsigned Binary ;
+----------------+-----------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|ControlUnit:cu ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INSTR_HALT     ; 1111  ; Unsigned Binary                            ;
; INSTR_READ     ; 1110  ; Unsigned Binary                            ;
; INSTR_WRITE    ; 1101  ; Unsigned Binary                            ;
; INSTR_COPY     ; 1100  ; Unsigned Binary                            ;
; INSTR_PUSH     ; 1011  ; Unsigned Binary                            ;
; INSTR_POP      ; 1010  ; Unsigned Binary                            ;
; INSTR_JUMP     ; 1001  ; Unsigned Binary                            ;
; INSTR_JUMPR    ; 1000  ; Unsigned Binary                            ;
; INSTR_LOAD     ; 0111  ; Unsigned Binary                            ;
; INSTR_BEQ      ; 0110  ; Unsigned Binary                            ;
; INSTR_BNE      ; 0101  ; Unsigned Binary                            ;
; INSTR_BGT      ; 0100  ; Unsigned Binary                            ;
; INSTR_BGE      ; 0011  ; Unsigned Binary                            ;
; INSTR_SAVPC    ; 0010  ; Unsigned Binary                            ;
; INSTR_RETI     ; 0001  ; Unsigned Binary                            ;
; INSTR_ARITH    ; 0000  ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VRAM:vram32|altsyncram:ram_rtl_0         ;
+------------------------------------+-------------------------------------+----------------+
; Parameter Name                     ; Value                               ; Type           ;
+------------------------------------+-------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                     ; Untyped        ;
; WIDTH_A                            ; 32                                  ; Untyped        ;
; WIDTHAD_A                          ; 11                                  ; Untyped        ;
; NUMWORDS_A                         ; 1040                                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped        ;
; WIDTH_B                            ; 32                                  ; Untyped        ;
; WIDTHAD_B                          ; 11                                  ; Untyped        ;
; NUMWORDS_B                         ; 1040                                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; INIT_FILE                          ; db/FPGC4.ram0_VRAM_ab68bcb8.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_kuq1                     ; Untyped        ;
+------------------------------------+-------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ROM:rom|altsyncram:rom_rtl_0         ;
+------------------------------------+---------------------------------+----------------+
; Parameter Name                     ; Value                           ; Type           ;
+------------------------------------+---------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped        ;
; OPERATION_MODE                     ; ROM                             ; Untyped        ;
; WIDTH_A                            ; 32                              ; Untyped        ;
; WIDTHAD_A                          ; 9                               ; Untyped        ;
; NUMWORDS_A                         ; 512                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped        ;
; WIDTH_B                            ; 1                               ; Untyped        ;
; WIDTHAD_B                          ; 1                               ; Untyped        ;
; NUMWORDS_B                         ; 1                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped        ;
; BYTE_SIZE                          ; 8                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped        ;
; INIT_FILE                          ; db/FPGC4.ram0_ROM_16bd8.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_m361                 ; Untyped        ;
+------------------------------------+---------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:cpu|Stack:stack|altsyncram:stack_rtl_0 ;
+------------------------------------+-------------------------------------+------------------+
; Parameter Name                     ; Value                               ; Type             ;
+------------------------------------+-------------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped          ;
; OPERATION_MODE                     ; DUAL_PORT                           ; Untyped          ;
; WIDTH_A                            ; 32                                  ; Untyped          ;
; WIDTHAD_A                          ; 10                                  ; Untyped          ;
; NUMWORDS_A                         ; 1024                                ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped          ;
; WIDTH_B                            ; 32                                  ; Untyped          ;
; WIDTHAD_B                          ; 10                                  ; Untyped          ;
; NUMWORDS_B                         ; 1024                                ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped          ;
; BYTE_SIZE                          ; 8                                   ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped          ;
; INIT_FILE                          ; db/FPGC4.ram0_Stack_559f612.hdl.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped          ;
; ENABLE_ECC                         ; FALSE                               ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_12i1                     ; Untyped          ;
+------------------------------------+-------------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VRAM:vram8|altsyncram:ram_rtl_0          ;
+------------------------------------+-------------------------------------+----------------+
; Parameter Name                     ; Value                               ; Type           ;
+------------------------------------+-------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                     ; Untyped        ;
; WIDTH_A                            ; 8                                   ; Untyped        ;
; WIDTHAD_A                          ; 12                                  ; Untyped        ;
; NUMWORDS_A                         ; 4080                                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped        ;
; WIDTH_B                            ; 8                                   ; Untyped        ;
; WIDTHAD_B                          ; 12                                  ; Untyped        ;
; NUMWORDS_B                         ; 4080                                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; INIT_FILE                          ; db/FPGC4.ram0_VRAM_75fc4557.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_4oq1                     ; Untyped        ;
+------------------------------------+-------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FSX:fsx|lpm_mult:Mult0             ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 6            ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:cpu|ALU:alu|lpm_mult:Mult0     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 4                                          ;
; Entity Instance                           ; VRAM:vram32|altsyncram:ram_rtl_0           ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                            ;
;     -- WIDTH_A                            ; 32                                         ;
;     -- NUMWORDS_A                         ; 1040                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 32                                         ;
;     -- NUMWORDS_B                         ; 1040                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; ROM:rom|altsyncram:rom_rtl_0               ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 32                                         ;
;     -- NUMWORDS_A                         ; 512                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; CPU:cpu|Stack:stack|altsyncram:stack_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 32                                         ;
;     -- NUMWORDS_A                         ; 1024                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 32                                         ;
;     -- NUMWORDS_B                         ; 1024                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; VRAM:vram8|altsyncram:ram_rtl_0            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                            ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 4080                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 8                                          ;
;     -- NUMWORDS_B                         ; 4080                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                         ;
+---------------------------------------+--------------------------------+
; Name                                  ; Value                          ;
+---------------------------------------+--------------------------------+
; Number of entity instances            ; 2                              ;
; Entity Instance                       ; FSX:fsx|lpm_mult:Mult0         ;
;     -- LPM_WIDTHA                     ; 9                              ;
;     -- LPM_WIDTHB                     ; 6                              ;
;     -- LPM_WIDTHP                     ; 15                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; CPU:cpu|ALU:alu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 16                             ;
;     -- LPM_WIDTHP                     ; 32                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
+---------------------------------------+--------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "CPU:cpu"    ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; int2 ; Input ; Info     ; Stuck at GND ;
; int3 ; Input ; Info     ; Stuck at GND ;
; int4 ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryUnit:mu|SDRAMcontroller:sdramcontroller"                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryUnit:mu"                                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; initDone ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSX:fsx|VGA:displayGen"                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o_frame ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSX:fsx"                                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ontile_v ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "VRAM:vram8"   ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; gpu_d  ; Input ; Info     ; Stuck at GND ;
; gpu_we ; Input ; Info     ; Stuck at GND ;
+--------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "VRAM:vram32"  ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; gpu_d  ; Input ; Info     ; Stuck at GND ;
; gpu_we ; Input ; Info     ; Stuck at GND ;
+--------+-------+----------+--------------+


+------------------------------------------------------+
; Port Connectivity Checks: "Stabilizer:resStabilizer" ;
+-------+-------+----------+---------------------------+
; Port  ; Type  ; Severity ; Details                   ;
+-------+-------+----------+---------------------------+
; reset ; Input ; Info     ; Stuck at GND              ;
+-------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 64                          ;
; cycloneiii_ff         ; 3195                        ;
;     ENA               ; 2999                        ;
;     ENA SCLR          ; 30                          ;
;     ENA SCLR SLD      ; 55                          ;
;     ENA SLD           ; 27                          ;
;     SCLR              ; 31                          ;
;     SLD               ; 1                           ;
;     plain             ; 52                          ;
; cycloneiii_io_obuf    ; 20                          ;
; cycloneiii_lcell_comb ; 4292                        ;
;     arith             ; 308                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 132                         ;
;         3 data inputs ; 174                         ;
;     normal            ; 3984                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 222                         ;
;         3 data inputs ; 536                         ;
;         4 data inputs ; 3203                        ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 104                         ;
;                       ;                             ;
; Max LUT depth         ; 19.00                       ;
; Average LUT depth     ; 9.06                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sat Dec  7 22:15:31 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGC4 -c FPGC4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file modules/FPGC4.v
    Info (12023): Found entity 1: FPGC4 File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/FPGC4.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/CPU/Timer.v
    Info (12023): Found entity 1: Timer File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/Timer.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/CPU/Stack.v
    Info (12023): Found entity 1: Stack File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/Stack.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file modules/CPU/Regbank.v
    Info (12023): Found entity 1: Regbank File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/Regbank.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/CPU/PC.v
    Info (12023): Found entity 1: PC File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/PC.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/CPU/InstructionDecoder.v
    Info (12023): Found entity 1: InstructionDecoder File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/InstructionDecoder.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/CPU/CPU.v
    Info (12023): Found entity 1: CPU File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/CPU.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/CPU/ControlUnit.v
    Info (12023): Found entity 1: ControlUnit File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/ControlUnit.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/CPU/ALU.v
    Info (12023): Found entity 1: ALU File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/ALU.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file modules/GPU/VGA.v
    Info (12023): Found entity 1: VGA File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/VGA.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file modules/GPU/FSX.v
    Info (12023): Found entity 1: FSX File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/FSX.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file modules/Memory/VRAM.v
    Info (12023): Found entity 1: VRAM File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/VRAM.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file modules/Memory/SPIreader.v
    Info (12023): Found entity 1: SPIreader File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/SPIreader.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file modules/Memory/SDRAMcontroller.v
    Info (12023): Found entity 1: SDRAMcontroller File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/SDRAMcontroller.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/Memory/ROM.v
    Info (12023): Found entity 1: ROM File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/ROM.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file modules/Memory/MemoryUnit.v
    Info (12023): Found entity 1: MemoryUnit File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/MemoryUnit.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/Stabilizer.v
    Info (12023): Found entity 1: Stabilizer File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Stabilizer.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/ClockDivider.v
    Info (12023): Found entity 1: ClockDivider File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/ClockDivider.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: /home/bart/Documents/FPGA/FPGC4/Quartus/pll.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at FPGC4.v(63): created implicit net for "clk" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/FPGC4.v Line: 63
Info (12127): Elaborating entity "FPGC4" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/FPGC4.v Line: 64
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component" File: /home/bart/Documents/FPGA/FPGC4/Quartus/pll.v Line: 95
Info (12130): Elaborated megafunction instantiation "pll:pll|altpll:altpll_component" File: /home/bart/Documents/FPGA/FPGC4/Quartus/pll.v Line: 95
Info (12133): Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter: File: /home/bart/Documents/FPGA/FPGC4/Quartus/pll.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "9"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK1"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/bart/Documents/FPGA/FPGC4/Quartus/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll|altpll:altpll_component|pll_altpll:auto_generated" File: /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Stabilizer" for hierarchy "Stabilizer:resStabilizer" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/FPGC4.v Line: 78
Info (12128): Elaborating entity "VRAM" for hierarchy "VRAM:vram32" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/FPGC4.v Line: 121
Info (12128): Elaborating entity "VRAM" for hierarchy "VRAM:vram8" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/FPGC4.v Line: 160
Info (12128): Elaborating entity "FSX" for hierarchy "FSX:fsx" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/FPGC4.v Line: 190
Warning (10036): Verilog HDL or VHDL warning at FSX.v(187): object "currentTile" assigned a value but never read File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/FSX.v Line: 187
Warning (10036): Verilog HDL or VHDL warning at FSX.v(195): object "currentVtilePixel" assigned a value but never read File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/FSX.v Line: 195
Warning (10036): Verilog HDL or VHDL warning at FSX.v(196): object "tileClock" assigned a value but never read File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/FSX.v Line: 196
Warning (10230): Verilog HDL assignment warning at FSX.v(107): truncated value with size 32 to match size of target (12) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/FSX.v Line: 107
Warning (10230): Verilog HDL assignment warning at FSX.v(206): truncated value with size 32 to match size of target (10) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/FSX.v Line: 206
Warning (10230): Verilog HDL assignment warning at FSX.v(209): truncated value with size 32 to match size of target (10) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/FSX.v Line: 209
Warning (10230): Verilog HDL assignment warning at FSX.v(215): truncated value with size 32 to match size of target (13) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/FSX.v Line: 215
Warning (10230): Verilog HDL assignment warning at FSX.v(226): truncated value with size 32 to match size of target (12) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/FSX.v Line: 226
Warning (10230): Verilog HDL assignment warning at FSX.v(244): truncated value with size 8 to match size of target (3) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/FSX.v Line: 244
Warning (10230): Verilog HDL assignment warning at FSX.v(245): truncated value with size 8 to match size of target (3) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/FSX.v Line: 245
Warning (10230): Verilog HDL assignment warning at FSX.v(246): truncated value with size 8 to match size of target (2) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/FSX.v Line: 246
Info (12128): Elaborating entity "VGA" for hierarchy "FSX:fsx|VGA:displayGen" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/FSX.v Line: 49
Warning (10230): Verilog HDL assignment warning at VGA.v(94): truncated value with size 32 to match size of target (12) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/VGA.v Line: 94
Warning (10230): Verilog HDL assignment warning at VGA.v(96): truncated value with size 32 to match size of target (12) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/VGA.v Line: 96
Warning (10230): Verilog HDL assignment warning at VGA.v(112): truncated value with size 32 to match size of target (12) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/VGA.v Line: 112
Warning (10230): Verilog HDL assignment warning at VGA.v(115): truncated value with size 32 to match size of target (12) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/VGA.v Line: 115
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:rom" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/FPGC4.v Line: 202
Warning (10030): Net "rom.data_a" at ROM.v(11) has no driver or initial value, using a default initial value '0' File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/ROM.v Line: 11
Warning (10030): Net "rom.waddr_a" at ROM.v(11) has no driver or initial value, using a default initial value '0' File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/ROM.v Line: 11
Warning (10030): Net "rom.we_a" at ROM.v(11) has no driver or initial value, using a default initial value '0' File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/ROM.v Line: 11
Info (12128): Elaborating entity "MemoryUnit" for hierarchy "MemoryUnit:mu" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/FPGC4.v Line: 262
Warning (10230): Verilog HDL assignment warning at MemoryUnit.v(114): truncated value with size 27 to match size of target (24) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/MemoryUnit.v Line: 114
Warning (10230): Verilog HDL assignment warning at MemoryUnit.v(119): truncated value with size 27 to match size of target (24) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/MemoryUnit.v Line: 119
Warning (10230): Verilog HDL assignment warning at MemoryUnit.v(123): truncated value with size 27 to match size of target (12) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/MemoryUnit.v Line: 123
Warning (10230): Verilog HDL assignment warning at MemoryUnit.v(127): truncated value with size 27 to match size of target (12) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/MemoryUnit.v Line: 127
Warning (10230): Verilog HDL assignment warning at MemoryUnit.v(128): truncated value with size 32 to match size of target (8) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/MemoryUnit.v Line: 128
Warning (10230): Verilog HDL assignment warning at MemoryUnit.v(131): truncated value with size 27 to match size of target (9) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/MemoryUnit.v Line: 131
Info (12128): Elaborating entity "SPIreader" for hierarchy "MemoryUnit:mu|SPIreader:sreader" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/MemoryUnit.v Line: 72
Warning (10230): Verilog HDL assignment warning at SPIreader.v(22): truncated value with size 32 to match size of target (1) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/SPIreader.v Line: 22
Warning (10230): Verilog HDL assignment warning at SPIreader.v(23): truncated value with size 32 to match size of target (1) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/SPIreader.v Line: 23
Warning (10230): Verilog HDL assignment warning at SPIreader.v(24): truncated value with size 32 to match size of target (1) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/SPIreader.v Line: 24
Warning (10230): Verilog HDL assignment warning at SPIreader.v(25): truncated value with size 32 to match size of target (1) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/SPIreader.v Line: 25
Warning (10230): Verilog HDL assignment warning at SPIreader.v(27): truncated value with size 32 to match size of target (1) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/SPIreader.v Line: 27
Warning (10230): Verilog HDL assignment warning at SPIreader.v(28): truncated value with size 32 to match size of target (1) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/SPIreader.v Line: 28
Warning (10230): Verilog HDL assignment warning at SPIreader.v(29): truncated value with size 32 to match size of target (1) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/SPIreader.v Line: 29
Warning (10230): Verilog HDL assignment warning at SPIreader.v(30): truncated value with size 32 to match size of target (1) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/SPIreader.v Line: 30
Info (12128): Elaborating entity "SDRAMcontroller" for hierarchy "MemoryUnit:mu|SDRAMcontroller:sdramcontroller" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/MemoryUnit.v Line: 109
Warning (10036): Verilog HDL or VHDL warning at SDRAMcontroller.v(113): object "refresh" assigned a value but never read File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/SDRAMcontroller.v Line: 113
Warning (10230): Verilog HDL assignment warning at SDRAMcontroller.v(148): truncated value with size 32 to match size of target (10) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/SDRAMcontroller.v Line: 148
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:cpu" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/FPGC4.v Line: 281
Info (12128): Elaborating entity "Timer" for hierarchy "CPU:cpu|Timer:timer" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/CPU.v Line: 60
Info (12128): Elaborating entity "PC" for hierarchy "CPU:cpu|PC:pc" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/CPU.v Line: 82
Info (12128): Elaborating entity "Regbank" for hierarchy "CPU:cpu|Regbank:regbank" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/CPU.v Line: 106
Info (12128): Elaborating entity "Stack" for hierarchy "CPU:cpu|Stack:stack" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/CPU.v Line: 122
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:cpu|ALU:alu" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/CPU.v Line: 140
Info (12128): Elaborating entity "InstructionDecoder" for hierarchy "CPU:cpu|InstructionDecoder:instDec" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/CPU.v Line: 167
Info (12128): Elaborating entity "ControlUnit" for hierarchy "CPU:cpu|ControlUnit:cu" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/CPU.v Line: 219
Warning (10230): Verilog HDL assignment warning at ControlUnit.v(62): truncated value with size 32 to match size of target (27) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/ControlUnit.v Line: 62
Warning (10230): Verilog HDL assignment warning at ControlUnit.v(115): truncated value with size 32 to match size of target (27) File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/ControlUnit.v Line: 115
Warning (276027): Inferred dual-clock RAM node "VRAM:vram32|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "CPU:cpu|Stack:stack|stack_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VRAM:vram8|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VRAM:vram32|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_A set to 1040
        Info (286033): Parameter NUMWORDS_B set to 1040
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGC4.ram0_VRAM_ab68bcb8.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ROM:rom|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGC4.ram0_ROM_16bd8.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPU:cpu|Stack:stack|stack_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGC4.ram0_Stack_559f612.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VRAM:vram8|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_A set to 4080
        Info (286033): Parameter NUMWORDS_B set to 4080
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGC4.ram0_VRAM_75fc4557.hdl.mif
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FSX:fsx|Mult0" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/FSX.v Line: 108
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "CPU:cpu|ALU:alu|Mult0" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/ALU.v Line: 30
Info (12130): Elaborated megafunction instantiation "VRAM:vram32|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "VRAM:vram32|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "1040"
    Info (12134): Parameter "NUMWORDS_B" = "1040"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGC4.ram0_VRAM_ab68bcb8.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kuq1.tdf
    Info (12023): Found entity 1: altsyncram_kuq1 File: /home/bart/Documents/FPGA/FPGC4/Quartus/db/altsyncram_kuq1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ROM:rom|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "ROM:rom|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGC4.ram0_ROM_16bd8.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m361.tdf
    Info (12023): Found entity 1: altsyncram_m361 File: /home/bart/Documents/FPGA/FPGC4/Quartus/db/altsyncram_m361.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "CPU:cpu|Stack:stack|altsyncram:stack_rtl_0"
Info (12133): Instantiated megafunction "CPU:cpu|Stack:stack|altsyncram:stack_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGC4.ram0_Stack_559f612.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_12i1.tdf
    Info (12023): Found entity 1: altsyncram_12i1 File: /home/bart/Documents/FPGA/FPGC4/Quartus/db/altsyncram_12i1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VRAM:vram8|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "VRAM:vram8|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4080"
    Info (12134): Parameter "NUMWORDS_B" = "4080"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGC4.ram0_VRAM_75fc4557.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4oq1.tdf
    Info (12023): Found entity 1: altsyncram_4oq1 File: /home/bart/Documents/FPGA/FPGC4/Quartus/db/altsyncram_4oq1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FSX:fsx|lpm_mult:Mult0" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/FSX.v Line: 108
Info (12133): Instantiated megafunction "FSX:fsx|lpm_mult:Mult0" with the following parameter: File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/GPU/FSX.v Line: 108
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "FSX:fsx|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "FSX:fsx|lpm_mult:Mult0" File: /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "FSX:fsx|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "FSX:fsx|lpm_mult:Mult0" File: /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "FSX:fsx|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "FSX:fsx|lpm_mult:Mult0" File: /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf
    Info (12023): Found entity 1: add_sub_jgh File: /home/bart/Documents/FPGA/FPGC4/Quartus/db/add_sub_jgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "FSX:fsx|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "FSX:fsx|lpm_mult:Mult0" File: /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "FSX:fsx|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "FSX:fsx|lpm_mult:Mult0" File: /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh File: /home/bart/Documents/FPGA/FPGC4/Quartus/db/add_sub_ngh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "FSX:fsx|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "FSX:fsx|lpm_mult:Mult0" File: /home/bart/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "CPU:cpu|ALU:alu|lpm_mult:Mult0" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/ALU.v Line: 30
Info (12133): Instantiated megafunction "CPU:cpu|ALU:alu|lpm_mult:Mult0" with the following parameter: File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/CPU/ALU.v Line: 30
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/bart/Documents/FPGA/FPGC4/Quartus/db/mult_7dt.tdf Line: 29
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryUnit:mu|SPIreader:sreader|io3_in" to the node "MemoryUnit:mu|SPIreader:sreader|b3[7]" into an OR gate File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/SPIreader.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryUnit:mu|SPIreader:sreader|io2_in" to the node "MemoryUnit:mu|SPIreader:sreader|b2[7]" into an OR gate File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/SPIreader.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryUnit:mu|SPIreader:sreader|io1_in" to the node "MemoryUnit:mu|SPIreader:sreader|b1[7]" into an OR gate File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/SPIreader.v Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryUnit:mu|SPIreader:sreader|io0_in" to the node "MemoryUnit:mu|SPIreader:sreader|b0[7]" into an OR gate File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/Memory/SPIreader.v Line: 16
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_blk" is stuck at VCC File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/FPGC4.v Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (17049): 19 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/bart/Documents/FPGA/FPGC4/Quartus/output_files/FPGC4.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "nint2" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/FPGC4.v Line: 39
    Warning (15610): No output dependent on input pin "nint3" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/FPGC4.v Line: 40
    Warning (15610): No output dependent on input pin "nint4" File: /home/bart/Documents/FPGA/FPGC4/Quartus/modules/FPGC4.v Line: 41
Info (21057): Implemented 7380 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 38 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 7209 logic cells
    Info (21064): Implemented 104 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 1048 megabytes
    Info: Processing ended: Sat Dec  7 22:16:07 2019
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:50


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/bart/Documents/FPGA/FPGC4/Quartus/output_files/FPGC4.map.smsg.


