-- generated by newgenasym Thu May 27 17:56:54 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity sn74lvc2g17 is
    port (    
	A:         IN     STD_LOGIC_VECTOR (0 DOWNTO 0);    
	Y:         OUT    STD_LOGIC_VECTOR (0 DOWNTO 0));
end sn74lvc2g17;
